Loading plugins phase: Elapsed time ==> 0s.137ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\ianh\Documents\Car Lab\SpeedControl\Design.cydsn\Design.cyprj -d CY8C5868AXI-LP035 -s C:\Users\ianh\Documents\Car Lab\SpeedControl\Design.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.265ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.031ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\SpeedControl\Design.cydsn\Design.cyprj -dcpsoc3 Design.v -verilog
======================================================================

======================================================================
Compiling:  Design.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\SpeedControl\Design.cydsn\Design.cyprj -dcpsoc3 Design.v -verilog
======================================================================

======================================================================
Compiling:  Design.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\SpeedControl\Design.cydsn\Design.cyprj -dcpsoc3 -verilog Design.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Oct 03 17:05:16 2023


======================================================================
Compiling:  Design.v
Program  :   vpp
Options  :    -yv2 -q10 Design.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Oct 03 17:05:16 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\SpeedControl\Design.cydsn\Design.cyprj -dcpsoc3 -verilog Design.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Oct 03 17:05:16 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ianh\Documents\Car Lab\SpeedControl\Design.cydsn\codegentemp\Design.ctl'.
Linking 'C:\Users\ianh\Documents\Car Lab\SpeedControl\Design.cydsn\codegentemp\Design.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\SpeedControl\Design.cydsn\Design.cyprj -dcpsoc3 -verilog Design.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Oct 03 17:05:17 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ianh\Documents\Car Lab\SpeedControl\Design.cydsn\codegentemp\Design.ctl'.
Linking 'C:\Users\ianh\Documents\Car Lab\SpeedControl\Design.cydsn\codegentemp\Design.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer:Net_260\
	Net_67
	\Timer:Net_53\
	\Timer:TimerUDB:ctrl_ten\
	\Timer:TimerUDB:ctrl_tmode_1\
	\Timer:TimerUDB:ctrl_tmode_0\
	Net_64
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lti_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gti_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_0\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xneq\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlt\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlte\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgt\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgte\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:lt\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:gt\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:gte\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:lte\
	\Timer:TimerUDB:sIntCapCount:MODULE_1:neq\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_1\
	\Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_0\
	\Timer:Net_102\
	\Timer:Net_266\
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:Net_101\
	Net_106
	Net_107
	\PWM:PWMUDB:MODULE_3:b_31\
	\PWM:PWMUDB:MODULE_3:b_30\
	\PWM:PWMUDB:MODULE_3:b_29\
	\PWM:PWMUDB:MODULE_3:b_28\
	\PWM:PWMUDB:MODULE_3:b_27\
	\PWM:PWMUDB:MODULE_3:b_26\
	\PWM:PWMUDB:MODULE_3:b_25\
	\PWM:PWMUDB:MODULE_3:b_24\
	\PWM:PWMUDB:MODULE_3:b_23\
	\PWM:PWMUDB:MODULE_3:b_22\
	\PWM:PWMUDB:MODULE_3:b_21\
	\PWM:PWMUDB:MODULE_3:b_20\
	\PWM:PWMUDB:MODULE_3:b_19\
	\PWM:PWMUDB:MODULE_3:b_18\
	\PWM:PWMUDB:MODULE_3:b_17\
	\PWM:PWMUDB:MODULE_3:b_16\
	\PWM:PWMUDB:MODULE_3:b_15\
	\PWM:PWMUDB:MODULE_3:b_14\
	\PWM:PWMUDB:MODULE_3:b_13\
	\PWM:PWMUDB:MODULE_3:b_12\
	\PWM:PWMUDB:MODULE_3:b_11\
	\PWM:PWMUDB:MODULE_3:b_10\
	\PWM:PWMUDB:MODULE_3:b_9\
	\PWM:PWMUDB:MODULE_3:b_8\
	\PWM:PWMUDB:MODULE_3:b_7\
	\PWM:PWMUDB:MODULE_3:b_6\
	\PWM:PWMUDB:MODULE_3:b_5\
	\PWM:PWMUDB:MODULE_3:b_4\
	\PWM:PWMUDB:MODULE_3:b_3\
	\PWM:PWMUDB:MODULE_3:b_2\
	\PWM:PWMUDB:MODULE_3:b_1\
	\PWM:PWMUDB:MODULE_3:b_0\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_101
	Net_109
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\Servo:PWMUDB:km_run\
	\Servo:PWMUDB:ctrl_cmpmode2_2\
	\Servo:PWMUDB:ctrl_cmpmode2_1\
	\Servo:PWMUDB:ctrl_cmpmode2_0\
	\Servo:PWMUDB:ctrl_cmpmode1_2\
	\Servo:PWMUDB:ctrl_cmpmode1_1\
	\Servo:PWMUDB:ctrl_cmpmode1_0\
	\Servo:PWMUDB:capt_rising\
	\Servo:PWMUDB:capt_falling\
	\Servo:PWMUDB:trig_rise\
	\Servo:PWMUDB:trig_fall\
	\Servo:PWMUDB:sc_kill\
	\Servo:PWMUDB:min_kill\
	\Servo:PWMUDB:km_tc\
	\Servo:PWMUDB:db_tc\
	\Servo:PWMUDB:dith_sel\
	\Servo:PWMUDB:compare2\
	\Servo:Net_101\
	Net_137
	Net_138
	\Servo:PWMUDB:MODULE_4:b_31\
	\Servo:PWMUDB:MODULE_4:b_30\
	\Servo:PWMUDB:MODULE_4:b_29\
	\Servo:PWMUDB:MODULE_4:b_28\
	\Servo:PWMUDB:MODULE_4:b_27\
	\Servo:PWMUDB:MODULE_4:b_26\
	\Servo:PWMUDB:MODULE_4:b_25\
	\Servo:PWMUDB:MODULE_4:b_24\
	\Servo:PWMUDB:MODULE_4:b_23\
	\Servo:PWMUDB:MODULE_4:b_22\
	\Servo:PWMUDB:MODULE_4:b_21\
	\Servo:PWMUDB:MODULE_4:b_20\
	\Servo:PWMUDB:MODULE_4:b_19\
	\Servo:PWMUDB:MODULE_4:b_18\
	\Servo:PWMUDB:MODULE_4:b_17\
	\Servo:PWMUDB:MODULE_4:b_16\
	\Servo:PWMUDB:MODULE_4:b_15\
	\Servo:PWMUDB:MODULE_4:b_14\
	\Servo:PWMUDB:MODULE_4:b_13\
	\Servo:PWMUDB:MODULE_4:b_12\
	\Servo:PWMUDB:MODULE_4:b_11\
	\Servo:PWMUDB:MODULE_4:b_10\
	\Servo:PWMUDB:MODULE_4:b_9\
	\Servo:PWMUDB:MODULE_4:b_8\
	\Servo:PWMUDB:MODULE_4:b_7\
	\Servo:PWMUDB:MODULE_4:b_6\
	\Servo:PWMUDB:MODULE_4:b_5\
	\Servo:PWMUDB:MODULE_4:b_4\
	\Servo:PWMUDB:MODULE_4:b_3\
	\Servo:PWMUDB:MODULE_4:b_2\
	\Servo:PWMUDB:MODULE_4:b_1\
	\Servo:PWMUDB:MODULE_4:b_0\
	\Servo:PWMUDB:MODULE_4:g2:a0:a_31\
	\Servo:PWMUDB:MODULE_4:g2:a0:a_30\
	\Servo:PWMUDB:MODULE_4:g2:a0:a_29\
	\Servo:PWMUDB:MODULE_4:g2:a0:a_28\
	\Servo:PWMUDB:MODULE_4:g2:a0:a_27\
	\Servo:PWMUDB:MODULE_4:g2:a0:a_26\
	\Servo:PWMUDB:MODULE_4:g2:a0:a_25\
	\Servo:PWMUDB:MODULE_4:g2:a0:a_24\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_31\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_30\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_29\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_28\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_27\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_26\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_25\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_24\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_23\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_22\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_21\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_20\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_19\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_18\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_17\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_16\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_15\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_14\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_13\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_12\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_11\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_10\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_9\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_8\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_7\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_6\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_5\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_4\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_3\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_2\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_1\
	\Servo:PWMUDB:MODULE_4:g2:a0:b_0\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_31\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_30\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_29\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_28\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_27\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_26\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_25\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_24\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_23\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_22\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_21\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_20\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_19\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_18\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_17\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_16\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_15\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_14\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_13\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_12\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_11\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_10\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_9\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_8\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_7\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_6\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_5\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_4\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_3\
	\Servo:PWMUDB:MODULE_4:g2:a0:s_2\
	\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_132
	Net_140
	\Servo:Net_113\
	\Servo:Net_107\
	\Servo:Net_114\
	\XBee:BUART:reset_sr\
	Net_159
	\XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_1\
	\XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_0\
	\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\
	\XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	Net_150
	\XBee:BUART:sRX:MODULE_8:g2:a0:gta_0\
	\XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_1\
	\XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_1\
	\XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:lt_0\
	\XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:gt_0\
	\XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:lti_0\
	\XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:gti_0\
	\XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_0\
	\XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_0\
	\XBee:BUART:sRX:MODULE_9:g1:a0:xeq\
	\XBee:BUART:sRX:MODULE_9:g1:a0:xlt\
	\XBee:BUART:sRX:MODULE_9:g1:a0:xlte\
	\XBee:BUART:sRX:MODULE_9:g1:a0:xgt\
	\XBee:BUART:sRX:MODULE_9:g1:a0:xgte\
	\XBee:BUART:sRX:MODULE_9:lt\
	\XBee:BUART:sRX:MODULE_9:eq\
	\XBee:BUART:sRX:MODULE_9:gt\
	\XBee:BUART:sRX:MODULE_9:gte\
	\XBee:BUART:sRX:MODULE_9:lte\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_2\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_31\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_30\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_29\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_28\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_27\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_26\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_25\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_24\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_23\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_22\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_21\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_20\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_19\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_18\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_17\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_16\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_15\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_14\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_13\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_12\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_11\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_10\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_9\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_8\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_7\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_6\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_5\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_4\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_3\
	\Servo:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 325 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Hall_Sensor_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__Hall_Sensor_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__Hall_Sensor_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__Hall_Sensor_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__Hall_Sensor_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__Hall_Sensor_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__Hall_Sensor_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__Hall_Sensor_net_0
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to tmpOE__Hall_Sensor_net_0
Aliasing \Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer:TimerUDB:trigger_enable\ to tmpOE__Hall_Sensor_net_0
Aliasing Net_80 to zero
Aliasing \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__Hall_Sensor_net_0
Aliasing \Timer:TimerUDB:sIntCapCount:MODIN3_1\ to \Timer:TimerUDB:sIntCapCount:MODIN1_1\
Aliasing \Timer:TimerUDB:sIntCapCount:MODIN3_0\ to \Timer:TimerUDB:sIntCapCount:MODIN1_0\
Aliasing \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Hall_Sensor_net_0
Aliasing \Timer:TimerUDB:status_6\ to zero
Aliasing \Timer:TimerUDB:status_5\ to zero
Aliasing \Timer:TimerUDB:status_4\ to zero
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing tmpOE__Motor_PWM_net_0 to tmpOE__Hall_Sensor_net_0
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__Hall_Sensor_net_0
Aliasing \PWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__Hall_Sensor_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:reset\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp2\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Hall_Sensor_net_0
Aliasing \Servo:PWMUDB:hwCapture\ to zero
Aliasing \Servo:PWMUDB:trig_out\ to tmpOE__Hall_Sensor_net_0
Aliasing \Servo:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Servo:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Servo:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Servo:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Servo:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Servo:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Servo:PWMUDB:final_kill\ to tmpOE__Hall_Sensor_net_0
Aliasing \Servo:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Servo:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Servo:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Servo:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Servo:PWMUDB:reset\ to zero
Aliasing \Servo:PWMUDB:status_6\ to zero
Aliasing \Servo:PWMUDB:status_4\ to zero
Aliasing \Servo:PWMUDB:cmp2\ to zero
Aliasing \Servo:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Servo:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Servo:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Servo:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Servo:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Servo:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Servo:PWMUDB:cs_addr_0\ to zero
Aliasing \Servo:PWMUDB:pwm1_i\ to zero
Aliasing \Servo:PWMUDB:pwm2_i\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Hall_Sensor_net_0
Aliasing tmpOE__Servo_PWM_net_0 to tmpOE__Hall_Sensor_net_0
Aliasing \XBee:BUART:tx_hd_send_break\ to zero
Aliasing \XBee:BUART:HalfDuplexSend\ to zero
Aliasing \XBee:BUART:FinalParityType_1\ to zero
Aliasing \XBee:BUART:FinalParityType_0\ to zero
Aliasing \XBee:BUART:FinalAddrMode_2\ to zero
Aliasing \XBee:BUART:FinalAddrMode_1\ to zero
Aliasing \XBee:BUART:FinalAddrMode_0\ to zero
Aliasing \XBee:BUART:tx_ctrl_mark\ to zero
Aliasing \XBee:BUART:tx_status_6\ to zero
Aliasing \XBee:BUART:tx_status_5\ to zero
Aliasing \XBee:BUART:tx_status_4\ to zero
Aliasing \XBee:BUART:rx_count7_bit8_wire\ to zero
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Hall_Sensor_net_0
Aliasing \XBee:BUART:sRX:s23Poll:MODIN7_1\ to \XBee:BUART:sRX:s23Poll:MODIN6_1\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN7_0\ to \XBee:BUART:sRX:s23Poll:MODIN6_0\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ to zero
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ to tmpOE__Hall_Sensor_net_0
Aliasing \XBee:BUART:sRX:s23Poll:MODIN8_1\ to \XBee:BUART:sRX:s23Poll:MODIN6_1\
Aliasing \XBee:BUART:sRX:s23Poll:MODIN8_0\ to \XBee:BUART:sRX:s23Poll:MODIN6_0\
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to tmpOE__Hall_Sensor_net_0
Aliasing \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to zero
Aliasing \XBee:BUART:rx_status_1\ to zero
Aliasing \XBee:BUART:sRX:MODULE_8:g2:a0:newa_6\ to zero
Aliasing \XBee:BUART:sRX:MODULE_8:g2:a0:newa_5\ to zero
Aliasing \XBee:BUART:sRX:MODULE_8:g2:a0:newa_4\ to zero
Aliasing \XBee:BUART:sRX:MODULE_8:g2:a0:newb_6\ to zero
Aliasing \XBee:BUART:sRX:MODULE_8:g2:a0:newb_5\ to zero
Aliasing \XBee:BUART:sRX:MODULE_8:g2:a0:newb_4\ to zero
Aliasing \XBee:BUART:sRX:MODULE_8:g2:a0:newb_3\ to zero
Aliasing \XBee:BUART:sRX:MODULE_8:g2:a0:newb_2\ to tmpOE__Hall_Sensor_net_0
Aliasing \XBee:BUART:sRX:MODULE_8:g2:a0:newb_1\ to tmpOE__Hall_Sensor_net_0
Aliasing \XBee:BUART:sRX:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\ to tmpOE__Hall_Sensor_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Hall_Sensor_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Hall_Sensor_net_0
Aliasing \Timer:TimerUDB:hwEnable_reg\\D\ to \Timer:TimerUDB:run_mode\
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Hall_Sensor_net_0
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Hall_Sensor_net_0
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Aliasing \Servo:PWMUDB:min_kill_reg\\D\ to tmpOE__Hall_Sensor_net_0
Aliasing \Servo:PWMUDB:prevCapture\\D\ to zero
Aliasing \Servo:PWMUDB:trig_last\\D\ to zero
Aliasing \Servo:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Hall_Sensor_net_0
Aliasing \Servo:PWMUDB:prevCompare1\\D\ to \Servo:PWMUDB:pwm_temp\
Aliasing \Servo:PWMUDB:tc_i_reg\\D\ to \Servo:PWMUDB:status_2\
Aliasing \XBee:BUART:reset_reg\\D\ to zero
Aliasing \XBee:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[9] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[10] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[11] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[12] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[13] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[14] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[15] = tmpOE__Hall_Sensor_net_0[1]
Removing Rhs of wire Net_76[33] = \Timer:Net_55\[34]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[51] = \Timer:TimerUDB:control_7\[43]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[53] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_0\[54] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ic_1\[57] = \Timer:TimerUDB:control_1\[49]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ic_0\[58] = \Timer:TimerUDB:control_0\[50]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[62] = \Timer:TimerUDB:runmode_enable\[136]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[63] = \Timer:TimerUDB:hwEnable\[64]
Removing Lhs of wire \Timer:TimerUDB:run_mode\[63] = \Timer:TimerUDB:control_7\[43]
Removing Lhs of wire \Timer:TimerUDB:trigger_enable\[66] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[68] = \Timer:TimerUDB:status_tc\[65]
Removing Lhs of wire Net_80[74] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_1\[75] = \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[114]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_1\[76] = \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\[131]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_0\[78] = \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\[132]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[80] = \Timer:TimerUDB:capt_int_temp\[79]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_1\[81] = \Timer:TimerUDB:sIntCapCount:MODIN1_1\[82]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN1_1\[82] = \Timer:TimerUDB:int_capt_count_1\[73]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_0\[83] = \Timer:TimerUDB:sIntCapCount:MODIN1_0\[84]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN1_0\[84] = \Timer:TimerUDB:int_capt_count_0\[77]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_1\[85] = \Timer:TimerUDB:sIntCapCount:MODIN2_1\[86]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN2_1\[86] = \Timer:TimerUDB:control_1\[49]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_0\[87] = \Timer:TimerUDB:sIntCapCount:MODIN2_0\[88]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN2_0\[88] = \Timer:TimerUDB:control_0\[50]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_1\[89] = \Timer:TimerUDB:int_capt_count_1\[73]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_0\[90] = \Timer:TimerUDB:int_capt_count_0\[77]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_1\[91] = \Timer:TimerUDB:control_1\[49]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_0\[92] = \Timer:TimerUDB:control_0\[50]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_1\[93] = \Timer:TimerUDB:int_capt_count_1\[73]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_0\[94] = \Timer:TimerUDB:int_capt_count_0\[77]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_1\[95] = \Timer:TimerUDB:control_1\[49]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_0\[96] = \Timer:TimerUDB:control_0\[50]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\[99] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_0\[100] = \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\[98]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eqi_0\[102] = \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\[101]
Removing Rhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[114] = \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_1\[103]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_1\[125] = \Timer:TimerUDB:int_capt_count_1\[73]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN3_1\[126] = \Timer:TimerUDB:int_capt_count_1\[73]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_0\[127] = \Timer:TimerUDB:int_capt_count_0\[77]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODIN3_0\[128] = \Timer:TimerUDB:int_capt_count_0\[77]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[134] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[135] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:status_6\[138] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_5\[139] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_4\[140] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_0\[141] = \Timer:TimerUDB:status_tc\[65]
Removing Lhs of wire \Timer:TimerUDB:status_1\[142] = \Timer:TimerUDB:capt_int_temp\[79]
Removing Rhs of wire \Timer:TimerUDB:status_2\[143] = \Timer:TimerUDB:fifo_full\[144]
Removing Rhs of wire \Timer:TimerUDB:status_3\[145] = \Timer:TimerUDB:fifo_nempty\[146]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[148] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[149] = \Timer:TimerUDB:trig_reg\[137]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[150] = \Timer:TimerUDB:per_zero\[67]
Removing Lhs of wire tmpOE__Motor_PWM_net_0[330] = tmpOE__Hall_Sensor_net_0[1]
Removing Rhs of wire Net_105[331] = \PWM:Net_96\[509]
Removing Rhs of wire Net_105[331] = \PWM:PWMUDB:pwm_i_reg\[501]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[350] = \PWM:PWMUDB:control_7\[342]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[360] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[361] = \PWM:PWMUDB:control_7\[342]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[365] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[367] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[368] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[369] = \PWM:PWMUDB:runmode_enable\[366]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[373] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[374] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[375] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[376] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[379] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_3_1\[383] = \PWM:PWMUDB:MODULE_3:g2:a0:s_1\[671]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_3_0\[385] = \PWM:PWMUDB:MODULE_3:g2:a0:s_0\[672]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[386] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[387] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[388] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[389] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:reset\[392] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:status_6\[393] = zero[2]
Removing Rhs of wire \PWM:PWMUDB:status_5\[394] = \PWM:PWMUDB:final_kill_reg\[408]
Removing Lhs of wire \PWM:PWMUDB:status_4\[395] = zero[2]
Removing Rhs of wire \PWM:PWMUDB:status_3\[396] = \PWM:PWMUDB:fifo_full\[415]
Removing Rhs of wire \PWM:PWMUDB:status_1\[398] = \PWM:PWMUDB:cmp2_status_reg\[407]
Removing Rhs of wire \PWM:PWMUDB:status_0\[399] = \PWM:PWMUDB:cmp1_status_reg\[406]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[404] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[405] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[409] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[410] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[411] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[412] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[413] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[414] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[416] = \PWM:PWMUDB:tc_i\[371]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[417] = \PWM:PWMUDB:runmode_enable\[366]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[418] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:compare1\[499] = \PWM:PWMUDB:cmp1_less\[470]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[504] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[506] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[512] = \PWM:PWMUDB:cmp1\[402]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_23\[553] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_22\[554] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_21\[555] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_20\[556] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_19\[557] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_18\[558] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_17\[559] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_16\[560] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_15\[561] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_14\[562] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_13\[563] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_12\[564] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_11\[565] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_10\[566] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_9\[567] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_8\[568] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_7\[569] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_6\[570] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_5\[571] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_4\[572] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_3\[573] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_2\[574] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_1\[575] = \PWM:PWMUDB:MODIN4_1\[576]
Removing Lhs of wire \PWM:PWMUDB:MODIN4_1\[576] = \PWM:PWMUDB:dith_count_1\[382]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_0\[577] = \PWM:PWMUDB:MODIN4_0\[578]
Removing Lhs of wire \PWM:PWMUDB:MODIN4_0\[578] = \PWM:PWMUDB:dith_count_0\[384]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[710] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[711] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \Servo:PWMUDB:ctrl_enable\[732] = \Servo:PWMUDB:control_7\[724]
Removing Lhs of wire \Servo:PWMUDB:hwCapture\[742] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:hwEnable\[743] = \Servo:PWMUDB:control_7\[724]
Removing Lhs of wire \Servo:PWMUDB:trig_out\[747] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \Servo:PWMUDB:runmode_enable\\R\[749] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:runmode_enable\\S\[750] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:final_enable\[751] = \Servo:PWMUDB:runmode_enable\[748]
Removing Lhs of wire \Servo:PWMUDB:ltch_kill_reg\\R\[755] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:ltch_kill_reg\\S\[756] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:min_kill_reg\\R\[757] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:min_kill_reg\\S\[758] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:final_kill\[761] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \Servo:PWMUDB:add_vi_vv_MODGEN_4_1\[765] = \Servo:PWMUDB:MODULE_4:g2:a0:s_1\[1053]
Removing Lhs of wire \Servo:PWMUDB:add_vi_vv_MODGEN_4_0\[767] = \Servo:PWMUDB:MODULE_4:g2:a0:s_0\[1054]
Removing Lhs of wire \Servo:PWMUDB:dith_count_1\\R\[768] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:dith_count_1\\S\[769] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:dith_count_0\\R\[770] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:dith_count_0\\S\[771] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:reset\[774] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:status_6\[775] = zero[2]
Removing Rhs of wire \Servo:PWMUDB:status_5\[776] = \Servo:PWMUDB:final_kill_reg\[790]
Removing Lhs of wire \Servo:PWMUDB:status_4\[777] = zero[2]
Removing Rhs of wire \Servo:PWMUDB:status_3\[778] = \Servo:PWMUDB:fifo_full\[797]
Removing Rhs of wire \Servo:PWMUDB:status_1\[780] = \Servo:PWMUDB:cmp2_status_reg\[789]
Removing Rhs of wire \Servo:PWMUDB:status_0\[781] = \Servo:PWMUDB:cmp1_status_reg\[788]
Removing Lhs of wire \Servo:PWMUDB:cmp2_status\[786] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:cmp2\[787] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:cmp1_status_reg\\R\[791] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:cmp1_status_reg\\S\[792] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:cmp2_status_reg\\R\[793] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:cmp2_status_reg\\S\[794] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:final_kill_reg\\R\[795] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:final_kill_reg\\S\[796] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:cs_addr_2\[798] = \Servo:PWMUDB:tc_i\[753]
Removing Lhs of wire \Servo:PWMUDB:cs_addr_1\[799] = \Servo:PWMUDB:runmode_enable\[748]
Removing Lhs of wire \Servo:PWMUDB:cs_addr_0\[800] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:compare1\[881] = \Servo:PWMUDB:cmp1_less\[852]
Removing Lhs of wire \Servo:PWMUDB:pwm1_i\[886] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:pwm2_i\[888] = zero[2]
Removing Rhs of wire \Servo:Net_96\[891] = \Servo:PWMUDB:pwm_i_reg\[883]
Removing Lhs of wire \Servo:PWMUDB:pwm_temp\[894] = \Servo:PWMUDB:cmp1\[784]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_23\[935] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_22\[936] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_21\[937] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_20\[938] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_19\[939] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_18\[940] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_17\[941] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_16\[942] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_15\[943] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_14\[944] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_13\[945] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_12\[946] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_11\[947] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_10\[948] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_9\[949] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_8\[950] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_7\[951] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_6\[952] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_5\[953] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_4\[954] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_3\[955] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_2\[956] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_1\[957] = \Servo:PWMUDB:MODIN5_1\[958]
Removing Lhs of wire \Servo:PWMUDB:MODIN5_1\[958] = \Servo:PWMUDB:dith_count_1\[764]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:a_0\[959] = \Servo:PWMUDB:MODIN5_0\[960]
Removing Lhs of wire \Servo:PWMUDB:MODIN5_0\[960] = \Servo:PWMUDB:dith_count_0\[766]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1092] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1093] = tmpOE__Hall_Sensor_net_0[1]
Removing Rhs of wire Net_146[1094] = \Servo:Net_96\[891]
Removing Lhs of wire tmpOE__Servo_PWM_net_0[1102] = tmpOE__Hall_Sensor_net_0[1]
Removing Rhs of wire Net_160[1110] = \XBee:BUART:rx_interrupt_out\[1129]
Removing Lhs of wire \XBee:Net_61\[1111] = \XBee:Net_9\[1108]
Removing Lhs of wire \XBee:BUART:tx_hd_send_break\[1115] = zero[2]
Removing Lhs of wire \XBee:BUART:HalfDuplexSend\[1116] = zero[2]
Removing Lhs of wire \XBee:BUART:FinalParityType_1\[1117] = zero[2]
Removing Lhs of wire \XBee:BUART:FinalParityType_0\[1118] = zero[2]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_2\[1119] = zero[2]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_1\[1120] = zero[2]
Removing Lhs of wire \XBee:BUART:FinalAddrMode_0\[1121] = zero[2]
Removing Lhs of wire \XBee:BUART:tx_ctrl_mark\[1122] = zero[2]
Removing Rhs of wire \XBee:BUART:tx_bitclk_enable_pre\[1133] = \XBee:BUART:tx_bitclk_dp\[1169]
Removing Lhs of wire \XBee:BUART:tx_counter_tc\[1179] = \XBee:BUART:tx_counter_dp\[1170]
Removing Lhs of wire \XBee:BUART:tx_status_6\[1180] = zero[2]
Removing Lhs of wire \XBee:BUART:tx_status_5\[1181] = zero[2]
Removing Lhs of wire \XBee:BUART:tx_status_4\[1182] = zero[2]
Removing Lhs of wire \XBee:BUART:tx_status_1\[1184] = \XBee:BUART:tx_fifo_empty\[1147]
Removing Lhs of wire \XBee:BUART:tx_status_3\[1186] = \XBee:BUART:tx_fifo_notfull\[1146]
Removing Lhs of wire \XBee:BUART:rx_count7_bit8_wire\[1246] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_1\[1254] = \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\[1265]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_0\[1256] = \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\[1266]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\[1257] = \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\[1282]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[1258] = \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[1296]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_1\[1259] = \XBee:BUART:sRX:s23Poll:MODIN6_1\[1260]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN6_1\[1260] = \XBee:BUART:pollcount_1\[1252]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_0\[1261] = \XBee:BUART:sRX:s23Poll:MODIN6_0\[1262]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN6_0\[1262] = \XBee:BUART:pollcount_0\[1255]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1268] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1269] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\[1270] = \XBee:BUART:pollcount_1\[1252]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN7_1\[1271] = \XBee:BUART:pollcount_1\[1252]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\[1272] = \XBee:BUART:pollcount_0\[1255]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN7_0\[1273] = \XBee:BUART:pollcount_0\[1255]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\[1274] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\[1275] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\[1276] = \XBee:BUART:pollcount_1\[1252]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\[1277] = \XBee:BUART:pollcount_0\[1255]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\[1278] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\[1279] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[1284] = \XBee:BUART:pollcount_1\[1252]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN8_1\[1285] = \XBee:BUART:pollcount_1\[1252]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[1286] = \XBee:BUART:pollcount_0\[1255]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODIN8_0\[1287] = \XBee:BUART:pollcount_0\[1255]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[1288] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[1289] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[1290] = \XBee:BUART:pollcount_1\[1252]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[1291] = \XBee:BUART:pollcount_0\[1255]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[1292] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[1293] = zero[2]
Removing Lhs of wire \XBee:BUART:rx_status_1\[1300] = zero[2]
Removing Rhs of wire \XBee:BUART:rx_status_2\[1301] = \XBee:BUART:rx_parity_error_status\[1302]
Removing Rhs of wire \XBee:BUART:rx_status_3\[1303] = \XBee:BUART:rx_stop_bit_error\[1304]
Removing Lhs of wire \XBee:BUART:sRX:cmp_vv_vv_MODGEN_8\[1314] = \XBee:BUART:sRX:MODULE_8:g2:a0:lta_0\[1363]
Removing Lhs of wire \XBee:BUART:sRX:cmp_vv_vv_MODGEN_9\[1318] = \XBee:BUART:sRX:MODULE_9:g1:a0:xneq\[1385]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:newa_6\[1319] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:newa_5\[1320] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:newa_4\[1321] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:newa_3\[1322] = \XBee:BUART:sRX:MODIN9_6\[1323]
Removing Lhs of wire \XBee:BUART:sRX:MODIN9_6\[1323] = \XBee:BUART:rx_count_6\[1241]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:newa_2\[1324] = \XBee:BUART:sRX:MODIN9_5\[1325]
Removing Lhs of wire \XBee:BUART:sRX:MODIN9_5\[1325] = \XBee:BUART:rx_count_5\[1242]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:newa_1\[1326] = \XBee:BUART:sRX:MODIN9_4\[1327]
Removing Lhs of wire \XBee:BUART:sRX:MODIN9_4\[1327] = \XBee:BUART:rx_count_4\[1243]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:newa_0\[1328] = \XBee:BUART:sRX:MODIN9_3\[1329]
Removing Lhs of wire \XBee:BUART:sRX:MODIN9_3\[1329] = \XBee:BUART:rx_count_3\[1244]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:newb_6\[1330] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:newb_5\[1331] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:newb_4\[1332] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:newb_3\[1333] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:newb_2\[1334] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:newb_1\[1335] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:newb_0\[1336] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:dataa_6\[1337] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:dataa_5\[1338] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:dataa_4\[1339] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:dataa_3\[1340] = \XBee:BUART:rx_count_6\[1241]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:dataa_2\[1341] = \XBee:BUART:rx_count_5\[1242]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:dataa_1\[1342] = \XBee:BUART:rx_count_4\[1243]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:dataa_0\[1343] = \XBee:BUART:rx_count_3\[1244]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:datab_6\[1344] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:datab_5\[1345] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:datab_4\[1346] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:datab_3\[1347] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:datab_2\[1348] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:datab_1\[1349] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_8:g2:a0:datab_0\[1350] = zero[2]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g1:a0:newa_0\[1365] = \XBee:BUART:rx_postpoll\[1200]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g1:a0:newb_0\[1366] = \XBee:BUART:rx_parity_bit\[1317]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g1:a0:dataa_0\[1367] = \XBee:BUART:rx_postpoll\[1200]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g1:a0:datab_0\[1368] = \XBee:BUART:rx_parity_bit\[1317]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:a_0\[1369] = \XBee:BUART:rx_postpoll\[1200]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:b_0\[1370] = \XBee:BUART:rx_parity_bit\[1317]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\[1372] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:eq_0\[1373] = \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\[1371]
Removing Lhs of wire \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:eqi_0\[1374] = \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\[1371]
Removing Lhs of wire tmpOE__Rx_1_net_0[1396] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[1401] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[1407] = Net_78[3]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[1408] = \Timer:TimerUDB:status_tc\[65]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[1409] = \Timer:TimerUDB:control_7\[43]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[1410] = \Timer:TimerUDB:capt_fifo_load\[61]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1414] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1415] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1416] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1419] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[1422] = \PWM:PWMUDB:cmp1\[402]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[1423] = \PWM:PWMUDB:cmp1_status\[403]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[1424] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1426] = \PWM:PWMUDB:pwm_i\[502]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1427] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1428] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[1429] = \PWM:PWMUDB:status_2\[397]
Removing Lhs of wire \Servo:PWMUDB:min_kill_reg\\D\[1430] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \Servo:PWMUDB:prevCapture\\D\[1431] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:trig_last\\D\[1432] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:ltch_kill_reg\\D\[1435] = tmpOE__Hall_Sensor_net_0[1]
Removing Lhs of wire \Servo:PWMUDB:prevCompare1\\D\[1438] = \Servo:PWMUDB:cmp1\[784]
Removing Lhs of wire \Servo:PWMUDB:cmp1_status_reg\\D\[1439] = \Servo:PWMUDB:cmp1_status\[785]
Removing Lhs of wire \Servo:PWMUDB:cmp2_status_reg\\D\[1440] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:pwm_i_reg\\D\[1442] = \Servo:PWMUDB:pwm_i\[884]
Removing Lhs of wire \Servo:PWMUDB:pwm1_i_reg\\D\[1443] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:pwm2_i_reg\\D\[1444] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:tc_i_reg\\D\[1445] = \Servo:PWMUDB:status_2\[779]
Removing Lhs of wire \XBee:BUART:reset_reg\\D\[1446] = zero[2]
Removing Lhs of wire \XBee:BUART:rx_bitclk\\D\[1461] = \XBee:BUART:rx_bitclk_pre\[1235]
Removing Lhs of wire \XBee:BUART:rx_parity_error_pre\\D\[1470] = \XBee:BUART:rx_parity_error_pre\[1312]
Removing Lhs of wire \XBee:BUART:rx_break_status\\D\[1471] = zero[2]

------------------------------------------------------
Aliased 0 equations, 328 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Hall_Sensor_net_0' (cost = 0):
tmpOE__Hall_Sensor_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_78 and \Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:timer_enable\' (cost = 0):
\Timer:TimerUDB:timer_enable\ <= (\Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (\Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_1\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\' (cost = 60):
\Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_1\ and not \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\' (cost = 0):
\Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\ <= (not \Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Servo:PWMUDB:cmp1\' (cost = 0):
\Servo:PWMUDB:cmp1\ <= (\Servo:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Servo:PWMUDB:dith_count_1\ and \Servo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_addressmatch\' (cost = 0):
\XBee:BUART:rx_addressmatch\ <= (\XBee:BUART:rx_addressmatch2\
	OR \XBee:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\XBee:BUART:rx_bitclk_pre\' (cost = 1):
\XBee:BUART:rx_bitclk_pre\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_bitclk_pre16x\' (cost = 0):
\XBee:BUART:rx_bitclk_pre16x\ <= ((not \XBee:BUART:rx_count_2\ and \XBee:BUART:rx_count_1\ and \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_poll_bit1\' (cost = 1):
\XBee:BUART:rx_poll_bit1\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:rx_poll_bit2\' (cost = 1):
\XBee:BUART:rx_poll_bit2\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\XBee:BUART:pollingrange\' (cost = 4):
\XBee:BUART:pollingrange\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\XBee:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\ <= (not \XBee:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ <= (\XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <= (not \XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_8:g2:a0:lta_6\' (cost = 0):
\XBee:BUART:sRX:MODULE_8:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_8:g2:a0:gta_6\' (cost = 0):
\XBee:BUART:sRX:MODULE_8:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_8:g2:a0:lta_5\' (cost = 0):
\XBee:BUART:sRX:MODULE_8:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_8:g2:a0:gta_5\' (cost = 0):
\XBee:BUART:sRX:MODULE_8:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_8:g2:a0:lta_4\' (cost = 0):
\XBee:BUART:sRX:MODULE_8:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_8:g2:a0:gta_4\' (cost = 0):
\XBee:BUART:sRX:MODULE_8:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_8:g2:a0:lta_3\' (cost = 0):
\XBee:BUART:sRX:MODULE_8:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_8:g2:a0:gta_3\' (cost = 0):
\XBee:BUART:sRX:MODULE_8:g2:a0:gta_3\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_8:g2:a0:lta_2\' (cost = 1):
\XBee:BUART:sRX:MODULE_8:g2:a0:lta_2\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_8:g2:a0:gta_2\' (cost = 0):
\XBee:BUART:sRX:MODULE_8:g2:a0:gta_2\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_8:g2:a0:lta_1\' (cost = 2):
\XBee:BUART:sRX:MODULE_8:g2:a0:lta_1\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\)
	OR (not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_8:g2:a0:gta_1\' (cost = 0):
\XBee:BUART:sRX:MODULE_8:g2:a0:gta_1\ <= (\XBee:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_8:g2:a0:lta_0\' (cost = 8):
\XBee:BUART:sRX:MODULE_8:g2:a0:lta_0\ <= ((not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\)
	OR (not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Virtual signal \Timer:TimerUDB:capt_fifo_load\ with ( cost: 128 or cost_inv: 3)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Timer:TimerUDB:capt_fifo_load\ <= ((not Net_78 and \Timer:TimerUDB:control_7\ and \Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\' (cost = 8):
\Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\ <= ((not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\Servo:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \Servo:PWMUDB:dith_count_0\ and \Servo:PWMUDB:dith_count_1\)
	OR (not \Servo:PWMUDB:dith_count_1\ and \Servo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\' (cost = 4):
\XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ <= ((not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 0):
\XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= (not \XBee:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\' (cost = 2):
\XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\ <= ((not \XBee:BUART:pollcount_0\ and \XBee:BUART:pollcount_1\)
	OR (not \XBee:BUART:pollcount_1\ and \XBee:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\XBee:BUART:rx_postpoll\' (cost = 72):
\XBee:BUART:rx_postpoll\ <= (\XBee:BUART:pollcount_1\
	OR (Net_151 and \XBee:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not \XBee:BUART:pollcount_1\ and not Net_151 and not \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and not \XBee:BUART:rx_parity_bit\)
	OR (\XBee:BUART:pollcount_1\ and \XBee:BUART:rx_parity_bit\)
	OR (Net_151 and \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\ <= ((not \XBee:BUART:pollcount_1\ and not Net_151 and not \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and not \XBee:BUART:rx_parity_bit\)
	OR (\XBee:BUART:pollcount_1\ and \XBee:BUART:rx_parity_bit\)
	OR (Net_151 and \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 90 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Servo:PWMUDB:final_capture\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \XBee:BUART:rx_status_0\ to zero
Aliasing \XBee:BUART:rx_status_6\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Servo:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \XBee:BUART:rx_markspace_status\\D\ to zero
Aliasing \XBee:BUART:rx_parity_error_status\\D\ to zero
Aliasing \XBee:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \Timer:TimerUDB:trig_reg\[137] = \Timer:TimerUDB:control_7\[43]
Removing Lhs of wire \PWM:PWMUDB:final_capture\[420] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[681] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[691] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[701] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:final_capture\[802] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1063] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1073] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1083] = zero[2]
Removing Rhs of wire \XBee:BUART:rx_bitclk_enable\[1199] = \XBee:BUART:rx_bitclk\[1247]
Removing Lhs of wire \XBee:BUART:rx_status_0\[1298] = zero[2]
Removing Lhs of wire \XBee:BUART:rx_status_6\[1307] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1417] = \PWM:PWMUDB:control_7\[342]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[1425] = zero[2]
Removing Lhs of wire \Servo:PWMUDB:runmode_enable\\D\[1433] = \Servo:PWMUDB:control_7\[724]
Removing Lhs of wire \Servo:PWMUDB:final_kill_reg\\D\[1441] = zero[2]
Removing Lhs of wire \XBee:BUART:tx_ctrl_mark_last\\D\[1453] = \XBee:BUART:tx_ctrl_mark_last\[1190]
Removing Lhs of wire \XBee:BUART:rx_markspace_status\\D\[1465] = zero[2]
Removing Lhs of wire \XBee:BUART:rx_parity_error_status\\D\[1466] = zero[2]
Removing Lhs of wire \XBee:BUART:rx_addr_match_status\\D\[1468] = zero[2]
Removing Lhs of wire \XBee:BUART:rx_markspace_pre\\D\[1469] = \XBee:BUART:rx_markspace_pre\[1311]
Removing Lhs of wire \XBee:BUART:rx_parity_bit\\D\[1474] = \XBee:BUART:rx_parity_bit\[1317]

------------------------------------------------------
Aliased 0 equations, 22 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\XBee:BUART:sRX:MODULE_9:g1:a0:xneq\ <= ((not \XBee:BUART:rx_parity_bit\ and Net_151 and \XBee:BUART:pollcount_0\)
	OR (not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:pollcount_1\ and not Net_151 and \XBee:BUART:rx_parity_bit\)
	OR (not \XBee:BUART:rx_parity_bit\ and \XBee:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\ianh\Documents\Car Lab\SpeedControl\Design.cydsn\Design.cyprj" -dcpsoc3 Design.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.164ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 03 October 2023 17:05:17
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ianh\Documents\Car Lab\SpeedControl\Design.cydsn\Design.cyprj -d CY8C5868AXI-LP035 Design.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Servo:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Servo:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Servo:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Servo:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Servo:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Servo:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \XBee:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Timer_Clock'. Fanout=2, Signal=Net_111
    Digital Clock 1: Automatic-assigning  clock 'PWM_Clock'. Fanout=1, Signal=Net_10
    Digital Clock 2: Automatic-assigning  clock 'Servo_Clock'. Fanout=1, Signal=Net_129
    Digital Clock 3: Automatic-assigning  clock 'XBee_IntClock'. Fanout=1, Signal=\XBee:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Timer_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Timer_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Timer_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Timer_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Servo:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Servo_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Servo_Clock, EnableOut: Constant 1
    UDB Clk/Enable \XBee:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: XBee_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: XBee_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \XBee:BUART:rx_parity_bit\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_parity_bit\ (fanout=0)

    Removing \XBee:BUART:rx_address_detected\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_address_detected\ (fanout=0)

    Removing \XBee:BUART:rx_parity_error_pre\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \XBee:BUART:rx_markspace_pre\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_markspace_pre\ (fanout=0)

    Removing \XBee:BUART:rx_state_1\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:rx_state_1\ (fanout=8)

    Removing \XBee:BUART:tx_parity_bit\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_parity_bit\ (fanout=0)

    Removing \XBee:BUART:tx_mark\, Duplicate of \XBee:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\XBee:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Hall_Sensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Hall_Sensor(0)__PA ,
            fb => Net_78 ,
            pad => Hall_Sensor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Motor_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_PWM(0)__PA ,
            pin_input => Net_105 ,
            pad => Motor_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Servo_PWM(0)__PA ,
            pin_input => Net_146 ,
            pad => Servo_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_151 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_155 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_78 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:capture_last\
        );
        Output = \Timer:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Servo:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:runmode_enable\ * \Servo:PWMUDB:tc_i\
        );
        Output = \Servo:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_155, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:txn\
        );
        Output = Net_155 (fanout=1)

    MacroCell: Name=\XBee:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\XBee:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\XBee:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_fifo_notfull\
        );
        Output = \XBee:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBee:BUART:pollcount_1\
            + Net_151 * \XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_load_fifo\ * \XBee:BUART:rx_fifofull\
        );
        Output = \XBee:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_fifonotempty\ * \XBee:BUART:rx_state_stop1_reg\
        );
        Output = \XBee:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_111) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_78
        );
        Output = \Timer:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_111) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_0\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_111) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:capt_fifo_load\
        );
        Output = \Timer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_111) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_105, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_105 (fanout=1)

    MacroCell: Name=\Servo:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_129) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:control_7\
        );
        Output = \Servo:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Servo:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_129) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:cmp1_less\
        );
        Output = \Servo:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Servo:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_129) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo:PWMUDB:prevCompare1\ * \Servo:PWMUDB:cmp1_less\
        );
        Output = \Servo:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_146, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_129) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:runmode_enable\ * \Servo:PWMUDB:cmp1_less\
        );
        Output = Net_146 (fanout=1)

    MacroCell: Name=\XBee:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBee:BUART:txn\ * \XBee:BUART:tx_state_1\ * 
              !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:txn\ * \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\ * 
              !\XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:txn\ (fanout=2)

    MacroCell: Name=\XBee:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\XBee:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * !\XBee:BUART:tx_fifo_empty\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_fifo_empty\ * !\XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\XBee:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\XBee:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBee:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\XBee:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\XBee:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * !Net_151
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\XBee:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              !\XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\XBee:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\XBee:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * !Net_151 * 
              \XBee:BUART:rx_last\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\XBee:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:rx_count_0\
        );
        Output = \XBee:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\XBee:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_state_3\ * \XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\XBee:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_1\ * Net_151 * \XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !Net_151
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\XBee:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * !Net_151 * 
              \XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * Net_151 * 
              !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\XBee:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * !Net_151
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\XBee:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_151
        );
        Output = \XBee:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_111 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_111 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_111 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_111 ,
            cs_addr_1 => \Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
            chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Servo:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_129 ,
            cs_addr_2 => \Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo:PWMUDB:runmode_enable\ ,
            chain_out => \Servo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Servo:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Servo:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_129 ,
            cs_addr_2 => \Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo:PWMUDB:runmode_enable\ ,
            cl0_comb => \Servo:PWMUDB:cmp1_less\ ,
            z0_comb => \Servo:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Servo:PWMUDB:status_3\ ,
            chain_in => \Servo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Servo:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\XBee:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_2 => \XBee:BUART:tx_state_1\ ,
            cs_addr_1 => \XBee:BUART:tx_state_0\ ,
            cs_addr_0 => \XBee:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \XBee:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \XBee:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \XBee:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_0 => \XBee:BUART:counter_load_not\ ,
            ce0_reg => \XBee:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \XBee:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\XBee:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            cs_addr_2 => \XBee:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \XBee:BUART:rx_state_0\ ,
            cs_addr_0 => \XBee:BUART:rx_bitclk_enable\ ,
            route_si => \XBee:BUART:rx_postpoll\ ,
            f0_load => \XBee:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \XBee:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \XBee:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_111 ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_1 => \Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer:TimerUDB:status_tc\ ,
            interrupt => Net_76 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_10 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Servo:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_129 ,
            status_3 => \Servo:PWMUDB:status_3\ ,
            status_2 => \Servo:PWMUDB:status_2\ ,
            status_0 => \Servo:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBee:BUART:sTX:TxSts\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            status_3 => \XBee:BUART:tx_fifo_notfull\ ,
            status_2 => \XBee:BUART:tx_status_2\ ,
            status_1 => \XBee:BUART:tx_fifo_empty\ ,
            status_0 => \XBee:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\XBee:BUART:sRX:RxSts\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            status_5 => \XBee:BUART:rx_status_5\ ,
            status_4 => \XBee:BUART:rx_status_4\ ,
            status_3 => \XBee:BUART:rx_status_3\ ,
            interrupt => Net_160 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_111 ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Servo:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_129 ,
            control_7 => \Servo:PWMUDB:control_7\ ,
            control_6 => \Servo:PWMUDB:control_6\ ,
            control_5 => \Servo:PWMUDB:control_5\ ,
            control_4 => \Servo:PWMUDB:control_4\ ,
            control_3 => \Servo:PWMUDB:control_3\ ,
            control_2 => \Servo:PWMUDB:control_2\ ,
            control_1 => \Servo:PWMUDB:control_1\ ,
            control_0 => \Servo:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\XBee:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \XBee:Net_9\ ,
            load => \XBee:BUART:rx_counter_load\ ,
            count_6 => \XBee:BUART:rx_count_6\ ,
            count_5 => \XBee:BUART:rx_count_5\ ,
            count_4 => \XBee:BUART:rx_count_4\ ,
            count_3 => \XBee:BUART:rx_count_3\ ,
            count_2 => \XBee:BUART:rx_count_2\ ,
            count_1 => \XBee:BUART:rx_count_1\ ,
            count_0 => \XBee:BUART:rx_count_0\ ,
            tc => \XBee:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Hall_Interrupt
        PORT MAP (
            interrupt => Net_76 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\XBee:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_160 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =XBee_Interrupt
        PORT MAP (
            interrupt => Net_160 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   15 :   57 :   72 : 20.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   40 :  152 :  192 : 20.83 %
  Unique P-terms              :   68 :  316 :  384 : 17.71 %
  Total P-terms               :   77 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.117ms
Tech Mapping phase: Elapsed time ==> 0s.191ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : Hall_Sensor(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Motor_PWM(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Rx_1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Servo_PWM(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.235ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   17 :   31 :   48 :  35.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.29
                   Pterms :            4.18
               Macrocells :            2.35
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       5.50 :       3.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:txn\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \XBee:BUART:txn\ * \XBee:BUART:tx_state_1\ * 
              !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:txn\ * \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * !\XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_shift_out\ * !\XBee:BUART:tx_state_2\ * 
              !\XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_fifo_notfull\
        );
        Output = \XBee:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_155, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:txn\
        );
        Output = Net_155 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * !\XBee:BUART:tx_fifo_empty\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_fifo_empty\ * !\XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_fifo_empty\ * 
              \XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\XBee:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_2 => \XBee:BUART:tx_state_1\ ,
        cs_addr_1 => \XBee:BUART:tx_state_0\ ,
        cs_addr_0 => \XBee:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \XBee:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \XBee:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \XBee:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\XBee:BUART:sTX:TxSts\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        status_3 => \XBee:BUART:tx_fifo_notfull\ ,
        status_2 => \XBee:BUART:tx_status_2\ ,
        status_1 => \XBee:BUART:tx_fifo_empty\ ,
        status_0 => \XBee:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \XBee:BUART:tx_state_1\ * \XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\ * \XBee:BUART:tx_state_2\
            + \XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_counter_dp\ * \XBee:BUART:tx_bitclk\
            + \XBee:BUART:tx_state_0\ * !\XBee:BUART:tx_state_2\ * 
              \XBee:BUART:tx_bitclk\
        );
        Output = \XBee:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_bitclk_enable_pre\
            + !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              !\XBee:BUART:tx_state_2\
        );
        Output = \XBee:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\XBee:BUART:tx_state_1\ * !\XBee:BUART:tx_state_0\ * 
              \XBee:BUART:tx_state_2\
            + !\XBee:BUART:tx_bitclk_enable_pre\
        );
        Output = \XBee:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\XBee:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_0 => \XBee:BUART:counter_load_not\ ,
        ce0_reg => \XBee:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \XBee:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_state_3\ * \XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_fifonotempty\ * \XBee:BUART:rx_state_stop1_reg\
        );
        Output = \XBee:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \XBee:BUART:rx_load_fifo\ * \XBee:BUART:rx_fifofull\
        );
        Output = \XBee:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \XBee:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * !Net_151 * 
              \XBee:BUART:rx_last\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_151
        );
        Output = \XBee:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              !\XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\XBee:BUART:sRX:RxSts\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        status_5 => \XBee:BUART:rx_status_5\ ,
        status_4 => \XBee:BUART:rx_status_4\ ,
        status_3 => \XBee:BUART:rx_status_3\ ,
        interrupt => Net_160 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * !Net_151
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * !\XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * !Net_151
            + !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\ * !\XBee:BUART:pollcount_1\ * 
              !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              \XBee:BUART:rx_bitclk_enable\ * \XBee:BUART:rx_state_3\ * 
              \XBee:BUART:rx_state_2\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_5\
            + !\XBee:BUART:tx_ctrl_mark_last\ * \XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\ * 
              !\XBee:BUART:rx_count_6\ * !\XBee:BUART:rx_count_4\
        );
        Output = \XBee:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:tx_ctrl_mark_last\ * !\XBee:BUART:rx_state_0\ * 
              !\XBee:BUART:rx_state_3\ * !\XBee:BUART:rx_state_2\
        );
        Output = \XBee:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\XBee:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:pollcount_1\ * Net_151 * \XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !Net_151
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              \XBee:BUART:pollcount_1\ * !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\XBee:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \XBee:BUART:pollcount_1\
            + Net_151 * \XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\XBee:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * 
              !\XBee:BUART:rx_count_0\
        );
        Output = \XBee:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\XBee:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\XBee:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * !Net_151 * 
              \XBee:BUART:pollcount_0\
            + !\XBee:BUART:rx_count_2\ * !\XBee:BUART:rx_count_1\ * Net_151 * 
              !\XBee:BUART:pollcount_0\
        );
        Output = \XBee:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\XBee:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        cs_addr_2 => \XBee:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \XBee:BUART:rx_state_0\ ,
        cs_addr_0 => \XBee:BUART:rx_bitclk_enable\ ,
        route_si => \XBee:BUART:rx_postpoll\ ,
        f0_load => \XBee:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \XBee:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \XBee:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\XBee:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \XBee:Net_9\ ,
        load => \XBee:BUART:rx_counter_load\ ,
        count_6 => \XBee:BUART:rx_count_6\ ,
        count_5 => \XBee:BUART:rx_count_5\ ,
        count_4 => \XBee:BUART:rx_count_4\ ,
        count_3 => \XBee:BUART:rx_count_3\ ,
        count_2 => \XBee:BUART:rx_count_2\ ,
        count_1 => \XBee:BUART:rx_count_1\ ,
        count_0 => \XBee:BUART:rx_count_0\ ,
        tc => \XBee:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
datapathcell: Name =\Servo:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_129 ,
        cs_addr_2 => \Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo:PWMUDB:runmode_enable\ ,
        chain_out => \Servo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Servo:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
        chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_10 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_111) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:capt_fifo_load\
        );
        Output = \Timer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_111) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_0\ * \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_111) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + !\Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              !\Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * !\Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              !\Timer:TimerUDB:int_capt_count_0\
            + \Timer:TimerUDB:control_1\ * \Timer:TimerUDB:control_0\ * 
              \Timer:TimerUDB:capt_fifo_load\ * 
              \Timer:TimerUDB:int_capt_count_1\ * 
              \Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_111 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_111 ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_1 => \Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer:TimerUDB:status_tc\ ,
        interrupt => Net_76 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_111 ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_111 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer:TimerUDB:sT32:timerdp:u1\

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Servo:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_129) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:control_7\
        );
        Output = \Servo:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_146, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_129) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:runmode_enable\ * \Servo:PWMUDB:cmp1_less\
        );
        Output = Net_146 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Servo:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_129) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:cmp1_less\
        );
        Output = \Servo:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Servo:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_129) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo:PWMUDB:prevCompare1\ * \Servo:PWMUDB:cmp1_less\
        );
        Output = \Servo:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Servo:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:runmode_enable\ * \Servo:PWMUDB:tc_i\
        );
        Output = \Servo:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Servo:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_129 ,
        cs_addr_2 => \Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo:PWMUDB:runmode_enable\ ,
        cl0_comb => \Servo:PWMUDB:cmp1_less\ ,
        z0_comb => \Servo:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Servo:PWMUDB:status_3\ ,
        chain_in => \Servo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Servo:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Servo:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_129 ,
        status_3 => \Servo:PWMUDB:status_3\ ,
        status_2 => \Servo:PWMUDB:status_2\ ,
        status_0 => \Servo:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Servo:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_129 ,
        control_7 => \Servo:PWMUDB:control_7\ ,
        control_6 => \Servo:PWMUDB:control_6\ ,
        control_5 => \Servo:PWMUDB:control_5\ ,
        control_4 => \Servo:PWMUDB:control_4\ ,
        control_3 => \Servo:PWMUDB:control_3\ ,
        control_2 => \Servo:PWMUDB:control_2\ ,
        control_1 => \Servo:PWMUDB:control_1\ ,
        control_0 => \Servo:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_105, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_105 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,2)] contents:
datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_111 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Timer:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_78 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:capture_last\
        );
        Output = \Timer:TimerUDB:capt_fifo_load\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_111) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_78
        );
        Output = \Timer:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_111 ,
        cs_addr_1 => \Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        f0_load => \Timer:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Timer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Hall_Interrupt
        PORT MAP (
            interrupt => Net_76 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =XBee_Interrupt
        PORT MAP (
            interrupt => Net_160 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\XBee:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_160 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = Servo_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Servo_PWM(0)__PA ,
        pin_input => Net_146 ,
        pad => Servo_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Motor_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_PWM(0)__PA ,
        pin_input => Net_105 ,
        pad => Motor_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Hall_Sensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Hall_Sensor(0)__PA ,
        fb => Net_78 ,
        pad => Hall_Sensor(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_155 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_151 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_111 ,
            dclk_0 => Net_111_local ,
            dclk_glb_1 => Net_10 ,
            dclk_1 => Net_10_local ,
            dclk_glb_2 => Net_129 ,
            dclk_2 => Net_129_local ,
            dclk_glb_3 => \XBee:Net_9\ ,
            dclk_3 => \XBee:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+------------
   3 |   2 |     * |      NONE |         CMOS_OUT |     Servo_PWM(0) | In(Net_146)
     |   4 |     * |      NONE |         CMOS_OUT |     Motor_PWM(0) | In(Net_105)
     |   6 |     * |      NONE |      RES_PULL_UP |   Hall_Sensor(0) | FB(Net_78)
-----+-----+-------+-----------+------------------+------------------+------------
   6 |   0 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_155)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_151)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.054ms
Digital Placement phase: Elapsed time ==> 1s.154ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design_r.vh2" --pcf-path "Design.pco" --des-name "Design" --dsf-path "Design.dsf" --sdc-path "Design.sdc" --lib-path "Design_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.221ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.118ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.308ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.157ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.469ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.470ms
API generation phase: Elapsed time ==> 0s.768ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.000ms
