.TH "inc/Legacy/stm32_hal_legacy.h" 3 "2020年 八月 7日 星期五" "Version 1.24.0" "STM32F4_HAL" \" -*- nroff -*-
.ad l
.nh
.SH NAME
inc/Legacy/stm32_hal_legacy.h \- This file contains aliases definition for the STM32Cube HAL constants macros and functions maintained for legacy purpose\&.  

.SH SYNOPSIS
.br
.PP
.SS "宏定义"

.in +1c
.ti -1c
.RI "#define \fBAES_FLAG_RDERR\fP   CRYP_FLAG_RDERR"
.br
.ti -1c
.RI "#define \fBAES_FLAG_WRERR\fP   CRYP_FLAG_WRERR"
.br
.ti -1c
.RI "#define \fBAES_CLEARFLAG_CCF\fP   CRYP_CLEARFLAG_CCF"
.br
.ti -1c
.RI "#define \fBAES_CLEARFLAG_RDERR\fP   CRYP_CLEARFLAG_RDERR"
.br
.ti -1c
.RI "#define \fBAES_CLEARFLAG_WRERR\fP   CRYP_CLEARFLAG_WRERR"
.br
.ti -1c
.RI "#define \fBADC_RESOLUTION12b\fP   \fBADC_RESOLUTION_12B\fP"
.br
.ti -1c
.RI "#define \fBADC_RESOLUTION10b\fP   \fBADC_RESOLUTION_10B\fP"
.br
.ti -1c
.RI "#define \fBADC_RESOLUTION8b\fP   \fBADC_RESOLUTION_8B\fP"
.br
.ti -1c
.RI "#define \fBADC_RESOLUTION6b\fP   \fBADC_RESOLUTION_6B\fP"
.br
.ti -1c
.RI "#define \fBOVR_DATA_OVERWRITTEN\fP   ADC_OVR_DATA_OVERWRITTEN"
.br
.ti -1c
.RI "#define \fBOVR_DATA_PRESERVED\fP   ADC_OVR_DATA_PRESERVED"
.br
.ti -1c
.RI "#define \fBEOC_SINGLE_CONV\fP   \fBADC_EOC_SINGLE_CONV\fP"
.br
.ti -1c
.RI "#define \fBEOC_SEQ_CONV\fP   \fBADC_EOC_SEQ_CONV\fP"
.br
.ti -1c
.RI "#define \fBEOC_SINGLE_SEQ_CONV\fP   \fBADC_EOC_SINGLE_SEQ_CONV\fP"
.br
.ti -1c
.RI "#define \fBREGULAR_GROUP\fP   ADC_REGULAR_GROUP"
.br
.ti -1c
.RI "#define \fBINJECTED_GROUP\fP   ADC_INJECTED_GROUP"
.br
.ti -1c
.RI "#define \fBREGULAR_INJECTED_GROUP\fP   ADC_REGULAR_INJECTED_GROUP"
.br
.ti -1c
.RI "#define \fBAWD_EVENT\fP   \fBADC_AWD_EVENT\fP"
.br
.ti -1c
.RI "#define \fBAWD1_EVENT\fP   ADC_AWD1_EVENT"
.br
.ti -1c
.RI "#define \fBAWD2_EVENT\fP   ADC_AWD2_EVENT"
.br
.ti -1c
.RI "#define \fBAWD3_EVENT\fP   ADC_AWD3_EVENT"
.br
.ti -1c
.RI "#define \fBOVR_EVENT\fP   \fBADC_OVR_EVENT\fP"
.br
.ti -1c
.RI "#define \fBJQOVF_EVENT\fP   ADC_JQOVF_EVENT"
.br
.ti -1c
.RI "#define \fBALL_CHANNELS\fP   \fBADC_ALL_CHANNELS\fP"
.br
.ti -1c
.RI "#define \fBREGULAR_CHANNELS\fP   \fBADC_REGULAR_CHANNELS\fP"
.br
.ti -1c
.RI "#define \fBINJECTED_CHANNELS\fP   \fBADC_INJECTED_CHANNELS\fP"
.br
.ti -1c
.RI "#define \fBSYSCFG_FLAG_SENSOR_ADC\fP   ADC_FLAG_SENSOR"
.br
.ti -1c
.RI "#define \fBSYSCFG_FLAG_VREF_ADC\fP   ADC_FLAG_VREFINT"
.br
.ti -1c
.RI "#define \fBADC_CLOCKPRESCALER_PCLK_DIV1\fP   ADC_CLOCK_SYNC_PCLK_DIV1"
.br
.ti -1c
.RI "#define \fBADC_CLOCKPRESCALER_PCLK_DIV2\fP   \fBADC_CLOCK_SYNC_PCLK_DIV2\fP"
.br
.ti -1c
.RI "#define \fBADC_CLOCKPRESCALER_PCLK_DIV4\fP   \fBADC_CLOCK_SYNC_PCLK_DIV4\fP"
.br
.ti -1c
.RI "#define \fBADC_CLOCKPRESCALER_PCLK_DIV6\fP   \fBADC_CLOCK_SYNC_PCLK_DIV6\fP"
.br
.ti -1c
.RI "#define \fBADC_CLOCKPRESCALER_PCLK_DIV8\fP   \fBADC_CLOCK_SYNC_PCLK_DIV8\fP"
.br
.ti -1c
.RI "#define \fBADC_EXTERNALTRIG0_T6_TRGO\fP   ADC_EXTERNALTRIGCONV_T6_TRGO"
.br
.ti -1c
.RI "#define \fBADC_EXTERNALTRIG1_T21_CC2\fP   ADC_EXTERNALTRIGCONV_T21_CC2"
.br
.ti -1c
.RI "#define \fBADC_EXTERNALTRIG2_T2_TRGO\fP   \fBADC_EXTERNALTRIGCONV_T2_TRGO\fP"
.br
.ti -1c
.RI "#define \fBADC_EXTERNALTRIG3_T2_CC4\fP   \fBADC_EXTERNALTRIGCONV_T2_CC4\fP"
.br
.ti -1c
.RI "#define \fBADC_EXTERNALTRIG4_T22_TRGO\fP   ADC_EXTERNALTRIGCONV_T22_TRGO"
.br
.ti -1c
.RI "#define \fBADC_EXTERNALTRIG7_EXT_IT11\fP   ADC_EXTERNALTRIGCONV_EXT_IT11"
.br
.ti -1c
.RI "#define \fBADC_CLOCK_ASYNC\fP   ADC_CLOCK_ASYNC_DIV1"
.br
.ti -1c
.RI "#define \fBADC_EXTERNALTRIG_EDGE_NONE\fP   \fBADC_EXTERNALTRIGCONVEDGE_NONE\fP"
.br
.ti -1c
.RI "#define \fBADC_EXTERNALTRIG_EDGE_RISING\fP   \fBADC_EXTERNALTRIGCONVEDGE_RISING\fP"
.br
.ti -1c
.RI "#define \fBADC_EXTERNALTRIG_EDGE_FALLING\fP   \fBADC_EXTERNALTRIGCONVEDGE_FALLING\fP"
.br
.ti -1c
.RI "#define \fBADC_EXTERNALTRIG_EDGE_RISINGFALLING\fP   \fBADC_EXTERNALTRIGCONVEDGE_RISINGFALLING\fP"
.br
.ti -1c
.RI "#define \fBADC_SAMPLETIME_2CYCLE_5\fP   ADC_SAMPLETIME_2CYCLES_5"
.br
.ti -1c
.RI "#define \fBHAL_ADC_STATE_BUSY_REG\fP   \fBHAL_ADC_STATE_REG_BUSY\fP"
.br
.ti -1c
.RI "#define \fBHAL_ADC_STATE_BUSY_INJ\fP   \fBHAL_ADC_STATE_INJ_BUSY\fP"
.br
.ti -1c
.RI "#define \fBHAL_ADC_STATE_EOC_REG\fP   \fBHAL_ADC_STATE_REG_EOC\fP"
.br
.ti -1c
.RI "#define \fBHAL_ADC_STATE_EOC_INJ\fP   \fBHAL_ADC_STATE_INJ_EOC\fP"
.br
.ti -1c
.RI "#define \fBHAL_ADC_STATE_ERROR\fP   \fBHAL_ADC_STATE_ERROR_INTERNAL\fP"
.br
.ti -1c
.RI "#define \fBHAL_ADC_STATE_BUSY\fP   \fBHAL_ADC_STATE_BUSY_INTERNAL\fP"
.br
.ti -1c
.RI "#define \fBHAL_ADC_STATE_AWD\fP   \fBHAL_ADC_STATE_AWD1\fP"
.br
.ti -1c
.RI "#define \fB__HAL_CEC_GET_IT\fP   __HAL_CEC_GET_FLAG"
.br
.ti -1c
.RI "#define \fBCOMP_WINDOWMODE_DISABLED\fP   COMP_WINDOWMODE_DISABLE"
.br
.ti -1c
.RI "#define \fBCOMP_WINDOWMODE_ENABLED\fP   COMP_WINDOWMODE_ENABLE"
.br
.ti -1c
.RI "#define \fBCOMP_EXTI_LINE_COMP1_EVENT\fP   COMP_EXTI_LINE_COMP1"
.br
.ti -1c
.RI "#define \fBCOMP_EXTI_LINE_COMP2_EVENT\fP   COMP_EXTI_LINE_COMP2"
.br
.ti -1c
.RI "#define \fBCOMP_EXTI_LINE_COMP3_EVENT\fP   COMP_EXTI_LINE_COMP3"
.br
.ti -1c
.RI "#define \fBCOMP_EXTI_LINE_COMP4_EVENT\fP   COMP_EXTI_LINE_COMP4"
.br
.ti -1c
.RI "#define \fBCOMP_EXTI_LINE_COMP5_EVENT\fP   COMP_EXTI_LINE_COMP5"
.br
.ti -1c
.RI "#define \fBCOMP_EXTI_LINE_COMP6_EVENT\fP   COMP_EXTI_LINE_COMP6"
.br
.ti -1c
.RI "#define \fBCOMP_EXTI_LINE_COMP7_EVENT\fP   COMP_EXTI_LINE_COMP7"
.br
.ti -1c
.RI "#define \fBCOMP_OUTPUT_COMP6TIM2OCREFCLR\fP   COMP_OUTPUT_COMP6_TIM2OCREFCLR"
.br
.ti -1c
.RI "#define \fB__HAL_CORTEX_SYSTICKCLK_CONFIG\fP   \fBHAL_SYSTICK_CLKSourceConfig\fP"
.br
.ti -1c
.RI "#define \fBCRC_OUTPUTDATA_INVERSION_DISABLED\fP   CRC_OUTPUTDATA_INVERSION_DISABLE"
.br
.ti -1c
.RI "#define \fBCRC_OUTPUTDATA_INVERSION_ENABLED\fP   CRC_OUTPUTDATA_INVERSION_ENABLE"
.br
.ti -1c
.RI "#define \fBDAC1_CHANNEL_1\fP   DAC_CHANNEL_1"
.br
.ti -1c
.RI "#define \fBDAC1_CHANNEL_2\fP   DAC_CHANNEL_2"
.br
.ti -1c
.RI "#define \fBDAC2_CHANNEL_1\fP   DAC_CHANNEL_1"
.br
.ti -1c
.RI "#define \fBDAC_WAVE_NONE\fP   0x00000000U"
.br
.ti -1c
.RI "#define \fBDAC_WAVE_NOISE\fP   DAC_CR_WAVE1_0"
.br
.ti -1c
.RI "#define \fBDAC_WAVE_TRIANGLE\fP   DAC_CR_WAVE1_1"
.br
.ti -1c
.RI "#define \fBDAC_WAVEGENERATION_NONE\fP   \fBDAC_WAVE_NONE\fP"
.br
.ti -1c
.RI "#define \fBDAC_WAVEGENERATION_NOISE\fP   \fBDAC_WAVE_NOISE\fP"
.br
.ti -1c
.RI "#define \fBDAC_WAVEGENERATION_TRIANGLE\fP   \fBDAC_WAVE_TRIANGLE\fP"
.br
.ti -1c
.RI "#define \fBHAL_REMAPDMA_ADC_DMA_CH2\fP   DMA_REMAP_ADC_DMA_CH2"
.br
.ti -1c
.RI "#define \fBHAL_REMAPDMA_USART1_TX_DMA_CH4\fP   DMA_REMAP_USART1_TX_DMA_CH4"
.br
.ti -1c
.RI "#define \fBHAL_REMAPDMA_USART1_RX_DMA_CH5\fP   DMA_REMAP_USART1_RX_DMA_CH5"
.br
.ti -1c
.RI "#define \fBHAL_REMAPDMA_TIM16_DMA_CH4\fP   DMA_REMAP_TIM16_DMA_CH4"
.br
.ti -1c
.RI "#define \fBHAL_REMAPDMA_TIM17_DMA_CH2\fP   DMA_REMAP_TIM17_DMA_CH2"
.br
.ti -1c
.RI "#define \fBHAL_REMAPDMA_USART3_DMA_CH32\fP   DMA_REMAP_USART3_DMA_CH32"
.br
.ti -1c
.RI "#define \fBHAL_REMAPDMA_TIM16_DMA_CH6\fP   DMA_REMAP_TIM16_DMA_CH6"
.br
.ti -1c
.RI "#define \fBHAL_REMAPDMA_TIM17_DMA_CH7\fP   DMA_REMAP_TIM17_DMA_CH7"
.br
.ti -1c
.RI "#define \fBHAL_REMAPDMA_SPI2_DMA_CH67\fP   DMA_REMAP_SPI2_DMA_CH67"
.br
.ti -1c
.RI "#define \fBHAL_REMAPDMA_USART2_DMA_CH67\fP   DMA_REMAP_USART2_DMA_CH67"
.br
.ti -1c
.RI "#define \fBHAL_REMAPDMA_I2C1_DMA_CH76\fP   DMA_REMAP_I2C1_DMA_CH76"
.br
.ti -1c
.RI "#define \fBHAL_REMAPDMA_TIM1_DMA_CH6\fP   DMA_REMAP_TIM1_DMA_CH6"
.br
.ti -1c
.RI "#define \fBHAL_REMAPDMA_TIM2_DMA_CH7\fP   DMA_REMAP_TIM2_DMA_CH7"
.br
.ti -1c
.RI "#define \fBHAL_REMAPDMA_TIM3_DMA_CH6\fP   DMA_REMAP_TIM3_DMA_CH6"
.br
.ti -1c
.RI "#define \fBIS_HAL_REMAPDMA\fP   IS_DMA_REMAP"
.br
.ti -1c
.RI "#define \fB__HAL_REMAPDMA_CHANNEL_ENABLE\fP   __HAL_DMA_REMAP_CHANNEL_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_REMAPDMA_CHANNEL_DISABLE\fP   __HAL_DMA_REMAP_CHANNEL_DISABLE"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAM_BYTE\fP   \fBFLASH_TYPEPROGRAM_BYTE\fP"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAM_HALFWORD\fP   \fBFLASH_TYPEPROGRAM_HALFWORD\fP"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAM_WORD\fP   \fBFLASH_TYPEPROGRAM_WORD\fP"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAM_DOUBLEWORD\fP   \fBFLASH_TYPEPROGRAM_DOUBLEWORD\fP"
.br
.ti -1c
.RI "#define \fBTYPEERASE_SECTORS\fP   \fBFLASH_TYPEERASE_SECTORS\fP"
.br
.ti -1c
.RI "#define \fBTYPEERASE_PAGES\fP   FLASH_TYPEERASE_PAGES"
.br
.ti -1c
.RI "#define \fBTYPEERASE_PAGEERASE\fP   FLASH_TYPEERASE_PAGES"
.br
.ti -1c
.RI "#define \fBTYPEERASE_MASSERASE\fP   \fBFLASH_TYPEERASE_MASSERASE\fP"
.br
.ti -1c
.RI "#define \fBWRPSTATE_DISABLE\fP   \fBOB_WRPSTATE_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBWRPSTATE_ENABLE\fP   \fBOB_WRPSTATE_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBHAL_FLASH_TIMEOUT_VALUE\fP   FLASH_TIMEOUT_VALUE"
.br
.ti -1c
.RI "#define \fBOBEX_PCROP\fP   OPTIONBYTE_PCROP"
.br
.ti -1c
.RI "#define \fBOBEX_BOOTCONFIG\fP   OPTIONBYTE_BOOTCONFIG"
.br
.ti -1c
.RI "#define \fBPCROPSTATE_DISABLE\fP   OB_PCROP_STATE_DISABLE"
.br
.ti -1c
.RI "#define \fBPCROPSTATE_ENABLE\fP   OB_PCROP_STATE_ENABLE"
.br
.ti -1c
.RI "#define \fBTYPEERASEDATA_BYTE\fP   FLASH_TYPEERASEDATA_BYTE"
.br
.ti -1c
.RI "#define \fBTYPEERASEDATA_HALFWORD\fP   FLASH_TYPEERASEDATA_HALFWORD"
.br
.ti -1c
.RI "#define \fBTYPEERASEDATA_WORD\fP   FLASH_TYPEERASEDATA_WORD"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAMDATA_BYTE\fP   FLASH_TYPEPROGRAMDATA_BYTE"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAMDATA_HALFWORD\fP   FLASH_TYPEPROGRAMDATA_HALFWORD"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAMDATA_WORD\fP   FLASH_TYPEPROGRAMDATA_WORD"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAMDATA_FASTBYTE\fP   FLASH_TYPEPROGRAMDATA_FASTBYTE"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAMDATA_FASTHALFWORD\fP   FLASH_TYPEPROGRAMDATA_FASTHALFWORD"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAMDATA_FASTWORD\fP   FLASH_TYPEPROGRAMDATA_FASTWORD"
.br
.ti -1c
.RI "#define \fBPAGESIZE\fP   FLASH_PAGE_SIZE"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAM_FASTBYTE\fP   \fBFLASH_TYPEPROGRAM_BYTE\fP"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAM_FASTHALFWORD\fP   \fBFLASH_TYPEPROGRAM_HALFWORD\fP"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAM_FASTWORD\fP   \fBFLASH_TYPEPROGRAM_WORD\fP"
.br
.ti -1c
.RI "#define \fBVOLTAGE_RANGE_1\fP   \fBFLASH_VOLTAGE_RANGE_1\fP"
.br
.ti -1c
.RI "#define \fBVOLTAGE_RANGE_2\fP   \fBFLASH_VOLTAGE_RANGE_2\fP"
.br
.ti -1c
.RI "#define \fBVOLTAGE_RANGE_3\fP   \fBFLASH_VOLTAGE_RANGE_3\fP"
.br
.ti -1c
.RI "#define \fBVOLTAGE_RANGE_4\fP   \fBFLASH_VOLTAGE_RANGE_4\fP"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAM_FAST\fP   FLASH_TYPEPROGRAM_FAST"
.br
.ti -1c
.RI "#define \fBTYPEPROGRAM_FAST_AND_LAST\fP   FLASH_TYPEPROGRAM_FAST_AND_LAST"
.br
.ti -1c
.RI "#define \fBWRPAREA_BANK1_AREAA\fP   OB_WRPAREA_BANK1_AREAA"
.br
.ti -1c
.RI "#define \fBWRPAREA_BANK1_AREAB\fP   OB_WRPAREA_BANK1_AREAB"
.br
.ti -1c
.RI "#define \fBWRPAREA_BANK2_AREAA\fP   OB_WRPAREA_BANK2_AREAA"
.br
.ti -1c
.RI "#define \fBWRPAREA_BANK2_AREAB\fP   OB_WRPAREA_BANK2_AREAB"
.br
.ti -1c
.RI "#define \fBIWDG_STDBY_FREEZE\fP   OB_IWDG_STDBY_FREEZE"
.br
.ti -1c
.RI "#define \fBIWDG_STDBY_ACTIVE\fP   OB_IWDG_STDBY_RUN"
.br
.ti -1c
.RI "#define \fBIWDG_STOP_FREEZE\fP   OB_IWDG_STOP_FREEZE"
.br
.ti -1c
.RI "#define \fBIWDG_STOP_ACTIVE\fP   OB_IWDG_STOP_RUN"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_NONE\fP   \fBHAL_FLASH_ERROR_NONE\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_RD\fP   \fBHAL_FLASH_ERROR_RD\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_PG\fP   HAL_FLASH_ERROR_PROG"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_PGP\fP   \fBHAL_FLASH_ERROR_PGS\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_WRP\fP   \fBHAL_FLASH_ERROR_WRP\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_OPTV\fP   HAL_FLASH_ERROR_OPTV"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_OPTVUSR\fP   HAL_FLASH_ERROR_OPTVUSR"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_PROG\fP   HAL_FLASH_ERROR_PROG"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_OP\fP   \fBHAL_FLASH_ERROR_OPERATION\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_PGA\fP   \fBHAL_FLASH_ERROR_PGA\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_SIZE\fP   HAL_FLASH_ERROR_SIZE"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_SIZ\fP   HAL_FLASH_ERROR_SIZE"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_PGS\fP   \fBHAL_FLASH_ERROR_PGS\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_MIS\fP   HAL_FLASH_ERROR_MIS"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_FAST\fP   HAL_FLASH_ERROR_FAST"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_FWWERR\fP   HAL_FLASH_ERROR_FWWERR"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_NOTZERO\fP   HAL_FLASH_ERROR_NOTZERO"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_OPERATION\fP   \fBHAL_FLASH_ERROR_OPERATION\fP"
.br
.ti -1c
.RI "#define \fBFLASH_ERROR_ERS\fP   HAL_FLASH_ERROR_ERS"
.br
.ti -1c
.RI "#define \fBOB_WDG_SW\fP   \fBOB_IWDG_SW\fP"
.br
.ti -1c
.RI "#define \fBOB_WDG_HW\fP   \fBOB_IWDG_HW\fP"
.br
.ti -1c
.RI "#define \fBOB_SDADC12_VDD_MONITOR_SET\fP   OB_SDACD_VDD_MONITOR_SET"
.br
.ti -1c
.RI "#define \fBOB_SDADC12_VDD_MONITOR_RESET\fP   OB_SDACD_VDD_MONITOR_RESET"
.br
.ti -1c
.RI "#define \fBOB_RAM_PARITY_CHECK_SET\fP   OB_SRAM_PARITY_SET"
.br
.ti -1c
.RI "#define \fBOB_RAM_PARITY_CHECK_RESET\fP   OB_SRAM_PARITY_RESET"
.br
.ti -1c
.RI "#define \fBIS_OB_SDADC12_VDD_MONITOR\fP   IS_OB_SDACD_VDD_MONITOR"
.br
.ti -1c
.RI "#define \fBOB_RDP_LEVEL0\fP   \fBOB_RDP_LEVEL_0\fP"
.br
.ti -1c
.RI "#define \fBOB_RDP_LEVEL1\fP   \fBOB_RDP_LEVEL_1\fP"
.br
.ti -1c
.RI "#define \fBOB_RDP_LEVEL2\fP   \fBOB_RDP_LEVEL_2\fP"
.br
.ti -1c
.RI "#define \fBOB_BOOT_ENTRY_FORCED_NONE\fP   OB_BOOT_LOCK_DISABLE"
.br
.ti -1c
.RI "#define \fBOB_BOOT_ENTRY_FORCED_FLASH\fP   OB_BOOT_LOCK_ENABLE"
.br
.ti -1c
.RI "#define \fBHAL_SYSCFG_FASTMODEPLUS_I2C_PA9\fP   I2C_FASTMODEPLUS_PA9"
.br
.ti -1c
.RI "#define \fBHAL_SYSCFG_FASTMODEPLUS_I2C_PA10\fP   I2C_FASTMODEPLUS_PA10"
.br
.ti -1c
.RI "#define \fBHAL_SYSCFG_FASTMODEPLUS_I2C_PB6\fP   I2C_FASTMODEPLUS_PB6"
.br
.ti -1c
.RI "#define \fBHAL_SYSCFG_FASTMODEPLUS_I2C_PB7\fP   I2C_FASTMODEPLUS_PB7"
.br
.ti -1c
.RI "#define \fBHAL_SYSCFG_FASTMODEPLUS_I2C_PB8\fP   I2C_FASTMODEPLUS_PB8"
.br
.ti -1c
.RI "#define \fBHAL_SYSCFG_FASTMODEPLUS_I2C_PB9\fP   I2C_FASTMODEPLUS_PB9"
.br
.ti -1c
.RI "#define \fBHAL_SYSCFG_FASTMODEPLUS_I2C1\fP   I2C_FASTMODEPLUS_I2C1"
.br
.ti -1c
.RI "#define \fBHAL_SYSCFG_FASTMODEPLUS_I2C2\fP   I2C_FASTMODEPLUS_I2C2"
.br
.ti -1c
.RI "#define \fBHAL_SYSCFG_FASTMODEPLUS_I2C3\fP   I2C_FASTMODEPLUS_I2C3"
.br
.ti -1c
.RI "#define \fBFSMC_NORSRAM_TYPEDEF\fP   FSMC_NORSRAM_TypeDef"
.br
.ti -1c
.RI "#define \fBFSMC_NORSRAM_EXTENDED_TYPEDEF\fP   FSMC_NORSRAM_EXTENDED_TypeDef"
.br
.ti -1c
.RI "#define \fBGET_GPIO_SOURCE\fP   GPIO_GET_INDEX"
.br
.ti -1c
.RI "#define \fBGET_GPIO_INDEX\fP   GPIO_GET_INDEX"
.br
.ti -1c
.RI "#define \fBGPIO_AF0_LPTIM\fP   GPIO_AF0_LPTIM1"
.br
.ti -1c
.RI "#define \fBGPIO_AF1_LPTIM\fP   GPIO_AF1_LPTIM1"
.br
.ti -1c
.RI "#define \fBGPIO_AF2_LPTIM\fP   GPIO_AF2_LPTIM1"
.br
.ti -1c
.RI "#define \fBGPIO_AF6_DFSDM\fP   GPIO_AF6_DFSDM1"
.br
.ti -1c
.RI "#define \fBHRTIM_TIMDELAYEDPROTECTION_DISABLED\fP   HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED"
.br
.ti -1c
.RI "#define \fBHRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68\fP   HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6"
.br
.ti -1c
.RI "#define \fBHRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68\fP   HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6"
.br
.ti -1c
.RI "#define \fBHRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68\fP   HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6"
.br
.ti -1c
.RI "#define \fBHRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68\fP   HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6"
.br
.ti -1c
.RI "#define \fBHRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79\fP   HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7"
.br
.ti -1c
.RI "#define \fBHRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79\fP   HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7"
.br
.ti -1c
.RI "#define \fBHRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79\fP   HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7"
.br
.ti -1c
.RI "#define \fBHRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79\fP   HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7"
.br
.ti -1c
.RI "#define \fB__HAL_HRTIM_SetCounter\fP   __HAL_HRTIM_SETCOUNTER"
.br
.ti -1c
.RI "#define \fB__HAL_HRTIM_GetCounter\fP   __HAL_HRTIM_GETCOUNTER"
.br
.ti -1c
.RI "#define \fB__HAL_HRTIM_SetPeriod\fP   __HAL_HRTIM_SETPERIOD"
.br
.ti -1c
.RI "#define \fB__HAL_HRTIM_GetPeriod\fP   __HAL_HRTIM_GETPERIOD"
.br
.ti -1c
.RI "#define \fB__HAL_HRTIM_SetClockPrescaler\fP   __HAL_HRTIM_SETCLOCKPRESCALER"
.br
.ti -1c
.RI "#define \fB__HAL_HRTIM_GetClockPrescaler\fP   __HAL_HRTIM_GETCLOCKPRESCALER"
.br
.ti -1c
.RI "#define \fB__HAL_HRTIM_SetCompare\fP   __HAL_HRTIM_SETCOMPARE"
.br
.ti -1c
.RI "#define \fB__HAL_HRTIM_GetCompare\fP   __HAL_HRTIM_GETCOMPARE"
.br
.ti -1c
.RI "#define \fBI2C_DUALADDRESS_DISABLED\fP   \fBI2C_DUALADDRESS_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBI2C_DUALADDRESS_ENABLED\fP   \fBI2C_DUALADDRESS_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBI2C_GENERALCALL_DISABLED\fP   \fBI2C_GENERALCALL_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBI2C_GENERALCALL_ENABLED\fP   \fBI2C_GENERALCALL_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBI2C_NOSTRETCH_DISABLED\fP   \fBI2C_NOSTRETCH_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBI2C_NOSTRETCH_ENABLED\fP   \fBI2C_NOSTRETCH_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBI2C_ANALOGFILTER_ENABLED\fP   I2C_ANALOGFILTER_ENABLE"
.br
.ti -1c
.RI "#define \fBI2C_ANALOGFILTER_DISABLED\fP   I2C_ANALOGFILTER_DISABLE"
.br
.ti -1c
.RI "#define \fBIRDA_ONE_BIT_SAMPLE_DISABLED\fP   IRDA_ONE_BIT_SAMPLE_DISABLE"
.br
.ti -1c
.RI "#define \fBIRDA_ONE_BIT_SAMPLE_ENABLED\fP   IRDA_ONE_BIT_SAMPLE_ENABLE"
.br
.ti -1c
.RI "#define \fBKR_KEY_RELOAD\fP   \fBIWDG_KEY_RELOAD\fP"
.br
.ti -1c
.RI "#define \fBKR_KEY_ENABLE\fP   \fBIWDG_KEY_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBKR_KEY_EWA\fP   \fBIWDG_KEY_WRITE_ACCESS_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBKR_KEY_DWA\fP   \fBIWDG_KEY_WRITE_ACCESS_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBLPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION\fP   LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION"
.br
.ti -1c
.RI "#define \fBLPTIM_CLOCKSAMPLETIME_2TRANSISTIONS\fP   LPTIM_CLOCKSAMPLETIME_2TRANSITIONS"
.br
.ti -1c
.RI "#define \fBLPTIM_CLOCKSAMPLETIME_4TRANSISTIONS\fP   LPTIM_CLOCKSAMPLETIME_4TRANSITIONS"
.br
.ti -1c
.RI "#define \fBLPTIM_CLOCKSAMPLETIME_8TRANSISTIONS\fP   LPTIM_CLOCKSAMPLETIME_8TRANSITIONS"
.br
.ti -1c
.RI "#define \fBLPTIM_CLOCKPOLARITY_RISINGEDGE\fP   LPTIM_CLOCKPOLARITY_RISING"
.br
.ti -1c
.RI "#define \fBLPTIM_CLOCKPOLARITY_FALLINGEDGE\fP   LPTIM_CLOCKPOLARITY_FALLING"
.br
.ti -1c
.RI "#define \fBLPTIM_CLOCKPOLARITY_BOTHEDGES\fP   LPTIM_CLOCKPOLARITY_RISING_FALLING"
.br
.ti -1c
.RI "#define \fBLPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION\fP   LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION"
.br
.ti -1c
.RI "#define \fBLPTIM_TRIGSAMPLETIME_2TRANSISTIONS\fP   LPTIM_TRIGSAMPLETIME_2TRANSITIONS"
.br
.ti -1c
.RI "#define \fBLPTIM_TRIGSAMPLETIME_4TRANSISTIONS\fP   LPTIM_TRIGSAMPLETIME_4TRANSITIONS"
.br
.ti -1c
.RI "#define \fBLPTIM_TRIGSAMPLETIME_8TRANSISTIONS\fP   LPTIM_TRIGSAMPLETIME_8TRANSITIONS"
.br
.ti -1c
.RI "#define \fBLPTIM_TRIGSAMPLETIME_2TRANSITION\fP   LPTIM_TRIGSAMPLETIME_2TRANSITIONS"
.br
.ti -1c
.RI "#define \fBLPTIM_TRIGSAMPLETIME_4TRANSITION\fP   LPTIM_TRIGSAMPLETIME_4TRANSITIONS"
.br
.ti -1c
.RI "#define \fBLPTIM_TRIGSAMPLETIME_8TRANSITION\fP   LPTIM_TRIGSAMPLETIME_8TRANSITIONS"
.br
.ti -1c
.RI "#define \fBHAL_NAND_Read_Page\fP   HAL_NAND_Read_Page_8b"
.br
.ti -1c
.RI "#define \fBHAL_NAND_Write_Page\fP   HAL_NAND_Write_Page_8b"
.br
.ti -1c
.RI "#define \fBHAL_NAND_Read_SpareArea\fP   HAL_NAND_Read_SpareArea_8b"
.br
.ti -1c
.RI "#define \fBHAL_NAND_Write_SpareArea\fP   HAL_NAND_Write_SpareArea_8b"
.br
.ti -1c
.RI "#define \fBNAND_AddressTypedef\fP   NAND_AddressTypeDef"
.br
.ti -1c
.RI "#define \fB__ARRAY_ADDRESS\fP   ARRAY_ADDRESS"
.br
.ti -1c
.RI "#define \fB__ADDR_1st_CYCLE\fP   ADDR_1ST_CYCLE"
.br
.ti -1c
.RI "#define \fB__ADDR_2nd_CYCLE\fP   ADDR_2ND_CYCLE"
.br
.ti -1c
.RI "#define \fB__ADDR_3rd_CYCLE\fP   ADDR_3RD_CYCLE"
.br
.ti -1c
.RI "#define \fB__ADDR_4th_CYCLE\fP   ADDR_4TH_CYCLE"
.br
.ti -1c
.RI "#define \fBNOR_StatusTypedef\fP   HAL_NOR_StatusTypeDef"
.br
.ti -1c
.RI "#define \fBNOR_SUCCESS\fP   HAL_NOR_STATUS_SUCCESS"
.br
.ti -1c
.RI "#define \fBNOR_ONGOING\fP   HAL_NOR_STATUS_ONGOING"
.br
.ti -1c
.RI "#define \fBNOR_ERROR\fP   HAL_NOR_STATUS_ERROR"
.br
.ti -1c
.RI "#define \fBNOR_TIMEOUT\fP   HAL_NOR_STATUS_TIMEOUT"
.br
.ti -1c
.RI "#define \fB__NOR_WRITE\fP   NOR_WRITE"
.br
.ti -1c
.RI "#define \fB__NOR_ADDR_SHIFT\fP   NOR_ADDR_SHIFT"
.br
.ti -1c
.RI "#define \fBOPAMP_NONINVERTINGINPUT_VP0\fP   OPAMP_NONINVERTINGINPUT_IO0"
.br
.ti -1c
.RI "#define \fBOPAMP_NONINVERTINGINPUT_VP1\fP   OPAMP_NONINVERTINGINPUT_IO1"
.br
.ti -1c
.RI "#define \fBOPAMP_NONINVERTINGINPUT_VP2\fP   OPAMP_NONINVERTINGINPUT_IO2"
.br
.ti -1c
.RI "#define \fBOPAMP_NONINVERTINGINPUT_VP3\fP   OPAMP_NONINVERTINGINPUT_IO3"
.br
.ti -1c
.RI "#define \fBOPAMP_SEC_NONINVERTINGINPUT_VP0\fP   OPAMP_SEC_NONINVERTINGINPUT_IO0"
.br
.ti -1c
.RI "#define \fBOPAMP_SEC_NONINVERTINGINPUT_VP1\fP   OPAMP_SEC_NONINVERTINGINPUT_IO1"
.br
.ti -1c
.RI "#define \fBOPAMP_SEC_NONINVERTINGINPUT_VP2\fP   OPAMP_SEC_NONINVERTINGINPUT_IO2"
.br
.ti -1c
.RI "#define \fBOPAMP_SEC_NONINVERTINGINPUT_VP3\fP   OPAMP_SEC_NONINVERTINGINPUT_IO3"
.br
.ti -1c
.RI "#define \fBOPAMP_INVERTINGINPUT_VM0\fP   OPAMP_INVERTINGINPUT_IO0"
.br
.ti -1c
.RI "#define \fBOPAMP_INVERTINGINPUT_VM1\fP   OPAMP_INVERTINGINPUT_IO1"
.br
.ti -1c
.RI "#define \fBIOPAMP_INVERTINGINPUT_VM0\fP   OPAMP_INVERTINGINPUT_IO0"
.br
.ti -1c
.RI "#define \fBIOPAMP_INVERTINGINPUT_VM1\fP   OPAMP_INVERTINGINPUT_IO1"
.br
.ti -1c
.RI "#define \fBOPAMP_SEC_INVERTINGINPUT_VM0\fP   OPAMP_SEC_INVERTINGINPUT_IO0"
.br
.ti -1c
.RI "#define \fBOPAMP_SEC_INVERTINGINPUT_VM1\fP   OPAMP_SEC_INVERTINGINPUT_IO1"
.br
.ti -1c
.RI "#define \fBOPAMP_INVERTINGINPUT_VINM\fP   OPAMP_SEC_INVERTINGINPUT_IO1"
.br
.ti -1c
.RI "#define \fBOPAMP_PGACONNECT_NO\fP   OPAMP_PGA_CONNECT_INVERTINGINPUT_NO"
.br
.ti -1c
.RI "#define \fBOPAMP_PGACONNECT_VM0\fP   OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0"
.br
.ti -1c
.RI "#define \fBOPAMP_PGACONNECT_VM1\fP   OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1"
.br
.ti -1c
.RI "#define \fBI2S_STANDARD_PHILLIPS\fP   \fBI2S_STANDARD_PHILIPS\fP"
.br
.ti -1c
.RI "#define \fBCF_DATA\fP   ATA_DATA"
.br
.ti -1c
.RI "#define \fBCF_SECTOR_COUNT\fP   ATA_SECTOR_COUNT"
.br
.ti -1c
.RI "#define \fBCF_SECTOR_NUMBER\fP   ATA_SECTOR_NUMBER"
.br
.ti -1c
.RI "#define \fBCF_CYLINDER_LOW\fP   ATA_CYLINDER_LOW"
.br
.ti -1c
.RI "#define \fBCF_CYLINDER_HIGH\fP   ATA_CYLINDER_HIGH"
.br
.ti -1c
.RI "#define \fBCF_CARD_HEAD\fP   ATA_CARD_HEAD"
.br
.ti -1c
.RI "#define \fBCF_STATUS_CMD\fP   ATA_STATUS_CMD"
.br
.ti -1c
.RI "#define \fBCF_STATUS_CMD_ALTERNATE\fP   ATA_STATUS_CMD_ALTERNATE"
.br
.ti -1c
.RI "#define \fBCF_COMMON_DATA_AREA\fP   ATA_COMMON_DATA_AREA"
.br
.ti -1c
.RI "#define \fBCF_READ_SECTOR_CMD\fP   ATA_READ_SECTOR_CMD"
.br
.ti -1c
.RI "#define \fBCF_WRITE_SECTOR_CMD\fP   ATA_WRITE_SECTOR_CMD"
.br
.ti -1c
.RI "#define \fBCF_ERASE_SECTOR_CMD\fP   ATA_ERASE_SECTOR_CMD"
.br
.ti -1c
.RI "#define \fBCF_IDENTIFY_CMD\fP   ATA_IDENTIFY_CMD"
.br
.ti -1c
.RI "#define \fBPCCARD_StatusTypedef\fP   HAL_PCCARD_StatusTypeDef"
.br
.ti -1c
.RI "#define \fBPCCARD_SUCCESS\fP   HAL_PCCARD_STATUS_SUCCESS"
.br
.ti -1c
.RI "#define \fBPCCARD_ONGOING\fP   HAL_PCCARD_STATUS_ONGOING"
.br
.ti -1c
.RI "#define \fBPCCARD_ERROR\fP   HAL_PCCARD_STATUS_ERROR"
.br
.ti -1c
.RI "#define \fBPCCARD_TIMEOUT\fP   HAL_PCCARD_STATUS_TIMEOUT"
.br
.ti -1c
.RI "#define \fBFORMAT_BIN\fP   \fBRTC_FORMAT_BIN\fP"
.br
.ti -1c
.RI "#define \fBFORMAT_BCD\fP   \fBRTC_FORMAT_BCD\fP"
.br
.ti -1c
.RI "#define \fBRTC_ALARMSUBSECONDMASK_None\fP   \fBRTC_ALARMSUBSECONDMASK_NONE\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAMPERERASEBACKUP_DISABLED\fP   RTC_TAMPER_ERASE_BACKUP_DISABLE"
.br
.ti -1c
.RI "#define \fBRTC_TAMPERMASK_FLAG_DISABLED\fP   RTC_TAMPERMASK_FLAG_DISABLE"
.br
.ti -1c
.RI "#define \fBRTC_TAMPERMASK_FLAG_ENABLED\fP   RTC_TAMPERMASK_FLAG_ENABLE"
.br
.ti -1c
.RI "#define \fBRTC_MASKTAMPERFLAG_DISABLED\fP   RTC_TAMPERMASK_FLAG_DISABLE"
.br
.ti -1c
.RI "#define \fBRTC_MASKTAMPERFLAG_ENABLED\fP   RTC_TAMPERMASK_FLAG_ENABLE"
.br
.ti -1c
.RI "#define \fBRTC_TAMPERERASEBACKUP_ENABLED\fP   RTC_TAMPER_ERASE_BACKUP_ENABLE"
.br
.ti -1c
.RI "#define \fBRTC_TAMPER1_2_INTERRUPT\fP   RTC_ALL_TAMPER_INTERRUPT"
.br
.ti -1c
.RI "#define \fBRTC_TAMPER1_2_3_INTERRUPT\fP   RTC_ALL_TAMPER_INTERRUPT"
.br
.ti -1c
.RI "#define \fBRTC_TIMESTAMPPIN_PC13\fP   \fBRTC_TIMESTAMPPIN_DEFAULT\fP"
.br
.ti -1c
.RI "#define \fBRTC_TIMESTAMPPIN_PA0\fP   \fBRTC_TIMESTAMPPIN_POS1\fP"
.br
.ti -1c
.RI "#define \fBRTC_TIMESTAMPPIN_PI8\fP   \fBRTC_TIMESTAMPPIN_POS1\fP"
.br
.ti -1c
.RI "#define \fBRTC_TIMESTAMPPIN_PC1\fP   RTC_TIMESTAMPPIN_POS2"
.br
.ti -1c
.RI "#define \fBRTC_OUTPUT_REMAP_PC13\fP   RTC_OUTPUT_REMAP_NONE"
.br
.ti -1c
.RI "#define \fBRTC_OUTPUT_REMAP_PB14\fP   RTC_OUTPUT_REMAP_POS1"
.br
.ti -1c
.RI "#define \fBRTC_OUTPUT_REMAP_PB2\fP   RTC_OUTPUT_REMAP_POS1"
.br
.ti -1c
.RI "#define \fBRTC_TAMPERPIN_PC13\fP   \fBRTC_TAMPERPIN_DEFAULT\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAMPERPIN_PA0\fP   \fBRTC_TAMPERPIN_POS1\fP"
.br
.ti -1c
.RI "#define \fBRTC_TAMPERPIN_PI8\fP   \fBRTC_TAMPERPIN_POS1\fP"
.br
.ti -1c
.RI "#define \fBSMARTCARD_NACK_ENABLED\fP   \fBSMARTCARD_NACK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBSMARTCARD_NACK_DISABLED\fP   \fBSMARTCARD_NACK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBSMARTCARD_ONEBIT_SAMPLING_DISABLED\fP   SMARTCARD_ONE_BIT_SAMPLE_DISABLE"
.br
.ti -1c
.RI "#define \fBSMARTCARD_ONEBIT_SAMPLING_ENABLED\fP   SMARTCARD_ONE_BIT_SAMPLE_ENABLE"
.br
.ti -1c
.RI "#define \fBSMARTCARD_ONEBIT_SAMPLING_DISABLE\fP   SMARTCARD_ONE_BIT_SAMPLE_DISABLE"
.br
.ti -1c
.RI "#define \fBSMARTCARD_ONEBIT_SAMPLING_ENABLE\fP   SMARTCARD_ONE_BIT_SAMPLE_ENABLE"
.br
.ti -1c
.RI "#define \fBSMARTCARD_TIMEOUT_DISABLED\fP   SMARTCARD_TIMEOUT_DISABLE"
.br
.ti -1c
.RI "#define \fBSMARTCARD_TIMEOUT_ENABLED\fP   SMARTCARD_TIMEOUT_ENABLE"
.br
.ti -1c
.RI "#define \fBSMARTCARD_LASTBIT_DISABLED\fP   \fBSMARTCARD_LASTBIT_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBSMARTCARD_LASTBIT_ENABLED\fP   \fBSMARTCARD_LASTBIT_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBSMBUS_DUALADDRESS_DISABLED\fP   \fBSMBUS_DUALADDRESS_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBSMBUS_DUALADDRESS_ENABLED\fP   \fBSMBUS_DUALADDRESS_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBSMBUS_GENERALCALL_DISABLED\fP   \fBSMBUS_GENERALCALL_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBSMBUS_GENERALCALL_ENABLED\fP   \fBSMBUS_GENERALCALL_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBSMBUS_NOSTRETCH_DISABLED\fP   \fBSMBUS_NOSTRETCH_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBSMBUS_NOSTRETCH_ENABLED\fP   \fBSMBUS_NOSTRETCH_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBSMBUS_ANALOGFILTER_ENABLED\fP   \fBSMBUS_ANALOGFILTER_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBSMBUS_ANALOGFILTER_DISABLED\fP   \fBSMBUS_ANALOGFILTER_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBSMBUS_PEC_DISABLED\fP   \fBSMBUS_PEC_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBSMBUS_PEC_ENABLED\fP   \fBSMBUS_PEC_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBHAL_SMBUS_STATE_SLAVE_LISTEN\fP   \fBHAL_SMBUS_STATE_LISTEN\fP"
.br
.ti -1c
.RI "#define \fBSPI_TIMODE_DISABLED\fP   \fBSPI_TIMODE_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBSPI_TIMODE_ENABLED\fP   \fBSPI_TIMODE_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBSPI_CRCCALCULATION_DISABLED\fP   \fBSPI_CRCCALCULATION_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBSPI_CRCCALCULATION_ENABLED\fP   \fBSPI_CRCCALCULATION_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBSPI_NSS_PULSE_DISABLED\fP   SPI_NSS_PULSE_DISABLE"
.br
.ti -1c
.RI "#define \fBSPI_NSS_PULSE_ENABLED\fP   SPI_NSS_PULSE_ENABLE"
.br
.ti -1c
.RI "#define \fBCCER_CCxE_MASK\fP   \fBTIM_CCER_CCxE_MASK\fP"
.br
.ti -1c
.RI "#define \fBCCER_CCxNE_MASK\fP   \fBTIM_CCER_CCxNE_MASK\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_CR1\fP   \fBTIM_DMABASE_CR1\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_CR2\fP   \fBTIM_DMABASE_CR2\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_SMCR\fP   \fBTIM_DMABASE_SMCR\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_DIER\fP   \fBTIM_DMABASE_DIER\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_SR\fP   \fBTIM_DMABASE_SR\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_EGR\fP   \fBTIM_DMABASE_EGR\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_CCMR1\fP   \fBTIM_DMABASE_CCMR1\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_CCMR2\fP   \fBTIM_DMABASE_CCMR2\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_CCER\fP   \fBTIM_DMABASE_CCER\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_CNT\fP   \fBTIM_DMABASE_CNT\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_PSC\fP   \fBTIM_DMABASE_PSC\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_ARR\fP   \fBTIM_DMABASE_ARR\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_RCR\fP   \fBTIM_DMABASE_RCR\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_CCR1\fP   \fBTIM_DMABASE_CCR1\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_CCR2\fP   \fBTIM_DMABASE_CCR2\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_CCR3\fP   \fBTIM_DMABASE_CCR3\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_CCR4\fP   \fBTIM_DMABASE_CCR4\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_BDTR\fP   \fBTIM_DMABASE_BDTR\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_DCR\fP   \fBTIM_DMABASE_DCR\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_DMAR\fP   \fBTIM_DMABASE_DMAR\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_OR1\fP   TIM_DMABASE_OR1"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_CCMR3\fP   TIM_DMABASE_CCMR3"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_CCR5\fP   TIM_DMABASE_CCR5"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_CCR6\fP   TIM_DMABASE_CCR6"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_OR2\fP   TIM_DMABASE_OR2"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_OR3\fP   TIM_DMABASE_OR3"
.br
.ti -1c
.RI "#define \fBTIM_DMABase_OR\fP   TIM_DMABASE_OR"
.br
.ti -1c
.RI "#define \fBTIM_EventSource_Update\fP   \fBTIM_EVENTSOURCE_UPDATE\fP"
.br
.ti -1c
.RI "#define \fBTIM_EventSource_CC1\fP   \fBTIM_EVENTSOURCE_CC1\fP"
.br
.ti -1c
.RI "#define \fBTIM_EventSource_CC2\fP   \fBTIM_EVENTSOURCE_CC2\fP"
.br
.ti -1c
.RI "#define \fBTIM_EventSource_CC3\fP   \fBTIM_EVENTSOURCE_CC3\fP"
.br
.ti -1c
.RI "#define \fBTIM_EventSource_CC4\fP   \fBTIM_EVENTSOURCE_CC4\fP"
.br
.ti -1c
.RI "#define \fBTIM_EventSource_COM\fP   \fBTIM_EVENTSOURCE_COM\fP"
.br
.ti -1c
.RI "#define \fBTIM_EventSource_Trigger\fP   \fBTIM_EVENTSOURCE_TRIGGER\fP"
.br
.ti -1c
.RI "#define \fBTIM_EventSource_Break\fP   \fBTIM_EVENTSOURCE_BREAK\fP"
.br
.ti -1c
.RI "#define \fBTIM_EventSource_Break2\fP   TIM_EVENTSOURCE_BREAK2"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_1Transfer\fP   \fBTIM_DMABURSTLENGTH_1TRANSFER\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_2Transfers\fP   \fBTIM_DMABURSTLENGTH_2TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_3Transfers\fP   \fBTIM_DMABURSTLENGTH_3TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_4Transfers\fP   \fBTIM_DMABURSTLENGTH_4TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_5Transfers\fP   \fBTIM_DMABURSTLENGTH_5TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_6Transfers\fP   \fBTIM_DMABURSTLENGTH_6TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_7Transfers\fP   \fBTIM_DMABURSTLENGTH_7TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_8Transfers\fP   \fBTIM_DMABURSTLENGTH_8TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_9Transfers\fP   \fBTIM_DMABURSTLENGTH_9TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_10Transfers\fP   \fBTIM_DMABURSTLENGTH_10TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_11Transfers\fP   \fBTIM_DMABURSTLENGTH_11TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_12Transfers\fP   \fBTIM_DMABURSTLENGTH_12TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_13Transfers\fP   \fBTIM_DMABURSTLENGTH_13TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_14Transfers\fP   \fBTIM_DMABURSTLENGTH_14TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_15Transfers\fP   \fBTIM_DMABURSTLENGTH_15TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_16Transfers\fP   \fBTIM_DMABURSTLENGTH_16TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_17Transfers\fP   \fBTIM_DMABURSTLENGTH_17TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTIM_DMABurstLength_18Transfers\fP   \fBTIM_DMABURSTLENGTH_18TRANSFERS\fP"
.br
.ti -1c
.RI "#define \fBTSC_SYNC_POL_FALL\fP   TSC_SYNC_POLARITY_FALLING"
.br
.ti -1c
.RI "#define \fBTSC_SYNC_POL_RISE_HIGH\fP   TSC_SYNC_POLARITY_RISING"
.br
.ti -1c
.RI "#define \fBUART_ONEBIT_SAMPLING_DISABLED\fP   UART_ONE_BIT_SAMPLE_DISABLE"
.br
.ti -1c
.RI "#define \fBUART_ONEBIT_SAMPLING_ENABLED\fP   UART_ONE_BIT_SAMPLE_ENABLE"
.br
.ti -1c
.RI "#define \fBUART_ONE_BIT_SAMPLE_DISABLED\fP   UART_ONE_BIT_SAMPLE_DISABLE"
.br
.ti -1c
.RI "#define \fBUART_ONE_BIT_SAMPLE_ENABLED\fP   UART_ONE_BIT_SAMPLE_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_UART_ONEBIT_ENABLE\fP   \fB__HAL_UART_ONE_BIT_SAMPLE_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UART_ONEBIT_DISABLE\fP   \fB__HAL_UART_ONE_BIT_SAMPLE_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__DIV_SAMPLING16\fP   \fBUART_DIV_SAMPLING16\fP"
.br
.ti -1c
.RI "#define \fB__DIVMANT_SAMPLING16\fP   \fBUART_DIVMANT_SAMPLING16\fP"
.br
.ti -1c
.RI "#define \fB__DIVFRAQ_SAMPLING16\fP   \fBUART_DIVFRAQ_SAMPLING16\fP"
.br
.ti -1c
.RI "#define \fB__UART_BRR_SAMPLING16\fP   \fBUART_BRR_SAMPLING16\fP"
.br
.ti -1c
.RI "#define \fB__DIV_SAMPLING8\fP   \fBUART_DIV_SAMPLING8\fP"
.br
.ti -1c
.RI "#define \fB__DIVMANT_SAMPLING8\fP   \fBUART_DIVMANT_SAMPLING8\fP"
.br
.ti -1c
.RI "#define \fB__DIVFRAQ_SAMPLING8\fP   \fBUART_DIVFRAQ_SAMPLING8\fP"
.br
.ti -1c
.RI "#define \fB__UART_BRR_SAMPLING8\fP   \fBUART_BRR_SAMPLING8\fP"
.br
.ti -1c
.RI "#define \fB__DIV_LPUART\fP   UART_DIV_LPUART"
.br
.ti -1c
.RI "#define \fBUART_WAKEUPMETHODE_IDLELINE\fP   \fBUART_WAKEUPMETHOD_IDLELINE\fP"
.br
.ti -1c
.RI "#define \fBUART_WAKEUPMETHODE_ADDRESSMARK\fP   \fBUART_WAKEUPMETHOD_ADDRESSMARK\fP"
.br
.ti -1c
.RI "#define \fBUSART_CLOCK_DISABLED\fP   \fBUSART_CLOCK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBUSART_CLOCK_ENABLED\fP   \fBUSART_CLOCK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBUSARTNACK_ENABLED\fP   \fBUSART_NACK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fBUSARTNACK_DISABLED\fP   \fBUSART_NACK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBCFR_BASE\fP   WWDG_CFR_BASE"
.br
.ti -1c
.RI "#define \fBCAN_FilterFIFO0\fP   CAN_FILTER_FIFO0"
.br
.ti -1c
.RI "#define \fBCAN_FilterFIFO1\fP   CAN_FILTER_FIFO1"
.br
.ti -1c
.RI "#define \fBCAN_IT_RQCP0\fP   CAN_IT_TME"
.br
.ti -1c
.RI "#define \fBCAN_IT_RQCP1\fP   CAN_IT_TME"
.br
.ti -1c
.RI "#define \fBCAN_IT_RQCP2\fP   CAN_IT_TME"
.br
.ti -1c
.RI "#define \fBINAK_TIMEOUT\fP   CAN_TIMEOUT_VALUE"
.br
.ti -1c
.RI "#define \fBSLAK_TIMEOUT\fP   CAN_TIMEOUT_VALUE"
.br
.ti -1c
.RI "#define \fBCAN_TXSTATUS_FAILED\fP   ((uint8_t)0x00U)"
.br
.ti -1c
.RI "#define \fBCAN_TXSTATUS_OK\fP   ((uint8_t)0x01U)"
.br
.ti -1c
.RI "#define \fBCAN_TXSTATUS_PENDING\fP   ((uint8_t)0x02U)"
.br
.ti -1c
.RI "#define \fBVLAN_TAG\fP   ETH_VLAN_TAG"
.br
.ti -1c
.RI "#define \fBMIN_ETH_PAYLOAD\fP   ETH_MIN_ETH_PAYLOAD"
.br
.ti -1c
.RI "#define \fBMAX_ETH_PAYLOAD\fP   ETH_MAX_ETH_PAYLOAD"
.br
.ti -1c
.RI "#define \fBJUMBO_FRAME_PAYLOAD\fP   ETH_JUMBO_FRAME_PAYLOAD"
.br
.ti -1c
.RI "#define \fBMACMIIAR_CR_MASK\fP   ETH_MACMIIAR_CR_MASK"
.br
.ti -1c
.RI "#define \fBMACCR_CLEAR_MASK\fP   ETH_MACCR_CLEAR_MASK"
.br
.ti -1c
.RI "#define \fBMACFCR_CLEAR_MASK\fP   ETH_MACFCR_CLEAR_MASK"
.br
.ti -1c
.RI "#define \fBDMAOMR_CLEAR_MASK\fP   ETH_DMAOMR_CLEAR_MASK"
.br
.ti -1c
.RI "#define \fBETH_MMCCR\fP   0x00000100U"
.br
.ti -1c
.RI "#define \fBETH_MMCRIR\fP   0x00000104U"
.br
.ti -1c
.RI "#define \fBETH_MMCTIR\fP   0x00000108U"
.br
.ti -1c
.RI "#define \fBETH_MMCRIMR\fP   0x0000010CU"
.br
.ti -1c
.RI "#define \fBETH_MMCTIMR\fP   0x00000110U"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFSCCR\fP   0x0000014CU"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFMSCCR\fP   0x00000150U"
.br
.ti -1c
.RI "#define \fBETH_MMCTGFCR\fP   0x00000168U"
.br
.ti -1c
.RI "#define \fBETH_MMCRFCECR\fP   0x00000194U"
.br
.ti -1c
.RI "#define \fBETH_MMCRFAECR\fP   0x00000198U"
.br
.ti -1c
.RI "#define \fBETH_MMCRGUFCR\fP   0x000001C4U"
.br
.ti -1c
.RI "#define \fBETH_MAC_TXFIFO_FULL\fP   0x02000000U  /* Tx FIFO full */"
.br
.ti -1c
.RI "#define \fBETH_MAC_TXFIFONOT_EMPTY\fP   0x01000000U  /* Tx FIFO not empty */"
.br
.ti -1c
.RI "#define \fBETH_MAC_TXFIFO_WRITE_ACTIVE\fP   0x00400000U  /* Tx FIFO write active */"
.br
.ti -1c
.RI "#define \fBETH_MAC_TXFIFO_IDLE\fP   0x00000000U  /* Tx FIFO read status: Idle */"
.br
.ti -1c
.RI "#define \fBETH_MAC_TXFIFO_READ\fP   0x00100000U  /* Tx FIFO read status: Read (transferring data to the MAC transmitter) */"
.br
.ti -1c
.RI "#define \fBETH_MAC_TXFIFO_WAITING\fP   0x00200000U  /* Tx FIFO read status: Waiting for TxStatus from MAC transmitter */"
.br
.ti -1c
.RI "#define \fBETH_MAC_TXFIFO_WRITING\fP   0x00300000U  /* Tx FIFO read status: Writing the received TxStatus or flushing the TxFIFO */"
.br
.ti -1c
.RI "#define \fBETH_MAC_TRANSMISSION_PAUSE\fP   0x00080000U  /* MAC transmitter in pause */"
.br
.ti -1c
.RI "#define \fBETH_MAC_TRANSMITFRAMECONTROLLER_IDLE\fP   0x00000000U  /* MAC transmit frame controller: Idle */"
.br
.ti -1c
.RI "#define \fBETH_MAC_TRANSMITFRAMECONTROLLER_WAITING\fP   0x00020000U  /* MAC transmit frame controller: Waiting for Status of previous frame or IFG/backoff period to be over */"
.br
.ti -1c
.RI "#define \fBETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF\fP   0x00040000U  /* MAC transmit frame controller: Generating and transmitting a Pause control frame (in full duplex mode) */"
.br
.ti -1c
.RI "#define \fBETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING\fP   0x00060000U  /* MAC transmit frame controller: Transferring input frame for transmission */"
.br
.ti -1c
.RI "#define \fBETH_MAC_MII_TRANSMIT_ACTIVE\fP   0x00010000U  /* MAC MII transmit engine active */"
.br
.ti -1c
.RI "#define \fBETH_MAC_RXFIFO_EMPTY\fP   0x00000000U  /* Rx FIFO fill level: empty */"
.br
.ti -1c
.RI "#define \fBETH_MAC_RXFIFO_BELOW_THRESHOLD\fP   0x00000100U  /* Rx FIFO fill level: fill\-level below flow\-control de\-activate threshold */"
.br
.ti -1c
.RI "#define \fBETH_MAC_RXFIFO_ABOVE_THRESHOLD\fP   0x00000200U  /* Rx FIFO fill level: fill\-level above flow\-control activate threshold */"
.br
.ti -1c
.RI "#define \fBETH_MAC_RXFIFO_FULL\fP   0x00000300U  /* Rx FIFO fill level: full */"
.br
.ti -1c
.RI "#define \fBETH_MAC_READCONTROLLER_IDLE\fP   0x00000000U  /* Rx FIFO read controller IDLE state */"
.br
.ti -1c
.RI "#define \fBETH_MAC_READCONTROLLER_READING_DATA\fP   0x00000020U  /* Rx FIFO read controller Reading frame data */"
.br
.ti -1c
.RI "#define \fBETH_MAC_READCONTROLLER_READING_STATUS\fP   0x00000040U  /* Rx FIFO read controller Reading frame status (or time\-stamp) */"
.br
.ti -1c
.RI "#define \fBETH_MAC_READCONTROLLER_FLUSHING\fP   0x00000060U  /* Rx FIFO read controller Flushing the frame data and status */"
.br
.ti -1c
.RI "#define \fBETH_MAC_RXFIFO_WRITE_ACTIVE\fP   0x00000010U  /* Rx FIFO write controller active */"
.br
.ti -1c
.RI "#define \fBETH_MAC_SMALL_FIFO_NOTACTIVE\fP   0x00000000U  /* MAC small FIFO read / write controllers not active */"
.br
.ti -1c
.RI "#define \fBETH_MAC_SMALL_FIFO_READ_ACTIVE\fP   0x00000002U  /* MAC small FIFO read controller active */"
.br
.ti -1c
.RI "#define \fBETH_MAC_SMALL_FIFO_WRITE_ACTIVE\fP   0x00000004U  /* MAC small FIFO write controller active */"
.br
.ti -1c
.RI "#define \fBETH_MAC_SMALL_FIFO_RW_ACTIVE\fP   0x00000006U  /* MAC small FIFO read / write controllers active */"
.br
.ti -1c
.RI "#define \fBETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE\fP   0x00000001U  /* MAC MII receive protocol engine active */"
.br
.ti -1c
.RI "#define \fBHAL_DCMI_ERROR_OVF\fP   HAL_DCMI_ERROR_OVR"
.br
.ti -1c
.RI "#define \fBDCMI_IT_OVF\fP   DCMI_IT_OVR"
.br
.ti -1c
.RI "#define \fBDCMI_FLAG_OVFRI\fP   DCMI_FLAG_OVRRI"
.br
.ti -1c
.RI "#define \fBDCMI_FLAG_OVFMI\fP   DCMI_FLAG_OVRMI"
.br
.ti -1c
.RI "#define \fBHAL_DCMI_ConfigCROP\fP   HAL_DCMI_ConfigCrop"
.br
.ti -1c
.RI "#define \fBHAL_DCMI_EnableCROP\fP   HAL_DCMI_EnableCrop"
.br
.ti -1c
.RI "#define \fBHAL_DCMI_DisableCROP\fP   HAL_DCMI_DisableCrop"
.br
.ti -1c
.RI "#define \fBHAL_CRYP_ComputationCpltCallback\fP   HAL_CRYPEx_ComputationCpltCallback"
.br
.ti -1c
.RI "#define \fBHAL_HASH_STATETypeDef\fP   HAL_HASH_StateTypeDef"
.br
.ti -1c
.RI "#define \fBHAL_HASHPhaseTypeDef\fP   HAL_HASH_PhaseTypeDef"
.br
.ti -1c
.RI "#define \fBHAL_HMAC_MD5_Finish\fP   HAL_HASH_MD5_Finish"
.br
.ti -1c
.RI "#define \fBHAL_HMAC_SHA1_Finish\fP   HAL_HASH_SHA1_Finish"
.br
.ti -1c
.RI "#define \fBHAL_HMAC_SHA224_Finish\fP   HAL_HASH_SHA224_Finish"
.br
.ti -1c
.RI "#define \fBHAL_HMAC_SHA256_Finish\fP   HAL_HASH_SHA256_Finish"
.br
.ti -1c
.RI "#define \fBHASH_AlgoSelection_SHA1\fP   HASH_ALGOSELECTION_SHA1"
.br
.ti -1c
.RI "#define \fBHASH_AlgoSelection_SHA224\fP   HASH_ALGOSELECTION_SHA224"
.br
.ti -1c
.RI "#define \fBHASH_AlgoSelection_SHA256\fP   HASH_ALGOSELECTION_SHA256"
.br
.ti -1c
.RI "#define \fBHASH_AlgoSelection_MD5\fP   HASH_ALGOSELECTION_MD5"
.br
.ti -1c
.RI "#define \fBHASH_AlgoMode_HASH\fP   HASH_ALGOMODE_HASH"
.br
.ti -1c
.RI "#define \fBHASH_AlgoMode_HMAC\fP   HASH_ALGOMODE_HMAC"
.br
.ti -1c
.RI "#define \fBHASH_HMACKeyType_ShortKey\fP   HASH_HMAC_KEYTYPE_SHORTKEY"
.br
.ti -1c
.RI "#define \fBHASH_HMACKeyType_LongKey\fP   HASH_HMAC_KEYTYPE_LONGKEY"
.br
.ti -1c
.RI "#define \fBHAL_EnableDBGSleepMode\fP   \fBHAL_DBGMCU_EnableDBGSleepMode\fP"
.br
.ti -1c
.RI "#define \fBHAL_DisableDBGSleepMode\fP   \fBHAL_DBGMCU_DisableDBGSleepMode\fP"
.br
.ti -1c
.RI "#define \fBHAL_EnableDBGStopMode\fP   \fBHAL_DBGMCU_EnableDBGStopMode\fP"
.br
.ti -1c
.RI "#define \fBHAL_DisableDBGStopMode\fP   \fBHAL_DBGMCU_DisableDBGStopMode\fP"
.br
.ti -1c
.RI "#define \fBHAL_EnableDBGStandbyMode\fP   \fBHAL_DBGMCU_EnableDBGStandbyMode\fP"
.br
.ti -1c
.RI "#define \fBHAL_DisableDBGStandbyMode\fP   \fBHAL_DBGMCU_DisableDBGStandbyMode\fP"
.br
.ti -1c
.RI "#define \fBHAL_DBG_LowPowerConfig\fP(Periph,  cmd)   (((cmd)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph))"
.br
.ti -1c
.RI "#define \fBHAL_VREFINT_OutputSelect\fP   HAL_SYSCFG_VREFINT_OutputSelect"
.br
.ti -1c
.RI "#define \fBHAL_Lock_Cmd\fP(cmd)   (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT())"
.br
.ti -1c
.RI "#define \fBHAL_VREFINT_Cmd\fP(cmd)   (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT())"
.br
.ti -1c
.RI "#define \fBHAL_ADC_EnableBuffer_Cmd\fP(cmd)   (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT())"
.br
.ti -1c
.RI "#define \fBHAL_ADC_EnableBufferSensor_Cmd\fP(cmd)   (((cmd)==ENABLE) ?  HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor())"
.br
.ti -1c
.RI "#define \fBFLASH_HalfPageProgram\fP   HAL_FLASHEx_HalfPageProgram"
.br
.ti -1c
.RI "#define \fBFLASH_EnableRunPowerDown\fP   HAL_FLASHEx_EnableRunPowerDown"
.br
.ti -1c
.RI "#define \fBFLASH_DisableRunPowerDown\fP   HAL_FLASHEx_DisableRunPowerDown"
.br
.ti -1c
.RI "#define \fBHAL_DATA_EEPROMEx_Unlock\fP   HAL_FLASHEx_DATAEEPROM_Unlock"
.br
.ti -1c
.RI "#define \fBHAL_DATA_EEPROMEx_Lock\fP   HAL_FLASHEx_DATAEEPROM_Lock"
.br
.ti -1c
.RI "#define \fBHAL_DATA_EEPROMEx_Erase\fP   HAL_FLASHEx_DATAEEPROM_Erase"
.br
.ti -1c
.RI "#define \fBHAL_DATA_EEPROMEx_Program\fP   HAL_FLASHEx_DATAEEPROM_Program"
.br
.ti -1c
.RI "#define \fBHAL_I2CEx_AnalogFilter_Config\fP   HAL_I2CEx_ConfigAnalogFilter"
.br
.ti -1c
.RI "#define \fBHAL_I2CEx_DigitalFilter_Config\fP   HAL_I2CEx_ConfigDigitalFilter"
.br
.ti -1c
.RI "#define \fBHAL_FMPI2CEx_AnalogFilter_Config\fP   HAL_FMPI2CEx_ConfigAnalogFilter"
.br
.ti -1c
.RI "#define \fBHAL_FMPI2CEx_DigitalFilter_Config\fP   HAL_FMPI2CEx_ConfigDigitalFilter"
.br
.ti -1c
.RI "#define \fBHAL_I2CFastModePlusConfig\fP(SYSCFG_I2CFastModePlus,  cmd)   (((cmd)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus))"
.br
.ti -1c
.RI "#define \fBHAL_PWR_PVDConfig\fP   \fBHAL_PWR_ConfigPVD\fP"
.br
.ti -1c
.RI "#define \fBHAL_PWR_DisableBkUpReg\fP   \fBHAL_PWREx_DisableBkUpReg\fP"
.br
.ti -1c
.RI "#define \fBHAL_PWR_DisableFlashPowerDown\fP   \fBHAL_PWREx_DisableFlashPowerDown\fP"
.br
.ti -1c
.RI "#define \fBHAL_PWR_DisableVddio2Monitor\fP   HAL_PWREx_DisableVddio2Monitor"
.br
.ti -1c
.RI "#define \fBHAL_PWR_EnableBkUpReg\fP   \fBHAL_PWREx_EnableBkUpReg\fP"
.br
.ti -1c
.RI "#define \fBHAL_PWR_EnableFlashPowerDown\fP   \fBHAL_PWREx_EnableFlashPowerDown\fP"
.br
.ti -1c
.RI "#define \fBHAL_PWR_EnableVddio2Monitor\fP   HAL_PWREx_EnableVddio2Monitor"
.br
.ti -1c
.RI "#define \fBHAL_PWR_PVD_PVM_IRQHandler\fP   HAL_PWREx_PVD_PVM_IRQHandler"
.br
.ti -1c
.RI "#define \fBHAL_PWR_PVDLevelConfig\fP   \fBHAL_PWR_ConfigPVD\fP"
.br
.ti -1c
.RI "#define \fBHAL_PWR_Vddio2Monitor_IRQHandler\fP   HAL_PWREx_Vddio2Monitor_IRQHandler"
.br
.ti -1c
.RI "#define \fBHAL_PWR_Vddio2MonitorCallback\fP   HAL_PWREx_Vddio2MonitorCallback"
.br
.ti -1c
.RI "#define \fBHAL_PWREx_ActivateOverDrive\fP   HAL_PWREx_EnableOverDrive"
.br
.ti -1c
.RI "#define \fBHAL_PWREx_DeactivateOverDrive\fP   HAL_PWREx_DisableOverDrive"
.br
.ti -1c
.RI "#define \fBHAL_PWREx_DisableSDADCAnalog\fP   HAL_PWREx_DisableSDADC"
.br
.ti -1c
.RI "#define \fBHAL_PWREx_EnableSDADCAnalog\fP   HAL_PWREx_EnableSDADC"
.br
.ti -1c
.RI "#define \fBHAL_PWREx_PVMConfig\fP   HAL_PWREx_ConfigPVM"
.br
.ti -1c
.RI "#define \fBPWR_MODE_NORMAL\fP   \fBPWR_PVD_MODE_NORMAL\fP"
.br
.ti -1c
.RI "#define \fBPWR_MODE_IT_RISING\fP   \fBPWR_PVD_MODE_IT_RISING\fP"
.br
.ti -1c
.RI "#define \fBPWR_MODE_IT_FALLING\fP   \fBPWR_PVD_MODE_IT_FALLING\fP"
.br
.ti -1c
.RI "#define \fBPWR_MODE_IT_RISING_FALLING\fP   \fBPWR_PVD_MODE_IT_RISING_FALLING\fP"
.br
.ti -1c
.RI "#define \fBPWR_MODE_EVENT_RISING\fP   \fBPWR_PVD_MODE_EVENT_RISING\fP"
.br
.ti -1c
.RI "#define \fBPWR_MODE_EVENT_FALLING\fP   \fBPWR_PVD_MODE_EVENT_FALLING\fP"
.br
.ti -1c
.RI "#define \fBPWR_MODE_EVENT_RISING_FALLING\fP   \fBPWR_PVD_MODE_EVENT_RISING_FALLING\fP"
.br
.ti -1c
.RI "#define \fBCR_OFFSET_BB\fP   \fBPWR_CR_OFFSET_BB\fP"
.br
.ti -1c
.RI "#define \fBCSR_OFFSET_BB\fP   \fBPWR_CSR_OFFSET_BB\fP"
.br
.ti -1c
.RI "#define \fBPMODE_BIT_NUMBER\fP   \fBVOS_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBCR_PMODE_BB\fP   \fBCR_VOS_BB\fP"
.br
.ti -1c
.RI "#define \fBDBP_BitNumber\fP   \fBDBP_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBPVDE_BitNumber\fP   \fBPVDE_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBPMODE_BitNumber\fP   \fBPMODE_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBEWUP_BitNumber\fP   \fBEWUP_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBFPDS_BitNumber\fP   \fBFPDS_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBODEN_BitNumber\fP   \fBODEN_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBODSWEN_BitNumber\fP   \fBODSWEN_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBMRLVDS_BitNumber\fP   \fBMRLVDS_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBLPLVDS_BitNumber\fP   \fBLPLVDS_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBBRE_BitNumber\fP   \fBBRE_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBPWR_MODE_EVT\fP   \fBPWR_PVD_MODE_NORMAL\fP"
.br
.ti -1c
.RI "#define \fBHAL_SMBUS_Slave_Listen_IT\fP   \fBHAL_SMBUS_EnableListen_IT\fP"
.br
.ti -1c
.RI "#define \fBHAL_SMBUS_SlaveAddrCallback\fP   \fBHAL_SMBUS_AddrCallback\fP"
.br
.ti -1c
.RI "#define \fBHAL_SMBUS_SlaveListenCpltCallback\fP   \fBHAL_SMBUS_ListenCpltCallback\fP"
.br
.ti -1c
.RI "#define \fBHAL_SPI_FlushRxFifo\fP   HAL_SPIEx_FlushRxFifo"
.br
.ti -1c
.RI "#define \fBHAL_TIM_DMADelayPulseCplt\fP   \fBTIM_DMADelayPulseCplt\fP"
.br
.ti -1c
.RI "#define \fBHAL_TIM_DMAError\fP   \fBTIM_DMAError\fP"
.br
.ti -1c
.RI "#define \fBHAL_TIM_DMACaptureCplt\fP   \fBTIM_DMACaptureCplt\fP"
.br
.ti -1c
.RI "#define \fBHAL_TIMEx_DMACommutationCplt\fP   \fBTIMEx_DMACommutationCplt\fP"
.br
.ti -1c
.RI "#define \fBHAL_UART_WakeupCallback\fP   HAL_UARTEx_WakeupCallback"
.br
.ti -1c
.RI "#define \fBHAL_LTDC_LineEvenCallback\fP   HAL_LTDC_LineEventCallback"
.br
.ti -1c
.RI "#define \fBHAL_LTDC_Relaod\fP   HAL_LTDC_Reload"
.br
.ti -1c
.RI "#define \fBHAL_LTDC_StructInitFromVideoConfig\fP   HAL_LTDCEx_StructInitFromVideoConfig"
.br
.ti -1c
.RI "#define \fBHAL_LTDC_StructInitFromAdaptedCommandConfig\fP   HAL_LTDCEx_StructInitFromAdaptedCommandConfig"
.br
.ti -1c
.RI "#define \fBAES_IT_CC\fP   CRYP_IT_CC"
.br
.ti -1c
.RI "#define \fBAES_IT_ERR\fP   CRYP_IT_ERR"
.br
.ti -1c
.RI "#define \fBAES_FLAG_CCF\fP   CRYP_FLAG_CCF"
.br
.ti -1c
.RI "#define \fB__HAL_GET_BOOT_MODE\fP   __HAL_SYSCFG_GET_BOOT_MODE"
.br
.ti -1c
.RI "#define \fB__HAL_REMAPMEMORY_FLASH\fP   \fB__HAL_SYSCFG_REMAPMEMORY_FLASH\fP"
.br
.ti -1c
.RI "#define \fB__HAL_REMAPMEMORY_SYSTEMFLASH\fP   \fB__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH\fP"
.br
.ti -1c
.RI "#define \fB__HAL_REMAPMEMORY_SRAM\fP   \fB__HAL_SYSCFG_REMAPMEMORY_SRAM\fP"
.br
.ti -1c
.RI "#define \fB__HAL_REMAPMEMORY_FMC\fP   __HAL_SYSCFG_REMAPMEMORY_FMC"
.br
.ti -1c
.RI "#define \fB__HAL_REMAPMEMORY_FMC_SDRAM\fP   __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM"
.br
.ti -1c
.RI "#define \fB__HAL_REMAPMEMORY_FSMC\fP   __HAL_SYSCFG_REMAPMEMORY_FSMC"
.br
.ti -1c
.RI "#define \fB__HAL_REMAPMEMORY_QUADSPI\fP   __HAL_SYSCFG_REMAPMEMORY_QUADSPI"
.br
.ti -1c
.RI "#define \fB__HAL_FMC_BANK\fP   __HAL_SYSCFG_FMC_BANK"
.br
.ti -1c
.RI "#define \fB__HAL_GET_FLAG\fP   __HAL_SYSCFG_GET_FLAG"
.br
.ti -1c
.RI "#define \fB__HAL_CLEAR_FLAG\fP   __HAL_SYSCFG_CLEAR_FLAG"
.br
.ti -1c
.RI "#define \fB__HAL_VREFINT_OUT_ENABLE\fP   __HAL_SYSCFG_VREFINT_OUT_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_VREFINT_OUT_DISABLE\fP   __HAL_SYSCFG_VREFINT_OUT_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_SYSCFG_SRAM2_WRP_ENABLE\fP   __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE"
.br
.ti -1c
.RI "#define \fBSYSCFG_FLAG_VREF_READY\fP   SYSCFG_FLAG_VREFINT_READY"
.br
.ti -1c
.RI "#define \fBSYSCFG_FLAG_RC48\fP   RCC_FLAG_HSI48"
.br
.ti -1c
.RI "#define \fBIS_SYSCFG_FASTMODEPLUS_CONFIG\fP   IS_I2C_FASTMODEPLUS"
.br
.ti -1c
.RI "#define \fBUFB_MODE_BitNumber\fP   \fBUFB_MODE_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBCMP_PD_BitNumber\fP   \fBCMP_PD_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fB__ADC_ENABLE\fP   \fB__HAL_ADC_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__ADC_DISABLE\fP   \fB__HAL_ADC_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_ENABLING_CONDITIONS\fP   ADC_ENABLING_CONDITIONS"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_DISABLING_CONDITIONS\fP   ADC_DISABLING_CONDITIONS"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_IS_ENABLED\fP   \fBADC_IS_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__ADC_IS_ENABLED\fP   \fBADC_IS_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_IS_SOFTWARE_START_REGULAR\fP   \fBADC_IS_SOFTWARE_START_REGULAR\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_IS_SOFTWARE_START_INJECTED\fP   \fBADC_IS_SOFTWARE_START_INJECTED\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED\fP   ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR\fP   ADC_IS_CONVERSION_ONGOING_REGULAR"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED\fP   ADC_IS_CONVERSION_ONGOING_INJECTED"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_IS_CONVERSION_ONGOING\fP   ADC_IS_CONVERSION_ONGOING"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CLEAR_ERRORCODE\fP   \fBADC_CLEAR_ERRORCODE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_GET_RESOLUTION\fP   \fBADC_GET_RESOLUTION\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_JSQR_RK\fP   ADC_JSQR_RK"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR_AWD1CH\fP   ADC_CFGR_AWD1CH_SHIFT"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR_AWD23CR\fP   ADC_CFGR_AWD23CR"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION\fP   ADC_CFGR_INJECT_AUTO_CONVERSION"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE\fP   ADC_CFGR_INJECT_CONTEXT_QUEUE"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS\fP   ADC_CFGR_INJECT_DISCCONTINUOUS"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR_REG_DISCCONTINUOUS\fP   ADC_CFGR_REG_DISCCONTINUOUS"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR_DISCONTINUOUS_NUM\fP   ADC_CFGR_DISCONTINUOUS_NUM"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR_AUTOWAIT\fP   ADC_CFGR_AUTOWAIT"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR_CONTINUOUS\fP   ADC_CFGR_CONTINUOUS"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR_OVERRUN\fP   ADC_CFGR_OVERRUN"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR_DMACONTREQ\fP   ADC_CFGR_DMACONTREQ"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR_EXTSEL\fP   ADC_CFGR_EXTSEL_SET"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_JSQR_JEXTSEL\fP   ADC_JSQR_JEXTSEL_SET"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_OFR_CHANNEL\fP   ADC_OFR_CHANNEL"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_DIFSEL_CHANNEL\fP   ADC_DIFSEL_CHANNEL"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CALFACT_DIFF_SET\fP   ADC_CALFACT_DIFF_SET"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CALFACT_DIFF_GET\fP   ADC_CALFACT_DIFF_GET"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_TRX_HIGHTHRESHOLD\fP   ADC_TRX_HIGHTHRESHOLD"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_OFFSET_SHIFT_RESOLUTION\fP   ADC_OFFSET_SHIFT_RESOLUTION"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION\fP   ADC_AWD1THRESHOLD_SHIFT_RESOLUTION"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION\fP   ADC_AWD23THRESHOLD_SHIFT_RESOLUTION"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_COMMON_REGISTER\fP   \fBADC_COMMON_REGISTER\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_COMMON_CCR_MULTI\fP   ADC_COMMON_CCR_MULTI"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_MULTIMODE_IS_ENABLED\fP   ADC_MULTIMODE_IS_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC_MULTIMODE_IS_ENABLED\fP   ADC_MULTIMODE_IS_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER\fP   ADC_NONMULTIMODE_OR_MULTIMODEMASTER"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_COMMON_ADC_OTHER\fP   ADC_COMMON_ADC_OTHER"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_MULTI_SLAVE\fP   ADC_MULTI_SLAVE"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_SQR1_L\fP   ADC_SQR1_L_SHIFT"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_JSQR_JL\fP   ADC_JSQR_JL_SHIFT"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_JSQR_RK_JL\fP   ADC_JSQR_RK_JL"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CR1_DISCONTINUOUS_NUM\fP   ADC_CR1_DISCONTINUOUS_NUM"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CR1_SCAN\fP   ADC_CR1_SCAN_SET"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CONVCYCLES_MAX_RANGE\fP   ADC_CONVCYCLES_MAX_RANGE"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CLOCK_PRESCALER_RANGE\fP   ADC_CLOCK_PRESCALER_RANGE"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_GET_CLOCK_PRESCALER\fP   ADC_GET_CLOCK_PRESCALER"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_SQR1\fP   \fBADC_SQR1\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_SMPR1\fP   \fBADC_SMPR1\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_SMPR2\fP   \fBADC_SMPR2\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_SQR3_RK\fP   \fBADC_SQR3_RK\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_SQR2_RK\fP   \fBADC_SQR2_RK\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_SQR1_RK\fP   \fBADC_SQR1_RK\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CR2_CONTINUOUS\fP   \fBADC_CR2_CONTINUOUS\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CR1_DISCONTINUOUS\fP   \fBADC_CR1_DISCONTINUOUS\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CR1_SCANCONV\fP   \fBADC_CR1_SCANCONV\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CR2_EOCSelection\fP   \fBADC_CR2_EOCSelection\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CR2_DMAContReq\fP   \fBADC_CR2_DMAContReq\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_JSQR\fP   \fBADC_JSQR\fP"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CHSELR_CHANNEL\fP   ADC_CHSELR_CHANNEL"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR1_REG_DISCCONTINUOUS\fP   ADC_CFGR1_REG_DISCCONTINUOUS"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR1_AUTOOFF\fP   ADC_CFGR1_AUTOOFF"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR1_AUTOWAIT\fP   ADC_CFGR1_AUTOWAIT"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR1_CONTINUOUS\fP   ADC_CFGR1_CONTINUOUS"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR1_OVERRUN\fP   ADC_CFGR1_OVERRUN"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR1_SCANDIR\fP   ADC_CFGR1_SCANDIR"
.br
.ti -1c
.RI "#define \fB__HAL_ADC_CFGR1_DMACONTREQ\fP   ADC_CFGR1_DMACONTREQ"
.br
.ti -1c
.RI "#define \fB__HAL_DHR12R1_ALIGNEMENT\fP   DAC_DHR12R1_ALIGNMENT"
.br
.ti -1c
.RI "#define \fB__HAL_DHR12R2_ALIGNEMENT\fP   DAC_DHR12R2_ALIGNMENT"
.br
.ti -1c
.RI "#define \fB__HAL_DHR12RD_ALIGNEMENT\fP   DAC_DHR12RD_ALIGNMENT"
.br
.ti -1c
.RI "#define \fBIS_DAC_GENERATE_WAVE\fP   \fBIS_DAC_WAVE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM1_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_TIM1\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM1_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_TIM1\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM2_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_TIM2\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM2_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_TIM2\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM3_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_TIM3\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM3_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_TIM3\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM4_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_TIM4\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM4_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_TIM4\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM5_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_TIM5\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM5_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_TIM5\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM6_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_TIM6\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM6_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_TIM6\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM7_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_TIM7\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM7_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_TIM7\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM8_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_TIM8\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM8_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_TIM8\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM9_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_TIM9\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM9_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_TIM9\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM10_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_TIM10\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM10_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_TIM10\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM11_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_TIM11\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM11_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_TIM11\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM12_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_TIM12\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM12_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_TIM12\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM13_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_TIM13\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM13_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_TIM13\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM14_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_TIM14\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM14_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_TIM14\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_CAN2_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_CAN2\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_CAN2_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_CAN2\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM15_DBGMCU\fP   __HAL_DBGMCU_FREEZE_TIM15"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM15_DBGMCU\fP   __HAL_DBGMCU_UNFREEZE_TIM15"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM16_DBGMCU\fP   __HAL_DBGMCU_FREEZE_TIM16"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM16_DBGMCU\fP   __HAL_DBGMCU_UNFREEZE_TIM16"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_TIM17_DBGMCU\fP   __HAL_DBGMCU_FREEZE_TIM17"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_TIM17_DBGMCU\fP   __HAL_DBGMCU_UNFREEZE_TIM17"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_RTC_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_RTC\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_RTC_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_RTC\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_WWDG_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_WWDG\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_WWDG_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_WWDG\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_IWDG_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_IWDG\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_IWDG_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_IWDG\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_CAN1_DBGMCU\fP   \fB__HAL_DBGMCU_FREEZE_CAN1\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_CAN1_DBGMCU\fP   \fB__HAL_DBGMCU_UNFREEZE_CAN1\fP"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_LPTIM1_DBGMCU\fP   __HAL_DBGMCU_FREEZE_LPTIM1"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_LPTIM1_DBGMCU\fP   __HAL_DBGMCU_UNFREEZE_LPTIM1"
.br
.ti -1c
.RI "#define \fB__HAL_FREEZE_LPTIM2_DBGMCU\fP   __HAL_DBGMCU_FREEZE_LPTIM2"
.br
.ti -1c
.RI "#define \fB__HAL_UNFREEZE_LPTIM2_DBGMCU\fP   __HAL_DBGMCU_UNFREEZE_LPTIM2"
.br
.ti -1c
.RI "#define \fB__HAL_COMP_EXTI_RISING_IT_ENABLE\fP(__EXTILINE__)"
.br
.ti -1c
.RI "#define \fB__HAL_COMP_EXTI_RISING_IT_DISABLE\fP(__EXTILINE__)"
.br
.ti -1c
.RI "#define \fB__HAL_COMP_EXTI_FALLING_IT_ENABLE\fP(__EXTILINE__)"
.br
.ti -1c
.RI "#define \fB__HAL_COMP_EXTI_FALLING_IT_DISABLE\fP(__EXTILINE__)"
.br
.ti -1c
.RI "#define \fB__HAL_COMP_EXTI_ENABLE_IT\fP(__EXTILINE__)"
.br
.ti -1c
.RI "#define \fB__HAL_COMP_EXTI_DISABLE_IT\fP(__EXTILINE__)"
.br
.ti -1c
.RI "#define \fB__HAL_COMP_EXTI_GET_FLAG\fP(__FLAG__)"
.br
.ti -1c
.RI "#define \fB__HAL_COMP_EXTI_CLEAR_FLAG\fP(__FLAG__)"
.br
.ti -1c
.RI "#define \fB__HAL_COMP_GET_EXTI_LINE\fP   COMP_GET_EXTI_LINE"
.br
.ti -1c
.RI "#define \fBIS_DAC_WAVE\fP(WAVE)"
.br
.ti -1c
.RI "#define \fBIS_WRPAREA\fP   IS_OB_WRPAREA"
.br
.ti -1c
.RI "#define \fBIS_TYPEPROGRAM\fP   \fBIS_FLASH_TYPEPROGRAM\fP"
.br
.ti -1c
.RI "#define \fBIS_TYPEPROGRAMFLASH\fP   \fBIS_FLASH_TYPEPROGRAM\fP"
.br
.ti -1c
.RI "#define \fBIS_TYPEERASE\fP   \fBIS_FLASH_TYPEERASE\fP"
.br
.ti -1c
.RI "#define \fBIS_NBSECTORS\fP   \fBIS_FLASH_NBSECTORS\fP"
.br
.ti -1c
.RI "#define \fBIS_OB_WDG_SOURCE\fP   \fBIS_OB_IWDG_SOURCE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_RESET_CR2\fP   I2C_RESET_CR2"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_GENERATE_START\fP   I2C_GENERATE_START"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_FREQ_RANGE\fP   I2C_FREQ_RANGE"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_RISE_TIME\fP   \fBI2C_RISE_TIME\fP"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_SPEED_STANDARD\fP   \fBI2C_SPEED_STANDARD\fP"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_SPEED_FAST\fP   \fBI2C_SPEED_FAST\fP"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_SPEED\fP   \fBI2C_SPEED\fP"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_7BIT_ADD_WRITE\fP   \fBI2C_7BIT_ADD_WRITE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_7BIT_ADD_READ\fP   \fBI2C_7BIT_ADD_READ\fP"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_10BIT_ADDRESS\fP   \fBI2C_10BIT_ADDRESS\fP"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_10BIT_HEADER_WRITE\fP   \fBI2C_10BIT_HEADER_WRITE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_10BIT_HEADER_READ\fP   \fBI2C_10BIT_HEADER_READ\fP"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_MEM_ADD_MSB\fP   \fBI2C_MEM_ADD_MSB\fP"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_MEM_ADD_LSB\fP   \fBI2C_MEM_ADD_LSB\fP"
.br
.ti -1c
.RI "#define \fB__HAL_I2C_FREQRANGE\fP   \fBI2C_FREQRANGE\fP"
.br
.ti -1c
.RI "#define \fBIS_I2S_INSTANCE\fP   IS_I2S_ALL_INSTANCE"
.br
.ti -1c
.RI "#define \fBIS_I2S_INSTANCE_EXT\fP   IS_I2S_ALL_INSTANCE_EXT"
.br
.ti -1c
.RI "#define \fB__IRDA_DISABLE\fP   \fB__HAL_IRDA_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__IRDA_ENABLE\fP   \fB__HAL_IRDA_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_IRDA_GETCLOCKSOURCE\fP   IRDA_GETCLOCKSOURCE"
.br
.ti -1c
.RI "#define \fB__HAL_IRDA_MASK_COMPUTATION\fP   IRDA_MASK_COMPUTATION"
.br
.ti -1c
.RI "#define \fB__IRDA_GETCLOCKSOURCE\fP   IRDA_GETCLOCKSOURCE"
.br
.ti -1c
.RI "#define \fB__IRDA_MASK_COMPUTATION\fP   IRDA_MASK_COMPUTATION"
.br
.ti -1c
.RI "#define \fBIS_IRDA_ONEBIT_SAMPLE\fP   IS_IRDA_ONE_BIT_SAMPLE"
.br
.ti -1c
.RI "#define \fB__HAL_IWDG_ENABLE_WRITE_ACCESS\fP   \fBIWDG_ENABLE_WRITE_ACCESS\fP"
.br
.ti -1c
.RI "#define \fB__HAL_IWDG_DISABLE_WRITE_ACCESS\fP   \fBIWDG_DISABLE_WRITE_ACCESS\fP"
.br
.ti -1c
.RI "#define \fB__HAL_LPTIM_ENABLE_INTERRUPT\fP   __HAL_LPTIM_ENABLE_IT"
.br
.ti -1c
.RI "#define \fB__HAL_LPTIM_DISABLE_INTERRUPT\fP   __HAL_LPTIM_DISABLE_IT"
.br
.ti -1c
.RI "#define \fB__HAL_LPTIM_GET_ITSTATUS\fP   __HAL_LPTIM_GET_IT_SOURCE"
.br
.ti -1c
.RI "#define \fB__OPAMP_CSR_OPAXPD\fP   OPAMP_CSR_OPAXPD"
.br
.ti -1c
.RI "#define \fB__OPAMP_CSR_S3SELX\fP   OPAMP_CSR_S3SELX"
.br
.ti -1c
.RI "#define \fB__OPAMP_CSR_S4SELX\fP   OPAMP_CSR_S4SELX"
.br
.ti -1c
.RI "#define \fB__OPAMP_CSR_S5SELX\fP   OPAMP_CSR_S5SELX"
.br
.ti -1c
.RI "#define \fB__OPAMP_CSR_S6SELX\fP   OPAMP_CSR_S6SELX"
.br
.ti -1c
.RI "#define \fB__OPAMP_CSR_OPAXCAL_L\fP   OPAMP_CSR_OPAXCAL_L"
.br
.ti -1c
.RI "#define \fB__OPAMP_CSR_OPAXCAL_H\fP   OPAMP_CSR_OPAXCAL_H"
.br
.ti -1c
.RI "#define \fB__OPAMP_CSR_OPAXLPM\fP   OPAMP_CSR_OPAXLPM"
.br
.ti -1c
.RI "#define \fB__OPAMP_CSR_ALL_SWITCHES\fP   OPAMP_CSR_ALL_SWITCHES"
.br
.ti -1c
.RI "#define \fB__OPAMP_CSR_ANAWSELX\fP   OPAMP_CSR_ANAWSELX"
.br
.ti -1c
.RI "#define \fB__OPAMP_CSR_OPAXCALOUT\fP   OPAMP_CSR_OPAXCALOUT"
.br
.ti -1c
.RI "#define \fB__OPAMP_OFFSET_TRIM_BITSPOSITION\fP   OPAMP_OFFSET_TRIM_BITSPOSITION"
.br
.ti -1c
.RI "#define \fB__OPAMP_OFFSET_TRIM_SET\fP   OPAMP_OFFSET_TRIM_SET"
.br
.ti -1c
.RI "#define \fB__HAL_PVD_EVENT_DISABLE\fP   \fB__HAL_PWR_PVD_EXTI_DISABLE_EVENT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PVD_EVENT_ENABLE\fP   \fB__HAL_PWR_PVD_EXTI_ENABLE_EVENT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE\fP   \fB__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE\fP   \fB__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE\fP   \fB__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE\fP   \fB__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PVM_EVENT_DISABLE\fP   __HAL_PWR_PVM_EVENT_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_PVM_EVENT_ENABLE\fP   __HAL_PWR_PVM_EVENT_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE\fP   __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE\fP   __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE\fP   __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE\fP   __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_INTERNALWAKEUP_DISABLE\fP   HAL_PWREx_DisableInternalWakeUpLine"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_INTERNALWAKEUP_ENABLE\fP   HAL_PWREx_EnableInternalWakeUpLine"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE\fP   HAL_PWREx_DisablePullUpPullDownConfig"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE\fP   HAL_PWREx_EnablePullUpPullDownConfig"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER\fP()   do { \fB__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE\fP();\fB__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE\fP(); } while(0)"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_PVD_EXTI_EVENT_DISABLE\fP   \fB__HAL_PWR_PVD_EXTI_DISABLE_EVENT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_PVD_EXTI_EVENT_ENABLE\fP   \fB__HAL_PWR_PVD_EXTI_ENABLE_EVENT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE\fP   \fB__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE\fP   \fB__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE\fP   \fB__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE\fP   \fB__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER\fP   \fB__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER\fP   \fB__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_PVM_DISABLE\fP()   do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0)"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_PVM_ENABLE\fP()   do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0)"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE\fP   HAL_PWREx_DisableSRAM2ContentRetention"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE\fP   HAL_PWREx_EnableSRAM2ContentRetention"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_VDDIO2_DISABLE\fP   HAL_PWREx_DisableVddIO2"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_VDDIO2_ENABLE\fP   HAL_PWREx_EnableVddIO2"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER\fP   __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER\fP   __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_VDDUSB_DISABLE\fP   HAL_PWREx_DisableVddUSB"
.br
.ti -1c
.RI "#define \fB__HAL_PWR_VDDUSB_ENABLE\fP   HAL_PWREx_EnableVddUSB"
.br
.ti -1c
.RI "#define \fB__HAL_PVD_EXTI_CLEAR_FLAG\fP   \fB__HAL_PWR_PVD_EXTI_CLEAR_FLAG\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PVD_EXTI_DISABLE_IT\fP   \fB__HAL_PWR_PVD_EXTI_DISABLE_IT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PVD_EXTI_ENABLE_IT\fP   \fB__HAL_PWR_PVD_EXTI_ENABLE_IT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PVD_EXTI_GENERATE_SWIT\fP   \fB__HAL_PWR_PVD_EXTI_GENERATE_SWIT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_PVD_EXTI_GET_FLAG\fP   \fB__HAL_PWR_PVD_EXTI_GET_FLAG\fP"
.br
.ti -1c
.RI "#define \fBRCC_StopWakeUpClock_MSI\fP   RCC_STOP_WAKEUPCLOCK_MSI"
.br
.ti -1c
.RI "#define \fBRCC_StopWakeUpClock_HSI\fP   RCC_STOP_WAKEUPCLOCK_HSI"
.br
.ti -1c
.RI "#define \fBHAL_RCC_CCSCallback\fP   \fBHAL_RCC_CSSCallback\fP"
.br
.ti -1c
.RI "#define \fBHAL_RC48_EnableBuffer_Cmd\fP(cmd)   (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())"
.br
.ti -1c
.RI "#define \fB__ADC_CLK_DISABLE\fP   __HAL_RCC_ADC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC_CLK_ENABLE\fP   __HAL_RCC_ADC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ADC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ADC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC_FORCE_RESET\fP   \fB__HAL_RCC_ADC_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__ADC_RELEASE_RESET\fP   \fB__HAL_RCC_ADC_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__ADC1_CLK_DISABLE\fP   \fB__HAL_RCC_ADC1_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__ADC1_CLK_ENABLE\fP   \fB__HAL_RCC_ADC1_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__ADC1_FORCE_RESET\fP   __HAL_RCC_ADC1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC1_RELEASE_RESET\fP   __HAL_RCC_ADC1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC1_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_ADC1_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__ADC1_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_ADC1_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__ADC2_CLK_DISABLE\fP   __HAL_RCC_ADC2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC2_CLK_ENABLE\fP   __HAL_RCC_ADC2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC2_FORCE_RESET\fP   __HAL_RCC_ADC2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC2_RELEASE_RESET\fP   __HAL_RCC_ADC2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC3_CLK_DISABLE\fP   __HAL_RCC_ADC3_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC3_CLK_ENABLE\fP   __HAL_RCC_ADC3_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC3_FORCE_RESET\fP   __HAL_RCC_ADC3_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC3_RELEASE_RESET\fP   __HAL_RCC_ADC3_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__AES_CLK_DISABLE\fP   __HAL_RCC_AES_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__AES_CLK_ENABLE\fP   __HAL_RCC_AES_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__AES_CLK_SLEEP_DISABLE\fP   __HAL_RCC_AES_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__AES_CLK_SLEEP_ENABLE\fP   __HAL_RCC_AES_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__AES_FORCE_RESET\fP   __HAL_RCC_AES_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__AES_RELEASE_RESET\fP   __HAL_RCC_AES_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__CRYP_CLK_SLEEP_ENABLE\fP   __HAL_RCC_CRYP_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__CRYP_CLK_SLEEP_DISABLE\fP   __HAL_RCC_CRYP_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__CRYP_CLK_ENABLE\fP   __HAL_RCC_CRYP_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__CRYP_CLK_DISABLE\fP   __HAL_RCC_CRYP_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__CRYP_FORCE_RESET\fP   __HAL_RCC_CRYP_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__CRYP_RELEASE_RESET\fP   __HAL_RCC_CRYP_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__AFIO_CLK_DISABLE\fP   __HAL_RCC_AFIO_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__AFIO_CLK_ENABLE\fP   __HAL_RCC_AFIO_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__AFIO_FORCE_RESET\fP   __HAL_RCC_AFIO_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__AFIO_RELEASE_RESET\fP   __HAL_RCC_AFIO_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__AHB_FORCE_RESET\fP   __HAL_RCC_AHB_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__AHB_RELEASE_RESET\fP   __HAL_RCC_AHB_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__AHB1_FORCE_RESET\fP   \fB__HAL_RCC_AHB1_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__AHB1_RELEASE_RESET\fP   \fB__HAL_RCC_AHB1_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__AHB2_FORCE_RESET\fP   __HAL_RCC_AHB2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__AHB2_RELEASE_RESET\fP   __HAL_RCC_AHB2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__AHB3_FORCE_RESET\fP   __HAL_RCC_AHB3_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__AHB3_RELEASE_RESET\fP   __HAL_RCC_AHB3_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__APB1_FORCE_RESET\fP   \fB__HAL_RCC_APB1_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__APB1_RELEASE_RESET\fP   \fB__HAL_RCC_APB1_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__APB2_FORCE_RESET\fP   \fB__HAL_RCC_APB2_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__APB2_RELEASE_RESET\fP   \fB__HAL_RCC_APB2_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__BKP_CLK_DISABLE\fP   __HAL_RCC_BKP_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__BKP_CLK_ENABLE\fP   __HAL_RCC_BKP_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__BKP_FORCE_RESET\fP   __HAL_RCC_BKP_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__BKP_RELEASE_RESET\fP   __HAL_RCC_BKP_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__CAN1_CLK_DISABLE\fP   __HAL_RCC_CAN1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__CAN1_CLK_ENABLE\fP   __HAL_RCC_CAN1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__CAN1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_CAN1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__CAN1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_CAN1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__CAN1_FORCE_RESET\fP   __HAL_RCC_CAN1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__CAN1_RELEASE_RESET\fP   __HAL_RCC_CAN1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__CAN_CLK_DISABLE\fP   __HAL_RCC_CAN1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__CAN_CLK_ENABLE\fP   __HAL_RCC_CAN1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__CAN_FORCE_RESET\fP   __HAL_RCC_CAN1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__CAN_RELEASE_RESET\fP   __HAL_RCC_CAN1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__CAN2_CLK_DISABLE\fP   __HAL_RCC_CAN2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__CAN2_CLK_ENABLE\fP   __HAL_RCC_CAN2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__CAN2_FORCE_RESET\fP   __HAL_RCC_CAN2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__CAN2_RELEASE_RESET\fP   __HAL_RCC_CAN2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__CEC_CLK_DISABLE\fP   __HAL_RCC_CEC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__CEC_CLK_ENABLE\fP   __HAL_RCC_CEC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__COMP_CLK_DISABLE\fP   __HAL_RCC_COMP_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__COMP_CLK_ENABLE\fP   __HAL_RCC_COMP_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__COMP_FORCE_RESET\fP   __HAL_RCC_COMP_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__COMP_RELEASE_RESET\fP   __HAL_RCC_COMP_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__COMP_CLK_SLEEP_ENABLE\fP   __HAL_RCC_COMP_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__COMP_CLK_SLEEP_DISABLE\fP   __HAL_RCC_COMP_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__CEC_FORCE_RESET\fP   __HAL_RCC_CEC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__CEC_RELEASE_RESET\fP   __HAL_RCC_CEC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__CRC_CLK_DISABLE\fP   __HAL_RCC_CRC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__CRC_CLK_ENABLE\fP   __HAL_RCC_CRC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__CRC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_CRC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__CRC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_CRC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__CRC_FORCE_RESET\fP   __HAL_RCC_CRC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__CRC_RELEASE_RESET\fP   __HAL_RCC_CRC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DAC_CLK_DISABLE\fP   __HAL_RCC_DAC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DAC_CLK_ENABLE\fP   __HAL_RCC_DAC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__DAC_FORCE_RESET\fP   __HAL_RCC_DAC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__DAC_RELEASE_RESET\fP   __HAL_RCC_DAC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DAC1_CLK_DISABLE\fP   __HAL_RCC_DAC1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DAC1_CLK_ENABLE\fP   __HAL_RCC_DAC1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__DAC1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_DAC1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__DAC1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_DAC1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__DAC1_FORCE_RESET\fP   __HAL_RCC_DAC1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__DAC1_RELEASE_RESET\fP   __HAL_RCC_DAC1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DBGMCU_CLK_ENABLE\fP   __HAL_RCC_DBGMCU_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__DBGMCU_CLK_DISABLE\fP   __HAL_RCC_DBGMCU_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DBGMCU_FORCE_RESET\fP   __HAL_RCC_DBGMCU_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__DBGMCU_RELEASE_RESET\fP   __HAL_RCC_DBGMCU_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DFSDM_CLK_DISABLE\fP   \fB__HAL_RCC_DFSDM_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__DFSDM_CLK_ENABLE\fP   \fB__HAL_RCC_DFSDM_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__DFSDM_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__DFSDM_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__DFSDM_FORCE_RESET\fP   \fB__HAL_RCC_DFSDM_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__DFSDM_RELEASE_RESET\fP   \fB__HAL_RCC_DFSDM_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__DMA1_CLK_DISABLE\fP   \fB__HAL_RCC_DMA1_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__DMA1_CLK_ENABLE\fP   \fB__HAL_RCC_DMA1_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__DMA1_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_DMA1_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__DMA1_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_DMA1_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__DMA1_FORCE_RESET\fP   \fB__HAL_RCC_DMA1_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__DMA1_RELEASE_RESET\fP   \fB__HAL_RCC_DMA1_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__DMA2_CLK_DISABLE\fP   \fB__HAL_RCC_DMA2_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__DMA2_CLK_ENABLE\fP   \fB__HAL_RCC_DMA2_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__DMA2_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_DMA2_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__DMA2_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_DMA2_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__DMA2_FORCE_RESET\fP   \fB__HAL_RCC_DMA2_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__DMA2_RELEASE_RESET\fP   \fB__HAL_RCC_DMA2_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__ETHMAC_CLK_DISABLE\fP   __HAL_RCC_ETHMAC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETHMAC_CLK_ENABLE\fP   __HAL_RCC_ETHMAC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMAC_FORCE_RESET\fP   __HAL_RCC_ETHMAC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__ETHMAC_RELEASE_RESET\fP   __HAL_RCC_ETHMAC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__ETHMACRX_CLK_DISABLE\fP   __HAL_RCC_ETHMACRX_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACRX_CLK_ENABLE\fP   __HAL_RCC_ETHMACRX_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACTX_CLK_DISABLE\fP   __HAL_RCC_ETHMACTX_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACTX_CLK_ENABLE\fP   __HAL_RCC_ETHMACTX_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__FIREWALL_CLK_DISABLE\fP   __HAL_RCC_FIREWALL_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__FIREWALL_CLK_ENABLE\fP   __HAL_RCC_FIREWALL_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__FLASH_CLK_DISABLE\fP   __HAL_RCC_FLASH_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__FLASH_CLK_ENABLE\fP   __HAL_RCC_FLASH_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__FLASH_CLK_SLEEP_DISABLE\fP   __HAL_RCC_FLASH_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__FLASH_CLK_SLEEP_ENABLE\fP   __HAL_RCC_FLASH_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__FLASH_FORCE_RESET\fP   __HAL_RCC_FLASH_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__FLASH_RELEASE_RESET\fP   __HAL_RCC_FLASH_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__FLITF_CLK_DISABLE\fP   __HAL_RCC_FLITF_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__FLITF_CLK_ENABLE\fP   __HAL_RCC_FLITF_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__FLITF_FORCE_RESET\fP   __HAL_RCC_FLITF_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__FLITF_RELEASE_RESET\fP   __HAL_RCC_FLITF_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__FLITF_CLK_SLEEP_ENABLE\fP   __HAL_RCC_FLITF_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__FLITF_CLK_SLEEP_DISABLE\fP   __HAL_RCC_FLITF_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__FMC_CLK_DISABLE\fP   __HAL_RCC_FMC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__FMC_CLK_ENABLE\fP   __HAL_RCC_FMC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__FMC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_FMC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__FMC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_FMC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__FMC_FORCE_RESET\fP   __HAL_RCC_FMC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__FMC_RELEASE_RESET\fP   __HAL_RCC_FMC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__FSMC_CLK_DISABLE\fP   __HAL_RCC_FSMC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__FSMC_CLK_ENABLE\fP   __HAL_RCC_FSMC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOA_CLK_DISABLE\fP   \fB__HAL_RCC_GPIOA_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOA_CLK_ENABLE\fP   \fB__HAL_RCC_GPIOA_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOA_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOA_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOA_FORCE_RESET\fP   \fB__HAL_RCC_GPIOA_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOA_RELEASE_RESET\fP   \fB__HAL_RCC_GPIOA_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOB_CLK_DISABLE\fP   \fB__HAL_RCC_GPIOB_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOB_CLK_ENABLE\fP   \fB__HAL_RCC_GPIOB_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOB_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOB_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOB_FORCE_RESET\fP   \fB__HAL_RCC_GPIOB_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOB_RELEASE_RESET\fP   \fB__HAL_RCC_GPIOB_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOC_CLK_DISABLE\fP   \fB__HAL_RCC_GPIOC_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOC_CLK_ENABLE\fP   \fB__HAL_RCC_GPIOC_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOC_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOC_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOC_FORCE_RESET\fP   \fB__HAL_RCC_GPIOC_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOC_RELEASE_RESET\fP   \fB__HAL_RCC_GPIOC_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOD_CLK_DISABLE\fP   __HAL_RCC_GPIOD_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOD_CLK_ENABLE\fP   __HAL_RCC_GPIOD_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOD_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOD_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOD_FORCE_RESET\fP   __HAL_RCC_GPIOD_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOD_RELEASE_RESET\fP   __HAL_RCC_GPIOD_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOE_CLK_DISABLE\fP   __HAL_RCC_GPIOE_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOE_CLK_ENABLE\fP   __HAL_RCC_GPIOE_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOE_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOE_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOE_FORCE_RESET\fP   __HAL_RCC_GPIOE_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOE_RELEASE_RESET\fP   __HAL_RCC_GPIOE_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOF_CLK_DISABLE\fP   __HAL_RCC_GPIOF_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOF_CLK_ENABLE\fP   __HAL_RCC_GPIOF_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOF_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOF_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOF_FORCE_RESET\fP   __HAL_RCC_GPIOF_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOF_RELEASE_RESET\fP   __HAL_RCC_GPIOF_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOG_CLK_DISABLE\fP   __HAL_RCC_GPIOG_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOG_CLK_ENABLE\fP   __HAL_RCC_GPIOG_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOG_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOG_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOG_FORCE_RESET\fP   __HAL_RCC_GPIOG_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOG_RELEASE_RESET\fP   __HAL_RCC_GPIOG_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOH_CLK_DISABLE\fP   \fB__HAL_RCC_GPIOH_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOH_CLK_ENABLE\fP   \fB__HAL_RCC_GPIOH_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOH_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOH_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__GPIOH_FORCE_RESET\fP   \fB__HAL_RCC_GPIOH_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__GPIOH_RELEASE_RESET\fP   \fB__HAL_RCC_GPIOH_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__I2C1_CLK_DISABLE\fP   \fB__HAL_RCC_I2C1_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__I2C1_CLK_ENABLE\fP   \fB__HAL_RCC_I2C1_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__I2C1_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_I2C1_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__I2C1_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_I2C1_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__I2C1_FORCE_RESET\fP   \fB__HAL_RCC_I2C1_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__I2C1_RELEASE_RESET\fP   \fB__HAL_RCC_I2C1_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__I2C2_CLK_DISABLE\fP   \fB__HAL_RCC_I2C2_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__I2C2_CLK_ENABLE\fP   \fB__HAL_RCC_I2C2_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__I2C2_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_I2C2_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__I2C2_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_I2C2_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__I2C2_FORCE_RESET\fP   \fB__HAL_RCC_I2C2_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__I2C2_RELEASE_RESET\fP   \fB__HAL_RCC_I2C2_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__I2C3_CLK_DISABLE\fP   __HAL_RCC_I2C3_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__I2C3_CLK_ENABLE\fP   __HAL_RCC_I2C3_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__I2C3_CLK_SLEEP_DISABLE\fP   __HAL_RCC_I2C3_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__I2C3_CLK_SLEEP_ENABLE\fP   __HAL_RCC_I2C3_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__I2C3_FORCE_RESET\fP   __HAL_RCC_I2C3_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__I2C3_RELEASE_RESET\fP   __HAL_RCC_I2C3_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__LCD_CLK_DISABLE\fP   __HAL_RCC_LCD_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__LCD_CLK_ENABLE\fP   __HAL_RCC_LCD_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__LCD_CLK_SLEEP_DISABLE\fP   __HAL_RCC_LCD_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__LCD_CLK_SLEEP_ENABLE\fP   __HAL_RCC_LCD_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__LCD_FORCE_RESET\fP   __HAL_RCC_LCD_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__LCD_RELEASE_RESET\fP   __HAL_RCC_LCD_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__LPTIM1_CLK_DISABLE\fP   __HAL_RCC_LPTIM1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM1_CLK_ENABLE\fP   __HAL_RCC_LPTIM1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM1_FORCE_RESET\fP   __HAL_RCC_LPTIM1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__LPTIM1_RELEASE_RESET\fP   __HAL_RCC_LPTIM1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__LPTIM2_CLK_DISABLE\fP   __HAL_RCC_LPTIM2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM2_CLK_ENABLE\fP   __HAL_RCC_LPTIM2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__LPTIM2_FORCE_RESET\fP   __HAL_RCC_LPTIM2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__LPTIM2_RELEASE_RESET\fP   __HAL_RCC_LPTIM2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__LPUART1_CLK_DISABLE\fP   __HAL_RCC_LPUART1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__LPUART1_CLK_ENABLE\fP   __HAL_RCC_LPUART1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__LPUART1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__LPUART1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__LPUART1_FORCE_RESET\fP   __HAL_RCC_LPUART1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__LPUART1_RELEASE_RESET\fP   __HAL_RCC_LPUART1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__OPAMP_CLK_DISABLE\fP   __HAL_RCC_OPAMP_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__OPAMP_CLK_ENABLE\fP   __HAL_RCC_OPAMP_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__OPAMP_CLK_SLEEP_DISABLE\fP   __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__OPAMP_CLK_SLEEP_ENABLE\fP   __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__OPAMP_FORCE_RESET\fP   __HAL_RCC_OPAMP_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__OPAMP_RELEASE_RESET\fP   __HAL_RCC_OPAMP_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__OTGFS_CLK_DISABLE\fP   __HAL_RCC_OTGFS_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__OTGFS_CLK_ENABLE\fP   __HAL_RCC_OTGFS_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__OTGFS_CLK_SLEEP_DISABLE\fP   __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__OTGFS_CLK_SLEEP_ENABLE\fP   __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__OTGFS_FORCE_RESET\fP   \fB__HAL_RCC_OTGFS_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__OTGFS_RELEASE_RESET\fP   \fB__HAL_RCC_OTGFS_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__PWR_CLK_DISABLE\fP   \fB__HAL_RCC_PWR_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__PWR_CLK_ENABLE\fP   \fB__HAL_RCC_PWR_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__PWR_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_PWR_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__PWR_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_PWR_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__PWR_FORCE_RESET\fP   \fB__HAL_RCC_PWR_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__PWR_RELEASE_RESET\fP   \fB__HAL_RCC_PWR_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__QSPI_CLK_DISABLE\fP   __HAL_RCC_QSPI_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__QSPI_CLK_ENABLE\fP   __HAL_RCC_QSPI_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__QSPI_CLK_SLEEP_DISABLE\fP   __HAL_RCC_QSPI_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__QSPI_CLK_SLEEP_ENABLE\fP   __HAL_RCC_QSPI_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__QSPI_FORCE_RESET\fP   __HAL_RCC_QSPI_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__QSPI_RELEASE_RESET\fP   __HAL_RCC_QSPI_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__RNG_CLK_DISABLE\fP   __HAL_RCC_RNG_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__RNG_CLK_ENABLE\fP   __HAL_RCC_RNG_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__RNG_CLK_SLEEP_DISABLE\fP   __HAL_RCC_RNG_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__RNG_CLK_SLEEP_ENABLE\fP   __HAL_RCC_RNG_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__RNG_FORCE_RESET\fP   __HAL_RCC_RNG_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__RNG_RELEASE_RESET\fP   __HAL_RCC_RNG_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SAI1_CLK_DISABLE\fP   __HAL_RCC_SAI1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SAI1_CLK_ENABLE\fP   __HAL_RCC_SAI1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SAI1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SAI1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SAI1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SAI1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SAI1_FORCE_RESET\fP   __HAL_RCC_SAI1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SAI1_RELEASE_RESET\fP   __HAL_RCC_SAI1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SAI2_CLK_DISABLE\fP   __HAL_RCC_SAI2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SAI2_CLK_ENABLE\fP   __HAL_RCC_SAI2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SAI2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SAI2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SAI2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SAI2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SAI2_FORCE_RESET\fP   __HAL_RCC_SAI2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SAI2_RELEASE_RESET\fP   __HAL_RCC_SAI2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SDIO_CLK_DISABLE\fP   __HAL_RCC_SDIO_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDIO_CLK_ENABLE\fP   __HAL_RCC_SDIO_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SDMMC_CLK_DISABLE\fP   __HAL_RCC_SDMMC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDMMC_CLK_ENABLE\fP   __HAL_RCC_SDMMC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SDMMC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDMMC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SDMMC_FORCE_RESET\fP   __HAL_RCC_SDMMC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SDMMC_RELEASE_RESET\fP   __HAL_RCC_SDMMC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI1_CLK_DISABLE\fP   \fB__HAL_RCC_SPI1_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__SPI1_CLK_ENABLE\fP   \fB__HAL_RCC_SPI1_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__SPI1_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_SPI1_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__SPI1_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_SPI1_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__SPI1_FORCE_RESET\fP   \fB__HAL_RCC_SPI1_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__SPI1_RELEASE_RESET\fP   \fB__HAL_RCC_SPI1_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__SPI2_CLK_DISABLE\fP   \fB__HAL_RCC_SPI2_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__SPI2_CLK_ENABLE\fP   \fB__HAL_RCC_SPI2_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__SPI2_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_SPI2_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__SPI2_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_SPI2_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__SPI2_FORCE_RESET\fP   \fB__HAL_RCC_SPI2_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__SPI2_RELEASE_RESET\fP   \fB__HAL_RCC_SPI2_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__SPI3_CLK_DISABLE\fP   __HAL_RCC_SPI3_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI3_CLK_ENABLE\fP   __HAL_RCC_SPI3_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI3_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SPI3_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI3_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SPI3_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI3_FORCE_RESET\fP   __HAL_RCC_SPI3_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI3_RELEASE_RESET\fP   __HAL_RCC_SPI3_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SRAM_CLK_DISABLE\fP   __HAL_RCC_SRAM_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SRAM_CLK_ENABLE\fP   __HAL_RCC_SRAM_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SRAM1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SRAM1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SRAM2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SRAM2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SWPMI1_CLK_DISABLE\fP   __HAL_RCC_SWPMI1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SWPMI1_CLK_ENABLE\fP   __HAL_RCC_SWPMI1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SWPMI1_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SWPMI1_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SWPMI1_FORCE_RESET\fP   __HAL_RCC_SWPMI1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SWPMI1_RELEASE_RESET\fP   __HAL_RCC_SWPMI1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SYSCFG_CLK_DISABLE\fP   \fB__HAL_RCC_SYSCFG_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__SYSCFG_CLK_ENABLE\fP   \fB__HAL_RCC_SYSCFG_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__SYSCFG_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__SYSCFG_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__SYSCFG_FORCE_RESET\fP   \fB__HAL_RCC_SYSCFG_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__SYSCFG_RELEASE_RESET\fP   \fB__HAL_RCC_SYSCFG_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM1_CLK_DISABLE\fP   \fB__HAL_RCC_TIM1_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM1_CLK_ENABLE\fP   \fB__HAL_RCC_TIM1_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM1_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_TIM1_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM1_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_TIM1_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM1_FORCE_RESET\fP   \fB__HAL_RCC_TIM1_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM1_RELEASE_RESET\fP   \fB__HAL_RCC_TIM1_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM10_CLK_DISABLE\fP   __HAL_RCC_TIM10_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM10_CLK_ENABLE\fP   __HAL_RCC_TIM10_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM10_FORCE_RESET\fP   __HAL_RCC_TIM10_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM10_RELEASE_RESET\fP   __HAL_RCC_TIM10_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM11_CLK_DISABLE\fP   \fB__HAL_RCC_TIM11_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM11_CLK_ENABLE\fP   \fB__HAL_RCC_TIM11_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM11_FORCE_RESET\fP   \fB__HAL_RCC_TIM11_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM11_RELEASE_RESET\fP   \fB__HAL_RCC_TIM11_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM12_CLK_DISABLE\fP   __HAL_RCC_TIM12_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM12_CLK_ENABLE\fP   __HAL_RCC_TIM12_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM12_FORCE_RESET\fP   __HAL_RCC_TIM12_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM12_RELEASE_RESET\fP   __HAL_RCC_TIM12_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM13_CLK_DISABLE\fP   __HAL_RCC_TIM13_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM13_CLK_ENABLE\fP   __HAL_RCC_TIM13_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM13_FORCE_RESET\fP   __HAL_RCC_TIM13_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM13_RELEASE_RESET\fP   __HAL_RCC_TIM13_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM14_CLK_DISABLE\fP   __HAL_RCC_TIM14_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM14_CLK_ENABLE\fP   __HAL_RCC_TIM14_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM14_FORCE_RESET\fP   __HAL_RCC_TIM14_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM14_RELEASE_RESET\fP   __HAL_RCC_TIM14_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM15_CLK_DISABLE\fP   __HAL_RCC_TIM15_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM15_CLK_ENABLE\fP   __HAL_RCC_TIM15_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM15_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM15_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM15_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM15_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM15_FORCE_RESET\fP   __HAL_RCC_TIM15_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM15_RELEASE_RESET\fP   __HAL_RCC_TIM15_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM16_CLK_DISABLE\fP   __HAL_RCC_TIM16_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM16_CLK_ENABLE\fP   __HAL_RCC_TIM16_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM16_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM16_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM16_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM16_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM16_FORCE_RESET\fP   __HAL_RCC_TIM16_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM16_RELEASE_RESET\fP   __HAL_RCC_TIM16_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM17_CLK_DISABLE\fP   __HAL_RCC_TIM17_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM17_CLK_ENABLE\fP   __HAL_RCC_TIM17_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM17_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM17_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM17_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM17_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM17_FORCE_RESET\fP   __HAL_RCC_TIM17_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM17_RELEASE_RESET\fP   __HAL_RCC_TIM17_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM2_CLK_DISABLE\fP   __HAL_RCC_TIM2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM2_CLK_ENABLE\fP   __HAL_RCC_TIM2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM2_FORCE_RESET\fP   __HAL_RCC_TIM2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM2_RELEASE_RESET\fP   __HAL_RCC_TIM2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM3_CLK_DISABLE\fP   __HAL_RCC_TIM3_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM3_CLK_ENABLE\fP   __HAL_RCC_TIM3_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM3_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM3_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM3_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM3_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM3_FORCE_RESET\fP   __HAL_RCC_TIM3_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM3_RELEASE_RESET\fP   __HAL_RCC_TIM3_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM4_CLK_DISABLE\fP   __HAL_RCC_TIM4_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM4_CLK_ENABLE\fP   __HAL_RCC_TIM4_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM4_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM4_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM4_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM4_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM4_FORCE_RESET\fP   __HAL_RCC_TIM4_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM4_RELEASE_RESET\fP   __HAL_RCC_TIM4_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM5_CLK_DISABLE\fP   \fB__HAL_RCC_TIM5_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM5_CLK_ENABLE\fP   \fB__HAL_RCC_TIM5_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM5_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_TIM5_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM5_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_TIM5_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM5_FORCE_RESET\fP   \fB__HAL_RCC_TIM5_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM5_RELEASE_RESET\fP   \fB__HAL_RCC_TIM5_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM6_CLK_DISABLE\fP   __HAL_RCC_TIM6_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM6_CLK_ENABLE\fP   __HAL_RCC_TIM6_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM6_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM6_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM6_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM6_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM6_FORCE_RESET\fP   __HAL_RCC_TIM6_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM6_RELEASE_RESET\fP   __HAL_RCC_TIM6_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM7_CLK_DISABLE\fP   __HAL_RCC_TIM7_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM7_CLK_ENABLE\fP   __HAL_RCC_TIM7_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM7_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM7_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM7_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM7_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM7_FORCE_RESET\fP   __HAL_RCC_TIM7_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM7_RELEASE_RESET\fP   __HAL_RCC_TIM7_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM8_CLK_DISABLE\fP   __HAL_RCC_TIM8_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM8_CLK_ENABLE\fP   __HAL_RCC_TIM8_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM8_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM8_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM8_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM8_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM8_FORCE_RESET\fP   __HAL_RCC_TIM8_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM8_RELEASE_RESET\fP   __HAL_RCC_TIM8_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM9_CLK_DISABLE\fP   \fB__HAL_RCC_TIM9_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM9_CLK_ENABLE\fP   \fB__HAL_RCC_TIM9_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM9_FORCE_RESET\fP   \fB__HAL_RCC_TIM9_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM9_RELEASE_RESET\fP   \fB__HAL_RCC_TIM9_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TSC_CLK_DISABLE\fP   __HAL_RCC_TSC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TSC_CLK_ENABLE\fP   __HAL_RCC_TSC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TSC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TSC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TSC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TSC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TSC_FORCE_RESET\fP   __HAL_RCC_TSC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TSC_RELEASE_RESET\fP   __HAL_RCC_TSC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__UART4_CLK_DISABLE\fP   __HAL_RCC_UART4_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART4_CLK_ENABLE\fP   __HAL_RCC_UART4_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART4_CLK_SLEEP_DISABLE\fP   __HAL_RCC_UART4_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART4_CLK_SLEEP_ENABLE\fP   __HAL_RCC_UART4_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART4_FORCE_RESET\fP   __HAL_RCC_UART4_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__UART4_RELEASE_RESET\fP   __HAL_RCC_UART4_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__UART5_CLK_DISABLE\fP   __HAL_RCC_UART5_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART5_CLK_ENABLE\fP   __HAL_RCC_UART5_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART5_CLK_SLEEP_DISABLE\fP   __HAL_RCC_UART5_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART5_CLK_SLEEP_ENABLE\fP   __HAL_RCC_UART5_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART5_FORCE_RESET\fP   __HAL_RCC_UART5_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__UART5_RELEASE_RESET\fP   __HAL_RCC_UART5_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USART1_CLK_DISABLE\fP   \fB__HAL_RCC_USART1_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART1_CLK_ENABLE\fP   \fB__HAL_RCC_USART1_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART1_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_USART1_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART1_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_USART1_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART1_FORCE_RESET\fP   \fB__HAL_RCC_USART1_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__USART1_RELEASE_RESET\fP   \fB__HAL_RCC_USART1_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__USART2_CLK_DISABLE\fP   \fB__HAL_RCC_USART2_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART2_CLK_ENABLE\fP   \fB__HAL_RCC_USART2_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART2_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_USART2_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART2_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_USART2_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART2_FORCE_RESET\fP   \fB__HAL_RCC_USART2_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__USART2_RELEASE_RESET\fP   \fB__HAL_RCC_USART2_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__USART3_CLK_DISABLE\fP   __HAL_RCC_USART3_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART3_CLK_ENABLE\fP   __HAL_RCC_USART3_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART3_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USART3_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART3_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USART3_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART3_FORCE_RESET\fP   __HAL_RCC_USART3_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USART3_RELEASE_RESET\fP   __HAL_RCC_USART3_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USART4_CLK_DISABLE\fP   __HAL_RCC_UART4_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART4_CLK_ENABLE\fP   __HAL_RCC_UART4_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART4_CLK_SLEEP_ENABLE\fP   __HAL_RCC_UART4_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART4_CLK_SLEEP_DISABLE\fP   __HAL_RCC_UART4_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART4_FORCE_RESET\fP   __HAL_RCC_UART4_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USART4_RELEASE_RESET\fP   __HAL_RCC_UART4_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USART5_CLK_DISABLE\fP   __HAL_RCC_UART5_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART5_CLK_ENABLE\fP   __HAL_RCC_UART5_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART5_CLK_SLEEP_ENABLE\fP   __HAL_RCC_UART5_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART5_CLK_SLEEP_DISABLE\fP   __HAL_RCC_UART5_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART5_FORCE_RESET\fP   __HAL_RCC_UART5_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USART5_RELEASE_RESET\fP   __HAL_RCC_UART5_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USART7_CLK_DISABLE\fP   __HAL_RCC_UART7_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART7_CLK_ENABLE\fP   __HAL_RCC_UART7_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART7_FORCE_RESET\fP   __HAL_RCC_UART7_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USART7_RELEASE_RESET\fP   __HAL_RCC_UART7_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USART8_CLK_DISABLE\fP   __HAL_RCC_UART8_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART8_CLK_ENABLE\fP   __HAL_RCC_UART8_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USART8_FORCE_RESET\fP   __HAL_RCC_UART8_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USART8_RELEASE_RESET\fP   __HAL_RCC_UART8_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USB_CLK_DISABLE\fP   __HAL_RCC_USB_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USB_CLK_ENABLE\fP   __HAL_RCC_USB_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USB_FORCE_RESET\fP   __HAL_RCC_USB_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USB_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USB_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__USB_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USB_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__USB_OTG_FS_CLK_DISABLE\fP   __HAL_RCC_USB_OTG_FS_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USB_OTG_FS_CLK_ENABLE\fP   __HAL_RCC_USB_OTG_FS_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USB_RELEASE_RESET\fP   __HAL_RCC_USB_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__WWDG_CLK_DISABLE\fP   \fB__HAL_RCC_WWDG_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__WWDG_CLK_ENABLE\fP   \fB__HAL_RCC_WWDG_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__WWDG_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_WWDG_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__WWDG_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_WWDG_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__WWDG_FORCE_RESET\fP   \fB__HAL_RCC_WWDG_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__WWDG_RELEASE_RESET\fP   \fB__HAL_RCC_WWDG_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__TIM21_CLK_ENABLE\fP   __HAL_RCC_TIM21_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM21_CLK_DISABLE\fP   __HAL_RCC_TIM21_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM21_FORCE_RESET\fP   __HAL_RCC_TIM21_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM21_RELEASE_RESET\fP   __HAL_RCC_TIM21_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM21_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM21_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM21_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM21_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM22_CLK_ENABLE\fP   __HAL_RCC_TIM22_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM22_CLK_DISABLE\fP   __HAL_RCC_TIM22_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM22_FORCE_RESET\fP   __HAL_RCC_TIM22_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM22_RELEASE_RESET\fP   __HAL_RCC_TIM22_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM22_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM22_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM22_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM22_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__CRS_CLK_DISABLE\fP   __HAL_RCC_CRS_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__CRS_CLK_ENABLE\fP   __HAL_RCC_CRS_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__CRS_CLK_SLEEP_DISABLE\fP   __HAL_RCC_CRS_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__CRS_CLK_SLEEP_ENABLE\fP   __HAL_RCC_CRS_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__CRS_FORCE_RESET\fP   __HAL_RCC_CRS_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__CRS_RELEASE_RESET\fP   __HAL_RCC_CRS_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__RCC_BACKUPRESET_FORCE\fP   \fB__HAL_RCC_BACKUPRESET_FORCE\fP"
.br
.ti -1c
.RI "#define \fB__RCC_BACKUPRESET_RELEASE\fP   \fB__HAL_RCC_BACKUPRESET_RELEASE\fP"
.br
.ti -1c
.RI "#define \fB__USB_OTG_FS_FORCE_RESET\fP   __HAL_RCC_USB_OTG_FS_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__USB_OTG_FS_RELEASE_RESET\fP   __HAL_RCC_USB_OTG_FS_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__USB_OTG_FS_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__USB_OTG_FS_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__USB_OTG_HS_CLK_DISABLE\fP   __HAL_RCC_USB_OTG_HS_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USB_OTG_HS_CLK_ENABLE\fP   __HAL_RCC_USB_OTG_HS_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USB_OTG_HS_ULPI_CLK_ENABLE\fP   __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__USB_OTG_HS_ULPI_CLK_DISABLE\fP   __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM9_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_TIM9_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM9_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_TIM9_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM10_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM10_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM10_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM10_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM11_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_TIM11_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__TIM11_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_TIM11_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__ETHMACPTP_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACPTP_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACPTP_CLK_ENABLE\fP   __HAL_RCC_ETHMACPTP_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACPTP_CLK_DISABLE\fP   __HAL_RCC_ETHMACPTP_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__HASH_CLK_ENABLE\fP   __HAL_RCC_HASH_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__HASH_FORCE_RESET\fP   __HAL_RCC_HASH_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__HASH_RELEASE_RESET\fP   __HAL_RCC_HASH_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__HASH_CLK_SLEEP_ENABLE\fP   __HAL_RCC_HASH_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__HASH_CLK_SLEEP_DISABLE\fP   __HAL_RCC_HASH_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__HASH_CLK_DISABLE\fP   __HAL_RCC_HASH_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI5_CLK_ENABLE\fP   __HAL_RCC_SPI5_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI5_CLK_DISABLE\fP   __HAL_RCC_SPI5_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI5_FORCE_RESET\fP   __HAL_RCC_SPI5_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI5_RELEASE_RESET\fP   __HAL_RCC_SPI5_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI5_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SPI5_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI5_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SPI5_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI6_CLK_ENABLE\fP   __HAL_RCC_SPI6_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI6_CLK_DISABLE\fP   __HAL_RCC_SPI6_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI6_FORCE_RESET\fP   __HAL_RCC_SPI6_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI6_RELEASE_RESET\fP   __HAL_RCC_SPI6_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI6_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SPI6_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI6_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SPI6_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__LTDC_CLK_ENABLE\fP   __HAL_RCC_LTDC_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__LTDC_CLK_DISABLE\fP   __HAL_RCC_LTDC_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__LTDC_FORCE_RESET\fP   __HAL_RCC_LTDC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__LTDC_RELEASE_RESET\fP   __HAL_RCC_LTDC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__LTDC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_LTDC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMAC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMAC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACTX_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACTX_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACRX_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETHMACRX_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM12_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM12_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM12_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM12_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM13_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM13_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM13_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM13_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM14_CLK_SLEEP_ENABLE\fP   __HAL_RCC_TIM14_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM14_CLK_SLEEP_DISABLE\fP   __HAL_RCC_TIM14_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__BKPSRAM_CLK_ENABLE\fP   __HAL_RCC_BKPSRAM_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__BKPSRAM_CLK_DISABLE\fP   __HAL_RCC_BKPSRAM_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__BKPSRAM_CLK_SLEEP_ENABLE\fP   __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__BKPSRAM_CLK_SLEEP_DISABLE\fP   __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__CCMDATARAMEN_CLK_ENABLE\fP   __HAL_RCC_CCMDATARAMEN_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__CCMDATARAMEN_CLK_DISABLE\fP   __HAL_RCC_CCMDATARAMEN_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__USART6_CLK_ENABLE\fP   \fB__HAL_RCC_USART6_CLK_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART6_CLK_DISABLE\fP   \fB__HAL_RCC_USART6_CLK_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART6_FORCE_RESET\fP   \fB__HAL_RCC_USART6_FORCE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__USART6_RELEASE_RESET\fP   \fB__HAL_RCC_USART6_RELEASE_RESET\fP"
.br
.ti -1c
.RI "#define \fB__USART6_CLK_SLEEP_ENABLE\fP   \fB__HAL_RCC_USART6_CLK_SLEEP_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART6_CLK_SLEEP_DISABLE\fP   \fB__HAL_RCC_USART6_CLK_SLEEP_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__SPI4_CLK_ENABLE\fP   __HAL_RCC_SPI4_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI4_CLK_DISABLE\fP   __HAL_RCC_SPI4_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SPI4_FORCE_RESET\fP   __HAL_RCC_SPI4_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI4_RELEASE_RESET\fP   __HAL_RCC_SPI4_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SPI4_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SPI4_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__SPI4_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SPI4_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOI_CLK_ENABLE\fP   __HAL_RCC_GPIOI_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOI_CLK_DISABLE\fP   __HAL_RCC_GPIOI_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOI_FORCE_RESET\fP   __HAL_RCC_GPIOI_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOI_RELEASE_RESET\fP   __HAL_RCC_GPIOI_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOI_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOI_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOJ_CLK_ENABLE\fP   __HAL_RCC_GPIOJ_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOJ_CLK_DISABLE\fP   __HAL_RCC_GPIOJ_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOJ_FORCE_RESET\fP   __HAL_RCC_GPIOJ_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOJ_RELEASE_RESET\fP   __HAL_RCC_GPIOJ_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOJ_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOJ_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOK_CLK_ENABLE\fP   __HAL_RCC_GPIOK_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOK_CLK_DISABLE\fP   __HAL_RCC_GPIOK_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__GPIOK_RELEASE_RESET\fP   __HAL_RCC_GPIOK_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__GPIOK_CLK_SLEEP_ENABLE\fP   __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__GPIOK_CLK_SLEEP_DISABLE\fP   __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ETH_CLK_ENABLE\fP   __HAL_RCC_ETH_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ETH_CLK_DISABLE\fP   __HAL_RCC_ETH_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DCMI_CLK_ENABLE\fP   __HAL_RCC_DCMI_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__DCMI_CLK_DISABLE\fP   __HAL_RCC_DCMI_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DCMI_FORCE_RESET\fP   __HAL_RCC_DCMI_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__DCMI_RELEASE_RESET\fP   __HAL_RCC_DCMI_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DCMI_CLK_SLEEP_ENABLE\fP   __HAL_RCC_DCMI_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__DCMI_CLK_SLEEP_DISABLE\fP   __HAL_RCC_DCMI_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART7_CLK_ENABLE\fP   __HAL_RCC_UART7_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART7_CLK_DISABLE\fP   __HAL_RCC_UART7_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART7_RELEASE_RESET\fP   __HAL_RCC_UART7_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__UART7_FORCE_RESET\fP   __HAL_RCC_UART7_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__UART7_CLK_SLEEP_ENABLE\fP   __HAL_RCC_UART7_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART7_CLK_SLEEP_DISABLE\fP   __HAL_RCC_UART7_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART8_CLK_ENABLE\fP   __HAL_RCC_UART8_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART8_CLK_DISABLE\fP   __HAL_RCC_UART8_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__UART8_FORCE_RESET\fP   __HAL_RCC_UART8_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__UART8_RELEASE_RESET\fP   __HAL_RCC_UART8_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__UART8_CLK_SLEEP_ENABLE\fP   __HAL_RCC_UART8_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__UART8_CLK_SLEEP_DISABLE\fP   __HAL_RCC_UART8_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__OTGHS_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__OTGHS_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__OTGHS_FORCE_RESET\fP   __HAL_RCC_USB_OTG_HS_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__OTGHS_RELEASE_RESET\fP   __HAL_RCC_USB_OTG_HS_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__OTGHSULPI_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__OTGHSULPI_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED\fP   __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED\fP   __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHS_FORCE_RESET\fP   __HAL_RCC_USB_OTG_HS_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHS_RELEASE_RESET\fP   __HAL_RCC_USB_OTG_HS_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE\fP   __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE\fP   __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED\fP   __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED\fP   __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED"
.br
.ti -1c
.RI "#define \fB__SRAM3_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__CAN2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_CAN2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__CAN2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_CAN2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__DAC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_DAC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__DAC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_DAC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC2_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ADC2_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC2_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ADC2_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC3_CLK_SLEEP_ENABLE\fP   __HAL_RCC_ADC3_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC3_CLK_SLEEP_DISABLE\fP   __HAL_RCC_ADC3_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__FSMC_FORCE_RESET\fP   __HAL_RCC_FSMC_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__FSMC_RELEASE_RESET\fP   __HAL_RCC_FSMC_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__FSMC_CLK_SLEEP_ENABLE\fP   __HAL_RCC_FSMC_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__FSMC_CLK_SLEEP_DISABLE\fP   __HAL_RCC_FSMC_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDIO_FORCE_RESET\fP   __HAL_RCC_SDIO_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SDIO_RELEASE_RESET\fP   __HAL_RCC_SDIO_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SDIO_CLK_SLEEP_DISABLE\fP   __HAL_RCC_SDIO_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDIO_CLK_SLEEP_ENABLE\fP   __HAL_RCC_SDIO_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__DMA2D_CLK_ENABLE\fP   __HAL_RCC_DMA2D_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__DMA2D_CLK_DISABLE\fP   __HAL_RCC_DMA2D_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DMA2D_FORCE_RESET\fP   __HAL_RCC_DMA2D_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__DMA2D_RELEASE_RESET\fP   __HAL_RCC_DMA2D_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DMA2D_CLK_SLEEP_ENABLE\fP   __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__DMA2D_CLK_SLEEP_DISABLE\fP   __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGFS_FORCE_RESET\fP   __HAL_RCC_USB_OTG_FS_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_OTGFS_RELEASE_RESET\fP   __HAL_RCC_USB_OTG_FS_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC12_CLK_ENABLE\fP   __HAL_RCC_ADC12_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC12_CLK_DISABLE\fP   __HAL_RCC_ADC12_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC34_CLK_ENABLE\fP   __HAL_RCC_ADC34_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__ADC34_CLK_DISABLE\fP   __HAL_RCC_ADC34_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__DAC2_CLK_ENABLE\fP   __HAL_RCC_DAC2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__DAC2_CLK_DISABLE\fP   __HAL_RCC_DAC2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM18_CLK_ENABLE\fP   __HAL_RCC_TIM18_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM18_CLK_DISABLE\fP   __HAL_RCC_TIM18_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM19_CLK_ENABLE\fP   __HAL_RCC_TIM19_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM19_CLK_DISABLE\fP   __HAL_RCC_TIM19_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__TIM20_CLK_ENABLE\fP   __HAL_RCC_TIM20_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__TIM20_CLK_DISABLE\fP   __HAL_RCC_TIM20_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__HRTIM1_CLK_ENABLE\fP   __HAL_RCC_HRTIM1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__HRTIM1_CLK_DISABLE\fP   __HAL_RCC_HRTIM1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDADC1_CLK_ENABLE\fP   __HAL_RCC_SDADC1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SDADC2_CLK_ENABLE\fP   __HAL_RCC_SDADC2_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SDADC3_CLK_ENABLE\fP   __HAL_RCC_SDADC3_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__SDADC1_CLK_DISABLE\fP   __HAL_RCC_SDADC1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDADC2_CLK_DISABLE\fP   __HAL_RCC_SDADC2_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__SDADC3_CLK_DISABLE\fP   __HAL_RCC_SDADC3_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__ADC12_FORCE_RESET\fP   __HAL_RCC_ADC12_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC12_RELEASE_RESET\fP   __HAL_RCC_ADC12_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC34_FORCE_RESET\fP   __HAL_RCC_ADC34_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC34_RELEASE_RESET\fP   __HAL_RCC_ADC34_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__DAC2_FORCE_RESET\fP   __HAL_RCC_DAC2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__DAC2_RELEASE_RESET\fP   __HAL_RCC_DAC2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM18_FORCE_RESET\fP   __HAL_RCC_TIM18_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM18_RELEASE_RESET\fP   __HAL_RCC_TIM18_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM19_FORCE_RESET\fP   __HAL_RCC_TIM19_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM19_RELEASE_RESET\fP   __HAL_RCC_TIM19_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM20_FORCE_RESET\fP   __HAL_RCC_TIM20_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__TIM20_RELEASE_RESET\fP   __HAL_RCC_TIM20_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__HRTIM1_FORCE_RESET\fP   __HAL_RCC_HRTIM1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__HRTIM1_RELEASE_RESET\fP   __HAL_RCC_HRTIM1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SDADC1_FORCE_RESET\fP   __HAL_RCC_SDADC1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SDADC2_FORCE_RESET\fP   __HAL_RCC_SDADC2_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SDADC3_FORCE_RESET\fP   __HAL_RCC_SDADC3_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__SDADC1_RELEASE_RESET\fP   __HAL_RCC_SDADC1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SDADC2_RELEASE_RESET\fP   __HAL_RCC_SDADC2_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__SDADC3_RELEASE_RESET\fP   __HAL_RCC_SDADC3_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__ADC1_IS_CLK_ENABLED\fP   \fB__HAL_RCC_ADC1_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__ADC1_IS_CLK_DISABLED\fP   \fB__HAL_RCC_ADC1_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__ADC12_IS_CLK_ENABLED\fP   __HAL_RCC_ADC12_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__ADC12_IS_CLK_DISABLED\fP   __HAL_RCC_ADC12_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__ADC34_IS_CLK_ENABLED\fP   __HAL_RCC_ADC34_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__ADC34_IS_CLK_DISABLED\fP   __HAL_RCC_ADC34_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__CEC_IS_CLK_ENABLED\fP   __HAL_RCC_CEC_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__CEC_IS_CLK_DISABLED\fP   __HAL_RCC_CEC_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__CRC_IS_CLK_ENABLED\fP   __HAL_RCC_CRC_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__CRC_IS_CLK_DISABLED\fP   __HAL_RCC_CRC_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__DAC1_IS_CLK_ENABLED\fP   __HAL_RCC_DAC1_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__DAC1_IS_CLK_DISABLED\fP   __HAL_RCC_DAC1_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__DAC2_IS_CLK_ENABLED\fP   __HAL_RCC_DAC2_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__DAC2_IS_CLK_DISABLED\fP   __HAL_RCC_DAC2_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__DMA1_IS_CLK_ENABLED\fP   \fB__HAL_RCC_DMA1_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__DMA1_IS_CLK_DISABLED\fP   \fB__HAL_RCC_DMA1_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__DMA2_IS_CLK_ENABLED\fP   \fB__HAL_RCC_DMA2_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__DMA2_IS_CLK_DISABLED\fP   \fB__HAL_RCC_DMA2_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__FLITF_IS_CLK_ENABLED\fP   __HAL_RCC_FLITF_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__FLITF_IS_CLK_DISABLED\fP   __HAL_RCC_FLITF_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__FMC_IS_CLK_ENABLED\fP   __HAL_RCC_FMC_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__FMC_IS_CLK_DISABLED\fP   __HAL_RCC_FMC_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__GPIOA_IS_CLK_ENABLED\fP   \fB__HAL_RCC_GPIOA_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOA_IS_CLK_DISABLED\fP   \fB__HAL_RCC_GPIOA_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOB_IS_CLK_ENABLED\fP   \fB__HAL_RCC_GPIOB_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOB_IS_CLK_DISABLED\fP   \fB__HAL_RCC_GPIOB_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOC_IS_CLK_ENABLED\fP   \fB__HAL_RCC_GPIOC_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOC_IS_CLK_DISABLED\fP   \fB__HAL_RCC_GPIOC_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOD_IS_CLK_ENABLED\fP   __HAL_RCC_GPIOD_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__GPIOD_IS_CLK_DISABLED\fP   __HAL_RCC_GPIOD_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__GPIOE_IS_CLK_ENABLED\fP   __HAL_RCC_GPIOE_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__GPIOE_IS_CLK_DISABLED\fP   __HAL_RCC_GPIOE_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__GPIOF_IS_CLK_ENABLED\fP   __HAL_RCC_GPIOF_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__GPIOF_IS_CLK_DISABLED\fP   __HAL_RCC_GPIOF_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__GPIOG_IS_CLK_ENABLED\fP   __HAL_RCC_GPIOG_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__GPIOG_IS_CLK_DISABLED\fP   __HAL_RCC_GPIOG_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__GPIOH_IS_CLK_ENABLED\fP   \fB__HAL_RCC_GPIOH_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__GPIOH_IS_CLK_DISABLED\fP   \fB__HAL_RCC_GPIOH_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__HRTIM1_IS_CLK_ENABLED\fP   __HAL_RCC_HRTIM1_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__HRTIM1_IS_CLK_DISABLED\fP   __HAL_RCC_HRTIM1_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__I2C1_IS_CLK_ENABLED\fP   \fB__HAL_RCC_I2C1_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__I2C1_IS_CLK_DISABLED\fP   \fB__HAL_RCC_I2C1_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__I2C2_IS_CLK_ENABLED\fP   \fB__HAL_RCC_I2C2_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__I2C2_IS_CLK_DISABLED\fP   \fB__HAL_RCC_I2C2_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__I2C3_IS_CLK_ENABLED\fP   __HAL_RCC_I2C3_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__I2C3_IS_CLK_DISABLED\fP   __HAL_RCC_I2C3_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__PWR_IS_CLK_ENABLED\fP   \fB__HAL_RCC_PWR_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__PWR_IS_CLK_DISABLED\fP   \fB__HAL_RCC_PWR_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__SYSCFG_IS_CLK_ENABLED\fP   \fB__HAL_RCC_SYSCFG_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__SYSCFG_IS_CLK_DISABLED\fP   \fB__HAL_RCC_SYSCFG_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__SPI1_IS_CLK_ENABLED\fP   \fB__HAL_RCC_SPI1_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__SPI1_IS_CLK_DISABLED\fP   \fB__HAL_RCC_SPI1_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__SPI2_IS_CLK_ENABLED\fP   \fB__HAL_RCC_SPI2_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__SPI2_IS_CLK_DISABLED\fP   \fB__HAL_RCC_SPI2_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__SPI3_IS_CLK_ENABLED\fP   __HAL_RCC_SPI3_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__SPI3_IS_CLK_DISABLED\fP   __HAL_RCC_SPI3_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__SPI4_IS_CLK_ENABLED\fP   __HAL_RCC_SPI4_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__SPI4_IS_CLK_DISABLED\fP   __HAL_RCC_SPI4_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__SDADC1_IS_CLK_ENABLED\fP   __HAL_RCC_SDADC1_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__SDADC1_IS_CLK_DISABLED\fP   __HAL_RCC_SDADC1_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__SDADC2_IS_CLK_ENABLED\fP   __HAL_RCC_SDADC2_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__SDADC2_IS_CLK_DISABLED\fP   __HAL_RCC_SDADC2_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__SDADC3_IS_CLK_ENABLED\fP   __HAL_RCC_SDADC3_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__SDADC3_IS_CLK_DISABLED\fP   __HAL_RCC_SDADC3_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__SRAM_IS_CLK_ENABLED\fP   __HAL_RCC_SRAM_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__SRAM_IS_CLK_DISABLED\fP   __HAL_RCC_SRAM_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM1_IS_CLK_ENABLED\fP   \fB__HAL_RCC_TIM1_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__TIM1_IS_CLK_DISABLED\fP   \fB__HAL_RCC_TIM1_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__TIM2_IS_CLK_ENABLED\fP   __HAL_RCC_TIM2_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM2_IS_CLK_DISABLED\fP   __HAL_RCC_TIM2_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM3_IS_CLK_ENABLED\fP   __HAL_RCC_TIM3_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM3_IS_CLK_DISABLED\fP   __HAL_RCC_TIM3_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM4_IS_CLK_ENABLED\fP   __HAL_RCC_TIM4_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM4_IS_CLK_DISABLED\fP   __HAL_RCC_TIM4_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM5_IS_CLK_ENABLED\fP   \fB__HAL_RCC_TIM5_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__TIM5_IS_CLK_DISABLED\fP   \fB__HAL_RCC_TIM5_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__TIM6_IS_CLK_ENABLED\fP   __HAL_RCC_TIM6_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM6_IS_CLK_DISABLED\fP   __HAL_RCC_TIM6_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM7_IS_CLK_ENABLED\fP   __HAL_RCC_TIM7_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM7_IS_CLK_DISABLED\fP   __HAL_RCC_TIM7_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM8_IS_CLK_ENABLED\fP   __HAL_RCC_TIM8_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM8_IS_CLK_DISABLED\fP   __HAL_RCC_TIM8_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM12_IS_CLK_ENABLED\fP   __HAL_RCC_TIM12_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM12_IS_CLK_DISABLED\fP   __HAL_RCC_TIM12_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM13_IS_CLK_ENABLED\fP   __HAL_RCC_TIM13_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM13_IS_CLK_DISABLED\fP   __HAL_RCC_TIM13_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM14_IS_CLK_ENABLED\fP   __HAL_RCC_TIM14_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM14_IS_CLK_DISABLED\fP   __HAL_RCC_TIM14_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM15_IS_CLK_ENABLED\fP   __HAL_RCC_TIM15_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM15_IS_CLK_DISABLED\fP   __HAL_RCC_TIM15_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM16_IS_CLK_ENABLED\fP   __HAL_RCC_TIM16_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM16_IS_CLK_DISABLED\fP   __HAL_RCC_TIM16_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM17_IS_CLK_ENABLED\fP   __HAL_RCC_TIM17_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM17_IS_CLK_DISABLED\fP   __HAL_RCC_TIM17_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM18_IS_CLK_ENABLED\fP   __HAL_RCC_TIM18_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM18_IS_CLK_DISABLED\fP   __HAL_RCC_TIM18_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM19_IS_CLK_ENABLED\fP   __HAL_RCC_TIM19_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM19_IS_CLK_DISABLED\fP   __HAL_RCC_TIM19_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TIM20_IS_CLK_ENABLED\fP   __HAL_RCC_TIM20_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TIM20_IS_CLK_DISABLED\fP   __HAL_RCC_TIM20_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__TSC_IS_CLK_ENABLED\fP   __HAL_RCC_TSC_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__TSC_IS_CLK_DISABLED\fP   __HAL_RCC_TSC_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__UART4_IS_CLK_ENABLED\fP   __HAL_RCC_UART4_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__UART4_IS_CLK_DISABLED\fP   __HAL_RCC_UART4_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__UART5_IS_CLK_ENABLED\fP   __HAL_RCC_UART5_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__UART5_IS_CLK_DISABLED\fP   __HAL_RCC_UART5_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__USART1_IS_CLK_ENABLED\fP   \fB__HAL_RCC_USART1_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__USART1_IS_CLK_DISABLED\fP   \fB__HAL_RCC_USART1_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__USART2_IS_CLK_ENABLED\fP   \fB__HAL_RCC_USART2_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__USART2_IS_CLK_DISABLED\fP   \fB__HAL_RCC_USART2_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__USART3_IS_CLK_ENABLED\fP   __HAL_RCC_USART3_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__USART3_IS_CLK_DISABLED\fP   __HAL_RCC_USART3_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__USB_IS_CLK_ENABLED\fP   __HAL_RCC_USB_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__USB_IS_CLK_DISABLED\fP   __HAL_RCC_USB_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__WWDG_IS_CLK_ENABLED\fP   \fB__HAL_RCC_WWDG_IS_CLK_ENABLED\fP"
.br
.ti -1c
.RI "#define \fB__WWDG_IS_CLK_DISABLED\fP   \fB__HAL_RCC_WWDG_IS_CLK_DISABLED\fP"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_I2SCLK\fP   __HAL_RCC_I2S_CONFIG"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_I2SCLK_CONFIG\fP   __HAL_RCC_I2S_CONFIG"
.br
.ti -1c
.RI "#define \fB__RCC_PLLSRC\fP   RCC_GET_PLL_OSCSOURCE"
.br
.ti -1c
.RI "#define \fBIS_RCC_MSIRANGE\fP   IS_RCC_MSI_CLOCK_RANGE"
.br
.ti -1c
.RI "#define \fBIS_RCC_RTCCLK_SOURCE\fP   \fBIS_RCC_RTCCLKSOURCE\fP"
.br
.ti -1c
.RI "#define \fBIS_RCC_SYSCLK_DIV\fP   \fBIS_RCC_HCLK\fP"
.br
.ti -1c
.RI "#define \fBIS_RCC_HCLK_DIV\fP   \fBIS_RCC_PCLK\fP"
.br
.ti -1c
.RI "#define \fBIS_RCC_PERIPHCLK\fP   IS_RCC_PERIPHCLOCK"
.br
.ti -1c
.RI "#define \fBRCC_IT_HSI14\fP   RCC_IT_HSI14RDY"
.br
.ti -1c
.RI "#define \fBRCC_IT_CSSLSE\fP   RCC_IT_LSECSS"
.br
.ti -1c
.RI "#define \fBRCC_IT_CSSHSE\fP   \fBRCC_IT_CSS\fP"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_3\fP   RCC_PLL_MUL3"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_4\fP   RCC_PLL_MUL4"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_6\fP   RCC_PLL_MUL6"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_8\fP   RCC_PLL_MUL8"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_12\fP   RCC_PLL_MUL12"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_16\fP   RCC_PLL_MUL16"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_24\fP   RCC_PLL_MUL24"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_32\fP   RCC_PLL_MUL32"
.br
.ti -1c
.RI "#define \fBRCC_PLLMUL_48\fP   RCC_PLL_MUL48"
.br
.ti -1c
.RI "#define \fBRCC_PLLDIV_2\fP   RCC_PLL_DIV2"
.br
.ti -1c
.RI "#define \fBRCC_PLLDIV_3\fP   RCC_PLL_DIV3"
.br
.ti -1c
.RI "#define \fBRCC_PLLDIV_4\fP   RCC_PLL_DIV4"
.br
.ti -1c
.RI "#define \fBIS_RCC_MCOSOURCE\fP   \fBIS_RCC_MCO1SOURCE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_MCO_CONFIG\fP   \fB__HAL_RCC_MCO1_CONFIG\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCO_NODIV\fP   \fBRCC_MCODIV_1\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV1\fP   \fBRCC_MCODIV_1\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV2\fP   \fBRCC_MCODIV_2\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV4\fP   \fBRCC_MCODIV_4\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV8\fP   RCC_MCODIV_8"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV16\fP   RCC_MCODIV_16"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV32\fP   RCC_MCODIV_32"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV64\fP   RCC_MCODIV_64"
.br
.ti -1c
.RI "#define \fBRCC_MCO_DIV128\fP   RCC_MCODIV_128"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_NONE\fP   RCC_MCO1SOURCE_NOCLOCK"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_LSI\fP   RCC_MCO1SOURCE_LSI"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_LSE\fP   \fBRCC_MCO1SOURCE_LSE\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_SYSCLK\fP   RCC_MCO1SOURCE_SYSCLK"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_HSI\fP   \fBRCC_MCO1SOURCE_HSI\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_HSI14\fP   RCC_MCO1SOURCE_HSI14"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_HSI48\fP   RCC_MCO1SOURCE_HSI48"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_HSE\fP   \fBRCC_MCO1SOURCE_HSE\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_PLLCLK_DIV1\fP   \fBRCC_MCO1SOURCE_PLLCLK\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_PLLCLK_NODIV\fP   \fBRCC_MCO1SOURCE_PLLCLK\fP"
.br
.ti -1c
.RI "#define \fBRCC_MCOSOURCE_PLLCLK_DIV2\fP   RCC_MCO1SOURCE_PLLCLK_DIV2"
.br
.ti -1c
.RI "#define \fBRCC_RTCCLKSOURCE_NONE\fP   \fBRCC_RTCCLKSOURCE_NO_CLK\fP"
.br
.ti -1c
.RI "#define \fBRCC_USBCLK_PLLSAI1\fP   RCC_USBCLKSOURCE_PLLSAI1"
.br
.ti -1c
.RI "#define \fBRCC_USBCLK_PLL\fP   RCC_USBCLKSOURCE_PLL"
.br
.ti -1c
.RI "#define \fBRCC_USBCLK_MSI\fP   RCC_USBCLKSOURCE_MSI"
.br
.ti -1c
.RI "#define \fBRCC_USBCLKSOURCE_PLLCLK\fP   RCC_USBCLKSOURCE_PLL"
.br
.ti -1c
.RI "#define \fBRCC_USBPLLCLK_DIV1\fP   RCC_USBCLKSOURCE_PLL"
.br
.ti -1c
.RI "#define \fBRCC_USBPLLCLK_DIV1_5\fP   RCC_USBCLKSOURCE_PLL_DIV1_5"
.br
.ti -1c
.RI "#define \fBRCC_USBPLLCLK_DIV2\fP   RCC_USBCLKSOURCE_PLL_DIV2"
.br
.ti -1c
.RI "#define \fBRCC_USBPLLCLK_DIV3\fP   RCC_USBCLKSOURCE_PLL_DIV3"
.br
.ti -1c
.RI "#define \fBHSION_BitNumber\fP   \fBRCC_HSION_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBHSION_BITNUMBER\fP   \fBRCC_HSION_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBHSEON_BitNumber\fP   RCC_HSEON_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBHSEON_BITNUMBER\fP   RCC_HSEON_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBMSION_BITNUMBER\fP   RCC_MSION_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBCSSON_BitNumber\fP   \fBRCC_CSSON_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBCSSON_BITNUMBER\fP   \fBRCC_CSSON_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBPLLON_BitNumber\fP   \fBRCC_PLLON_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBPLLON_BITNUMBER\fP   \fBRCC_PLLON_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBPLLI2SON_BitNumber\fP   RCC_PLLI2SON_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBI2SSRC_BitNumber\fP   RCC_I2SSRC_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBRTCEN_BitNumber\fP   \fBRCC_RTCEN_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBRTCEN_BITNUMBER\fP   \fBRCC_RTCEN_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBBDRST_BitNumber\fP   \fBRCC_BDRST_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBBDRST_BITNUMBER\fP   \fBRCC_BDRST_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBRTCRST_BITNUMBER\fP   RCC_RTCRST_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBLSION_BitNumber\fP   \fBRCC_LSION_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBLSION_BITNUMBER\fP   \fBRCC_LSION_BIT_NUMBER\fP"
.br
.ti -1c
.RI "#define \fBLSEON_BitNumber\fP   RCC_LSEON_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBLSEON_BITNUMBER\fP   RCC_LSEON_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBLSEBYP_BITNUMBER\fP   RCC_LSEBYP_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBPLLSAION_BitNumber\fP   RCC_PLLSAION_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBTIMPRE_BitNumber\fP   RCC_TIMPRE_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBRMVF_BitNumber\fP   RCC_RMVF_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBRMVF_BITNUMBER\fP   RCC_RMVF_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBRCC_CR2_HSI14TRIM_BitNumber\fP   RCC_HSI14TRIM_BIT_NUMBER"
.br
.ti -1c
.RI "#define \fBCR_BYTE2_ADDRESS\fP   \fBRCC_CR_BYTE2_ADDRESS\fP"
.br
.ti -1c
.RI "#define \fBCIR_BYTE1_ADDRESS\fP   \fBRCC_CIR_BYTE1_ADDRESS\fP"
.br
.ti -1c
.RI "#define \fBCIR_BYTE2_ADDRESS\fP   \fBRCC_CIR_BYTE2_ADDRESS\fP"
.br
.ti -1c
.RI "#define \fBBDCR_BYTE0_ADDRESS\fP   \fBRCC_BDCR_BYTE0_ADDRESS\fP"
.br
.ti -1c
.RI "#define \fBDBP_TIMEOUT_VALUE\fP   \fBRCC_DBP_TIMEOUT_VALUE\fP"
.br
.ti -1c
.RI "#define \fBLSE_TIMEOUT_VALUE\fP   \fBRCC_LSE_TIMEOUT_VALUE\fP"
.br
.ti -1c
.RI "#define \fBCR_HSION_BB\fP   \fBRCC_CR_HSION_BB\fP"
.br
.ti -1c
.RI "#define \fBCR_CSSON_BB\fP   \fBRCC_CR_CSSON_BB\fP"
.br
.ti -1c
.RI "#define \fBCR_PLLON_BB\fP   \fBRCC_CR_PLLON_BB\fP"
.br
.ti -1c
.RI "#define \fBCR_PLLI2SON_BB\fP   RCC_CR_PLLI2SON_BB"
.br
.ti -1c
.RI "#define \fBCR_MSION_BB\fP   RCC_CR_MSION_BB"
.br
.ti -1c
.RI "#define \fBCSR_LSION_BB\fP   \fBRCC_CSR_LSION_BB\fP"
.br
.ti -1c
.RI "#define \fBCSR_LSEON_BB\fP   RCC_CSR_LSEON_BB"
.br
.ti -1c
.RI "#define \fBCSR_LSEBYP_BB\fP   RCC_CSR_LSEBYP_BB"
.br
.ti -1c
.RI "#define \fBCSR_RTCEN_BB\fP   RCC_CSR_RTCEN_BB"
.br
.ti -1c
.RI "#define \fBCSR_RTCRST_BB\fP   RCC_CSR_RTCRST_BB"
.br
.ti -1c
.RI "#define \fBCFGR_I2SSRC_BB\fP   RCC_CFGR_I2SSRC_BB"
.br
.ti -1c
.RI "#define \fBBDCR_RTCEN_BB\fP   \fBRCC_BDCR_RTCEN_BB\fP"
.br
.ti -1c
.RI "#define \fBBDCR_BDRST_BB\fP   \fBRCC_BDCR_BDRST_BB\fP"
.br
.ti -1c
.RI "#define \fBCR_HSEON_BB\fP   RCC_CR_HSEON_BB"
.br
.ti -1c
.RI "#define \fBCSR_RMVF_BB\fP   RCC_CSR_RMVF_BB"
.br
.ti -1c
.RI "#define \fBCR_PLLSAION_BB\fP   RCC_CR_PLLSAION_BB"
.br
.ti -1c
.RI "#define \fBDCKCFGR_TIMPRE_BB\fP   RCC_DCKCFGR_TIMPRE_BB"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER\fP   __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER\fP   __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB\fP   __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB\fP   __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_CRS_CALCULATE_RELOADVALUE\fP   __HAL_RCC_CRS_RELOADVALUE_CALCULATE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_GET_IT_SOURCE\fP   \fB__HAL_RCC_GET_IT\fP"
.br
.ti -1c
.RI "#define \fBRCC_CRS_SYNCWARM\fP   RCC_CRS_SYNCWARN"
.br
.ti -1c
.RI "#define \fBRCC_CRS_TRIMOV\fP   RCC_CRS_TRIMOVF"
.br
.ti -1c
.RI "#define \fBRCC_PERIPHCLK_CK48\fP   RCC_PERIPHCLK_CLK48"
.br
.ti -1c
.RI "#define \fBRCC_CK48CLKSOURCE_PLLQ\fP   RCC_CLK48CLKSOURCE_PLLQ"
.br
.ti -1c
.RI "#define \fBRCC_CK48CLKSOURCE_PLLSAIP\fP   RCC_CLK48CLKSOURCE_PLLSAIP"
.br
.ti -1c
.RI "#define \fBRCC_CK48CLKSOURCE_PLLI2SQ\fP   RCC_CLK48CLKSOURCE_PLLI2SQ"
.br
.ti -1c
.RI "#define \fBIS_RCC_CK48CLKSOURCE\fP   IS_RCC_CLK48CLKSOURCE"
.br
.ti -1c
.RI "#define \fBRCC_SDIOCLKSOURCE_CK48\fP   RCC_SDIOCLKSOURCE_CLK48"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_CLK_ENABLE\fP   __HAL_RCC_DFSDM1_CLK_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_CLK_DISABLE\fP   __HAL_RCC_DFSDM1_CLK_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_IS_CLK_ENABLED\fP   __HAL_RCC_DFSDM1_IS_CLK_ENABLED"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_IS_CLK_DISABLED\fP   __HAL_RCC_DFSDM1_IS_CLK_DISABLED"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_FORCE_RESET\fP   __HAL_RCC_DFSDM1_FORCE_RESET"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_RELEASE_RESET\fP   __HAL_RCC_DFSDM1_RELEASE_RESET"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE\fP   __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE\fP   __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED\fP   __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED\fP   __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED"
.br
.ti -1c
.RI "#define \fBDfsdmClockSelection\fP   Dfsdm1ClockSelection"
.br
.ti -1c
.RI "#define \fBRCC_PERIPHCLK_DFSDM\fP   RCC_PERIPHCLK_DFSDM1"
.br
.ti -1c
.RI "#define \fBRCC_DFSDMCLKSOURCE_PCLK\fP   RCC_DFSDM1CLKSOURCE_PCLK2"
.br
.ti -1c
.RI "#define \fBRCC_DFSDMCLKSOURCE_SYSCLK\fP   RCC_DFSDM1CLKSOURCE_SYSCLK"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_DFSDM_CONFIG\fP   __HAL_RCC_DFSDM1_CONFIG"
.br
.ti -1c
.RI "#define \fB__HAL_RCC_GET_DFSDM_SOURCE\fP   __HAL_RCC_GET_DFSDM1_SOURCE"
.br
.ti -1c
.RI "#define \fBRCC_DFSDM1CLKSOURCE_PCLK\fP   RCC_DFSDM1CLKSOURCE_PCLK2"
.br
.ti -1c
.RI "#define \fBRCC_SWPMI1CLKSOURCE_PCLK\fP   RCC_SWPMI1CLKSOURCE_PCLK1"
.br
.ti -1c
.RI "#define \fBRCC_LPTIM1CLKSOURCE_PCLK\fP   RCC_LPTIM1CLKSOURCE_PCLK1"
.br
.ti -1c
.RI "#define \fBRCC_LPTIM2CLKSOURCE_PCLK\fP   RCC_LPTIM2CLKSOURCE_PCLK1"
.br
.ti -1c
.RI "#define \fBRCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1\fP   RCC_DFSDM1AUDIOCLKSOURCE_I2S1"
.br
.ti -1c
.RI "#define \fBRCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2\fP   RCC_DFSDM1AUDIOCLKSOURCE_I2S2"
.br
.ti -1c
.RI "#define \fBRCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1\fP   RCC_DFSDM2AUDIOCLKSOURCE_I2S1"
.br
.ti -1c
.RI "#define \fBRCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2\fP   RCC_DFSDM2AUDIOCLKSOURCE_I2S2"
.br
.ti -1c
.RI "#define \fBRCC_DFSDM1CLKSOURCE_APB2\fP   RCC_DFSDM1CLKSOURCE_PCLK2"
.br
.ti -1c
.RI "#define \fBRCC_DFSDM2CLKSOURCE_APB2\fP   RCC_DFSDM2CLKSOURCE_PCLK2"
.br
.ti -1c
.RI "#define \fBRCC_FMPI2C1CLKSOURCE_APB\fP   RCC_FMPI2C1CLKSOURCE_PCLK1"
.br
.ti -1c
.RI "#define \fBHAL_RNG_ReadyCallback\fP(__HANDLE__)   HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit)"
.br
.ti -1c
.RI "#define \fB__HAL_RTC_CLEAR_FLAG\fP   \fB__HAL_RTC_EXTI_CLEAR_FLAG\fP"
.br
.ti -1c
.RI "#define \fB__HAL_RTC_DISABLE_IT\fP   \fB__HAL_RTC_EXTI_DISABLE_IT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_RTC_ENABLE_IT\fP   \fB__HAL_RTC_EXTI_ENABLE_IT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_RTC_EXTI_CLEAR_FLAG\fP(__EXTI_LINE__)"
.br
.ti -1c
.RI "#define \fB__HAL_RTC_EXTI_ENABLE_IT\fP(__EXTI_LINE__)"
.br
.ti -1c
.RI "#define \fB__HAL_RTC_EXTI_DISABLE_IT\fP(__EXTI_LINE__)"
.br
.ti -1c
.RI "#define \fB__HAL_RTC_EXTI_GET_FLAG\fP(__EXTI_LINE__)"
.br
.ti -1c
.RI "#define \fB__HAL_RTC_EXTI_GENERATE_SWIT\fP(__EXTI_LINE__)"
.br
.ti -1c
.RI "#define \fBIS_ALARM\fP   \fBIS_RTC_ALARM\fP"
.br
.ti -1c
.RI "#define \fBIS_ALARM_MASK\fP   \fBIS_RTC_ALARM_MASK\fP"
.br
.ti -1c
.RI "#define \fBIS_TAMPER\fP   \fBIS_RTC_TAMPER\fP"
.br
.ti -1c
.RI "#define \fBIS_TAMPER_ERASE_MODE\fP   IS_RTC_TAMPER_ERASE_MODE"
.br
.ti -1c
.RI "#define \fBIS_TAMPER_FILTER\fP   \fBIS_RTC_TAMPER_FILTER\fP"
.br
.ti -1c
.RI "#define \fBIS_TAMPER_INTERRUPT\fP   IS_RTC_TAMPER_INTERRUPT"
.br
.ti -1c
.RI "#define \fBIS_TAMPER_MASKFLAG_STATE\fP   IS_RTC_TAMPER_MASKFLAG_STATE"
.br
.ti -1c
.RI "#define \fBIS_TAMPER_PRECHARGE_DURATION\fP   \fBIS_RTC_TAMPER_PRECHARGE_DURATION\fP"
.br
.ti -1c
.RI "#define \fBIS_TAMPER_PULLUP_STATE\fP   \fBIS_RTC_TAMPER_PULLUP_STATE\fP"
.br
.ti -1c
.RI "#define \fBIS_TAMPER_SAMPLING_FREQ\fP   \fBIS_RTC_TAMPER_SAMPLING_FREQ\fP"
.br
.ti -1c
.RI "#define \fBIS_TAMPER_TIMESTAMPONTAMPER_DETECTION\fP   \fBIS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION\fP"
.br
.ti -1c
.RI "#define \fBIS_TAMPER_TRIGGER\fP   \fBIS_RTC_TAMPER_TRIGGER\fP"
.br
.ti -1c
.RI "#define \fBIS_WAKEUP_CLOCK\fP   \fBIS_RTC_WAKEUP_CLOCK\fP"
.br
.ti -1c
.RI "#define \fBIS_WAKEUP_COUNTER\fP   \fBIS_RTC_WAKEUP_COUNTER\fP"
.br
.ti -1c
.RI "#define \fB__RTC_WRITEPROTECTION_ENABLE\fP   \fB__HAL_RTC_WRITEPROTECTION_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__RTC_WRITEPROTECTION_DISABLE\fP   \fB__HAL_RTC_WRITEPROTECTION_DISABLE\fP"
.br
.ti -1c
.RI "#define \fBSD_OCR_CID_CSD_OVERWRIETE\fP   SD_OCR_CID_CSD_OVERWRITE"
.br
.ti -1c
.RI "#define \fBSD_CMD_SD_APP_STAUS\fP   SD_CMD_SD_APP_STATUS"
.br
.ti -1c
.RI "#define \fB__SMARTCARD_ENABLE_IT\fP   \fB__HAL_SMARTCARD_ENABLE_IT\fP"
.br
.ti -1c
.RI "#define \fB__SMARTCARD_DISABLE_IT\fP   \fB__HAL_SMARTCARD_DISABLE_IT\fP"
.br
.ti -1c
.RI "#define \fB__SMARTCARD_ENABLE\fP   \fB__HAL_SMARTCARD_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__SMARTCARD_DISABLE\fP   \fB__HAL_SMARTCARD_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__SMARTCARD_DMA_REQUEST_ENABLE\fP   \fB__HAL_SMARTCARD_DMA_REQUEST_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__SMARTCARD_DMA_REQUEST_DISABLE\fP   \fB__HAL_SMARTCARD_DMA_REQUEST_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_SMARTCARD_GETCLOCKSOURCE\fP   SMARTCARD_GETCLOCKSOURCE"
.br
.ti -1c
.RI "#define \fB__SMARTCARD_GETCLOCKSOURCE\fP   SMARTCARD_GETCLOCKSOURCE"
.br
.ti -1c
.RI "#define \fBIS_SMARTCARD_ONEBIT_SAMPLING\fP   IS_SMARTCARD_ONE_BIT_SAMPLE"
.br
.ti -1c
.RI "#define \fB__HAL_SMBUS_RESET_CR1\fP   SMBUS_RESET_CR1"
.br
.ti -1c
.RI "#define \fB__HAL_SMBUS_RESET_CR2\fP   SMBUS_RESET_CR2"
.br
.ti -1c
.RI "#define \fB__HAL_SMBUS_GENERATE_START\fP   SMBUS_GENERATE_START"
.br
.ti -1c
.RI "#define \fB__HAL_SMBUS_GET_ADDR_MATCH\fP   SMBUS_GET_ADDR_MATCH"
.br
.ti -1c
.RI "#define \fB__HAL_SMBUS_GET_DIR\fP   SMBUS_GET_DIR"
.br
.ti -1c
.RI "#define \fB__HAL_SMBUS_GET_STOP_MODE\fP   SMBUS_GET_STOP_MODE"
.br
.ti -1c
.RI "#define \fB__HAL_SMBUS_GET_PEC_MODE\fP   \fBSMBUS_GET_PEC_MODE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_SMBUS_GET_ALERT_ENABLED\fP   SMBUS_GET_ALERT_ENABLED"
.br
.ti -1c
.RI "#define \fB__HAL_SPI_1LINE_TX\fP   \fBSPI_1LINE_TX\fP"
.br
.ti -1c
.RI "#define \fB__HAL_SPI_1LINE_RX\fP   \fBSPI_1LINE_RX\fP"
.br
.ti -1c
.RI "#define \fB__HAL_SPI_RESET_CRC\fP   \fBSPI_RESET_CRC\fP"
.br
.ti -1c
.RI "#define \fB__HAL_UART_GETCLOCKSOURCE\fP   UART_GETCLOCKSOURCE"
.br
.ti -1c
.RI "#define \fB__HAL_UART_MASK_COMPUTATION\fP   UART_MASK_COMPUTATION"
.br
.ti -1c
.RI "#define \fB__UART_GETCLOCKSOURCE\fP   UART_GETCLOCKSOURCE"
.br
.ti -1c
.RI "#define \fB__UART_MASK_COMPUTATION\fP   UART_MASK_COMPUTATION"
.br
.ti -1c
.RI "#define \fBIS_UART_WAKEUPMETHODE\fP   \fBIS_UART_WAKEUPMETHOD\fP"
.br
.ti -1c
.RI "#define \fBIS_UART_ONEBIT_SAMPLE\fP   IS_UART_ONE_BIT_SAMPLE"
.br
.ti -1c
.RI "#define \fBIS_UART_ONEBIT_SAMPLING\fP   IS_UART_ONE_BIT_SAMPLE"
.br
.ti -1c
.RI "#define \fB__USART_ENABLE_IT\fP   \fB__HAL_USART_ENABLE_IT\fP"
.br
.ti -1c
.RI "#define \fB__USART_DISABLE_IT\fP   \fB__HAL_USART_DISABLE_IT\fP"
.br
.ti -1c
.RI "#define \fB__USART_ENABLE\fP   \fB__HAL_USART_ENABLE\fP"
.br
.ti -1c
.RI "#define \fB__USART_DISABLE\fP   \fB__HAL_USART_DISABLE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_USART_GETCLOCKSOURCE\fP   USART_GETCLOCKSOURCE"
.br
.ti -1c
.RI "#define \fB__USART_GETCLOCKSOURCE\fP   USART_GETCLOCKSOURCE"
.br
.ti -1c
.RI "#define \fBUSB_EXTI_LINE_WAKEUP\fP   USB_WAKEUP_EXTI_LINE"
.br
.ti -1c
.RI "#define \fBUSB_FS_EXTI_TRIGGER_RISING_EDGE\fP   USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE"
.br
.ti -1c
.RI "#define \fBUSB_FS_EXTI_TRIGGER_FALLING_EDGE\fP   USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE"
.br
.ti -1c
.RI "#define \fBUSB_FS_EXTI_TRIGGER_BOTH_EDGE\fP   USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE"
.br
.ti -1c
.RI "#define \fBUSB_FS_EXTI_LINE_WAKEUP\fP   USB_OTG_FS_WAKEUP_EXTI_LINE"
.br
.ti -1c
.RI "#define \fBUSB_HS_EXTI_TRIGGER_RISING_EDGE\fP   USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE"
.br
.ti -1c
.RI "#define \fBUSB_HS_EXTI_TRIGGER_FALLING_EDGE\fP   USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE"
.br
.ti -1c
.RI "#define \fBUSB_HS_EXTI_TRIGGER_BOTH_EDGE\fP   USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE"
.br
.ti -1c
.RI "#define \fBUSB_HS_EXTI_LINE_WAKEUP\fP   USB_OTG_HS_WAKEUP_EXTI_LINE"
.br
.ti -1c
.RI "#define \fB__HAL_USB_EXTI_ENABLE_IT\fP   __HAL_USB_WAKEUP_EXTI_ENABLE_IT"
.br
.ti -1c
.RI "#define \fB__HAL_USB_EXTI_DISABLE_IT\fP   __HAL_USB_WAKEUP_EXTI_DISABLE_IT"
.br
.ti -1c
.RI "#define \fB__HAL_USB_EXTI_GET_FLAG\fP   __HAL_USB_WAKEUP_EXTI_GET_FLAG"
.br
.ti -1c
.RI "#define \fB__HAL_USB_EXTI_CLEAR_FLAG\fP   __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG"
.br
.ti -1c
.RI "#define \fB__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER\fP   __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE"
.br
.ti -1c
.RI "#define \fB__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER\fP   __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE"
.br
.ti -1c
.RI "#define \fB__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER\fP   __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE"
.br
.ti -1c
.RI "#define \fB__HAL_USB_FS_EXTI_ENABLE_IT\fP   __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT"
.br
.ti -1c
.RI "#define \fB__HAL_USB_FS_EXTI_DISABLE_IT\fP   __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT"
.br
.ti -1c
.RI "#define \fB__HAL_USB_FS_EXTI_GET_FLAG\fP   __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG"
.br
.ti -1c
.RI "#define \fB__HAL_USB_FS_EXTI_CLEAR_FLAG\fP   __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG"
.br
.ti -1c
.RI "#define \fB__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER\fP   __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE"
.br
.ti -1c
.RI "#define \fB__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER\fP   __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE"
.br
.ti -1c
.RI "#define \fB__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER\fP   __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE"
.br
.ti -1c
.RI "#define \fB__HAL_USB_FS_EXTI_GENERATE_SWIT\fP   __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT"
.br
.ti -1c
.RI "#define \fB__HAL_USB_HS_EXTI_ENABLE_IT\fP   __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT"
.br
.ti -1c
.RI "#define \fB__HAL_USB_HS_EXTI_DISABLE_IT\fP   __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT"
.br
.ti -1c
.RI "#define \fB__HAL_USB_HS_EXTI_GET_FLAG\fP   __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG"
.br
.ti -1c
.RI "#define \fB__HAL_USB_HS_EXTI_CLEAR_FLAG\fP   __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG"
.br
.ti -1c
.RI "#define \fB__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER\fP   __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE"
.br
.ti -1c
.RI "#define \fB__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER\fP   __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE"
.br
.ti -1c
.RI "#define \fB__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER\fP   __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE"
.br
.ti -1c
.RI "#define \fB__HAL_USB_HS_EXTI_GENERATE_SWIT\fP   __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT"
.br
.ti -1c
.RI "#define \fBHAL_PCD_ActiveRemoteWakeup\fP   HAL_PCD_ActivateRemoteWakeup"
.br
.ti -1c
.RI "#define \fBHAL_PCD_DeActiveRemoteWakeup\fP   HAL_PCD_DeActivateRemoteWakeup"
.br
.ti -1c
.RI "#define \fBHAL_PCD_SetTxFiFo\fP   HAL_PCDEx_SetTxFiFo"
.br
.ti -1c
.RI "#define \fBHAL_PCD_SetRxFiFo\fP   HAL_PCDEx_SetRxFiFo"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_SetICPrescalerValue\fP   \fBTIM_SET_ICPRESCALERVALUE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_ResetICPrescalerValue\fP   \fBTIM_RESET_ICPRESCALERVALUE\fP"
.br
.ti -1c
.RI "#define \fBTIM_GET_ITSTATUS\fP   \fB__HAL_TIM_GET_IT_SOURCE\fP"
.br
.ti -1c
.RI "#define \fBTIM_GET_CLEAR_IT\fP   \fB__HAL_TIM_CLEAR_IT\fP"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_GET_ITSTATUS\fP   \fB__HAL_TIM_GET_IT_SOURCE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_DIRECTION_STATUS\fP   \fB__HAL_TIM_IS_TIM_COUNTING_DOWN\fP"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_PRESCALER\fP   \fB__HAL_TIM_SET_PRESCALER\fP"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_SetCounter\fP   \fB__HAL_TIM_SET_COUNTER\fP"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_GetCounter\fP   \fB__HAL_TIM_GET_COUNTER\fP"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_SetAutoreload\fP   \fB__HAL_TIM_SET_AUTORELOAD\fP"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_GetAutoreload\fP   \fB__HAL_TIM_GET_AUTORELOAD\fP"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_SetClockDivision\fP   \fB__HAL_TIM_SET_CLOCKDIVISION\fP"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_GetClockDivision\fP   \fB__HAL_TIM_GET_CLOCKDIVISION\fP"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_SetICPrescaler\fP   \fB__HAL_TIM_SET_ICPRESCALER\fP"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_GetICPrescaler\fP   \fB__HAL_TIM_GET_ICPRESCALER\fP"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_SetCompare\fP   \fB__HAL_TIM_SET_COMPARE\fP"
.br
.ti -1c
.RI "#define \fB__HAL_TIM_GetCompare\fP   \fB__HAL_TIM_GET_COMPARE\fP"
.br
.ti -1c
.RI "#define \fBTIM_BREAKINPUTSOURCE_DFSDM\fP   TIM_BREAKINPUTSOURCE_DFSDM1"
.br
.ti -1c
.RI "#define \fB__HAL_ETH_EXTI_ENABLE_IT\fP   __HAL_ETH_WAKEUP_EXTI_ENABLE_IT"
.br
.ti -1c
.RI "#define \fB__HAL_ETH_EXTI_DISABLE_IT\fP   __HAL_ETH_WAKEUP_EXTI_DISABLE_IT"
.br
.ti -1c
.RI "#define \fB__HAL_ETH_EXTI_GET_FLAG\fP   __HAL_ETH_WAKEUP_EXTI_GET_FLAG"
.br
.ti -1c
.RI "#define \fB__HAL_ETH_EXTI_CLEAR_FLAG\fP   __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG"
.br
.ti -1c
.RI "#define \fB__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER\fP   __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER"
.br
.ti -1c
.RI "#define \fB__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER\fP   __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER"
.br
.ti -1c
.RI "#define \fB__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER\fP   __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER"
.br
.ti -1c
.RI "#define \fBETH_PROMISCIOUSMODE_ENABLE\fP   ETH_PROMISCUOUS_MODE_ENABLE"
.br
.ti -1c
.RI "#define \fBETH_PROMISCIOUSMODE_DISABLE\fP   ETH_PROMISCUOUS_MODE_DISABLE"
.br
.ti -1c
.RI "#define \fBIS_ETH_PROMISCIOUS_MODE\fP   IS_ETH_PROMISCUOUS_MODE"
.br
.ti -1c
.RI "#define \fB__HAL_LTDC_LAYER\fP   LTDC_LAYER"
.br
.ti -1c
.RI "#define \fB__HAL_LTDC_RELOAD_CONFIG\fP   __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG"
.br
.ti -1c
.RI "#define \fBSAI_OUTPUTDRIVE_DISABLED\fP   SAI_OUTPUTDRIVE_DISABLE"
.br
.ti -1c
.RI "#define \fBSAI_OUTPUTDRIVE_ENABLED\fP   SAI_OUTPUTDRIVE_ENABLE"
.br
.ti -1c
.RI "#define \fBSAI_MASTERDIVIDER_ENABLED\fP   SAI_MASTERDIVIDER_ENABLE"
.br
.ti -1c
.RI "#define \fBSAI_MASTERDIVIDER_DISABLED\fP   SAI_MASTERDIVIDER_DISABLE"
.br
.ti -1c
.RI "#define \fBSAI_STREOMODE\fP   SAI_STEREOMODE"
.br
.ti -1c
.RI "#define \fBSAI_FIFOStatus_Empty\fP   SAI_FIFOSTATUS_EMPTY"
.br
.ti -1c
.RI "#define \fBSAI_FIFOStatus_Less1QuarterFull\fP   SAI_FIFOSTATUS_LESS1QUARTERFULL"
.br
.ti -1c
.RI "#define \fBSAI_FIFOStatus_1QuarterFull\fP   SAI_FIFOSTATUS_1QUARTERFULL"
.br
.ti -1c
.RI "#define \fBSAI_FIFOStatus_HalfFull\fP   SAI_FIFOSTATUS_HALFFULL"
.br
.ti -1c
.RI "#define \fBSAI_FIFOStatus_3QuartersFull\fP   SAI_FIFOSTATUS_3QUARTERFULL"
.br
.ti -1c
.RI "#define \fBSAI_FIFOStatus_Full\fP   SAI_FIFOSTATUS_FULL"
.br
.ti -1c
.RI "#define \fBIS_SAI_BLOCK_MONO_STREO_MODE\fP   IS_SAI_BLOCK_MONO_STEREO_MODE"
.br
.ti -1c
.RI "#define \fBSAI_SYNCHRONOUS_EXT\fP   SAI_SYNCHRONOUS_EXT_SAI1"
.br
.ti -1c
.RI "#define \fBSAI_SYNCEXT_IN_ENABLE\fP   SAI_SYNCEXT_OUTBLOCKA_ENABLE"
.br
.in -1c
.SH "详细描述"
.PP 
This file contains aliases definition for the STM32Cube HAL constants macros and functions maintained for legacy purpose\&. 


.PP
\fB作者\fP
.RS 4
MCD Application Team 
.RE
.PP
\fB注意\fP
.RS 4
.RE
.PP
.SS "(C) Copyright (c) 2018 STMicroelectronics\&. All rights reserved\&."
.PP
This software component is licensed by ST under BSD 3-Clause license, the 'License'; You may not use this file except in compliance with the License\&. You may obtain a copy of the License at: opensource\&.org/licenses/BSD-3-Clause 
.PP
在文件 \fBstm32_hal_legacy\&.h\fP 中定义\&.
.SH "作者"
.PP 
由 Doyxgen 通过分析 STM32F4_HAL 的 源代码自动生成\&.
