SIM             = icarus
WAVE            = True
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/gcd_top.sv
TOPLEVEL        = gcd_top
MODULE          = test_gcd_top
PYTHONPATH      = /src
HASH            = 1-rtl-design-for-greatest-common-divisor-gcd-computation