{"Source Block": ["oh/xilibs/hdl/fifo_async_104x16.v@43:53@HdlStmAssign", "   wire [AW-1:0]   wr_addr;\n\n   reg \t\t   valid;\n   \n   \n   assign wr_vec[DW/8-1:0] = {(DW/8){wr_en}};\n\n\n   //Valid data at output\n   always @ (posedge rd_clk or posedge rd_rst)\n     if(rd_rst)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[48, "   assign wr_vec[DW/8-1:0] = {(DW/8){wr_en}};\n"]], "Add": []}}