#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 21 16:04:27 2022
# Process ID: 18516
# Current directory: D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/dft/xsim_script.tcl}
# Log file: D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/xsim.log
# Journal file: D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog\xsim.jou
# Running On: DESKTOP-DR3I53C, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 34137 MB
#-----------------------------------------------------------
source xsim.dir/dft/xsim_script.tcl
# xsim {dft} -view {{dft_dataflow_ana.wcfg}} -tclbatch {dft.tcl} -protoinst {dft.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file dft.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dft_top/AESL_inst_dft//AESL_inst_dft_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dft_top/AESL_inst_dft/Loop_VITIS_LOOP_16_1_proc_U0/Loop_VITIS_LOOP_16_1_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dft_top/AESL_inst_dft/Loop_VITIS_LOOP_21_2_proc_U0/Loop_VITIS_LOOP_21_2_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dft_top/AESL_inst_dft/Loop_VITIS_LOOP_21_2_proc_U0/grp_Loop_VITIS_LOOP_21_2_proc_Pipeline_VITIS_LOOP_21_2_fu_2072/grp_Loop_VITIS_LOOP_21_2_proc_Pipeline_VITIS_LOOP_21_2_fu_2072_activity
Time resolution is 1 ps
open_wave_config dft_dataflow_ana.wcfg
WARNING: Simulation object /apatb_dft_top/AESL_inst_dft/Loop_VITIS_LOOP_21_2_proc_U0/cos_coefficients_table_address0 was not found in the design.
WARNING: Simulation object /apatb_dft_top/AESL_inst_dft/Loop_VITIS_LOOP_21_2_proc_U0/cos_coefficients_table_q0 was not found in the design.
WARNING: Simulation object /apatb_dft_top/AESL_inst_dft/Loop_VITIS_LOOP_21_2_proc_U0/cos_coefficients_table_ce0 was not found in the design.
WARNING: Simulation object /apatb_dft_top/AESL_inst_dft/Loop_VITIS_LOOP_21_2_proc_U0/sin_coefficients_table_address0 was not found in the design.
WARNING: Simulation object /apatb_dft_top/AESL_inst_dft/Loop_VITIS_LOOP_21_2_proc_U0/sin_coefficients_table_q0 was not found in the design.
WARNING: Simulation object /apatb_dft_top/AESL_inst_dft/Loop_VITIS_LOOP_21_2_proc_U0/sin_coefficients_table_ce0 was not found in the design.
source dft.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinoutgroup]
## add_wave /apatb_dft_top/AESL_inst_dft/imag_output_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/imag_output_q1 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/imag_output_d1 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/imag_output_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/imag_output_address1 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/imag_output_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/imag_output_q0 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/imag_output_d0 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/imag_output_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/imag_output_address0 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_output_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_output_q1 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_output_d1 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_output_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_output_address1 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_output_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_output_q0 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_output_d0 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_output_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_output_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_dft_top/AESL_inst_dft/real_sample_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_sample_q1 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_sample_d1 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_sample_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_sample_address1 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_sample_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_sample_q0 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_sample_d0 -into $return_group -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_sample_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/AESL_inst_dft/real_sample_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_dft_top/AESL_inst_dft/ap_start -into $blocksiggroup
## add_wave /apatb_dft_top/AESL_inst_dft/ap_done -into $blocksiggroup
## add_wave /apatb_dft_top/AESL_inst_dft/ap_ready -into $blocksiggroup
## add_wave /apatb_dft_top/AESL_inst_dft/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_dft_top/AESL_inst_dft/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_dft_top/AESL_inst_dft/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_dft_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_dft_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dft_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dft_top/LENGTH_real_sample -into $tb_portdepth_group -radix hex
## add_wave /apatb_dft_top/LENGTH_imag_sample -into $tb_portdepth_group -radix hex
## add_wave /apatb_dft_top/LENGTH_real_output -into $tb_portdepth_group -radix hex
## add_wave /apatb_dft_top/LENGTH_imag_output -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinoutgroup]
## add_wave /apatb_dft_top/imag_output_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/imag_output_q1 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/imag_output_d1 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/imag_output_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/imag_output_address1 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/imag_output_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/imag_output_q0 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/imag_output_d0 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/imag_output_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/imag_output_address0 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/real_output_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/real_output_q1 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/real_output_d1 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/real_output_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/real_output_address1 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/real_output_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/real_output_q0 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/real_output_d0 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/real_output_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/real_output_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_dft_top/real_sample_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/real_sample_q1 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/real_sample_d1 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/real_sample_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/real_sample_address1 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/real_sample_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/real_sample_q0 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/real_sample_d0 -into $tb_return_group -radix hex
## add_wave /apatb_dft_top/real_sample_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_dft_top/real_sample_address0 -into $tb_return_group -radix hex
## save_wave_config dft.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "18145000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 18205 ns : File "D:/1111HLS/LabB/dft_256/dft_256_v2/dataflow_1/sim/verilog/dft.autotb.v" Line 397
run: Time (s): cpu = 00:00:08 ; elapsed = 00:01:46 . Memory (MB): peak = 1246.738 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 828404 KB (Peak: 828404 KB), Simulation CPU Usage: 107514 ms
INFO: [Common 17-206] Exiting xsim at Fri Oct 21 16:06:18 2022...
