#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May  7 22:55:18 2019
# Process ID: 7912
# Current directory: C:/konkurs/vivado_projekty/czysty_tor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent212 C:\konkurs\vivado_projekty\czysty_tor\mainVideoProcessing_Zybo-Z20.xpr
# Log file: C:/konkurs/vivado_projekty/czysty_tor/vivado.log
# Journal file: C:/konkurs/vivado_projekty/czysty_tor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.xpr
open_bd_design {C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/mainBlockDesign.bd}
update_compile_order -fileset sources_1
open_bd_design {C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/mainBlockDesign.bd}
set_property  ip_repo_paths  {c:/konkurs/2018.2_IP/vivado-library c:/konkurs/IP_repo/vivado-library c:/konkurs/IP_repo/bbox21 c:/konkurs/IP_repo/rgb2ycbcr c:/konkurs/PYRAMID_TRACKER C:/konkurs/IP_repo/split_sw} [current_project]
update_ip_catalog
startgroup
set_property -dict [list CONFIG.CONST_VAL {860}] [get_bd_cells xlconstant_1]
endgroup
startgroup
set_property -dict [list CONFIG.CONST_VAL {540}] [get_bd_cells xlconstant_2]
endgroup
create_bd_cell -type ip -vlnv nsn-intra.net:user:deconcat:1.0 deconcat_0
set_property location {2 281 360} [get_bd_cells deconcat_0]
startgroup
create_bd_port -dir I -from 3 -to 0 sw
connect_bd_net [get_bd_pins /deconcat_0/SW] [get_bd_ports sw]
endgroup
create_bd_port -dir I -from 3 -to 0 led
delete_bd_objs [get_bd_ports led]
create_bd_port -dir O -from 3 -to 0 led
set_property location {2088 304} [get_bd_ports led]
connect_bd_net [get_bd_ports led] [get_bd_ports sw]
delete_bd_objs [get_bd_nets xlconstant_3_dout]
delete_bd_objs [get_bd_nets xlconstant_4_dout]
connect_bd_net [get_bd_pins deconcat_0/SW0] [get_bd_pins klt_pyramid_tracker_0/reset]
delete_bd_objs [get_bd_nets deconcat_0_SW0]
connect_bd_net [get_bd_pins deconcat_0/SW0] [get_bd_pins klt_pyramid_tracker_0/enable]
connect_bd_net [get_bd_pins deconcat_0/SW1] [get_bd_pins klt_pyramid_tracker_0/reset]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.preset {Default}] [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run mainBlockDesign_xlconstant_0_1_synth_1
reset_run mainBlockDesign_xlconstant_0_2_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file mkdir C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.sdk
file copy -force C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.runs/impl_1/mainBlockDesign_wrapper.sysdef C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.sdk/mainBlockDesign_wrapper.hdf

open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.runs/impl_1/mainBlockDesign_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.runs/impl_1/mainBlockDesign_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
launch_sdk -workspace C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.sdk -hwspec C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.sdk/mainBlockDesign_wrapper.hdf
open_bd_design {C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/mainBlockDesign.bd}
set_property  ip_repo_paths  {c:/konkurs/2018.2_IP/vivado-library c:/konkurs/IP_repo/vivado-library c:/konkurs/IP_repo/bbox21 c:/konkurs/IP_repo/rgb2ycbcr c:/konkurs/PYRAMID_TRACKER c:/konkurs/IP_repo/split_sw C:/konkurs/IP_repo/hsize_counter} [current_project]
update_ip_catalog
create_bd_cell -type ip -vlnv nsn-intra.net:user:hsize_counter:1.0 hsize_counter_0
connect_bd_net [get_bd_pins hsize_counter_0/clk] [get_bd_pins dvi2rgb_0/PixelClk]
connect_bd_net [get_bd_pins hsize_counter_0/de] [get_bd_pins dvi2rgb_0/vid_pVDE]
connect_bd_net [get_bd_pins hsize_counter_0/hsync] [get_bd_pins dvi2rgb_0/vid_pHSync]
connect_bd_net [get_bd_pins hsize_counter_0/vsync] [get_bd_pins dvi2rgb_0/vid_pVSync]
open_project C:/konkurs/vivado_projekty/tor_wizyjny/tor_wizyjny.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace C:/konkurs/vivado_projekty/tor_wizyjny/tor_wizyjny.sdk -hwspec C:/konkurs/vivado_projekty/tor_wizyjny/tor_wizyjny.sdk/design_1_wrapper.hdf
current_project mainVideoProcessing_Zybo-Z20
save_bd_design
set_property  ip_repo_paths  {c:/konkurs/2018.2_IP/vivado-library c:/konkurs/IP_repo/vivado-library c:/konkurs/IP_repo/bbox21 c:/konkurs/IP_repo/rgb2ycbcr c:/konkurs/PYRAMID_TRACKER c:/konkurs/IP_repo/split_sw c:/konkurs/IP_repo/hsize_counter C:/konkurs/IP_repo/parameter_register} [current_project]
update_ip_catalog
create_bd_cell -type ip -vlnv user.org:user:parameter_register:1.0 parameter_register_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/parameter_register_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins parameter_register_0/S00_AXI]
regenerate_bd_layout
connect_bd_net [get_bd_pins parameter_register_0/x] [get_bd_pins klt_pyramid_tracker_0/point_x0_L0]
connect_bd_net [get_bd_pins parameter_register_0/y] [get_bd_pins klt_pyramid_tracker_0/point_y0_L0]
connect_bd_net [get_bd_ports sw] [get_bd_pins parameter_register_0/sw]
ipx::edit_ip_in_project -upgrade true -name parameter_register_v1_0_project -directory C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.tmp/parameter_register_v1_0_project c:/konkurs/IP_repo/parameter_register/parameter_register_1.0/component.xml
update_compile_order -fileset sources_1
current_project mainVideoProcessing_Zybo-Z20
current_project parameter_register_v1_0_project
close_project
current_project mainVideoProcessing_Zybo-Z20
startgroup
connect_bd_net -net max [get_bd_pins hsize_counter_0/max]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {max }]
endgroup
startgroup
connect_bd_net -net uppx_L0 [get_bd_pins klt_pyramid_tracker_0/uppx_L0]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {uppx_L0 }]
endgroup
startgroup
connect_bd_net -net centerpx_L0 [get_bd_pins klt_pyramid_tracker_0/centerpx_L0]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {centerpx_L0 }]
endgroup
startgroup
connect_bd_net -net downpx_L0 [get_bd_pins klt_pyramid_tracker_0/downpx_L0]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {downpx_L0 }]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets max] {PROBE_TYPE "Data and Trigger" CLK_SRC "/dvi2rgb_0/PixelClk" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets uppx_L0] {PROBE_TYPE "Data and Trigger" CLK_SRC "/dvi2rgb_0/PixelClk" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets centerpx_L0] {PROBE_TYPE "Data and Trigger" CLK_SRC "/dvi2rgb_0/PixelClk" SYSTEM_ILA "Auto" } \
                                                          [get_bd_nets downpx_L0] {PROBE_TYPE "Data and Trigger" CLK_SRC "/dvi2rgb_0/PixelClk" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
report_ip_status -name ip_status 
reset_target all [get_files  C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/mainBlockDesign.bd]
export_ip_user_files -of_objects  [get_files  C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/mainBlockDesign.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.srcs/sources_1/bd/mainBlockDesign/mainBlockDesign.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property PROBES.FILE {C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.runs/impl_1/mainBlockDesign_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.runs/impl_1/mainBlockDesign_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/konkurs/vivado_projekty/czysty_tor/mainVideoProcessing_Zybo-Z20.runs/impl_1/mainBlockDesign_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_project
