[View]
Entity=PipelinedCPU_tb
Architecture=tb
TopLevelType=1
[file:.\src\ALU.vhd]
Enabled=1
[file:.\src\ALU_tb.vhd]
Enabled=1
[file:.\src\RegisterFile.vhd]
Enabled=1
[file:.\src\RegisterFile_tb.vhd]
Enabled=1
[file:.\src\ProgramCounter.vhd]
Enabled=1
[file:.\src\ProgramCounter_tb.vhd]
Enabled=1
[file:.\src\InstructionBuffer.vhd]
Enabled=1
[file:.\src\InstructionBuffer_tb.vhd]
Enabled=1
[file:.\src\InstructionFetchUnit.vhd]
Enabled=1
[file:.\src\InstructionFetchUnit_tb.vhd]
Enabled=1
[file:.\src\IF-ID-Reg.vhd]
Enabled=1
[file:.\src\InstructionFetchDecodeReg.vhd]
Enabled=1
[file:.\src\Control.vhd]
Enabled=1
[file:.\src\InstructionDecodeExecuteReg.vhd]
Enabled=1
[file:.\src\ALURegisterDecoder.vhd]
Enabled=1
[file:.\src\ExecuteWriteBackReg.vhd]
Enabled=1
[file:.\src\forwardingUnit.vhd]
Enabled=1
[file:.\src\PipelinedCPU.vhd]
Enabled=1
[file:.\src\PipelinedCPU_tb.vhd]
Enabled=1
[file:.\src\InstructionFetchDecodeReg_tb.vhd]
Enabled=1
[file:.\src\PipelinedCPU.bde]
Enabled=1
[file:.\compile\PipelinedCPUGenerated.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\PipelinedCPU.vhd]
Generated=TRUE
Enabled=1
