var classSinglePortRamPrimitive =
[
    [ "SinglePortRamPrimitive.mapping", "classSinglePortRamPrimitive_1_1mapping.html", null ],
    [ "SinglePortRamPrimitive.rtl", "classSinglePortRamPrimitive_1_1rtl.html", "classSinglePortRamPrimitive_1_1rtl" ],
    [ "TPD_G", "classSinglePortRamPrimitive.html#a67a837684e4f18c2d236ac1d053b419b", null ],
    [ "XIL_DEVICE_G", "classSinglePortRamPrimitive.html#a786202484c38d94223779f0149e41a73", null ],
    [ "DEPTH_G", "classSinglePortRamPrimitive.html#ae16c60eba29a5fe0960038835d8cc28a", null ],
    [ "WIDTH_G", "classSinglePortRamPrimitive.html#a1eea49dac25124171b7f577852354f6e", null ],
    [ "clk", "classSinglePortRamPrimitive.html#a35cb17d745b556998a2f6598d0c44d03", null ],
    [ "we", "classSinglePortRamPrimitive.html#a780f0f4bc311ad06dd027eaee77e7c90", null ],
    [ "addr", "classSinglePortRamPrimitive.html#a406406eef1bd2f314a1ed5abdf63f0b1", null ],
    [ "din", "classSinglePortRamPrimitive.html#a97eedb197354a42f6149bd4d9c55a8a1", null ],
    [ "dout", "classSinglePortRamPrimitive.html#a442e00c8328998fb6ac117aa682309be", null ],
    [ "ieee", "classSinglePortRamPrimitive.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classSinglePortRamPrimitive.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "surf", "classSinglePortRamPrimitive.html#acabf3ea45bb9ea54f778c194fc238b6d", null ],
    [ "StdRtlPkg", "classSinglePortRamPrimitive.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "UNISIM", "classSinglePortRamPrimitive.html#afd13b50585152f6756d196bf3f1c52ac", null ],
    [ "VComponents", "classSinglePortRamPrimitive.html#a0b4e29910fa9741df9382cff5f62bbdb", null ]
];