/*
 * Copyright (C) 2014 Faraday, Inc. (www.faraday-tech.com)
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
 /dts-v1/;

#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	model = "gc1610";
	compatible = "arm,faraday-soc-gc1610","faraday-soc-v8";
	u-boot,dm-pre-reloc;
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;
	
	aliases {
		serial0 = &uart0;
		spi0 = &spi0;
	};
	
	cpus {
		#address-cells = <2>;
		#size-cells = <0>;
		
		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53", "arm,armv8";
			clock-frequency = <25000000>;
			reg = <0x0 0x000>;
			enable-method = "spin-table";
		};
	/*
		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53","arm,armv8";
			clock-frequency = <8000000>;
			reg = <0x0 0x001>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x206004>;
			cpu-magic-addr = <0x0 0x206000>;
		};
	*/
	};
	
	memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x10000000>;
	};
	
	gic: interrupt-controller@00400000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		interrupt-controller;
		#redistributor-regions = <1>;
		redistributor-stride = <0x0 0x40000>;	
		reg = <0 0x400000 0 0x40000>,    /* GICD */
		      <0 0x440000 0 0x40000>,   /* GICR */
		      <0x0 0x3f000000 0x0 0x2000>,  /* GICC */			  
/*		      <0x0 0x500000 0x0 0x2000>,  *//* GICC */
		      <0x0 0x510000 0x0 0x1000>,  /* GICH */
		      <0x0 0x520000 0x0 0x20000>; /* GICV */	
	};
	
    timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(0xff)|IRQ_TYPE_LEVEL_LOW)>,
		             <GIC_PPI 14 (GIC_CPU_MASK_RAW(0xff)|IRQ_TYPE_LEVEL_LOW)>,
		             <GIC_PPI 11 (GIC_CPU_MASK_RAW(0xff)|IRQ_TYPE_LEVEL_LOW)>,
		             <GIC_PPI 10 (GIC_CPU_MASK_RAW(0xff)|IRQ_TYPE_LEVEL_LOW)>;
		clock-frequency = <50000000>;
		status = "okay";
	};

	chosen {
		bootargs = "mem=256M console=ttyS0,38400 earlycon=uart8250,mmio32,0x20700000";
		stdout-path = &uart0;
		tick-timer = &timer0;
	};
	
    clocks {
		compatible = "faraday,gc6-clk";
		
		osc0: osc0-12mhz {
			#clock-cells = <0>;
			compatible = "gc6,osc0";
			clock-frequency = <12000000>;
			clock-output-names = "osc0";
		};
		
		audio: audio-12288khz {
			#clock-cells = <0>;
			compatible = "gc6,audio";
			clock-frequency = <12288000>;
			clock-output-names = "audio";
		};
		
		pll0: pll0 {
			#clock-cells = <0>;
			compatible = "gc6,pll0";
			clock-div = <4>;
			clock-output-names = "pll0";
			clocks = <&osc0>;
		};
		
		pll1: pll1 {
			#clock-cells = <0>;
			compatible = "gc6,pll1";
			clock-div = <6>;
			clock-output-names = "pll1";
			clocks = <&osc0>;
		};
		
		pll2: pll2 {
			#clock-cells = <0>;
			compatible = "gc6,pll2";
			clock-div = <8>;
			clock-output-names = "pll2";
			clocks = <&osc0>;
		};
		
		pll3: pll3 {
			#clock-cells = <0>;
			compatible = "gc6,pll3";
			clock-div = <6>;
			clock-output-names = "pll3";
			clocks = <&osc0>;
		};
		
		pll3_div2: pll3_div2 {
			#clock-cells = <0>;
			compatible = "gc6,pll3_div2";
			clock-mult = <1>;
			clock-div = <2>;
			clock-output-names = "pll3_div2";
			clocks = <&pll3>;
		};
		
		cpu: cpu {
			#clock-cells = <0>;
			compatible = "gc6,cpu";
			clock-mult = <1>;
			clock-div = <1>;
			clock-output-names = "cpu";
			clocks = <&osc0>, <&pll0>;
		};
		
		ddrmclk: ddrmclk {
			#clock-cells = <0>;
			compatible = "gc6,ddrmclk";
			clock-mult = <1>;
			clock-div = <1>;
			clock-output-names = "ddrmclk";
			clocks = <&aclk_div2>, <&pll3>;
		};
		
		axi: axi {
			#clock-cells = <0>;
			compatible = "gc6,axi";
			clock-mult = <1>;
			clock-div = <1>;
			clock-output-names = "axi";
			clocks = <&pll1>;
		};
		
		aclk: aclk {
			#clock-cells = <0>;
			compatible = "gc6,aclk";
			clock-mult = <1>;
			clock-div = <1>;
			clock-output-names = "aclk";
			clocks = <&pll1>;
		};
		
		aclk_div2: aclk_div2 {
			#clock-cells = <0>;
			compatible = "gc6,aclk_div2";
			clock-output-names = "aclk_div2";
			clock-mult = <1>;
			clock-div = <2>;
			clocks = <&aclk>;
		};
		
		ahb: ahb {
			#clock-cells = <0>;
			compatible = "gc6,ahb";
			clock-mult = <1>;
			clock-div = <4>;
			clock-output-names = "ahb";
			clocks = <&pll1>;
		};
		
		hclk: hclk {
			#clock-cells = <0>;
			compatible = "gc6,hclk";
			clock-mult = <1>;
			clock-div = <4>;
			clock-output-names = "hclk";
			clocks = <&pll1>;
		};
		
		apb: apb {
			#clock-cells = <0>;
			compatible = "gc6,apb";
			clock-mult = <1>;
			clock-div = <8>;
			clock-output-names = "APB";
			clocks = <&pll1>;
		};
		
		pclk: pclk {
			#clock-cells = <0>;
			compatible = "gc6,pclk";
			clock-mult = <1>;
			clock-div = <8>;
			clock-output-names = "pclk";
			clocks = <&pll1>;
		};
		
		sdclk: sdclk {
			#clock-cells = <0>;
			compatible = "gc6,sdclk";
			clock-mult = <1>;
			clock-div = <2>;
			clock-output-names = "sdclk";
			clocks = <&aclk_div2>;
		};
		
		spiclk: spiclk {
			#clock-cells = <0>;
			compatible = "gc6,spiclk";
			clock-mult = <1>;
			clock-div = <1>;
			clock-output-names = "spiclk";
			clocks = <&hclk>;
		};
		
		sspclk: sspclk {
			#clock-cells = <0>;
			compatible = "gc6,sspclk";
			clock-mult = <1>;
			clock-div = <1>;
			clock-output-names = "sspclk";
			clocks = <&hclk>;
		};
		
		sspclk_i2s: sspclk_i2s {
			#clock-cells = <0>;
			compatible = "gc6,sspclk_i2s";
			clock-mult = <1>;
			clock-div = <1>;
			clock-output-names = "sspclk_i2s";
			clocks = <&audio>;
		};
		
		gmacclk: gmacclk {
			#clock-cells = <0>;
			compatible = "gc6,gmacclk";
			clock-mult = <1>;
			clock-div = <1>;
			clock-output-names = "gmacclk";
			clocks = <&hclk>;
		};
		
		lcclk: lcclk {
			#clock-cells = <0>;
			compatible = "gc6,lcclk";
			clock-output-names = "lcclk";
			clock-mult = <1>;
			clock-div = <3>;
			clocks = <&pll2>;
		};
	};
	
	soc{
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

		timer0: timer@20200000 {
			compatible = "faraday,ftpwmtmr010-timer";
			reg = <0x0 0x20200000 0x0 0x1000>;
			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
		};
		
		uart0: uart@20700000 {
			//compatible = "of_serial,ns16550_serial", "ns16550";
			compatible = "of_serial", "ns16550a","of_serial,ns16550_serial", "ns16550";
			clock-frequency = <12500000>;
			reg = <0x0 0x20700000 0x0 0x1000>;
			reg-offset = <0>;
			reg-shift = <2>;
			reg-io-width = <4>;
			no-loopback-test;
			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
		};
	/*	
		sd0: sd@24300000 {
			compatible = "faraday,ftsdc021-sdhci";
			interrupt-parent = <&gic>;
			reg = <0x24300000 0x1000>;
			interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
			bus-width = <4>;
			status = "okay";
		};
		
		sd1: sd@24400000 {
			compatible = "faraday,ftsdc021-sdhci";
			interrupt-parent = <&gic>;
			reg = <0x24400000 0x1000>;
			interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
			bus-width = <4>;
			status = "disabled";
		};
	*/	
		spi0: spi@00300000 {
			compatible = "faraday,ftspi020_spi";
			interrupt-parent = <&gic>;
			reg = <0x0 0x00300000 0x0 0x200>;
			interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
			num-cs = <4>;
			cs = <0>;
			max_hz = <20000000>;
			status = "okay";
			
			#address-cells = <1>;
			#size-cells = <0>;
			spi0_flash0: spi0_flash0@0 {
				compatible = "en25qh256";
				#address-cells = <1>;
				#size-cells = <1>;
				spi-max-frequency = <50000000>;
				reg = <0>;
				
				spi0_flash0@00000000 {
					label = "spi0_flash0";
					reg = <0x0 0x100000>;
				};
			};
		};
		
		i2c0: i2c@20a00000 {
			compatible = "faraday,fti2c010-i2c";
			interrupt-parent = <&gic>;
			dev_id = <0>;
			reg = <0x0 0x20a00000 0x0 0x1000>;
			clock-frequency = <400000>;
			status = "okay";
		};
		
		i2c1: i2c@20b00000 {
			compatible = "faraday,fti2c010-i2c";
			interrupt-parent = <&gic>;
			dev_id = <1>;
			reg = <0x0 0x20b00000 0x0 0x1000>;
			clock-frequency = <400000>;
			status = "okay";
		};
	};
};
