Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Dec  6 10:51:53 2024
| Host         : eecs-digital-10 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.909     -153.375                     65                 2441       -0.626      -23.798                     67                 2441        2.000        0.000                       0                   699  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 5.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clk_camera_cw_fast   {0.000 2.500}        5.000           200.000         
  clk_xc_cw_fast       {0.000 20.000}       40.000          25.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100_cw_fast                                                                                                                                                        3.000        0.000                       0                     3  
    clk_pixel_cw_hdmi        7.062        0.000                      0                 1917       -0.016       -0.028                      2                 1917        6.234        0.000                       0                   483  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clk_camera_cw_fast         0.174        0.000                      0                  459        0.170        0.000                      0                  459        2.000        0.000                       0                   204  
  clk_xc_cw_fast                                                                                                                                                        37.845        0.000                       0                     2  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_camera_cw_fast  clk_pixel_cw_hdmi        -2.909     -153.375                     65                   65       -0.626      -23.770                     65                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        7.062ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.016ns,  Total Violation       -0.028ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 mt/mask_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_m/light_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.898ns (31.099%)  route 4.205ns (68.901%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.083ns = ( 11.385 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.735    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.654    -5.919 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.713    -4.206    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -4.110 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.893    -2.217    wizard_hdmi/clk_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.009    -6.226 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        2.018    -4.208    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.112 r  wizard_hdmi/clkout1_buf/O
                         net (fo=481, estimated)      1.713    -2.399    mt/clk_pixel
    SLICE_X72Y89         FDRE                                         r  mt/mask_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y89         FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  mt/mask_out_reg/Q
                         net (fo=22, estimated)       0.819    -1.124    com_m/mask
    SLICE_X64Y90         LUT3 (Prop_lut3_I2_O)        0.124    -1.000 r  com_m/sum_y[3]_i_4/O
                         net (fo=1, routed)           0.000    -1.000    com_m/sum_y[3]_i_4_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    -0.360 r  com_m/sum_y_reg[3]_i_1/O[3]
                         net (fo=2, estimated)        0.852     0.492    com_m/sum_y_reg[3]_i_1_n_4
    SLICE_X63Y90         LUT4 (Prop_lut4_I1_O)        0.306     0.798 r  com_m/light_i_11/O
                         net (fo=1, estimated)        1.192     1.990    com_m/light_i_11_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I3_O)        0.124     2.114 r  com_m/light_i_4/O
                         net (fo=1, estimated)        0.781     2.895    com_m/light_i_4_n_0
    SLICE_X66Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.019 r  com_m/light_i_2/O
                         net (fo=1, estimated)        0.561     3.580    com_m/light_i_2_n_0
    SLICE_X68Y94         LUT5 (Prop_lut5_I0_O)        0.124     3.704 r  com_m/light_i_1/O
                         net (fo=1, routed)           0.000     3.704    com_m/light_i_1_n_0
    SLICE_X68Y94         FDRE                                         r  com_m/light_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.070    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.915     8.154 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.627     9.782    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     9.873 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.766    11.639    wizard_hdmi/clk_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.774     7.864 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917     9.782    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.873 r  wizard_hdmi/clkout1_buf/O
                         net (fo=481, estimated)      1.512    11.385    com_m/clk_pixel
    SLICE_X68Y94         FDRE                                         r  com_m/light_reg/C
                         clock pessimism             -0.438    10.947    
                         clock uncertainty           -0.210    10.737    
    SLICE_X68Y94         FDRE (Setup_fdre_C_D)        0.029    10.766    com_m/light_reg
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                  7.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.016ns  (arrival time - required time)
  Source:                 camera_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.563%)  route 0.215ns (60.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.176ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.778    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.590    -1.812 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.722    -1.090    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        0.669    -0.395    wizard_hdmi/clk_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.546    -1.941 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.851    -1.090    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.064 r  wizard_hdmi/clkout1_buf/O
                         net (fo=481, estimated)      0.558    -0.506    clk_pixel
    SLICE_X65Y79         FDRE                                         r  camera_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  camera_mem_reg[11]/Q
                         net (fo=15, estimated)       0.215    -0.150    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y15         RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.993    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.904    -1.911 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.760    -1.151    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        0.941    -0.181    wizard_hdmi/clk_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.866    -2.047 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895    -1.152    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.123 r  wizard_hdmi/clkout1_buf/O
                         net (fo=481, estimated)      0.868    -0.254    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.176    -0.430    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.134    frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                 -0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.468      9.584      DSP48_X2Y37      rgbtoycrcb_m/cbg_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X67Y80     addra_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X67Y80     addra_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_cw_fast
  To Clock:  clk_camera_cw_fast

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 registers/BRAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crw/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 1.530ns (31.670%)  route 3.301ns (68.330%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 2.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.443ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.735    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.654    -5.919 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.713    -4.206    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.110 r  wizard_migcam/clkout3_buf/O
                         net (fo=202, estimated)      1.667    -2.443    registers/clk_camera
    RAMB18_X0Y44         RAMB18E1                                     r  registers/BRAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.882    -1.561 r  registers/BRAM_reg/DOADO[15]
                         net (fo=2, estimated)        0.998    -0.563    registers/bram_dout[15]
    SLICE_X9Y109         LUT4 (Prop_lut4_I0_O)        0.124    -0.439 r  registers/FSM_onehot_state[5]_i_7/O
                         net (fo=1, estimated)        0.393    -0.046    registers/FSM_onehot_state[5]_i_7_n_0
    SLICE_X7Y109         LUT5 (Prop_lut5_I4_O)        0.124     0.078 r  registers/FSM_onehot_state[5]_i_6/O
                         net (fo=1, estimated)        0.480     0.558    registers/FSM_onehot_state[5]_i_6_n_0
    SLICE_X7Y109         LUT6 (Prop_lut6_I5_O)        0.124     0.682 r  registers/FSM_onehot_state[5]_i_4/O
                         net (fo=1, estimated)        0.539     1.221    registers/FSM_onehot_state[5]_i_4_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I5_O)        0.124     1.345 f  registers/FSM_onehot_state[5]_i_2/O
                         net (fo=2, estimated)        0.891     2.236    crw/sccb_c/FSM_onehot_state_reg[1]_0
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.152     2.388 r  crw/sccb_c/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     2.388    crw/state__0[5]
    SLICE_X7Y110         FDRE                                         r  crw/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190     7.602    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.915    -0.314 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.627     1.314    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.405 r  wizard_migcam/clkout3_buf/O
                         net (fo=202, estimated)      1.584     2.989    crw/clk_camera
    SLICE_X7Y110         FDRE                                         r  crw/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.435     2.554    
                         clock uncertainty           -0.067     2.487    
    SLICE_X7Y110         FDRE (Setup_fdre_C_D)        0.075     2.562    crw/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          2.562    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                  0.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 crw/bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            registers/BRAM_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_camera_cw_fast rise@0.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.820%)  route 0.248ns (60.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.778    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.590    -1.812 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.722    -1.090    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  wizard_migcam/clkout3_buf/O
                         net (fo=202, estimated)      0.566    -0.498    crw/clk_camera
    SLICE_X8Y110         FDRE                                         r  crw/bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  crw/bram_addr_reg[3]/Q
                         net (fo=2, estimated)        0.248    -0.086    registers/ADDRARDADDR[3]
    RAMB18_X0Y44         RAMB18E1                                     r  registers/BRAM_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.993    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.904    -1.911 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.760    -1.151    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  wizard_migcam/clkout3_buf/O
                         net (fo=202, estimated)      0.879    -0.242    registers/clk_camera
    RAMB18_X0Y44         RAMB18E1                                     r  registers/BRAM_reg/CLKBWRCLK
                         clock pessimism             -0.198    -0.440    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.257    registers/BRAM_reg
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_camera_cw_fast
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y44    registers/BRAM_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  wizard_migcam/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X62Y83    cam_hsync_buf_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X62Y83    cam_hsync_buf_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_xc_cw_fast
  To Clock:  clk_xc_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_xc_cw_fast
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  wizard_migcam/clkout4_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  wizard_migcam/plle2_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  wizard_migcam/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_cw_fast
  To Clock:  clk_pixel_cw_hdmi

Setup :           65  Failing Endpoints,  Worst Slack       -2.909ns,  Total Violation     -153.375ns
Hold  :           65  Failing Endpoints,  Worst Slack       -0.626ns,  Total Violation      -23.770ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.909ns  (required time - arrival time)
  Source:                 nolabel_line114/pixel_valid_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            addra_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.017ns  (clk_pixel_cw_hdmi rise@835.017ns - clk_camera_cw_fast rise@835.000ns)
  Data Path Delay:        1.997ns  (logic 0.580ns (29.044%)  route 1.417ns (70.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 832.921 - 835.017 ) 
    Source Clock Delay      (SCD):    -2.495ns = ( 832.505 - 835.000 ) 
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                    835.000   835.000 r  
    E3                                                0.000   835.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   835.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   836.482 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253   837.735    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.654   829.081 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.713   830.794    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   830.890 r  wizard_migcam/clkout3_buf/O
                         net (fo=202, estimated)      1.615   832.505    nolabel_line114/clk_camera
    SLICE_X63Y77         FDRE                                         r  nolabel_line114/pixel_valid_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.456   832.961 r  nolabel_line114/pixel_valid_out_reg/Q
                         net (fo=2, estimated)        0.825   833.786    nolabel_line114/camera_valid
    SLICE_X62Y79         LUT5 (Prop_lut5_I0_O)        0.124   833.910 r  nolabel_line114/valid_camera_mem_i_1/O
                         net (fo=33, estimated)       0.592   834.502    addra0
    SLICE_X63Y79         FDRE                                         r  addra_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                    835.017   835.017 r  
    E3                                                0.000   835.017 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   835.017    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   836.428 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190   837.618    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.915   829.703 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.627   831.330    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   831.421 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.766   833.187    wizard_hdmi/clk_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.774   829.413 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.917   831.330    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   831.421 r  wizard_hdmi/clkout1_buf/O
                         net (fo=481, estimated)      1.500   832.921    clk_pixel
    SLICE_X63Y79         FDRE                                         r  addra_reg[10]/C
                         clock pessimism             -0.605   832.316    
                         clock uncertainty           -0.518   831.798    
    SLICE_X63Y79         FDRE (Setup_fdre_C_CE)      -0.205   831.593    addra_reg[10]
  -------------------------------------------------------------------
                         required time                        831.593    
                         arrival time                        -834.502    
  -------------------------------------------------------------------
                         slack                                 -2.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.626ns  (arrival time - required time)
  Source:                 nolabel_line114/pixel_data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            camera_mem_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.721%)  route 0.137ns (49.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Uncertainty:      0.518ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.778    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.590    -1.812 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.722    -1.090    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.064 r  wizard_migcam/clkout3_buf/O
                         net (fo=202, estimated)      0.558    -0.506    nolabel_line114/clk_camera
    SLICE_X67Y79         FDRE                                         r  nolabel_line114/pixel_data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  nolabel_line114/pixel_data_out_reg[8]/Q
                         net (fo=1, estimated)        0.137    -0.228    camera_pixel[8]
    SLICE_X64Y79         FDRE                                         r  camera_mem_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.993    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.904    -1.911 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.760    -1.151    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.122 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        0.941    -0.181    wizard_hdmi/clk_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.866    -2.047 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.895    -1.152    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.123 r  wizard_hdmi/clkout1_buf/O
                         net (fo=481, estimated)      0.828    -0.295    clk_pixel
    SLICE_X64Y79         FDRE                                         r  camera_mem_reg[8]/C
                         clock pessimism              0.098    -0.196    
                         clock uncertainty            0.518     0.322    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.076     0.398    camera_mem_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                 -0.626    





