Analysis & Synthesis report for CPU
Sun Jan 03 09:17:03 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for LPM_RAM_IO:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated
 13. Parameter Settings for User Entity Instance: LPM_RAM_IO:inst13
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Sun Jan 03 09:17:03 2021        ;
; Quartus II Version            ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name                 ; CPU                                          ;
; Top-level Entity Name         ; CPU                                          ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 193                                          ;
;     Dedicated logic registers ; 43                                           ;
; Total registers               ; 43                                           ;
; Total pins                    ; 81                                           ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 2,048                                        ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                        ; CPU                ; CPU                ;
; Family name                                                  ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+-----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                          ; File Name with Absolute Path                             ;
+-----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+
; ../指令译码器/command_decoder.vhd ; yes             ; User VHDL File                     ; d:/文档/数电实验/指令译码器/command_decoder.vhd          ;
; ../指令寄存器IR/IR.vhd            ; yes             ; User VHDL File                     ; d:/文档/数电实验/指令寄存器IR/IR.vhd                     ;
; ../指令计数器PC/PC.vhd            ; yes             ; User VHDL File                     ; d:/文档/数电实验/指令计数器PC/PC.vhd                     ;
; ../移位逻辑/shift.vhd             ; yes             ; User VHDL File                     ; d:/文档/数电实验/移位逻辑/shift.vhd                      ;
; ../选择器/MUX_8_3_1.vhd           ; yes             ; User VHDL File                     ; d:/文档/数电实验/选择器/MUX_8_3_1.vhd                    ;
; ../通用寄存器组/SRG_group.vhd     ; yes             ; User VHDL File                     ; d:/文档/数电实验/通用寄存器组/SRG_group.vhd              ;
; ../时钟发生器SM/SM.vhd            ; yes             ; User VHDL File                     ; d:/文档/数电实验/时钟发生器SM/SM.vhd                     ;
; ../控制器/controller.vhd          ; yes             ; User VHDL File                     ; d:/文档/数电实验/控制器/controller.vhd                   ;
; ../Zf寄存器/Zf_dff.vhd            ; yes             ; User VHDL File                     ; d:/文档/数电实验/Zf寄存器/Zf_dff.vhd                     ;
; CPU.bdf                           ; yes             ; User Block Diagram/Schematic File  ; D:/下载/CPU备份/CPU.bdf                                  ;
; ALU.vhd                           ; yes             ; Auto-Found VHDL File               ; D:/下载/CPU备份/ALU.vhd                                  ;
; LPM_RAM_IO.tdf                    ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf        ;
; altram.inc                        ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altram.inc            ;
; lpm_mux.inc                       ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                    ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal90.inc                     ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/aglobal90.inc         ;
; altram.tdf                        ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altram.tdf            ;
; memmodes.inc                      ; yes             ; Megafunction                       ; d:/quartus/libraries/others/maxplus2/memmodes.inc        ;
; altsyncram.inc                    ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altsyncram.inc        ;
; altqpram.inc                      ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altqpram.inc          ;
; altsyncram.tdf                    ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc             ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; a_rdenreg.inc                     ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                        ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altrom.inc            ;
; altdpram.inc                      ; yes             ; Megafunction                       ; d:/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_0e91.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/下载/CPU备份/db/altsyncram_0e91.tdf                   ;
; Cf_dff.vhd                        ; yes             ; Auto-Found VHDL File               ; D:/下载/CPU备份/Cf_dff.vhd                               ;
+-----------------------------------+-----------------+------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 193   ;
; Dedicated logic registers                     ; 43    ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 16    ;
;                                               ;       ;
; Total combinational functions                 ; 193   ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 0     ;
;     -- 6 input functions                      ; 24    ;
;     -- 5 input functions                      ; 81    ;
;     -- 4 input functions                      ; 47    ;
;     -- <=3 input functions                    ; 41    ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 158   ;
;     -- extended LUT mode                      ; 0     ;
;     -- arithmetic mode                        ; 35    ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 217   ;
;                                               ;       ;
; Total registers                               ; 43    ;
;     -- Dedicated logic registers              ; 43    ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 111   ;
;                                               ;       ;
; I/O pins                                      ; 81    ;
; Total block memory bits                       ; 2048  ;
; Maximum fan-out node                          ; clock ;
; Maximum fan-out                               ; 51    ;
; Total fan-out                                 ; 1174  ;
; Average fan-out                               ; 3.61  ;
+-----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; |CPU                                         ; 193 (18)          ; 43 (0)       ; 2048              ; 0            ; 0       ; 0         ; 0         ; 81   ; 0            ; |CPU                                                                                   ; work         ;
;    |ALU:inst|                                ; 67 (67)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|ALU:inst                                                                          ; work         ;
;    |Cf_dff:inst2|                            ; 4 (4)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Cf_dff:inst2                                                                      ; work         ;
;    |IR:inst4|                                ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|IR:inst4                                                                          ; work         ;
;    |MUX_8_3_1:inst5|                         ; 18 (18)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|MUX_8_3_1:inst5                                                                   ; work         ;
;    |PC:inst6|                                ; 12 (12)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|PC:inst6                                                                          ; work         ;
;    |SM:inst8|                                ; 2 (2)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|SM:inst8                                                                          ; work         ;
;    |SRG_group:inst9|                         ; 37 (37)           ; 24 (24)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|SRG_group:inst9                                                                   ; work         ;
;    |Zf_dff:inst14|                           ; 3 (3)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|Zf_dff:inst14                                                                     ; work         ;
;    |command_decoder:inst20|                  ; 12 (12)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|command_decoder:inst20                                                            ; work         ;
;    |controller:inst19|                       ; 10 (10)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|controller:inst19                                                                 ; work         ;
;    |lpm_ram_io:inst13|                       ; 1 (1)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|lpm_ram_io:inst13                                                                 ; work         ;
;       |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|lpm_ram_io:inst13|altram:sram                                                     ; work         ;
;          |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block                                ; work         ;
;             |altsyncram_0e91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated ; work         ;
;    |shift:inst7|                             ; 9 (9)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU|shift:inst7                                                                       ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------+
; lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; CPU.mif ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; ALU:inst|temp[1]                                   ; ALU:inst|Zf         ; yes                    ;
; ALU:inst|temp[2]                                   ; ALU:inst|Zf         ; yes                    ;
; ALU:inst|temp[3]                                   ; ALU:inst|Zf         ; yes                    ;
; ALU:inst|temp[4]                                   ; ALU:inst|Zf         ; yes                    ;
; ALU:inst|temp[5]                                   ; ALU:inst|Zf         ; yes                    ;
; ALU:inst|temp[6]                                   ; ALU:inst|Zf         ; yes                    ;
; ALU:inst|temp[7]                                   ; ALU:inst|Zf         ; yes                    ;
; ALU:inst|temp[8]                                   ; ALU:inst|Zf         ; yes                    ;
; ALU:inst|temp[0]                                   ; ALU:inst|Zf         ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------+
; Registers Removed During Synthesis                                       ;
+---------------------------------------+----------------------------------+
; Register name                         ; Reason for Removal               ;
+---------------------------------------+----------------------------------+
; IR:inst4|R[0]                         ; Merged with IR:inst4|output_b[0] ;
; IR:inst4|R[1]                         ; Merged with IR:inst4|output_b[1] ;
; IR:inst4|R[2]                         ; Merged with IR:inst4|output_b[2] ;
; IR:inst4|R[3]                         ; Merged with IR:inst4|output_b[3] ;
; IR:inst4|R[4]                         ; Merged with IR:inst4|output_a[0] ;
; IR:inst4|R[5]                         ; Merged with IR:inst4|output_a[1] ;
; IR:inst4|R[6]                         ; Merged with IR:inst4|output_a[2] ;
; IR:inst4|R[7]                         ; Merged with IR:inst4|output_a[3] ;
; Total Number of Removed Registers = 8 ;                                  ;
+---------------------------------------+----------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 43    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 3:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |CPU|PC:inst6|address[7]       ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |CPU|SRG_group:inst9|S[4]~9    ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |CPU|SRG_group:inst9|D[6]~13   ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |CPU|shift:inst7|W[5]~18       ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; No         ; |CPU|MUX_8_3_1:inst5|Y[2]      ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 6 ALUTs              ; 0 ALUTs                ; No         ; |CPU|command_decoder:inst20|JZ ;
; 6:1                ; 8 bits    ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |CPU|ALU:inst|T[7]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for LPM_RAM_IO:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_RAM_IO:inst13 ;
+------------------------+--------------+------------------------+
; Parameter Name         ; Value        ; Type                   ;
+------------------------+--------------+------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer         ;
; LPM_WIDTHAD            ; 8            ; Signed Integer         ;
; LPM_NUMWORDS           ; 256          ; Signed Integer         ;
; LPM_INDATA             ; REGISTERED   ; Untyped                ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                ;
; LPM_FILE               ; CPU.mif      ; Untyped                ;
; USE_EAB                ; ON           ; Untyped                ;
; DEVICE_FAMILY          ; Stratix II   ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE         ;
+------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 03 09:16:59 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/指令译码器/command_decoder.vhd
    Info: Found design unit 1: command_decoder-structural
    Info: Found entity 1: command_decoder
Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/指令寄存器IR/IR.vhd
    Info: Found design unit 1: IR-bhv
    Info: Found entity 1: IR
Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/指令计数器PC/PC.vhd
    Info: Found design unit 1: PC-bhv
    Info: Found entity 1: PC
Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/移位逻辑/shift.vhd
    Info: Found design unit 1: shift-bhv
    Info: Found entity 1: shift
Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/选择器/MUX_8_3_1.vhd
    Info: Found design unit 1: MUX_8_3_1-behavior
    Info: Found entity 1: MUX_8_3_1
Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/稳定器/stabilizer.vhd
    Info: Found design unit 1: stabilizer-bhv
    Info: Found entity 1: stabilizer
Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/通用寄存器组/SRG_group.vhd
    Info: Found design unit 1: SRG_group-bhv
    Info: Found entity 1: SRG_group
Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/时钟发生器SM/SM.vhd
    Info: Found design unit 1: SM-bhv
    Info: Found entity 1: SM
Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/控制器/controller.vhd
    Info: Found design unit 1: controller-bhv
    Info: Found entity 1: controller
Info: Found 2 design units, including 1 entities, in source file ../../文档/数电实验/Zf寄存器/Zf_dff.vhd
    Info: Found design unit 1: Zf_dff-bhv
    Info: Found entity 1: Zf_dff
Info: Found 1 design units, including 1 entities, in source file CPU.bdf
    Info: Found entity 1: CPU
Info: Elaborating entity "CPU" for the top level hierarchy
Warning: Port "clk" of type Zf_dff and instance "inst11" is missing source signal
Info: Elaborating entity "SM" for hierarchy "SM:inst8"
Info: Elaborating entity "controller" for hierarchy "controller:inst19"
Info: Elaborating entity "command_decoder" for hierarchy "command_decoder:inst20"
Info: Elaborating entity "IR" for hierarchy "IR:inst4"
Info: Elaborating entity "shift" for hierarchy "shift:inst7"
Warning (10492): VHDL Process Statement warning at shift.vhd(14): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at shift.vhd(17): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at shift.vhd(18): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at shift.vhd(20): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at shift.vhd(21): signal "A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ALU-bhv
    Info: Found entity 1: ALU
Info: Elaborating entity "ALU" for hierarchy "ALU:inst"
Warning (10492): VHDL Process Statement warning at ALU.vhd(21): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(22): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(28): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALU.vhd(29): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable "T", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable "temp", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable "Cf", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable "Zf", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Zf" at ALU.vhd(15)
Info (10041): Inferred latch for "Cf" at ALU.vhd(15)
Info (10041): Inferred latch for "temp[0]" at ALU.vhd(15)
Info (10041): Inferred latch for "temp[1]" at ALU.vhd(15)
Info (10041): Inferred latch for "temp[2]" at ALU.vhd(15)
Info (10041): Inferred latch for "temp[3]" at ALU.vhd(15)
Info (10041): Inferred latch for "temp[4]" at ALU.vhd(15)
Info (10041): Inferred latch for "temp[5]" at ALU.vhd(15)
Info (10041): Inferred latch for "temp[6]" at ALU.vhd(15)
Info (10041): Inferred latch for "temp[7]" at ALU.vhd(15)
Info (10041): Inferred latch for "temp[8]" at ALU.vhd(15)
Info (10041): Inferred latch for "T[0]" at ALU.vhd(15)
Info (10041): Inferred latch for "T[1]" at ALU.vhd(15)
Info (10041): Inferred latch for "T[2]" at ALU.vhd(15)
Info (10041): Inferred latch for "T[3]" at ALU.vhd(15)
Info (10041): Inferred latch for "T[4]" at ALU.vhd(15)
Info (10041): Inferred latch for "T[5]" at ALU.vhd(15)
Info (10041): Inferred latch for "T[6]" at ALU.vhd(15)
Info (10041): Inferred latch for "T[7]" at ALU.vhd(15)
Info: Elaborating entity "SRG_group" for hierarchy "SRG_group:inst9"
Warning (10492): VHDL Process Statement warning at SRG_group.vhd(15): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRG_group.vhd(16): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRG_group.vhd(17): signal "c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRG_group.vhd(19): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRG_group.vhd(20): signal "b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRG_group.vhd(21): signal "c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at SRG_group.vhd(13): inferring latch(es) for signal or variable "S", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRG_group.vhd(13): inferring latch(es) for signal or variable "D", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "D[0]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "D[1]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "D[2]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "D[3]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "D[4]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "D[5]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "D[6]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "D[7]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "S[0]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "S[1]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "S[2]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "S[3]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "S[4]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "S[5]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "S[6]" at SRG_group.vhd(13)
Info (10041): Inferred latch for "S[7]" at SRG_group.vhd(13)
Info: Elaborating entity "LPM_RAM_IO" for hierarchy "LPM_RAM_IO:inst13"
Info: Elaborated megafunction instantiation "LPM_RAM_IO:inst13"
Info: Instantiated megafunction "LPM_RAM_IO:inst13" with the following parameter:
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "CPU.mif"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_NUMWORDS" = "256"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
Info: Elaborating entity "altram" for hierarchy "LPM_RAM_IO:inst13|altram:sram"
Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices
Info: Elaborated megafunction instantiation "LPM_RAM_IO:inst13|altram:sram", which is child of megafunction instantiation "LPM_RAM_IO:inst13"
Info: Elaborating entity "altsyncram" for hierarchy "LPM_RAM_IO:inst13|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "LPM_RAM_IO:inst13|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "LPM_RAM_IO:inst13"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0e91.tdf
    Info: Found entity 1: altsyncram_0e91
Info: Elaborating entity "altsyncram_0e91" for hierarchy "LPM_RAM_IO:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated"
Info: Elaborating entity "MUX_8_3_1" for hierarchy "MUX_8_3_1:inst5"
Info: Elaborating entity "PC" for hierarchy "PC:inst6"
Warning: Using design file Cf_dff.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Cf_dff-bhv
    Info: Found entity 1: Cf_dff
Info: Elaborating entity "Cf_dff" for hierarchy "Cf_dff:inst2"
Info: Elaborating entity "Zf_dff" for hierarchy "Zf_dff:inst14"
Warning: LATCH primitive "SRG_group:inst9|S[0]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|S[1]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|S[2]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|S[3]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|S[4]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|S[5]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|S[6]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|S[7]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|D[0]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|D[7]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|D[6]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|D[5]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|D[4]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|D[3]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|D[2]" is permanently enabled
Warning: LATCH primitive "SRG_group:inst9|D[1]" is permanently enabled
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "inst17[7]" to the node "lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|q_a[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "inst17[6]" to the node "lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|q_a[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "inst17[5]" to the node "lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|q_a[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "inst17[4]" to the node "lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|q_a[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "inst17[3]" to the node "lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|q_a[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "inst17[2]" to the node "lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|q_a[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "inst17[1]" to the node "lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|q_a[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "inst17[0]" to the node "lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|q_a[0]" into an OR gate
Info: Implemented 314 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 72 output pins
    Info: Implemented 225 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 255 megabytes
    Info: Processing ended: Sun Jan 03 09:17:03 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


