INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/rx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_alu_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/rx_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/tx_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
