/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* EZI2C */
#define EZI2C_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define EZI2C_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define EZI2C_SCB__CTRL CYREG_SCB1_CTRL
#define EZI2C_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define EZI2C_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define EZI2C_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define EZI2C_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define EZI2C_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define EZI2C_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define EZI2C_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define EZI2C_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define EZI2C_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define EZI2C_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define EZI2C_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define EZI2C_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define EZI2C_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define EZI2C_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define EZI2C_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define EZI2C_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define EZI2C_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define EZI2C_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define EZI2C_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define EZI2C_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define EZI2C_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define EZI2C_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define EZI2C_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define EZI2C_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define EZI2C_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define EZI2C_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define EZI2C_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define EZI2C_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define EZI2C_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define EZI2C_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define EZI2C_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define EZI2C_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define EZI2C_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define EZI2C_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define EZI2C_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define EZI2C_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define EZI2C_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define EZI2C_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define EZI2C_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define EZI2C_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define EZI2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define EZI2C_SCB__INTR_M CYREG_SCB1_INTR_M
#define EZI2C_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define EZI2C_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define EZI2C_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define EZI2C_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define EZI2C_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define EZI2C_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define EZI2C_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define EZI2C_SCB__INTR_S CYREG_SCB1_INTR_S
#define EZI2C_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define EZI2C_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define EZI2C_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define EZI2C_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define EZI2C_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define EZI2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define EZI2C_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define EZI2C_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define EZI2C_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define EZI2C_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define EZI2C_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define EZI2C_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define EZI2C_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define EZI2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define EZI2C_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define EZI2C_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define EZI2C_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define EZI2C_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define EZI2C_SCB__SS0_POSISTION 0u
#define EZI2C_SCB__SS1_POSISTION 1u
#define EZI2C_SCB__SS2_POSISTION 2u
#define EZI2C_SCB__SS3_POSISTION 3u
#define EZI2C_SCB__STATUS CYREG_SCB1_STATUS
#define EZI2C_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define EZI2C_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define EZI2C_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define EZI2C_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define EZI2C_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define EZI2C_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define EZI2C_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define EZI2C_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define EZI2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define EZI2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define EZI2C_SCB_IRQ__INTC_MASK 0x800u
#define EZI2C_SCB_IRQ__INTC_NUMBER 11u
#define EZI2C_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define EZI2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define EZI2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define EZI2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define EZI2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define EZI2C_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define EZI2C_SCBCLK__ENABLE CYREG_CLK_DIVIDER_C00
#define EZI2C_SCBCLK__ENABLE_MASK 0x80000000u
#define EZI2C_SCBCLK__MASK 0x80000000u
#define EZI2C_SCBCLK__REGISTER CYREG_CLK_DIVIDER_C00
#define EZI2C_scl__0__DM__MASK 0x07u
#define EZI2C_scl__0__DM__SHIFT 0u
#define EZI2C_scl__0__DR CYREG_PRT3_DR
#define EZI2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define EZI2C_scl__0__HSIOM_GPIO 0u
#define EZI2C_scl__0__HSIOM_I2C 14u
#define EZI2C_scl__0__HSIOM_I2C_SCL 14u
#define EZI2C_scl__0__HSIOM_MASK 0x0000000Fu
#define EZI2C_scl__0__HSIOM_SHIFT 0u
#define EZI2C_scl__0__HSIOM_SPI 15u
#define EZI2C_scl__0__HSIOM_SPI_MOSI 15u
#define EZI2C_scl__0__HSIOM_UART 9u
#define EZI2C_scl__0__HSIOM_UART_RX 9u
#define EZI2C_scl__0__INTCFG CYREG_PRT3_INTCFG
#define EZI2C_scl__0__INTSTAT CYREG_PRT3_INTSTAT
#define EZI2C_scl__0__MASK 0x01u
#define EZI2C_scl__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_scl__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_scl__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_scl__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_scl__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_scl__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_scl__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_scl__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_scl__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_scl__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_scl__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_scl__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_scl__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_scl__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_scl__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_scl__0__PC CYREG_PRT3_PC
#define EZI2C_scl__0__PC2 CYREG_PRT3_PC2
#define EZI2C_scl__0__PORT 3u
#define EZI2C_scl__0__PS CYREG_PRT3_PS
#define EZI2C_scl__0__SHIFT 0u
#define EZI2C_scl__DR CYREG_PRT3_DR
#define EZI2C_scl__INTCFG CYREG_PRT3_INTCFG
#define EZI2C_scl__INTSTAT CYREG_PRT3_INTSTAT
#define EZI2C_scl__MASK 0x01u
#define EZI2C_scl__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_scl__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_scl__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_scl__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_scl__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_scl__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_scl__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_scl__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_scl__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_scl__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_scl__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_scl__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_scl__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_scl__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_scl__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_scl__PC CYREG_PRT3_PC
#define EZI2C_scl__PC2 CYREG_PRT3_PC2
#define EZI2C_scl__PORT 3u
#define EZI2C_scl__PS CYREG_PRT3_PS
#define EZI2C_scl__SHIFT 0u
#define EZI2C_sda__0__DM__MASK 0x38u
#define EZI2C_sda__0__DM__SHIFT 3u
#define EZI2C_sda__0__DR CYREG_PRT3_DR
#define EZI2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define EZI2C_sda__0__HSIOM_GPIO 0u
#define EZI2C_sda__0__HSIOM_I2C 14u
#define EZI2C_sda__0__HSIOM_I2C_SDA 14u
#define EZI2C_sda__0__HSIOM_MASK 0x000000F0u
#define EZI2C_sda__0__HSIOM_SHIFT 4u
#define EZI2C_sda__0__HSIOM_SPI 15u
#define EZI2C_sda__0__HSIOM_SPI_MISO 15u
#define EZI2C_sda__0__HSIOM_UART 9u
#define EZI2C_sda__0__HSIOM_UART_TX 9u
#define EZI2C_sda__0__INTCFG CYREG_PRT3_INTCFG
#define EZI2C_sda__0__INTSTAT CYREG_PRT3_INTSTAT
#define EZI2C_sda__0__MASK 0x02u
#define EZI2C_sda__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_sda__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_sda__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_sda__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_sda__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_sda__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_sda__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_sda__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_sda__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_sda__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_sda__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_sda__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_sda__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_sda__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_sda__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_sda__0__PC CYREG_PRT3_PC
#define EZI2C_sda__0__PC2 CYREG_PRT3_PC2
#define EZI2C_sda__0__PORT 3u
#define EZI2C_sda__0__PS CYREG_PRT3_PS
#define EZI2C_sda__0__SHIFT 1u
#define EZI2C_sda__DR CYREG_PRT3_DR
#define EZI2C_sda__INTCFG CYREG_PRT3_INTCFG
#define EZI2C_sda__INTSTAT CYREG_PRT3_INTSTAT
#define EZI2C_sda__MASK 0x02u
#define EZI2C_sda__PA__CFG0 CYREG_UDB_PA3_CFG0
#define EZI2C_sda__PA__CFG1 CYREG_UDB_PA3_CFG1
#define EZI2C_sda__PA__CFG10 CYREG_UDB_PA3_CFG10
#define EZI2C_sda__PA__CFG11 CYREG_UDB_PA3_CFG11
#define EZI2C_sda__PA__CFG12 CYREG_UDB_PA3_CFG12
#define EZI2C_sda__PA__CFG13 CYREG_UDB_PA3_CFG13
#define EZI2C_sda__PA__CFG14 CYREG_UDB_PA3_CFG14
#define EZI2C_sda__PA__CFG2 CYREG_UDB_PA3_CFG2
#define EZI2C_sda__PA__CFG3 CYREG_UDB_PA3_CFG3
#define EZI2C_sda__PA__CFG4 CYREG_UDB_PA3_CFG4
#define EZI2C_sda__PA__CFG5 CYREG_UDB_PA3_CFG5
#define EZI2C_sda__PA__CFG6 CYREG_UDB_PA3_CFG6
#define EZI2C_sda__PA__CFG7 CYREG_UDB_PA3_CFG7
#define EZI2C_sda__PA__CFG8 CYREG_UDB_PA3_CFG8
#define EZI2C_sda__PA__CFG9 CYREG_UDB_PA3_CFG9
#define EZI2C_sda__PC CYREG_PRT3_PC
#define EZI2C_sda__PC2 CYREG_PRT3_PC2
#define EZI2C_sda__PORT 3u
#define EZI2C_sda__PS CYREG_PRT3_PS
#define EZI2C_sda__SHIFT 1u

/* Pin_1 */
#define Pin_1__0__DM__MASK 0x1C0u
#define Pin_1__0__DM__SHIFT 6u
#define Pin_1__0__DR CYREG_PRT2_DR
#define Pin_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_1__0__HSIOM_MASK 0x00000F00u
#define Pin_1__0__HSIOM_SHIFT 8u
#define Pin_1__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_1__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_1__0__MASK 0x04u
#define Pin_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_1__0__PC CYREG_PRT2_PC
#define Pin_1__0__PC2 CYREG_PRT2_PC2
#define Pin_1__0__PORT 2u
#define Pin_1__0__PS CYREG_PRT2_PS
#define Pin_1__0__SHIFT 2u
#define Pin_1__DR CYREG_PRT2_DR
#define Pin_1__INTCFG CYREG_PRT2_INTCFG
#define Pin_1__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_1__MASK 0x04u
#define Pin_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_1__PC CYREG_PRT2_PC
#define Pin_1__PC2 CYREG_PRT2_PC2
#define Pin_1__PORT 2u
#define Pin_1__PS CYREG_PRT2_PS
#define Pin_1__SHIFT 2u

/* Pin_2 */
#define Pin_2__0__DM__MASK 0xE00000u
#define Pin_2__0__DM__SHIFT 21u
#define Pin_2__0__DR CYREG_PRT1_DR
#define Pin_2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_2__0__HSIOM_MASK 0xF0000000u
#define Pin_2__0__HSIOM_SHIFT 28u
#define Pin_2__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_2__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_2__0__MASK 0x80u
#define Pin_2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_2__0__PC CYREG_PRT1_PC
#define Pin_2__0__PC2 CYREG_PRT1_PC2
#define Pin_2__0__PORT 1u
#define Pin_2__0__PS CYREG_PRT1_PS
#define Pin_2__0__SHIFT 7u
#define Pin_2__DR CYREG_PRT1_DR
#define Pin_2__INTCFG CYREG_PRT1_INTCFG
#define Pin_2__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_2__MASK 0x80u
#define Pin_2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_2__PC CYREG_PRT1_PC
#define Pin_2__PC2 CYREG_PRT1_PC2
#define Pin_2__PORT 1u
#define Pin_2__PS CYREG_PRT1_PS
#define Pin_2__SHIFT 7u

/* Pin_3 */
#define Pin_3__0__DM__MASK 0x1C0u
#define Pin_3__0__DM__SHIFT 6u
#define Pin_3__0__DR CYREG_PRT1_DR
#define Pin_3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_3__0__HSIOM_MASK 0x00000F00u
#define Pin_3__0__HSIOM_SHIFT 8u
#define Pin_3__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_3__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_3__0__MASK 0x04u
#define Pin_3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_3__0__PC CYREG_PRT1_PC
#define Pin_3__0__PC2 CYREG_PRT1_PC2
#define Pin_3__0__PORT 1u
#define Pin_3__0__PS CYREG_PRT1_PS
#define Pin_3__0__SHIFT 2u
#define Pin_3__DR CYREG_PRT1_DR
#define Pin_3__INTCFG CYREG_PRT1_INTCFG
#define Pin_3__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_3__MASK 0x04u
#define Pin_3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_3__PC CYREG_PRT1_PC
#define Pin_3__PC2 CYREG_PRT1_PC2
#define Pin_3__PORT 1u
#define Pin_3__PS CYREG_PRT1_PS
#define Pin_3__SHIFT 2u

/* Pin_4 */
#define Pin_4__0__DM__MASK 0x38u
#define Pin_4__0__DM__SHIFT 3u
#define Pin_4__0__DR CYREG_PRT1_DR
#define Pin_4__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_4__0__HSIOM_MASK 0x000000F0u
#define Pin_4__0__HSIOM_SHIFT 4u
#define Pin_4__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_4__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_4__0__MASK 0x02u
#define Pin_4__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_4__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_4__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_4__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_4__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_4__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_4__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_4__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_4__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_4__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_4__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_4__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_4__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_4__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_4__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_4__0__PC CYREG_PRT1_PC
#define Pin_4__0__PC2 CYREG_PRT1_PC2
#define Pin_4__0__PORT 1u
#define Pin_4__0__PS CYREG_PRT1_PS
#define Pin_4__0__SHIFT 1u
#define Pin_4__DR CYREG_PRT1_DR
#define Pin_4__INTCFG CYREG_PRT1_INTCFG
#define Pin_4__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_4__MASK 0x02u
#define Pin_4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_4__PC CYREG_PRT1_PC
#define Pin_4__PC2 CYREG_PRT1_PC2
#define Pin_4__PORT 1u
#define Pin_4__PS CYREG_PRT1_PS
#define Pin_4__SHIFT 1u

/* Pin_5 */
#define Pin_5__0__DM__MASK 0x07u
#define Pin_5__0__DM__SHIFT 0u
#define Pin_5__0__DR CYREG_PRT1_DR
#define Pin_5__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_5__0__HSIOM_MASK 0x0000000Fu
#define Pin_5__0__HSIOM_SHIFT 0u
#define Pin_5__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_5__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_5__0__MASK 0x01u
#define Pin_5__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_5__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_5__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_5__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_5__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_5__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_5__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_5__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_5__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_5__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_5__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_5__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_5__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_5__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_5__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_5__0__PC CYREG_PRT1_PC
#define Pin_5__0__PC2 CYREG_PRT1_PC2
#define Pin_5__0__PORT 1u
#define Pin_5__0__PS CYREG_PRT1_PS
#define Pin_5__0__SHIFT 0u
#define Pin_5__DR CYREG_PRT1_DR
#define Pin_5__INTCFG CYREG_PRT1_INTCFG
#define Pin_5__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_5__MASK 0x01u
#define Pin_5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_5__PC CYREG_PRT1_PC
#define Pin_5__PC2 CYREG_PRT1_PC2
#define Pin_5__PORT 1u
#define Pin_5__PS CYREG_PRT1_PS
#define Pin_5__SHIFT 0u

/* CapSense */
#define CapSense_Cmod__0__DM__MASK 0x1C0u
#define CapSense_Cmod__0__DM__SHIFT 6u
#define CapSense_Cmod__0__DR CYREG_PRT4_DR
#define CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Cmod__0__HSIOM_MASK 0x00000F00u
#define CapSense_Cmod__0__HSIOM_SHIFT 8u
#define CapSense_Cmod__0__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Cmod__0__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Cmod__0__MASK 0x04u
#define CapSense_Cmod__0__PC CYREG_PRT4_PC
#define CapSense_Cmod__0__PC2 CYREG_PRT4_PC2
#define CapSense_Cmod__0__PORT 4u
#define CapSense_Cmod__0__PS CYREG_PRT4_PS
#define CapSense_Cmod__0__SHIFT 2u
#define CapSense_Cmod__Cmod__DM__MASK 0x1C0u
#define CapSense_Cmod__Cmod__DM__SHIFT 6u
#define CapSense_Cmod__Cmod__DR CYREG_PRT4_DR
#define CapSense_Cmod__Cmod__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Cmod__Cmod__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Cmod__Cmod__MASK 0x04u
#define CapSense_Cmod__Cmod__PC CYREG_PRT4_PC
#define CapSense_Cmod__Cmod__PC2 CYREG_PRT4_PC2
#define CapSense_Cmod__Cmod__PORT 4u
#define CapSense_Cmod__Cmod__PS CYREG_PRT4_PS
#define CapSense_Cmod__Cmod__SHIFT 2u
#define CapSense_Cmod__DR CYREG_PRT4_DR
#define CapSense_Cmod__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Cmod__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Cmod__MASK 0x04u
#define CapSense_Cmod__PC CYREG_PRT4_PC
#define CapSense_Cmod__PC2 CYREG_PRT4_PC2
#define CapSense_Cmod__PORT 4u
#define CapSense_Cmod__PS CYREG_PRT4_PS
#define CapSense_Cmod__SHIFT 2u
#define CapSense_CSD_FFB__CSD_CONFIG CYREG_CSD_CONFIG
#define CapSense_CSD_FFB__CSD_COUNTER CYREG_CSD_COUNTER
#define CapSense_CSD_FFB__CSD_ID CYREG_CSD_ID
#define CapSense_CSD_FFB__CSD_INTR CYREG_CSD_INTR
#define CapSense_CSD_FFB__CSD_INTR_SET CYREG_CSD_INTR_SET
#define CapSense_CSD_FFB__CSD_NUMBER 0u
#define CapSense_CSD_FFB__CSD_STATUS CYREG_CSD_STATUS
#define CapSense_IDAC1_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0u
#define CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT 16u
#define CapSense_IDAC2_cy_psoc4_idac__CONTROL CYREG_CSD_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT 16u
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT 4u
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT 4u
#define CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER 2u
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT 17u
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_ISR__INTC_MASK 0x8000u
#define CapSense_ISR__INTC_NUMBER 15u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC0000000u
#define CapSense_ISR__INTC_PRIOR_NUM 3u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0_IPR3
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR
#define CapSense_SampleClk__DIVIDER_MASK 0x0000FFFFu
#define CapSense_SampleClk__ENABLE CYREG_CLK_DIVIDER_A00
#define CapSense_SampleClk__ENABLE_MASK 0x80000000u
#define CapSense_SampleClk__MASK 0x80000000u
#define CapSense_SampleClk__REGISTER CYREG_CLK_DIVIDER_A00
#define CapSense_SenseClk__DIVIDER_MASK 0x0000FFFFu
#define CapSense_SenseClk__ENABLE CYREG_CLK_DIVIDER_B00
#define CapSense_SenseClk__ENABLE_MASK 0x80000000u
#define CapSense_SenseClk__MASK 0x80000000u
#define CapSense_SenseClk__REGISTER CYREG_CLK_DIVIDER_B00
#define CapSense_Sns__0__DM__MASK 0x07u
#define CapSense_Sns__0__DM__SHIFT 0u
#define CapSense_Sns__0__DR CYREG_PRT4_DR
#define CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Sns__0__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__0__HSIOM_SHIFT 0u
#define CapSense_Sns__0__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Sns__0__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Sns__0__MASK 0x01u
#define CapSense_Sns__0__PC CYREG_PRT4_PC
#define CapSense_Sns__0__PC2 CYREG_PRT4_PC2
#define CapSense_Sns__0__PORT 4u
#define CapSense_Sns__0__PS CYREG_PRT4_PS
#define CapSense_Sns__0__SHIFT 0u
#define CapSense_Sns__1__DM__MASK 0x38u
#define CapSense_Sns__1__DM__SHIFT 3u
#define CapSense_Sns__1__DR CYREG_PRT4_DR
#define CapSense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Sns__1__HSIOM_MASK 0x000000F0u
#define CapSense_Sns__1__HSIOM_SHIFT 4u
#define CapSense_Sns__1__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Sns__1__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Sns__1__MASK 0x02u
#define CapSense_Sns__1__PC CYREG_PRT4_PC
#define CapSense_Sns__1__PC2 CYREG_PRT4_PC2
#define CapSense_Sns__1__PORT 4u
#define CapSense_Sns__1__PS CYREG_PRT4_PS
#define CapSense_Sns__1__SHIFT 1u
#define CapSense_Sns__10__DM__MASK 0x1C0000u
#define CapSense_Sns__10__DM__SHIFT 18u
#define CapSense_Sns__10__DR CYREG_PRT2_DR
#define CapSense_Sns__10__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__10__HSIOM_MASK 0x0F000000u
#define CapSense_Sns__10__HSIOM_SHIFT 24u
#define CapSense_Sns__10__INTCFG CYREG_PRT2_INTCFG
#define CapSense_Sns__10__INTSTAT CYREG_PRT2_INTSTAT
#define CapSense_Sns__10__MASK 0x40u
#define CapSense_Sns__10__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__10__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__10__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__10__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__10__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__10__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__10__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__10__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__10__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__10__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__10__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__10__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__10__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__10__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__10__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__10__PC CYREG_PRT2_PC
#define CapSense_Sns__10__PC2 CYREG_PRT2_PC2
#define CapSense_Sns__10__PORT 2u
#define CapSense_Sns__10__PS CYREG_PRT2_PS
#define CapSense_Sns__10__SHIFT 6u
#define CapSense_Sns__2__DM__MASK 0xE00u
#define CapSense_Sns__2__DM__SHIFT 9u
#define CapSense_Sns__2__DR CYREG_PRT4_DR
#define CapSense_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Sns__2__HSIOM_MASK 0x0000F000u
#define CapSense_Sns__2__HSIOM_SHIFT 12u
#define CapSense_Sns__2__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Sns__2__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Sns__2__MASK 0x08u
#define CapSense_Sns__2__PC CYREG_PRT4_PC
#define CapSense_Sns__2__PC2 CYREG_PRT4_PC2
#define CapSense_Sns__2__PORT 4u
#define CapSense_Sns__2__PS CYREG_PRT4_PS
#define CapSense_Sns__2__SHIFT 3u
#define CapSense_Sns__3__DM__MASK 0x07u
#define CapSense_Sns__3__DM__SHIFT 0u
#define CapSense_Sns__3__DR CYREG_PRT0_DR
#define CapSense_Sns__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__3__HSIOM_MASK 0x0000000Fu
#define CapSense_Sns__3__HSIOM_SHIFT 0u
#define CapSense_Sns__3__INTCFG CYREG_PRT0_INTCFG
#define CapSense_Sns__3__INTSTAT CYREG_PRT0_INTSTAT
#define CapSense_Sns__3__MASK 0x01u
#define CapSense_Sns__3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__3__PC CYREG_PRT0_PC
#define CapSense_Sns__3__PC2 CYREG_PRT0_PC2
#define CapSense_Sns__3__PORT 0u
#define CapSense_Sns__3__PS CYREG_PRT0_PS
#define CapSense_Sns__3__SHIFT 0u
#define CapSense_Sns__4__DM__MASK 0x38u
#define CapSense_Sns__4__DM__SHIFT 3u
#define CapSense_Sns__4__DR CYREG_PRT0_DR
#define CapSense_Sns__4__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__4__HSIOM_MASK 0x000000F0u
#define CapSense_Sns__4__HSIOM_SHIFT 4u
#define CapSense_Sns__4__INTCFG CYREG_PRT0_INTCFG
#define CapSense_Sns__4__INTSTAT CYREG_PRT0_INTSTAT
#define CapSense_Sns__4__MASK 0x02u
#define CapSense_Sns__4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__4__PC CYREG_PRT0_PC
#define CapSense_Sns__4__PC2 CYREG_PRT0_PC2
#define CapSense_Sns__4__PORT 0u
#define CapSense_Sns__4__PS CYREG_PRT0_PS
#define CapSense_Sns__4__SHIFT 1u
#define CapSense_Sns__5__DM__MASK 0x1C0u
#define CapSense_Sns__5__DM__SHIFT 6u
#define CapSense_Sns__5__DR CYREG_PRT0_DR
#define CapSense_Sns__5__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__5__HSIOM_MASK 0x00000F00u
#define CapSense_Sns__5__HSIOM_SHIFT 8u
#define CapSense_Sns__5__INTCFG CYREG_PRT0_INTCFG
#define CapSense_Sns__5__INTSTAT CYREG_PRT0_INTSTAT
#define CapSense_Sns__5__MASK 0x04u
#define CapSense_Sns__5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__5__PC CYREG_PRT0_PC
#define CapSense_Sns__5__PC2 CYREG_PRT0_PC2
#define CapSense_Sns__5__PORT 0u
#define CapSense_Sns__5__PS CYREG_PRT0_PS
#define CapSense_Sns__5__SHIFT 2u
#define CapSense_Sns__6__DM__MASK 0xE00u
#define CapSense_Sns__6__DM__SHIFT 9u
#define CapSense_Sns__6__DR CYREG_PRT0_DR
#define CapSense_Sns__6__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__6__HSIOM_MASK 0x0000F000u
#define CapSense_Sns__6__HSIOM_SHIFT 12u
#define CapSense_Sns__6__INTCFG CYREG_PRT0_INTCFG
#define CapSense_Sns__6__INTSTAT CYREG_PRT0_INTSTAT
#define CapSense_Sns__6__MASK 0x08u
#define CapSense_Sns__6__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__6__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__6__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__6__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__6__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__6__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__6__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__6__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__6__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__6__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__6__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__6__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__6__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__6__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__6__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__6__PC CYREG_PRT0_PC
#define CapSense_Sns__6__PC2 CYREG_PRT0_PC2
#define CapSense_Sns__6__PORT 0u
#define CapSense_Sns__6__PS CYREG_PRT0_PS
#define CapSense_Sns__6__SHIFT 3u
#define CapSense_Sns__7__DM__MASK 0x1C0000u
#define CapSense_Sns__7__DM__SHIFT 18u
#define CapSense_Sns__7__DR CYREG_PRT0_DR
#define CapSense_Sns__7__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__7__HSIOM_MASK 0x0F000000u
#define CapSense_Sns__7__HSIOM_SHIFT 24u
#define CapSense_Sns__7__INTCFG CYREG_PRT0_INTCFG
#define CapSense_Sns__7__INTSTAT CYREG_PRT0_INTSTAT
#define CapSense_Sns__7__MASK 0x40u
#define CapSense_Sns__7__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__7__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__7__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__7__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__7__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__7__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__7__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__7__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__7__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__7__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__7__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__7__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__7__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__7__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__7__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__7__PC CYREG_PRT0_PC
#define CapSense_Sns__7__PC2 CYREG_PRT0_PC2
#define CapSense_Sns__7__PORT 0u
#define CapSense_Sns__7__PS CYREG_PRT0_PS
#define CapSense_Sns__7__SHIFT 6u
#define CapSense_Sns__8__DM__MASK 0xE00000u
#define CapSense_Sns__8__DM__SHIFT 21u
#define CapSense_Sns__8__DR CYREG_PRT0_DR
#define CapSense_Sns__8__HSIOM CYREG_HSIOM_PORT_SEL0
#define CapSense_Sns__8__HSIOM_MASK 0xF0000000u
#define CapSense_Sns__8__HSIOM_SHIFT 28u
#define CapSense_Sns__8__INTCFG CYREG_PRT0_INTCFG
#define CapSense_Sns__8__INTSTAT CYREG_PRT0_INTSTAT
#define CapSense_Sns__8__MASK 0x80u
#define CapSense_Sns__8__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__8__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__8__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__8__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__8__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__8__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__8__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__8__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__8__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__8__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__8__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__8__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__8__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__8__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__8__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__8__PC CYREG_PRT0_PC
#define CapSense_Sns__8__PC2 CYREG_PRT0_PC2
#define CapSense_Sns__8__PORT 0u
#define CapSense_Sns__8__PS CYREG_PRT0_PS
#define CapSense_Sns__8__SHIFT 7u
#define CapSense_Sns__9__DM__MASK 0x7000u
#define CapSense_Sns__9__DM__SHIFT 12u
#define CapSense_Sns__9__DR CYREG_PRT2_DR
#define CapSense_Sns__9__HSIOM CYREG_HSIOM_PORT_SEL2
#define CapSense_Sns__9__HSIOM_MASK 0x000F0000u
#define CapSense_Sns__9__HSIOM_SHIFT 16u
#define CapSense_Sns__9__INTCFG CYREG_PRT2_INTCFG
#define CapSense_Sns__9__INTSTAT CYREG_PRT2_INTSTAT
#define CapSense_Sns__9__MASK 0x10u
#define CapSense_Sns__9__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__9__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__9__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__9__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__9__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__9__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__9__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__9__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__9__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__9__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__9__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__9__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__9__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__9__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__9__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__9__PC CYREG_PRT2_PC
#define CapSense_Sns__9__PC2 CYREG_PRT2_PC2
#define CapSense_Sns__9__PORT 2u
#define CapSense_Sns__9__PS CYREG_PRT2_PS
#define CapSense_Sns__9__SHIFT 4u
#define CapSense_Sns__Button0__BTN__DM__MASK 0x7000u
#define CapSense_Sns__Button0__BTN__DM__SHIFT 12u
#define CapSense_Sns__Button0__BTN__DR CYREG_PRT2_DR
#define CapSense_Sns__Button0__BTN__INTCFG CYREG_PRT2_INTCFG
#define CapSense_Sns__Button0__BTN__INTSTAT CYREG_PRT2_INTSTAT
#define CapSense_Sns__Button0__BTN__MASK 0x10u
#define CapSense_Sns__Button0__BTN__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__Button0__BTN__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__Button0__BTN__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__Button0__BTN__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__Button0__BTN__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__Button0__BTN__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__Button0__BTN__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__Button0__BTN__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__Button0__BTN__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__Button0__BTN__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__Button0__BTN__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__Button0__BTN__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__Button0__BTN__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__Button0__BTN__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__Button0__BTN__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__Button0__BTN__PC CYREG_PRT2_PC
#define CapSense_Sns__Button0__BTN__PC2 CYREG_PRT2_PC2
#define CapSense_Sns__Button0__BTN__PORT 2u
#define CapSense_Sns__Button0__BTN__PS CYREG_PRT2_PS
#define CapSense_Sns__Button0__BTN__SHIFT 4u
#define CapSense_Sns__Button1__BTN__DM__MASK 0x1C0000u
#define CapSense_Sns__Button1__BTN__DM__SHIFT 18u
#define CapSense_Sns__Button1__BTN__DR CYREG_PRT2_DR
#define CapSense_Sns__Button1__BTN__INTCFG CYREG_PRT2_INTCFG
#define CapSense_Sns__Button1__BTN__INTSTAT CYREG_PRT2_INTSTAT
#define CapSense_Sns__Button1__BTN__MASK 0x40u
#define CapSense_Sns__Button1__BTN__PA__CFG0 CYREG_UDB_PA2_CFG0
#define CapSense_Sns__Button1__BTN__PA__CFG1 CYREG_UDB_PA2_CFG1
#define CapSense_Sns__Button1__BTN__PA__CFG10 CYREG_UDB_PA2_CFG10
#define CapSense_Sns__Button1__BTN__PA__CFG11 CYREG_UDB_PA2_CFG11
#define CapSense_Sns__Button1__BTN__PA__CFG12 CYREG_UDB_PA2_CFG12
#define CapSense_Sns__Button1__BTN__PA__CFG13 CYREG_UDB_PA2_CFG13
#define CapSense_Sns__Button1__BTN__PA__CFG14 CYREG_UDB_PA2_CFG14
#define CapSense_Sns__Button1__BTN__PA__CFG2 CYREG_UDB_PA2_CFG2
#define CapSense_Sns__Button1__BTN__PA__CFG3 CYREG_UDB_PA2_CFG3
#define CapSense_Sns__Button1__BTN__PA__CFG4 CYREG_UDB_PA2_CFG4
#define CapSense_Sns__Button1__BTN__PA__CFG5 CYREG_UDB_PA2_CFG5
#define CapSense_Sns__Button1__BTN__PA__CFG6 CYREG_UDB_PA2_CFG6
#define CapSense_Sns__Button1__BTN__PA__CFG7 CYREG_UDB_PA2_CFG7
#define CapSense_Sns__Button1__BTN__PA__CFG8 CYREG_UDB_PA2_CFG8
#define CapSense_Sns__Button1__BTN__PA__CFG9 CYREG_UDB_PA2_CFG9
#define CapSense_Sns__Button1__BTN__PC CYREG_PRT2_PC
#define CapSense_Sns__Button1__BTN__PC2 CYREG_PRT2_PC2
#define CapSense_Sns__Button1__BTN__PORT 2u
#define CapSense_Sns__Button1__BTN__PS CYREG_PRT2_PS
#define CapSense_Sns__Button1__BTN__SHIFT 6u
#define CapSense_Sns__LinearSlider0_e0__LS__DM__MASK 0x07u
#define CapSense_Sns__LinearSlider0_e0__LS__DM__SHIFT 0u
#define CapSense_Sns__LinearSlider0_e0__LS__DR CYREG_PRT4_DR
#define CapSense_Sns__LinearSlider0_e0__LS__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Sns__LinearSlider0_e0__LS__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Sns__LinearSlider0_e0__LS__MASK 0x01u
#define CapSense_Sns__LinearSlider0_e0__LS__PC CYREG_PRT4_PC
#define CapSense_Sns__LinearSlider0_e0__LS__PC2 CYREG_PRT4_PC2
#define CapSense_Sns__LinearSlider0_e0__LS__PORT 4u
#define CapSense_Sns__LinearSlider0_e0__LS__PS CYREG_PRT4_PS
#define CapSense_Sns__LinearSlider0_e0__LS__SHIFT 0u
#define CapSense_Sns__LinearSlider0_e1__LS__DM__MASK 0x38u
#define CapSense_Sns__LinearSlider0_e1__LS__DM__SHIFT 3u
#define CapSense_Sns__LinearSlider0_e1__LS__DR CYREG_PRT4_DR
#define CapSense_Sns__LinearSlider0_e1__LS__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Sns__LinearSlider0_e1__LS__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Sns__LinearSlider0_e1__LS__MASK 0x02u
#define CapSense_Sns__LinearSlider0_e1__LS__PC CYREG_PRT4_PC
#define CapSense_Sns__LinearSlider0_e1__LS__PC2 CYREG_PRT4_PC2
#define CapSense_Sns__LinearSlider0_e1__LS__PORT 4u
#define CapSense_Sns__LinearSlider0_e1__LS__PS CYREG_PRT4_PS
#define CapSense_Sns__LinearSlider0_e1__LS__SHIFT 1u
#define CapSense_Sns__LinearSlider0_e2__LS__DM__MASK 0xE00u
#define CapSense_Sns__LinearSlider0_e2__LS__DM__SHIFT 9u
#define CapSense_Sns__LinearSlider0_e2__LS__DR CYREG_PRT4_DR
#define CapSense_Sns__LinearSlider0_e2__LS__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Sns__LinearSlider0_e2__LS__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Sns__LinearSlider0_e2__LS__MASK 0x08u
#define CapSense_Sns__LinearSlider0_e2__LS__PC CYREG_PRT4_PC
#define CapSense_Sns__LinearSlider0_e2__LS__PC2 CYREG_PRT4_PC2
#define CapSense_Sns__LinearSlider0_e2__LS__PORT 4u
#define CapSense_Sns__LinearSlider0_e2__LS__PS CYREG_PRT4_PS
#define CapSense_Sns__LinearSlider0_e2__LS__SHIFT 3u
#define CapSense_Sns__LinearSlider0_e3__LS__DM__MASK 0x07u
#define CapSense_Sns__LinearSlider0_e3__LS__DM__SHIFT 0u
#define CapSense_Sns__LinearSlider0_e3__LS__DR CYREG_PRT0_DR
#define CapSense_Sns__LinearSlider0_e3__LS__INTCFG CYREG_PRT0_INTCFG
#define CapSense_Sns__LinearSlider0_e3__LS__INTSTAT CYREG_PRT0_INTSTAT
#define CapSense_Sns__LinearSlider0_e3__LS__MASK 0x01u
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__LinearSlider0_e3__LS__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__LinearSlider0_e3__LS__PC CYREG_PRT0_PC
#define CapSense_Sns__LinearSlider0_e3__LS__PC2 CYREG_PRT0_PC2
#define CapSense_Sns__LinearSlider0_e3__LS__PORT 0u
#define CapSense_Sns__LinearSlider0_e3__LS__PS CYREG_PRT0_PS
#define CapSense_Sns__LinearSlider0_e3__LS__SHIFT 0u
#define CapSense_Sns__LinearSlider0_e4__LS__DM__MASK 0x38u
#define CapSense_Sns__LinearSlider0_e4__LS__DM__SHIFT 3u
#define CapSense_Sns__LinearSlider0_e4__LS__DR CYREG_PRT0_DR
#define CapSense_Sns__LinearSlider0_e4__LS__INTCFG CYREG_PRT0_INTCFG
#define CapSense_Sns__LinearSlider0_e4__LS__INTSTAT CYREG_PRT0_INTSTAT
#define CapSense_Sns__LinearSlider0_e4__LS__MASK 0x02u
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__LinearSlider0_e4__LS__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__LinearSlider0_e4__LS__PC CYREG_PRT0_PC
#define CapSense_Sns__LinearSlider0_e4__LS__PC2 CYREG_PRT0_PC2
#define CapSense_Sns__LinearSlider0_e4__LS__PORT 0u
#define CapSense_Sns__LinearSlider0_e4__LS__PS CYREG_PRT0_PS
#define CapSense_Sns__LinearSlider0_e4__LS__SHIFT 1u
#define CapSense_Sns__LinearSlider0_e5__LS__DM__MASK 0x1C0u
#define CapSense_Sns__LinearSlider0_e5__LS__DM__SHIFT 6u
#define CapSense_Sns__LinearSlider0_e5__LS__DR CYREG_PRT0_DR
#define CapSense_Sns__LinearSlider0_e5__LS__INTCFG CYREG_PRT0_INTCFG
#define CapSense_Sns__LinearSlider0_e5__LS__INTSTAT CYREG_PRT0_INTSTAT
#define CapSense_Sns__LinearSlider0_e5__LS__MASK 0x04u
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__LinearSlider0_e5__LS__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__LinearSlider0_e5__LS__PC CYREG_PRT0_PC
#define CapSense_Sns__LinearSlider0_e5__LS__PC2 CYREG_PRT0_PC2
#define CapSense_Sns__LinearSlider0_e5__LS__PORT 0u
#define CapSense_Sns__LinearSlider0_e5__LS__PS CYREG_PRT0_PS
#define CapSense_Sns__LinearSlider0_e5__LS__SHIFT 2u
#define CapSense_Sns__LinearSlider0_e6__LS__DM__MASK 0xE00u
#define CapSense_Sns__LinearSlider0_e6__LS__DM__SHIFT 9u
#define CapSense_Sns__LinearSlider0_e6__LS__DR CYREG_PRT0_DR
#define CapSense_Sns__LinearSlider0_e6__LS__INTCFG CYREG_PRT0_INTCFG
#define CapSense_Sns__LinearSlider0_e6__LS__INTSTAT CYREG_PRT0_INTSTAT
#define CapSense_Sns__LinearSlider0_e6__LS__MASK 0x08u
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__LinearSlider0_e6__LS__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__LinearSlider0_e6__LS__PC CYREG_PRT0_PC
#define CapSense_Sns__LinearSlider0_e6__LS__PC2 CYREG_PRT0_PC2
#define CapSense_Sns__LinearSlider0_e6__LS__PORT 0u
#define CapSense_Sns__LinearSlider0_e6__LS__PS CYREG_PRT0_PS
#define CapSense_Sns__LinearSlider0_e6__LS__SHIFT 3u
#define CapSense_Sns__LinearSlider0_e7__LS__DM__MASK 0x1C0000u
#define CapSense_Sns__LinearSlider0_e7__LS__DM__SHIFT 18u
#define CapSense_Sns__LinearSlider0_e7__LS__DR CYREG_PRT0_DR
#define CapSense_Sns__LinearSlider0_e7__LS__INTCFG CYREG_PRT0_INTCFG
#define CapSense_Sns__LinearSlider0_e7__LS__INTSTAT CYREG_PRT0_INTSTAT
#define CapSense_Sns__LinearSlider0_e7__LS__MASK 0x40u
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__LinearSlider0_e7__LS__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__LinearSlider0_e7__LS__PC CYREG_PRT0_PC
#define CapSense_Sns__LinearSlider0_e7__LS__PC2 CYREG_PRT0_PC2
#define CapSense_Sns__LinearSlider0_e7__LS__PORT 0u
#define CapSense_Sns__LinearSlider0_e7__LS__PS CYREG_PRT0_PS
#define CapSense_Sns__LinearSlider0_e7__LS__SHIFT 6u
#define CapSense_Sns__LinearSlider0_e8__LS__DM__MASK 0xE00000u
#define CapSense_Sns__LinearSlider0_e8__LS__DM__SHIFT 21u
#define CapSense_Sns__LinearSlider0_e8__LS__DR CYREG_PRT0_DR
#define CapSense_Sns__LinearSlider0_e8__LS__INTCFG CYREG_PRT0_INTCFG
#define CapSense_Sns__LinearSlider0_e8__LS__INTSTAT CYREG_PRT0_INTSTAT
#define CapSense_Sns__LinearSlider0_e8__LS__MASK 0x80u
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG0 CYREG_UDB_PA0_CFG0
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG1 CYREG_UDB_PA0_CFG1
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG10 CYREG_UDB_PA0_CFG10
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG11 CYREG_UDB_PA0_CFG11
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG12 CYREG_UDB_PA0_CFG12
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG13 CYREG_UDB_PA0_CFG13
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG14 CYREG_UDB_PA0_CFG14
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG2 CYREG_UDB_PA0_CFG2
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG3 CYREG_UDB_PA0_CFG3
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG4 CYREG_UDB_PA0_CFG4
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG5 CYREG_UDB_PA0_CFG5
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG6 CYREG_UDB_PA0_CFG6
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG7 CYREG_UDB_PA0_CFG7
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG8 CYREG_UDB_PA0_CFG8
#define CapSense_Sns__LinearSlider0_e8__LS__PA__CFG9 CYREG_UDB_PA0_CFG9
#define CapSense_Sns__LinearSlider0_e8__LS__PC CYREG_PRT0_PC
#define CapSense_Sns__LinearSlider0_e8__LS__PC2 CYREG_PRT0_PC2
#define CapSense_Sns__LinearSlider0_e8__LS__PORT 0u
#define CapSense_Sns__LinearSlider0_e8__LS__PS CYREG_PRT0_PS
#define CapSense_Sns__LinearSlider0_e8__LS__SHIFT 7u

/* Miscellaneous */
#define CY_PROJECT_NAME "Electrobass_slider"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04111193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDD 3.3
#define CYDEV_VDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
