// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Queue_69(
  input          clock,
                 reset,
  output         io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input          io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [39:0]  io_enq_bits_pc,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_next_pc,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input          io_enq_bits_edge_inst_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_edge_inst_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [31:0]  io_enq_bits_insts_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_insts_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_insts_2,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_insts_3,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_insts_4,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_insts_5,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_insts_6,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_insts_7,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_exp_insts_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_exp_insts_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_exp_insts_2,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_exp_insts_3,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_exp_insts_4,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_exp_insts_5,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_exp_insts_6,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_exp_insts_7,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input          io_enq_bits_sfbs_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfbs_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfbs_2,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfbs_3,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfbs_4,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfbs_5,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfbs_6,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfbs_7,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [15:0]  io_enq_bits_sfb_masks_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfb_masks_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfb_masks_2,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfb_masks_3,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfb_masks_4,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfb_masks_5,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfb_masks_6,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfb_masks_7,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [4:0]   io_enq_bits_sfb_dests_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfb_dests_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfb_dests_2,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfb_dests_3,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfb_dests_4,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfb_dests_5,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfb_dests_6,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_sfb_dests_7,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input          io_enq_bits_shadowable_mask_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_shadowable_mask_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_shadowable_mask_2,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_shadowable_mask_3,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_shadowable_mask_4,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_shadowable_mask_5,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_shadowable_mask_6,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_shadowable_mask_7,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_cfi_idx_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [2:0]   io_enq_bits_cfi_idx_bits,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_cfi_type,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input          io_enq_bits_cfi_is_call,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_cfi_is_ret,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_cfi_npc_plus4,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [39:0]  io_enq_bits_ras_top,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [7:0]   io_enq_bits_mask,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_br_mask,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [63:0]  io_enq_bits_ghist_old_history,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input          io_enq_bits_ghist_current_saw_branch_not_taken,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_ghist_new_saw_branch_not_taken,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_ghist_new_saw_branch_taken,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [4:0]   io_enq_bits_ghist_ras_idx,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input          io_enq_bits_lhist_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_lhist_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_xcpt_pf_if,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_xcpt_ae_if,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_end_half_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [15:0]  io_enq_bits_end_half_bits,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [119:0] io_enq_bits_bpd_meta_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_bpd_meta_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input  [1:0]   io_enq_bits_fsrc,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_enq_bits_tsrc,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  input          io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output         io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [39:0]  io_deq_bits_pc,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output         io_deq_bits_edge_inst_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_edge_inst_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [31:0]  io_deq_bits_insts_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_insts_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_insts_2,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_insts_3,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_insts_4,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_insts_5,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_insts_6,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_insts_7,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_exp_insts_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_exp_insts_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_exp_insts_2,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_exp_insts_3,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_exp_insts_4,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_exp_insts_5,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_exp_insts_6,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_exp_insts_7,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output         io_deq_bits_sfbs_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_sfbs_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_sfbs_2,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_sfbs_3,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_sfbs_4,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_sfbs_5,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_sfbs_6,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_sfbs_7,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_shadowed_mask_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_shadowed_mask_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_shadowed_mask_2,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_shadowed_mask_3,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_shadowed_mask_4,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_shadowed_mask_5,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_shadowed_mask_6,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_shadowed_mask_7,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_cfi_idx_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [2:0]   io_deq_bits_cfi_idx_bits,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_cfi_type,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output         io_deq_bits_cfi_is_call,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_cfi_is_ret,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [39:0]  io_deq_bits_ras_top,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [7:0]   io_deq_bits_mask,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_br_mask,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [63:0]  io_deq_bits_ghist_old_history,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output         io_deq_bits_ghist_current_saw_branch_not_taken,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_ghist_new_saw_branch_not_taken,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_ghist_new_saw_branch_taken,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [4:0]   io_deq_bits_ghist_ras_idx,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output         io_deq_bits_xcpt_pf_if,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_xcpt_ae_if,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_debug_if_oh_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_debug_if_oh_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_debug_if_oh_2,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_debug_if_oh_3,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_debug_if_oh_4,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_debug_if_oh_5,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_debug_if_oh_6,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_debug_if_oh_7,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_xcpt_if_oh_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_xcpt_if_oh_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_xcpt_if_oh_2,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_xcpt_if_oh_3,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_xcpt_if_oh_4,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_xcpt_if_oh_5,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_xcpt_if_oh_6,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bp_xcpt_if_oh_7,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [119:0] io_deq_bits_bpd_meta_0,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
                 io_deq_bits_bpd_meta_1,	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
  output [1:0]   io_deq_bits_fsrc	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14]
);

  reg  [1209:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  reg           full;	// @[src/main/scala/chisel3/util/Decoupled.scala:277:27]
  wire          _io_enq_ready_output = io_deq_ready | ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:277:27, :304:{16,19}, :324:{24,39}]
  wire          do_enq = _io_enq_ready_output & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, :304:16, :324:{24,39}]
  always @(posedge clock) begin
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
      ram <= {io_enq_bits_tsrc, io_enq_bits_fsrc, io_enq_bits_bpd_meta_1, io_enq_bits_bpd_meta_0, io_enq_bits_end_half_bits, io_enq_bits_end_half_valid, 16'h0, io_enq_bits_xcpt_ae_if, io_enq_bits_xcpt_pf_if, io_enq_bits_lhist_1, io_enq_bits_lhist_0, io_enq_bits_ghist_ras_idx, io_enq_bits_ghist_new_saw_branch_taken, io_enq_bits_ghist_new_saw_branch_not_taken, io_enq_bits_ghist_current_saw_branch_not_taken, io_enq_bits_ghist_old_history, io_enq_bits_br_mask, io_enq_bits_mask, 5'h0, io_enq_bits_ras_top, io_enq_bits_cfi_npc_plus4, io_enq_bits_cfi_is_ret, io_enq_bits_cfi_is_call, io_enq_bits_cfi_type, io_enq_bits_cfi_idx_bits, io_enq_bits_cfi_idx_valid, 8'h0, io_enq_bits_shadowable_mask_7, io_enq_bits_shadowable_mask_6, io_enq_bits_shadowable_mask_5, io_enq_bits_shadowable_mask_4, io_enq_bits_shadowable_mask_3, io_enq_bits_shadowable_mask_2, io_enq_bits_shadowable_mask_1, io_enq_bits_shadowable_mask_0, io_enq_bits_sfb_dests_7, io_enq_bits_sfb_dests_6, io_enq_bits_sfb_dests_5, io_enq_bits_sfb_dests_4, io_enq_bits_sfb_dests_3, io_enq_bits_sfb_dests_2, io_enq_bits_sfb_dests_1, io_enq_bits_sfb_dests_0, io_enq_bits_sfb_masks_7, io_enq_bits_sfb_masks_6, io_enq_bits_sfb_masks_5, io_enq_bits_sfb_masks_4, io_enq_bits_sfb_masks_3, io_enq_bits_sfb_masks_2, io_enq_bits_sfb_masks_1, io_enq_bits_sfb_masks_0, io_enq_bits_sfbs_7, io_enq_bits_sfbs_6, io_enq_bits_sfbs_5, io_enq_bits_sfbs_4, io_enq_bits_sfbs_3, io_enq_bits_sfbs_2, io_enq_bits_sfbs_1, io_enq_bits_sfbs_0, io_enq_bits_exp_insts_7, io_enq_bits_exp_insts_6, io_enq_bits_exp_insts_5, io_enq_bits_exp_insts_4, io_enq_bits_exp_insts_3, io_enq_bits_exp_insts_2, io_enq_bits_exp_insts_1, io_enq_bits_exp_insts_0, io_enq_bits_insts_7, io_enq_bits_insts_6, io_enq_bits_insts_5, io_enq_bits_insts_4, io_enq_bits_insts_3, io_enq_bits_insts_2, io_enq_bits_insts_1, io_enq_bits_insts_0, io_enq_bits_edge_inst_1, io_enq_bits_edge_inst_0, io_enq_bits_next_pc, io_enq_bits_pc};	// @[src/main/scala/chisel3/util/Decoupled.scala:273:14, :274:95]
    if (reset)
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:277:27]
    else if (~(do_enq == (io_deq_ready & full)))	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:37];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h26; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        ram = {_RANDOM[6'h0][31:1], _RANDOM[6'h1], _RANDOM[6'h2], _RANDOM[6'h3], _RANDOM[6'h4], _RANDOM[6'h5], _RANDOM[6'h6], _RANDOM[6'h7], _RANDOM[6'h8], _RANDOM[6'h9], _RANDOM[6'hA], _RANDOM[6'hB], _RANDOM[6'hC], _RANDOM[6'hD], _RANDOM[6'hE], _RANDOM[6'hF], _RANDOM[6'h10], _RANDOM[6'h11], _RANDOM[6'h12], _RANDOM[6'h13], _RANDOM[6'h14], _RANDOM[6'h15], _RANDOM[6'h16], _RANDOM[6'h17], _RANDOM[6'h18], _RANDOM[6'h19], _RANDOM[6'h1A], _RANDOM[6'h1B], _RANDOM[6'h1C], _RANDOM[6'h1D], _RANDOM[6'h1E], _RANDOM[6'h1F], _RANDOM[6'h20], _RANDOM[6'h21], _RANDOM[6'h22], _RANDOM[6'h23], _RANDOM[6'h24], _RANDOM[6'h25][26:0]};	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
        full = _RANDOM[6'h0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = _io_enq_ready_output;	// @[src/main/scala/chisel3/util/Decoupled.scala:304:16, :324:{24,39}]
  assign io_deq_valid = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:277:27]
  assign io_deq_bits_pc = ram[39:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_edge_inst_0 = ram[80];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_edge_inst_1 = ram[81];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_insts_0 = ram[113:82];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_insts_1 = ram[145:114];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_insts_2 = ram[177:146];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_insts_3 = ram[209:178];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_insts_4 = ram[241:210];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_insts_5 = ram[273:242];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_insts_6 = ram[305:274];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_insts_7 = ram[337:306];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_exp_insts_0 = ram[369:338];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_exp_insts_1 = ram[401:370];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_exp_insts_2 = ram[433:402];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_exp_insts_3 = ram[465:434];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_exp_insts_4 = ram[497:466];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_exp_insts_5 = ram[529:498];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_exp_insts_6 = ram[561:530];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_exp_insts_7 = ram[593:562];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_sfbs_0 = ram[594];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_sfbs_1 = ram[595];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_sfbs_2 = ram[596];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_sfbs_3 = ram[597];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_sfbs_4 = ram[598];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_sfbs_5 = ram[599];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_sfbs_6 = ram[600];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_sfbs_7 = ram[601];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_shadowed_mask_0 = ram[778];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_shadowed_mask_1 = ram[779];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_shadowed_mask_2 = ram[780];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_shadowed_mask_3 = ram[781];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_shadowed_mask_4 = ram[782];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_shadowed_mask_5 = ram[783];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_shadowed_mask_6 = ram[784];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_shadowed_mask_7 = ram[785];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_cfi_idx_valid = ram[786];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_cfi_idx_bits = ram[789:787];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_cfi_type = ram[792:790];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_cfi_is_call = ram[793];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_cfi_is_ret = ram[794];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_ras_top = ram[835:796];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_mask = ram[848:841];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_br_mask = ram[856:849];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_ghist_old_history = ram[920:857];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_ghist_current_saw_branch_not_taken = ram[921];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_ghist_new_saw_branch_not_taken = ram[922];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_ghist_new_saw_branch_taken = ram[923];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_ghist_ras_idx = ram[928:924];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_xcpt_pf_if = ram[931];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_xcpt_ae_if = ram[932];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_debug_if_oh_0 = ram[933];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_debug_if_oh_1 = ram[934];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_debug_if_oh_2 = ram[935];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_debug_if_oh_3 = ram[936];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_debug_if_oh_4 = ram[937];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_debug_if_oh_5 = ram[938];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_debug_if_oh_6 = ram[939];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_debug_if_oh_7 = ram[940];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_xcpt_if_oh_0 = ram[941];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_xcpt_if_oh_1 = ram[942];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_xcpt_if_oh_2 = ram[943];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_xcpt_if_oh_3 = ram[944];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_xcpt_if_oh_4 = ram[945];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_xcpt_if_oh_5 = ram[946];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_xcpt_if_oh_6 = ram[947];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bp_xcpt_if_oh_7 = ram[948];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bpd_meta_0 = ram[1085:966];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_bpd_meta_1 = ram[1205:1086];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
  assign io_deq_bits_fsrc = ram[1207:1206];	// @[src/main/scala/chisel3/util/Decoupled.scala:274:95]
endmodule

