<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › octeon › ethernet-spi.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ethernet-spi.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/**********************************************************************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2007 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm">**********************************************************************/</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/netdevice.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;net/dst.h&gt;</span>

<span class="cp">#include &lt;asm/octeon/octeon.h&gt;</span>

<span class="cp">#include &quot;ethernet-defines.h&quot;</span>
<span class="cp">#include &quot;octeon-ethernet.h&quot;</span>
<span class="cp">#include &quot;ethernet-util.h&quot;</span>

<span class="cp">#include &lt;asm/octeon/cvmx-spi.h&gt;</span>

<span class="cp">#include &lt;asm/octeon/cvmx-npi-defs.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-spxx-defs.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-stxx-defs.h&gt;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">number_spi_ports</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">need_retrain</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">cvm_oct_spi_rml_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpl</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irqreturn_t</span> <span class="n">return_status</span> <span class="o">=</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_npi_rsl_int_blocks</span> <span class="n">rsl_int_blocks</span><span class="p">;</span>

	<span class="cm">/* Check and see if this interrupt was caused by the GMX block */</span>
	<span class="n">rsl_int_blocks</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_NPI_RSL_INT_BLOCKS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rsl_int_blocks</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">spx1</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* 19 - SPX1_INT_REG &amp; STX1_INT_REG */</span>

		<span class="k">union</span> <span class="n">cvmx_spxx_int_reg</span> <span class="n">spx_int_reg</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_stxx_int_reg</span> <span class="n">stx_int_reg</span><span class="p">;</span>

		<span class="n">spx_int_reg</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_REG</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_REG</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="n">spx_int_reg</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">need_retrain</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>

			<span class="n">spx_int_reg</span><span class="p">.</span><span class="n">u64</span> <span class="o">&amp;=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_MSK</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">spf</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: SRX Spi4 interface down</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calerr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: SRX Spi4 Calendar table &quot;</span>
				       <span class="s">&quot;parity error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">syncerr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: SRX Consecutive Spi4 DIP4 &quot;</span>
				       <span class="s">&quot;errors have exceeded &quot;</span>
				       <span class="s">&quot;SPX_ERR_CTL[ERRCNT]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">diperr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: SRX Spi4 DIP4 error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">tpaovr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: SRX Selected port has hit &quot;</span>
				       <span class="s">&quot;TPA overflow</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rsverr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: SRX Spi4 reserved control &quot;</span>
				       <span class="s">&quot;word detected</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">drwnng</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: SRX Spi4 receive FIFO &quot;</span>
				       <span class="s">&quot;drowning/overflow</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">clserr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: SRX Spi4 packet closed on &quot;</span>
				       <span class="s">&quot;non-16B alignment without EOP</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">spiovr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: SRX Spi4 async FIFO overflow</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">abnorm</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: SRX Abnormal packet &quot;</span>
				       <span class="s">&quot;termination (ERR bit)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">prtnxa</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: SRX Port out of range</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">stx_int_reg</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_REG</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_REG</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="n">stx_int_reg</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">need_retrain</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>

			<span class="n">stx_int_reg</span><span class="p">.</span><span class="n">u64</span> <span class="o">&amp;=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_MSK</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">syncerr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: STX Interface encountered a &quot;</span>
				       <span class="s">&quot;fatal error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">frmerr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: STX FRMCNT has exceeded &quot;</span>
				       <span class="s">&quot;STX_DIP_CNT[MAXFRM]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">unxfrm</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: STX Unexpected framing &quot;</span>
				       <span class="s">&quot;sequence</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">nosync</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: STX ERRCNT has exceeded &quot;</span>
				       <span class="s">&quot;STX_DIP_CNT[MAXDIP]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">diperr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: STX DIP2 error on the Spi4 &quot;</span>
				       <span class="s">&quot;Status channel</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">datovr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: STX Spi4 FIFO overflow error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ovrbst</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: STX Transmit packet burst &quot;</span>
				       <span class="s">&quot;too big</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calpar1</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: STX Calendar Table Parity &quot;</span>
				       <span class="s">&quot;Error Bank1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calpar0</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI1: STX Calendar Table Parity &quot;</span>
				       <span class="s">&quot;Error Bank0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_MSK</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_MSK</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">need_retrain</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">return_status</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rsl_int_blocks</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">spx0</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* 18 - SPX0_INT_REG &amp; STX0_INT_REG */</span>
		<span class="k">union</span> <span class="n">cvmx_spxx_int_reg</span> <span class="n">spx_int_reg</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_stxx_int_reg</span> <span class="n">stx_int_reg</span><span class="p">;</span>

		<span class="n">spx_int_reg</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_REG</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_REG</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">spx_int_reg</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">need_retrain</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>

			<span class="n">spx_int_reg</span><span class="p">.</span><span class="n">u64</span> <span class="o">&amp;=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_MSK</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">spf</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: SRX Spi4 interface down</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calerr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: SRX Spi4 Calendar table &quot;</span>
				       <span class="s">&quot;parity error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">syncerr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: SRX Consecutive Spi4 DIP4 &quot;</span>
				       <span class="s">&quot;errors have exceeded &quot;</span>
				       <span class="s">&quot;SPX_ERR_CTL[ERRCNT]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">diperr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: SRX Spi4 DIP4 error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">tpaovr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: SRX Selected port has hit &quot;</span>
				       <span class="s">&quot;TPA overflow</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rsverr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: SRX Spi4 reserved control &quot;</span>
				       <span class="s">&quot;word detected</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">drwnng</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: SRX Spi4 receive FIFO &quot;</span>
				       <span class="s">&quot;drowning/overflow</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">clserr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: SRX Spi4 packet closed on &quot;</span>
				       <span class="s">&quot;non-16B alignment without EOP</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">spiovr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: SRX Spi4 async FIFO overflow</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">abnorm</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: SRX Abnormal packet &quot;</span>
				       <span class="s">&quot;termination (ERR bit)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">prtnxa</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: SRX Port out of range</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">stx_int_reg</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_REG</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_REG</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">stx_int_reg</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">need_retrain</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>

			<span class="n">stx_int_reg</span><span class="p">.</span><span class="n">u64</span> <span class="o">&amp;=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_MSK</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">syncerr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: STX Interface encountered a &quot;</span>
				       <span class="s">&quot;fatal error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">frmerr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: STX FRMCNT has exceeded &quot;</span>
				       <span class="s">&quot;STX_DIP_CNT[MAXFRM]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">unxfrm</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: STX Unexpected framing &quot;</span>
				       <span class="s">&quot;sequence</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">nosync</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: STX ERRCNT has exceeded &quot;</span>
				       <span class="s">&quot;STX_DIP_CNT[MAXDIP]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">diperr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: STX DIP2 error on the Spi4 &quot;</span>
				       <span class="s">&quot;Status channel</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">datovr</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: STX Spi4 FIFO overflow error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ovrbst</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: STX Transmit packet burst &quot;</span>
				       <span class="s">&quot;too big</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calpar1</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: STX Calendar Table Parity &quot;</span>
				       <span class="s">&quot;Error Bank1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">stx_int_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calpar0</span><span class="p">)</span>
				<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;SPI0: STX Calendar Table Parity &quot;</span>
				       <span class="s">&quot;Error Bank0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_MSK</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_MSK</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">need_retrain</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">return_status</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">return_status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cvm_oct_spi_enable_error_reporting</span><span class="p">(</span><span class="kt">int</span> <span class="n">interface</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">cvmx_spxx_int_msk</span> <span class="n">spxx_int_msk</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_stxx_int_msk</span> <span class="n">stxx_int_msk</span><span class="p">;</span>

	<span class="n">spxx_int_msk</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_MSK</span><span class="p">(</span><span class="n">interface</span><span class="p">));</span>
	<span class="n">spxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">syncerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">diperr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">tpaovr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rsverr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">drwnng</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">clserr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">spiovr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">abnorm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">prtnxa</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_MSK</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">spxx_int_msk</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="n">stxx_int_msk</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_MSK</span><span class="p">(</span><span class="n">interface</span><span class="p">));</span>
	<span class="n">stxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">frmerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">stxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">unxfrm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">stxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">nosync</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">stxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">diperr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">stxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">datovr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">stxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ovrbst</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">stxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calpar1</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">stxx_int_msk</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">calpar0</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_MSK</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">stxx_int_msk</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cvm_oct_spi_poll</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">spi4000_port</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">octeon_ethernet</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">interface</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">interface</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">interface</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">interface</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">==</span> <span class="n">interface</span> <span class="o">*</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">need_retrain</span><span class="p">[</span><span class="n">interface</span><span class="p">])</span> <span class="p">{</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">cvmx_spi_restart_interface</span>
			    <span class="p">(</span><span class="n">interface</span><span class="p">,</span> <span class="n">CVMX_SPI_MODE_DUPLEX</span><span class="p">,</span> <span class="mi">10</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">need_retrain</span><span class="p">[</span><span class="n">interface</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">cvm_oct_spi_enable_error_reporting</span><span class="p">(</span><span class="n">interface</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * The SPI4000 TWSI interface is very slow. In order</span>
<span class="cm">		 * not to bring the system to a crawl, we only poll a</span>
<span class="cm">		 * single port every second. This means negotiation</span>
<span class="cm">		 * speed changes take up to 10 seconds, but at least</span>
<span class="cm">		 * we don&#39;t waste absurd amounts of time waiting for</span>
<span class="cm">		 * TWSI.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">==</span> <span class="n">spi4000_port</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * This function does nothing if it is called on an</span>
<span class="cm">			 * interface without a SPI4000.</span>
<span class="cm">			 */</span>
			<span class="n">cvmx_spi4000_check_speed</span><span class="p">(</span><span class="n">interface</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>
			<span class="cm">/*</span>
<span class="cm">			 * Normal ordering increments. By decrementing</span>
<span class="cm">			 * we only match once per iteration.</span>
<span class="cm">			 */</span>
			<span class="n">spi4000_port</span><span class="o">--</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">spi4000_port</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">spi4000_port</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cvm_oct_spi_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">octeon_ethernet</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">number_spi_ports</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">OCTEON_IRQ_RML</span><span class="p">,</span> <span class="n">cvm_oct_spi_rml_interrupt</span><span class="p">,</span>
				<span class="n">IRQF_SHARED</span><span class="p">,</span> <span class="s">&quot;SPI&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">number_spi_ports</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">number_spi_ports</span><span class="o">++</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">port</span> <span class="o">==</span> <span class="mi">16</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">cvm_oct_spi_enable_error_reporting</span><span class="p">(</span><span class="n">INTERFACE</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">));</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">poll</span> <span class="o">=</span> <span class="n">cvm_oct_spi_poll</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">cvm_oct_common_init</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cvm_oct_spi_uninit</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">interface</span><span class="p">;</span>

	<span class="n">cvm_oct_common_uninit</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">number_spi_ports</span><span class="o">--</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">number_spi_ports</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">interface</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">interface</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">interface</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_MSK</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_MSK</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">OCTEON_IRQ_RML</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">number_spi_ports</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
