<stg><name>multiply_accumulate</name>


<trans_list>

<trans id="91" from="1" to="2">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="2">
<condition id="29">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="2" to="3">
<condition id="31">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="3" to="3">
<condition id="33">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="3" to="4">
<condition id="35">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="4" to="4">
<condition id="37">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="4" to="5">
<condition id="39">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="5" to="6">
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="5" to="5">
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="6" to="7">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="7" to="8">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="8" to="9">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="9" to="10">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %m1_V = phi i11 [ -1024, %0 ], [ %p_Result_s, %2 ]

]]></Node>
<StgValue><ssdm name="m1_V"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %i_assign = phi i4 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="4">
<![CDATA[
:2  %i_assign_cast5 = zext i4 %i_assign to i32

]]></Node>
<StgValue><ssdm name="i_assign_cast5"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond_i = icmp eq i4 %i_assign, -6

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %i = add i4 %i_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_i, label %get_mantissa.exit.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %p_Repl2_s = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 1, i32 %i_assign_cast5)

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="32" op_3_bw="1">
<![CDATA[
:2  %p_Result_s = call i11 @_ssdm_op_BitSet.i11.i11.i32.i1(i11 %m1_V, i32 %i_assign_cast5, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
get_mantissa.exit.preheader:0  br label %get_mantissa.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
get_mantissa.exit:0  %e1_V = phi i5 [ %p_Result_1, %3 ], [ 0, %get_mantissa.exit.preheader ]

]]></Node>
<StgValue><ssdm name="e1_V"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
get_mantissa.exit:1  %i_assign_2 = phi i3 [ %i_1, %3 ], [ 0, %get_mantissa.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_assign_2"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="3">
<![CDATA[
get_mantissa.exit:2  %i_assign_2_cast4 = zext i3 %i_assign_2 to i32

]]></Node>
<StgValue><ssdm name="i_assign_2_cast4"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="3">
<![CDATA[
get_mantissa.exit:3  %i_assign_2_cast = zext i3 %i_assign_2 to i4

]]></Node>
<StgValue><ssdm name="i_assign_2_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
get_mantissa.exit:4  %exitcond_i2 = icmp eq i3 %i_assign_2, -3

]]></Node>
<StgValue><ssdm name="exitcond_i2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_mantissa.exit:5  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
get_mantissa.exit:6  %i_1 = add i3 %i_assign_2, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_mantissa.exit:7  br i1 %exitcond_i2, label %get_exponent.exit.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %i_assign_1 = add i4 %i_assign_2_cast, -6

]]></Node>
<StgValue><ssdm name="i_assign_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
:2  %i_assign_1_cast = zext i4 %i_assign_1 to i32

]]></Node>
<StgValue><ssdm name="i_assign_1_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:3  %p_Repl2_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 1, i32 %i_assign_1_cast)

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_1 = call i5 @_ssdm_op_BitSet.i5.i5.i32.i1(i5 %e1_V, i32 %i_assign_2_cast4, i1 %p_Repl2_1)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %get_mantissa.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
get_exponent.exit.preheader:0  br label %get_exponent.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
get_exponent.exit:0  %m2_V = phi i11 [ %p_Result_2, %4 ], [ -1024, %get_exponent.exit.preheader ]

]]></Node>
<StgValue><ssdm name="m2_V"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
get_exponent.exit:1  %i_assign_3 = phi i4 [ %i_2, %4 ], [ 0, %get_exponent.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_assign_3"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
get_exponent.exit:2  %i_assign_3_cast3 = zext i4 %i_assign_3 to i32

]]></Node>
<StgValue><ssdm name="i_assign_3_cast3"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
get_exponent.exit:3  %exitcond_i1 = icmp eq i4 %i_assign_3, -6

]]></Node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_exponent.exit:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
get_exponent.exit:5  %i_2 = add i4 %i_assign_3, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_exponent.exit:6  br i1 %exitcond_i1, label %get_mantissa.exit16.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:1  %p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 2, i32 %i_assign_3_cast3)

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="32" op_3_bw="1">
<![CDATA[
:2  %p_Result_2 = call i11 @_ssdm_op_BitSet.i11.i11.i32.i1(i11 %m2_V, i32 %i_assign_3_cast3, i1 %p_Repl2_2)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %get_exponent.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
get_mantissa.exit16.preheader:0  br label %get_mantissa.exit16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
get_mantissa.exit16:0  %p_Val2_4 = phi i5 [ %p_Result_3, %5 ], [ 0, %get_mantissa.exit16.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
get_mantissa.exit16:1  %i_assign_5 = phi i3 [ %i_3, %5 ], [ 0, %get_mantissa.exit16.preheader ]

]]></Node>
<StgValue><ssdm name="i_assign_5"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="3">
<![CDATA[
get_mantissa.exit16:2  %i_assign_5_cast2 = zext i3 %i_assign_5 to i32

]]></Node>
<StgValue><ssdm name="i_assign_5_cast2"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="3">
<![CDATA[
get_mantissa.exit16:3  %i_assign_5_cast = zext i3 %i_assign_5 to i4

]]></Node>
<StgValue><ssdm name="i_assign_5_cast"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
get_mantissa.exit16:4  %exitcond_i3 = icmp eq i3 %i_assign_5, -3

]]></Node>
<StgValue><ssdm name="exitcond_i3"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_mantissa.exit16:5  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
get_mantissa.exit16:6  %i_3 = add i3 %i_assign_5, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_mantissa.exit16:7  br i1 %exitcond_i3, label %get_exponent.exit26_ifconv, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %i_assign_4 = add i4 %i_assign_5_cast, -6

]]></Node>
<StgValue><ssdm name="i_assign_4"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
:2  %i_assign_4_cast = zext i4 %i_assign_4 to i32

]]></Node>
<StgValue><ssdm name="i_assign_4_cast"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:3  %p_Repl2_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 2, i32 %i_assign_4_cast)

]]></Node>
<StgValue><ssdm name="p_Repl2_3"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %p_Result_3 = call i5 @_ssdm_op_BitSet.i5.i5.i32.i1(i5 %p_Val2_4, i32 %i_assign_5_cast2, i1 %p_Repl2_3)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %get_mantissa.exit16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="11">
<![CDATA[
get_exponent.exit26_ifconv:0  %lhs_V = zext i11 %m1_V to i22

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="22" op_0_bw="11">
<![CDATA[
get_exponent.exit26_ifconv:1  %rhs_V = zext i11 %m2_V to i22

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
get_exponent.exit26_ifconv:2  %r_V_3 = mul i22 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="5">
<![CDATA[
get_exponent.exit26_ifconv:3  %lhs_V_1 = zext i5 %e1_V to i6

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="5">
<![CDATA[
get_exponent.exit26_ifconv:4  %rhs_V_1 = zext i5 %p_Val2_4 to i6

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
get_exponent.exit26_ifconv:5  %tmp1 = add i6 -15, %rhs_V_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
get_exponent.exit26_ifconv:6  %exact_e_V = add i6 %tmp1, %lhs_V_1

]]></Node>
<StgValue><ssdm name="exact_e_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
get_exponent.exit26_ifconv:2  %r_V_3 = mul i22 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
get_exponent.exit26_ifconv:2  %r_V_3 = mul i22 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="6">
<![CDATA[
get_exponent.exit26_ifconv:7  %lhs_V_cast = zext i6 %exact_e_V to i7

]]></Node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_exponent.exit26_ifconv:8  %r_V_4 = add i7 -15, %lhs_V_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_exponent.exit26_ifconv:11  %tmp_6 = sub i7 15, %lhs_V_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
get_exponent.exit26_ifconv:9  %tmp = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %r_V_4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="22">
<![CDATA[
get_exponent.exit26_ifconv:10  %tmp_5 = zext i22 %r_V_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="22" op_0_bw="7">
<![CDATA[
get_exponent.exit26_ifconv:12  %tmp_6_cast = sext i7 %tmp_6 to i22

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
get_exponent.exit26_ifconv:13  %tmp_7 = lshr i22 %r_V_3, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="7">
<![CDATA[
get_exponent.exit26_ifconv:14  %tmp_2_cast = sext i7 %r_V_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
get_exponent.exit26_ifconv:15  %tmp_3 = shl i32 %tmp_5, %tmp_2_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="22" op_0_bw="32">
<![CDATA[
get_exponent.exit26_ifconv:16  %tmp_1 = trunc i32 %tmp_3 to i22

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
get_exponent.exit26_ifconv:17  %r_V = select i1 %tmp, i22 %tmp_7, i22 %tmp_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="22">
<![CDATA[
get_exponent.exit26_ifconv:18  %shifted_V = zext i22 %r_V to i512

]]></Node>
<StgValue><ssdm name="shifted_V"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="512" op_0_bw="512">
<![CDATA[
get_exponent.exit26_ifconv:19  %cr_m_cr_V_load = load i512* @cr_m_cr_V, align 64

]]></Node>
<StgValue><ssdm name="cr_m_cr_V_load"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
get_exponent.exit26_ifconv:20  %tmp_s = add i512 %cr_m_cr_V_load, %shifted_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="88" st_id="10" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
get_exponent.exit26_ifconv:20  %tmp_s = add i512 %cr_m_cr_V_load, %shifted_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
get_exponent.exit26_ifconv:21  store i512 %tmp_s, i512* @cr_m_cr_V, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0">
<![CDATA[
get_exponent.exit26_ifconv:22  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
