
<html><head><title>Specifying Built-In SystemVerilog Nettypes</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669020" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Specifying Built-In SystemVerilog Nettypes" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Real Number Modeling, User-Defined Nettypes, Wreal/Real Nets," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669020" />
<meta name="NextFile" content="Specifying_User-Defined_Nettype_and_Resolution_Function.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Using_Real_Number_Modeling_in_SystemVerilog.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Specifying Built-In SystemVerilog Nettypes" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Using_Real_Number_Modeling_in_SystemVerilog.html" title="Using_Real_Number_Modeling_in_SystemVerilog">Using_Real_Number_Modeling_in_ ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Specifying_User-Defined_Nettype_and_Resolution_Function.html" title="Specifying_User-Defined_Nettype_and_Resolution_Function">Specifying_User-Defined_Nettyp ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Specifying Built-In SystemVerilog Nettypes</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>Cadence provides a pre-compiled SystemVerilog (SV) Package (<code>cds_rnm_pkg</code>) of wreal-like nettypes, available for import. This allows you to reuse and migrate the Verilog-AMS code to SV.&#160;</p>

<p>You can enable real number modeling in SystemVerilog by creating a set of built-in nettypes with<span>&#160;</span><code>real</code><span>&#160;</span>(<code>scalar</code><span>&#160;</span>or<span>&#160;</span><code>typedef</code>) data type and built-in resolution functions, equivalent to the wreal resolution functions.</p>

<p>A built-in real SV nettype can be declared as follows:</p>

<p><code>nettype real nettype_identifier with builtin_res_func;</code></p>

<p>Where:</p>

<p><code>nettype_identifier</code>&#160;is the identifier that you use for nettype and&#160;<code>builtin_res_func</code>&#160;is a Cadence built-in resolution function. For example:</p>

<p><code>nettype real wrealavg with CDS_res_wrealavg</code></p>

<p>You can also use another name for an existing built-in nettype, as shown below.</p>

<p><code>nettype real wrealavg with CDS_res_wrealavg; //declare a built-in nettype &quot;wrealavg&quot;</code></p>

<p><code>nettype wrealavg myWrealAvg; //rename wrealavg to myWrealAvg</code></p>

<p>The SV built-in resolution functions and their equivalent wreal types are listed in the following table.<br /><br /></p>
<div class="pbi_avoid"><p align="left"><strong><span class="confluence-anchor-link" id="SpecifyingBuiltInSystemVerilogNettypes-1063265"></span>Built-In Resolution Functions</strong></p>
<div class="table-wrap"><table border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td bgcolor="#CCCCCC" class="confluenceTd" valign="top" width="278">
<p><span style=""><strong>Built-in Resolution Function</strong></span></p>
</td>
<td bgcolor="#CCCCCC" class="confluenceTd" valign="top" width="238">
<p><span style=""><strong>Equivalent Wreal Type</strong></span></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> CDS_res_wreal1driver </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> wreal1driver </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> CDS_res_wreal4state </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> wreal4state </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> CDS_res_wrealmin </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> wrealmin </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> CDS_res_wrealmax </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> wrealmax </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> CDS_res_wrealsum </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> wrealsum </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> CDS_res_wrealavg </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> wrealavg </code></p>
</td>
</tr>
</tbody></table></div>
</div>

<p>Once a built-in nettype has been declared, a net of the built-in nettype can be used just like a net of any other user-defined nettype (UDN) as governed by the SV LRM.</p>

<p><code>nettype real wrealavg with CDS_res_wrealavg; //declare a built-in nettype &quot;wrealavg&quot;</code><br /><code>wrealavg x; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;//declare a singular net of nettype &quot;wrealavg&quot;</code><br /><code>wrealavg x [0:3]; &#160;&#160;&#160;// declare a 4-element array of nets of nettype &quot;wrealavg&quot;</code></p>

<p>You can easily port existing wreal models to SV in one of the following ways:</p>
<ul><li>By importing the&#160;<code>cds_rnm_pkg</code><span>&#160;package that defines a set of built-in nettypes that are equivalent to the typed wreal nets. See <a href="#SpecifyingBuiltInSystemVerilogNettypes-wreal_example2">Example 2</a>.</span></li><li><span>Using the <code>xrun</code> command-line option, <code>-wreal</code>. When <code>wreal</code> is used as a datatype in the design, you can use this option without using <code>cds_rnm_pkg</code>. The tool then internally imports the <code>cds_rnm_pkg</code> definition <code>for wreal</code>. See <a href="#SpecifyingBuiltInSystemVerilogNettypes-wreal_example1">Example 1</a>.</span></li></ul><div class="pbi_avoid"><span class="confluence-anchor-link" id="SpecifyingBuiltInSystemVerilogNettypes-wreal_example1"></span><strong>Example 1</strong>
<p>In the following example, in the design wreal type is used and in the xrun command-line the value, wrealavg is passed to this type using the -wreal option.</p>

<p><code>xrun -clean top.sv -wreal wrealavg -rnm_info -rnm_tech -dms_concat</code></p>

<p><code>module real_model(x);</code><br /><code>input x [0:3];</code><br /><code>wreal x [0:3];</code><br /><code>child C(x);</code><br /><code>endmodule</code></p>
</div>
<div class="pbi_avoid">
<p><strong><span class="confluence-anchor-link" id="SpecifyingBuiltInSystemVerilogNettypes-wreal_example2"></span>Example 2</strong></p>

<p><span>The following simple Verilog-AMS wreal module</span></p>

<p><code>module real_model(x);</code></p>

<p><code>&#160; &#160;input x [0:3];</code><br /><code>&#160; &#160;wrealavg x [0:3];</code><br /><code>&#160; &#160;child C(x);</code><br /><code>endmodule</code></p>

<p>can be ported to use SV nettypes by simply importing the&#160;<code>cds_rnm_pkg&#160;</code>package, as shown below.</p>

<p><code>import cds_rnm_pkg::*;</code></p>

<p><code>module real_model(x);</code></p>

<p><code>&#160; &#160;input x [0:3];</code><br /><code>&#160; &#160;wrealavg x [0:3];</code><br /><code>&#160; &#160;child C(x);</code><br /><code>endmodule</code></p>
</div>

<p>The package is included in the Xcelium installation at&#160;<code>$INSTALL_ROOT/tools/affirma_ams/etc/dms/cds_rnm_pkg.sv.</code></p>

<p>When the software is installed, the package is compiled into a new&#160;<code>INSTALL_ROOT/tools/affirma_ams/etc/dms/dmsLib&#160;</code>directory. The package is automatically appended to the <code>xrun</code> command line and is available for import in all SV modules that&#160;<code>xrun</code>&#160;is compiling.</p>

<p>You can use the new&#160;<code>EE_pkg&#160;</code>package to port existing wreal models to SV. The package is included in the installation at<code>&#160;$INSTALL_ROOT/tools/affirma_ams/etc/dms/EE_pkg.sv.</code>&#160;When the software is installed, the package is compiled into the&#160;<code>$INSTALL_ROOT/tools/affirma_ams/etc/dms/dmsLib</code>&#160;directory.</p>

<p>The new&#160;<code>EE_pkg</code>&#160;package contains the definition of EEnettype and resolution. It provides the user-defined type&#160;<code>EEnet</code>&#160;that handles pins that are structures (<code>EEstruct</code>) of three real values {V,I,R} (Voltage, Current, Resistance). EEnet models a combination of a series of voltage sources and resistors and a parallel current source and defines the resolution function to generate a resolved voltage from any useful combination of the inputs.</p>

<p>You can also refer to the examples related to electrical equivalent (EE) controlled elements for use with&#160;<code>EE_pkg</code>&#160;to model the electrical operations in SV in the<code>&#160;$INSTALL_ROOT/tools/affirma_ams/etc/dms/dmsLib/EE_pkg_examples</code>&#160;directory. See the&#160;<code>Readme.txt</code>&#160;file in the&#160;<code>EE_pkg_examples</code>&#160;directory for more information on the examples.</p>
<h5 id="SpecifyingBuiltInSystemVerilogNettypes-RelatedTopic">Related Topic</h5><ul><li><a href="Specifying_User-Defined_Nettype_and_Resolution_Function.html">Specifying User-Defined Nettype and Resolution Function</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Using_Real_Number_Modeling_in_SystemVerilog.html" id="prev" title="Using_Real_Number_Modeling_in_SystemVerilog">Using_Real_Number_Modeling_in_ ...</a></em></b><b><em><a href="Specifying_User-Defined_Nettype_and_Resolution_Function.html" id="nex" title="Specifying_User-Defined_Nettype_and_Resolution_Function">Specifying_User-Defined_Nettyp ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>