report_timing -group REGIN -delay_type min -path_type full_clock -max_paths 100 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -group REGIN
        -max_paths 100
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Wed Mar 11 16:01:26 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  fifo_0__mem_fifo/reset_i (bsg_one_fifo_width_p570_2)              0.00       0.10 r
  fifo_0__mem_fifo/reset_i (net)                                    0.00       0.10 r
  fifo_0__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_11)     0.00       0.10 r
  fifo_0__mem_fifo/dff_full/reset_i (net)                           0.00       0.10 r
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                0.03      0.05 *     0.15 f
  fifo_0__mem_fifo/dff_full/n2 (net)            1                   0.00       0.15 f
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.03      0.00 *     0.15 f
  data arrival time                                                            0.15

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.15
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.85


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U152/QN (NOR2X0)              0.03      0.05 *     0.15 f
  uce_0__uce/n66 (net)           1                   0.00       0.15 f
  uce_0__uce/state_r_reg_2_/D (DFFX1)      0.03      0.00 *     0.15 f
  data arrival time                                             0.15

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.84


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U147/QN (NOR2X0)              0.03      0.05 *     0.15 f
  uce_0__uce/n70 (net)           1                   0.00       0.15 f
  uce_0__uce/state_r_reg_0_/D (DFFX1)      0.03      0.00 *     0.15 f
  data arrival time                                             0.15

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.84


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U25/QN (NOR2X0)                0.03      0.05 *     0.15 f
  uce_1__uce/index_counter/n27 (net)            1                   0.00       0.15 f
  uce_1__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.03      0.00 *     0.15 f
  data arrival time                                                            0.15

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.15
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.84


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  fifo_1__mem_fifo/reset_i (bsg_one_fifo_width_p570_3)              0.00       0.10 r
  fifo_1__mem_fifo/reset_i (net)                                    0.00       0.10 r
  fifo_1__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_21)     0.00       0.10 r
  fifo_1__mem_fifo/dff_full/reset_i (net)                           0.00       0.10 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                0.04      0.05 *     0.15 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1                   0.00       0.15 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.04      0.00 *     0.15 f
  data arrival time                                                            0.15

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.15
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.84


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U12/QN (NOR2X0)                0.03      0.05 *     0.15 f
  uce_1__uce/index_counter/n20 (net)            1                   0.00       0.15 f
  uce_1__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.03      0.00 *     0.15 f
  data arrival time                                                            0.15

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.15
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.84


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U25/QN (NOR2X0)                0.04      0.06 *     0.16 f
  uce_0__uce/index_counter/n17 (net)            1                   0.00       0.16 f
  uce_0__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.04      0.00 *     0.16 f
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U12/QN (NOR2X0)                0.03      0.07 *     0.17 f
  uce_0__uce/index_counter/n27 (net)            1                   0.00       0.17 f
  uce_0__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.03      0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U89/QN (NOR3X0)               0.06      0.07 *     0.17 f
  uce_1__uce/n127 (net)          1                   0.00       0.17 f
  uce_1__uce/state_r_reg_0_/D (DFFX1)      0.06      0.00 *     0.17 f
  data arrival time                                             0.17

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.17
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.82


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U13/ZN (INVX0)                0.02      0.04 *     0.14 f
  uce_0__uce/n138 (net)          1                   0.00       0.14 f
  uce_0__uce/U149/Q (OA21X1)               0.03      0.06 *     0.20 f
  uce_0__uce/n68 (net)           1                   0.00       0.20 f
  uce_0__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.20 f
  data arrival time                                             0.20

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.20
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.80


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U10/ZN (INVX0)                0.03      0.05 *     0.15 f
  uce_1__uce/n130 (net)          2                   0.00       0.15 f
  uce_1__uce/U94/Q (OA21X1)                0.03      0.06 *     0.21 f
  uce_1__uce/n128 (net)          1                   0.00       0.21 f
  uce_1__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.21 f
  data arrival time                                             0.21

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.21
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.79


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net)            0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U4/QN (NOR3X0)     0.04     0.11 *     0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (net)     1        0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_n[0] (net)                     0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (bsg_dff_width_p4_harden_p0_strength_p2_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (net)            0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/D (DFFX1)     0.04     0.00 *     0.21 f
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[1] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[1] (net)            0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U3/QN (NOR3X0)     0.04     0.11 *     0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (net)     1        0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_n[1] (net)                     0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (bsg_dff_width_p4_harden_p0_strength_p2_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (net)            0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/D (DFFX1)     0.04     0.00 *     0.21 f
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[3] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[3] (net)            0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U1/QN (NOR3X0)     0.04     0.11 *     0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (net)     1        0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_n[3] (net)                     0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (bsg_dff_width_p4_harden_p0_strength_p2_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (net)            0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/D (DFFX1)     0.04     0.00 *     0.21 f
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[2] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[2] (net)            0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U2/QN (NOR3X0)     0.05     0.11 *     0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (net)     1        0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (bsg_nor3_width_p4_harden_p1_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_n[2] (net)                     0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (bsg_dff_width_p4_harden_p0_strength_p2_0)     0.00     0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (net)            0.00       0.21 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/D (DFFX1)     0.05     0.00 *     0.21 f
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.05 *     0.15 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.15 f
  uce_1__uce/index_counter/U17/Q (OA21X1)                 0.03      0.06 *     0.22 f
  uce_1__uce/index_counter/n24 (net)            1                   0.00       0.22 f
  uce_1__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.05 *     0.15 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.15 f
  uce_1__uce/index_counter/U15/Q (OA21X1)                 0.03      0.06 *     0.22 f
  uce_1__uce/index_counter/n22 (net)            1                   0.00       0.22 f
  uce_1__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.05 *     0.15 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.15 f
  uce_1__uce/index_counter/U23/Q (OA21X1)                 0.03      0.06 *     0.22 f
  uce_1__uce/index_counter/n26 (net)            1                   0.00       0.22 f
  uce_1__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.78


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U10/ZN (INVX0)                0.03      0.05 *     0.15 f
  uce_1__uce/n130 (net)          2                   0.00       0.15 f
  uce_1__uce/U100/Q (OA221X1)              0.03      0.07 *     0.22 f
  uce_1__uce/n129 (net)          1                   0.00       0.22 f
  uce_1__uce/state_r_reg_2_/D (DFFX1)      0.03      0.00 *     0.22 f
  data arrival time                                             0.22

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.22
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.77


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.06 *     0.16 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.16 f
  uce_0__uce/index_counter/U15/Q (OA21X1)                 0.03      0.06 *     0.23 f
  uce_0__uce/index_counter/n25 (net)            1                   0.00       0.23 f
  uce_0__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.23 f
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.77


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.06 *     0.16 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.16 f
  uce_0__uce/index_counter/U17/Q (OA21X1)                 0.03      0.06 *     0.23 f
  uce_0__uce/index_counter/n23 (net)            1                   0.00       0.23 f
  uce_0__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.23 f
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.06 *     0.16 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.16 f
  uce_0__uce/index_counter/U23/Q (OA21X1)                 0.03      0.06 *     0.23 f
  uce_0__uce/index_counter/n19 (net)            1                   0.00       0.23 f
  uce_0__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.23 f
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.05 *     0.15 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.15 f
  uce_1__uce/index_counter/U20/Q (OA221X1)                0.03      0.08 *     0.23 f
  uce_1__uce/index_counter/n25 (net)            1                   0.00       0.23 f
  uce_1__uce/index_counter/ctr_r_reg_2_/D (DFFX1)         0.03      0.00 *     0.23 f
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_2_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.06 *     0.16 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.16 f
  uce_0__uce/index_counter/U20/Q (OA221X1)                0.03      0.08 *     0.24 f
  uce_0__uce/index_counter/n21 (net)            1                   0.00       0.24 f
  uce_0__uce/index_counter/ctr_r_reg_2_/D (DFFX1)         0.03      0.00 *     0.24 f
  data arrival time                                                            0.24

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_2_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.75


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)              0.00       0.10 f
  clint/cmd_buffer/reset_i (net)                                    0.00       0.10 f
  clint/cmd_buffer/U3/ZN (INVX0)                          0.19      0.09 *     0.19 r
  clint/cmd_buffer/n14 (net)                    4                   0.00       0.19 r
  clint/cmd_buffer/U11/QN (NAND2X0)                       0.04      0.05 *     0.25 f
  clint/cmd_buffer/n5 (net)                     1                   0.00       0.25 f
  clint/cmd_buffer/empty_r_reg/D (DFFX1)                  0.04      0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/cmd_buffer/empty_r_reg/CLK (DFFX1)                          0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 r
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)           0.05      0.12 *     0.22 r
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5              0.00       0.22 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[3] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.22 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[3] (net)            0.00       0.22 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U9/QN (NOR2X0)     0.03     0.04 *     0.26 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[3] (net)     1       0.00       0.26 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[3] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.26 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[3] (net)                   0.00       0.26 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[3] (bsg_dff_width_p5_harden_p0_strength_p4_0)     0.00     0.26 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[3] (net)            0.00       0.26 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/D (DFFX1)     0.03     0.00 *     0.26 f
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)             0.00       0.10 f
  clint/resp_buffer/reset_i (net)                                   0.00       0.10 f
  clint/resp_buffer/U6/ZN (INVX0)                         0.21      0.10 *     0.20 r
  clint/resp_buffer/n18 (net)                   4                   0.00       0.20 r
  clint/resp_buffer/U9/QN (NAND2X0)                       0.05      0.06 *     0.26 f
  clint/resp_buffer/n16 (net)                   1                   0.00       0.26 f
  clint/resp_buffer/empty_r_reg/D (DFFX1)                 0.05      0.00 *     0.26 f
  data arrival time                                                            0.26

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/resp_buffer/empty_r_reg/CLK (DFFX1)                         0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.26
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.73


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 f
  clint/clint_slice/reset_i (net)                                   0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)           0.05      0.12 *     0.22 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5              0.00       0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[2] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[2] (net)            0.00       0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U3/ZN (INVX0)     0.03     0.02 *     0.24 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n2 (net)     1         0.00       0.24 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U4/QN (NAND2X0)     0.04     0.03 *     0.27 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[2] (net)     1       0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[2] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[2] (net)                   0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[2] (bsg_dff_width_p5_harden_p0_strength_p4_0)     0.00     0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[2] (net)            0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/D (DFFX1)     0.04     0.00 *     0.27 f
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.72


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 f
  clint/clint_slice/reset_i (net)                                   0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)           0.05      0.12 *     0.22 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5              0.00       0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[4] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[4] (net)            0.00       0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U5/ZN (INVX0)     0.03     0.02 *     0.24 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n3 (net)     1         0.00       0.24 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U6/QN (NAND2X0)     0.05     0.03 *     0.27 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[4] (net)     1       0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[4] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[4] (net)                   0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[4] (bsg_dff_width_p5_harden_p0_strength_p4_0)     0.00     0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[4] (net)            0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/D (DFFX1)     0.05     0.00 *     0.27 f
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.72


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 f
  clint/clint_slice/reset_i (net)                                   0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)           0.05      0.12 *     0.22 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5              0.00       0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[0] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[0] (net)            0.00       0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U1/ZN (INVX0)     0.03     0.02 *     0.24 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n1 (net)     1         0.00       0.24 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U2/QN (NAND2X0)     0.05     0.03 *     0.27 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[0] (net)     1       0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[0] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[0] (net)                   0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[0] (bsg_dff_width_p5_harden_p0_strength_p4_0)     0.00     0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[0] (net)            0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/D (DFFX1)     0.05     0.00 *     0.27 f
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.72


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  reset_i (in)                                            0.00      0.00       0.10 f
  reset_i (net)                                32                   0.00       0.10 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 f
  clint/reset_i (net)                                               0.00       0.10 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 f
  clint/clint_slice/reset_i (net)                                   0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)     0.00     0.10 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)                  0.00       0.10 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)           0.05      0.12 *     0.22 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5              0.00       0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[1] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[1] (net)            0.00       0.22 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U7/ZN (INVX0)     0.03     0.02 *     0.24 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n4 (net)     1         0.00       0.24 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U8/QN (NAND2X0)     0.05     0.04 *     0.27 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[1] (net)     1       0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[1] (bsg_muxi2_gatestack_width_p5_harden_p1_0)     0.00     0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[1] (net)                   0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[1] (bsg_dff_width_p5_harden_p0_strength_p4_0)     0.00     0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[1] (net)            0.00       0.27 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/D (DFFX1)     0.05     0.00 *     0.27 f
  data arrival time                                                            0.27

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/CLK (DFFX1)     0.00     1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.27
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.72


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/full_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)              0.00       0.10 r
  clint/cmd_buffer/reset_i (net)                                    0.00       0.10 r
  clint/cmd_buffer/U3/ZN (INVX0)                          0.17      0.09 *     0.19 f
  clint/cmd_buffer/n14 (net)                    4                   0.00       0.19 f
  clint/cmd_buffer/U17/Q (AND3X1)                         0.04      0.10 *     0.29 f
  clint/cmd_buffer/n4 (net)                     1                   0.00       0.29 f
  clint/cmd_buffer/full_r_reg/D (DFFX1)                   0.04      0.00 *     0.29 f
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/cmd_buffer/full_r_reg/CLK (DFFX1)                           0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mipi_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/mipi_reg/reset_i (bsg_dff_reset_en_width_p1_7)     0.00     0.10 r
  clint/clint_slice/mipi_reg/reset_i (net)                          0.00       0.10 r
  clint/clint_slice/mipi_reg/U4/ZN (INVX0)                0.16      0.09 *     0.19 f
  clint/clint_slice/mipi_reg/n4 (net)           1                   0.00       0.19 f
  clint/clint_slice/mipi_reg/U5/Q (OA221X1)               0.03      0.10 *     0.29 f
  clint/clint_slice/mipi_reg/n2 (net)           1                   0.00       0.29 f
  clint/clint_slice/mipi_reg/data_r_reg_0_/D (DFFX1)      0.03      0.00 *     0.29 f
  data arrival time                                                            0.29

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/mipi_reg/data_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.29
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/plic_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                   0.00       0.10 r
  clint/clint_slice/reset_i (net)                                   0.00       0.10 r
  clint/clint_slice/plic_reg/reset_i (bsg_dff_reset_en_width_p1_13)     0.00     0.10 r
  clint/clint_slice/plic_reg/reset_i (net)                          0.00       0.10 r
  clint/clint_slice/plic_reg/U4/ZN (INVX0)                0.16      0.09 *     0.19 f
  clint/clint_slice/plic_reg/n5 (net)           1                   0.00       0.19 f
  clint/clint_slice/plic_reg/U5/Q (OA221X1)               0.03      0.11 *     0.30 f
  clint/clint_slice/plic_reg/n4 (net)           1                   0.00       0.30 f
  clint/clint_slice/plic_reg/data_r_reg_0_/D (DFFX1)      0.03      0.00 *     0.30 f
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/clint_slice/plic_reg/data_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)              0.00       0.10 r
  clint/cmd_buffer/reset_i (net)                                    0.00       0.10 r
  clint/cmd_buffer/U3/ZN (INVX0)                          0.17      0.09 *     0.19 f
  clint/cmd_buffer/n14 (net)                    4                   0.00       0.19 f
  clint/cmd_buffer/U13/Q (OA221X1)                        0.03      0.11 *     0.30 f
  clint/cmd_buffer/n11 (net)                    1                   0.00       0.30 f
  clint/cmd_buffer/head_r_reg/D (DFFX1)                   0.03      0.00 *     0.30 f
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/cmd_buffer/head_r_reg/CLK (DFFX1)                           0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)              0.00       0.10 r
  clint/cmd_buffer/reset_i (net)                                    0.00       0.10 r
  clint/cmd_buffer/U3/ZN (INVX0)                          0.17      0.09 *     0.19 f
  clint/cmd_buffer/n14 (net)                    4                   0.00       0.19 f
  clint/cmd_buffer/U15/Q (OA221X1)                        0.03      0.11 *     0.30 f
  clint/cmd_buffer/n8 (net)                     1                   0.00       0.30 f
  clint/cmd_buffer/tail_r_reg/D (DFFX1)                   0.03      0.00 *     0.30 f
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/cmd_buffer/tail_r_reg/CLK (DFFX1)                           0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.70


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/full_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)             0.00       0.10 r
  clint/resp_buffer/reset_i (net)                                   0.00       0.10 r
  clint/resp_buffer/U6/ZN (INVX0)                         0.18      0.10 *     0.20 f
  clint/resp_buffer/n18 (net)                   4                   0.00       0.20 f
  clint/resp_buffer/U17/Q (AND3X1)                        0.04      0.10 *     0.30 f
  clint/resp_buffer/n17 (net)                   1                   0.00       0.30 f
  clint/resp_buffer/full_r_reg/D (DFFX1)                  0.04      0.00 *     0.30 f
  data arrival time                                                            0.30

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/resp_buffer/full_r_reg/CLK (DFFX1)                          0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.30
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)             0.00       0.10 r
  clint/resp_buffer/reset_i (net)                                   0.00       0.10 r
  clint/resp_buffer/U6/ZN (INVX0)                         0.18      0.10 *     0.20 f
  clint/resp_buffer/n18 (net)                   4                   0.00       0.20 f
  clint/resp_buffer/U13/Q (OA221X1)                       0.03      0.11 *     0.31 f
  clint/resp_buffer/n14 (net)                   1                   0.00       0.31 f
  clint/resp_buffer/head_r_reg/D (DFFX1)                  0.03      0.00 *     0.31 f
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                          0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                      0.00       0.10 r
  clint/reset_i (net)                                               0.00       0.10 r
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)             0.00       0.10 r
  clint/resp_buffer/reset_i (net)                                   0.00       0.10 r
  clint/resp_buffer/U6/ZN (INVX0)                         0.18      0.10 *     0.20 f
  clint/resp_buffer/n18 (net)                   4                   0.00       0.20 f
  clint/resp_buffer/U15/Q (OA221X1)                       0.03      0.11 *     0.31 f
  clint/resp_buffer/n15 (net)                   1                   0.00       0.31 f
  clint/resp_buffer/tail_r_reg/D (DFFX1)                  0.03      0.00 *     0.31 f
  data arrival time                                                            0.31

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                          0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.31
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U55/Q (AO22X1)                 0.03      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n4 (net)             1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_1_/D (DFFX1)        0.03      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_1_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U41/Q (AO22X1)                 0.03      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n32 (net)            1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_15_/D (DFFX1)       0.03      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_15_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U42/Q (AO22X1)                 0.03      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n30 (net)            1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_14_/D (DFFX1)       0.03      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_14_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U46/Q (AO22X1)                 0.03      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n24 (net)            1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_11_/D (DFFX1)       0.03      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_11_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U43/Q (AO22X1)                 0.03      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n28 (net)            1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_13_/D (DFFX1)       0.03      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_13_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U47/Q (AO22X1)                 0.03      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n22 (net)            1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_10_/D (DFFX1)       0.03      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_10_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U40/Q (AO22X1)                 0.03      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n34 (net)            1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_16_/D (DFFX1)       0.03      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_16_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U50/Q (AO22X1)                 0.03      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n16 (net)            1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_7_/D (DFFX1)        0.03      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_7_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U53/Q (AO22X1)                 0.03      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n10 (net)            1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_4_/D (DFFX1)        0.03      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_4_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U45/Q (AO22X1)                 0.03      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n26 (net)            1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_12_/D (DFFX1)       0.03      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_12_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U54/Q (AO22X1)                 0.03      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n8 (net)             1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_3_/D (DFFX1)        0.03      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_3_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.64


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U48/Q (AO22X1)                 0.03      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n20 (net)            1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_9_/D (DFFX1)        0.03      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_9_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U51/Q (AO22X1)                 0.03      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n14 (net)            1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_6_/D (DFFX1)        0.03      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_6_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[16] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_0__uce/U730/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.26 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[124] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U114/Z (NBUFFX2)             0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n113 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[124] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[17] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_0__uce/U731/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.26 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[125] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U90/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n89 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[125] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U52/Q (AO22X1)                 0.04      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n12 (net)            1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_5_/D (DFFX1)        0.04      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_5_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                32                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.23      0.16 *     0.26 f
  uce_0__uce/cache_req_reg/n7 (net)            16                   0.00       0.26 f
  uce_0__uce/cache_req_reg/U49/Q (AO22X1)                 0.04      0.10 *     0.36 f
  uce_0__uce/cache_req_reg/n18 (net)            1                   0.00       0.36 f
  uce_0__uce/cache_req_reg/data_r_reg_8_/D (DFFX1)        0.04      0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_8_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[18] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_0__uce/U732/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[126] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U22/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n21 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[126] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[19] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_0__uce/U733/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[127] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U66/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n65 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[127] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[16] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_0__uce/U730/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.26 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[155] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[155] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U113/Z (NBUFFX2)             0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n112 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[155] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[17] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_0__uce/U731/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.26 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[156] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[156] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U89/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n88 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[156] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[18] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_0__uce/U732/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[157] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[157] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U21/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n20 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[157] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[24] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[24] (net)                          2                   0.00       0.10 r
  U3312/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[24] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[24] (net)                                   0.00       0.19 r
  uce_0__uce/U738/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[11] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[9] (net)                                           0.00       0.27 r
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[11] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[11] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[11] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1004/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[8] (net)     5                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[132] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[132] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U94/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n93 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[132] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[19] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_0__uce/U733/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[158] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[158] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U65/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n64 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[158] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[16] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_0__uce/U730/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.26 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[186] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[186] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U112/Z (NBUFFX2)             0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n111 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[186] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[17] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_0__uce/U731/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.26 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[187] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[187] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U88/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n87 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[187] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[28] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[28] (net)                          2                   0.00       0.10 r
  U3318/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[28] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[28] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[28] (net)                                   0.00       0.19 r
  uce_0__uce/U742/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[15] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[15] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[13] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[15] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[15] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[15] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[15] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[15] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[15] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[15] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[15] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1008/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[12] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[136] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[136] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U118/Z (NBUFFX2)             0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n117 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[136] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[18] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_0__uce/U732/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[188] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[188] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U20/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n19 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[188] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[23] (net)                          2                   0.00       0.10 r
  U3311/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[23] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.19 r
  uce_0__uce/U737/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[8] (net)                                           0.00       0.27 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     5                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[131] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[131] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U126/Z (NBUFFX2)             0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n125 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[131] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[26] (net)                          2                   0.00       0.10 r
  U3315/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[26] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.19 r
  uce_0__uce/U740/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[11] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[134] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[134] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U26/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n25 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[134] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[24] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[24] (net)                          2                   0.00       0.10 r
  U3312/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[24] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[24] (net)                                   0.00       0.19 r
  uce_0__uce/U738/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[11] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[9] (net)                                           0.00       0.27 r
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[11] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[11] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[11] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1004/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[8] (net)     5                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[163] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[163] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U93/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n92 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[163] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[16] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_0__uce/U730/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.26 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[217] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[217] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U111/Z (NBUFFX2)             0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n110 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[217] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[19] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_0__uce/U733/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[189] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[189] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U64/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n63 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[189] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[17] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_0__uce/U731/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.26 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[218] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[218] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U87/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n86 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[218] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[16] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_0__uce/U730/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.26 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1157/Z (NBUFFX2)                    0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1476 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[31] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[31] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[31] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[27] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[27] (net)                          2                   0.00       0.10 r
  U3316/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[27] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[27] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[27] (net)                                   0.00       0.19 r
  uce_0__uce/U741/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[14] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[14] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[12] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[14] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[14] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[14] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[14] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[14] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[14] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[14] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[14] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1007/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[11] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[135] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U98/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n97 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[135] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[16] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_0__uce/U730/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.26 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1157/Z (NBUFFX2)                    0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1476 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[62] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[62] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[62] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[16] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_0__uce/U730/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.26 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1157/Z (NBUFFX2)                    0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1476 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[0] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[0] (net)                        0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[0] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[17] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_0__uce/U731/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.26 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1092/Z (NBUFFX2)                    0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1470 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[32] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[32] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[32] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[16] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_0__uce/U730/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.26 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1157/Z (NBUFFX2)                    0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1476 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[93] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[93] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[93] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[17] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_0__uce/U731/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.26 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1092/Z (NBUFFX2)                    0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1470 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[63] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[63] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[63] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[17] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_0__uce/U731/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.26 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1092/Z (NBUFFX2)                    0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1470 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[1] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[1] (net)                        0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[1] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[18] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_0__uce/U732/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[219] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[219] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U19/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n18 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[219] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[28] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[28] (net)                          2                   0.00       0.10 r
  U3318/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[28] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[28] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[28] (net)                                   0.00       0.19 r
  uce_0__uce/U742/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[15] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[15] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[13] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[15] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[15] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[15] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[15] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[15] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[15] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[15] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[15] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1008/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[12] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[167] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[167] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U117/Z (NBUFFX2)             0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n116 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[167] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.08      0.09 *     0.19 r
  mem_resp_li[17] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_0__uce/U731/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.26 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1092/Z (NBUFFX2)                    0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1470 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[94] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[94] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[94] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[18] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_0__uce/U732/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U750/Z (NBUFFX2)                     0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1445 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[33] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[33] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[33] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[18] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_0__uce/U732/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U750/Z (NBUFFX2)                     0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1445 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[64] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[64] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[64] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[23] (net)                          2                   0.00       0.10 r
  U3311/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[23] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.19 r
  uce_0__uce/U737/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[8] (net)                                           0.00       0.27 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     5                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[162] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[162] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U125/Z (NBUFFX2)             0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n124 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[162] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[18] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_0__uce/U732/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U750/Z (NBUFFX2)                     0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1445 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[2] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[2] (net)                        0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[2] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[26] (net)                          2                   0.00       0.10 r
  U3315/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[26] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.19 r
  uce_0__uce/U740/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[11] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[165] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[165] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U25/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n24 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[165] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[18] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_0__uce/U732/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U750/Z (NBUFFX2)                     0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1445 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[95] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[95] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[95] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[24] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[24] (net)                          2                   0.00       0.10 r
  U3312/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[24] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[24] (net)                                   0.00       0.19 r
  uce_0__uce/U738/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[11] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[9] (net)                                           0.00       0.27 r
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[11] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[11] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[11] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1004/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[8] (net)     5                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[194] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[194] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U92/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n91 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[194] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[29] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[29] (net)                          2                   0.00       0.10 r
  U3319/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[29] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[29] (net)                                   0.00       0.19 r
  uce_0__uce/U743/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[16] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[14] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[16] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[16] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[16] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1009/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[13] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[137] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[137] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U38/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n37 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[137] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[19] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_0__uce/U733/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[220] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[220] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U63/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n62 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[220] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[27] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[27] (net)                          2                   0.00       0.10 r
  U3316/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[27] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[27] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[27] (net)                                   0.00       0.19 r
  uce_0__uce/U741/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[14] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[14] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[12] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[14] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[14] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[14] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[14] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[14] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[14] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[14] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[14] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1007/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[11] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[166] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[166] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U97/Z (NBUFFX2)              0.04      0.07 *     0.43 r
  core/fe/mem/icache/tag_mem/n96 (net)          1                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[166] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[43] (net)                          2                   0.00       0.10 r
  U3334/Q (AO222X1)                                       0.10      0.09 *     0.19 r
  mem_resp_li[43] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.19 r
  uce_0__uce/U757/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[28] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[151] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[151] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U30/Z (NBUFFX2)              0.03      0.06 *     0.43 r
  core/fe/mem/icache/tag_mem/n29 (net)          1                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[151] (saed90_248x64_1P_bit)     0.03     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[19] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_0__uce/U733/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U956/Z (NBUFFX2)                     0.05      0.07 *     0.43 r
  core/fe/mem/icache/n1460 (net)                4                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[34] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[34] (net)                       0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[34] (saed90_248x64_1P_bit)     0.05     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[19] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_0__uce/U733/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U956/Z (NBUFFX2)                     0.05      0.07 *     0.43 r
  core/fe/mem/icache/n1460 (net)                4                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[65] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[65] (net)                       0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[65] (saed90_248x64_1P_bit)     0.05     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[32] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[32] (net)                          2                   0.00       0.10 r
  U3322/Q (AO222X1)                                       0.10      0.10 *     0.20 r
  mem_resp_li[32] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[32] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[32] (net)                                   0.00       0.20 r
  uce_0__uce/U746/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[19] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[19] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[17] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[19] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[19] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[19] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[19] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[19] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[19] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[19] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[19] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1012/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[16] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[140] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[140] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U62/Z (NBUFFX2)              0.03      0.06 *     0.43 r
  core/fe/mem/icache/tag_mem/n61 (net)          1                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[140] (saed90_248x64_1P_bit)     0.03     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[19] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_0__uce/U733/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U956/Z (NBUFFX2)                     0.05      0.07 *     0.43 r
  core/fe/mem/icache/n1460 (net)                4                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[3] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[3] (net)                        0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[3] (saed90_248x64_1P_bit)     0.05     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[19] (net)                         1                   0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.19 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.19 r
  uce_0__uce/U733/Q (AND2X1)                              0.05      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U956/Z (NBUFFX2)                     0.05      0.07 *     0.43 r
  core/fe/mem/icache/n1460 (net)                4                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[96] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[96] (net)                       0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[96] (saed90_248x64_1P_bit)     0.05     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62




