{"Richard N. Zucker": [0, ["A Performance Study of Memory Consistency Models", ["Richard N. Zucker", "Jean-Loup Baer"], "https://doi.org/10.1145/139669.139674", "isca", 1992]], "Jean-Loup Baer": [0, ["A Performance Study of Memory Consistency Models", ["Richard N. Zucker", "Jean-Loup Baer"], "https://doi.org/10.1145/139669.139674", "isca", 1992]], "Peter J. Keleher": [0, ["Lazy Release Consistency for Software Distributed Shared Memory", ["Peter J. Keleher", "Alan L. Cox", "Willy Zwaenepoel"], "https://doi.org/10.1145/139669.139676", "isca", 1992]], "Alan L. Cox": [0, ["Lazy Release Consistency for Software Distributed Shared Memory", ["Peter J. Keleher", "Alan L. Cox", "Willy Zwaenepoel"], "https://doi.org/10.1145/139669.139676", "isca", 1992]], "Willy Zwaenepoel": [0, ["Lazy Release Consistency for Software Distributed Shared Memory", ["Peter J. Keleher", "Alan L. Cox", "Willy Zwaenepoel"], "https://doi.org/10.1145/139669.139676", "isca", 1992]], "Kourosh Gharachorloo": [0, ["Hiding Memory Latency using Dynamic Scheduling in Shared-Memory Multiprocessors", ["Kourosh Gharachorloo", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139678", "isca", 1992]], "Anoop Gupta": [0, ["Hiding Memory Latency using Dynamic Scheduling in Shared-Memory Multiprocessors", ["Kourosh Gharachorloo", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139678", "isca", 1992], ["Comparative Performance Evaluation of Cache-Coherent NUMA and COMA Architectures", ["Per Stenstrom", "Truman Joe", "Anoop Gupta"], "https://doi.org/10.1145/139669.139705", "isca", 1992], ["The DASH Prototype: Implementation and Performance", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", "isca", 1992], ["Architectural and implementation tradeoffs in the design of multiple-context processors", ["James Laudon", "Anoop Gupta", "Mark Horowitz"], "https://doi.org/10.1145/146628.140564", "isca", 1992]], "John L. Hennessy": [0, ["Hiding Memory Latency using Dynamic Scheduling in Shared-Memory Multiprocessors", ["Kourosh Gharachorloo", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139678", "isca", 1992], ["The DASH Prototype: Implementation and Performance", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", "isca", 1992]], "Edil S. Tavares Fernandes": [0, ["Effects of Building Blocks on the Performance of Super-Scalar Architectures", ["Edil S. Tavares Fernandes", "Fernando M. B. Barbosa"], "https://doi.org/10.1145/139669.139681", "isca", 1992]], "Fernando M. B. Barbosa": [0, ["Effects of Building Blocks on the Performance of Super-Scalar Architectures", ["Edil S. Tavares Fernandes", "Fernando M. B. Barbosa"], "https://doi.org/10.1145/139669.139681", "isca", 1992]], "Monica S. Lam": [0, ["Limits of Control Flow on Parallelism", ["Monica S. Lam", "Robert P. Wilson"], "https://doi.org/10.1145/139669.139702", "isca", 1992]], "Robert P. Wilson": [0, ["Limits of Control Flow on Parallelism", ["Monica S. Lam", "Robert P. Wilson"], "https://doi.org/10.1145/139669.139702", "isca", 1992]], "Manoj Franklin": [0, ["The Expandable Split Window Paradigm for Exploiting Fine-Grain Parallelism", ["Manoj Franklin", "Gurindar S. Sohi"], "https://doi.org/10.1145/139669.139703", "isca", 1992]], "Gurindar S. Sohi": [0, ["The Expandable Split Window Paradigm for Exploiting Fine-Grain Parallelism", ["Manoj Franklin", "Gurindar S. Sohi"], "https://doi.org/10.1145/139669.139703", "isca", 1992], ["Dynamic Dependency Analysis of Ordinary Programs", ["Todd M. Austin", "Gurindar S. Sohi"], "https://doi.org/10.1145/139669.140395", "isca", 1992]], "Daniel Litaize": [0, ["Towards a Shared-Memory Massively Parallel Multiprocessor", ["Daniel Litaize", "Abdelaziz Mzoughi", "Christine Rochange", "Pascal Sainrat"], "https://doi.org/10.1145/139669.139704", "isca", 1992]], "Abdelaziz Mzoughi": [0, ["Towards a Shared-Memory Massively Parallel Multiprocessor", ["Daniel Litaize", "Abdelaziz Mzoughi", "Christine Rochange", "Pascal Sainrat"], "https://doi.org/10.1145/139669.139704", "isca", 1992]], "Christine Rochange": [0, ["Towards a Shared-Memory Massively Parallel Multiprocessor", ["Daniel Litaize", "Abdelaziz Mzoughi", "Christine Rochange", "Pascal Sainrat"], "https://doi.org/10.1145/139669.139704", "isca", 1992]], "Pascal Sainrat": [0, ["Towards a Shared-Memory Massively Parallel Multiprocessor", ["Daniel Litaize", "Abdelaziz Mzoughi", "Christine Rochange", "Pascal Sainrat"], "https://doi.org/10.1145/139669.139704", "isca", 1992]], "Per Stenstrom": [0, ["Comparative Performance Evaluation of Cache-Coherent NUMA and COMA Architectures", ["Per Stenstrom", "Truman Joe", "Anoop Gupta"], "https://doi.org/10.1145/139669.139705", "isca", 1992]], "Truman Joe": [9.306402981579254e-09, ["Comparative Performance Evaluation of Cache-Coherent NUMA and COMA Architectures", ["Per Stenstrom", "Truman Joe", "Anoop Gupta"], "https://doi.org/10.1145/139669.139705", "isca", 1992], ["The DASH Prototype: Implementation and Performance", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", "isca", 1992]], "Daniel Lenoski": [0, ["The DASH Prototype: Implementation and Performance", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", "isca", 1992]], "James Laudon": [0, ["The DASH Prototype: Implementation and Performance", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", "isca", 1992], ["Architectural and implementation tradeoffs in the design of multiple-context processors", ["James Laudon", "Anoop Gupta", "Mark Horowitz"], "https://doi.org/10.1145/146628.140564", "isca", 1992]], "David Nakahira": [0, ["The DASH Prototype: Implementation and Performance", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", "isca", 1992]], "Luis Stevens": [0, ["The DASH Prototype: Implementation and Performance", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", "isca", 1992]], "Gideon D. Intrater": [0, ["Performance Evaluation of a Decoded Instruction Cache for Variable Instruction-Length Computers", ["Gideon D. Intrater", "Ilan Y. Spillinger"], "https://doi.org/10.1145/139669.139707", "isca", 1992]], "Ilan Y. Spillinger": [0, ["Performance Evaluation of a Decoded Instruction Cache for Variable Instruction-Length Computers", ["Gideon D. Intrater", "Ilan Y. Spillinger"], "https://doi.org/10.1145/139669.139707", "isca", 1992]], "J. Bradley Chen": [0, ["A Simulation Based Study of TLB Performance", ["J. Bradley Chen", "Anita Borg", "Norman P. Jouppi"], "https://doi.org/10.1145/139669.139708", "isca", 1992]], "Anita Borg": [0, ["A Simulation Based Study of TLB Performance", ["J. Bradley Chen", "Anita Borg", "Norman P. Jouppi"], "https://doi.org/10.1145/139669.139708", "isca", 1992]], "Norman P. Jouppi": [0, ["A Simulation Based Study of TLB Performance", ["J. Bradley Chen", "Anita Borg", "Norman P. Jouppi"], "https://doi.org/10.1145/139669.139708", "isca", 1992]], "Tse-Yu Yeh": [0, ["Alternative Implementations of Two-Level Adaptive Branch Prediction", ["Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1145/139669.139709", "isca", 1992]], "Yale N. Patt": [0, ["Alternative Implementations of Two-Level Adaptive Branch Prediction", ["Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1145/139669.139709", "isca", 1992]], "Hiroaki Hirata": [0, ["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", "isca", 1992]], "Kozo Kimura": [0, ["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", "isca", 1992]], "Satoshi Nagamine": [0, ["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", "isca", 1992]], "Yoshiyuki Mochizuki": [0, ["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", "isca", 1992]], "Akio Nishimura": [0, ["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", "isca", 1992]], "Yoshimori Nakase": [0, ["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", "isca", 1992]], "Teiji Nishizawa": [0, ["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", "isca", 1992]], "Mitsuhisa Sato": [0, ["Thread-based Programming for the EM-4 Hybrid Dataflow Machine", ["Mitsuhisa Sato", "Yuetsu Kodama", "Shuichi Sakai", "Yoshinori Yamaguchi", "Yasuhito Koumura"], "https://doi.org/10.1145/139669.139712", "isca", 1992]], "Yuetsu Kodama": [0, ["Thread-based Programming for the EM-4 Hybrid Dataflow Machine", ["Mitsuhisa Sato", "Yuetsu Kodama", "Shuichi Sakai", "Yoshinori Yamaguchi", "Yasuhito Koumura"], "https://doi.org/10.1145/139669.139712", "isca", 1992]], "Shuichi Sakai": [0, ["Thread-based Programming for the EM-4 Hybrid Dataflow Machine", ["Mitsuhisa Sato", "Yuetsu Kodama", "Shuichi Sakai", "Yoshinori Yamaguchi", "Yasuhito Koumura"], "https://doi.org/10.1145/139669.139712", "isca", 1992]], "Yoshinori Yamaguchi": [0, ["Thread-based Programming for the EM-4 Hybrid Dataflow Machine", ["Mitsuhisa Sato", "Yuetsu Kodama", "Shuichi Sakai", "Yoshinori Yamaguchi", "Yasuhito Koumura"], "https://doi.org/10.1145/139669.139712", "isca", 1992]], "Yasuhito Koumura": [0, ["Thread-based Programming for the EM-4 Hybrid Dataflow Machine", ["Mitsuhisa Sato", "Yuetsu Kodama", "Shuichi Sakai", "Yoshinori Yamaguchi", "Yasuhito Koumura"], "https://doi.org/10.1145/139669.139712", "isca", 1992]], "Rishiyur S. Nikhil": [0, ["*T: A Multithreaded Massively Parallel Architecture", ["Rishiyur S. Nikhil", "Gregory M. Papadopoulos", "Arvind"], "https://doi.org/10.1145/139669.139715", "isca", 1992]], "Gregory M. Papadopoulos": [0, ["*T: A Multithreaded Massively Parallel Architecture", ["Rishiyur S. Nikhil", "Gregory M. Papadopoulos", "Arvind"], "https://doi.org/10.1145/139669.139715", "isca", 1992]], "Arvind": [0, ["*T: A Multithreaded Massively Parallel Architecture", ["Rishiyur S. Nikhil", "Gregory M. Papadopoulos", "Arvind"], "https://doi.org/10.1145/139669.139715", "isca", 1992]], "Cezary Dubnicki": [0, ["Adjustable Block Size Coherent Caches", ["Cezary Dubnicki", "Thomas J. LeBlanc"], "https://doi.org/10.1145/139669.139725", "isca", 1992]], "Thomas J. LeBlanc": [0, ["Adjustable Block Size Coherent Caches", ["Cezary Dubnicki", "Thomas J. LeBlanc"], "https://doi.org/10.1145/139669.139725", "isca", 1992]], "Kunle Olukotun": [0, ["Performance Optimization of Pipelined Primary Caches", ["Kunle Olukotun", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/139669.139726", "isca", 1992]], "Trevor N. Mudge": [0, ["Performance Optimization of Pipelined Primary Caches", ["Kunle Olukotun", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/139669.139726", "isca", 1992]], "Richard B. Brown": [0, ["Performance Optimization of Pipelined Primary Caches", ["Kunle Olukotun", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/139669.139726", "isca", 1992]], "Scott McFarling": [0, ["Cache Replacement with Dynamic Exclusion", ["Scott McFarling"], "https://doi.org/10.1145/139669.139727", "isca", 1992]], "Stephen W. Keckler": [0, ["Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism", ["Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/139669.139728", "isca", 1992]], "William J. Dally": [0, ["Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism", ["Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/139669.139728", "isca", 1992]], "Bob Boothe": [0, ["Improved Multithreading Techniques for Hiding Communication Latency in Multiprocessors", ["Bob Boothe", "Abhiram G. Ranade"], "https://doi.org/10.1145/139669.139729", "isca", 1992]], "Abhiram G. Ranade": [0, ["Improved Multithreading Techniques for Hiding Communication Latency in Multiprocessors", ["Bob Boothe", "Abhiram G. Ranade"], "https://doi.org/10.1145/139669.139729", "isca", 1992]], "Alessandro De Gloria": [0, ["Instruction-level Parallelism in Prolog: Analysis and Architectural Support", ["Alessandro De Gloria", "Paolo Faraboschi"], "https://doi.org/10.1145/139669.139730", "isca", 1992]], "Paolo Faraboschi": [0, ["Instruction-level Parallelism in Prolog: Analysis and Architectural Support", ["Alessandro De Gloria", "Paolo Faraboschi"], "https://doi.org/10.1145/139669.139730", "isca", 1992]], "Lizyamma Kurian": [0, ["Memory Latency Effects in Decoupled Architectures With a Single Data Memory Module", ["Lizyamma Kurian", "Paul T. Hulina", "Lee D. Coraor"], "https://doi.org/10.1145/139669.140380", "isca", 1992]], "Paul T. Hulina": [0, ["Memory Latency Effects in Decoupled Architectures With a Single Data Memory Module", ["Lizyamma Kurian", "Paul T. Hulina", "Lee D. Coraor"], "https://doi.org/10.1145/139669.140380", "isca", 1992]], "Lee D. Coraor": [0, ["Memory Latency Effects in Decoupled Architectures With a Single Data Memory Module", ["Lizyamma Kurian", "Paul T. Hulina", "Lee D. Coraor"], "https://doi.org/10.1145/139669.140380", "isca", 1992]], "Andre Seznec": [0, ["Interleaved Parallel Schemes: Improving Memory Throughput on Supercomputers", ["Andre Seznec", "Jacques Lenfant"], "https://doi.org/10.1145/139669.140381", "isca", 1992], ["OPAC: A floating-point coprocessor dedicated to compute-bound kernels", ["Andre Seznec", "Karl Courtel"], "https://doi.org/10.1145/146628.140408", "isca", 1992]], "Jacques Lenfant": [0, ["Interleaved Parallel Schemes: Improving Memory Throughput on Supercomputers", ["Andre Seznec", "Jacques Lenfant"], "https://doi.org/10.1145/139669.140381", "isca", 1992]], "Thorsten von Eicken": [0, ["Active Messages: A Mechanism for Integrated Communication and Computation", ["Thorsten von Eicken", "David E. Culler", "Seth Copen Goldstein", "Klaus E. Schauser"], "https://doi.org/10.1145/139669.140382", "isca", 1992]], "David E. Culler": [0, ["Active Messages: A Mechanism for Integrated Communication and Computation", ["Thorsten von Eicken", "David E. Culler", "Seth Copen Goldstein", "Klaus E. Schauser"], "https://doi.org/10.1145/139669.140382", "isca", 1992], ["Analysis of multithreaded microprocessors under multiprogramming", ["David E. Culler", "Michial Gunter", "James C. Lee"], "https://doi.org/10.1145/146628.140898", "isca", 1992]], "Seth Copen Goldstein": [0, ["Active Messages: A Mechanism for Integrated Communication and Computation", ["Thorsten von Eicken", "David E. Culler", "Seth Copen Goldstein", "Klaus E. Schauser"], "https://doi.org/10.1145/139669.140382", "isca", 1992]], "Klaus E. Schauser": [0, ["Active Messages: A Mechanism for Integrated Communication and Computation", ["Thorsten von Eicken", "David E. Culler", "Seth Copen Goldstein", "Klaus E. Schauser"], "https://doi.org/10.1145/139669.140382", "isca", 1992]], "Andrew A. Chien": [0, ["Planar-Adaptive Routing: Low-cost Adaptive Networks for Multiprocessors", ["Andrew A. Chien", "Jae H. Kim"], "https://doi.org/10.1145/139669.140383", "isca", 1992]], "Jae H. Kim": [0.6876380741596222, ["Planar-Adaptive Routing: Low-cost Adaptive Networks for Multiprocessors", ["Andrew A. Chien", "Jae H. Kim"], "https://doi.org/10.1145/139669.140383", "isca", 1992]], "Christopher J. Glass": [0, ["The Turn Model for Adaptive Routing", ["Christopher J. Glass", "Lionel M. Ni"], "https://doi.org/10.1145/139669.140384", "isca", 1992]], "Lionel M. Ni": [0, ["The Turn Model for Adaptive Routing", ["Christopher J. Glass", "Lionel M. Ni"], "https://doi.org/10.1145/139669.140384", "isca", 1992]], "Toshiyuki Shimizu": [0, ["Low-Latency Message Communication Support for the AP1000", ["Toshiyuki Shimizu", "Takeshi Horie", "Hiroaki Ishihata"], "https://doi.org/10.1145/139669.140385", "isca", 1992]], "Takeshi Horie": [0, ["Low-Latency Message Communication Support for the AP1000", ["Toshiyuki Shimizu", "Takeshi Horie", "Hiroaki Ishihata"], "https://doi.org/10.1145/139669.140385", "isca", 1992]], "Hiroaki Ishihata": [0, ["Low-Latency Message Communication Support for the AP1000", ["Toshiyuki Shimizu", "Takeshi Horie", "Hiroaki Ishihata"], "https://doi.org/10.1145/139669.140385", "isca", 1992]], "Barbara P. Aichinger": [0, ["Futurebus+ as an I/O Bus: Profile B", ["Barbara P. Aichinger"], "https://doi.org/10.1145/139669.140386", "isca", 1992]], "A. L. Narasimha Reddy": [0, ["A Study of I/O System Organizations", ["A. L. Narasimha Reddy"], "https://doi.org/10.1145/139669.140387", "isca", 1992]], "Jai Menon": [0, ["Comparison of Sparing Alternatives for Disk Arrays", ["Jai Menon", "Dick Mattson"], "https://doi.org/10.1145/139669.140392", "isca", 1992]], "Dick Mattson": [0, ["Comparison of Sparing Alternatives for Disk Arrays", ["Jai Menon", "Dick Mattson"], "https://doi.org/10.1145/139669.140392", "isca", 1992]], "Markus Siegle": [0, ["Monitoring Program Behaviour on SUPRENUM", ["Markus Siegle", "Richard Hofmann"], "https://doi.org/10.1145/139669.140394", "isca", 1992]], "Richard Hofmann": [0, ["Monitoring Program Behaviour on SUPRENUM", ["Markus Siegle", "Richard Hofmann"], "https://doi.org/10.1145/139669.140394", "isca", 1992]], "Todd M. Austin": [0, ["Dynamic Dependency Analysis of Ordinary Programs", ["Todd M. Austin", "Gurindar S. Sohi"], "https://doi.org/10.1145/139669.140395", "isca", 1992]], "Walid A. Najjar": [0, ["An Analysis of Loop Latency in Dataflow Execution", ["Walid A. Najjar", "William Marcus Miller", "A. P. Wim Bohm"], "https://doi.org/10.1145/139669.140397", "isca", 1992]], "William Marcus Miller": [0, ["An Analysis of Loop Latency in Dataflow Execution", ["Walid A. Najjar", "William Marcus Miller", "A. P. Wim Bohm"], "https://doi.org/10.1145/139669.140397", "isca", 1992]], "A. P. Wim Bohm": [0, ["An Analysis of Loop Latency in Dataflow Execution", ["Walid A. Najjar", "William Marcus Miller", "A. P. Wim Bohm"], "https://doi.org/10.1145/139669.140397", "isca", 1992]], "Qing Yang": [0.00010747246778919362, ["A Novel Cache Design for Vector Processing", ["Qing Yang", "Liping Wu Yang"], "https://doi.org/10.1145/139669.140398", "isca", 1992]], "Liping Wu Yang": [8.047134625321917e-10, ["A Novel Cache Design for Vector Processing", ["Qing Yang", "Liping Wu Yang"], "https://doi.org/10.1145/139669.140398", "isca", 1992]], "Mateo Valero": [0, ["Increasing the Number of Strides for Conflict-Free Vector Access", ["Mateo Valero", "Tomas Lang", "Jose M. Llaberia", "Montse Peiron", "Eduard Ayguade", "Juan J. Navarro"], "https://doi.org/10.1145/139669.140400", "isca", 1992]], "Tomas Lang": [0, ["Increasing the Number of Strides for Conflict-Free Vector Access", ["Mateo Valero", "Tomas Lang", "Jose M. Llaberia", "Montse Peiron", "Eduard Ayguade", "Juan J. Navarro"], "https://doi.org/10.1145/139669.140400", "isca", 1992]], "Jose M. Llaberia": [0, ["Increasing the Number of Strides for Conflict-Free Vector Access", ["Mateo Valero", "Tomas Lang", "Jose M. Llaberia", "Montse Peiron", "Eduard Ayguade", "Juan J. Navarro"], "https://doi.org/10.1145/139669.140400", "isca", 1992]], "Montse Peiron": [0, ["Increasing the Number of Strides for Conflict-Free Vector Access", ["Mateo Valero", "Tomas Lang", "Jose M. Llaberia", "Montse Peiron", "Eduard Ayguade", "Juan J. Navarro"], "https://doi.org/10.1145/139669.140400", "isca", 1992]], "Eduard Ayguade": [0, ["Increasing the Number of Strides for Conflict-Free Vector Access", ["Mateo Valero", "Tomas Lang", "Jose M. Llaberia", "Montse Peiron", "Eduard Ayguade", "Juan J. Navarro"], "https://doi.org/10.1145/139669.140400", "isca", 1992]], "Juan J. Navarro": [0, ["Increasing the Number of Strides for Conflict-Free Vector Access", ["Mateo Valero", "Tomas Lang", "Jose M. Llaberia", "Montse Peiron", "Eduard Ayguade", "Juan J. Navarro"], "https://doi.org/10.1145/139669.140400", "isca", 1992]], "William A. Wulf": [0, ["Evaluation of the WM Architecture", ["William A. Wulf"], "https://doi.org/10.1145/139669.140402", "isca", 1992]], "Kirk L. Johnson": [0, ["The Impact of Communication Locality on Large-Scale Multiprocessor Performance", ["Kirk L. Johnson"], "https://doi.org/10.1145/139669.140403", "isca", 1992]], "Steven L. Scott": [0, ["Performance of the SCI Ring", ["Steven L. Scott", "James R. Goodman", "Mary K. Vernon"], "https://doi.org/10.1145/139669.140404", "isca", 1992]], "James R. Goodman": [0, ["Performance of the SCI Ring", ["Steven L. Scott", "James R. Goodman", "Mary K. Vernon"], "https://doi.org/10.1145/139669.140404", "isca", 1992]], "Mary K. Vernon": [0, ["Performance of the SCI Ring", ["Steven L. Scott", "James R. Goodman", "Mary K. Vernon"], "https://doi.org/10.1145/139669.140404", "isca", 1992]], "Madhusudhan Talluri": [0, ["Tradeoffs in Supporting Two Page Sizes", ["Madhusudhan Talluri", "Shing I. Kong", "Mark D. Hill", "David A. Patterson"], "https://doi.org/10.1145/139669.140406", "isca", 1992]], "Shing I. Kong": [0.0027873526560142636, ["Tradeoffs in Supporting Two Page Sizes", ["Madhusudhan Talluri", "Shing I. Kong", "Mark D. Hill", "David A. Patterson"], "https://doi.org/10.1145/139669.140406", "isca", 1992]], "Mark D. Hill": [0, ["Tradeoffs in Supporting Two Page Sizes", ["Madhusudhan Talluri", "Shing I. Kong", "Mark D. Hill", "David A. Patterson"], "https://doi.org/10.1145/139669.140406", "isca", 1992]], "David A. Patterson": [0, ["Tradeoffs in Supporting Two Page Sizes", ["Madhusudhan Talluri", "Shing I. Kong", "Mark D. Hill", "David A. Patterson"], "https://doi.org/10.1145/139669.140406", "isca", 1992]], "Karl Courtel": [0, ["OPAC: A floating-point coprocessor dedicated to compute-bound kernels", ["Andre Seznec", "Karl Courtel"], "https://doi.org/10.1145/146628.140408", "isca", 1992]], "Ahmed Louri": [0, ["Parallel electro-optical rule-based system for fast execution of expert systems", ["Ahmed Louri", "Jongwhoa Na"], "https://doi.org/10.1145/146628.140418", "isca", 1992], ["A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation", ["Ahmed Louri", "Hongki Sung"], "https://doi.org/10.1145/146628.140426", "isca", 1992]], "Jongwhoa Na": [0.5994947403669357, ["Parallel electro-optical rule-based system for fast execution of expert systems", ["Ahmed Louri", "Jongwhoa Na"], "https://doi.org/10.1145/146628.140418", "isca", 1992]], "Hongki Sung": [0.6346677094697952, ["A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation", ["Ahmed Louri", "Hongki Sung"], "https://doi.org/10.1145/146628.140426", "isca", 1992]], "Der-Chung Cheng": [0, ["The time-constrained barrier synchronizer and its applications in parallel systems", ["Der-Chung Cheng", "Kanad Ghose"], "https://doi.org/10.1145/146628.140436", "isca", 1992]], "Kanad Ghose": [0, ["The time-constrained barrier synchronizer and its applications in parallel systems", ["Der-Chung Cheng", "Kanad Ghose"], "https://doi.org/10.1145/146628.140436", "isca", 1992]], "Ruben Yomtov": [0, ["Performance evaluation of disk subsystems", ["Ruben Yomtov"], "https://doi.org/10.1145/146628.140479", "isca", 1992]], "Gautam B. Singh": [0, ["Architecture of a graphics processor", ["Gautam B. Singh"], "https://doi.org/10.1145/146628.140441", "isca", 1992]], "Feipei Lai": [0, ["Enhancing boosting with semantic register in a superscalar processor", ["Feipei Lai", "Meng-chou Chang"], "https://doi.org/10.1145/146628.140496", "isca", 1992]], "Meng-chou Chang": [1.7615283098848522e-07, ["Enhancing boosting with semantic register in a superscalar processor", ["Feipei Lai", "Meng-chou Chang"], "https://doi.org/10.1145/146628.140496", "isca", 1992]], "Ivan Sklenar": [0, ["Prefetch unit for vector operations on scalar computers", ["Ivan Sklenar"], "https://doi.org/10.1145/146628.140495", "isca", 1992]], "Gary Newman": [0, ["Memory management support for tiled array organization", ["Gary Newman"], "https://doi.org/10.1145/146628.140498", "isca", 1992]], "Augustus K. Uht": [0, ["Data path issues in a highly concurrent machine", ["Augustus K. Uht", "Darin B. Johnson"], "https://doi.org/10.1145/146628.140497", "isca", 1992]], "Darin B. Johnson": [0, ["Data path issues in a highly concurrent machine", ["Augustus K. Uht", "Darin B. Johnson"], "https://doi.org/10.1145/146628.140497", "isca", 1992]], "Samuel A. Fineberg": [0, ["Seamless - a latency-tolerant RISC-based multiprocessor architecture", ["Samuel A. Fineberg", "Thomas L. Casavant", "Brent H. Pease"], "https://doi.org/10.1145/146628.140511", "isca", 1992]], "Thomas L. Casavant": [0, ["Seamless - a latency-tolerant RISC-based multiprocessor architecture", ["Samuel A. Fineberg", "Thomas L. Casavant", "Brent H. Pease"], "https://doi.org/10.1145/146628.140511", "isca", 1992]], "Brent H. Pease": [0, ["Seamless - a latency-tolerant RISC-based multiprocessor architecture", ["Samuel A. Fineberg", "Thomas L. Casavant", "Brent H. Pease"], "https://doi.org/10.1145/146628.140511", "isca", 1992]], "Mohammed Azhar Sayeed": [0, ["Performance of multiple-bus multiprocssor under non-uniform memory reference model", ["Mohammed Azhar Sayeed", "Mohammed Atiquzzaman"], "https://doi.org/10.1145/146628.140507", "isca", 1992]], "Mohammed Atiquzzaman": [0, ["Performance of multiple-bus multiprocssor under non-uniform memory reference model", ["Mohammed Azhar Sayeed", "Mohammed Atiquzzaman"], "https://doi.org/10.1145/146628.140507", "isca", 1992]], "Anujan Varma": [0, ["A class of prefetch schemes for on-chip data caches", ["Anujan Varma", "Gunjan Sinha"], "https://doi.org/10.1145/146628.140515", "isca", 1992]], "Gunjan Sinha": [0, ["A class of prefetch schemes for on-chip data caches", ["Anujan Varma", "Gunjan Sinha"], "https://doi.org/10.1145/146628.140515", "isca", 1992]], "M. Tahar Kechadi": [0, ["Performance improvement for vector pipeline multiprocessor systems using a disordered execution model", ["M. Tahar Kechadi", "Jean-Luc Dekeyser", "Philippe Marquet", "Ph. Preux"], "https://doi.org/10.1145/146628.140523", "isca", 1992]], "Jean-Luc Dekeyser": [0, ["Performance improvement for vector pipeline multiprocessor systems using a disordered execution model", ["M. Tahar Kechadi", "Jean-Luc Dekeyser", "Philippe Marquet", "Ph. Preux"], "https://doi.org/10.1145/146628.140523", "isca", 1992]], "Philippe Marquet": [0, ["Performance improvement for vector pipeline multiprocessor systems using a disordered execution model", ["M. Tahar Kechadi", "Jean-Luc Dekeyser", "Philippe Marquet", "Ph. Preux"], "https://doi.org/10.1145/146628.140523", "isca", 1992]], "Ph. Preux": [0, ["Performance improvement for vector pipeline multiprocessor systems using a disordered execution model", ["M. Tahar Kechadi", "Jean-Luc Dekeyser", "Philippe Marquet", "Ph. Preux"], "https://doi.org/10.1145/146628.140523", "isca", 1992]], "Arthur Abnous": [0, ["Pipelining and bypassing in a VLIW processor", ["Arthur Abnous", "Nader Bagherzadeh"], "https://doi.org/10.1145/146628.140527", "isca", 1992]], "Nader Bagherzadeh": [0, ["Pipelining and bypassing in a VLIW processor", ["Arthur Abnous", "Nader Bagherzadeh"], "https://doi.org/10.1145/146628.140527", "isca", 1992]], "Shiv Prakash": [0, ["Synthesis of application-specific heterogeneous multiprocessor systems", ["Shiv Prakash", "Alice C. Parker"], "https://doi.org/10.1145/146628.140538", "isca", 1992]], "Alice C. Parker": [0, ["Synthesis of application-specific heterogeneous multiprocessor systems", ["Shiv Prakash", "Alice C. Parker"], "https://doi.org/10.1145/146628.140538", "isca", 1992]], "Matthew K. Farrens": [0, ["A partitioned translation lookaside buffer approach to reducing address bandwith", ["Matthew K. Farrens", "Arvin Park", "Rob Fanfelle", "Pius Ng", "Gary S. Tyson"], "https://doi.org/10.1145/146628.140546", "isca", 1992]], "Arvin Park": [2.8929443374181574e-07, ["A partitioned translation lookaside buffer approach to reducing address bandwith", ["Matthew K. Farrens", "Arvin Park", "Rob Fanfelle", "Pius Ng", "Gary S. Tyson"], "https://doi.org/10.1145/146628.140546", "isca", 1992]], "Rob Fanfelle": [0, ["A partitioned translation lookaside buffer approach to reducing address bandwith", ["Matthew K. Farrens", "Arvin Park", "Rob Fanfelle", "Pius Ng", "Gary S. Tyson"], "https://doi.org/10.1145/146628.140546", "isca", 1992]], "Pius Ng": [0, ["A partitioned translation lookaside buffer approach to reducing address bandwith", ["Matthew K. Farrens", "Arvin Park", "Rob Fanfelle", "Pius Ng", "Gary S. Tyson"], "https://doi.org/10.1145/146628.140546", "isca", 1992]], "Gary S. Tyson": [0, ["A partitioned translation lookaside buffer approach to reducing address bandwith", ["Matthew K. Farrens", "Arvin Park", "Rob Fanfelle", "Pius Ng", "Gary S. Tyson"], "https://doi.org/10.1145/146628.140546", "isca", 1992]], "Mark Horowitz": [0, ["Architectural and implementation tradeoffs in the design of multiple-context processors", ["James Laudon", "Anoop Gupta", "Mark Horowitz"], "https://doi.org/10.1145/146628.140564", "isca", 1992]], "Jaswinder Pal Singh": [0, ["Implications of hierarchical N-body methods for multiprocessor architecture", ["Jaswinder Pal Singh"], "https://doi.org/10.1145/146628.140653", "isca", 1992]], "Brian D. Alleyne": [0, ["Expanded delta networks for very large parallel computers", ["Brian D. Alleyne", "Isaac D. Scherson"], "https://doi.org/10.1145/146628.140895", "isca", 1992]], "Isaac D. Scherson": [0, ["Expanded delta networks for very large parallel computers", ["Brian D. Alleyne", "Isaac D. Scherson"], "https://doi.org/10.1145/146628.140895", "isca", 1992]], "Wen-Hann Wang": [0.011508538154885173, ["Revisit the case for direct-mapped chaches: a case for two-way set-associative level-two caches", ["Wen-Hann Wang", "Jim Quinlan", "Konrad Lai"], "https://doi.org/10.1145/146628.140897", "isca", 1992]], "Jim Quinlan": [0, ["Revisit the case for direct-mapped chaches: a case for two-way set-associative level-two caches", ["Wen-Hann Wang", "Jim Quinlan", "Konrad Lai"], "https://doi.org/10.1145/146628.140897", "isca", 1992]], "Konrad Lai": [0, ["Revisit the case for direct-mapped chaches: a case for two-way set-associative level-two caches", ["Wen-Hann Wang", "Jim Quinlan", "Konrad Lai"], "https://doi.org/10.1145/146628.140897", "isca", 1992]], "Wisam Michael": [0, ["Directory-based cache coherency protocol for a ring-connected multiprocessor-array", ["Wisam Michael"], "https://doi.org/10.1145/146628.140896", "isca", 1992]], "Craig M. Wittenbrink": [0, ["Cache write generate for high performance parallel processing", ["Craig M. Wittenbrink", "Arun K. Somani", "C. H. Chen"], "https://doi.org/10.1145/146628.140899", "isca", 1992]], "Arun K. Somani": [0, ["Cache write generate for high performance parallel processing", ["Craig M. Wittenbrink", "Arun K. Somani", "C. H. Chen"], "https://doi.org/10.1145/146628.140899", "isca", 1992]], "C. H. Chen": [0, ["Cache write generate for high performance parallel processing", ["Craig M. Wittenbrink", "Arun K. Somani", "C. H. Chen"], "https://doi.org/10.1145/146628.140899", "isca", 1992]], "Michial Gunter": [0, ["Analysis of multithreaded microprocessors under multiprogramming", ["David E. Culler", "Michial Gunter", "James C. Lee"], "https://doi.org/10.1145/146628.140898", "isca", 1992]], "James C. Lee": [3.119315472588369e-08, ["Analysis of multithreaded microprocessors under multiprogramming", ["David E. Culler", "Michial Gunter", "James C. Lee"], "https://doi.org/10.1145/146628.140898", "isca", 1992]], "Walter H. Burkhardt": [0, ["Integrated computer architecture development system", ["Walter H. Burkhardt", "Stefan Rust"], "https://doi.org/10.1145/146628.140900", "isca", 1992]], "Stefan Rust": [0, ["Integrated computer architecture development system", ["Walter H. Burkhardt", "Stefan Rust"], "https://doi.org/10.1145/146628.140900", "isca", 1992]]}