
*** Running vivado
    with args -log nolinear.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source nolinear.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source nolinear.tcl -notrace
Command: open_checkpoint /home/hyyuan/workspace/nolinear_function/nolinear_function/nolinear_function.runs/impl_1/nolinear.dcp

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2677.242 ; gain = 5.938 ; free physical = 413017 ; free virtual = 491173
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-i
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2895.188 ; gain = 0.000 ; free physical = 412819 ; free virtual = 490974
INFO: [Netlist 29-17] Analyzing 470 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3184.047 ; gain = 5.941 ; free physical = 412546 ; free virtual = 490701
Restored from archive | CPU: 0.070000 secs | Memory: 1.154823 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3184.047 ; gain = 5.941 ; free physical = 412546 ; free virtual = 490701
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3435.801 ; gain = 0.000 ; free physical = 412305 ; free virtual = 490460
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 287 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 271 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3435.801 ; gain = 767.469 ; free physical = 412304 ; free virtual = 490459
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3602.023 ; gain = 158.223 ; free physical = 412284 ; free virtual = 490439

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fd082a71

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3622.016 ; gain = 19.992 ; free physical = 412250 ; free virtual = 490405

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 145ca1b1d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3834.887 ; gain = 56.031 ; free physical = 412112 ; free virtual = 490267
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 176 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1108aadce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3834.887 ; gain = 56.031 ; free physical = 412113 ; free virtual = 490268
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ed0ebfb8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3834.887 ; gain = 56.031 ; free physical = 412111 ; free virtual = 490266
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: ed0ebfb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3834.887 ; gain = 56.031 ; free physical = 412110 ; free virtual = 490265
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ed0ebfb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3834.887 ; gain = 56.031 ; free physical = 412110 ; free virtual = 490265
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ed0ebfb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3834.887 ; gain = 56.031 ; free physical = 412110 ; free virtual = 490265
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             176  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3834.887 ; gain = 0.000 ; free physical = 412111 ; free virtual = 490266
Ending Logic Optimization Task | Checksum: 147e5e00a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3834.887 ; gain = 56.031 ; free physical = 412111 ; free virtual = 490266

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 147e5e00a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3834.887 ; gain = 0.000 ; free physical = 412111 ; free virtual = 490266

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 147e5e00a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3834.887 ; gain = 0.000 ; free physical = 412111 ; free virtual = 490266

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3834.887 ; gain = 0.000 ; free physical = 412111 ; free virtual = 490266
Ending Netlist Obfuscation Task | Checksum: 147e5e00a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3834.887 ; gain = 0.000 ; free physical = 412111 ; free virtual = 490266
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3874.902 ; gain = 0.000 ; free physical = 412105 ; free virtual = 490263
INFO: [Common 17-1381] The checkpoint '/home/hyyuan/workspace/nolinear_function/nolinear_function/nolinear_function.runs/impl_1/nolinear_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nolinear_drc_opted.rpt -pb nolinear_drc_opted.pb -rpx nolinear_drc_opted.rpx
Command: report_drc -file nolinear_drc_opted.rpt -pb nolinear_drc_opted.pb -rpx nolinear_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/EDA/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hyyuan/workspace/nolinear_function/nolinear_function/nolinear_function.runs/impl_1/nolinear_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 4862.855 ; gain = 987.949 ; free physical = 411416 ; free virtual = 489573
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4862.855 ; gain = 0.000 ; free physical = 411406 ; free virtual = 489564
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b1b231bc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4862.855 ; gain = 0.000 ; free physical = 411406 ; free virtual = 489564
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4862.855 ; gain = 0.000 ; free physical = 411406 ; free virtual = 489564

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-876] Port 'clk'  is assigned to PACKAGE_PIN 'AV18'  which can only be used as the N side of a differential clock input. 
Please use the following constraint(s) to pass this DRC check:
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_IBUF_inst/O}]
Resolution: Please use the xdc constraints above.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: db817626

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4862.855 ; gain = 0.000 ; free physical = 411376 ; free virtual = 489533
Phase 1 Placer Initialization | Checksum: db817626

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4862.855 ; gain = 0.000 ; free physical = 411376 ; free virtual = 489533
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer stopped due to earlier errors. Implementation Feasibility check failed, Please see the previously displayed individual error or warning messages for more details.'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: db817626

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4862.855 ; gain = 0.000 ; free physical = 411376 ; free virtual = 489533
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Thu Aug 14 00:58:18 2025...
