

================================================================
== Vivado HLS Report for 'dut_digitrec'
================================================================
* Date:           Fri Oct  5 21:36:32 2018

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1029955|  1191955|  1029955|  1191955|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |       50|       50|          5|          -|          -|    10|    no    |
        | + Loop 1.1  |        3|        3|          1|          -|          -|     3|    no    |
        |- L1800      |  1029600|  1191600| 572 ~ 662 |          -|          -|  1800|    no    |
        | + L10       |      570|      660|  57 ~ 66  |          -|          -|    10|    no    |
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond7)
	3  / (!exitcond7)
3 --> 
	2  / (exitcond9)
	3  / (!exitcond9)
4 --> 
	8  / (exitcond8)
	5  / (!exitcond8)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: input_V_read [1/1] 0.00ns
.preheader18.preheader:0  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

ST_1: knn_set_V [1/1] 0.00ns
.preheader18.preheader:1  %knn_set_V = alloca [30 x i6], align 1

ST_1: stg_11 [1/1] 1.57ns
.preheader18.preheader:2  br label %.preheader18


 <State 2>: 3.45ns
ST_2: i [1/1] 0.00ns
.preheader18:0  %i = phi i4 [ 0, %.preheader18.preheader ], [ %i_5, %.preheader17 ]

ST_2: exitcond7 [1/1] 1.88ns
.preheader18:1  %exitcond7 = icmp eq i4 %i, -6

ST_2: empty [1/1] 0.00ns
.preheader18:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: i_5 [1/1] 0.80ns
.preheader18:3  %i_5 = add i4 %i, 1

ST_2: stg_16 [1/1] 1.57ns
.preheader18:4  br i1 %exitcond7, label %.preheader, label %.preheader17.preheader

ST_2: tmp_cast [1/1] 0.00ns
.preheader17.preheader:0  %tmp_cast = zext i4 %i to i6

ST_2: tmp_s [1/1] 0.00ns
.preheader17.preheader:1  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i, i2 0)

ST_2: tmp_23 [1/1] 1.72ns
.preheader17.preheader:2  %tmp_23 = sub i6 %tmp_s, %tmp_cast

ST_2: stg_20 [1/1] 1.57ns
.preheader17.preheader:3  br label %.preheader17


 <State 3>: 4.11ns
ST_3: k [1/1] 0.00ns
.preheader17:0  %k = phi i2 [ %k_3, %0 ], [ 0, %.preheader17.preheader ]

ST_3: exitcond9 [1/1] 1.36ns
.preheader17:1  %exitcond9 = icmp eq i2 %k, -1

ST_3: empty_17 [1/1] 0.00ns
.preheader17:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: k_3 [1/1] 0.80ns
.preheader17:3  %k_3 = add i2 %k, 1

ST_3: stg_25 [1/1] 0.00ns
.preheader17:4  br i1 %exitcond9, label %.preheader18, label %0

ST_3: tmp_28_cast [1/1] 0.00ns
:0  %tmp_28_cast = zext i2 %k to i6

ST_3: tmp_25 [1/1] 1.72ns
:1  %tmp_25 = add i6 %tmp_23, %tmp_28_cast

ST_3: tmp_32_cast [1/1] 0.00ns
:2  %tmp_32_cast = sext i6 %tmp_25 to i64

ST_3: knn_set_V_addr [1/1] 0.00ns
:3  %knn_set_V_addr = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %tmp_32_cast

ST_3: stg_30 [1/1] 2.39ns
:4  store i6 -14, i6* %knn_set_V_addr, align 1

ST_3: stg_31 [1/1] 0.00ns
:5  br label %.preheader17


 <State 4>: 2.11ns
ST_4: i4 [1/1] 0.00ns
.preheader:0  %i4 = phi i11 [ %i_6, %4 ], [ 0, %.preheader18 ]

ST_4: exitcond8 [1/1] 2.11ns
.preheader:1  %exitcond8 = icmp eq i11 %i4, -248

ST_4: empty_18 [1/1] 0.00ns
.preheader:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)

ST_4: i_6 [1/1] 1.84ns
.preheader:3  %i_6 = add i11 %i4, 1

ST_4: stg_36 [1/1] 0.00ns
.preheader:4  br i1 %exitcond8, label %5, label %1

ST_4: stg_37 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind

ST_4: tmp_24 [1/1] 0.00ns
:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str)

ST_4: tmp_cast_19 [1/1] 0.00ns
:2  %tmp_cast_19 = zext i11 %i4 to i15

ST_4: stg_40 [1/1] 1.57ns
:3  br label %2

ST_4: agg_result_V1 [2/2] 0.00ns
:0  %agg_result_V1 = call fastcc i4 @dut_knn_vote([30 x i6]* %knn_set_V)


 <State 5>: 4.35ns
ST_5: j [1/1] 0.00ns
:0  %j = phi i4 [ 0, %1 ], [ %j_2, %3 ]

ST_5: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i15 [ 0, %1 ], [ %next_mul, %3 ]

ST_5: exitcond [1/1] 1.88ns
:2  %exitcond = icmp eq i4 %j, -6

ST_5: empty_20 [1/1] 0.00ns
:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_5: j_2 [1/1] 0.80ns
:4  %j_2 = add i4 %j, 1

ST_5: stg_47 [1/1] 0.00ns
:5  br i1 %exitcond, label %4, label %3

ST_5: next_mul [1/1] 1.96ns
:1  %next_mul = add i15 %phi_mul, 1800

ST_5: tmp_26 [1/1] 1.96ns
:2  %tmp_26 = add i15 %phi_mul, %tmp_cast_19

ST_5: tmp_34_cast [1/1] 0.00ns
:3  %tmp_34_cast = zext i15 %tmp_26 to i64

ST_5: training_data_V_addr [1/1] 0.00ns
:4  %training_data_V_addr = getelementptr [18000 x i48]* @training_data_V, i64 0, i64 %tmp_34_cast

ST_5: training_instance_V [2/2] 2.39ns
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

ST_5: empty_21 [1/1] 0.00ns
:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_24)

ST_5: stg_54 [1/1] 0.00ns
:1  br label %.preheader


 <State 6>: 5.33ns
ST_6: training_instance_V [1/2] 2.39ns
:5  %training_instance_V = load i48* %training_data_V_addr, align 8

ST_6: stg_56 [2/2] 2.94ns
:6  call fastcc void @dut_update_knn(i49 %input_V_read, i48 %training_instance_V, [30 x i6]* %knn_set_V, i4 %j)


 <State 7>: 0.00ns
ST_7: stg_57 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

ST_7: stg_58 [1/2] 0.00ns
:6  call fastcc void @dut_update_knn(i49 %input_V_read, i48 %training_instance_V, [30 x i6]* %knn_set_V, i4 %j)

ST_7: stg_59 [1/1] 0.00ns
:7  br label %2


 <State 8>: 0.00ns
ST_8: agg_result_V1 [1/2] 0.00ns
:0  %agg_result_V1 = call fastcc i4 @dut_knn_vote([30 x i6]* %knn_set_V)

ST_8: stg_61 [1/1] 0.00ns
:1  ret i4 %agg_result_V1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
