Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 13 14:16:56 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             809 |          255 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             318 |           79 |
| Yes          | No                    | No                     |             473 |          122 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                   Enable Signal                                                                  |                                                                                                          Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                      |                2 |              4 |         2.00 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_0 |                2 |              4 |         2.00 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/uitodp_32s_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRY_OUT                                                                                         |                1 |              8 |         8.00 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/uitodp_32s_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].C_MUX.CARRY_MUX_0                                                                    |                5 |              8 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/fn1_urem_30ns_31ns_8_34_seq_1_div_u_0/r_stage_reg[30]_0[0] |                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/start0                                                     |                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state16                                                                                                           |                                                                                                                                                                                                                                    |                3 |             15 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state49                                                                                                           |                                                                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                                            |                                                                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/fn1_udiv_32s_17ns_31_36_seq_1_div_u_0/dividend_tmp[31]_i_1_n_0                                                                               |                3 |             24 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/start0_reg_n_0                                             |                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64s_30ns_29_68_seq_1_U3/fn1_urem_64s_30ns_29_68_seq_1_div_U/fn1_urem_64s_30ns_29_68_seq_1_div_u_0/r_stage_reg[64]_0[0] |                                                                                                                                                                                                                                    |               10 |             29 |         2.90 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state84                                                                                                           |                                                                                                                                                                                                                                    |                8 |             29 |         3.62 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32s_17ns_31_36_seq_1_U5/fn1_udiv_32s_17ns_31_36_seq_1_div_U/fn1_udiv_32s_17ns_31_36_seq_1_div_u_0/r_stage_reg[32]_0[0] |                                                                                                                                                                                                                                    |                5 |             31 |         6.20 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/uitodp_32s_64_6_no_dsp_1_U2/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0                                                       |                7 |             31 |         4.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                                                                                                            |                                                                                                                                                                                                                                    |               11 |             42 |         3.82 |
|  ap_clk      |                                                                                                                                                  | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                 |                9 |             51 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_30ns_31ns_8_34_seq_1_U6/fn1_urem_30ns_31ns_8_34_seq_1_div_U/start0_reg_n_0                                             |                                                                                                                                                                                                                                    |               13 |             61 |         4.69 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state85                                                                                                           |                                                                                                                                                                                                                                    |               10 |             61 |         6.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state14                                                                                                           |                                                                                                                                                                                                                                    |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state15                                                                                                           |                                                                                                                                                                                                                                    |               25 |             65 |         2.60 |
|  ap_clk      |                                                                                                                                                  | ap_rst                                                                                                                                                                                                                             |               50 |            188 |         3.76 |
|  ap_clk      |                                                                                                                                                  |                                                                                                                                                                                                                                    |              255 |            826 |         3.24 |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


