*----------------------------------------------------------------------------------------
*	Innovus 20.12-s088_1 (64bit) 11/06/2020 10:29 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2025-Nov-15 15:58:25 (2025-Nov-15 21:58:25 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: MCU
*
*	Liberty Libraries used: 
*	        setup_analysis_view: /opt/design_kits/TSMC65-IP/arm/sc10/hvt/aci/sc-ad10/ecsm-timing/scadv10_cln65gp_hvt_ss_0p9v_125c.lib
*	        setup_analysis_view: ../ip/rom_hvt_pg/rom_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib
*	        setup_analysis_view: ../ip/sram1p16k_hvt_pg/sram1p16k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib
*	        setup_analysis_view: ../ip/sram1p8k_hvt_pg/sram1p8k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib
*	        setup_analysis_view: ../ip/sram1p1k_hvt_pg/sram1p1k_hvt_pg_nldm_ss_0p90v_0p90v_125c_syn.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:        0.9 
*
*       Power View : setup_analysis_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile ./timingReports/MCU_postRoute.power -leakage
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.24249425 
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113       8.957 
Macro                             0.8624       69.41 
IO                                     0           0 
Combinational                     0.2593       20.87 
Clock (Combinational)           0.002629      0.2116 
Clock (Sequential)              0.006785      0.5461 
-----------------------------------------------------------------------------------------
Total                              1.242         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.242         100 


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clk_sck1                       0.0001815      0.0146 
clk_sck0                       0.0002104     0.01693 
clk_hfxt                       0.0008342     0.06714 
mclk                            0.002748      0.2211 
clk_cpu                         0.003553       0.286 
smclk                           0.003106        0.25 
clk_lfxt                        0.000778     0.06261 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)    0.009414      0.7577 
-----------------------------------------------------------------------------------------
Clock: clk_sck1
Clock Period: 0.028571 usec 
Clock Toggle Rate:    70.0000 Mhz 
Clock Static Probability:  0.5000

Clock: clk_sck0
Clock Period: 0.028571 usec 
Clock Toggle Rate:    70.0000 Mhz 
Clock Static Probability:  0.5000

Clock: clk_hfxt
Clock Period: 0.028571 usec 
Clock Toggle Rate:    70.0000 Mhz 
Clock Static Probability:  0.5000

Clock: mclk
Clock Period: 0.028571 usec 
Clock Toggle Rate:    70.0000 Mhz 
Clock Static Probability:  0.5000

Clock: clk_cpu
Clock Period: 0.028571 usec 
Clock Toggle Rate:    70.0000 Mhz 
Clock Static Probability:  0.5000

Clock: smclk
Clock Period: 0.028571 usec 
Clock Toggle Rate:    70.0000 Mhz 
Clock Static Probability:  0.5000

Clock: clk_lfxt
Clock Period: 0.028571 usec 
Clock Toggle Rate:     0.0655 Mhz 
Clock Static Probability:  0.5000



-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:                      ram0 (sram1p16k_hvt_pg):           0.3719 
*                Highest Leakage Power:                      ram0 (sram1p16k_hvt_pg):           0.3719 
*          Total Cap:      5.00265e-10 F
*          Total instances in design: 29731
*          Total instances in design with no power:     7
*          Total instances in design with no activity:     1
*          Total Fillers and Decap:     7
-----------------------------------------------------------------------------------------

Total leakage power = 1.24249 mW
Cell usage statistics:  
Library USERLIB_nldm_ss_0p90v_0p90v_125c , 3 cells ( 0.000000%) , 0.862443 mW ( 69.412235%  ) 
Library scadv10_cln65gp_hvt_ss_0p9v_125c , 29721 cells ( 0.000000%) , 0.380051 mW ( 30.587765%  ) 
