#--  Synopsys, Inc.
#--  Version N-2018.03LR-SP1
#--  Project file C:\development\FPGA\spin_clock_ice\impl_1\run_options.txt
#--  Written on Tue Sep  3 03:57:50 2019


#project files
add_file -verilog "C:/lscc/radiant/1.1/ip/pmi/pmi_iCE40UP.v"
add_file -vhdl -lib pmi "C:/lscc/radiant/1.1/ip/pmi/pmi_iCE40UP.vhd"
add_file -verilog "C:/development/FPGA/spin_clock_ice/pll/rtl/pll.v"
add_file -verilog "C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v"
add_file -verilog -vlog_std sysv "C:/development/FPGA/spin_clock_ice/TLC5957.sv"
add_file -verilog -vlog_std sysv "C:/development/FPGA/spin_clock_ice/top.sv"



#implementation: "impl_1"
impl -add impl_1 -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -project_relative_includes 1
set_option -include_path {C:/development/FPGA/spin_clock_ice;C:/development/FPGA/spin_clock_ice/pll;C:/development/FPGA/spin_clock_ice/smi_fifo}

#par_1 attributes
set_option -job par_1 -add par

#device options
set_option -technology SBTICE40UP
set_option -part iCE40UP5K
set_option -package SG48
set_option -speed_grade High-Performance_1.2V
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "top"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency auto
set_option -resolve_multiple_driver 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# Lattice iCE40UP
set_option -lattice_software Radiant
set_option -maxfan 1000
set_option -rw_check_on_ram 0
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fix_gated_and_generated_clocks 0
set_option -run_prop_extract 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./spin_clock_impl_1.vm"

#set log file 
set_option log_file "C:/development/FPGA/spin_clock_ice/impl_1/spin_clock_impl_1.srf" 
impl -active "impl_1"
