(benchmark unknown
:status unsat
:logic AUFLIA
:extrafuns ((EQ_6U Int))

:extrafuns ((False_68 Int))
:extrafuns ((GT_6W Int))

:extrafuns ((I__6c Int))
:extrafuns ((LT_6S Int))
:extrafuns ((True_6u Int))

:extrafuns ((VV_F1 Int))
:extrafuns ((VV_F10 Int))
:extrafuns ((VV_F11 Int))

:extrafuns ((VV_F12 Int))
:extrafuns ((VV_F13 Int))
:extrafuns ((VV_F2 Int))

:extrafuns ((VV_F3 Int))
:extrafuns ((VV_F4 Int))
:extrafuns ((VV_F5 Int))

:extrafuns ((VV_F6 Int))
:extrafuns ((VV_F7 Int))
:extrafuns ((VV_F8 Int))

:extrafuns ((VV_F9 Int))
:extrafuns ((choose_rh Int))

:extrafuns ((incr_rkj Int))
:extrafuns ((liquidAssertB_r7 Int))

:extrafuns ((lq_anf__dnA Int))
:extrafuns ((lq_anf__dnB Int))

:extrafuns ((lq_anf__dnC Int))
:extrafuns ((lq_anf__dnu Int))

:extrafuns ((lq_anf__dnv Int))
:extrafuns ((lq_anf__dnw Int))

:extrafuns ((lq_anf__dnx Int))
:extrafuns ((lq_anf__dny Int))

:extrafuns ((lq_anf__dnz Int))
:extrafuns ((myabs_rkk Int))

:extrafuns ((n1_anb Int))
:extrafuns ((x Int))
:extrafuns ((x_an9 Int))

:extrafuns ((x_ana Int))
:extrafuns ((x_ana Int))
:extrafuns ((x_an9 Int))

:extrafuns ((n1_anb Int))
:extrafuns ((myabs_rkk Int))

:extrafuns ((lq_anf__dnz Int))
:extrafuns ((lq_anf__dnv Int))

:extrafuns ((lq_anf__dnB Int))
:extrafuns ((lq_anf__dnA Int))

:extrafuns ((liquidAssertB_r7 Int))
:extrafuns ((incr_rkj Int))

:extrafuns ((choose_rh Int))
:extrafuns ((VV_70 Int))

:extrafuns ((VV_64 Int))
:extrafuns ((VV_56 Int))
:extrafuns ((VV_53 Int))

:extrafuns ((VV_50 Int))
:extrafuns ((VV_47 Int))
:extrafuns ((VV_44 Int))

:extrafuns ((True_6u Int))
:extrafuns ((LT_6S Int))
:extrafuns ((I__6c Int))

:extrafuns ((GT_6W Int))
:extrafuns ((False_68 Int))

:extrafuns ((EQ_6U Int))
; constant 
:extrapreds ((papp2 Int Int Int))


; constant 
:extrapreds ((papp1 Int Int))


; constant 
:extrafuns ((len Int Int))


; constant 
:extrapreds ((isJust Int))


; constant 
:extrafuns ((fromJust Int Int))


; constant 
:extrafuns ((cmp Int Int))


; constant 
:extrapreds ((Prop Int))

:extrapreds ((k_71 Int Int Int Int Int Int Int Int Int Int))

:extrapreds ((k_65 Int Int Int Int Int Int))

:extrapreds ((k_57 Int Int Int Int Int Int Int Int))

:extrapreds ((k_54 Int Int Int Int Int Int Int))

:extrapreds ((k_51 Int Int Int Int Int Int))

:extrapreds ((k_48 Int Int Int Int Int Int Int))

:extrapreds ((k_45 Int Int Int Int Int Int))


; cid = 1
:assumption
(implies ((and (k_54 EQ_6U False_68 GT_6W LT_6S True_6u lq_anf__dnA n1_anb) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnB 0) (and (and (implies (Prop lq_anf__dnC) (>= lq_anf__dnA lq_anf__dnB)) (and (implies (>= lq_anf__dnA lq_anf__dnB) (Prop lq_anf__dnC)) true)) (and (= lq_anf__dnz 0) (and (Prop VV_F1) true))))))))))) (k_65 EQ_6U False_68 GT_6W LT_6S True_6u VV_F1))



; cid = 2
:assumption
(implies ((and (not (Prop VV_F2)) (and (k_54 EQ_6U False_68 GT_6W LT_6S True_6u lq_anf__dnA n1_anb) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnB 0) (and (and (implies (Prop lq_anf__dnC) (>= lq_anf__dnA lq_anf__dnB)) (and (implies (>= lq_anf__dnA lq_anf__dnB) (Prop lq_anf__dnC)) true)) (and (= lq_anf__dnz 0) (and (and (implies (Prop VV_F2) (>= lq_anf__dnA lq_anf__dnB)) (and (implies (>= lq_anf__dnA lq_anf__dnB) (Prop VV_F2)) true)) (and (= VV_F2 lq_anf__dnC) true))))))))))))) false)



; cid = 3
:assumption
(implies ((and (k_54 EQ_6U False_68 GT_6W LT_6S True_6u lq_anf__dnA n1_anb) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnB 0) (and (= lq_anf__dnz 0) (and (= VV_F3 0) (and (= VV_F3 lq_anf__dnB) true))))))))))) (k_71 EQ_6U False_68 GT_6W LT_6S True_6u VV_F3 lq_anf__dnA lq_anf__dnB lq_anf__dnz n1_anb))



; cid = 4
:assumption
(implies ((and (k_54 EQ_6U False_68 GT_6W LT_6S True_6u lq_anf__dnA n1_anb) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnB 0) (and (= lq_anf__dnz 0) (and (k_54 EQ_6U False_68 GT_6W LT_6S True_6u VV_F4 n1_anb) (and (= VV_F4 lq_anf__dnA) true))))))))))) (k_71 EQ_6U False_68 GT_6W LT_6S True_6u VV_F4 lq_anf__dnA lq_anf__dnB lq_anf__dnz n1_anb))



; cid = 5
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnz 0) (and (= VV_F5 n1_anb) true)))))))) (k_51 EQ_6U False_68 GT_6W LT_6S True_6u VV_F5))



; cid = 6
:assumption
(implies ((and (k_51 EQ_6U False_68 GT_6W LT_6S True_6u x_ana) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnv 0) (and (and (implies (Prop lq_anf__dnw) (>= x_ana lq_anf__dnv)) (and (implies (>= x_ana lq_anf__dnv) (Prop lq_anf__dnw)) true)) (and (and (implies (Prop lq_anf__dnx) (>= x_ana lq_anf__dnv)) (and (implies (>= x_ana lq_anf__dnv) (Prop lq_anf__dnx)) true)) (and (= lq_anf__dnx lq_anf__dnw) (and (Prop lq_anf__dnx) (and (Prop lq_anf__dnx) (and (> VV_F6 x_ana) true)))))))))))))) (k_54 EQ_6U False_68 GT_6W LT_6S True_6u VV_F6 x_ana))



; cid = 7
:assumption
(implies ((and (not (>= VV_F7 0)) (and (k_51 EQ_6U False_68 GT_6W LT_6S True_6u x_ana) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnv 0) (and (and (implies (Prop lq_anf__dnw) (>= x_ana lq_anf__dnv)) (and (implies (>= x_ana lq_anf__dnv) (Prop lq_anf__dnw)) true)) (and (and (implies (Prop lq_anf__dnx) (>= x_ana lq_anf__dnv)) (and (implies (>= x_ana lq_anf__dnv) (Prop lq_anf__dnx)) true)) (and (= lq_anf__dnx lq_anf__dnw) (and (Prop lq_anf__dnx) (and (Prop lq_anf__dnx) (and (k_51 EQ_6U False_68 GT_6W LT_6S True_6u VV_F7) (and (= VV_F7 x_ana) true)))))))))))))))) false)



; cid = 8
:assumption
(implies ((and (k_51 EQ_6U False_68 GT_6W LT_6S True_6u x_ana) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnv 0) (and (and (implies (Prop lq_anf__dnw) (>= x_ana lq_anf__dnv)) (and (implies (>= x_ana lq_anf__dnv) (Prop lq_anf__dnw)) true)) (and (and (implies (Prop lq_anf__dnx) (>= x_ana lq_anf__dnv)) (and (implies (>= x_ana lq_anf__dnv) (Prop lq_anf__dnx)) true)) (and (= lq_anf__dnx lq_anf__dnw) (and (not (Prop lq_anf__dnx)) (and (not (Prop lq_anf__dnx)) (and (= lq_anf__dny 0) (and (= VV_F8 (- lq_anf__dny x_ana)) true))))))))))))))) (k_54 EQ_6U False_68 GT_6W LT_6S True_6u VV_F8 x_ana))



; cid = 9
:assumption
(implies ((and (k_51 EQ_6U False_68 GT_6W LT_6S True_6u x_ana) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnv 0) (and (= VV_F9 0) (and (= VV_F9 lq_anf__dnv) true)))))))))) (k_57 EQ_6U False_68 GT_6W LT_6S True_6u VV_F9 lq_anf__dnv x_ana))



; cid = 10
:assumption
(implies ((and (k_51 EQ_6U False_68 GT_6W LT_6S True_6u x_ana) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnv 0) (and (k_51 EQ_6U False_68 GT_6W LT_6S True_6u VV_F10) (and (= VV_F10 x_ana) true)))))))))) (k_57 EQ_6U False_68 GT_6W LT_6S True_6u VV_F10 lq_anf__dnv x_ana))



; cid = 11
:assumption
(implies ((and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (>= VV_F11 0) true))))))) (k_45 EQ_6U False_68 GT_6W LT_6S True_6u VV_F11))



; cid = 12
:assumption
(implies ((and (not (> VV_F12 x)) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (>= x 0) (and (k_48 EQ_6U False_68 GT_6W LT_6S True_6u VV_F12 x) true))))))))) false)



; cid = 13
:assumption
(implies ((and (k_45 EQ_6U False_68 GT_6W LT_6S True_6u x_an9) (and (= (cmp EQ_6U) EQ_6U) (and (not (Prop False_68)) (and (= (cmp GT_6W) GT_6W) (and (= (cmp LT_6S) LT_6S) (and (Prop True_6u) (and (= lq_anf__dnu 1) (and (= VV_F13 (+ x_an9 lq_anf__dnu)) true))))))))) (k_48 EQ_6U False_68 GT_6W LT_6S True_6u VV_F13 x_an9))

)