# ECE1195
University of Pittsburgh ADVANCED DIGITAL DESIGN 2024 Spring

## Lab 1
<img width="436" alt="image" src="https://github.com/GyeonggeunJung/ECE1195/assets/113646015/0619b2fb-ca25-43f3-b257-fa425ac6324c">

Design a generic 32 bit adder/subtractor using generic statement and for-generate statement. And write a testbench to fully test VHDL design, verify the functionality
using the behavioral simulation.
