JDF G
// Created by Project Navigator ver 1.0
PROJECT vhdl
DESIGN vhdl
DEVFAM spartan2e
DEVFAMTIME 0
DEVICE xc2s50e
DEVICETIME 0
DEVPKG tq144
DEVPKGTIME 0
DEVSPEED -6
DEVSPEEDTIME 0
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Modelsim
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL VHDL
GENERATEDSIMULATIONMODELTIME 0
STIMULUS testdataout_test.tbw
STIMULUS testsamples_test.tbw
STIMULUS looptest_test.tbw
STIMULUS testdataout_testbench.vhd
STIMULUS testsamples_testbench.vhd
SOURCE encoder.xco
SOURCE looptest.vhd
SOURCE testdataout.vhd
SOURCE testsamples.vhd
SOURCE ledflash.vhd
DEPASSOC looptest looptest.ucf
DEPASSOC testdataout constraints.ucf
DEPASSOC testsamples testsamples.ucf
DEPASSOC ledflash ledflash.ucf
[Normal]
p_ModelSimSimRunTime_tb=xstvhd, spartan2e, VHDL Test Bench.t_MSimulateBehavioralVhdlModel, 1043045114, 1000ms
xilxBitgCfg_GenOpt_ASCIIFile=xstvhd, spartan2e, Implementation.t_bitFile, 1042845683, True
xilxSynthKeepHierarchy=xstvhd, spartan2e, Schematic.t_synthesize, 1042841103, Yes
[STRATEGY-LIST]
Normal=True
