// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "01/07/2025 09:21:26"

// 
// Device: Altera EP4CE30F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ns/ 1 ps

module wr_ctrl (
	clk,
	rst_n,
	rx,
	tx,
	da_csn,
	da_sck,
	da_sdi,
	da_ldn,
	ad_sdo,
	ad_eoc,
	ad_csn,
	ad_sck,
	ad_sdi,
	trig,
	sw,
	led);
input 	clk;
input 	rst_n;
input 	rx;
output 	tx;
output 	[1:0] da_csn;
output 	da_sck;
output 	da_sdi;
output 	[1:0] da_ldn;
input 	ad_sdo;
input 	ad_eoc;
output 	ad_csn;
output 	ad_sck;
output 	ad_sdi;
output 	trig;
output 	[8:0] sw;
output 	[3:0] led;

// Design Ports Information
// tx	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da_csn[0]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da_csn[1]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da_sck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da_sdi	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da_ldn[0]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// da_ldn[1]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ad_csn	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ad_sck	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ad_sdi	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// trig	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[0]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[1]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[2]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[3]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[4]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[5]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[6]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[7]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[8]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[3]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ad_eoc	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rx	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ad_sdo	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("wr_ctrl_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \U_DAC_pulse|U_DAC_driver|Add0~6_combout ;
wire \U_DAC_bias|U_DAC_driver|Add0~6_combout ;
wire \U_DAC_bias|U_DAC_driver|Add0~11 ;
wire \U_DAC_bias|U_DAC_driver|Add0~12_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~4_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~6_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~8_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~16_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~18_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~20_combout ;
wire \U_DAC_pulse|Add2~4_combout ;
wire \U_DAC_pulse|Add2~6_combout ;
wire \U_DAC_pulse|Add2~20_combout ;
wire \U_DAC_pulse|Add2~22_combout ;
wire \U_DAC_pulse|Add2~36_combout ;
wire \U_DAC_pulse|Add2~38_combout ;
wire \U_DAC_pulse|Add2~40_combout ;
wire \U_DAC_pulse|Add2~56_combout ;
wire \U_DAC_pulse|Add2~58_combout ;
wire \U_UART_send|U_Uart_tx|Add0~6_combout ;
wire \U_UART_send|U_Uart_tx|Add0~16_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[3]~22_combout ;
wire \U_ADC_loop|U_ADC_set|Add0~2_combout ;
wire \U_DAC_pulse|cnt_wid[3]~38_combout ;
wire \U_DAC_pulse|cnt_wid[5]~42_combout ;
wire \U_DAC_pulse|cnt_wid[6]~44_combout ;
wire \U_DAC_pulse|cnt_wid[11]~54_combout ;
wire \U_DAC_pulse|cnt_wid[15]~62_combout ;
wire \U_DAC_pulse|cnt_wid[19]~70_combout ;
wire \U_DAC_pulse|cnt_wid[29]~90_combout ;
wire \U_DAC_pulse|cnt_wid[30]~93 ;
wire \U_DAC_pulse|cnt_wid[31]~94_combout ;
wire \U_DAC_pulse|Add0~0_combout ;
wire \U_DAC_pulse|Add0~2_combout ;
wire \U_DAC_pulse|Add0~8_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_div[1]~16_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_div[11]~37_combout ;
wire \U_Sig_dly|Add0~0_combout ;
wire \U_Sig_dly|Add0~9 ;
wire \U_Sig_dly|Add0~10_combout ;
wire \U_Sig_dly|Add1~23 ;
wire \U_Sig_dly|Add1~24_combout ;
wire \U_Sig_dly|Add1~25 ;
wire \U_Sig_dly|Add1~26_combout ;
wire \U_Sig_dly|Add1~27 ;
wire \U_Sig_dly|Add1~28_combout ;
wire \U_Sig_dly|Add1~29 ;
wire \U_Sig_dly|Add1~30_combout ;
wire \U_DAC_bias|Add0~1 ;
wire \U_DAC_bias|Add0~2_combout ;
wire \U_DAC_bias|Add0~3 ;
wire \U_DAC_bias|Add0~4_combout ;
wire \U_DAC_bias|Add0~5 ;
wire \U_DAC_bias|Add0~6_combout ;
wire \U_DAC_bias|Add0~7 ;
wire \U_DAC_bias|Add0~8_combout ;
wire \U_DAC_bias|Add0~9 ;
wire \U_DAC_bias|Add0~10_combout ;
wire \U_DAC_bias|cnt_wid[3]~38_combout ;
wire \U_DAC_bias|cnt_wid[13]~58_combout ;
wire \U_DAC_bias|cnt_wid[15]~62_combout ;
wire \U_DAC_bias|cnt_wid[19]~70_combout ;
wire \U_DAC_bias|cnt_wid[21]~74_combout ;
wire \U_DAC_bias|cnt_wid[22]~76_combout ;
wire \U_DAC_bias|cnt_wid[29]~90_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[3]~25_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ;
wire \U_UART_send|U_Uart_tx|Mux0~2_combout ;
wire \U_UART_send|U_Uart_tx|Mux0~3_combout ;
wire \U_DAC_pulse|U_DAC_driver|Selector2~0_combout ;
wire \U_DAC_pulse|U_DAC_driver|Selector3~2_combout ;
wire \U_DAC_pulse|U_DAC_driver|Selector3~3_combout ;
wire \U_DAC_pulse|U_DAC_driver|Selector3~4_combout ;
wire \U_DAC_pulse|U_DAC_driver|Selector3~5_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~4_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~5_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~2_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~8_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~9_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~10_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~12_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~13_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~14_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~15_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~16_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~0_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~1_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~3_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~4_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~9_combout ;
wire \U_DAC_pulse|state_c.FALL~q ;
wire \U_UART_send|Mux5~0_combout ;
wire \U_UART_send|U_Uart_tx|en_idx~3_combout ;
wire \U_UART_send|Mux2~0_combout ;
wire \U_UART_send|Mux0~0_combout ;
wire \U_UART_send|Mux1~0_combout ;
wire \U_UART_send|Mux7~0_combout ;
wire \U_ADC_loop|U_ADC_set|Equal1~1_combout ;
wire \U_ADC_loop|U_ADC_set|Equal1~5_combout ;
wire \U_ADC_loop|U_ADC_set|ShiftLeft0~1_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~5_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~14_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.IDLE~q ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~2_combout ;
wire \U_DAC_pulse|Equal1~1_combout ;
wire \U_DAC_pulse|Equal1~8_combout ;
wire \U_DAC_pulse|Equal1~12_combout ;
wire \U_DAC_pulse|Equal1~17_combout ;
wire \U_DAC_pulse|Selector3~0_combout ;
wire \U_DAC_pulse|Selector3~1_combout ;
wire \U_UART_send|U_Uart_tx|cnt_div~0_combout ;
wire \U_Sig_dly|sig_out~0_combout ;
wire \U_DAC_bias|co_div~0_combout ;
wire \U_DAC_bias|Equal1~1_combout ;
wire \U_DAC_bias|Equal1~7_combout ;
wire \U_DAC_bias|Equal1~10_combout ;
wire \U_DAC_bias|Equal1~11_combout ;
wire \U_DAC_bias|Equal1~12_combout ;
wire \U_DAC_bias|Equal1~13_combout ;
wire \U_DAC_bias|Equal1~14_combout ;
wire \U_DAC_bias|Equal1~17_combout ;
wire \U_DAC_pulse|da_data~4_combout ;
wire \U_DAC_pulse|da_data~5_combout ;
wire \U_DAC_pulse|da_data~6_combout ;
wire \U_DAC_pulse|da_data~7_combout ;
wire \U_ADC_loop|Mux0~1_combout ;
wire \U_ADC_loop|Mux0~3_combout ;
wire \U_ADC_loop|Mux0~4_combout ;
wire \U_ADC_loop|Mux0~5_combout ;
wire \U_ADC_loop|Mux0~6_combout ;
wire \U_ADC_loop|Mux0~7_combout ;
wire \U_ADC_loop|ad_dly~4_combout ;
wire \U_ADC_loop|ad_dly~5_combout ;
wire \U_ADC_loop|ad_dly~7_combout ;
wire \U_ADC_loop|ad_dly~11_combout ;
wire \U_ADC_loop|ad_dly~13_combout ;
wire \U_ADC_loop|ad_dly~14_combout ;
wire \U_ADC_loop|ad_dly~15_combout ;
wire \U_ADC_loop|ad_start~q ;
wire \U_ADC_loop|U_ADC_set|cnt_div~2_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.WAIT~q ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~1_combout ;
wire \U_ADC_loop|Add0~0_combout ;
wire \U_DAC_pulse|state_c.RISE~q ;
wire \U_DAC_pulse|cnt_div~1_combout ;
wire \U_UART_recv|U_Uart_rx|en_idx~1_combout ;
wire \U_UART_recv|U_Uart_rx|Add1~0_combout ;
wire \U_UART_recv|U_Uart_rx|Decoder0~6_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|_~4_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \U_ADC_loop|U_ADC_set|Mux8~1_combout ;
wire \U_ADC_loop|U_ADC_set|Mux11~0_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~16_combout ;
wire \U_Sig_dly|cnt_div~0_combout ;
wire \U_DAC_bias|cnt_div~0_combout ;
wire \U_DAC_bias|cnt_div~1_combout ;
wire \U_UART_recv|Decoder0~8_combout ;
wire \U_UART_recv|data[44]~11_combout ;
wire \U_UART_recv|Decoder0~12_combout ;
wire \U_UART_recv|data[71]~15_combout ;
wire \U_ADC_loop|ad_idle~q ;
wire \U_ADC_loop|always2~0_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector2~0_combout ;
wire \U_DAC_pulse|Selector1~0_combout ;
wire \U_UART_recv|U_Uart_rx|rx_buf2~q ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|_~5_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \U_ADC_loop|ad_idle~0_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~18_combout ;
wire \ad_sdo~input_o ;
wire \U_DAC_pulse|U_DAC_driver|data_buf[10]~feeder_combout ;
wire \U_DAC_pulse|U_DAC_driver|data_buf[11]~feeder_combout ;
wire \U_UART_recv|data[40]~feeder_combout ;
wire \U_UART_recv|data[48]~feeder_combout ;
wire \U_UART_recv|data[65]~feeder_combout ;
wire \U_UART_recv|data[41]~feeder_combout ;
wire \U_UART_recv|data[81]~feeder_combout ;
wire \U_UART_recv|data[42]~feeder_combout ;
wire \U_UART_recv|data[74]~feeder_combout ;
wire \U_UART_recv|data[34]~feeder_combout ;
wire \U_UART_recv|data[50]~feeder_combout ;
wire \U_UART_recv|data[83]~feeder_combout ;
wire \U_UART_recv|data[67]~feeder_combout ;
wire \U_UART_recv|data[43]~feeder_combout ;
wire \U_UART_recv|data[51]~feeder_combout ;
wire \U_UART_recv|data[52]~feeder_combout ;
wire \U_UART_recv|data[44]~feeder_combout ;
wire \U_UART_recv|data[60]~feeder_combout ;
wire \U_UART_recv|data[84]~feeder_combout ;
wire \U_UART_recv|data[85]~feeder_combout ;
wire \U_UART_recv|data[69]~feeder_combout ;
wire \U_UART_recv|data[37]~feeder_combout ;
wire \U_UART_recv|data[61]~feeder_combout ;
wire \U_UART_recv|data[54]~feeder_combout ;
wire \U_UART_recv|data[62]~feeder_combout ;
wire \U_UART_recv|data[71]~feeder_combout ;
wire \U_UART_recv|data[63]~feeder_combout ;
wire \U_UART_recv|data[39]~feeder_combout ;
wire \U_DAC_pulse|da_data[15]~feeder_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~feeder_combout ;
wire \U_DAC_pulse|U_DAC_driver|data_buf[12]~feeder_combout ;
wire \tx~output_o ;
wire \da_csn[0]~output_o ;
wire \da_csn[1]~output_o ;
wire \da_sck~output_o ;
wire \da_sdi~output_o ;
wire \da_ldn[0]~output_o ;
wire \da_ldn[1]~output_o ;
wire \ad_csn~output_o ;
wire \ad_sck~output_o ;
wire \ad_sdi~output_o ;
wire \trig~output_o ;
wire \sw[0]~output_o ;
wire \sw[1]~output_o ;
wire \sw[2]~output_o ;
wire \sw[3]~output_o ;
wire \sw[4]~output_o ;
wire \sw[5]~output_o ;
wire \sw[6]~output_o ;
wire \sw[7]~output_o ;
wire \sw[8]~output_o ;
wire \led[0]~output_o ;
wire \led[1]~output_o ;
wire \led[2]~output_o ;
wire \led[3]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \U_UART_send|U_Uart_tx|Add0~0_combout ;
wire \rst_n~input_o ;
wire \U_UART_send|U_Uart_tx|cnt_idx~0_combout ;
wire \U_UART_send|U_Uart_tx|Add1~0_combout ;
wire \U_UART_send|U_Uart_tx|cnt_idx~2_combout ;
wire \U_UART_send|U_Uart_tx|done~0_combout ;
wire \U_UART_send|U_Uart_tx|cnt_idx[0]~3_combout ;
wire \U_UART_send|U_Uart_tx|done~combout ;
wire \U_UART_send|cnt_num[0]~1_combout ;
wire \U_UART_send|tx_start~0_combout ;
wire \U_UART_send|cnt_num~0_combout ;
wire \U_UART_send|tx_start~1_combout ;
wire \U_UART_send|tx_start~q ;
wire \U_UART_send|U_Uart_tx|idle~0_combout ;
wire \U_UART_send|U_Uart_tx|idle~q ;
wire \U_UART_send|U_Uart_tx|Add0~1 ;
wire \U_UART_send|U_Uart_tx|Add0~2_combout ;
wire \U_UART_send|U_Uart_tx|cnt_div~4_combout ;
wire \U_UART_send|U_Uart_tx|Add0~3 ;
wire \U_UART_send|U_Uart_tx|Add0~4_combout ;
wire \U_UART_send|U_Uart_tx|Add0~5 ;
wire \U_UART_send|U_Uart_tx|Add0~7 ;
wire \U_UART_send|U_Uart_tx|Add0~8_combout ;
wire \U_UART_send|U_Uart_tx|cnt_div~3_combout ;
wire \U_UART_send|U_Uart_tx|Add0~9 ;
wire \U_UART_send|U_Uart_tx|Add0~11 ;
wire \U_UART_send|U_Uart_tx|Add0~12_combout ;
wire \U_UART_send|U_Uart_tx|Add0~13 ;
wire \U_UART_send|U_Uart_tx|Add0~14_combout ;
wire \U_UART_send|U_Uart_tx|cnt_div~1_combout ;
wire \U_UART_send|U_Uart_tx|Add0~15 ;
wire \U_UART_send|U_Uart_tx|Add0~17 ;
wire \U_UART_send|U_Uart_tx|Add0~18_combout ;
wire \U_UART_send|U_Uart_tx|en_idx~1_combout ;
wire \U_UART_send|U_Uart_tx|Add0~10_combout ;
wire \U_UART_send|U_Uart_tx|cnt_div~2_combout ;
wire \U_UART_send|U_Uart_tx|en_idx~2_combout ;
wire \U_UART_send|U_Uart_tx|Add0~19 ;
wire \U_UART_send|U_Uart_tx|Add0~20_combout ;
wire \U_UART_send|U_Uart_tx|Add0~21 ;
wire \U_UART_send|U_Uart_tx|Add0~22_combout ;
wire \U_UART_send|U_Uart_tx|Add0~23 ;
wire \U_UART_send|U_Uart_tx|Add0~24_combout ;
wire \U_UART_send|U_Uart_tx|en_idx~0_combout ;
wire \U_UART_send|U_Uart_tx|en_idx~4_combout ;
wire \U_UART_send|U_Uart_tx|cnt_idx[2]~1_combout ;
wire \U_UART_send|U_Uart_tx|always3~0_combout ;
wire \U_UART_send|co_num~0_combout ;
wire \U_UART_send|idle~0_combout ;
wire \U_UART_send|idle~q ;
wire \rx~input_o ;
wire \U_UART_recv|U_Uart_rx|rx_buf0~feeder_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_div[0]~14_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_div[5]~26 ;
wire \U_UART_recv|U_Uart_rx|cnt_div[6]~27_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_idx[1]~1_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_idx[3]~2_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_idx[1]~4_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_idx[2]~3_combout ;
wire \U_UART_recv|U_Uart_rx|Equal2~0_combout ;
wire \U_UART_recv|U_Uart_rx|done~combout ;
wire \U_UART_recv|U_Uart_rx|idle~0_combout ;
wire \U_UART_recv|U_Uart_rx|idle~q ;
wire \U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_div[6]~28 ;
wire \U_UART_recv|U_Uart_rx|cnt_div[7]~29_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_div[7]~30 ;
wire \U_UART_recv|U_Uart_rx|cnt_div[8]~31_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_div[8]~32 ;
wire \U_UART_recv|U_Uart_rx|cnt_div[9]~34 ;
wire \U_UART_recv|U_Uart_rx|cnt_div[10]~35_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_div[10]~36 ;
wire \U_UART_recv|U_Uart_rx|cnt_div[11]~38 ;
wire \U_UART_recv|U_Uart_rx|cnt_div[12]~39_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_div[9]~33_combout ;
wire \U_UART_recv|U_Uart_rx|Equal1~1_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_div[4]~22_combout ;
wire \U_UART_recv|U_Uart_rx|Equal1~0_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_div[3]~20_combout ;
wire \U_UART_recv|U_Uart_rx|en_idx~0_combout ;
wire \U_UART_recv|U_Uart_rx|en_idx~2_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_div[0]~15 ;
wire \U_UART_recv|U_Uart_rx|cnt_div[1]~17 ;
wire \U_UART_recv|U_Uart_rx|cnt_div[2]~18_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_div[2]~19 ;
wire \U_UART_recv|U_Uart_rx|cnt_div[3]~21 ;
wire \U_UART_recv|U_Uart_rx|cnt_div[4]~23 ;
wire \U_UART_recv|U_Uart_rx|cnt_div[5]~25_combout ;
wire \U_UART_recv|U_Uart_rx|Equal1~2_combout ;
wire \U_UART_recv|U_Uart_rx|Equal1~3_combout ;
wire \U_UART_recv|cnt_num~2_combout ;
wire \U_UART_recv|cnt_num~1_combout ;
wire \U_UART_recv|cnt_num[0]~3_combout ;
wire \U_UART_recv|Add1~0_combout ;
wire \U_UART_recv|cnt_num~0_combout ;
wire \U_UART_recv|co_num~0_combout ;
wire \U_UART_recv|co_num~combout ;
wire \U_UART_recv|wren~q ;
wire \U_DAC_pulse|U_DAC_driver|Add0~1 ;
wire \U_DAC_pulse|U_DAC_driver|Add0~2_combout ;
wire \U_Sig_dly|Add1~0_combout ;
wire \U_Sig_dly|cnt_dly~0_combout ;
wire \U_Sig_dly|Add0~1 ;
wire \U_Sig_dly|Add0~2_combout ;
wire \U_Sig_dly|cnt_div~2_combout ;
wire \U_Sig_dly|idle~0_combout ;
wire \U_Sig_dly|idle~q ;
wire \U_Sig_dly|Add0~3 ;
wire \U_Sig_dly|Add0~4_combout ;
wire \U_Sig_dly|Add0~5 ;
wire \U_Sig_dly|Add0~6_combout ;
wire \U_Sig_dly|Add0~7 ;
wire \U_Sig_dly|Add0~8_combout ;
wire \U_Sig_dly|cnt_div~1_combout ;
wire \U_Sig_dly|co_div~0_combout ;
wire \U_Sig_dly|co_div~1_combout ;
wire \U_Sig_dly|Add1~1 ;
wire \U_Sig_dly|Add1~2_combout ;
wire \U_Sig_dly|Add1~3 ;
wire \U_Sig_dly|Add1~4_combout ;
wire \U_Sig_dly|Add1~5 ;
wire \U_Sig_dly|Add1~6_combout ;
wire \U_Sig_dly|sig_out~4_combout ;
wire \U_Sig_dly|Add1~7 ;
wire \U_Sig_dly|Add1~8_combout ;
wire \U_Sig_dly|Add1~9 ;
wire \U_Sig_dly|Add1~10_combout ;
wire \U_Sig_dly|Add1~11 ;
wire \U_Sig_dly|Add1~12_combout ;
wire \U_Sig_dly|Add1~13 ;
wire \U_Sig_dly|Add1~14_combout ;
wire \U_Sig_dly|sig_out~3_combout ;
wire \U_Sig_dly|Add1~15 ;
wire \U_Sig_dly|Add1~16_combout ;
wire \U_Sig_dly|Add1~17 ;
wire \U_Sig_dly|Add1~18_combout ;
wire \U_Sig_dly|Add1~19 ;
wire \U_Sig_dly|Add1~20_combout ;
wire \U_Sig_dly|sig_out~1_combout ;
wire \U_Sig_dly|Add1~21 ;
wire \U_Sig_dly|Add1~22_combout ;
wire \U_Sig_dly|sig_out~2_combout ;
wire \U_Sig_dly|sig_out~5_combout ;
wire \U_DAC_pulse|Selector0~0_combout ;
wire \U_DAC_pulse|state_c.IDLE~q ;
wire \U_DAC_pulse|cnt_wid[0]~32_combout ;
wire \U_DAC_pulse|cnt_wid[27]~87 ;
wire \U_DAC_pulse|cnt_wid[28]~88_combout ;
wire \U_DAC_pulse|cnt_div~2_combout ;
wire \U_DAC_pulse|Add2~0_combout ;
wire \U_UART_recv|U_Uart_rx|Decoder0~2_combout ;
wire \U_UART_recv|U_Uart_rx|data[1]~1_combout ;
wire \U_UART_recv|Decoder0~5_combout ;
wire \U_UART_recv|data[1]~7_combout ;
wire \U_DAC_pulse|Add2~1 ;
wire \U_DAC_pulse|Add2~2_combout ;
wire \U_DAC_pulse|Equal1~11_combout ;
wire \U_UART_recv|U_Uart_rx|Decoder0~3_combout ;
wire \U_UART_recv|U_Uart_rx|data[2]~2_combout ;
wire \U_DAC_pulse|Add2~3 ;
wire \U_DAC_pulse|Add2~5 ;
wire \U_DAC_pulse|Add2~7 ;
wire \U_DAC_pulse|Add2~8_combout ;
wire \U_DAC_pulse|Add2~9 ;
wire \U_DAC_pulse|Add2~10_combout ;
wire \U_DAC_pulse|Equal1~13_combout ;
wire \U_DAC_pulse|Add2~11 ;
wire \U_DAC_pulse|Add2~12_combout ;
wire \U_UART_recv|U_Uart_rx|Equal2~1_combout ;
wire \U_UART_recv|U_Uart_rx|cnt_idx[0]~0_combout ;
wire \U_UART_recv|U_Uart_rx|Decoder0~4_combout ;
wire \U_UART_recv|U_Uart_rx|data[7]~7_combout ;
wire \U_DAC_pulse|Add2~13 ;
wire \U_DAC_pulse|Add2~14_combout ;
wire \U_DAC_pulse|Equal1~14_combout ;
wire \U_DAC_pulse|Equal1~15_combout ;
wire \U_UART_recv|U_Uart_rx|Decoder0~0_combout ;
wire \U_UART_recv|U_Uart_rx|data[0]~0_combout ;
wire \U_UART_recv|Decoder0~6_combout ;
wire \U_UART_recv|data[75]~0_combout ;
wire \U_UART_recv|data[24]~9_combout ;
wire \U_UART_recv|Decoder0~3_combout ;
wire \U_UART_recv|data[16]~5_combout ;
wire \U_UART_recv|U_Uart_rx|data[6]~6_combout ;
wire \U_UART_recv|Decoder0~4_combout ;
wire \U_UART_recv|data[8]~6_combout ;
wire \U_DAC_pulse|Add2~15 ;
wire \U_DAC_pulse|Add2~17 ;
wire \U_DAC_pulse|Add2~19 ;
wire \U_DAC_pulse|Add2~21 ;
wire \U_DAC_pulse|Add2~23 ;
wire \U_DAC_pulse|Add2~25 ;
wire \U_DAC_pulse|Add2~27 ;
wire \U_DAC_pulse|Add2~29 ;
wire \U_DAC_pulse|Add2~31 ;
wire \U_DAC_pulse|Add2~33 ;
wire \U_DAC_pulse|Add2~35 ;
wire \U_DAC_pulse|Add2~37 ;
wire \U_DAC_pulse|Add2~39 ;
wire \U_DAC_pulse|Add2~41 ;
wire \U_DAC_pulse|Add2~43 ;
wire \U_DAC_pulse|Add2~45 ;
wire \U_DAC_pulse|Add2~47 ;
wire \U_DAC_pulse|Add2~48_combout ;
wire \U_DAC_pulse|Add2~49 ;
wire \U_DAC_pulse|Add2~50_combout ;
wire \U_DAC_pulse|Equal1~5_combout ;
wire \U_DAC_pulse|Equal1~7_combout ;
wire \U_DAC_pulse|Add2~32_combout ;
wire \U_DAC_pulse|Add2~34_combout ;
wire \U_DAC_pulse|Equal1~0_combout ;
wire \U_DAC_pulse|cnt_wid[21]~74_combout ;
wire \U_DAC_pulse|Add2~42_combout ;
wire \U_DAC_pulse|Equal1~2_combout ;
wire \U_DAC_pulse|Add2~44_combout ;
wire \U_DAC_pulse|Add2~46_combout ;
wire \U_DAC_pulse|cnt_wid[22]~76_combout ;
wire \U_DAC_pulse|Equal1~3_combout ;
wire \U_DAC_pulse|Equal1~4_combout ;
wire \U_DAC_pulse|Equal1~10_combout ;
wire \U_DAC_pulse|Add0~1 ;
wire \U_DAC_pulse|Add0~3 ;
wire \U_DAC_pulse|Add0~4_combout ;
wire \U_DAC_pulse|Add0~5 ;
wire \U_DAC_pulse|Add0~6_combout ;
wire \U_DAC_pulse|Add0~7 ;
wire \U_DAC_pulse|Add0~9 ;
wire \U_DAC_pulse|Add0~10_combout ;
wire \U_DAC_pulse|cnt_div~0_combout ;
wire \U_DAC_pulse|co_div~0_combout ;
wire \U_DAC_pulse|co_div~1_combout ;
wire \U_DAC_pulse|Selector2~0_combout ;
wire \U_DAC_pulse|Selector2~1_combout ;
wire \U_DAC_pulse|state_c.WAIT~q ;
wire \U_DAC_pulse|en_div~combout ;
wire \U_DAC_pulse|co_div~combout ;
wire \U_DAC_pulse|cnt_wid[28]~89 ;
wire \U_DAC_pulse|cnt_wid[29]~91 ;
wire \U_DAC_pulse|cnt_wid[30]~92_combout ;
wire \U_UART_recv|data[31]~feeder_combout ;
wire \U_DAC_pulse|Add2~51 ;
wire \U_DAC_pulse|Add2~53 ;
wire \U_DAC_pulse|Add2~55 ;
wire \U_DAC_pulse|Add2~57 ;
wire \U_DAC_pulse|Add2~59 ;
wire \U_DAC_pulse|Add2~61 ;
wire \U_DAC_pulse|Add2~62_combout ;
wire \U_DAC_pulse|Add2~60_combout ;
wire \U_DAC_pulse|Equal1~9_combout ;
wire \U_DAC_pulse|co_wid~0_combout ;
wire \U_DAC_pulse|co_wid~combout ;
wire \U_DAC_pulse|cnt_wid[0]~33 ;
wire \U_DAC_pulse|cnt_wid[1]~34_combout ;
wire \U_DAC_pulse|cnt_wid[1]~35 ;
wire \U_DAC_pulse|cnt_wid[2]~36_combout ;
wire \U_DAC_pulse|cnt_wid[2]~37 ;
wire \U_DAC_pulse|cnt_wid[3]~39 ;
wire \U_DAC_pulse|cnt_wid[4]~40_combout ;
wire \U_DAC_pulse|cnt_wid[4]~41 ;
wire \U_DAC_pulse|cnt_wid[5]~43 ;
wire \U_DAC_pulse|cnt_wid[6]~45 ;
wire \U_DAC_pulse|cnt_wid[7]~46_combout ;
wire \U_DAC_pulse|cnt_wid[7]~47 ;
wire \U_DAC_pulse|cnt_wid[8]~48_combout ;
wire \U_DAC_pulse|cnt_wid[8]~49 ;
wire \U_DAC_pulse|cnt_wid[9]~50_combout ;
wire \U_DAC_pulse|cnt_wid[9]~51 ;
wire \U_DAC_pulse|cnt_wid[10]~52_combout ;
wire \U_DAC_pulse|cnt_wid[10]~53 ;
wire \U_DAC_pulse|cnt_wid[11]~55 ;
wire \U_DAC_pulse|cnt_wid[12]~56_combout ;
wire \U_DAC_pulse|cnt_wid[12]~57 ;
wire \U_DAC_pulse|cnt_wid[13]~59 ;
wire \U_DAC_pulse|cnt_wid[14]~60_combout ;
wire \U_DAC_pulse|cnt_wid[14]~61 ;
wire \U_DAC_pulse|cnt_wid[15]~63 ;
wire \U_DAC_pulse|cnt_wid[16]~64_combout ;
wire \U_DAC_pulse|cnt_wid[16]~65 ;
wire \U_DAC_pulse|cnt_wid[17]~66_combout ;
wire \U_DAC_pulse|cnt_wid[17]~67 ;
wire \U_DAC_pulse|cnt_wid[18]~68_combout ;
wire \U_DAC_pulse|cnt_wid[18]~69 ;
wire \U_DAC_pulse|cnt_wid[19]~71 ;
wire \U_DAC_pulse|cnt_wid[20]~72_combout ;
wire \U_DAC_pulse|cnt_wid[20]~73 ;
wire \U_DAC_pulse|cnt_wid[21]~75 ;
wire \U_DAC_pulse|cnt_wid[22]~77 ;
wire \U_DAC_pulse|cnt_wid[23]~78_combout ;
wire \U_DAC_pulse|cnt_wid[23]~79 ;
wire \U_DAC_pulse|cnt_wid[24]~80_combout ;
wire \U_DAC_pulse|cnt_wid[24]~81 ;
wire \U_DAC_pulse|cnt_wid[25]~82_combout ;
wire \U_DAC_pulse|cnt_wid[25]~83 ;
wire \U_DAC_pulse|cnt_wid[26]~84_combout ;
wire \U_DAC_pulse|cnt_wid[26]~85 ;
wire \U_DAC_pulse|cnt_wid[27]~86_combout ;
wire \U_DAC_pulse|Add2~52_combout ;
wire \U_DAC_pulse|Add2~54_combout ;
wire \U_DAC_pulse|Equal1~6_combout ;
wire \U_DAC_pulse|Add2~18_combout ;
wire \U_DAC_pulse|Add2~16_combout ;
wire \U_DAC_pulse|Equal1~16_combout ;
wire \U_DAC_pulse|cnt_wid[13]~58_combout ;
wire \U_DAC_pulse|Add2~24_combout ;
wire \U_DAC_pulse|Add2~26_combout ;
wire \U_DAC_pulse|Equal1~18_combout ;
wire \U_DAC_pulse|Add2~30_combout ;
wire \U_DAC_pulse|Add2~28_combout ;
wire \U_DAC_pulse|Equal1~19_combout ;
wire \U_DAC_pulse|Equal1~20_combout ;
wire \U_DAC_pulse|da_start~0_combout ;
wire \U_DAC_pulse|da_start~1_combout ;
wire \U_DAC_pulse|da_start~2_combout ;
wire \U_DAC_pulse|da_start~3_combout ;
wire \U_DAC_pulse|da_start~q ;
wire \U_DAC_pulse|U_DAC_driver|idle~0_combout ;
wire \U_DAC_pulse|U_DAC_driver|idle~q ;
wire \U_DAC_pulse|U_DAC_driver|Add0~3 ;
wire \U_DAC_pulse|U_DAC_driver|Add0~4_combout ;
wire \U_DAC_pulse|U_DAC_driver|cnt_step~1_combout ;
wire \U_DAC_pulse|U_DAC_driver|Add0~5 ;
wire \U_DAC_pulse|U_DAC_driver|Add0~7 ;
wire \U_DAC_pulse|U_DAC_driver|Add0~9 ;
wire \U_DAC_pulse|U_DAC_driver|Add0~10_combout ;
wire \U_DAC_pulse|U_DAC_driver|Add0~8_combout ;
wire \U_DAC_pulse|U_DAC_driver|Add0~11 ;
wire \U_DAC_pulse|U_DAC_driver|Add0~12_combout ;
wire \U_DAC_pulse|U_DAC_driver|cnt_step~2_combout ;
wire \U_DAC_pulse|U_DAC_driver|done~0_combout ;
wire \U_DAC_pulse|U_DAC_driver|Add0~0_combout ;
wire \U_DAC_pulse|U_DAC_driver|cnt_step~3_combout ;
wire \U_DAC_pulse|U_DAC_driver|done~1_combout ;
wire \U_DAC_pulse|U_DAC_driver|cnt_step~0_combout ;
wire \U_DAC_pulse|U_DAC_driver|done~combout ;
wire \idle~0_combout ;
wire \idle~q ;
wire \U_UART_recv|U_Uart_rx|rx_buf0~q ;
wire \U_UART_recv|U_Uart_rx|rx_buf1~feeder_combout ;
wire \U_UART_recv|U_Uart_rx|rx_buf1~q ;
wire \U_UART_recv|U_Uart_rx|Decoder0~1_combout ;
wire \U_UART_recv|U_Uart_rx|data[4]~4_combout ;
wire \U_UART_recv|data[76]~feeder_combout ;
wire \U_UART_recv|Decoder0~2_combout ;
wire \U_UART_recv|data[75]~4_combout ;
wire \U_UART_recv|U_Uart_rx|data[5]~5_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~6_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_num[0]~8_combout ;
wire \ad_eoc~input_o ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0~feeder_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0~q ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~feeder_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~q ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~feeder_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~q ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~0_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|done~feeder_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ;
wire \U_ADC_loop|U_ADC_set|Selector0~7_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_num[0]~9 ;
wire \U_ADC_loop|U_ADC_set|cnt_num[1]~10_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_num[1]~11 ;
wire \U_ADC_loop|U_ADC_set|cnt_num[2]~12_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~8_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_num[2]~13 ;
wire \U_ADC_loop|U_ADC_set|cnt_num[3]~14_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_num[3]~15 ;
wire \U_ADC_loop|U_ADC_set|cnt_num[4]~16_combout ;
wire \U_UART_recv|U_Uart_rx|Decoder0~5_combout ;
wire \U_UART_recv|U_Uart_rx|data[3]~3_combout ;
wire \U_ADC_loop|U_ADC_set|ShiftLeft0~0_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~4_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~9_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~20_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~21_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_num[4]~17 ;
wire \U_ADC_loop|U_ADC_set|cnt_num[5]~19 ;
wire \U_ADC_loop|U_ADC_set|cnt_num[6]~20_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_num[6]~21 ;
wire \U_ADC_loop|U_ADC_set|cnt_num[7]~22_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_num[5]~18_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~18_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~19_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~10_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~11_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~12_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~13_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~15_combout ;
wire \U_ADC_loop|U_ADC_set|Selector2~0_combout ;
wire \U_ADC_loop|cnt_chan[3]~3_combout ;
wire \U_ADC_loop|cnt_chan[0]~1_combout ;
wire \U_ADC_loop|cnt_chan[2]~2_combout ;
wire \U_ADC_loop|co_chan~1_combout ;
wire \U_ADC_loop|cnt_chan[1]~0_combout ;
wire \U_ADC_loop|co_chan~0_combout ;
wire \U_ADC_loop|idle~0_combout ;
wire \U_ADC_loop|idle~q ;
wire \U_ADC_loop|Mux0~0_combout ;
wire \U_ADC_loop|Mux0~2_combout ;
wire \U_ADC_loop|en_chan~0_combout ;
wire \U_ADC_loop|ad_dly~0_combout ;
wire \U_ADC_loop|ad_dly[9]~1_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~0_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[0]~16_combout ;
wire \U_ADC_loop|U_ADC_set|Add0~0_combout ;
wire \U_ADC_loop|U_ADC_set|Selector0~17_combout ;
wire \U_ADC_loop|U_ADC_set|state_c.IDLE~q ;
wire \U_ADC_loop|U_ADC_set|Add0~7 ;
wire \U_ADC_loop|U_ADC_set|Add0~8_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_div~1_combout ;
wire \U_ADC_loop|U_ADC_set|Add0~9 ;
wire \U_ADC_loop|U_ADC_set|Add0~10_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_div~0_combout ;
wire \U_ADC_loop|U_ADC_set|Selector1~0_combout ;
wire \U_ADC_loop|U_ADC_set|Add0~4_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[0]~17 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[1]~18_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[1]~19 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[2]~20_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[2]~21 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[3]~23 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[4]~24_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[4]~25 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[5]~27 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[6]~29 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[7]~30_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[7]~31 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[8]~32_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[8]~33 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[9]~34_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[9]~35 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[10]~36_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[10]~37 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[11]~39 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[12]~40_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[12]~41 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[13]~43 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[14]~44_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[14]~45 ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[15]~46_combout ;
wire \U_ADC_loop|ad_dly~16_combout ;
wire \U_UART_recv|Decoder0~13_combout ;
wire \U_UART_recv|data[56]~16_combout ;
wire \U_ADC_loop|ad_dly~12_combout ;
wire \U_ADC_loop|ad_dly~10_combout ;
wire \U_ADC_loop|ad_dly~9_combout ;
wire \U_UART_recv|data[55]~feeder_combout ;
wire \U_UART_recv|Decoder0~11_combout ;
wire \U_UART_recv|data[48]~14_combout ;
wire \U_ADC_loop|ad_dly~8_combout ;
wire \U_UART_recv|data[53]~feeder_combout ;
wire \U_ADC_loop|ad_dly~6_combout ;
wire \U_ADC_loop|ad_dly~3_combout ;
wire \U_UART_recv|data[49]~feeder_combout ;
wire \U_ADC_loop|ad_dly~2_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~1 ;
wire \U_ADC_loop|U_ADC_set|Add2~3 ;
wire \U_ADC_loop|U_ADC_set|Add2~5 ;
wire \U_ADC_loop|U_ADC_set|Add2~7 ;
wire \U_ADC_loop|U_ADC_set|Add2~9 ;
wire \U_ADC_loop|U_ADC_set|Add2~11 ;
wire \U_ADC_loop|U_ADC_set|Add2~13 ;
wire \U_ADC_loop|U_ADC_set|Add2~15 ;
wire \U_ADC_loop|U_ADC_set|Add2~17 ;
wire \U_ADC_loop|U_ADC_set|Add2~19 ;
wire \U_ADC_loop|U_ADC_set|Add2~21 ;
wire \U_ADC_loop|U_ADC_set|Add2~23 ;
wire \U_ADC_loop|U_ADC_set|Add2~25 ;
wire \U_ADC_loop|U_ADC_set|Add2~27 ;
wire \U_ADC_loop|U_ADC_set|Add2~29 ;
wire \U_ADC_loop|U_ADC_set|Add2~30_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~28_combout ;
wire \U_ADC_loop|U_ADC_set|Equal1~8_combout ;
wire \U_ADC_loop|U_ADC_set|Equal1~10_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~26_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[13]~42_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~24_combout ;
wire \U_ADC_loop|U_ADC_set|Equal1~7_combout ;
wire \U_ADC_loop|U_ADC_set|Equal1~11_combout ;
wire \U_ADC_loop|U_ADC_set|Selector1~1_combout ;
wire \U_ADC_loop|U_ADC_set|Selector1~2_combout ;
wire \U_ADC_loop|U_ADC_set|state_c.DELY~q ;
wire \U_ADC_loop|U_ADC_set|Add0~1 ;
wire \U_ADC_loop|U_ADC_set|Add0~3 ;
wire \U_ADC_loop|U_ADC_set|Add0~5 ;
wire \U_ADC_loop|U_ADC_set|Add0~6_combout ;
wire \U_ADC_loop|U_ADC_set|co_div~0_combout ;
wire \U_ADC_loop|U_ADC_set|co_div~1_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~2_combout ;
wire \U_ADC_loop|U_ADC_set|Equal1~0_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~14_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~12_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[6]~28_combout ;
wire \U_ADC_loop|U_ADC_set|Equal1~3_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[5]~26_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~10_combout ;
wire \U_ADC_loop|U_ADC_set|Equal1~2_combout ;
wire \U_ADC_loop|U_ADC_set|Equal1~4_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dly[11]~38_combout ;
wire \U_ADC_loop|U_ADC_set|Add2~22_combout ;
wire \U_ADC_loop|U_ADC_set|Equal1~6_combout ;
wire \U_ADC_loop|U_ADC_set|Equal1~9_combout ;
wire \U_ADC_loop|U_ADC_set|dely_read~0_combout ;
wire \U_ADC_loop|U_ADC_set|Selector2~1_combout ;
wire \U_ADC_loop|U_ADC_set|state_c.READ~q ;
wire \U_ADC_loop|U_ADC_set|Selector3~0_combout ;
wire \U_ADC_loop|U_ADC_set|state_c.WAIT~q ;
wire \U_ADC_loop|U_ADC_set|Selector0~16_combout ;
wire \U_ADC_loop|U_ADC_set|done~q ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|_~7_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ;
wire \U_UART_send|always1~0_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~1 ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~2_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~0_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~5_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~0_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~5 ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~7 ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~8_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~6_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~0_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~1_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~6_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~3_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~9 ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~10_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~1_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~11 ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~12_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~2_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~0_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~1_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~0_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~3 ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~4_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~12_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~15_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[8]~8_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~17_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~13 ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~14_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~4_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~8_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[6]~10_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~0_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~5_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[4]~0_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~6_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[3]~1_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~10_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~9_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[1]~3_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[0]~19_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~11_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[0]~4_combout ;
wire \U_ADC_loop|U_ADC_set|Equal3~1_combout ;
wire \U_ADC_loop|U_ADC_set|Equal3~0_combout ;
wire \U_ADC_loop|U_ADC_set|Equal3~2_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[0]~20 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[1]~22 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[2]~23_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~7_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[2]~2_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[2]~24 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[3]~26 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[4]~28 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[5]~29_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~14_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[5]~11_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[5]~30 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[6]~32 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[7]~33_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~16_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[7]~9_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[7]~34 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[8]~36 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[9]~37_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[9]~7_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[9]~38 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[10]~39_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~2_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~13_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[10]~6_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[10]~40 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[11]~41_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~18_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[11]~5_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[11]~42 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[12]~44 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[13]~45_combout ;
wire \~GND~combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[12]~43_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~9_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[13]~46 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[14]~48 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[15]~49_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[14]~47_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~8_combout ;
wire \U_ADC_loop|U_ADC_set|Mux7~3_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[6]~31_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~10_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[4]~27_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~11_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~12_combout ;
wire \U_ADC_loop|U_ADC_set|Mux7~4_combout ;
wire \U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[8]~35_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~7_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~6_combout ;
wire \U_ADC_loop|U_ADC_set|Mux7~1_combout ;
wire \U_ADC_loop|U_ADC_set|Mux11~1_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ;
wire \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \U_ADC_loop|U_ADC_set|Mux10~0_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~7_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~8_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~9_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~6_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[15]~50 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[16]~51_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~4_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~5_combout ;
wire \U_ADC_loop|U_ADC_set|Mux6~5_combout ;
wire \U_ADC_loop|U_ADC_set|Mux6~6_combout ;
wire \U_ADC_loop|U_ADC_set|Mux6~7_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[1]~21_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~1_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~0_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~2_combout ;
wire \U_ADC_loop|U_ADC_set|Mux6~1_combout ;
wire \U_ADC_loop|U_ADC_set|Mux6~2_combout ;
wire \U_ADC_loop|U_ADC_set|Mux6~3_combout ;
wire \U_ADC_loop|U_ADC_set|Mux10~1_combout ;
wire \U_ADC_loop|U_ADC_set|Mux10~2_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~21_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[16]~52 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[17]~53_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~18_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~19_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~3_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~20_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~22_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~16_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~2_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~13_combout ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[17]~54 ;
wire \U_ADC_loop|U_ADC_set|cnt_dout[18]~55_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~14_combout ;
wire \U_ADC_loop|U_ADC_set|Mux9~0_combout ;
wire \U_ADC_loop|U_ADC_set|Mux9~1_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~12_combout ;
wire \U_ADC_loop|U_ADC_set|Mux8~0_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~3_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~10_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~11_combout ;
wire \U_ADC_loop|U_ADC_set|Mux8~2_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~4_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~5_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~24_combout ;
wire \U_ADC_loop|U_ADC_set|Mux7~0_combout ;
wire \U_ADC_loop|U_ADC_set|Mux7~2_combout ;
wire \U_ADC_loop|U_ADC_set|Mux7~5_combout ;
wire \U_ADC_loop|U_ADC_set|Mux6~0_combout ;
wire \U_ADC_loop|U_ADC_set|Mux6~4_combout ;
wire \U_ADC_loop|U_ADC_set|Mux6~8_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~15_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~17_combout ;
wire \U_ADC_loop|U_ADC_set|Mux5~23_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~13_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~15_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~14_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~17_combout ;
wire \U_ADC_loop|U_ADC_set|Mux4~18_combout ;
wire \U_ADC_loop|U_ADC_set|Mux3~0_combout ;
wire \U_ADC_loop|U_ADC_set|Mux3~1_combout ;
wire \U_ADC_loop|U_ADC_set|Mux2~0_combout ;
wire \U_ADC_loop|U_ADC_set|Mux2~1_combout ;
wire \U_ADC_loop|U_ADC_set|Mux1~0_combout ;
wire \U_ADC_loop|U_ADC_set|Mux1~1_combout ;
wire \U_ADC_loop|U_ADC_set|Mux0~0_combout ;
wire \U_ADC_loop|U_ADC_set|Mux0~1_combout ;
wire \U_UART_send|Mux6~0_combout ;
wire \U_UART_send|U_Uart_tx|always3~1_combout ;
wire \U_UART_send|Mux4~0_combout ;
wire \U_UART_send|Mux3~0_combout ;
wire \U_UART_send|U_Uart_tx|Mux0~0_combout ;
wire \U_UART_send|U_Uart_tx|Mux0~1_combout ;
wire \U_UART_send|U_Uart_tx|Mux0~4_combout ;
wire \U_UART_send|U_Uart_tx|Mux0~5_combout ;
wire \U_UART_send|U_Uart_tx|tx~q ;
wire \U_DAC_pulse|U_DAC_driver|cs_n~0_combout ;
wire \U_DAC_pulse|U_DAC_driver|cs_n~1_combout ;
wire \U_DAC_pulse|U_DAC_driver|cs_n~q ;
wire \U_DAC_bias|U_DAC_driver|Add0~0_combout ;
wire \U_DAC_bias|U_DAC_driver|done~combout ;
wire \U_DAC_bias|Add0~0_combout ;
wire \U_DAC_bias|Selector3~1_combout ;
wire \U_DAC_bias|state_c.FALL~q ;
wire \U_DAC_bias|Selector0~0_combout ;
wire \U_DAC_bias|state_c.IDLE~q ;
wire \U_DAC_bias|Selector1~0_combout ;
wire \U_DAC_bias|state_c.RISE~q ;
wire \U_DAC_bias|en_div~combout ;
wire \U_DAC_bias|co_div~combout ;
wire \U_DAC_bias|cnt_div~2_combout ;
wire \U_DAC_bias|cnt_wid[0]~33 ;
wire \U_DAC_bias|cnt_wid[1]~34_combout ;
wire \U_DAC_bias|co_wid~combout ;
wire \U_DAC_bias|cnt_wid[1]~35 ;
wire \U_DAC_bias|cnt_wid[2]~36_combout ;
wire \U_DAC_bias|cnt_wid[2]~37 ;
wire \U_DAC_bias|cnt_wid[3]~39 ;
wire \U_DAC_bias|cnt_wid[4]~40_combout ;
wire \U_DAC_bias|cnt_wid[4]~41 ;
wire \U_DAC_bias|cnt_wid[5]~43 ;
wire \U_DAC_bias|cnt_wid[6]~45 ;
wire \U_DAC_bias|cnt_wid[7]~46_combout ;
wire \U_DAC_bias|cnt_wid[7]~47 ;
wire \U_DAC_bias|cnt_wid[8]~48_combout ;
wire \U_DAC_bias|cnt_wid[8]~49 ;
wire \U_DAC_bias|cnt_wid[9]~50_combout ;
wire \U_DAC_bias|Equal1~5_combout ;
wire \U_DAC_bias|cnt_wid[9]~51 ;
wire \U_DAC_bias|cnt_wid[10]~52_combout ;
wire \U_DAC_bias|cnt_wid[10]~53 ;
wire \U_DAC_bias|cnt_wid[11]~54_combout ;
wire \U_DAC_bias|Equal1~6_combout ;
wire \U_DAC_bias|cnt_wid[11]~55 ;
wire \U_DAC_bias|cnt_wid[12]~56_combout ;
wire \U_DAC_bias|cnt_wid[12]~57 ;
wire \U_DAC_bias|cnt_wid[13]~59 ;
wire \U_DAC_bias|cnt_wid[14]~60_combout ;
wire \U_DAC_bias|Equal1~8_combout ;
wire \U_DAC_bias|Equal1~9_combout ;
wire \U_DAC_bias|cnt_wid[14]~61 ;
wire \U_DAC_bias|cnt_wid[15]~63 ;
wire \U_DAC_bias|cnt_wid[16]~64_combout ;
wire \U_DAC_bias|cnt_wid[16]~65 ;
wire \U_DAC_bias|cnt_wid[17]~66_combout ;
wire \U_DAC_bias|cnt_wid[17]~67 ;
wire \U_DAC_bias|cnt_wid[18]~68_combout ;
wire \U_DAC_bias|cnt_wid[18]~69 ;
wire \U_DAC_bias|cnt_wid[19]~71 ;
wire \U_DAC_bias|cnt_wid[20]~72_combout ;
wire \U_DAC_bias|cnt_wid[20]~73 ;
wire \U_DAC_bias|cnt_wid[21]~75 ;
wire \U_DAC_bias|cnt_wid[22]~77 ;
wire \U_DAC_bias|cnt_wid[23]~78_combout ;
wire \U_DAC_bias|cnt_wid[23]~79 ;
wire \U_DAC_bias|cnt_wid[24]~80_combout ;
wire \U_DAC_bias|Equal1~15_combout ;
wire \U_DAC_bias|cnt_wid[24]~81 ;
wire \U_DAC_bias|cnt_wid[25]~82_combout ;
wire \U_DAC_bias|cnt_wid[25]~83 ;
wire \U_DAC_bias|cnt_wid[26]~84_combout ;
wire \U_DAC_bias|cnt_wid[26]~85 ;
wire \U_DAC_bias|cnt_wid[27]~87 ;
wire \U_DAC_bias|cnt_wid[28]~88_combout ;
wire \U_DAC_bias|cnt_wid[28]~89 ;
wire \U_DAC_bias|cnt_wid[29]~91 ;
wire \U_DAC_bias|cnt_wid[30]~92_combout ;
wire \U_DAC_bias|cnt_wid[30]~93 ;
wire \U_DAC_bias|cnt_wid[31]~94_combout ;
wire \U_DAC_bias|Equal1~18_combout ;
wire \U_DAC_bias|cnt_wid[27]~86_combout ;
wire \U_DAC_bias|Equal1~16_combout ;
wire \U_DAC_bias|Equal1~19_combout ;
wire \U_UART_recv|data[0]~8_combout ;
wire \U_DAC_bias|cnt_wid[0]~32_combout ;
wire \U_DAC_bias|Equal1~0_combout ;
wire \U_DAC_bias|cnt_wid[6]~44_combout ;
wire \U_DAC_bias|Equal1~3_combout ;
wire \U_DAC_bias|cnt_wid[5]~42_combout ;
wire \U_DAC_bias|Equal1~2_combout ;
wire \U_DAC_bias|Equal1~4_combout ;
wire \U_DAC_bias|Equal1~20_combout ;
wire \U_DAC_bias|Selector3~0_combout ;
wire \U_DAC_bias|Selector2~0_combout ;
wire \U_DAC_bias|state_c.WAIT~q ;
wire \U_DAC_bias|da_start~0_combout ;
wire \U_DAC_bias|da_start~q ;
wire \U_DAC_bias|U_DAC_driver|idle~0_combout ;
wire \U_DAC_bias|U_DAC_driver|idle~q ;
wire \U_DAC_bias|U_DAC_driver|Add0~3 ;
wire \U_DAC_bias|U_DAC_driver|Add0~5 ;
wire \U_DAC_bias|U_DAC_driver|Add0~7 ;
wire \U_DAC_bias|U_DAC_driver|Add0~8_combout ;
wire \U_DAC_bias|U_DAC_driver|Add0~9 ;
wire \U_DAC_bias|U_DAC_driver|Add0~10_combout ;
wire \U_DAC_bias|U_DAC_driver|done~0_combout ;
wire \U_DAC_bias|U_DAC_driver|done~1_combout ;
wire \U_DAC_bias|U_DAC_driver|cnt_step~0_combout ;
wire \U_DAC_bias|U_DAC_driver|cnt_step~3_combout ;
wire \U_DAC_bias|U_DAC_driver|Add0~1 ;
wire \U_DAC_bias|U_DAC_driver|Add0~2_combout ;
wire \U_DAC_bias|U_DAC_driver|Add0~4_combout ;
wire \U_DAC_bias|U_DAC_driver|cnt_step~1_combout ;
wire \U_DAC_bias|U_DAC_driver|Selector2~0_combout ;
wire \U_DAC_bias|U_DAC_driver|cnt_step~2_combout ;
wire \U_DAC_bias|U_DAC_driver|cs_n~0_combout ;
wire \U_DAC_bias|U_DAC_driver|cs_n~1_combout ;
wire \U_DAC_bias|U_DAC_driver|cs_n~q ;
wire \U_DAC_pulse|U_DAC_driver|sdi~0_combout ;
wire \U_DAC_pulse|U_DAC_driver|sck~0_combout ;
wire \U_DAC_pulse|U_DAC_driver|sck~1_combout ;
wire \U_DAC_pulse|U_DAC_driver|sck~q ;
wire \U_DAC_bias|U_DAC_driver|sck~0_combout ;
wire \U_DAC_bias|U_DAC_driver|sdi~0_combout ;
wire \U_DAC_bias|U_DAC_driver|sck~1_combout ;
wire \U_DAC_bias|U_DAC_driver|sck~q ;
wire \da_sck~0_combout ;
wire \U_UART_recv|data[33]~feeder_combout ;
wire \U_UART_recv|Decoder0~7_combout ;
wire \U_UART_recv|data[39]~10_combout ;
wire \U_DAC_pulse|da_data~9_combout ;
wire \U_DAC_pulse|U_DAC_driver|data_buf[1]~feeder_combout ;
wire \U_DAC_pulse|U_DAC_driver|always1~0_combout ;
wire \U_UART_recv|data[35]~feeder_combout ;
wire \U_DAC_pulse|da_data~10_combout ;
wire \U_DAC_pulse|U_DAC_driver|Selector3~6_combout ;
wire \U_DAC_pulse|da_data~8_combout ;
wire \U_UART_recv|data[32]~feeder_combout ;
wire \U_DAC_pulse|da_data~11_combout ;
wire \U_DAC_pulse|U_DAC_driver|data_buf[0]~feeder_combout ;
wire \U_DAC_pulse|U_DAC_driver|Selector3~7_combout ;
wire \U_UART_recv|data[38]~feeder_combout ;
wire \U_DAC_pulse|da_data~1_combout ;
wire \U_DAC_pulse|U_DAC_driver|data_buf[6]~feeder_combout ;
wire \U_DAC_pulse|da_data~2_combout ;
wire \U_DAC_pulse|U_DAC_driver|Selector3~0_combout ;
wire \U_DAC_pulse|da_data~0_combout ;
wire \U_UART_recv|data[36]~feeder_combout ;
wire \U_DAC_pulse|da_data~3_combout ;
wire \U_DAC_pulse|U_DAC_driver|data_buf[4]~feeder_combout ;
wire \U_DAC_pulse|U_DAC_driver|Selector3~1_combout ;
wire \U_DAC_pulse|U_DAC_driver|Selector3~8_combout ;
wire \U_DAC_pulse|U_DAC_driver|sdi~1_combout ;
wire \U_DAC_pulse|U_DAC_driver|sdi~q ;
wire \U_DAC_bias|U_DAC_driver|data_buf[12]~feeder_combout ;
wire \U_DAC_bias|U_DAC_driver|always1~0_combout ;
wire \U_UART_recv|data[108]~feeder_combout ;
wire \U_UART_recv|Decoder0~10_combout ;
wire \U_UART_recv|data[108]~13_combout ;
wire \U_DAC_bias|da_data[15]~feeder_combout ;
wire \U_DAC_bias|U_DAC_driver|Selector3~4_combout ;
wire \U_UART_recv|data[106]~feeder_combout ;
wire \U_DAC_bias|da_data~4_combout ;
wire \U_DAC_bias|U_DAC_driver|data_buf[10]~feeder_combout ;
wire \U_UART_recv|data[104]~feeder_combout ;
wire \U_DAC_bias|da_data~7_combout ;
wire \U_UART_recv|data[105]~feeder_combout ;
wire \U_DAC_bias|da_data~5_combout ;
wire \U_DAC_bias|U_DAC_driver|data_buf[9]~feeder_combout ;
wire \U_DAC_bias|da_data~6_combout ;
wire \U_DAC_bias|U_DAC_driver|Selector3~2_combout ;
wire \U_DAC_bias|U_DAC_driver|Selector3~3_combout ;
wire \U_DAC_bias|U_DAC_driver|Selector3~5_combout ;
wire \U_UART_recv|data[100]~feeder_combout ;
wire \U_UART_recv|Decoder0~9_combout ;
wire \U_UART_recv|data[103]~12_combout ;
wire \U_DAC_bias|da_data~3_combout ;
wire \U_DAC_bias|U_DAC_driver|data_buf[4]~feeder_combout ;
wire \U_UART_recv|data[101]~feeder_combout ;
wire \U_DAC_bias|da_data~0_combout ;
wire \U_UART_recv|data[102]~feeder_combout ;
wire \U_DAC_bias|da_data~1_combout ;
wire \U_DAC_bias|U_DAC_driver|data_buf[6]~feeder_combout ;
wire \U_UART_recv|data[103]~feeder_combout ;
wire \U_DAC_bias|da_data~2_combout ;
wire \U_DAC_bias|U_DAC_driver|Selector3~0_combout ;
wire \U_DAC_bias|U_DAC_driver|Selector3~1_combout ;
wire \U_UART_recv|data[98]~feeder_combout ;
wire \U_DAC_bias|da_data~8_combout ;
wire \U_DAC_bias|U_DAC_driver|data_buf[2]~feeder_combout ;
wire \U_UART_recv|data[96]~feeder_combout ;
wire \U_DAC_bias|da_data~11_combout ;
wire \U_UART_recv|data[97]~feeder_combout ;
wire \U_DAC_bias|da_data~9_combout ;
wire \U_DAC_bias|U_DAC_driver|data_buf[1]~feeder_combout ;
wire \U_UART_recv|data[99]~feeder_combout ;
wire \U_DAC_bias|da_data~10_combout ;
wire \U_DAC_bias|U_DAC_driver|Selector3~6_combout ;
wire \U_DAC_bias|U_DAC_driver|Selector3~7_combout ;
wire \U_DAC_bias|U_DAC_driver|Selector3~8_combout ;
wire \U_DAC_bias|U_DAC_driver|sdi~1_combout ;
wire \U_DAC_bias|U_DAC_driver|sdi~q ;
wire \da_sdi~0_combout ;
wire \U_DAC_pulse|U_DAC_driver|ld_n~0_combout ;
wire \U_DAC_pulse|U_DAC_driver|ld_n~q ;
wire \U_DAC_bias|U_DAC_driver|ld_n~0_combout ;
wire \U_DAC_bias|U_DAC_driver|ld_n~q ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~3_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~1_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~4_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~q ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~1_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~2_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~3_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~7_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~19_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~11_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~17_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~5_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~6_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~7_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~10_combout ;
wire \U_ADC_loop|U_ADC_set|U_ADC_driver|sdi~q ;
wire \U_UART_recv|data[80]~feeder_combout ;
wire \U_UART_recv|Decoder0~0_combout ;
wire \U_UART_recv|data[80]~1_combout ;
wire \sw~0_combout ;
wire \sw[0]~reg0_q ;
wire \sw~1_combout ;
wire \sw[1]~reg0_q ;
wire \U_UART_recv|data[82]~feeder_combout ;
wire \sw~2_combout ;
wire \sw[2]~reg0_q ;
wire \sw~3_combout ;
wire \sw[3]~reg0_q ;
wire \sw~4_combout ;
wire \sw[4]~reg0_q ;
wire \sw~5_combout ;
wire \sw[5]~reg0_q ;
wire \U_UART_recv|data[86]~feeder_combout ;
wire \sw~6_combout ;
wire \sw[6]~reg0_q ;
wire \U_UART_recv|data[87]~feeder_combout ;
wire \sw~7_combout ;
wire \sw[7]~reg0_q ;
wire \U_UART_recv|Decoder0~1_combout ;
wire \U_UART_recv|data[88]~2_combout ;
wire \U_UART_recv|data[88]~3_combout ;
wire \sw~8_combout ;
wire \sw[8]~reg0_q ;
wire [12:0] \U_UART_send|U_Uart_tx|cnt_div ;
wire [3:0] \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [3:0] \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa ;
wire [3:0] \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [1:0] \U_UART_send|cnt_num ;
wire [3:0] \U_UART_send|U_Uart_tx|cnt_idx ;
wire [15:0] \U_UART_send|data_reg ;
wire [2:0] \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [7:0] \U_UART_send|U_Uart_tx|data_buf ;
wire [31:0] \U_DAC_pulse|cnt_wid ;
wire [5:0] \U_DAC_pulse|cnt_div ;
wire [15:0] \U_DAC_pulse|da_data ;
wire [6:0] \U_DAC_pulse|U_DAC_driver|cnt_step ;
wire [15:0] \U_DAC_pulse|U_DAC_driver|data_buf ;
wire [111:0] \U_UART_recv|data ;
wire [3:0] \U_UART_recv|cnt_num ;
wire [7:0] \U_UART_recv|U_Uart_rx|data ;
wire [3:0] \U_UART_recv|U_Uart_rx|cnt_idx ;
wire [12:0] \U_UART_recv|U_Uart_rx|cnt_div ;
wire [15:0] \U_DAC_bias|da_data ;
wire [31:0] \U_DAC_bias|cnt_wid ;
wire [5:0] \U_DAC_bias|cnt_div ;
wire [15:0] \U_DAC_bias|U_DAC_driver|data_buf ;
wire [6:0] \U_DAC_bias|U_DAC_driver|cnt_step ;
wire [15:0] \U_Sig_dly|cnt_dly ;
wire [5:0] \U_Sig_dly|cnt_div ;
wire [3:0] \U_ADC_loop|cnt_chan ;
wire [15:0] \U_ADC_loop|ad_dly ;
wire [7:0] \U_ADC_loop|U_ADC_set|cnt_num ;
wire [18:0] \U_ADC_loop|U_ADC_set|cnt_dout ;
wire [15:0] \U_ADC_loop|U_ADC_set|cnt_dly ;
wire [5:0] \U_ADC_loop|U_ADC_set|cnt_div ;
wire [11:0] \U_ADC_loop|U_ADC_set|U_ADC_driver|dout ;
wire [7:0] \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf ;
wire [7:0] \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step ;

wire [35:0] \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \U_UART_send|data_reg [0] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \U_UART_send|data_reg [1] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \U_UART_send|data_reg [2] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \U_UART_send|data_reg [3] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \U_UART_send|data_reg [4] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \U_UART_send|data_reg [5] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \U_UART_send|data_reg [6] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \U_UART_send|data_reg [7] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \U_UART_send|data_reg [8] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \U_UART_send|data_reg [9] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \U_UART_send|data_reg [10] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \U_UART_send|data_reg [11] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \U_UART_send|data_reg [12] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \U_UART_send|data_reg [13] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \U_UART_send|data_reg [14] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \U_UART_send|data_reg [15] = \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: LCCOMB_X21_Y30_N20
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Add0~6 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Add0~6_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [3] & (!\U_DAC_pulse|U_DAC_driver|Add0~5 )) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [3] & ((\U_DAC_pulse|U_DAC_driver|Add0~5 ) # (GND)))
// \U_DAC_pulse|U_DAC_driver|Add0~7  = CARRY((!\U_DAC_pulse|U_DAC_driver|Add0~5 ) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [3]))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|U_DAC_driver|Add0~5 ),
	.combout(\U_DAC_pulse|U_DAC_driver|Add0~6_combout ),
	.cout(\U_DAC_pulse|U_DAC_driver|Add0~7 ));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Add0~6 .lut_mask = 16'h5A5F;
defparam \U_DAC_pulse|U_DAC_driver|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N6
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Add0~6 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Add0~6_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [3] & (!\U_DAC_bias|U_DAC_driver|Add0~5 )) # (!\U_DAC_bias|U_DAC_driver|cnt_step [3] & ((\U_DAC_bias|U_DAC_driver|Add0~5 ) # (GND)))
// \U_DAC_bias|U_DAC_driver|Add0~7  = CARRY((!\U_DAC_bias|U_DAC_driver|Add0~5 ) # (!\U_DAC_bias|U_DAC_driver|cnt_step [3]))

	.dataa(gnd),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|U_DAC_driver|Add0~5 ),
	.combout(\U_DAC_bias|U_DAC_driver|Add0~6_combout ),
	.cout(\U_DAC_bias|U_DAC_driver|Add0~7 ));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Add0~6 .lut_mask = 16'h3C3F;
defparam \U_DAC_bias|U_DAC_driver|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N10
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Add0~10 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Add0~10_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [5] & (!\U_DAC_bias|U_DAC_driver|Add0~9 )) # (!\U_DAC_bias|U_DAC_driver|cnt_step [5] & ((\U_DAC_bias|U_DAC_driver|Add0~9 ) # (GND)))
// \U_DAC_bias|U_DAC_driver|Add0~11  = CARRY((!\U_DAC_bias|U_DAC_driver|Add0~9 ) # (!\U_DAC_bias|U_DAC_driver|cnt_step [5]))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|U_DAC_driver|Add0~9 ),
	.combout(\U_DAC_bias|U_DAC_driver|Add0~10_combout ),
	.cout(\U_DAC_bias|U_DAC_driver|Add0~11 ));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Add0~10 .lut_mask = 16'h5A5F;
defparam \U_DAC_bias|U_DAC_driver|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N12
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Add0~12 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Add0~12_combout  = \U_DAC_bias|U_DAC_driver|cnt_step [6] $ (!\U_DAC_bias|U_DAC_driver|Add0~11 )

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_DAC_bias|U_DAC_driver|Add0~11 ),
	.combout(\U_DAC_bias|U_DAC_driver|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Add0~12 .lut_mask = 16'hA5A5;
defparam \U_DAC_bias|U_DAC_driver|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~4_combout  = (\U_ADC_loop|ad_dly [2] & ((GND) # (!\U_ADC_loop|U_ADC_set|Add2~3 ))) # (!\U_ADC_loop|ad_dly [2] & (\U_ADC_loop|U_ADC_set|Add2~3  $ (GND)))
// \U_ADC_loop|U_ADC_set|Add2~5  = CARRY((\U_ADC_loop|ad_dly [2]) # (!\U_ADC_loop|U_ADC_set|Add2~3 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|ad_dly [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add2~3 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~4_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~5 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~4 .lut_mask = 16'h3CCF;
defparam \U_ADC_loop|U_ADC_set|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~6 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~6_combout  = (\U_ADC_loop|ad_dly [3] & (\U_ADC_loop|U_ADC_set|Add2~5  & VCC)) # (!\U_ADC_loop|ad_dly [3] & (!\U_ADC_loop|U_ADC_set|Add2~5 ))
// \U_ADC_loop|U_ADC_set|Add2~7  = CARRY((!\U_ADC_loop|ad_dly [3] & !\U_ADC_loop|U_ADC_set|Add2~5 ))

	.dataa(\U_ADC_loop|ad_dly [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add2~5 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~6_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~7 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~6 .lut_mask = 16'hA505;
defparam \U_ADC_loop|U_ADC_set|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y29_N7
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[3]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[3] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~8 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~8_combout  = (\U_ADC_loop|ad_dly [4] & ((GND) # (!\U_ADC_loop|U_ADC_set|Add2~7 ))) # (!\U_ADC_loop|ad_dly [4] & (\U_ADC_loop|U_ADC_set|Add2~7  $ (GND)))
// \U_ADC_loop|U_ADC_set|Add2~9  = CARRY((\U_ADC_loop|ad_dly [4]) # (!\U_ADC_loop|U_ADC_set|Add2~7 ))

	.dataa(\U_ADC_loop|ad_dly [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add2~7 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~8_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~9 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~8 .lut_mask = 16'h5AAF;
defparam \U_ADC_loop|U_ADC_set|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~16 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~16_combout  = (\U_ADC_loop|ad_dly [8] & ((GND) # (!\U_ADC_loop|U_ADC_set|Add2~15 ))) # (!\U_ADC_loop|ad_dly [8] & (\U_ADC_loop|U_ADC_set|Add2~15  $ (GND)))
// \U_ADC_loop|U_ADC_set|Add2~17  = CARRY((\U_ADC_loop|ad_dly [8]) # (!\U_ADC_loop|U_ADC_set|Add2~15 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|ad_dly [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add2~15 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~16_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~17 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~16 .lut_mask = 16'h3CCF;
defparam \U_ADC_loop|U_ADC_set|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~18 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~18_combout  = (\U_ADC_loop|ad_dly [9] & (\U_ADC_loop|U_ADC_set|Add2~17  & VCC)) # (!\U_ADC_loop|ad_dly [9] & (!\U_ADC_loop|U_ADC_set|Add2~17 ))
// \U_ADC_loop|U_ADC_set|Add2~19  = CARRY((!\U_ADC_loop|ad_dly [9] & !\U_ADC_loop|U_ADC_set|Add2~17 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|ad_dly [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add2~17 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~18_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~19 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~18 .lut_mask = 16'hC303;
defparam \U_ADC_loop|U_ADC_set|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~20 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~20_combout  = (\U_ADC_loop|ad_dly [10] & ((GND) # (!\U_ADC_loop|U_ADC_set|Add2~19 ))) # (!\U_ADC_loop|ad_dly [10] & (\U_ADC_loop|U_ADC_set|Add2~19  $ (GND)))
// \U_ADC_loop|U_ADC_set|Add2~21  = CARRY((\U_ADC_loop|ad_dly [10]) # (!\U_ADC_loop|U_ADC_set|Add2~19 ))

	.dataa(\U_ADC_loop|ad_dly [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add2~19 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~20_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~21 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~20 .lut_mask = 16'h5AAF;
defparam \U_ADC_loop|U_ADC_set|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N4
cycloneive_lcell_comb \U_DAC_pulse|Add2~4 (
// Equation(s):
// \U_DAC_pulse|Add2~4_combout  = (\U_UART_recv|data [2] & ((GND) # (!\U_DAC_pulse|Add2~3 ))) # (!\U_UART_recv|data [2] & (\U_DAC_pulse|Add2~3  $ (GND)))
// \U_DAC_pulse|Add2~5  = CARRY((\U_UART_recv|data [2]) # (!\U_DAC_pulse|Add2~3 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~3 ),
	.combout(\U_DAC_pulse|Add2~4_combout ),
	.cout(\U_DAC_pulse|Add2~5 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~4 .lut_mask = 16'h3CCF;
defparam \U_DAC_pulse|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N6
cycloneive_lcell_comb \U_DAC_pulse|Add2~6 (
// Equation(s):
// \U_DAC_pulse|Add2~6_combout  = (\U_UART_recv|data [3] & (\U_DAC_pulse|Add2~5  & VCC)) # (!\U_UART_recv|data [3] & (!\U_DAC_pulse|Add2~5 ))
// \U_DAC_pulse|Add2~7  = CARRY((!\U_UART_recv|data [3] & !\U_DAC_pulse|Add2~5 ))

	.dataa(\U_UART_recv|data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~5 ),
	.combout(\U_DAC_pulse|Add2~6_combout ),
	.cout(\U_DAC_pulse|Add2~7 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~6 .lut_mask = 16'hA505;
defparam \U_DAC_pulse|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N20
cycloneive_lcell_comb \U_DAC_pulse|Add2~20 (
// Equation(s):
// \U_DAC_pulse|Add2~20_combout  = (\U_UART_recv|data [10] & ((GND) # (!\U_DAC_pulse|Add2~19 ))) # (!\U_UART_recv|data [10] & (\U_DAC_pulse|Add2~19  $ (GND)))
// \U_DAC_pulse|Add2~21  = CARRY((\U_UART_recv|data [10]) # (!\U_DAC_pulse|Add2~19 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~19 ),
	.combout(\U_DAC_pulse|Add2~20_combout ),
	.cout(\U_DAC_pulse|Add2~21 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~20 .lut_mask = 16'h3CCF;
defparam \U_DAC_pulse|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N22
cycloneive_lcell_comb \U_DAC_pulse|Add2~22 (
// Equation(s):
// \U_DAC_pulse|Add2~22_combout  = (\U_UART_recv|data [11] & (\U_DAC_pulse|Add2~21  & VCC)) # (!\U_UART_recv|data [11] & (!\U_DAC_pulse|Add2~21 ))
// \U_DAC_pulse|Add2~23  = CARRY((!\U_UART_recv|data [11] & !\U_DAC_pulse|Add2~21 ))

	.dataa(\U_UART_recv|data [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~21 ),
	.combout(\U_DAC_pulse|Add2~22_combout ),
	.cout(\U_DAC_pulse|Add2~23 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~22 .lut_mask = 16'hA505;
defparam \U_DAC_pulse|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N4
cycloneive_lcell_comb \U_DAC_pulse|Add2~36 (
// Equation(s):
// \U_DAC_pulse|Add2~36_combout  = (\U_UART_recv|data [18] & ((GND) # (!\U_DAC_pulse|Add2~35 ))) # (!\U_UART_recv|data [18] & (\U_DAC_pulse|Add2~35  $ (GND)))
// \U_DAC_pulse|Add2~37  = CARRY((\U_UART_recv|data [18]) # (!\U_DAC_pulse|Add2~35 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~35 ),
	.combout(\U_DAC_pulse|Add2~36_combout ),
	.cout(\U_DAC_pulse|Add2~37 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~36 .lut_mask = 16'h3CCF;
defparam \U_DAC_pulse|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N6
cycloneive_lcell_comb \U_DAC_pulse|Add2~38 (
// Equation(s):
// \U_DAC_pulse|Add2~38_combout  = (\U_UART_recv|data [19] & (\U_DAC_pulse|Add2~37  & VCC)) # (!\U_UART_recv|data [19] & (!\U_DAC_pulse|Add2~37 ))
// \U_DAC_pulse|Add2~39  = CARRY((!\U_UART_recv|data [19] & !\U_DAC_pulse|Add2~37 ))

	.dataa(\U_UART_recv|data [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~37 ),
	.combout(\U_DAC_pulse|Add2~38_combout ),
	.cout(\U_DAC_pulse|Add2~39 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~38 .lut_mask = 16'hA505;
defparam \U_DAC_pulse|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N7
dffeas \U_DAC_pulse|cnt_wid[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[19] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N8
cycloneive_lcell_comb \U_DAC_pulse|Add2~40 (
// Equation(s):
// \U_DAC_pulse|Add2~40_combout  = (\U_UART_recv|data [20] & ((GND) # (!\U_DAC_pulse|Add2~39 ))) # (!\U_UART_recv|data [20] & (\U_DAC_pulse|Add2~39  $ (GND)))
// \U_DAC_pulse|Add2~41  = CARRY((\U_UART_recv|data [20]) # (!\U_DAC_pulse|Add2~39 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~39 ),
	.combout(\U_DAC_pulse|Add2~40_combout ),
	.cout(\U_DAC_pulse|Add2~41 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~40 .lut_mask = 16'h3CCF;
defparam \U_DAC_pulse|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N24
cycloneive_lcell_comb \U_DAC_pulse|Add2~56 (
// Equation(s):
// \U_DAC_pulse|Add2~56_combout  = (\U_UART_recv|data [28] & ((GND) # (!\U_DAC_pulse|Add2~55 ))) # (!\U_UART_recv|data [28] & (\U_DAC_pulse|Add2~55  $ (GND)))
// \U_DAC_pulse|Add2~57  = CARRY((\U_UART_recv|data [28]) # (!\U_DAC_pulse|Add2~55 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~55 ),
	.combout(\U_DAC_pulse|Add2~56_combout ),
	.cout(\U_DAC_pulse|Add2~57 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~56 .lut_mask = 16'h3CCF;
defparam \U_DAC_pulse|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N26
cycloneive_lcell_comb \U_DAC_pulse|Add2~58 (
// Equation(s):
// \U_DAC_pulse|Add2~58_combout  = (\U_UART_recv|data [29] & (\U_DAC_pulse|Add2~57  & VCC)) # (!\U_UART_recv|data [29] & (!\U_DAC_pulse|Add2~57 ))
// \U_DAC_pulse|Add2~59  = CARRY((!\U_UART_recv|data [29] & !\U_DAC_pulse|Add2~57 ))

	.dataa(\U_UART_recv|data [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~57 ),
	.combout(\U_DAC_pulse|Add2~58_combout ),
	.cout(\U_DAC_pulse|Add2~59 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~58 .lut_mask = 16'hA505;
defparam \U_DAC_pulse|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N27
dffeas \U_DAC_pulse|cnt_wid[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[29] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y26_N31
dffeas \U_DAC_pulse|cnt_wid[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[31] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y27_N7
dffeas \U_DAC_pulse|cnt_wid[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[3] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y27_N11
dffeas \U_DAC_pulse|cnt_wid[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[5] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y27_N13
dffeas \U_DAC_pulse|cnt_wid[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[6] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y27_N23
dffeas \U_DAC_pulse|cnt_wid[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[11] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y27_N31
dffeas \U_DAC_pulse|cnt_wid[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[15] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N7
dffeas \U_UART_recv|U_Uart_rx|cnt_div[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_div[1]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[1] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_div[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N27
dffeas \U_UART_recv|U_Uart_rx|cnt_div[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_div[11]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[11] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_div[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N10
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Add0~6 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Add0~6_combout  = (\U_UART_send|U_Uart_tx|cnt_div [3] & (!\U_UART_send|U_Uart_tx|Add0~5 )) # (!\U_UART_send|U_Uart_tx|cnt_div [3] & ((\U_UART_send|U_Uart_tx|Add0~5 ) # (GND)))
// \U_UART_send|U_Uart_tx|Add0~7  = CARRY((!\U_UART_send|U_Uart_tx|Add0~5 ) # (!\U_UART_send|U_Uart_tx|cnt_div [3]))

	.dataa(\U_UART_send|U_Uart_tx|cnt_div [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_send|U_Uart_tx|Add0~5 ),
	.combout(\U_UART_send|U_Uart_tx|Add0~6_combout ),
	.cout(\U_UART_send|U_Uart_tx|Add0~7 ));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Add0~6 .lut_mask = 16'h5A5F;
defparam \U_UART_send|U_Uart_tx|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N20
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Add0~16 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Add0~16_combout  = (\U_UART_send|U_Uart_tx|cnt_div [8] & (\U_UART_send|U_Uart_tx|Add0~15  $ (GND))) # (!\U_UART_send|U_Uart_tx|cnt_div [8] & (!\U_UART_send|U_Uart_tx|Add0~15  & VCC))
// \U_UART_send|U_Uart_tx|Add0~17  = CARRY((\U_UART_send|U_Uart_tx|cnt_div [8] & !\U_UART_send|U_Uart_tx|Add0~15 ))

	.dataa(\U_UART_send|U_Uart_tx|cnt_div [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_send|U_Uart_tx|Add0~15 ),
	.combout(\U_UART_send|U_Uart_tx|Add0~16_combout ),
	.cout(\U_UART_send|U_Uart_tx|Add0~17 ));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Add0~16 .lut_mask = 16'hA50A;
defparam \U_UART_send|U_Uart_tx|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X24_Y32_N0
cycloneive_ram_block \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\U_UART_send|always1~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\rst_n~input_o ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\U_ADC_loop|cnt_chan [3],\U_ADC_loop|cnt_chan [2],\U_ADC_loop|cnt_chan [1],\U_ADC_loop|cnt_chan [0],\U_ADC_loop|U_ADC_set|Mux0~1_combout ,\U_ADC_loop|U_ADC_set|Mux1~1_combout ,\U_ADC_loop|U_ADC_set|Mux2~1_combout ,
\U_ADC_loop|U_ADC_set|Mux3~1_combout ,\U_ADC_loop|U_ADC_set|Mux4~18_combout ,\U_ADC_loop|U_ADC_set|Mux5~23_combout ,\U_ADC_loop|U_ADC_set|Mux6~8_combout ,\U_ADC_loop|U_ADC_set|Mux7~5_combout ,\U_ADC_loop|U_ADC_set|Mux8~2_combout ,
\U_ADC_loop|U_ADC_set|Mux9~1_combout ,\U_ADC_loop|U_ADC_set|Mux10~2_combout ,\U_ADC_loop|U_ADC_set|Mux11~1_combout }),
	.portaaddr({\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ,\U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "Fifo:U_Fifo|scfifo:scfifo_component|scfifo_b031:auto_generated|a_dpfifo_i631:dpfifo|altsyncram_3e81:FIFOram|ALTSYNCRAM";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 4;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 15;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock0";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 4;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 15;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X19_Y28_N7
dffeas \U_DAC_bias|cnt_wid[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[3] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N27
dffeas \U_DAC_bias|cnt_wid[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[13] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y28_N31
dffeas \U_DAC_bias|cnt_wid[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[15] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y27_N7
dffeas \U_DAC_bias|cnt_wid[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[19] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y27_N11
dffeas \U_DAC_bias|cnt_wid[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[21] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y27_N13
dffeas \U_DAC_bias|cnt_wid[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[22] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y27_N27
dffeas \U_DAC_bias|cnt_wid[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[29] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[3]~22 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[3]~22_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [3] & (!\U_ADC_loop|U_ADC_set|cnt_dly[2]~21 )) # (!\U_ADC_loop|U_ADC_set|cnt_dly [3] & ((\U_ADC_loop|U_ADC_set|cnt_dly[2]~21 ) # (GND)))
// \U_ADC_loop|U_ADC_set|cnt_dly[3]~23  = CARRY((!\U_ADC_loop|U_ADC_set|cnt_dly[2]~21 ) # (!\U_ADC_loop|U_ADC_set|cnt_dly [3]))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dly [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[2]~21 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[3]~22_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[3]~23 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[3]~22 .lut_mask = 16'h5A5F;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add0~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add0~2_combout  = (\U_ADC_loop|U_ADC_set|cnt_div [1] & (!\U_ADC_loop|U_ADC_set|Add0~1 )) # (!\U_ADC_loop|U_ADC_set|cnt_div [1] & ((\U_ADC_loop|U_ADC_set|Add0~1 ) # (GND)))
// \U_ADC_loop|U_ADC_set|Add0~3  = CARRY((!\U_ADC_loop|U_ADC_set|Add0~1 ) # (!\U_ADC_loop|U_ADC_set|cnt_div [1]))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_div [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add0~1 ),
	.combout(\U_ADC_loop|U_ADC_set|Add0~2_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add0~3 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add0~2 .lut_mask = 16'h5A5F;
defparam \U_ADC_loop|U_ADC_set|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N6
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[3]~38 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[3]~38_combout  = (\U_DAC_pulse|cnt_wid [3] & (!\U_DAC_pulse|cnt_wid[2]~37 )) # (!\U_DAC_pulse|cnt_wid [3] & ((\U_DAC_pulse|cnt_wid[2]~37 ) # (GND)))
// \U_DAC_pulse|cnt_wid[3]~39  = CARRY((!\U_DAC_pulse|cnt_wid[2]~37 ) # (!\U_DAC_pulse|cnt_wid [3]))

	.dataa(\U_DAC_pulse|cnt_wid [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[2]~37 ),
	.combout(\U_DAC_pulse|cnt_wid[3]~38_combout ),
	.cout(\U_DAC_pulse|cnt_wid[3]~39 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[3]~38 .lut_mask = 16'h5A5F;
defparam \U_DAC_pulse|cnt_wid[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N10
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[5]~42 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[5]~42_combout  = (\U_DAC_pulse|cnt_wid [5] & (!\U_DAC_pulse|cnt_wid[4]~41 )) # (!\U_DAC_pulse|cnt_wid [5] & ((\U_DAC_pulse|cnt_wid[4]~41 ) # (GND)))
// \U_DAC_pulse|cnt_wid[5]~43  = CARRY((!\U_DAC_pulse|cnt_wid[4]~41 ) # (!\U_DAC_pulse|cnt_wid [5]))

	.dataa(\U_DAC_pulse|cnt_wid [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[4]~41 ),
	.combout(\U_DAC_pulse|cnt_wid[5]~42_combout ),
	.cout(\U_DAC_pulse|cnt_wid[5]~43 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[5]~42 .lut_mask = 16'h5A5F;
defparam \U_DAC_pulse|cnt_wid[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N12
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[6]~44 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[6]~44_combout  = (\U_DAC_pulse|cnt_wid [6] & (\U_DAC_pulse|cnt_wid[5]~43  $ (GND))) # (!\U_DAC_pulse|cnt_wid [6] & (!\U_DAC_pulse|cnt_wid[5]~43  & VCC))
// \U_DAC_pulse|cnt_wid[6]~45  = CARRY((\U_DAC_pulse|cnt_wid [6] & !\U_DAC_pulse|cnt_wid[5]~43 ))

	.dataa(\U_DAC_pulse|cnt_wid [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[5]~43 ),
	.combout(\U_DAC_pulse|cnt_wid[6]~44_combout ),
	.cout(\U_DAC_pulse|cnt_wid[6]~45 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[6]~44 .lut_mask = 16'hA50A;
defparam \U_DAC_pulse|cnt_wid[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N22
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[11]~54 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[11]~54_combout  = (\U_DAC_pulse|cnt_wid [11] & (!\U_DAC_pulse|cnt_wid[10]~53 )) # (!\U_DAC_pulse|cnt_wid [11] & ((\U_DAC_pulse|cnt_wid[10]~53 ) # (GND)))
// \U_DAC_pulse|cnt_wid[11]~55  = CARRY((!\U_DAC_pulse|cnt_wid[10]~53 ) # (!\U_DAC_pulse|cnt_wid [11]))

	.dataa(\U_DAC_pulse|cnt_wid [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[10]~53 ),
	.combout(\U_DAC_pulse|cnt_wid[11]~54_combout ),
	.cout(\U_DAC_pulse|cnt_wid[11]~55 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[11]~54 .lut_mask = 16'h5A5F;
defparam \U_DAC_pulse|cnt_wid[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N30
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[15]~62 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[15]~62_combout  = (\U_DAC_pulse|cnt_wid [15] & (!\U_DAC_pulse|cnt_wid[14]~61 )) # (!\U_DAC_pulse|cnt_wid [15] & ((\U_DAC_pulse|cnt_wid[14]~61 ) # (GND)))
// \U_DAC_pulse|cnt_wid[15]~63  = CARRY((!\U_DAC_pulse|cnt_wid[14]~61 ) # (!\U_DAC_pulse|cnt_wid [15]))

	.dataa(\U_DAC_pulse|cnt_wid [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[14]~61 ),
	.combout(\U_DAC_pulse|cnt_wid[15]~62_combout ),
	.cout(\U_DAC_pulse|cnt_wid[15]~63 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[15]~62 .lut_mask = 16'h5A5F;
defparam \U_DAC_pulse|cnt_wid[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N6
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[19]~70 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[19]~70_combout  = (\U_DAC_pulse|cnt_wid [19] & (!\U_DAC_pulse|cnt_wid[18]~69 )) # (!\U_DAC_pulse|cnt_wid [19] & ((\U_DAC_pulse|cnt_wid[18]~69 ) # (GND)))
// \U_DAC_pulse|cnt_wid[19]~71  = CARRY((!\U_DAC_pulse|cnt_wid[18]~69 ) # (!\U_DAC_pulse|cnt_wid [19]))

	.dataa(\U_DAC_pulse|cnt_wid [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[18]~69 ),
	.combout(\U_DAC_pulse|cnt_wid[19]~70_combout ),
	.cout(\U_DAC_pulse|cnt_wid[19]~71 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[19]~70 .lut_mask = 16'h5A5F;
defparam \U_DAC_pulse|cnt_wid[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N26
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[29]~90 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[29]~90_combout  = (\U_DAC_pulse|cnt_wid [29] & (!\U_DAC_pulse|cnt_wid[28]~89 )) # (!\U_DAC_pulse|cnt_wid [29] & ((\U_DAC_pulse|cnt_wid[28]~89 ) # (GND)))
// \U_DAC_pulse|cnt_wid[29]~91  = CARRY((!\U_DAC_pulse|cnt_wid[28]~89 ) # (!\U_DAC_pulse|cnt_wid [29]))

	.dataa(\U_DAC_pulse|cnt_wid [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[28]~89 ),
	.combout(\U_DAC_pulse|cnt_wid[29]~90_combout ),
	.cout(\U_DAC_pulse|cnt_wid[29]~91 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[29]~90 .lut_mask = 16'h5A5F;
defparam \U_DAC_pulse|cnt_wid[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N28
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[30]~92 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[30]~92_combout  = (\U_DAC_pulse|cnt_wid [30] & (\U_DAC_pulse|cnt_wid[29]~91  $ (GND))) # (!\U_DAC_pulse|cnt_wid [30] & (!\U_DAC_pulse|cnt_wid[29]~91  & VCC))
// \U_DAC_pulse|cnt_wid[30]~93  = CARRY((\U_DAC_pulse|cnt_wid [30] & !\U_DAC_pulse|cnt_wid[29]~91 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[29]~91 ),
	.combout(\U_DAC_pulse|cnt_wid[30]~92_combout ),
	.cout(\U_DAC_pulse|cnt_wid[30]~93 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[30]~92 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|cnt_wid[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N30
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[31]~94 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[31]~94_combout  = \U_DAC_pulse|cnt_wid [31] $ (\U_DAC_pulse|cnt_wid[30]~93 )

	.dataa(\U_DAC_pulse|cnt_wid [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_DAC_pulse|cnt_wid[30]~93 ),
	.combout(\U_DAC_pulse|cnt_wid[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[31]~94 .lut_mask = 16'h5A5A;
defparam \U_DAC_pulse|cnt_wid[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N10
cycloneive_lcell_comb \U_DAC_pulse|Add0~0 (
// Equation(s):
// \U_DAC_pulse|Add0~0_combout  = \U_DAC_pulse|cnt_div [0] $ (VCC)
// \U_DAC_pulse|Add0~1  = CARRY(\U_DAC_pulse|cnt_div [0])

	.dataa(\U_DAC_pulse|cnt_div [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_DAC_pulse|Add0~0_combout ),
	.cout(\U_DAC_pulse|Add0~1 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add0~0 .lut_mask = 16'h55AA;
defparam \U_DAC_pulse|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N12
cycloneive_lcell_comb \U_DAC_pulse|Add0~2 (
// Equation(s):
// \U_DAC_pulse|Add0~2_combout  = (\U_DAC_pulse|cnt_div [1] & (!\U_DAC_pulse|Add0~1 )) # (!\U_DAC_pulse|cnt_div [1] & ((\U_DAC_pulse|Add0~1 ) # (GND)))
// \U_DAC_pulse|Add0~3  = CARRY((!\U_DAC_pulse|Add0~1 ) # (!\U_DAC_pulse|cnt_div [1]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_div [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add0~1 ),
	.combout(\U_DAC_pulse|Add0~2_combout ),
	.cout(\U_DAC_pulse|Add0~3 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add0~2 .lut_mask = 16'h3C3F;
defparam \U_DAC_pulse|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N18
cycloneive_lcell_comb \U_DAC_pulse|Add0~8 (
// Equation(s):
// \U_DAC_pulse|Add0~8_combout  = (\U_DAC_pulse|cnt_div [4] & (\U_DAC_pulse|Add0~7  $ (GND))) # (!\U_DAC_pulse|cnt_div [4] & (!\U_DAC_pulse|Add0~7  & VCC))
// \U_DAC_pulse|Add0~9  = CARRY((\U_DAC_pulse|cnt_div [4] & !\U_DAC_pulse|Add0~7 ))

	.dataa(\U_DAC_pulse|cnt_div [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add0~7 ),
	.combout(\U_DAC_pulse|Add0~8_combout ),
	.cout(\U_DAC_pulse|Add0~9 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add0~8 .lut_mask = 16'hA50A;
defparam \U_DAC_pulse|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N6
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[1]~16 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[1]~16_combout  = (\U_UART_recv|U_Uart_rx|cnt_div [1] & (!\U_UART_recv|U_Uart_rx|cnt_div[0]~15 )) # (!\U_UART_recv|U_Uart_rx|cnt_div [1] & ((\U_UART_recv|U_Uart_rx|cnt_div[0]~15 ) # (GND)))
// \U_UART_recv|U_Uart_rx|cnt_div[1]~17  = CARRY((!\U_UART_recv|U_Uart_rx|cnt_div[0]~15 ) # (!\U_UART_recv|U_Uart_rx|cnt_div [1]))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_div [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_recv|U_Uart_rx|cnt_div[0]~15 ),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[1]~16_combout ),
	.cout(\U_UART_recv|U_Uart_rx|cnt_div[1]~17 ));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[1]~16 .lut_mask = 16'h5A5F;
defparam \U_UART_recv|U_Uart_rx|cnt_div[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N26
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[11]~37 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[11]~37_combout  = (\U_UART_recv|U_Uart_rx|cnt_div [11] & (!\U_UART_recv|U_Uart_rx|cnt_div[10]~36 )) # (!\U_UART_recv|U_Uart_rx|cnt_div [11] & ((\U_UART_recv|U_Uart_rx|cnt_div[10]~36 ) # (GND)))
// \U_UART_recv|U_Uart_rx|cnt_div[11]~38  = CARRY((!\U_UART_recv|U_Uart_rx|cnt_div[10]~36 ) # (!\U_UART_recv|U_Uart_rx|cnt_div [11]))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_div [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_recv|U_Uart_rx|cnt_div[10]~36 ),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[11]~37_combout ),
	.cout(\U_UART_recv|U_Uart_rx|cnt_div[11]~38 ));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[11]~37 .lut_mask = 16'h5A5F;
defparam \U_UART_recv|U_Uart_rx|cnt_div[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y32_N21
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[3]~25_combout ),
	.asdata(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [3]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[3] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N12
cycloneive_lcell_comb \U_Sig_dly|Add0~0 (
// Equation(s):
// \U_Sig_dly|Add0~0_combout  = \U_Sig_dly|cnt_div [0] $ (VCC)
// \U_Sig_dly|Add0~1  = CARRY(\U_Sig_dly|cnt_div [0])

	.dataa(\U_Sig_dly|cnt_div [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_Sig_dly|Add0~0_combout ),
	.cout(\U_Sig_dly|Add0~1 ));
// synopsys translate_off
defparam \U_Sig_dly|Add0~0 .lut_mask = 16'h55AA;
defparam \U_Sig_dly|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N20
cycloneive_lcell_comb \U_Sig_dly|Add0~8 (
// Equation(s):
// \U_Sig_dly|Add0~8_combout  = (\U_Sig_dly|cnt_div [4] & (\U_Sig_dly|Add0~7  $ (GND))) # (!\U_Sig_dly|cnt_div [4] & (!\U_Sig_dly|Add0~7  & VCC))
// \U_Sig_dly|Add0~9  = CARRY((\U_Sig_dly|cnt_div [4] & !\U_Sig_dly|Add0~7 ))

	.dataa(gnd),
	.datab(\U_Sig_dly|cnt_div [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add0~7 ),
	.combout(\U_Sig_dly|Add0~8_combout ),
	.cout(\U_Sig_dly|Add0~9 ));
// synopsys translate_off
defparam \U_Sig_dly|Add0~8 .lut_mask = 16'hC30C;
defparam \U_Sig_dly|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N22
cycloneive_lcell_comb \U_Sig_dly|Add0~10 (
// Equation(s):
// \U_Sig_dly|Add0~10_combout  = \U_Sig_dly|cnt_div [5] $ (\U_Sig_dly|Add0~9 )

	.dataa(\U_Sig_dly|cnt_div [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_Sig_dly|Add0~9 ),
	.combout(\U_Sig_dly|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|Add0~10 .lut_mask = 16'h5A5A;
defparam \U_Sig_dly|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N22
cycloneive_lcell_comb \U_Sig_dly|Add1~22 (
// Equation(s):
// \U_Sig_dly|Add1~22_combout  = (\U_Sig_dly|cnt_dly [11] & (!\U_Sig_dly|Add1~21 )) # (!\U_Sig_dly|cnt_dly [11] & ((\U_Sig_dly|Add1~21 ) # (GND)))
// \U_Sig_dly|Add1~23  = CARRY((!\U_Sig_dly|Add1~21 ) # (!\U_Sig_dly|cnt_dly [11]))

	.dataa(\U_Sig_dly|cnt_dly [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add1~21 ),
	.combout(\U_Sig_dly|Add1~22_combout ),
	.cout(\U_Sig_dly|Add1~23 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~22 .lut_mask = 16'h5A5F;
defparam \U_Sig_dly|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N24
cycloneive_lcell_comb \U_Sig_dly|Add1~24 (
// Equation(s):
// \U_Sig_dly|Add1~24_combout  = (\U_Sig_dly|cnt_dly [12] & (\U_Sig_dly|Add1~23  $ (GND))) # (!\U_Sig_dly|cnt_dly [12] & (!\U_Sig_dly|Add1~23  & VCC))
// \U_Sig_dly|Add1~25  = CARRY((\U_Sig_dly|cnt_dly [12] & !\U_Sig_dly|Add1~23 ))

	.dataa(gnd),
	.datab(\U_Sig_dly|cnt_dly [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add1~23 ),
	.combout(\U_Sig_dly|Add1~24_combout ),
	.cout(\U_Sig_dly|Add1~25 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~24 .lut_mask = 16'hC30C;
defparam \U_Sig_dly|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N26
cycloneive_lcell_comb \U_Sig_dly|Add1~26 (
// Equation(s):
// \U_Sig_dly|Add1~26_combout  = (\U_Sig_dly|cnt_dly [13] & (!\U_Sig_dly|Add1~25 )) # (!\U_Sig_dly|cnt_dly [13] & ((\U_Sig_dly|Add1~25 ) # (GND)))
// \U_Sig_dly|Add1~27  = CARRY((!\U_Sig_dly|Add1~25 ) # (!\U_Sig_dly|cnt_dly [13]))

	.dataa(\U_Sig_dly|cnt_dly [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add1~25 ),
	.combout(\U_Sig_dly|Add1~26_combout ),
	.cout(\U_Sig_dly|Add1~27 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~26 .lut_mask = 16'h5A5F;
defparam \U_Sig_dly|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N28
cycloneive_lcell_comb \U_Sig_dly|Add1~28 (
// Equation(s):
// \U_Sig_dly|Add1~28_combout  = (\U_Sig_dly|cnt_dly [14] & (\U_Sig_dly|Add1~27  $ (GND))) # (!\U_Sig_dly|cnt_dly [14] & (!\U_Sig_dly|Add1~27  & VCC))
// \U_Sig_dly|Add1~29  = CARRY((\U_Sig_dly|cnt_dly [14] & !\U_Sig_dly|Add1~27 ))

	.dataa(gnd),
	.datab(\U_Sig_dly|cnt_dly [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add1~27 ),
	.combout(\U_Sig_dly|Add1~28_combout ),
	.cout(\U_Sig_dly|Add1~29 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~28 .lut_mask = 16'hC30C;
defparam \U_Sig_dly|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N30
cycloneive_lcell_comb \U_Sig_dly|Add1~30 (
// Equation(s):
// \U_Sig_dly|Add1~30_combout  = \U_Sig_dly|cnt_dly [15] $ (\U_Sig_dly|Add1~29 )

	.dataa(\U_Sig_dly|cnt_dly [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_Sig_dly|Add1~29 ),
	.combout(\U_Sig_dly|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|Add1~30 .lut_mask = 16'h5A5A;
defparam \U_Sig_dly|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N4
cycloneive_lcell_comb \U_DAC_bias|Add0~0 (
// Equation(s):
// \U_DAC_bias|Add0~0_combout  = \U_DAC_bias|cnt_div [0] $ (VCC)
// \U_DAC_bias|Add0~1  = CARRY(\U_DAC_bias|cnt_div [0])

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_div [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_DAC_bias|Add0~0_combout ),
	.cout(\U_DAC_bias|Add0~1 ));
// synopsys translate_off
defparam \U_DAC_bias|Add0~0 .lut_mask = 16'h33CC;
defparam \U_DAC_bias|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N6
cycloneive_lcell_comb \U_DAC_bias|Add0~2 (
// Equation(s):
// \U_DAC_bias|Add0~2_combout  = (\U_DAC_bias|cnt_div [1] & (!\U_DAC_bias|Add0~1 )) # (!\U_DAC_bias|cnt_div [1] & ((\U_DAC_bias|Add0~1 ) # (GND)))
// \U_DAC_bias|Add0~3  = CARRY((!\U_DAC_bias|Add0~1 ) # (!\U_DAC_bias|cnt_div [1]))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_div [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|Add0~1 ),
	.combout(\U_DAC_bias|Add0~2_combout ),
	.cout(\U_DAC_bias|Add0~3 ));
// synopsys translate_off
defparam \U_DAC_bias|Add0~2 .lut_mask = 16'h3C3F;
defparam \U_DAC_bias|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N8
cycloneive_lcell_comb \U_DAC_bias|Add0~4 (
// Equation(s):
// \U_DAC_bias|Add0~4_combout  = (\U_DAC_bias|cnt_div [2] & (\U_DAC_bias|Add0~3  $ (GND))) # (!\U_DAC_bias|cnt_div [2] & (!\U_DAC_bias|Add0~3  & VCC))
// \U_DAC_bias|Add0~5  = CARRY((\U_DAC_bias|cnt_div [2] & !\U_DAC_bias|Add0~3 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_div [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|Add0~3 ),
	.combout(\U_DAC_bias|Add0~4_combout ),
	.cout(\U_DAC_bias|Add0~5 ));
// synopsys translate_off
defparam \U_DAC_bias|Add0~4 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N10
cycloneive_lcell_comb \U_DAC_bias|Add0~6 (
// Equation(s):
// \U_DAC_bias|Add0~6_combout  = (\U_DAC_bias|cnt_div [3] & (!\U_DAC_bias|Add0~5 )) # (!\U_DAC_bias|cnt_div [3] & ((\U_DAC_bias|Add0~5 ) # (GND)))
// \U_DAC_bias|Add0~7  = CARRY((!\U_DAC_bias|Add0~5 ) # (!\U_DAC_bias|cnt_div [3]))

	.dataa(\U_DAC_bias|cnt_div [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|Add0~5 ),
	.combout(\U_DAC_bias|Add0~6_combout ),
	.cout(\U_DAC_bias|Add0~7 ));
// synopsys translate_off
defparam \U_DAC_bias|Add0~6 .lut_mask = 16'h5A5F;
defparam \U_DAC_bias|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N12
cycloneive_lcell_comb \U_DAC_bias|Add0~8 (
// Equation(s):
// \U_DAC_bias|Add0~8_combout  = (\U_DAC_bias|cnt_div [4] & (\U_DAC_bias|Add0~7  $ (GND))) # (!\U_DAC_bias|cnt_div [4] & (!\U_DAC_bias|Add0~7  & VCC))
// \U_DAC_bias|Add0~9  = CARRY((\U_DAC_bias|cnt_div [4] & !\U_DAC_bias|Add0~7 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_div [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|Add0~7 ),
	.combout(\U_DAC_bias|Add0~8_combout ),
	.cout(\U_DAC_bias|Add0~9 ));
// synopsys translate_off
defparam \U_DAC_bias|Add0~8 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N14
cycloneive_lcell_comb \U_DAC_bias|Add0~10 (
// Equation(s):
// \U_DAC_bias|Add0~10_combout  = \U_DAC_bias|cnt_div [5] $ (\U_DAC_bias|Add0~9 )

	.dataa(\U_DAC_bias|cnt_div [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_DAC_bias|Add0~9 ),
	.combout(\U_DAC_bias|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Add0~10 .lut_mask = 16'h5A5A;
defparam \U_DAC_bias|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N6
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[3]~38 (
// Equation(s):
// \U_DAC_bias|cnt_wid[3]~38_combout  = (\U_DAC_bias|cnt_wid [3] & (!\U_DAC_bias|cnt_wid[2]~37 )) # (!\U_DAC_bias|cnt_wid [3] & ((\U_DAC_bias|cnt_wid[2]~37 ) # (GND)))
// \U_DAC_bias|cnt_wid[3]~39  = CARRY((!\U_DAC_bias|cnt_wid[2]~37 ) # (!\U_DAC_bias|cnt_wid [3]))

	.dataa(\U_DAC_bias|cnt_wid [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[2]~37 ),
	.combout(\U_DAC_bias|cnt_wid[3]~38_combout ),
	.cout(\U_DAC_bias|cnt_wid[3]~39 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[3]~38 .lut_mask = 16'h5A5F;
defparam \U_DAC_bias|cnt_wid[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N26
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[13]~58 (
// Equation(s):
// \U_DAC_bias|cnt_wid[13]~58_combout  = (\U_DAC_bias|cnt_wid [13] & (!\U_DAC_bias|cnt_wid[12]~57 )) # (!\U_DAC_bias|cnt_wid [13] & ((\U_DAC_bias|cnt_wid[12]~57 ) # (GND)))
// \U_DAC_bias|cnt_wid[13]~59  = CARRY((!\U_DAC_bias|cnt_wid[12]~57 ) # (!\U_DAC_bias|cnt_wid [13]))

	.dataa(\U_DAC_bias|cnt_wid [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[12]~57 ),
	.combout(\U_DAC_bias|cnt_wid[13]~58_combout ),
	.cout(\U_DAC_bias|cnt_wid[13]~59 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[13]~58 .lut_mask = 16'h5A5F;
defparam \U_DAC_bias|cnt_wid[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N30
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[15]~62 (
// Equation(s):
// \U_DAC_bias|cnt_wid[15]~62_combout  = (\U_DAC_bias|cnt_wid [15] & (!\U_DAC_bias|cnt_wid[14]~61 )) # (!\U_DAC_bias|cnt_wid [15] & ((\U_DAC_bias|cnt_wid[14]~61 ) # (GND)))
// \U_DAC_bias|cnt_wid[15]~63  = CARRY((!\U_DAC_bias|cnt_wid[14]~61 ) # (!\U_DAC_bias|cnt_wid [15]))

	.dataa(\U_DAC_bias|cnt_wid [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[14]~61 ),
	.combout(\U_DAC_bias|cnt_wid[15]~62_combout ),
	.cout(\U_DAC_bias|cnt_wid[15]~63 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[15]~62 .lut_mask = 16'h5A5F;
defparam \U_DAC_bias|cnt_wid[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N6
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[19]~70 (
// Equation(s):
// \U_DAC_bias|cnt_wid[19]~70_combout  = (\U_DAC_bias|cnt_wid [19] & (!\U_DAC_bias|cnt_wid[18]~69 )) # (!\U_DAC_bias|cnt_wid [19] & ((\U_DAC_bias|cnt_wid[18]~69 ) # (GND)))
// \U_DAC_bias|cnt_wid[19]~71  = CARRY((!\U_DAC_bias|cnt_wid[18]~69 ) # (!\U_DAC_bias|cnt_wid [19]))

	.dataa(\U_DAC_bias|cnt_wid [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[18]~69 ),
	.combout(\U_DAC_bias|cnt_wid[19]~70_combout ),
	.cout(\U_DAC_bias|cnt_wid[19]~71 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[19]~70 .lut_mask = 16'h5A5F;
defparam \U_DAC_bias|cnt_wid[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N10
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[21]~74 (
// Equation(s):
// \U_DAC_bias|cnt_wid[21]~74_combout  = (\U_DAC_bias|cnt_wid [21] & (!\U_DAC_bias|cnt_wid[20]~73 )) # (!\U_DAC_bias|cnt_wid [21] & ((\U_DAC_bias|cnt_wid[20]~73 ) # (GND)))
// \U_DAC_bias|cnt_wid[21]~75  = CARRY((!\U_DAC_bias|cnt_wid[20]~73 ) # (!\U_DAC_bias|cnt_wid [21]))

	.dataa(\U_DAC_bias|cnt_wid [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[20]~73 ),
	.combout(\U_DAC_bias|cnt_wid[21]~74_combout ),
	.cout(\U_DAC_bias|cnt_wid[21]~75 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[21]~74 .lut_mask = 16'h5A5F;
defparam \U_DAC_bias|cnt_wid[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N12
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[22]~76 (
// Equation(s):
// \U_DAC_bias|cnt_wid[22]~76_combout  = (\U_DAC_bias|cnt_wid [22] & (\U_DAC_bias|cnt_wid[21]~75  $ (GND))) # (!\U_DAC_bias|cnt_wid [22] & (!\U_DAC_bias|cnt_wid[21]~75  & VCC))
// \U_DAC_bias|cnt_wid[22]~77  = CARRY((\U_DAC_bias|cnt_wid [22] & !\U_DAC_bias|cnt_wid[21]~75 ))

	.dataa(\U_DAC_bias|cnt_wid [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[21]~75 ),
	.combout(\U_DAC_bias|cnt_wid[22]~76_combout ),
	.cout(\U_DAC_bias|cnt_wid[22]~77 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[22]~76 .lut_mask = 16'hA50A;
defparam \U_DAC_bias|cnt_wid[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N26
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[29]~90 (
// Equation(s):
// \U_DAC_bias|cnt_wid[29]~90_combout  = (\U_DAC_bias|cnt_wid [29] & (!\U_DAC_bias|cnt_wid[28]~89 )) # (!\U_DAC_bias|cnt_wid [29] & ((\U_DAC_bias|cnt_wid[28]~89 ) # (GND)))
// \U_DAC_bias|cnt_wid[29]~91  = CARRY((!\U_DAC_bias|cnt_wid[28]~89 ) # (!\U_DAC_bias|cnt_wid [29]))

	.dataa(\U_DAC_bias|cnt_wid [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[28]~89 ),
	.combout(\U_DAC_bias|cnt_wid[29]~90_combout ),
	.cout(\U_DAC_bias|cnt_wid[29]~91 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[29]~90 .lut_mask = 16'h5A5F;
defparam \U_DAC_bias|cnt_wid[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[3]~25 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[3]~25_combout  = (\U_ADC_loop|U_ADC_set|cnt_dout [3] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [3] & (\U_ADC_loop|U_ADC_set|cnt_dout[2]~24  & VCC)) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [3] & 
// (!\U_ADC_loop|U_ADC_set|cnt_dout[2]~24 )))) # (!\U_ADC_loop|U_ADC_set|cnt_dout [3] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [3] & (!\U_ADC_loop|U_ADC_set|cnt_dout[2]~24 )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [3] & 
// ((\U_ADC_loop|U_ADC_set|cnt_dout[2]~24 ) # (GND)))))
// \U_ADC_loop|U_ADC_set|cnt_dout[3]~26  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dout [3] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [3] & !\U_ADC_loop|U_ADC_set|cnt_dout[2]~24 )) # (!\U_ADC_loop|U_ADC_set|cnt_dout [3] & ((!\U_ADC_loop|U_ADC_set|cnt_dout[2]~24 ) 
// # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [3]))))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dout [3]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[2]~24 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[3]~25_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[3]~26 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[3]~25 .lut_mask = 16'h9617;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N12
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout  = \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] $ (VCC)
// \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.cout(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N20
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout  = (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ((VCC)))) # (!\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (((VCC) # (!\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))))
// \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY((!\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  & 
// (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] $ (!\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.cout(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N22
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout  = \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] $ 
// (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT )

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 16'h5A5A;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y32_N5
dffeas \U_UART_send|U_Uart_tx|data_buf[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|always3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|data_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|data_buf[5] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|data_buf[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y32_N9
dffeas \U_UART_send|U_Uart_tx|data_buf[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|always3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|data_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|data_buf[2] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|data_buf[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y32_N19
dffeas \U_UART_send|U_Uart_tx|data_buf[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|always3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|data_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|data_buf[0] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|data_buf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N10
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Mux0~2 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Mux0~2_combout  = (\U_UART_send|U_Uart_tx|cnt_idx [0] & ((\U_UART_send|U_Uart_tx|cnt_idx [1] & (\U_UART_send|U_Uart_tx|data_buf [2])) # (!\U_UART_send|U_Uart_tx|cnt_idx [1] & ((\U_UART_send|U_Uart_tx|data_buf [0])))))

	.dataa(\U_UART_send|U_Uart_tx|cnt_idx [0]),
	.datab(\U_UART_send|U_Uart_tx|cnt_idx [1]),
	.datac(\U_UART_send|U_Uart_tx|data_buf [2]),
	.datad(\U_UART_send|U_Uart_tx|data_buf [0]),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Mux0~2 .lut_mask = 16'hA280;
defparam \U_UART_send|U_Uart_tx|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y32_N21
dffeas \U_UART_send|U_Uart_tx|data_buf[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|always3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|data_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|data_buf[1] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|data_buf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N12
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Mux0~3 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Mux0~3_combout  = (\U_UART_send|U_Uart_tx|Mux0~2_combout ) # ((\U_UART_send|U_Uart_tx|cnt_idx [1] & (\U_UART_send|U_Uart_tx|data_buf [1] & !\U_UART_send|U_Uart_tx|cnt_idx [0])))

	.dataa(\U_UART_send|U_Uart_tx|Mux0~2_combout ),
	.datab(\U_UART_send|U_Uart_tx|cnt_idx [1]),
	.datac(\U_UART_send|U_Uart_tx|data_buf [1]),
	.datad(\U_UART_send|U_Uart_tx|cnt_idx [0]),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Mux0~3 .lut_mask = 16'hAAEA;
defparam \U_UART_send|U_Uart_tx|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y32_N7
dffeas \U_UART_send|U_Uart_tx|data_buf[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|always3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|data_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|data_buf[7] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|data_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N0
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Selector2~0 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Selector2~0_combout  = (!\U_DAC_pulse|U_DAC_driver|cnt_step [3] & (!\U_DAC_pulse|U_DAC_driver|cnt_step [5] & (!\U_DAC_pulse|U_DAC_driver|cnt_step [2] & !\U_DAC_pulse|U_DAC_driver|cnt_step [4])))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [3]),
	.datab(\U_DAC_pulse|U_DAC_driver|cnt_step [5]),
	.datac(\U_DAC_pulse|U_DAC_driver|cnt_step [2]),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [4]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Selector2~0 .lut_mask = 16'h0001;
defparam \U_DAC_pulse|U_DAC_driver|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N3
dffeas \U_DAC_pulse|U_DAC_driver|data_buf[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|data_buf[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|data_buf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[10] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|data_buf[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N17
dffeas \U_DAC_pulse|U_DAC_driver|data_buf[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_pulse|da_data [9]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|data_buf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[9] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|data_buf[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y30_N25
dffeas \U_DAC_pulse|U_DAC_driver|data_buf[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|data_buf[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|data_buf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[11] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|data_buf[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N16
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Selector3~2 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Selector3~2_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [2] & (((\U_DAC_pulse|U_DAC_driver|cnt_step [3])))) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [2] & ((\U_DAC_pulse|U_DAC_driver|cnt_step [3] & 
// ((\U_DAC_pulse|U_DAC_driver|data_buf [9]))) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [3] & (\U_DAC_pulse|U_DAC_driver|data_buf [11]))))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [2]),
	.datab(\U_DAC_pulse|U_DAC_driver|data_buf [11]),
	.datac(\U_DAC_pulse|U_DAC_driver|data_buf [9]),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Selector3~2 .lut_mask = 16'hFA44;
defparam \U_DAC_pulse|U_DAC_driver|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N11
dffeas \U_DAC_pulse|U_DAC_driver|data_buf[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_pulse|da_data [8]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|data_buf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[8] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|data_buf[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N10
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Selector3~3 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Selector3~3_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [2] & ((\U_DAC_pulse|U_DAC_driver|Selector3~2_combout  & ((\U_DAC_pulse|U_DAC_driver|data_buf [8]))) # (!\U_DAC_pulse|U_DAC_driver|Selector3~2_combout  & 
// (\U_DAC_pulse|U_DAC_driver|data_buf [10])))) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [2] & (((\U_DAC_pulse|U_DAC_driver|Selector3~2_combout ))))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [2]),
	.datab(\U_DAC_pulse|U_DAC_driver|data_buf [10]),
	.datac(\U_DAC_pulse|U_DAC_driver|data_buf [8]),
	.datad(\U_DAC_pulse|U_DAC_driver|Selector3~2_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Selector3~3 .lut_mask = 16'hF588;
defparam \U_DAC_pulse|U_DAC_driver|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y30_N21
dffeas \U_DAC_pulse|U_DAC_driver|data_buf[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|data_buf[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|data_buf [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[12] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|data_buf[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N23
dffeas \U_DAC_pulse|U_DAC_driver|data_buf[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_pulse|da_data [15]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|data_buf [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[15] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|data_buf[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N22
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Selector3~4 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Selector3~4_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [2] & (\U_DAC_pulse|U_DAC_driver|data_buf [12] & ((\U_DAC_pulse|U_DAC_driver|cnt_step [3])))) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [2] & 
// (((\U_DAC_pulse|U_DAC_driver|data_buf [15] & !\U_DAC_pulse|U_DAC_driver|cnt_step [3]))))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [2]),
	.datab(\U_DAC_pulse|U_DAC_driver|data_buf [12]),
	.datac(\U_DAC_pulse|U_DAC_driver|data_buf [15]),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Selector3~4 .lut_mask = 16'h8850;
defparam \U_DAC_pulse|U_DAC_driver|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N12
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Selector3~5 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Selector3~5_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [5] & (((\U_DAC_pulse|U_DAC_driver|cnt_step [4])))) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [5] & ((\U_DAC_pulse|U_DAC_driver|cnt_step [4] & 
// (\U_DAC_pulse|U_DAC_driver|Selector3~3_combout )) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [4] & ((\U_DAC_pulse|U_DAC_driver|Selector3~4_combout )))))

	.dataa(\U_DAC_pulse|U_DAC_driver|Selector3~3_combout ),
	.datab(\U_DAC_pulse|U_DAC_driver|cnt_step [5]),
	.datac(\U_DAC_pulse|U_DAC_driver|Selector3~4_combout ),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [4]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Selector3~5 .lut_mask = 16'hEE30;
defparam \U_DAC_pulse|U_DAC_driver|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~4_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step 
// [2]))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] $ (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~4 .lut_mask = 16'h8012;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~5 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~5_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & 
// !\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5])) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5])))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step 
// [3] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] $ (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~5 .lut_mask = 16'h2448;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~2_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & !\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step 
// [5])))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~2 .lut_mask = 16'h0008;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~8 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~8_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] $ (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1])) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]) # ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]) # 
// (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~8 .lut_mask = 16'hBF7E;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~9 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~9_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & (((!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~2_combout )) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~8_combout ))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~2_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~8_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~9 .lut_mask = 16'h3B0A;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~10 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~10_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q ) # ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~9_combout  & \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~9_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~10 .lut_mask = 16'hFCCC;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~12 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~12_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] $ 
// (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5])))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & !\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step 
// [5])) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~12 .lut_mask = 16'h1224;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~13 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~13_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6_combout )))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & 
// (\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6_combout ) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~12_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~12_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~13 .lut_mask = 16'hCCD0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~14 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~14_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & ((!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]))) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~14 .lut_mask = 16'h5AFA;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~15 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~15_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~14_combout  & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2])) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~14_combout  & ((!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~13_combout ))))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~13_combout  & 
// ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]) # (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~14_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~14_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~13_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~15 .lut_mask = 16'h407E;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~16 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~16_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~15_combout  $ 
// (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~13_combout )))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~13_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~15_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~13_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~16 .lut_mask = 16'h7380;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N25
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|cnt_chan [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[5] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N31
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|cnt_chan [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[4] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~0_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf [5])) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf [4])))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf [5]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf [4]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~0 .lut_mask = 16'h88C0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N13
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|cnt_chan [2]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[6] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~1_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~0_combout ) # ((!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf [6]))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~0_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~1 .lut_mask = 16'hBABA;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7] & \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2 .lut_mask = 16'h0F00;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~3 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~3_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & 
// !\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] $ (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step 
// [1]))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~3 .lut_mask = 16'h1048;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~4_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~3_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~1_combout ))) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~3_combout  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|sdi~q )))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2_combout  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|sdi~q ))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|sdi~q ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~3_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~1_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~4 .lut_mask = 16'hEC4C;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N7
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|cnt_chan [3]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[7] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~9 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~9_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf [7]))) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8_combout  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|sdi~q )))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2_combout  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|sdi~q ))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|sdi~q ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|din_buf [7]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~9 .lut_mask = 16'hE4CC;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N7
dffeas \U_DAC_pulse|state_c.FALL (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|state_c.FALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|state_c.FALL .is_wysiwyg = "true";
defparam \U_DAC_pulse|state_c.FALL .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N31
dffeas \U_UART_recv|data[81] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[81]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[80]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [81]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[81] .is_wysiwyg = "true";
defparam \U_UART_recv|data[81] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N7
dffeas \U_UART_recv|data[83] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[83]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[80]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [83]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[83] .is_wysiwyg = "true";
defparam \U_UART_recv|data[83] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N13
dffeas \U_UART_recv|data[84] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[80]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [84]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[84] .is_wysiwyg = "true";
defparam \U_UART_recv|data[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N11
dffeas \U_UART_recv|data[85] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[85]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[80]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [85]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[85] .is_wysiwyg = "true";
defparam \U_UART_recv|data[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N4
cycloneive_lcell_comb \U_UART_send|Mux5~0 (
// Equation(s):
// \U_UART_send|Mux5~0_combout  = (\U_UART_send|cnt_num [0] & (\U_UART_send|data_reg [5])) # (!\U_UART_send|cnt_num [0] & ((\U_UART_send|data_reg [13])))

	.dataa(\U_UART_send|data_reg [5]),
	.datab(\U_UART_send|data_reg [13]),
	.datac(gnd),
	.datad(\U_UART_send|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_send|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|Mux5~0 .lut_mask = 16'hAACC;
defparam \U_UART_send|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y32_N13
dffeas \U_UART_send|U_Uart_tx|cnt_div[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|cnt_div~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div[8] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_div[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N11
dffeas \U_UART_send|U_Uart_tx|cnt_div[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div[3] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N2
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|en_idx~3 (
// Equation(s):
// \U_UART_send|U_Uart_tx|en_idx~3_combout  = (\U_UART_send|U_Uart_tx|cnt_div [0] & !\U_UART_send|U_Uart_tx|cnt_div [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_send|U_Uart_tx|cnt_div [0]),
	.datad(\U_UART_send|U_Uart_tx|cnt_div [1]),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|en_idx~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|en_idx~3 .lut_mask = 16'h00F0;
defparam \U_UART_send|U_Uart_tx|en_idx~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N8
cycloneive_lcell_comb \U_UART_send|Mux2~0 (
// Equation(s):
// \U_UART_send|Mux2~0_combout  = (\U_UART_send|cnt_num [0] & (\U_UART_send|data_reg [2])) # (!\U_UART_send|cnt_num [0] & ((\U_UART_send|data_reg [10])))

	.dataa(\U_UART_send|data_reg [2]),
	.datab(gnd),
	.datac(\U_UART_send|data_reg [10]),
	.datad(\U_UART_send|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_send|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|Mux2~0 .lut_mask = 16'hAAF0;
defparam \U_UART_send|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N18
cycloneive_lcell_comb \U_UART_send|Mux0~0 (
// Equation(s):
// \U_UART_send|Mux0~0_combout  = (\U_UART_send|cnt_num [0] & ((\U_UART_send|data_reg [0]))) # (!\U_UART_send|cnt_num [0] & (\U_UART_send|data_reg [8]))

	.dataa(\U_UART_send|data_reg [8]),
	.datab(gnd),
	.datac(\U_UART_send|data_reg [0]),
	.datad(\U_UART_send|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_send|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|Mux0~0 .lut_mask = 16'hF0AA;
defparam \U_UART_send|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N20
cycloneive_lcell_comb \U_UART_send|Mux1~0 (
// Equation(s):
// \U_UART_send|Mux1~0_combout  = (\U_UART_send|cnt_num [0] & ((\U_UART_send|data_reg [1]))) # (!\U_UART_send|cnt_num [0] & (\U_UART_send|data_reg [9]))

	.dataa(\U_UART_send|data_reg [9]),
	.datab(gnd),
	.datac(\U_UART_send|data_reg [1]),
	.datad(\U_UART_send|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_send|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|Mux1~0 .lut_mask = 16'hF0AA;
defparam \U_UART_send|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N6
cycloneive_lcell_comb \U_UART_send|Mux7~0 (
// Equation(s):
// \U_UART_send|Mux7~0_combout  = (\U_UART_send|cnt_num [0] & ((\U_UART_send|data_reg [7]))) # (!\U_UART_send|cnt_num [0] & (\U_UART_send|data_reg [15]))

	.dataa(\U_UART_send|data_reg [15]),
	.datab(gnd),
	.datac(\U_UART_send|data_reg [7]),
	.datad(\U_UART_send|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_send|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|Mux7~0 .lut_mask = 16'hF0AA;
defparam \U_UART_send|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N19
dffeas \U_DAC_pulse|da_data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|da_data~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|da_start~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|da_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|da_data[10] .is_wysiwyg = "true";
defparam \U_DAC_pulse|da_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N11
dffeas \U_DAC_pulse|da_data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|da_data~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|da_start~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|da_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|da_data[9] .is_wysiwyg = "true";
defparam \U_DAC_pulse|da_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N25
dffeas \U_DAC_pulse|da_data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|da_data~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|da_start~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|da_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|da_data[11] .is_wysiwyg = "true";
defparam \U_DAC_pulse|da_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N19
dffeas \U_DAC_pulse|da_data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|da_data~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|da_start~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|da_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|da_data[8] .is_wysiwyg = "true";
defparam \U_DAC_pulse|da_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y27_N5
dffeas \U_DAC_pulse|da_data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|da_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|da_start~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|da_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|da_data[15] .is_wysiwyg = "true";
defparam \U_DAC_pulse|da_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N13
dffeas \U_ADC_loop|ad_dly[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|ad_dly~4_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[3] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal1~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal1~1_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [3] & (\U_ADC_loop|U_ADC_set|Add2~6_combout  & (\U_ADC_loop|U_ADC_set|cnt_dly [2] $ (!\U_ADC_loop|U_ADC_set|Add2~4_combout )))) # (!\U_ADC_loop|U_ADC_set|cnt_dly [3] & 
// (!\U_ADC_loop|U_ADC_set|Add2~6_combout  & (\U_ADC_loop|U_ADC_set|cnt_dly [2] $ (!\U_ADC_loop|U_ADC_set|Add2~4_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dly [3]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dly [2]),
	.datac(\U_ADC_loop|U_ADC_set|Add2~6_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Add2~4_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal1~1 .lut_mask = 16'h8421;
defparam \U_ADC_loop|U_ADC_set|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N11
dffeas \U_ADC_loop|ad_dly[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|ad_dly~5_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[4] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y28_N23
dffeas \U_ADC_loop|ad_dly[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|ad_dly~7_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[6] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal1~5 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal1~5_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [8] & (\U_ADC_loop|U_ADC_set|Add2~16_combout  & (\U_ADC_loop|U_ADC_set|cnt_dly [9] $ (!\U_ADC_loop|U_ADC_set|Add2~18_combout )))) # (!\U_ADC_loop|U_ADC_set|cnt_dly [8] & 
// (!\U_ADC_loop|U_ADC_set|Add2~16_combout  & (\U_ADC_loop|U_ADC_set|cnt_dly [9] $ (!\U_ADC_loop|U_ADC_set|Add2~18_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dly [8]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dly [9]),
	.datac(\U_ADC_loop|U_ADC_set|Add2~16_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Add2~18_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal1~5 .lut_mask = 16'h8421;
defparam \U_ADC_loop|U_ADC_set|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N31
dffeas \U_ADC_loop|ad_dly[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|ad_dly~11_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[10] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N13
dffeas \U_ADC_loop|ad_dly[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|ad_dly~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[12] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N11
dffeas \U_ADC_loop|ad_dly[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|ad_dly~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[13] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N9
dffeas \U_ADC_loop|ad_dly[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|ad_dly~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[14] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N13
dffeas \U_ADC_loop|U_ADC_set|cnt_div[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_div~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|state_c.DELY~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_div[1] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|ShiftLeft0~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|ShiftLeft0~1_combout  = (!\U_UART_recv|data [75] & (\U_UART_recv|data [77] & \U_UART_recv|data [76]))

	.dataa(gnd),
	.datab(\U_UART_recv|data [75]),
	.datac(\U_UART_recv|data [77]),
	.datad(\U_UART_recv|data [76]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|ShiftLeft0~1 .lut_mask = 16'h3000;
defparam \U_ADC_loop|U_ADC_set|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~5 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~5_combout  = (\U_ADC_loop|U_ADC_set|cnt_num [6] & (!\U_UART_recv|data [79] & (!\U_UART_recv|data [78] & \U_ADC_loop|U_ADC_set|ShiftLeft0~1_combout ))) # (!\U_ADC_loop|U_ADC_set|cnt_num [6] & 
// (((!\U_ADC_loop|U_ADC_set|ShiftLeft0~1_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_num [6]),
	.datab(\U_UART_recv|data [79]),
	.datac(\U_UART_recv|data [78]),
	.datad(\U_ADC_loop|U_ADC_set|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~5 .lut_mask = 16'h0255;
defparam \U_ADC_loop|U_ADC_set|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~14 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~14_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q  & ((\U_UART_recv|data [77]) # ((\U_UART_recv|data [79]) # (!\U_UART_recv|data [78]))))

	.dataa(\U_UART_recv|data [77]),
	.datab(\U_UART_recv|data [79]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.datad(\U_UART_recv|data [78]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~14 .lut_mask = 16'hE0F0;
defparam \U_ADC_loop|U_ADC_set|Selector0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N17
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.IDLE .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~2_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.IDLE~q  & ((\U_ADC_loop|U_ADC_set|Selector2~0_combout ) # ((\U_ADC_loop|U_ADC_set|co_div~1_combout  & \U_ADC_loop|U_ADC_set|Equal1~11_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.datab(\U_ADC_loop|U_ADC_set|Selector2~0_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.IDLE~q ),
	.datad(\U_ADC_loop|U_ADC_set|Equal1~11_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~2 .lut_mask = 16'h0E0C;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N27
dffeas \U_UART_recv|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [5]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[13] .is_wysiwyg = "true";
defparam \U_UART_recv|data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N13
dffeas \U_UART_recv|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [6]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[6] .is_wysiwyg = "true";
defparam \U_UART_recv|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N11
dffeas \U_UART_recv|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [5]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[5] .is_wysiwyg = "true";
defparam \U_UART_recv|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N7
dffeas \U_UART_recv|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [3]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[3] .is_wysiwyg = "true";
defparam \U_UART_recv|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N7
dffeas \U_UART_recv|data[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [3]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[16]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[19] .is_wysiwyg = "true";
defparam \U_UART_recv|data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N20
cycloneive_lcell_comb \U_DAC_pulse|Equal1~1 (
// Equation(s):
// \U_DAC_pulse|Equal1~1_combout  = (\U_DAC_pulse|cnt_wid [19] & (\U_DAC_pulse|Add2~38_combout  & (\U_DAC_pulse|Add2~36_combout  $ (!\U_DAC_pulse|cnt_wid [18])))) # (!\U_DAC_pulse|cnt_wid [19] & (!\U_DAC_pulse|Add2~38_combout  & (\U_DAC_pulse|Add2~36_combout 
//  $ (!\U_DAC_pulse|cnt_wid [18]))))

	.dataa(\U_DAC_pulse|cnt_wid [19]),
	.datab(\U_DAC_pulse|Add2~38_combout ),
	.datac(\U_DAC_pulse|Add2~36_combout ),
	.datad(\U_DAC_pulse|cnt_wid [18]),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~1 .lut_mask = 16'h9009;
defparam \U_DAC_pulse|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N11
dffeas \U_UART_recv|data[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [5]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[16]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[21] .is_wysiwyg = "true";
defparam \U_UART_recv|data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N13
dffeas \U_UART_recv|data[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [6]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[16]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[22] .is_wysiwyg = "true";
defparam \U_UART_recv|data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N27
dffeas \U_UART_recv|data[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [5]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[24]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[29] .is_wysiwyg = "true";
defparam \U_UART_recv|data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N6
cycloneive_lcell_comb \U_DAC_pulse|Equal1~8 (
// Equation(s):
// \U_DAC_pulse|Equal1~8_combout  = (\U_DAC_pulse|cnt_wid [28] & (\U_DAC_pulse|Add2~56_combout  & (\U_DAC_pulse|cnt_wid [29] $ (!\U_DAC_pulse|Add2~58_combout )))) # (!\U_DAC_pulse|cnt_wid [28] & (!\U_DAC_pulse|Add2~56_combout  & (\U_DAC_pulse|cnt_wid [29] $ 
// (!\U_DAC_pulse|Add2~58_combout ))))

	.dataa(\U_DAC_pulse|cnt_wid [28]),
	.datab(\U_DAC_pulse|cnt_wid [29]),
	.datac(\U_DAC_pulse|Add2~56_combout ),
	.datad(\U_DAC_pulse|Add2~58_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~8 .lut_mask = 16'h8421;
defparam \U_DAC_pulse|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N27
dffeas \U_DAC_pulse|cnt_div[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_div~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|en_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_div[4] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_div[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y30_N11
dffeas \U_DAC_pulse|cnt_div[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|en_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_div[0] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_div[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N22
cycloneive_lcell_comb \U_DAC_pulse|Equal1~12 (
// Equation(s):
// \U_DAC_pulse|Equal1~12_combout  = (\U_DAC_pulse|cnt_wid [2] & (\U_DAC_pulse|Add2~4_combout  & (\U_DAC_pulse|cnt_wid [3] $ (!\U_DAC_pulse|Add2~6_combout )))) # (!\U_DAC_pulse|cnt_wid [2] & (!\U_DAC_pulse|Add2~4_combout  & (\U_DAC_pulse|cnt_wid [3] $ 
// (!\U_DAC_pulse|Add2~6_combout ))))

	.dataa(\U_DAC_pulse|cnt_wid [2]),
	.datab(\U_DAC_pulse|cnt_wid [3]),
	.datac(\U_DAC_pulse|Add2~6_combout ),
	.datad(\U_DAC_pulse|Add2~4_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~12 .lut_mask = 16'h8241;
defparam \U_DAC_pulse|Equal1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N22
cycloneive_lcell_comb \U_DAC_pulse|Equal1~17 (
// Equation(s):
// \U_DAC_pulse|Equal1~17_combout  = (\U_DAC_pulse|cnt_wid [10] & (\U_DAC_pulse|Add2~20_combout  & (\U_DAC_pulse|cnt_wid [11] $ (!\U_DAC_pulse|Add2~22_combout )))) # (!\U_DAC_pulse|cnt_wid [10] & (!\U_DAC_pulse|Add2~20_combout  & (\U_DAC_pulse|cnt_wid [11] $ 
// (!\U_DAC_pulse|Add2~22_combout ))))

	.dataa(\U_DAC_pulse|cnt_wid [10]),
	.datab(\U_DAC_pulse|cnt_wid [11]),
	.datac(\U_DAC_pulse|Add2~20_combout ),
	.datad(\U_DAC_pulse|Add2~22_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~17 .lut_mask = 16'h8421;
defparam \U_DAC_pulse|Equal1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N10
cycloneive_lcell_comb \U_DAC_pulse|Selector3~0 (
// Equation(s):
// \U_DAC_pulse|Selector3~0_combout  = (\U_DAC_pulse|co_div~1_combout  & (\U_DAC_pulse|state_c.WAIT~q  & (\U_DAC_pulse|Equal1~15_combout  & \U_DAC_pulse|Equal1~20_combout )))

	.dataa(\U_DAC_pulse|co_div~1_combout ),
	.datab(\U_DAC_pulse|state_c.WAIT~q ),
	.datac(\U_DAC_pulse|Equal1~15_combout ),
	.datad(\U_DAC_pulse|Equal1~20_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Selector3~0 .lut_mask = 16'h8000;
defparam \U_DAC_pulse|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N6
cycloneive_lcell_comb \U_DAC_pulse|Selector3~1 (
// Equation(s):
// \U_DAC_pulse|Selector3~1_combout  = (\U_DAC_pulse|Selector3~0_combout  & ((\U_DAC_pulse|Equal1~10_combout ) # ((\U_DAC_pulse|state_c.FALL~q  & !\U_DAC_pulse|U_DAC_driver|done~combout )))) # (!\U_DAC_pulse|Selector3~0_combout  & 
// (((\U_DAC_pulse|state_c.FALL~q  & !\U_DAC_pulse|U_DAC_driver|done~combout ))))

	.dataa(\U_DAC_pulse|Selector3~0_combout ),
	.datab(\U_DAC_pulse|Equal1~10_combout ),
	.datac(\U_DAC_pulse|state_c.FALL~q ),
	.datad(\U_DAC_pulse|U_DAC_driver|done~combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Selector3~1 .lut_mask = 16'h88F8;
defparam \U_DAC_pulse|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N12
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|cnt_div~0 (
// Equation(s):
// \U_UART_send|U_Uart_tx|cnt_div~0_combout  = (!\U_UART_send|U_Uart_tx|en_idx~4_combout  & \U_UART_send|U_Uart_tx|Add0~16_combout )

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|en_idx~4_combout ),
	.datac(\U_UART_send|U_Uart_tx|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|cnt_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div~0 .lut_mask = 16'h3030;
defparam \U_UART_send|U_Uart_tx|cnt_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N27
dffeas \U_Sig_dly|cnt_div[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|cnt_div~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_div[5] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_div[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y24_N13
dffeas \U_Sig_dly|cnt_div[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_div[0] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_div[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N31
dffeas \U_Sig_dly|cnt_dly[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[15] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N29
dffeas \U_Sig_dly|cnt_dly[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[14] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N27
dffeas \U_Sig_dly|cnt_dly[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[13] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N25
dffeas \U_Sig_dly|cnt_dly[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[12] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N24
cycloneive_lcell_comb \U_Sig_dly|sig_out~0 (
// Equation(s):
// \U_Sig_dly|sig_out~0_combout  = (!\U_Sig_dly|cnt_dly [13] & (!\U_Sig_dly|cnt_dly [14] & (!\U_Sig_dly|cnt_dly [15] & !\U_Sig_dly|cnt_dly [12])))

	.dataa(\U_Sig_dly|cnt_dly [13]),
	.datab(\U_Sig_dly|cnt_dly [14]),
	.datac(\U_Sig_dly|cnt_dly [15]),
	.datad(\U_Sig_dly|cnt_dly [12]),
	.cin(gnd),
	.combout(\U_Sig_dly|sig_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|sig_out~0 .lut_mask = 16'h0001;
defparam \U_Sig_dly|sig_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N23
dffeas \U_DAC_bias|cnt_div[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_div~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|en_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_div[5] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_div[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N1
dffeas \U_DAC_bias|cnt_div[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_div~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|en_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_div[4] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_div[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N11
dffeas \U_DAC_bias|cnt_div[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|en_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_div[3] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_div[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N9
dffeas \U_DAC_bias|cnt_div[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|en_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_div[2] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N30
cycloneive_lcell_comb \U_DAC_bias|co_div~0 (
// Equation(s):
// \U_DAC_bias|co_div~0_combout  = (!\U_DAC_bias|cnt_div [3] & (!\U_DAC_bias|cnt_div [2] & (\U_DAC_bias|cnt_div [5] & \U_DAC_bias|cnt_div [4])))

	.dataa(\U_DAC_bias|cnt_div [3]),
	.datab(\U_DAC_bias|cnt_div [2]),
	.datac(\U_DAC_bias|cnt_div [5]),
	.datad(\U_DAC_bias|cnt_div [4]),
	.cin(gnd),
	.combout(\U_DAC_bias|co_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|co_div~0 .lut_mask = 16'h1000;
defparam \U_DAC_bias|co_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N24
cycloneive_lcell_comb \U_DAC_bias|Equal1~1 (
// Equation(s):
// \U_DAC_bias|Equal1~1_combout  = (\U_DAC_bias|cnt_wid [3] & (\U_UART_recv|data [3] & (\U_UART_recv|data [2] $ (!\U_DAC_bias|cnt_wid [2])))) # (!\U_DAC_bias|cnt_wid [3] & (!\U_UART_recv|data [3] & (\U_UART_recv|data [2] $ (!\U_DAC_bias|cnt_wid [2]))))

	.dataa(\U_DAC_bias|cnt_wid [3]),
	.datab(\U_UART_recv|data [2]),
	.datac(\U_UART_recv|data [3]),
	.datad(\U_DAC_bias|cnt_wid [2]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~1 .lut_mask = 16'h8421;
defparam \U_DAC_bias|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N12
cycloneive_lcell_comb \U_DAC_bias|Equal1~7 (
// Equation(s):
// \U_DAC_bias|Equal1~7_combout  = (\U_UART_recv|data [12] & (\U_DAC_bias|cnt_wid [12] & (\U_DAC_bias|cnt_wid [13] $ (!\U_UART_recv|data [13])))) # (!\U_UART_recv|data [12] & (!\U_DAC_bias|cnt_wid [12] & (\U_DAC_bias|cnt_wid [13] $ (!\U_UART_recv|data 
// [13]))))

	.dataa(\U_UART_recv|data [12]),
	.datab(\U_DAC_bias|cnt_wid [12]),
	.datac(\U_DAC_bias|cnt_wid [13]),
	.datad(\U_UART_recv|data [13]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~7 .lut_mask = 16'h9009;
defparam \U_DAC_bias|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N12
cycloneive_lcell_comb \U_DAC_bias|Equal1~10 (
// Equation(s):
// \U_DAC_bias|Equal1~10_combout  = (\U_UART_recv|data [17] & (\U_DAC_bias|cnt_wid [17] & (\U_DAC_bias|cnt_wid [16] $ (!\U_UART_recv|data [16])))) # (!\U_UART_recv|data [17] & (!\U_DAC_bias|cnt_wid [17] & (\U_DAC_bias|cnt_wid [16] $ (!\U_UART_recv|data 
// [16]))))

	.dataa(\U_UART_recv|data [17]),
	.datab(\U_DAC_bias|cnt_wid [16]),
	.datac(\U_UART_recv|data [16]),
	.datad(\U_DAC_bias|cnt_wid [17]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~10 .lut_mask = 16'h8241;
defparam \U_DAC_bias|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N30
cycloneive_lcell_comb \U_DAC_bias|Equal1~11 (
// Equation(s):
// \U_DAC_bias|Equal1~11_combout  = (\U_DAC_bias|cnt_wid [18] & (\U_UART_recv|data [18] & (\U_UART_recv|data [19] $ (!\U_DAC_bias|cnt_wid [19])))) # (!\U_DAC_bias|cnt_wid [18] & (!\U_UART_recv|data [18] & (\U_UART_recv|data [19] $ (!\U_DAC_bias|cnt_wid 
// [19]))))

	.dataa(\U_DAC_bias|cnt_wid [18]),
	.datab(\U_UART_recv|data [19]),
	.datac(\U_UART_recv|data [18]),
	.datad(\U_DAC_bias|cnt_wid [19]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~11 .lut_mask = 16'h8421;
defparam \U_DAC_bias|Equal1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cycloneive_lcell_comb \U_DAC_bias|Equal1~12 (
// Equation(s):
// \U_DAC_bias|Equal1~12_combout  = (\U_DAC_bias|cnt_wid [20] & (\U_UART_recv|data [20] & (\U_DAC_bias|cnt_wid [21] $ (!\U_UART_recv|data [21])))) # (!\U_DAC_bias|cnt_wid [20] & (!\U_UART_recv|data [20] & (\U_DAC_bias|cnt_wid [21] $ (!\U_UART_recv|data 
// [21]))))

	.dataa(\U_DAC_bias|cnt_wid [20]),
	.datab(\U_DAC_bias|cnt_wid [21]),
	.datac(\U_UART_recv|data [21]),
	.datad(\U_UART_recv|data [20]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~12 .lut_mask = 16'h8241;
defparam \U_DAC_bias|Equal1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N20
cycloneive_lcell_comb \U_DAC_bias|Equal1~13 (
// Equation(s):
// \U_DAC_bias|Equal1~13_combout  = (\U_DAC_bias|cnt_wid [23] & (\U_UART_recv|data [23] & (\U_UART_recv|data [22] $ (!\U_DAC_bias|cnt_wid [22])))) # (!\U_DAC_bias|cnt_wid [23] & (!\U_UART_recv|data [23] & (\U_UART_recv|data [22] $ (!\U_DAC_bias|cnt_wid 
// [22]))))

	.dataa(\U_DAC_bias|cnt_wid [23]),
	.datab(\U_UART_recv|data [22]),
	.datac(\U_DAC_bias|cnt_wid [22]),
	.datad(\U_UART_recv|data [23]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~13 .lut_mask = 16'h8241;
defparam \U_DAC_bias|Equal1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N22
cycloneive_lcell_comb \U_DAC_bias|Equal1~14 (
// Equation(s):
// \U_DAC_bias|Equal1~14_combout  = (\U_DAC_bias|Equal1~10_combout  & (\U_DAC_bias|Equal1~13_combout  & (\U_DAC_bias|Equal1~11_combout  & \U_DAC_bias|Equal1~12_combout )))

	.dataa(\U_DAC_bias|Equal1~10_combout ),
	.datab(\U_DAC_bias|Equal1~13_combout ),
	.datac(\U_DAC_bias|Equal1~11_combout ),
	.datad(\U_DAC_bias|Equal1~12_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~14 .lut_mask = 16'h8000;
defparam \U_DAC_bias|Equal1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N12
cycloneive_lcell_comb \U_DAC_bias|Equal1~17 (
// Equation(s):
// \U_DAC_bias|Equal1~17_combout  = (\U_UART_recv|data [28] & (\U_DAC_bias|cnt_wid [28] & (\U_UART_recv|data [29] $ (!\U_DAC_bias|cnt_wid [29])))) # (!\U_UART_recv|data [28] & (!\U_DAC_bias|cnt_wid [28] & (\U_UART_recv|data [29] $ (!\U_DAC_bias|cnt_wid 
// [29]))))

	.dataa(\U_UART_recv|data [28]),
	.datab(\U_UART_recv|data [29]),
	.datac(\U_DAC_bias|cnt_wid [29]),
	.datad(\U_DAC_bias|cnt_wid [28]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~17 .lut_mask = 16'h8241;
defparam \U_DAC_bias|Equal1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N23
dffeas \U_UART_recv|data[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[39]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [37]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[37] .is_wysiwyg = "true";
defparam \U_UART_recv|data[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N11
dffeas \U_UART_recv|data[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[39]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [39]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[39] .is_wysiwyg = "true";
defparam \U_UART_recv|data[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N17
dffeas \U_UART_recv|data[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[44]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [42]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[42] .is_wysiwyg = "true";
defparam \U_UART_recv|data[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N18
cycloneive_lcell_comb \U_DAC_pulse|da_data~4 (
// Equation(s):
// \U_DAC_pulse|da_data~4_combout  = (\U_UART_recv|data [42] & (!\U_DAC_pulse|state_c.IDLE~q  & \U_Sig_dly|sig_out~5_combout ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [42]),
	.datac(\U_DAC_pulse|state_c.IDLE~q ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_data~4 .lut_mask = 16'h0C00;
defparam \U_DAC_pulse|da_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N7
dffeas \U_UART_recv|data[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[44]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [41]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[41] .is_wysiwyg = "true";
defparam \U_UART_recv|data[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N10
cycloneive_lcell_comb \U_DAC_pulse|da_data~5 (
// Equation(s):
// \U_DAC_pulse|da_data~5_combout  = (!\U_DAC_pulse|state_c.IDLE~q  & (\U_UART_recv|data [41] & \U_Sig_dly|sig_out~5_combout ))

	.dataa(\U_DAC_pulse|state_c.IDLE~q ),
	.datab(\U_UART_recv|data [41]),
	.datac(\U_Sig_dly|sig_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_data~5 .lut_mask = 16'h4040;
defparam \U_DAC_pulse|da_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N9
dffeas \U_UART_recv|data[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[44]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [43]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[43] .is_wysiwyg = "true";
defparam \U_UART_recv|data[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cycloneive_lcell_comb \U_DAC_pulse|da_data~6 (
// Equation(s):
// \U_DAC_pulse|da_data~6_combout  = (!\U_DAC_pulse|state_c.IDLE~q  & (\U_UART_recv|data [43] & \U_Sig_dly|sig_out~5_combout ))

	.dataa(\U_DAC_pulse|state_c.IDLE~q ),
	.datab(\U_UART_recv|data [43]),
	.datac(\U_Sig_dly|sig_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_data~6 .lut_mask = 16'h4040;
defparam \U_DAC_pulse|da_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N15
dffeas \U_UART_recv|data[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[44]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [40]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[40] .is_wysiwyg = "true";
defparam \U_UART_recv|data[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N18
cycloneive_lcell_comb \U_DAC_pulse|da_data~7 (
// Equation(s):
// \U_DAC_pulse|da_data~7_combout  = (!\U_DAC_pulse|state_c.IDLE~q  & (\U_Sig_dly|sig_out~5_combout  & \U_UART_recv|data [40]))

	.dataa(\U_DAC_pulse|state_c.IDLE~q ),
	.datab(gnd),
	.datac(\U_Sig_dly|sig_out~5_combout ),
	.datad(\U_UART_recv|data [40]),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_data~7 .lut_mask = 16'h5000;
defparam \U_DAC_pulse|da_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N29
dffeas \U_UART_recv|data[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[44]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [44]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[44] .is_wysiwyg = "true";
defparam \U_UART_recv|data[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N13
dffeas \U_UART_recv|data[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[39]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [34]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[34] .is_wysiwyg = "true";
defparam \U_UART_recv|data[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N13
dffeas \U_UART_recv|data[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[48]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [48]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[48] .is_wysiwyg = "true";
defparam \U_UART_recv|data[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N11
dffeas \U_UART_recv|data[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[75]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [74]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[74] .is_wysiwyg = "true";
defparam \U_UART_recv|data[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N23
dffeas \U_UART_recv|data[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[75]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [73]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[73] .is_wysiwyg = "true";
defparam \U_UART_recv|data[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N22
cycloneive_lcell_comb \U_ADC_loop|Mux0~1 (
// Equation(s):
// \U_ADC_loop|Mux0~1_combout  = (!\U_ADC_loop|cnt_chan [1] & (\U_UART_recv|data [73] & \U_ADC_loop|cnt_chan [0]))

	.dataa(gnd),
	.datab(\U_ADC_loop|cnt_chan [1]),
	.datac(\U_UART_recv|data [73]),
	.datad(\U_ADC_loop|cnt_chan [0]),
	.cin(gnd),
	.combout(\U_ADC_loop|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|Mux0~1 .lut_mask = 16'h3000;
defparam \U_ADC_loop|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N23
dffeas \U_UART_recv|data[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [6]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[71]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [70]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[70] .is_wysiwyg = "true";
defparam \U_UART_recv|data[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N1
dffeas \U_UART_recv|data[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[71]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [69]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[69] .is_wysiwyg = "true";
defparam \U_UART_recv|data[69] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N3
dffeas \U_UART_recv|data[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [4]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[71]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [68]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[68] .is_wysiwyg = "true";
defparam \U_UART_recv|data[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N2
cycloneive_lcell_comb \U_ADC_loop|Mux0~3 (
// Equation(s):
// \U_ADC_loop|Mux0~3_combout  = (\U_ADC_loop|cnt_chan [1] & (\U_ADC_loop|cnt_chan [0])) # (!\U_ADC_loop|cnt_chan [1] & ((\U_ADC_loop|cnt_chan [0] & ((\U_UART_recv|data [69]))) # (!\U_ADC_loop|cnt_chan [0] & (\U_UART_recv|data [68]))))

	.dataa(\U_ADC_loop|cnt_chan [1]),
	.datab(\U_ADC_loop|cnt_chan [0]),
	.datac(\U_UART_recv|data [68]),
	.datad(\U_UART_recv|data [69]),
	.cin(gnd),
	.combout(\U_ADC_loop|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|Mux0~3 .lut_mask = 16'hDC98;
defparam \U_ADC_loop|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N25
dffeas \U_UART_recv|data[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[71]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [71]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[71] .is_wysiwyg = "true";
defparam \U_UART_recv|data[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneive_lcell_comb \U_ADC_loop|Mux0~4 (
// Equation(s):
// \U_ADC_loop|Mux0~4_combout  = (\U_ADC_loop|cnt_chan [1] & ((\U_ADC_loop|Mux0~3_combout  & (\U_UART_recv|data [71])) # (!\U_ADC_loop|Mux0~3_combout  & ((\U_UART_recv|data [70]))))) # (!\U_ADC_loop|cnt_chan [1] & (((\U_ADC_loop|Mux0~3_combout ))))

	.dataa(\U_ADC_loop|cnt_chan [1]),
	.datab(\U_UART_recv|data [71]),
	.datac(\U_UART_recv|data [70]),
	.datad(\U_ADC_loop|Mux0~3_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|Mux0~4 .lut_mask = 16'hDDA0;
defparam \U_ADC_loop|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N7
dffeas \U_UART_recv|data[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [2]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[71]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [66]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[66] .is_wysiwyg = "true";
defparam \U_UART_recv|data[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N17
dffeas \U_UART_recv|data[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[71]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [65]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[65] .is_wysiwyg = "true";
defparam \U_UART_recv|data[65] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y27_N11
dffeas \U_UART_recv|data[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[71]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [64]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[64] .is_wysiwyg = "true";
defparam \U_UART_recv|data[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneive_lcell_comb \U_ADC_loop|Mux0~5 (
// Equation(s):
// \U_ADC_loop|Mux0~5_combout  = (\U_ADC_loop|cnt_chan [1] & (\U_ADC_loop|cnt_chan [0])) # (!\U_ADC_loop|cnt_chan [1] & ((\U_ADC_loop|cnt_chan [0] & ((\U_UART_recv|data [65]))) # (!\U_ADC_loop|cnt_chan [0] & (\U_UART_recv|data [64]))))

	.dataa(\U_ADC_loop|cnt_chan [1]),
	.datab(\U_ADC_loop|cnt_chan [0]),
	.datac(\U_UART_recv|data [64]),
	.datad(\U_UART_recv|data [65]),
	.cin(gnd),
	.combout(\U_ADC_loop|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|Mux0~5 .lut_mask = 16'hDC98;
defparam \U_ADC_loop|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N29
dffeas \U_UART_recv|data[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[67]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[71]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [67]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[67] .is_wysiwyg = "true";
defparam \U_UART_recv|data[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneive_lcell_comb \U_ADC_loop|Mux0~6 (
// Equation(s):
// \U_ADC_loop|Mux0~6_combout  = (\U_ADC_loop|cnt_chan [1] & ((\U_ADC_loop|Mux0~5_combout  & (\U_UART_recv|data [67])) # (!\U_ADC_loop|Mux0~5_combout  & ((\U_UART_recv|data [66]))))) # (!\U_ADC_loop|cnt_chan [1] & (((\U_ADC_loop|Mux0~5_combout ))))

	.dataa(\U_ADC_loop|cnt_chan [1]),
	.datab(\U_UART_recv|data [67]),
	.datac(\U_UART_recv|data [66]),
	.datad(\U_ADC_loop|Mux0~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|Mux0~6 .lut_mask = 16'hDDA0;
defparam \U_ADC_loop|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N30
cycloneive_lcell_comb \U_ADC_loop|Mux0~7 (
// Equation(s):
// \U_ADC_loop|Mux0~7_combout  = (!\U_ADC_loop|cnt_chan [3] & ((\U_ADC_loop|cnt_chan [2] & ((\U_ADC_loop|Mux0~4_combout ))) # (!\U_ADC_loop|cnt_chan [2] & (\U_ADC_loop|Mux0~6_combout ))))

	.dataa(\U_ADC_loop|Mux0~6_combout ),
	.datab(\U_ADC_loop|cnt_chan [3]),
	.datac(\U_ADC_loop|cnt_chan [2]),
	.datad(\U_ADC_loop|Mux0~4_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|Mux0~7 .lut_mask = 16'h3202;
defparam \U_ADC_loop|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N9
dffeas \U_UART_recv|data[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[48]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [50]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[50] .is_wysiwyg = "true";
defparam \U_UART_recv|data[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N27
dffeas \U_UART_recv|data[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[48]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [51]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[51] .is_wysiwyg = "true";
defparam \U_UART_recv|data[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N24
cycloneive_lcell_comb \U_ADC_loop|ad_dly~4 (
// Equation(s):
// \U_ADC_loop|ad_dly~4_combout  = (\U_UART_recv|data [51]) # ((!\U_Sig_dly|sig_out~5_combout  & ((!\U_ADC_loop|co_chan~0_combout ) # (!\U_ADC_loop|en_chan~0_combout ))))

	.dataa(\U_UART_recv|data [51]),
	.datab(\U_ADC_loop|en_chan~0_combout ),
	.datac(\U_ADC_loop|co_chan~0_combout ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~4 .lut_mask = 16'hAABF;
defparam \U_ADC_loop|ad_dly~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N21
dffeas \U_UART_recv|data[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[48]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [52]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[52] .is_wysiwyg = "true";
defparam \U_UART_recv|data[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N30
cycloneive_lcell_comb \U_ADC_loop|ad_dly~5 (
// Equation(s):
// \U_ADC_loop|ad_dly~5_combout  = (\U_UART_recv|data [52] & ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|co_chan~0_combout  & \U_ADC_loop|en_chan~0_combout ))))

	.dataa(\U_ADC_loop|co_chan~0_combout ),
	.datab(\U_UART_recv|data [52]),
	.datac(\U_ADC_loop|en_chan~0_combout ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~5 .lut_mask = 16'hCC80;
defparam \U_ADC_loop|ad_dly~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N31
dffeas \U_UART_recv|data[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[48]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [54]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[54] .is_wysiwyg = "true";
defparam \U_UART_recv|data[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N0
cycloneive_lcell_comb \U_ADC_loop|ad_dly~7 (
// Equation(s):
// \U_ADC_loop|ad_dly~7_combout  = (\U_UART_recv|data [54] & ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|en_chan~0_combout  & \U_ADC_loop|co_chan~0_combout ))))

	.dataa(\U_UART_recv|data [54]),
	.datab(\U_ADC_loop|en_chan~0_combout ),
	.datac(\U_ADC_loop|co_chan~0_combout ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~7 .lut_mask = 16'hAA80;
defparam \U_ADC_loop|ad_dly~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N21
dffeas \U_UART_recv|data[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [2]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[56]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [58]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[58] .is_wysiwyg = "true";
defparam \U_UART_recv|data[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N20
cycloneive_lcell_comb \U_ADC_loop|ad_dly~11 (
// Equation(s):
// \U_ADC_loop|ad_dly~11_combout  = (\U_UART_recv|data [58] & ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|co_chan~0_combout  & \U_ADC_loop|en_chan~0_combout ))))

	.dataa(\U_ADC_loop|co_chan~0_combout ),
	.datab(\U_ADC_loop|en_chan~0_combout ),
	.datac(\U_UART_recv|data [58]),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~11 .lut_mask = 16'hF080;
defparam \U_ADC_loop|ad_dly~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N25
dffeas \U_UART_recv|data[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[56]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [60]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[60] .is_wysiwyg = "true";
defparam \U_UART_recv|data[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N12
cycloneive_lcell_comb \U_ADC_loop|ad_dly~13 (
// Equation(s):
// \U_ADC_loop|ad_dly~13_combout  = (\U_UART_recv|data [60] & ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|co_chan~0_combout  & \U_ADC_loop|en_chan~0_combout ))))

	.dataa(\U_ADC_loop|co_chan~0_combout ),
	.datab(\U_UART_recv|data [60]),
	.datac(\U_ADC_loop|en_chan~0_combout ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~13 .lut_mask = 16'hCC80;
defparam \U_ADC_loop|ad_dly~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N23
dffeas \U_UART_recv|data[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[56]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [61]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[61] .is_wysiwyg = "true";
defparam \U_UART_recv|data[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N10
cycloneive_lcell_comb \U_ADC_loop|ad_dly~14 (
// Equation(s):
// \U_ADC_loop|ad_dly~14_combout  = (\U_UART_recv|data [61] & ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|co_chan~0_combout  & \U_ADC_loop|en_chan~0_combout ))))

	.dataa(\U_ADC_loop|co_chan~0_combout ),
	.datab(\U_UART_recv|data [61]),
	.datac(\U_ADC_loop|en_chan~0_combout ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~14 .lut_mask = 16'hCC80;
defparam \U_ADC_loop|ad_dly~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N17
dffeas \U_UART_recv|data[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[56]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [62]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[62] .is_wysiwyg = "true";
defparam \U_UART_recv|data[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N8
cycloneive_lcell_comb \U_ADC_loop|ad_dly~15 (
// Equation(s):
// \U_ADC_loop|ad_dly~15_combout  = (\U_UART_recv|data [62] & ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|en_chan~0_combout  & \U_ADC_loop|co_chan~0_combout ))))

	.dataa(\U_UART_recv|data [62]),
	.datab(\U_ADC_loop|en_chan~0_combout ),
	.datac(\U_ADC_loop|co_chan~0_combout ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~15 .lut_mask = 16'hAA80;
defparam \U_ADC_loop|ad_dly~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N15
dffeas \U_UART_recv|data[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[56]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [63]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[63] .is_wysiwyg = "true";
defparam \U_UART_recv|data[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N13
dffeas \U_ADC_loop|ad_start (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|always2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_start .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_div~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_div~2_combout  = (!\U_ADC_loop|U_ADC_set|co_div~1_combout  & \U_ADC_loop|U_ADC_set|Add0~2_combout )

	.dataa(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|Add0~2_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|cnt_div~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_div~2 .lut_mask = 16'h5500;
defparam \U_ADC_loop|U_ADC_set|cnt_div~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N23
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.WAIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.WAIT .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~1_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~0_combout  & ((\U_ADC_loop|U_ADC_set|dely_read~0_combout ) # ((\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.IDLE~q ) # 
// (\U_ADC_loop|U_ADC_set|Selector2~0_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~0_combout ),
	.datab(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.IDLE~q ),
	.datad(\U_ADC_loop|U_ADC_set|Selector2~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~1 .lut_mask = 16'h5554;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N20
cycloneive_lcell_comb \U_ADC_loop|Add0~0 (
// Equation(s):
// \U_ADC_loop|Add0~0_combout  = \U_ADC_loop|cnt_chan [3] $ (((\U_ADC_loop|cnt_chan [2] & (\U_ADC_loop|cnt_chan [1] & \U_ADC_loop|cnt_chan [0]))))

	.dataa(\U_ADC_loop|cnt_chan [2]),
	.datab(\U_ADC_loop|cnt_chan [3]),
	.datac(\U_ADC_loop|cnt_chan [1]),
	.datad(\U_ADC_loop|cnt_chan [0]),
	.cin(gnd),
	.combout(\U_ADC_loop|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|Add0~0 .lut_mask = 16'h6CCC;
defparam \U_ADC_loop|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N13
dffeas \U_DAC_pulse|state_c.RISE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|state_c.RISE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|state_c.RISE .is_wysiwyg = "true";
defparam \U_DAC_pulse|state_c.RISE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N26
cycloneive_lcell_comb \U_DAC_pulse|cnt_div~1 (
// Equation(s):
// \U_DAC_pulse|cnt_div~1_combout  = (\U_DAC_pulse|Add0~8_combout  & !\U_DAC_pulse|co_div~combout )

	.dataa(gnd),
	.datab(\U_DAC_pulse|Add0~8_combout ),
	.datac(gnd),
	.datad(\U_DAC_pulse|co_div~combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|cnt_div~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|cnt_div~1 .lut_mask = 16'h00CC;
defparam \U_DAC_pulse|cnt_div~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N30
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|en_idx~1 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|en_idx~1_combout  = (!\U_UART_recv|U_Uart_rx|cnt_div [6] & \U_UART_recv|U_Uart_rx|cnt_div [8])

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|cnt_div [6]),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|cnt_div [8]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|en_idx~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|en_idx~1 .lut_mask = 16'h3300;
defparam \U_UART_recv|U_Uart_rx|en_idx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|Add1~0 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|Add1~0_combout  = \U_UART_recv|U_Uart_rx|cnt_idx [3] $ (((\U_UART_recv|U_Uart_rx|cnt_idx [0] & (\U_UART_recv|U_Uart_rx|cnt_idx [2] & \U_UART_recv|U_Uart_rx|cnt_idx [1]))))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_idx [0]),
	.datab(\U_UART_recv|U_Uart_rx|cnt_idx [3]),
	.datac(\U_UART_recv|U_Uart_rx|cnt_idx [2]),
	.datad(\U_UART_recv|U_Uart_rx|cnt_idx [1]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|Add1~0 .lut_mask = 16'h6CCC;
defparam \U_UART_recv|U_Uart_rx|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|Decoder0~6 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|Decoder0~6_combout  = (!\U_UART_recv|U_Uart_rx|cnt_idx [1] & \U_UART_recv|U_Uart_rx|cnt_idx [2])

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|cnt_idx [1]),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|cnt_idx [2]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|Decoder0~6 .lut_mask = 16'h3300;
defparam \U_UART_recv|U_Uart_rx|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N13
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N11
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N29
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N28
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|_~4 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|_~4_combout  = (\U_UART_send|always1~0_combout  & ((\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # 
// (!\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (!\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )))) # (!\U_UART_send|always1~0_combout  & (((\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ) # 
// (\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\U_UART_send|always1~0_combout ),
	.datac(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|_~4 .lut_mask = 16'hF374;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N26
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout  = (\U_UART_send|always1~0_combout  & (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q  & ((\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))) # 
// (!\U_UART_send|always1~0_combout  & ((\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & ((!\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ))) # (!\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ))))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\U_UART_send|always1~0_combout ),
	.datac(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 16'h8B22;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux8~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux8~1_combout  = (\U_UART_recv|data [77] & ((\U_ADC_loop|U_ADC_set|Mux4~14_combout ) # ((\U_UART_recv|data [78])))) # (!\U_UART_recv|data [77] & (((!\U_UART_recv|data [78] & \U_ADC_loop|U_ADC_set|Mux4~13_combout ))))

	.dataa(\U_UART_recv|data [77]),
	.datab(\U_ADC_loop|U_ADC_set|Mux4~14_combout ),
	.datac(\U_UART_recv|data [78]),
	.datad(\U_ADC_loop|U_ADC_set|Mux4~13_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux8~1 .lut_mask = 16'hADA8;
defparam \U_ADC_loop|U_ADC_set|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux11~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux11~0_combout  = (\U_ADC_loop|U_ADC_set|Mux10~0_combout  & (((\U_ADC_loop|U_ADC_set|Mux5~24_combout )) # (!\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout ))) # (!\U_ADC_loop|U_ADC_set|Mux10~0_combout  & 
// (\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout  & (\U_ADC_loop|U_ADC_set|Mux5~4_combout )))

	.dataa(\U_ADC_loop|U_ADC_set|Mux10~0_combout ),
	.datab(\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout ),
	.datac(\U_ADC_loop|U_ADC_set|Mux5~4_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~24_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux11~0 .lut_mask = 16'hEA62;
defparam \U_ADC_loop|U_ADC_set|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~16 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~16_combout  = (!\U_UART_recv|data [76] & ((\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [18]))) # (!\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [17]))))

	.dataa(\U_UART_recv|data [75]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [17]),
	.datac(\U_UART_recv|data [76]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dout [18]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~16 .lut_mask = 16'h0E04;
defparam \U_ADC_loop|U_ADC_set|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N26
cycloneive_lcell_comb \U_Sig_dly|cnt_div~0 (
// Equation(s):
// \U_Sig_dly|cnt_div~0_combout  = (\U_Sig_dly|Add0~10_combout  & !\U_Sig_dly|co_div~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_Sig_dly|Add0~10_combout ),
	.datad(\U_Sig_dly|co_div~1_combout ),
	.cin(gnd),
	.combout(\U_Sig_dly|cnt_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|cnt_div~0 .lut_mask = 16'h00F0;
defparam \U_Sig_dly|cnt_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N22
cycloneive_lcell_comb \U_DAC_bias|cnt_div~0 (
// Equation(s):
// \U_DAC_bias|cnt_div~0_combout  = (!\U_DAC_bias|co_div~combout  & \U_DAC_bias|Add0~10_combout )

	.dataa(\U_DAC_bias|co_div~combout ),
	.datab(gnd),
	.datac(\U_DAC_bias|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_DAC_bias|cnt_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|cnt_div~0 .lut_mask = 16'h5050;
defparam \U_DAC_bias|cnt_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N0
cycloneive_lcell_comb \U_DAC_bias|cnt_div~1 (
// Equation(s):
// \U_DAC_bias|cnt_div~1_combout  = (!\U_DAC_bias|co_div~combout  & \U_DAC_bias|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_DAC_bias|co_div~combout ),
	.datad(\U_DAC_bias|Add0~8_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|cnt_div~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|cnt_div~1 .lut_mask = 16'h0F00;
defparam \U_DAC_bias|cnt_div~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N12
cycloneive_lcell_comb \U_UART_recv|Decoder0~8 (
// Equation(s):
// \U_UART_recv|Decoder0~8_combout  = (\U_UART_recv|cnt_num [3] & (!\U_UART_recv|cnt_num [1] & (!\U_UART_recv|cnt_num [2] & !\U_UART_recv|cnt_num [0])))

	.dataa(\U_UART_recv|cnt_num [3]),
	.datab(\U_UART_recv|cnt_num [1]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_recv|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Decoder0~8 .lut_mask = 16'h0002;
defparam \U_UART_recv|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N2
cycloneive_lcell_comb \U_UART_recv|data[44]~11 (
// Equation(s):
// \U_UART_recv|data[44]~11_combout  = (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & (\U_UART_recv|data[75]~0_combout  & (\U_UART_recv|U_Uart_rx|Equal1~3_combout  & \U_UART_recv|Decoder0~8_combout )))

	.dataa(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datab(\U_UART_recv|data[75]~0_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datad(\U_UART_recv|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[44]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[44]~11 .lut_mask = 16'h8000;
defparam \U_UART_recv|data[44]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N20
cycloneive_lcell_comb \U_UART_recv|Decoder0~12 (
// Equation(s):
// \U_UART_recv|Decoder0~12_combout  = (!\U_UART_recv|cnt_num [3] & (!\U_UART_recv|cnt_num [1] & (\U_UART_recv|cnt_num [2] & \U_UART_recv|cnt_num [0])))

	.dataa(\U_UART_recv|cnt_num [3]),
	.datab(\U_UART_recv|cnt_num [1]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_recv|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Decoder0~12 .lut_mask = 16'h1000;
defparam \U_UART_recv|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneive_lcell_comb \U_UART_recv|data[71]~15 (
// Equation(s):
// \U_UART_recv|data[71]~15_combout  = (\U_UART_recv|data[75]~0_combout  & (\U_UART_recv|Decoder0~12_combout  & (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & \U_UART_recv|U_Uart_rx|Equal1~3_combout )))

	.dataa(\U_UART_recv|data[75]~0_combout ),
	.datab(\U_UART_recv|Decoder0~12_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datad(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[71]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[71]~15 .lut_mask = 16'h8000;
defparam \U_UART_recv|data[71]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N3
dffeas \U_ADC_loop|ad_idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|ad_idle~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_idle .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N12
cycloneive_lcell_comb \U_ADC_loop|always2~0 (
// Equation(s):
// \U_ADC_loop|always2~0_combout  = (\U_ADC_loop|idle~q  & (!\U_ADC_loop|ad_idle~q  & ((\U_ADC_loop|Mux0~7_combout ) # (\U_ADC_loop|Mux0~2_combout ))))

	.dataa(\U_ADC_loop|Mux0~7_combout ),
	.datab(\U_ADC_loop|Mux0~2_combout ),
	.datac(\U_ADC_loop|idle~q ),
	.datad(\U_ADC_loop|ad_idle~q ),
	.cin(gnd),
	.combout(\U_ADC_loop|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|always2~0 .lut_mask = 16'h00E0;
defparam \U_ADC_loop|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector2~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector2~0_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout ) # ((\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.WAIT~q  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~q ) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~q ))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~q ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~q ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.WAIT~q ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector2~0 .lut_mask = 16'hFFB0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N12
cycloneive_lcell_comb \U_DAC_pulse|Selector1~0 (
// Equation(s):
// \U_DAC_pulse|Selector1~0_combout  = (\U_DAC_pulse|state_c.IDLE~q  & (!\U_DAC_pulse|U_DAC_driver|done~combout  & (\U_DAC_pulse|state_c.RISE~q ))) # (!\U_DAC_pulse|state_c.IDLE~q  & ((\U_Sig_dly|sig_out~5_combout ) # 
// ((!\U_DAC_pulse|U_DAC_driver|done~combout  & \U_DAC_pulse|state_c.RISE~q ))))

	.dataa(\U_DAC_pulse|state_c.IDLE~q ),
	.datab(\U_DAC_pulse|U_DAC_driver|done~combout ),
	.datac(\U_DAC_pulse|state_c.RISE~q ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Selector1~0 .lut_mask = 16'h7530;
defparam \U_DAC_pulse|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N31
dffeas \U_UART_recv|U_Uart_rx|rx_buf2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|rx_buf1~q ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|rx_buf2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|rx_buf2 .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|rx_buf2 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N23
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N12
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|_~5 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|_~5_combout  = (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|_~5 .lut_mask = 16'h8000;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N6
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout  = (\U_UART_send|always1~0_combout  & (((\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q  & \U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))) # 
// (!\U_UART_send|always1~0_combout  & ((\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q )) # (!\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// ((\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q )))))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datab(\U_UART_send|always1~0_combout ),
	.datac(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 16'hE230;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N2
cycloneive_lcell_comb \U_ADC_loop|ad_idle~0 (
// Equation(s):
// \U_ADC_loop|ad_idle~0_combout  = (\U_ADC_loop|ad_start~q ) # ((!\U_ADC_loop|U_ADC_set|done~q  & \U_ADC_loop|ad_idle~q ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|done~q ),
	.datac(\U_ADC_loop|ad_idle~q ),
	.datad(\U_ADC_loop|ad_start~q ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_idle~0 .lut_mask = 16'hFF30;
defparam \U_ADC_loop|ad_idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~18 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~18_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6_combout  & (((!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4])))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6_combout  & 
// ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~4_combout ))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~5_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~5_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~4_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~18 .lut_mask = 16'h0CFA;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N1
cycloneive_io_ibuf \ad_sdo~input (
	.i(ad_sdo),
	.ibar(gnd),
	.o(\ad_sdo~input_o ));
// synopsys translate_off
defparam \ad_sdo~input .bus_hold = "false";
defparam \ad_sdo~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N2
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|data_buf[10]~feeder (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|data_buf[10]~feeder_combout  = \U_DAC_pulse|da_data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_DAC_pulse|da_data [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|data_buf[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[10]~feeder .lut_mask = 16'hF0F0;
defparam \U_DAC_pulse|U_DAC_driver|data_buf[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N24
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|data_buf[11]~feeder (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|data_buf[11]~feeder_combout  = \U_DAC_pulse|da_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_pulse|da_data [11]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|data_buf[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[11]~feeder .lut_mask = 16'hFF00;
defparam \U_DAC_pulse|U_DAC_driver|data_buf[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N14
cycloneive_lcell_comb \U_UART_recv|data[40]~feeder (
// Equation(s):
// \U_UART_recv|data[40]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [0]),
	.cin(gnd),
	.combout(\U_UART_recv|data[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[40]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N12
cycloneive_lcell_comb \U_UART_recv|data[48]~feeder (
// Equation(s):
// \U_UART_recv|data[48]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[48]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cycloneive_lcell_comb \U_UART_recv|data[65]~feeder (
// Equation(s):
// \U_UART_recv|data[65]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [1]),
	.cin(gnd),
	.combout(\U_UART_recv|data[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[65]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N6
cycloneive_lcell_comb \U_UART_recv|data[41]~feeder (
// Equation(s):
// \U_UART_recv|data[41]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [1]),
	.cin(gnd),
	.combout(\U_UART_recv|data[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[41]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N30
cycloneive_lcell_comb \U_UART_recv|data[81]~feeder (
// Equation(s):
// \U_UART_recv|data[81]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[81]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[81]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[81]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N16
cycloneive_lcell_comb \U_UART_recv|data[42]~feeder (
// Equation(s):
// \U_UART_recv|data[42]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [2]),
	.cin(gnd),
	.combout(\U_UART_recv|data[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[42]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N10
cycloneive_lcell_comb \U_UART_recv|data[74]~feeder (
// Equation(s):
// \U_UART_recv|data[74]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [2]),
	.cin(gnd),
	.combout(\U_UART_recv|data[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[74]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cycloneive_lcell_comb \U_UART_recv|data[34]~feeder (
// Equation(s):
// \U_UART_recv|data[34]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [2]),
	.cin(gnd),
	.combout(\U_UART_recv|data[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[34]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N8
cycloneive_lcell_comb \U_UART_recv|data[50]~feeder (
// Equation(s):
// \U_UART_recv|data[50]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [2]),
	.cin(gnd),
	.combout(\U_UART_recv|data[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[50]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cycloneive_lcell_comb \U_UART_recv|data[83]~feeder (
// Equation(s):
// \U_UART_recv|data[83]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[83]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[83]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[83]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneive_lcell_comb \U_UART_recv|data[67]~feeder (
// Equation(s):
// \U_UART_recv|data[67]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[67]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[67]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[67]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N8
cycloneive_lcell_comb \U_UART_recv|data[43]~feeder (
// Equation(s):
// \U_UART_recv|data[43]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [3]),
	.cin(gnd),
	.combout(\U_UART_recv|data[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[43]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N26
cycloneive_lcell_comb \U_UART_recv|data[51]~feeder (
// Equation(s):
// \U_UART_recv|data[51]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[51]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N20
cycloneive_lcell_comb \U_UART_recv|data[52]~feeder (
// Equation(s):
// \U_UART_recv|data[52]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [4]),
	.cin(gnd),
	.combout(\U_UART_recv|data[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[52]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N28
cycloneive_lcell_comb \U_UART_recv|data[44]~feeder (
// Equation(s):
// \U_UART_recv|data[44]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[44]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N24
cycloneive_lcell_comb \U_UART_recv|data[60]~feeder (
// Equation(s):
// \U_UART_recv|data[60]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [4]),
	.cin(gnd),
	.combout(\U_UART_recv|data[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[60]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cycloneive_lcell_comb \U_UART_recv|data[84]~feeder (
// Equation(s):
// \U_UART_recv|data[84]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [4]),
	.cin(gnd),
	.combout(\U_UART_recv|data[84]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[84]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[84]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cycloneive_lcell_comb \U_UART_recv|data[85]~feeder (
// Equation(s):
// \U_UART_recv|data[85]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[85]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[85]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[85]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneive_lcell_comb \U_UART_recv|data[69]~feeder (
// Equation(s):
// \U_UART_recv|data[69]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [5]),
	.cin(gnd),
	.combout(\U_UART_recv|data[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[69]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
cycloneive_lcell_comb \U_UART_recv|data[37]~feeder (
// Equation(s):
// \U_UART_recv|data[37]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [5]),
	.cin(gnd),
	.combout(\U_UART_recv|data[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[37]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N22
cycloneive_lcell_comb \U_UART_recv|data[61]~feeder (
// Equation(s):
// \U_UART_recv|data[61]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [5]),
	.cin(gnd),
	.combout(\U_UART_recv|data[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[61]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N30
cycloneive_lcell_comb \U_UART_recv|data[54]~feeder (
// Equation(s):
// \U_UART_recv|data[54]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [6]),
	.cin(gnd),
	.combout(\U_UART_recv|data[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[54]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N16
cycloneive_lcell_comb \U_UART_recv|data[62]~feeder (
// Equation(s):
// \U_UART_recv|data[62]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[62]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N24
cycloneive_lcell_comb \U_UART_recv|data[71]~feeder (
// Equation(s):
// \U_UART_recv|data[71]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[71]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[71]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[71]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N14
cycloneive_lcell_comb \U_UART_recv|data[63]~feeder (
// Equation(s):
// \U_UART_recv|data[63]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[63]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N10
cycloneive_lcell_comb \U_UART_recv|data[39]~feeder (
// Equation(s):
// \U_UART_recv|data[39]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [7]),
	.cin(gnd),
	.combout(\U_UART_recv|data[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[39]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N4
cycloneive_lcell_comb \U_DAC_pulse|da_data[15]~feeder (
// Equation(s):
// \U_DAC_pulse|da_data[15]~feeder_combout  = \U_UART_recv|data [44]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|data [44]),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_data[15]~feeder .lut_mask = 16'hFF00;
defparam \U_DAC_pulse|da_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N10
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~feeder (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~feeder_combout  = \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~feeder .lut_mask = 16'hFF00;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N20
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|data_buf[12]~feeder (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|data_buf[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|data_buf[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[12]~feeder .lut_mask = 16'hFFFF;
defparam \U_DAC_pulse|U_DAC_driver|data_buf[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N9
cycloneive_io_obuf \tx~output (
	.i(!\U_UART_send|U_Uart_tx|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tx~output_o ),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
cycloneive_io_obuf \da_csn[0]~output (
	.i(!\U_DAC_pulse|U_DAC_driver|cs_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\da_csn[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \da_csn[0]~output .bus_hold = "false";
defparam \da_csn[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \da_csn[1]~output (
	.i(!\U_DAC_bias|U_DAC_driver|cs_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\da_csn[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \da_csn[1]~output .bus_hold = "false";
defparam \da_csn[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \da_sck~output (
	.i(\da_sck~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\da_sck~output_o ),
	.obar());
// synopsys translate_off
defparam \da_sck~output .bus_hold = "false";
defparam \da_sck~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \da_sdi~output (
	.i(\da_sdi~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\da_sdi~output_o ),
	.obar());
// synopsys translate_off
defparam \da_sdi~output .bus_hold = "false";
defparam \da_sdi~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \da_ldn[0]~output (
	.i(!\U_DAC_pulse|U_DAC_driver|ld_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\da_ldn[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \da_ldn[0]~output .bus_hold = "false";
defparam \da_ldn[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \da_ldn[1]~output (
	.i(!\U_DAC_bias|U_DAC_driver|ld_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\da_ldn[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \da_ldn[1]~output .bus_hold = "false";
defparam \da_ldn[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \ad_csn~output (
	.i(!\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ad_csn~output_o ),
	.obar());
// synopsys translate_off
defparam \ad_csn~output .bus_hold = "false";
defparam \ad_csn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cycloneive_io_obuf \ad_sck~output (
	.i(\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ad_sck~output_o ),
	.obar());
// synopsys translate_off
defparam \ad_sck~output .bus_hold = "false";
defparam \ad_sck~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \ad_sdi~output (
	.i(\U_ADC_loop|U_ADC_set|U_ADC_driver|sdi~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ad_sdi~output_o ),
	.obar());
// synopsys translate_off
defparam \ad_sdi~output .bus_hold = "false";
defparam \ad_sdi~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \trig~output (
	.i(\idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\trig~output_o ),
	.obar());
// synopsys translate_off
defparam \trig~output .bus_hold = "false";
defparam \trig~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \sw[0]~output (
	.i(\sw[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sw[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sw[0]~output .bus_hold = "false";
defparam \sw[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \sw[1]~output (
	.i(\sw[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sw[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sw[1]~output .bus_hold = "false";
defparam \sw[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \sw[2]~output (
	.i(\sw[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sw[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sw[2]~output .bus_hold = "false";
defparam \sw[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf \sw[3]~output (
	.i(\sw[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sw[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sw[3]~output .bus_hold = "false";
defparam \sw[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N9
cycloneive_io_obuf \sw[4]~output (
	.i(\sw[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sw[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sw[4]~output .bus_hold = "false";
defparam \sw[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
cycloneive_io_obuf \sw[5]~output (
	.i(\sw[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sw[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sw[5]~output .bus_hold = "false";
defparam \sw[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \sw[6]~output (
	.i(\sw[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sw[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sw[6]~output .bus_hold = "false";
defparam \sw[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \sw[7]~output (
	.i(\sw[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sw[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sw[7]~output .bus_hold = "false";
defparam \sw[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \sw[8]~output (
	.i(!\sw[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sw[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sw[8]~output .bus_hold = "false";
defparam \sw[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N9
cycloneive_io_obuf \led[0]~output (
	.i(!\idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N23
cycloneive_io_obuf \led[1]~output (
	.i(!\idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N16
cycloneive_io_obuf \led[2]~output (
	.i(!\idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N16
cycloneive_io_obuf \led[3]~output (
	.i(!\idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N4
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Add0~0 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Add0~0_combout  = \U_UART_send|U_Uart_tx|cnt_div [0] $ (VCC)
// \U_UART_send|U_Uart_tx|Add0~1  = CARRY(\U_UART_send|U_Uart_tx|cnt_div [0])

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|cnt_div [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|Add0~0_combout ),
	.cout(\U_UART_send|U_Uart_tx|Add0~1 ));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Add0~0 .lut_mask = 16'h33CC;
defparam \U_UART_send|U_Uart_tx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N15
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N2
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|cnt_idx~0 (
// Equation(s):
// \U_UART_send|U_Uart_tx|cnt_idx~0_combout  = (\U_UART_send|U_Uart_tx|cnt_idx [0] & (!\U_UART_send|U_Uart_tx|cnt_idx [1] & ((!\U_UART_send|U_Uart_tx|done~0_combout ) # (!\U_UART_send|U_Uart_tx|en_idx~4_combout )))) # (!\U_UART_send|U_Uart_tx|cnt_idx [0] & 
// (((\U_UART_send|U_Uart_tx|cnt_idx [1]))))

	.dataa(\U_UART_send|U_Uart_tx|cnt_idx [0]),
	.datab(\U_UART_send|U_Uart_tx|en_idx~4_combout ),
	.datac(\U_UART_send|U_Uart_tx|cnt_idx [1]),
	.datad(\U_UART_send|U_Uart_tx|done~0_combout ),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|cnt_idx~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_idx~0 .lut_mask = 16'h525A;
defparam \U_UART_send|U_Uart_tx|cnt_idx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y32_N3
dffeas \U_UART_send|U_Uart_tx|cnt_idx[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|cnt_idx~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|en_idx~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_idx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_idx[1] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_idx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N20
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Add1~0 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Add1~0_combout  = \U_UART_send|U_Uart_tx|cnt_idx [3] $ (((\U_UART_send|U_Uart_tx|cnt_idx [0] & (\U_UART_send|U_Uart_tx|cnt_idx [2] & \U_UART_send|U_Uart_tx|cnt_idx [1]))))

	.dataa(\U_UART_send|U_Uart_tx|cnt_idx [0]),
	.datab(\U_UART_send|U_Uart_tx|cnt_idx [3]),
	.datac(\U_UART_send|U_Uart_tx|cnt_idx [2]),
	.datad(\U_UART_send|U_Uart_tx|cnt_idx [1]),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Add1~0 .lut_mask = 16'h6CCC;
defparam \U_UART_send|U_Uart_tx|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N14
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|cnt_idx~2 (
// Equation(s):
// \U_UART_send|U_Uart_tx|cnt_idx~2_combout  = (\U_UART_send|U_Uart_tx|Add1~0_combout  & (((!\U_UART_send|U_Uart_tx|en_idx~4_combout ) # (!\U_UART_send|U_Uart_tx|done~0_combout )) # (!\U_UART_send|U_Uart_tx|cnt_idx [0])))

	.dataa(\U_UART_send|U_Uart_tx|cnt_idx [0]),
	.datab(\U_UART_send|U_Uart_tx|done~0_combout ),
	.datac(\U_UART_send|U_Uart_tx|en_idx~4_combout ),
	.datad(\U_UART_send|U_Uart_tx|Add1~0_combout ),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|cnt_idx~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_idx~2 .lut_mask = 16'h7F00;
defparam \U_UART_send|U_Uart_tx|cnt_idx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y32_N15
dffeas \U_UART_send|U_Uart_tx|cnt_idx[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|cnt_idx~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|en_idx~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_idx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_idx[3] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_idx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N28
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|done~0 (
// Equation(s):
// \U_UART_send|U_Uart_tx|done~0_combout  = (\U_UART_send|U_Uart_tx|cnt_idx [3] & (!\U_UART_send|U_Uart_tx|cnt_idx [2] & !\U_UART_send|U_Uart_tx|cnt_idx [1]))

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|cnt_idx [3]),
	.datac(\U_UART_send|U_Uart_tx|cnt_idx [2]),
	.datad(\U_UART_send|U_Uart_tx|cnt_idx [1]),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|done~0 .lut_mask = 16'h000C;
defparam \U_UART_send|U_Uart_tx|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N8
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|cnt_idx[0]~3 (
// Equation(s):
// \U_UART_send|U_Uart_tx|cnt_idx[0]~3_combout  = !\U_UART_send|U_Uart_tx|cnt_idx [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_send|U_Uart_tx|cnt_idx [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|cnt_idx[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_idx[0]~3 .lut_mask = 16'h0F0F;
defparam \U_UART_send|U_Uart_tx|cnt_idx[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y32_N9
dffeas \U_UART_send|U_Uart_tx|cnt_idx[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|cnt_idx[0]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|en_idx~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_idx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_idx[0] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_idx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N30
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|done (
// Equation(s):
// \U_UART_send|U_Uart_tx|done~combout  = (\U_UART_send|U_Uart_tx|done~0_combout  & (\U_UART_send|U_Uart_tx|en_idx~4_combout  & \U_UART_send|U_Uart_tx|cnt_idx [0]))

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|done~0_combout ),
	.datac(\U_UART_send|U_Uart_tx|en_idx~4_combout ),
	.datad(\U_UART_send|U_Uart_tx|cnt_idx [0]),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|done~combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|done .lut_mask = 16'hC000;
defparam \U_UART_send|U_Uart_tx|done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N2
cycloneive_lcell_comb \U_UART_send|cnt_num[0]~1 (
// Equation(s):
// \U_UART_send|cnt_num[0]~1_combout  = !\U_UART_send|cnt_num [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_send|cnt_num [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_send|cnt_num[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|cnt_num[0]~1 .lut_mask = 16'h0F0F;
defparam \U_UART_send|cnt_num[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N3
dffeas \U_UART_send|cnt_num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|cnt_num[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|cnt_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|cnt_num[0] .is_wysiwyg = "true";
defparam \U_UART_send|cnt_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N22
cycloneive_lcell_comb \U_UART_send|tx_start~0 (
// Equation(s):
// \U_UART_send|tx_start~0_combout  = (\U_UART_send|tx_start~q  & ((\U_UART_send|cnt_num [1]) # ((!\U_UART_send|cnt_num [0]) # (!\U_UART_send|U_Uart_tx|done~combout ))))

	.dataa(\U_UART_send|cnt_num [1]),
	.datab(\U_UART_send|tx_start~q ),
	.datac(\U_UART_send|U_Uart_tx|done~combout ),
	.datad(\U_UART_send|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_send|tx_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|tx_start~0 .lut_mask = 16'h8CCC;
defparam \U_UART_send|tx_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N12
cycloneive_lcell_comb \U_UART_send|cnt_num~0 (
// Equation(s):
// \U_UART_send|cnt_num~0_combout  = (\U_UART_send|cnt_num [1] & ((!\U_UART_send|cnt_num [0]))) # (!\U_UART_send|cnt_num [1] & (!\U_UART_send|U_Uart_tx|done~combout  & \U_UART_send|cnt_num [0]))

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|done~combout ),
	.datac(\U_UART_send|cnt_num [1]),
	.datad(\U_UART_send|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_send|cnt_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|cnt_num~0 .lut_mask = 16'h03F0;
defparam \U_UART_send|cnt_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N13
dffeas \U_UART_send|cnt_num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|cnt_num~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|cnt_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|cnt_num[1] .is_wysiwyg = "true";
defparam \U_UART_send|cnt_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N16
cycloneive_lcell_comb \U_UART_send|tx_start~1 (
// Equation(s):
// \U_UART_send|tx_start~1_combout  = (\U_UART_send|tx_start~0_combout ) # ((\U_UART_send|always1~0_combout  & (!\U_UART_send|cnt_num [0] & !\U_UART_send|cnt_num [1])))

	.dataa(\U_UART_send|always1~0_combout ),
	.datab(\U_UART_send|cnt_num [0]),
	.datac(\U_UART_send|tx_start~0_combout ),
	.datad(\U_UART_send|cnt_num [1]),
	.cin(gnd),
	.combout(\U_UART_send|tx_start~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|tx_start~1 .lut_mask = 16'hF0F2;
defparam \U_UART_send|tx_start~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N17
dffeas \U_UART_send|tx_start (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|tx_start~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|tx_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|tx_start .is_wysiwyg = "true";
defparam \U_UART_send|tx_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N0
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|idle~0 (
// Equation(s):
// \U_UART_send|U_Uart_tx|idle~0_combout  = (\U_UART_send|U_Uart_tx|idle~q  & (!\U_UART_send|U_Uart_tx|done~combout )) # (!\U_UART_send|U_Uart_tx|idle~q  & ((\U_UART_send|tx_start~q )))

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|done~combout ),
	.datac(\U_UART_send|U_Uart_tx|idle~q ),
	.datad(\U_UART_send|tx_start~q ),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|idle~0 .lut_mask = 16'h3F30;
defparam \U_UART_send|U_Uart_tx|idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N1
dffeas \U_UART_send|U_Uart_tx|idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|idle~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|idle .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|idle .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N5
dffeas \U_UART_send|U_Uart_tx|cnt_div[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div[0] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_div[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N6
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Add0~2 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Add0~2_combout  = (\U_UART_send|U_Uart_tx|cnt_div [1] & (!\U_UART_send|U_Uart_tx|Add0~1 )) # (!\U_UART_send|U_Uart_tx|cnt_div [1] & ((\U_UART_send|U_Uart_tx|Add0~1 ) # (GND)))
// \U_UART_send|U_Uart_tx|Add0~3  = CARRY((!\U_UART_send|U_Uart_tx|Add0~1 ) # (!\U_UART_send|U_Uart_tx|cnt_div [1]))

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|cnt_div [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_send|U_Uart_tx|Add0~1 ),
	.combout(\U_UART_send|U_Uart_tx|Add0~2_combout ),
	.cout(\U_UART_send|U_Uart_tx|Add0~3 ));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Add0~2 .lut_mask = 16'h3C3F;
defparam \U_UART_send|U_Uart_tx|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N12
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|cnt_div~4 (
// Equation(s):
// \U_UART_send|U_Uart_tx|cnt_div~4_combout  = (\U_UART_send|U_Uart_tx|Add0~2_combout  & !\U_UART_send|U_Uart_tx|en_idx~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_send|U_Uart_tx|Add0~2_combout ),
	.datad(\U_UART_send|U_Uart_tx|en_idx~4_combout ),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|cnt_div~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div~4 .lut_mask = 16'h00F0;
defparam \U_UART_send|U_Uart_tx|cnt_div~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N13
dffeas \U_UART_send|U_Uart_tx|cnt_div[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|cnt_div~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div[1] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N8
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Add0~4 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Add0~4_combout  = (\U_UART_send|U_Uart_tx|cnt_div [2] & (\U_UART_send|U_Uart_tx|Add0~3  $ (GND))) # (!\U_UART_send|U_Uart_tx|cnt_div [2] & (!\U_UART_send|U_Uart_tx|Add0~3  & VCC))
// \U_UART_send|U_Uart_tx|Add0~5  = CARRY((\U_UART_send|U_Uart_tx|cnt_div [2] & !\U_UART_send|U_Uart_tx|Add0~3 ))

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|cnt_div [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_send|U_Uart_tx|Add0~3 ),
	.combout(\U_UART_send|U_Uart_tx|Add0~4_combout ),
	.cout(\U_UART_send|U_Uart_tx|Add0~5 ));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Add0~4 .lut_mask = 16'hC30C;
defparam \U_UART_send|U_Uart_tx|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y32_N9
dffeas \U_UART_send|U_Uart_tx|cnt_div[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div[2] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N12
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Add0~8 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Add0~8_combout  = (\U_UART_send|U_Uart_tx|cnt_div [4] & (\U_UART_send|U_Uart_tx|Add0~7  $ (GND))) # (!\U_UART_send|U_Uart_tx|cnt_div [4] & (!\U_UART_send|U_Uart_tx|Add0~7  & VCC))
// \U_UART_send|U_Uart_tx|Add0~9  = CARRY((\U_UART_send|U_Uart_tx|cnt_div [4] & !\U_UART_send|U_Uart_tx|Add0~7 ))

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|cnt_div [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_send|U_Uart_tx|Add0~7 ),
	.combout(\U_UART_send|U_Uart_tx|Add0~8_combout ),
	.cout(\U_UART_send|U_Uart_tx|Add0~9 ));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Add0~8 .lut_mask = 16'hC30C;
defparam \U_UART_send|U_Uart_tx|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N28
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|cnt_div~3 (
// Equation(s):
// \U_UART_send|U_Uart_tx|cnt_div~3_combout  = (!\U_UART_send|U_Uart_tx|en_idx~4_combout  & \U_UART_send|U_Uart_tx|Add0~8_combout )

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|en_idx~4_combout ),
	.datac(\U_UART_send|U_Uart_tx|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|cnt_div~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div~3 .lut_mask = 16'h3030;
defparam \U_UART_send|U_Uart_tx|cnt_div~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y32_N29
dffeas \U_UART_send|U_Uart_tx|cnt_div[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|cnt_div~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div[4] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_div[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N14
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Add0~10 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Add0~10_combout  = (\U_UART_send|U_Uart_tx|cnt_div [5] & (!\U_UART_send|U_Uart_tx|Add0~9 )) # (!\U_UART_send|U_Uart_tx|cnt_div [5] & ((\U_UART_send|U_Uart_tx|Add0~9 ) # (GND)))
// \U_UART_send|U_Uart_tx|Add0~11  = CARRY((!\U_UART_send|U_Uart_tx|Add0~9 ) # (!\U_UART_send|U_Uart_tx|cnt_div [5]))

	.dataa(\U_UART_send|U_Uart_tx|cnt_div [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_send|U_Uart_tx|Add0~9 ),
	.combout(\U_UART_send|U_Uart_tx|Add0~10_combout ),
	.cout(\U_UART_send|U_Uart_tx|Add0~11 ));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Add0~10 .lut_mask = 16'h5A5F;
defparam \U_UART_send|U_Uart_tx|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N16
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Add0~12 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Add0~12_combout  = (\U_UART_send|U_Uart_tx|cnt_div [6] & (\U_UART_send|U_Uart_tx|Add0~11  $ (GND))) # (!\U_UART_send|U_Uart_tx|cnt_div [6] & (!\U_UART_send|U_Uart_tx|Add0~11  & VCC))
// \U_UART_send|U_Uart_tx|Add0~13  = CARRY((\U_UART_send|U_Uart_tx|cnt_div [6] & !\U_UART_send|U_Uart_tx|Add0~11 ))

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|cnt_div [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_send|U_Uart_tx|Add0~11 ),
	.combout(\U_UART_send|U_Uart_tx|Add0~12_combout ),
	.cout(\U_UART_send|U_Uart_tx|Add0~13 ));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Add0~12 .lut_mask = 16'hC30C;
defparam \U_UART_send|U_Uart_tx|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y32_N17
dffeas \U_UART_send|U_Uart_tx|cnt_div[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div[6] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_div[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N18
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Add0~14 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Add0~14_combout  = (\U_UART_send|U_Uart_tx|cnt_div [7] & (!\U_UART_send|U_Uart_tx|Add0~13 )) # (!\U_UART_send|U_Uart_tx|cnt_div [7] & ((\U_UART_send|U_Uart_tx|Add0~13 ) # (GND)))
// \U_UART_send|U_Uart_tx|Add0~15  = CARRY((!\U_UART_send|U_Uart_tx|Add0~13 ) # (!\U_UART_send|U_Uart_tx|cnt_div [7]))

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|cnt_div [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_send|U_Uart_tx|Add0~13 ),
	.combout(\U_UART_send|U_Uart_tx|Add0~14_combout ),
	.cout(\U_UART_send|U_Uart_tx|Add0~15 ));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Add0~14 .lut_mask = 16'h3C3F;
defparam \U_UART_send|U_Uart_tx|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N22
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|cnt_div~1 (
// Equation(s):
// \U_UART_send|U_Uart_tx|cnt_div~1_combout  = (!\U_UART_send|U_Uart_tx|en_idx~4_combout  & \U_UART_send|U_Uart_tx|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_send|U_Uart_tx|en_idx~4_combout ),
	.datad(\U_UART_send|U_Uart_tx|Add0~14_combout ),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|cnt_div~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div~1 .lut_mask = 16'h0F00;
defparam \U_UART_send|U_Uart_tx|cnt_div~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y32_N23
dffeas \U_UART_send|U_Uart_tx|cnt_div[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|cnt_div~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div[7] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_div[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N22
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Add0~18 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Add0~18_combout  = (\U_UART_send|U_Uart_tx|cnt_div [9] & (!\U_UART_send|U_Uart_tx|Add0~17 )) # (!\U_UART_send|U_Uart_tx|cnt_div [9] & ((\U_UART_send|U_Uart_tx|Add0~17 ) # (GND)))
// \U_UART_send|U_Uart_tx|Add0~19  = CARRY((!\U_UART_send|U_Uart_tx|Add0~17 ) # (!\U_UART_send|U_Uart_tx|cnt_div [9]))

	.dataa(\U_UART_send|U_Uart_tx|cnt_div [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_send|U_Uart_tx|Add0~17 ),
	.combout(\U_UART_send|U_Uart_tx|Add0~18_combout ),
	.cout(\U_UART_send|U_Uart_tx|Add0~19 ));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Add0~18 .lut_mask = 16'h5A5F;
defparam \U_UART_send|U_Uart_tx|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y32_N23
dffeas \U_UART_send|U_Uart_tx|cnt_div[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div[9] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_div[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N24
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|en_idx~1 (
// Equation(s):
// \U_UART_send|U_Uart_tx|en_idx~1_combout  = (\U_UART_send|U_Uart_tx|cnt_div [8] & (!\U_UART_send|U_Uart_tx|cnt_div [9] & (\U_UART_send|U_Uart_tx|cnt_div [7] & !\U_UART_send|U_Uart_tx|cnt_div [6])))

	.dataa(\U_UART_send|U_Uart_tx|cnt_div [8]),
	.datab(\U_UART_send|U_Uart_tx|cnt_div [9]),
	.datac(\U_UART_send|U_Uart_tx|cnt_div [7]),
	.datad(\U_UART_send|U_Uart_tx|cnt_div [6]),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|en_idx~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|en_idx~1 .lut_mask = 16'h0020;
defparam \U_UART_send|U_Uart_tx|en_idx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N14
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|cnt_div~2 (
// Equation(s):
// \U_UART_send|U_Uart_tx|cnt_div~2_combout  = (!\U_UART_send|U_Uart_tx|en_idx~4_combout  & \U_UART_send|U_Uart_tx|Add0~10_combout )

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|en_idx~4_combout ),
	.datac(\U_UART_send|U_Uart_tx|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|cnt_div~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div~2 .lut_mask = 16'h3030;
defparam \U_UART_send|U_Uart_tx|cnt_div~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y32_N15
dffeas \U_UART_send|U_Uart_tx|cnt_div[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|cnt_div~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div[5] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_div[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N30
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|en_idx~2 (
// Equation(s):
// \U_UART_send|U_Uart_tx|en_idx~2_combout  = (!\U_UART_send|U_Uart_tx|cnt_div [3] & (\U_UART_send|U_Uart_tx|cnt_div [4] & (!\U_UART_send|U_Uart_tx|cnt_div [2] & \U_UART_send|U_Uart_tx|cnt_div [5])))

	.dataa(\U_UART_send|U_Uart_tx|cnt_div [3]),
	.datab(\U_UART_send|U_Uart_tx|cnt_div [4]),
	.datac(\U_UART_send|U_Uart_tx|cnt_div [2]),
	.datad(\U_UART_send|U_Uart_tx|cnt_div [5]),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|en_idx~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|en_idx~2 .lut_mask = 16'h0400;
defparam \U_UART_send|U_Uart_tx|en_idx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N24
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Add0~20 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Add0~20_combout  = (\U_UART_send|U_Uart_tx|cnt_div [10] & (\U_UART_send|U_Uart_tx|Add0~19  $ (GND))) # (!\U_UART_send|U_Uart_tx|cnt_div [10] & (!\U_UART_send|U_Uart_tx|Add0~19  & VCC))
// \U_UART_send|U_Uart_tx|Add0~21  = CARRY((\U_UART_send|U_Uart_tx|cnt_div [10] & !\U_UART_send|U_Uart_tx|Add0~19 ))

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|cnt_div [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_send|U_Uart_tx|Add0~19 ),
	.combout(\U_UART_send|U_Uart_tx|Add0~20_combout ),
	.cout(\U_UART_send|U_Uart_tx|Add0~21 ));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Add0~20 .lut_mask = 16'hC30C;
defparam \U_UART_send|U_Uart_tx|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y32_N25
dffeas \U_UART_send|U_Uart_tx|cnt_div[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div[10] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_div[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N26
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Add0~22 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Add0~22_combout  = (\U_UART_send|U_Uart_tx|cnt_div [11] & (!\U_UART_send|U_Uart_tx|Add0~21 )) # (!\U_UART_send|U_Uart_tx|cnt_div [11] & ((\U_UART_send|U_Uart_tx|Add0~21 ) # (GND)))
// \U_UART_send|U_Uart_tx|Add0~23  = CARRY((!\U_UART_send|U_Uart_tx|Add0~21 ) # (!\U_UART_send|U_Uart_tx|cnt_div [11]))

	.dataa(\U_UART_send|U_Uart_tx|cnt_div [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_send|U_Uart_tx|Add0~21 ),
	.combout(\U_UART_send|U_Uart_tx|Add0~22_combout ),
	.cout(\U_UART_send|U_Uart_tx|Add0~23 ));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Add0~22 .lut_mask = 16'h5A5F;
defparam \U_UART_send|U_Uart_tx|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y32_N27
dffeas \U_UART_send|U_Uart_tx|cnt_div[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div[11] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_div[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N28
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Add0~24 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Add0~24_combout  = \U_UART_send|U_Uart_tx|cnt_div [12] $ (!\U_UART_send|U_Uart_tx|Add0~23 )

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|cnt_div [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART_send|U_Uart_tx|Add0~23 ),
	.combout(\U_UART_send|U_Uart_tx|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Add0~24 .lut_mask = 16'hC3C3;
defparam \U_UART_send|U_Uart_tx|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y32_N29
dffeas \U_UART_send|U_Uart_tx|cnt_div[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_div[12] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_div[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N0
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|en_idx~0 (
// Equation(s):
// \U_UART_send|U_Uart_tx|en_idx~0_combout  = (\U_UART_send|U_Uart_tx|idle~q  & (!\U_UART_send|U_Uart_tx|cnt_div [10] & (!\U_UART_send|U_Uart_tx|cnt_div [11] & !\U_UART_send|U_Uart_tx|cnt_div [12])))

	.dataa(\U_UART_send|U_Uart_tx|idle~q ),
	.datab(\U_UART_send|U_Uart_tx|cnt_div [10]),
	.datac(\U_UART_send|U_Uart_tx|cnt_div [11]),
	.datad(\U_UART_send|U_Uart_tx|cnt_div [12]),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|en_idx~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|en_idx~0 .lut_mask = 16'h0002;
defparam \U_UART_send|U_Uart_tx|en_idx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N2
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|en_idx~4 (
// Equation(s):
// \U_UART_send|U_Uart_tx|en_idx~4_combout  = (\U_UART_send|U_Uart_tx|en_idx~3_combout  & (\U_UART_send|U_Uart_tx|en_idx~1_combout  & (\U_UART_send|U_Uart_tx|en_idx~2_combout  & \U_UART_send|U_Uart_tx|en_idx~0_combout )))

	.dataa(\U_UART_send|U_Uart_tx|en_idx~3_combout ),
	.datab(\U_UART_send|U_Uart_tx|en_idx~1_combout ),
	.datac(\U_UART_send|U_Uart_tx|en_idx~2_combout ),
	.datad(\U_UART_send|U_Uart_tx|en_idx~0_combout ),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|en_idx~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|en_idx~4 .lut_mask = 16'h8000;
defparam \U_UART_send|U_Uart_tx|en_idx~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N22
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|cnt_idx[2]~1 (
// Equation(s):
// \U_UART_send|U_Uart_tx|cnt_idx[2]~1_combout  = \U_UART_send|U_Uart_tx|cnt_idx [2] $ (((\U_UART_send|U_Uart_tx|cnt_idx [1] & (\U_UART_send|U_Uart_tx|en_idx~4_combout  & \U_UART_send|U_Uart_tx|cnt_idx [0]))))

	.dataa(\U_UART_send|U_Uart_tx|cnt_idx [1]),
	.datab(\U_UART_send|U_Uart_tx|en_idx~4_combout ),
	.datac(\U_UART_send|U_Uart_tx|cnt_idx [2]),
	.datad(\U_UART_send|U_Uart_tx|cnt_idx [0]),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|cnt_idx[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_idx[2]~1 .lut_mask = 16'h78F0;
defparam \U_UART_send|U_Uart_tx|cnt_idx[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y32_N23
dffeas \U_UART_send|U_Uart_tx|cnt_idx[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|cnt_idx[2]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|cnt_idx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|cnt_idx[2] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|cnt_idx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N4
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|always3~0 (
// Equation(s):
// \U_UART_send|U_Uart_tx|always3~0_combout  = (!\U_UART_send|U_Uart_tx|cnt_idx [0] & (!\U_UART_send|U_Uart_tx|cnt_idx [2] & !\U_UART_send|U_Uart_tx|cnt_idx [1]))

	.dataa(\U_UART_send|U_Uart_tx|cnt_idx [0]),
	.datab(gnd),
	.datac(\U_UART_send|U_Uart_tx|cnt_idx [2]),
	.datad(\U_UART_send|U_Uart_tx|cnt_idx [1]),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|always3~0 .lut_mask = 16'h0005;
defparam \U_UART_send|U_Uart_tx|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N24
cycloneive_lcell_comb \U_UART_send|co_num~0 (
// Equation(s):
// \U_UART_send|co_num~0_combout  = (!\U_UART_send|cnt_num [1] & \U_UART_send|cnt_num [0])

	.dataa(\U_UART_send|cnt_num [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_send|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_send|co_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|co_num~0 .lut_mask = 16'h5500;
defparam \U_UART_send|co_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y31_N26
cycloneive_lcell_comb \U_UART_send|idle~0 (
// Equation(s):
// \U_UART_send|idle~0_combout  = (\U_UART_send|idle~q  & (((!\U_UART_send|co_num~0_combout ) # (!\U_UART_send|U_Uart_tx|done~combout )))) # (!\U_UART_send|idle~q  & (\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datab(\U_UART_send|U_Uart_tx|done~combout ),
	.datac(\U_UART_send|idle~q ),
	.datad(\U_UART_send|co_num~0_combout ),
	.cin(gnd),
	.combout(\U_UART_send|idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|idle~0 .lut_mask = 16'h3AFA;
defparam \U_UART_send|idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y31_N27
dffeas \U_UART_send|idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|idle~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|idle .is_wysiwyg = "true";
defparam \U_UART_send|idle .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y43_N29
cycloneive_io_ibuf \rx~input (
	.i(rx),
	.ibar(gnd),
	.o(\rx~input_o ));
// synopsys translate_off
defparam \rx~input .bus_hold = "false";
defparam \rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|rx_buf0~feeder (
// Equation(s):
// \U_UART_recv|U_Uart_rx|rx_buf0~feeder_combout  = \rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rx~input_o ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|rx_buf0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|rx_buf0~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|U_Uart_rx|rx_buf0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N4
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[0]~14 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[0]~14_combout  = \U_UART_recv|U_Uart_rx|cnt_div [0] $ (VCC)
// \U_UART_recv|U_Uart_rx|cnt_div[0]~15  = CARRY(\U_UART_recv|U_Uart_rx|cnt_div [0])

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|cnt_div [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[0]~14_combout ),
	.cout(\U_UART_recv|U_Uart_rx|cnt_div[0]~15 ));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[0]~14 .lut_mask = 16'h33CC;
defparam \U_UART_recv|U_Uart_rx|cnt_div[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N14
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[5]~25 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[5]~25_combout  = (\U_UART_recv|U_Uart_rx|cnt_div [5] & (!\U_UART_recv|U_Uart_rx|cnt_div[4]~23 )) # (!\U_UART_recv|U_Uart_rx|cnt_div [5] & ((\U_UART_recv|U_Uart_rx|cnt_div[4]~23 ) # (GND)))
// \U_UART_recv|U_Uart_rx|cnt_div[5]~26  = CARRY((!\U_UART_recv|U_Uart_rx|cnt_div[4]~23 ) # (!\U_UART_recv|U_Uart_rx|cnt_div [5]))

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|cnt_div [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_recv|U_Uart_rx|cnt_div[4]~23 ),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[5]~25_combout ),
	.cout(\U_UART_recv|U_Uart_rx|cnt_div[5]~26 ));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[5]~25 .lut_mask = 16'h3C3F;
defparam \U_UART_recv|U_Uart_rx|cnt_div[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N16
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[6]~27 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[6]~27_combout  = (\U_UART_recv|U_Uart_rx|cnt_div [6] & (\U_UART_recv|U_Uart_rx|cnt_div[5]~26  $ (GND))) # (!\U_UART_recv|U_Uart_rx|cnt_div [6] & (!\U_UART_recv|U_Uart_rx|cnt_div[5]~26  & VCC))
// \U_UART_recv|U_Uart_rx|cnt_div[6]~28  = CARRY((\U_UART_recv|U_Uart_rx|cnt_div [6] & !\U_UART_recv|U_Uart_rx|cnt_div[5]~26 ))

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|cnt_div [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_recv|U_Uart_rx|cnt_div[5]~26 ),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[6]~27_combout ),
	.cout(\U_UART_recv|U_Uart_rx|cnt_div[6]~28 ));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[6]~27 .lut_mask = 16'hC30C;
defparam \U_UART_recv|U_Uart_rx|cnt_div[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_idx[1]~1 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_idx[1]~1_combout  = (!\U_UART_recv|U_Uart_rx|Equal2~0_combout  & \U_UART_recv|U_Uart_rx|en_idx~2_combout )

	.dataa(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|en_idx~2_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|cnt_idx[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_idx[1]~1 .lut_mask = 16'h5500;
defparam \U_UART_recv|U_Uart_rx|cnt_idx[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_idx[3]~2 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_idx[3]~2_combout  = (\U_UART_recv|U_Uart_rx|Add1~0_combout  & ((\U_UART_recv|U_Uart_rx|cnt_idx[1]~1_combout ) # ((\U_UART_recv|U_Uart_rx|cnt_idx [3] & !\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout )))) # 
// (!\U_UART_recv|U_Uart_rx|Add1~0_combout  & (((\U_UART_recv|U_Uart_rx|cnt_idx [3] & !\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ))))

	.dataa(\U_UART_recv|U_Uart_rx|Add1~0_combout ),
	.datab(\U_UART_recv|U_Uart_rx|cnt_idx[1]~1_combout ),
	.datac(\U_UART_recv|U_Uart_rx|cnt_idx [3]),
	.datad(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|cnt_idx[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_idx[3]~2 .lut_mask = 16'h88F8;
defparam \U_UART_recv|U_Uart_rx|cnt_idx[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N1
dffeas \U_UART_recv|U_Uart_rx|cnt_idx[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_idx[3]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_idx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_idx[3] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_idx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_idx[1]~4 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_idx[1]~4_combout  = (\U_UART_recv|U_Uart_rx|cnt_idx [1] & (((!\U_UART_recv|U_Uart_rx|cnt_idx [0] & \U_UART_recv|U_Uart_rx|cnt_idx[1]~1_combout )) # (!\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ))) # 
// (!\U_UART_recv|U_Uart_rx|cnt_idx [1] & (\U_UART_recv|U_Uart_rx|cnt_idx [0] & ((\U_UART_recv|U_Uart_rx|cnt_idx[1]~1_combout ))))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_idx [0]),
	.datab(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.datac(\U_UART_recv|U_Uart_rx|cnt_idx [1]),
	.datad(\U_UART_recv|U_Uart_rx|cnt_idx[1]~1_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|cnt_idx[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_idx[1]~4 .lut_mask = 16'h7A30;
defparam \U_UART_recv|U_Uart_rx|cnt_idx[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N21
dffeas \U_UART_recv|U_Uart_rx|cnt_idx[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_idx[1]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_idx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_idx[1] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_idx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_idx[2]~3 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_idx[2]~3_combout  = \U_UART_recv|U_Uart_rx|cnt_idx [2] $ (((\U_UART_recv|U_Uart_rx|cnt_idx [0] & (\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout  & \U_UART_recv|U_Uart_rx|cnt_idx [1]))))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_idx [0]),
	.datab(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.datac(\U_UART_recv|U_Uart_rx|cnt_idx [2]),
	.datad(\U_UART_recv|U_Uart_rx|cnt_idx [1]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|cnt_idx[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_idx[2]~3 .lut_mask = 16'h78F0;
defparam \U_UART_recv|U_Uart_rx|cnt_idx[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N15
dffeas \U_UART_recv|U_Uart_rx|cnt_idx[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_idx[2]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_idx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_idx[2] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_idx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|Equal2~0 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|Equal2~0_combout  = (\U_UART_recv|U_Uart_rx|cnt_idx [0] & (\U_UART_recv|U_Uart_rx|cnt_idx [3] & (!\U_UART_recv|U_Uart_rx|cnt_idx [2] & !\U_UART_recv|U_Uart_rx|cnt_idx [1])))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_idx [0]),
	.datab(\U_UART_recv|U_Uart_rx|cnt_idx [3]),
	.datac(\U_UART_recv|U_Uart_rx|cnt_idx [2]),
	.datad(\U_UART_recv|U_Uart_rx|cnt_idx [1]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|Equal2~0 .lut_mask = 16'h0008;
defparam \U_UART_recv|U_Uart_rx|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N24
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|done (
// Equation(s):
// \U_UART_recv|U_Uart_rx|done~combout  = (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & \U_UART_recv|U_Uart_rx|Equal1~3_combout )

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|done~combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|done .lut_mask = 16'hC0C0;
defparam \U_UART_recv|U_Uart_rx|done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N2
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|idle~0 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|idle~0_combout  = (\U_UART_recv|U_Uart_rx|idle~q  & (((!\U_UART_recv|U_Uart_rx|done~combout )))) # (!\U_UART_recv|U_Uart_rx|idle~q  & (\U_UART_recv|U_Uart_rx|rx_buf2~q  & (!\U_UART_recv|U_Uart_rx|rx_buf1~q )))

	.dataa(\U_UART_recv|U_Uart_rx|rx_buf2~q ),
	.datab(\U_UART_recv|U_Uart_rx|rx_buf1~q ),
	.datac(\U_UART_recv|U_Uart_rx|idle~q ),
	.datad(\U_UART_recv|U_Uart_rx|done~combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|idle~0 .lut_mask = 16'h02F2;
defparam \U_UART_recv|U_Uart_rx|idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N3
dffeas \U_UART_recv|U_Uart_rx|idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|idle~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|idle .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N10
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[7]~24 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout  = (\U_UART_recv|U_Uart_rx|idle~q ) # ((\U_UART_recv|U_Uart_rx|Equal2~0_combout  & \U_UART_recv|U_Uart_rx|Equal1~3_combout ))

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datad(\U_UART_recv|U_Uart_rx|idle~q ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[7]~24 .lut_mask = 16'hFFC0;
defparam \U_UART_recv|U_Uart_rx|cnt_div[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N17
dffeas \U_UART_recv|U_Uart_rx|cnt_div[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_div[6]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[6] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_div[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N18
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[7]~29 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[7]~29_combout  = (\U_UART_recv|U_Uart_rx|cnt_div [7] & (!\U_UART_recv|U_Uart_rx|cnt_div[6]~28 )) # (!\U_UART_recv|U_Uart_rx|cnt_div [7] & ((\U_UART_recv|U_Uart_rx|cnt_div[6]~28 ) # (GND)))
// \U_UART_recv|U_Uart_rx|cnt_div[7]~30  = CARRY((!\U_UART_recv|U_Uart_rx|cnt_div[6]~28 ) # (!\U_UART_recv|U_Uart_rx|cnt_div [7]))

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|cnt_div [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_recv|U_Uart_rx|cnt_div[6]~28 ),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[7]~29_combout ),
	.cout(\U_UART_recv|U_Uart_rx|cnt_div[7]~30 ));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[7]~29 .lut_mask = 16'h3C3F;
defparam \U_UART_recv|U_Uart_rx|cnt_div[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y29_N19
dffeas \U_UART_recv|U_Uart_rx|cnt_div[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_div[7]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[7] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_div[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N20
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[8]~31 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[8]~31_combout  = (\U_UART_recv|U_Uart_rx|cnt_div [8] & (\U_UART_recv|U_Uart_rx|cnt_div[7]~30  $ (GND))) # (!\U_UART_recv|U_Uart_rx|cnt_div [8] & (!\U_UART_recv|U_Uart_rx|cnt_div[7]~30  & VCC))
// \U_UART_recv|U_Uart_rx|cnt_div[8]~32  = CARRY((\U_UART_recv|U_Uart_rx|cnt_div [8] & !\U_UART_recv|U_Uart_rx|cnt_div[7]~30 ))

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|cnt_div [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_recv|U_Uart_rx|cnt_div[7]~30 ),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[8]~31_combout ),
	.cout(\U_UART_recv|U_Uart_rx|cnt_div[8]~32 ));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[8]~31 .lut_mask = 16'hC30C;
defparam \U_UART_recv|U_Uart_rx|cnt_div[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y29_N21
dffeas \U_UART_recv|U_Uart_rx|cnt_div[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_div[8]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[8] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_div[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N22
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[9]~33 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[9]~33_combout  = (\U_UART_recv|U_Uart_rx|cnt_div [9] & (!\U_UART_recv|U_Uart_rx|cnt_div[8]~32 )) # (!\U_UART_recv|U_Uart_rx|cnt_div [9] & ((\U_UART_recv|U_Uart_rx|cnt_div[8]~32 ) # (GND)))
// \U_UART_recv|U_Uart_rx|cnt_div[9]~34  = CARRY((!\U_UART_recv|U_Uart_rx|cnt_div[8]~32 ) # (!\U_UART_recv|U_Uart_rx|cnt_div [9]))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_div [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_recv|U_Uart_rx|cnt_div[8]~32 ),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[9]~33_combout ),
	.cout(\U_UART_recv|U_Uart_rx|cnt_div[9]~34 ));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[9]~33 .lut_mask = 16'h5A5F;
defparam \U_UART_recv|U_Uart_rx|cnt_div[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N24
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[10]~35 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[10]~35_combout  = (\U_UART_recv|U_Uart_rx|cnt_div [10] & (\U_UART_recv|U_Uart_rx|cnt_div[9]~34  $ (GND))) # (!\U_UART_recv|U_Uart_rx|cnt_div [10] & (!\U_UART_recv|U_Uart_rx|cnt_div[9]~34  & VCC))
// \U_UART_recv|U_Uart_rx|cnt_div[10]~36  = CARRY((\U_UART_recv|U_Uart_rx|cnt_div [10] & !\U_UART_recv|U_Uart_rx|cnt_div[9]~34 ))

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|cnt_div [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_recv|U_Uart_rx|cnt_div[9]~34 ),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[10]~35_combout ),
	.cout(\U_UART_recv|U_Uart_rx|cnt_div[10]~36 ));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[10]~35 .lut_mask = 16'hC30C;
defparam \U_UART_recv|U_Uart_rx|cnt_div[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y29_N25
dffeas \U_UART_recv|U_Uart_rx|cnt_div[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_div[10]~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[10] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_div[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N28
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[12]~39 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[12]~39_combout  = \U_UART_recv|U_Uart_rx|cnt_div [12] $ (!\U_UART_recv|U_Uart_rx|cnt_div[11]~38 )

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|cnt_div [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_UART_recv|U_Uart_rx|cnt_div[11]~38 ),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[12]~39 .lut_mask = 16'hC3C3;
defparam \U_UART_recv|U_Uart_rx|cnt_div[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y29_N29
dffeas \U_UART_recv|U_Uart_rx|cnt_div[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_div[12]~39_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[12] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_div[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N23
dffeas \U_UART_recv|U_Uart_rx|cnt_div[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_div[9]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[9] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_div[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N30
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|Equal1~1 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|Equal1~1_combout  = (!\U_UART_recv|U_Uart_rx|cnt_div [11] & (!\U_UART_recv|U_Uart_rx|cnt_div [12] & (!\U_UART_recv|U_Uart_rx|cnt_div [9] & !\U_UART_recv|U_Uart_rx|cnt_div [10])))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_div [11]),
	.datab(\U_UART_recv|U_Uart_rx|cnt_div [12]),
	.datac(\U_UART_recv|U_Uart_rx|cnt_div [9]),
	.datad(\U_UART_recv|U_Uart_rx|cnt_div [10]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|Equal1~1 .lut_mask = 16'h0001;
defparam \U_UART_recv|U_Uart_rx|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N12
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[4]~22 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[4]~22_combout  = (\U_UART_recv|U_Uart_rx|cnt_div [4] & (\U_UART_recv|U_Uart_rx|cnt_div[3]~21  $ (GND))) # (!\U_UART_recv|U_Uart_rx|cnt_div [4] & (!\U_UART_recv|U_Uart_rx|cnt_div[3]~21  & VCC))
// \U_UART_recv|U_Uart_rx|cnt_div[4]~23  = CARRY((\U_UART_recv|U_Uart_rx|cnt_div [4] & !\U_UART_recv|U_Uart_rx|cnt_div[3]~21 ))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_div [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_recv|U_Uart_rx|cnt_div[3]~21 ),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[4]~22_combout ),
	.cout(\U_UART_recv|U_Uart_rx|cnt_div[4]~23 ));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[4]~22 .lut_mask = 16'hA50A;
defparam \U_UART_recv|U_Uart_rx|cnt_div[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y29_N13
dffeas \U_UART_recv|U_Uart_rx|cnt_div[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_div[4]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[4] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_div[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N0
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|Equal1~0 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|Equal1~0_combout  = (!\U_UART_recv|U_Uart_rx|cnt_div [1] & (\U_UART_recv|U_Uart_rx|cnt_div [7] & (!\U_UART_recv|U_Uart_rx|cnt_div [2] & \U_UART_recv|U_Uart_rx|cnt_div [4])))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_div [1]),
	.datab(\U_UART_recv|U_Uart_rx|cnt_div [7]),
	.datac(\U_UART_recv|U_Uart_rx|cnt_div [2]),
	.datad(\U_UART_recv|U_Uart_rx|cnt_div [4]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|Equal1~0 .lut_mask = 16'h0400;
defparam \U_UART_recv|U_Uart_rx|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N10
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[3]~20 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[3]~20_combout  = (\U_UART_recv|U_Uart_rx|cnt_div [3] & (!\U_UART_recv|U_Uart_rx|cnt_div[2]~19 )) # (!\U_UART_recv|U_Uart_rx|cnt_div [3] & ((\U_UART_recv|U_Uart_rx|cnt_div[2]~19 ) # (GND)))
// \U_UART_recv|U_Uart_rx|cnt_div[3]~21  = CARRY((!\U_UART_recv|U_Uart_rx|cnt_div[2]~19 ) # (!\U_UART_recv|U_Uart_rx|cnt_div [3]))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_div [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_recv|U_Uart_rx|cnt_div[2]~19 ),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[3]~20_combout ),
	.cout(\U_UART_recv|U_Uart_rx|cnt_div[3]~21 ));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[3]~20 .lut_mask = 16'h5A5F;
defparam \U_UART_recv|U_Uart_rx|cnt_div[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y29_N11
dffeas \U_UART_recv|U_Uart_rx|cnt_div[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_div[3]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[3] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N0
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|en_idx~0 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|en_idx~0_combout  = (\U_UART_recv|U_Uart_rx|cnt_div [5] & (\U_UART_recv|U_Uart_rx|idle~q  & (\U_UART_recv|U_Uart_rx|cnt_div [0] & !\U_UART_recv|U_Uart_rx|cnt_div [3])))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_div [5]),
	.datab(\U_UART_recv|U_Uart_rx|idle~q ),
	.datac(\U_UART_recv|U_Uart_rx|cnt_div [0]),
	.datad(\U_UART_recv|U_Uart_rx|cnt_div [3]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|en_idx~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|en_idx~0 .lut_mask = 16'h0080;
defparam \U_UART_recv|U_Uart_rx|en_idx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N8
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|en_idx~2 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|en_idx~2_combout  = (\U_UART_recv|U_Uart_rx|en_idx~1_combout  & (\U_UART_recv|U_Uart_rx|Equal1~1_combout  & (\U_UART_recv|U_Uart_rx|Equal1~0_combout  & \U_UART_recv|U_Uart_rx|en_idx~0_combout )))

	.dataa(\U_UART_recv|U_Uart_rx|en_idx~1_combout ),
	.datab(\U_UART_recv|U_Uart_rx|Equal1~1_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal1~0_combout ),
	.datad(\U_UART_recv|U_Uart_rx|en_idx~0_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|en_idx~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|en_idx~2 .lut_mask = 16'h8000;
defparam \U_UART_recv|U_Uart_rx|en_idx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[7]~13 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout  = (\U_UART_recv|U_Uart_rx|en_idx~2_combout ) # ((\U_UART_recv|U_Uart_rx|Equal2~0_combout  & \U_UART_recv|U_Uart_rx|Equal1~3_combout ))

	.dataa(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datad(\U_UART_recv|U_Uart_rx|en_idx~2_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[7]~13 .lut_mask = 16'hFFA0;
defparam \U_UART_recv|U_Uart_rx|cnt_div[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y29_N5
dffeas \U_UART_recv|U_Uart_rx|cnt_div[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_div[0]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[0] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_div[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N8
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_div[2]~18 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_div[2]~18_combout  = (\U_UART_recv|U_Uart_rx|cnt_div [2] & (\U_UART_recv|U_Uart_rx|cnt_div[1]~17  $ (GND))) # (!\U_UART_recv|U_Uart_rx|cnt_div [2] & (!\U_UART_recv|U_Uart_rx|cnt_div[1]~17  & VCC))
// \U_UART_recv|U_Uart_rx|cnt_div[2]~19  = CARRY((\U_UART_recv|U_Uart_rx|cnt_div [2] & !\U_UART_recv|U_Uart_rx|cnt_div[1]~17 ))

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|cnt_div [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_UART_recv|U_Uart_rx|cnt_div[1]~17 ),
	.combout(\U_UART_recv|U_Uart_rx|cnt_div[2]~18_combout ),
	.cout(\U_UART_recv|U_Uart_rx|cnt_div[2]~19 ));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[2]~18 .lut_mask = 16'hC30C;
defparam \U_UART_recv|U_Uart_rx|cnt_div[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y29_N9
dffeas \U_UART_recv|U_Uart_rx|cnt_div[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_div[2]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[2] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_div[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y29_N15
dffeas \U_UART_recv|U_Uart_rx|cnt_div[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_div[5]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_UART_recv|U_Uart_rx|cnt_div[7]~13_combout ),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|cnt_div[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_div[5] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_div[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N2
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|Equal1~2 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|Equal1~2_combout  = (\U_UART_recv|U_Uart_rx|cnt_div [3] & (!\U_UART_recv|U_Uart_rx|cnt_div [5] & (!\U_UART_recv|U_Uart_rx|cnt_div [0] & \U_UART_recv|U_Uart_rx|cnt_div [6])))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_div [3]),
	.datab(\U_UART_recv|U_Uart_rx|cnt_div [5]),
	.datac(\U_UART_recv|U_Uart_rx|cnt_div [0]),
	.datad(\U_UART_recv|U_Uart_rx|cnt_div [6]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|Equal1~2 .lut_mask = 16'h0200;
defparam \U_UART_recv|U_Uart_rx|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|Equal1~3 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|Equal1~3_combout  = (\U_UART_recv|U_Uart_rx|Equal1~0_combout  & (\U_UART_recv|U_Uart_rx|Equal1~2_combout  & (\U_UART_recv|U_Uart_rx|Equal1~1_combout  & !\U_UART_recv|U_Uart_rx|cnt_div [8])))

	.dataa(\U_UART_recv|U_Uart_rx|Equal1~0_combout ),
	.datab(\U_UART_recv|U_Uart_rx|Equal1~2_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal1~1_combout ),
	.datad(\U_UART_recv|U_Uart_rx|cnt_div [8]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|Equal1~3 .lut_mask = 16'h0080;
defparam \U_UART_recv|U_Uart_rx|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N16
cycloneive_lcell_comb \U_UART_recv|cnt_num~2 (
// Equation(s):
// \U_UART_recv|cnt_num~2_combout  = (!\U_UART_recv|co_num~combout  & (\U_UART_recv|cnt_num [0] $ (\U_UART_recv|cnt_num [1])))

	.dataa(\U_UART_recv|cnt_num [0]),
	.datab(gnd),
	.datac(\U_UART_recv|cnt_num [1]),
	.datad(\U_UART_recv|co_num~combout ),
	.cin(gnd),
	.combout(\U_UART_recv|cnt_num~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|cnt_num~2 .lut_mask = 16'h005A;
defparam \U_UART_recv|cnt_num~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N17
dffeas \U_UART_recv|cnt_num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|cnt_num~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|cnt_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|cnt_num[1] .is_wysiwyg = "true";
defparam \U_UART_recv|cnt_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N26
cycloneive_lcell_comb \U_UART_recv|cnt_num~1 (
// Equation(s):
// \U_UART_recv|cnt_num~1_combout  = (!\U_UART_recv|co_num~combout  & (\U_UART_recv|cnt_num [2] $ (((\U_UART_recv|cnt_num [0] & \U_UART_recv|cnt_num [1])))))

	.dataa(\U_UART_recv|cnt_num [0]),
	.datab(\U_UART_recv|cnt_num [1]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|co_num~combout ),
	.cin(gnd),
	.combout(\U_UART_recv|cnt_num~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|cnt_num~1 .lut_mask = 16'h0078;
defparam \U_UART_recv|cnt_num~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N27
dffeas \U_UART_recv|cnt_num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|cnt_num~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|cnt_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|cnt_num[2] .is_wysiwyg = "true";
defparam \U_UART_recv|cnt_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N10
cycloneive_lcell_comb \U_UART_recv|cnt_num[0]~3 (
// Equation(s):
// \U_UART_recv|cnt_num[0]~3_combout  = !\U_UART_recv|cnt_num [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|cnt_num [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|cnt_num[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|cnt_num[0]~3 .lut_mask = 16'h0F0F;
defparam \U_UART_recv|cnt_num[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N11
dffeas \U_UART_recv|cnt_num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|cnt_num[0]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|cnt_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|cnt_num[0] .is_wysiwyg = "true";
defparam \U_UART_recv|cnt_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N6
cycloneive_lcell_comb \U_UART_recv|Add1~0 (
// Equation(s):
// \U_UART_recv|Add1~0_combout  = \U_UART_recv|cnt_num [3] $ ((((!\U_UART_recv|cnt_num [0]) # (!\U_UART_recv|cnt_num [2])) # (!\U_UART_recv|cnt_num [1])))

	.dataa(\U_UART_recv|cnt_num [1]),
	.datab(\U_UART_recv|cnt_num [3]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_recv|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Add1~0 .lut_mask = 16'h9333;
defparam \U_UART_recv|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N28
cycloneive_lcell_comb \U_UART_recv|cnt_num~0 (
// Equation(s):
// \U_UART_recv|cnt_num~0_combout  = (!\U_UART_recv|Add1~0_combout  & (((!\U_UART_recv|U_Uart_rx|Equal1~3_combout ) # (!\U_UART_recv|co_num~0_combout )) # (!\U_UART_recv|U_Uart_rx|Equal2~0_combout )))

	.dataa(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datab(\U_UART_recv|co_num~0_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datad(\U_UART_recv|Add1~0_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|cnt_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|cnt_num~0 .lut_mask = 16'h007F;
defparam \U_UART_recv|cnt_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N29
dffeas \U_UART_recv|cnt_num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|cnt_num~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|U_Uart_rx|done~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|cnt_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|cnt_num[3] .is_wysiwyg = "true";
defparam \U_UART_recv|cnt_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N8
cycloneive_lcell_comb \U_UART_recv|co_num~0 (
// Equation(s):
// \U_UART_recv|co_num~0_combout  = (!\U_UART_recv|cnt_num [1] & (\U_UART_recv|cnt_num [3] & (\U_UART_recv|cnt_num [2] & \U_UART_recv|cnt_num [0])))

	.dataa(\U_UART_recv|cnt_num [1]),
	.datab(\U_UART_recv|cnt_num [3]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_recv|co_num~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|co_num~0 .lut_mask = 16'h4000;
defparam \U_UART_recv|co_num~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N28
cycloneive_lcell_comb \U_UART_recv|co_num (
// Equation(s):
// \U_UART_recv|co_num~combout  = (\U_UART_recv|U_Uart_rx|Equal1~3_combout  & (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & \U_UART_recv|co_num~0_combout ))

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datad(\U_UART_recv|co_num~0_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|co_num~combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|co_num .lut_mask = 16'hC000;
defparam \U_UART_recv|co_num .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N29
dffeas \U_UART_recv|wren (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|co_num~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|wren .is_wysiwyg = "true";
defparam \U_UART_recv|wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N14
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Add0~0 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Add0~0_combout  = \U_DAC_pulse|U_DAC_driver|cnt_step [0] $ (VCC)
// \U_DAC_pulse|U_DAC_driver|Add0~1  = CARRY(\U_DAC_pulse|U_DAC_driver|cnt_step [0])

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|Add0~0_combout ),
	.cout(\U_DAC_pulse|U_DAC_driver|Add0~1 ));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Add0~0 .lut_mask = 16'h55AA;
defparam \U_DAC_pulse|U_DAC_driver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N16
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Add0~2 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Add0~2_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [1] & (!\U_DAC_pulse|U_DAC_driver|Add0~1 )) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [1] & ((\U_DAC_pulse|U_DAC_driver|Add0~1 ) # (GND)))
// \U_DAC_pulse|U_DAC_driver|Add0~3  = CARRY((!\U_DAC_pulse|U_DAC_driver|Add0~1 ) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [1]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|U_DAC_driver|cnt_step [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|U_DAC_driver|Add0~1 ),
	.combout(\U_DAC_pulse|U_DAC_driver|Add0~2_combout ),
	.cout(\U_DAC_pulse|U_DAC_driver|Add0~3 ));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Add0~2 .lut_mask = 16'h3C3F;
defparam \U_DAC_pulse|U_DAC_driver|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N0
cycloneive_lcell_comb \U_Sig_dly|Add1~0 (
// Equation(s):
// \U_Sig_dly|Add1~0_combout  = \U_Sig_dly|cnt_dly [0] $ (VCC)
// \U_Sig_dly|Add1~1  = CARRY(\U_Sig_dly|cnt_dly [0])

	.dataa(gnd),
	.datab(\U_Sig_dly|cnt_dly [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_Sig_dly|Add1~0_combout ),
	.cout(\U_Sig_dly|Add1~1 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~0 .lut_mask = 16'h33CC;
defparam \U_Sig_dly|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N0
cycloneive_lcell_comb \U_Sig_dly|cnt_dly~0 (
// Equation(s):
// \U_Sig_dly|cnt_dly~0_combout  = (\U_Sig_dly|Add1~0_combout  & !\U_Sig_dly|sig_out~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_Sig_dly|Add1~0_combout ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_Sig_dly|cnt_dly~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly~0 .lut_mask = 16'h00F0;
defparam \U_Sig_dly|cnt_dly~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N14
cycloneive_lcell_comb \U_Sig_dly|Add0~2 (
// Equation(s):
// \U_Sig_dly|Add0~2_combout  = (\U_Sig_dly|cnt_div [1] & (!\U_Sig_dly|Add0~1 )) # (!\U_Sig_dly|cnt_div [1] & ((\U_Sig_dly|Add0~1 ) # (GND)))
// \U_Sig_dly|Add0~3  = CARRY((!\U_Sig_dly|Add0~1 ) # (!\U_Sig_dly|cnt_div [1]))

	.dataa(gnd),
	.datab(\U_Sig_dly|cnt_div [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add0~1 ),
	.combout(\U_Sig_dly|Add0~2_combout ),
	.cout(\U_Sig_dly|Add0~3 ));
// synopsys translate_off
defparam \U_Sig_dly|Add0~2 .lut_mask = 16'h3C3F;
defparam \U_Sig_dly|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N0
cycloneive_lcell_comb \U_Sig_dly|cnt_div~2 (
// Equation(s):
// \U_Sig_dly|cnt_div~2_combout  = (!\U_Sig_dly|co_div~1_combout  & \U_Sig_dly|Add0~2_combout )

	.dataa(\U_Sig_dly|co_div~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_Sig_dly|Add0~2_combout ),
	.cin(gnd),
	.combout(\U_Sig_dly|cnt_div~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|cnt_div~2 .lut_mask = 16'h5500;
defparam \U_Sig_dly|cnt_div~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N8
cycloneive_lcell_comb \U_Sig_dly|idle~0 (
// Equation(s):
// \U_Sig_dly|idle~0_combout  = (\U_UART_recv|wren~q ) # ((\U_Sig_dly|idle~q  & !\U_Sig_dly|sig_out~5_combout ))

	.dataa(gnd),
	.datab(\U_UART_recv|wren~q ),
	.datac(\U_Sig_dly|idle~q ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_Sig_dly|idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|idle~0 .lut_mask = 16'hCCFC;
defparam \U_Sig_dly|idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N9
dffeas \U_Sig_dly|idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|idle~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|idle .is_wysiwyg = "true";
defparam \U_Sig_dly|idle .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y24_N1
dffeas \U_Sig_dly|cnt_div[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|cnt_div~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_div[1] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N16
cycloneive_lcell_comb \U_Sig_dly|Add0~4 (
// Equation(s):
// \U_Sig_dly|Add0~4_combout  = (\U_Sig_dly|cnt_div [2] & (\U_Sig_dly|Add0~3  $ (GND))) # (!\U_Sig_dly|cnt_div [2] & (!\U_Sig_dly|Add0~3  & VCC))
// \U_Sig_dly|Add0~5  = CARRY((\U_Sig_dly|cnt_div [2] & !\U_Sig_dly|Add0~3 ))

	.dataa(gnd),
	.datab(\U_Sig_dly|cnt_div [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add0~3 ),
	.combout(\U_Sig_dly|Add0~4_combout ),
	.cout(\U_Sig_dly|Add0~5 ));
// synopsys translate_off
defparam \U_Sig_dly|Add0~4 .lut_mask = 16'hC30C;
defparam \U_Sig_dly|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y24_N17
dffeas \U_Sig_dly|cnt_div[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_div[2] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N18
cycloneive_lcell_comb \U_Sig_dly|Add0~6 (
// Equation(s):
// \U_Sig_dly|Add0~6_combout  = (\U_Sig_dly|cnt_div [3] & (!\U_Sig_dly|Add0~5 )) # (!\U_Sig_dly|cnt_div [3] & ((\U_Sig_dly|Add0~5 ) # (GND)))
// \U_Sig_dly|Add0~7  = CARRY((!\U_Sig_dly|Add0~5 ) # (!\U_Sig_dly|cnt_div [3]))

	.dataa(gnd),
	.datab(\U_Sig_dly|cnt_div [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add0~5 ),
	.combout(\U_Sig_dly|Add0~6_combout ),
	.cout(\U_Sig_dly|Add0~7 ));
// synopsys translate_off
defparam \U_Sig_dly|Add0~6 .lut_mask = 16'h3C3F;
defparam \U_Sig_dly|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y24_N19
dffeas \U_Sig_dly|cnt_div[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_div[3] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N24
cycloneive_lcell_comb \U_Sig_dly|cnt_div~1 (
// Equation(s):
// \U_Sig_dly|cnt_div~1_combout  = (\U_Sig_dly|Add0~8_combout  & !\U_Sig_dly|co_div~1_combout )

	.dataa(gnd),
	.datab(\U_Sig_dly|Add0~8_combout ),
	.datac(gnd),
	.datad(\U_Sig_dly|co_div~1_combout ),
	.cin(gnd),
	.combout(\U_Sig_dly|cnt_div~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|cnt_div~1 .lut_mask = 16'h00CC;
defparam \U_Sig_dly|cnt_div~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N25
dffeas \U_Sig_dly|cnt_div[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|cnt_div~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_div[4] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_div[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N30
cycloneive_lcell_comb \U_Sig_dly|co_div~0 (
// Equation(s):
// \U_Sig_dly|co_div~0_combout  = (\U_Sig_dly|cnt_div [5] & (\U_Sig_dly|cnt_div [4] & (\U_Sig_dly|idle~q  & !\U_Sig_dly|cnt_div [3])))

	.dataa(\U_Sig_dly|cnt_div [5]),
	.datab(\U_Sig_dly|cnt_div [4]),
	.datac(\U_Sig_dly|idle~q ),
	.datad(\U_Sig_dly|cnt_div [3]),
	.cin(gnd),
	.combout(\U_Sig_dly|co_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|co_div~0 .lut_mask = 16'h0080;
defparam \U_Sig_dly|co_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N10
cycloneive_lcell_comb \U_Sig_dly|co_div~1 (
// Equation(s):
// \U_Sig_dly|co_div~1_combout  = (\U_Sig_dly|cnt_div [0] & (!\U_Sig_dly|cnt_div [1] & (\U_Sig_dly|co_div~0_combout  & !\U_Sig_dly|cnt_div [2])))

	.dataa(\U_Sig_dly|cnt_div [0]),
	.datab(\U_Sig_dly|cnt_div [1]),
	.datac(\U_Sig_dly|co_div~0_combout ),
	.datad(\U_Sig_dly|cnt_div [2]),
	.cin(gnd),
	.combout(\U_Sig_dly|co_div~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|co_div~1 .lut_mask = 16'h0020;
defparam \U_Sig_dly|co_div~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N1
dffeas \U_Sig_dly|cnt_dly[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|cnt_dly~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[0] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N2
cycloneive_lcell_comb \U_Sig_dly|Add1~2 (
// Equation(s):
// \U_Sig_dly|Add1~2_combout  = (\U_Sig_dly|cnt_dly [1] & (!\U_Sig_dly|Add1~1 )) # (!\U_Sig_dly|cnt_dly [1] & ((\U_Sig_dly|Add1~1 ) # (GND)))
// \U_Sig_dly|Add1~3  = CARRY((!\U_Sig_dly|Add1~1 ) # (!\U_Sig_dly|cnt_dly [1]))

	.dataa(gnd),
	.datab(\U_Sig_dly|cnt_dly [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add1~1 ),
	.combout(\U_Sig_dly|Add1~2_combout ),
	.cout(\U_Sig_dly|Add1~3 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~2 .lut_mask = 16'h3C3F;
defparam \U_Sig_dly|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y24_N3
dffeas \U_Sig_dly|cnt_dly[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[1] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N4
cycloneive_lcell_comb \U_Sig_dly|Add1~4 (
// Equation(s):
// \U_Sig_dly|Add1~4_combout  = (\U_Sig_dly|cnt_dly [2] & (\U_Sig_dly|Add1~3  $ (GND))) # (!\U_Sig_dly|cnt_dly [2] & (!\U_Sig_dly|Add1~3  & VCC))
// \U_Sig_dly|Add1~5  = CARRY((\U_Sig_dly|cnt_dly [2] & !\U_Sig_dly|Add1~3 ))

	.dataa(gnd),
	.datab(\U_Sig_dly|cnt_dly [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add1~3 ),
	.combout(\U_Sig_dly|Add1~4_combout ),
	.cout(\U_Sig_dly|Add1~5 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~4 .lut_mask = 16'hC30C;
defparam \U_Sig_dly|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y24_N5
dffeas \U_Sig_dly|cnt_dly[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[2] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N6
cycloneive_lcell_comb \U_Sig_dly|Add1~6 (
// Equation(s):
// \U_Sig_dly|Add1~6_combout  = (\U_Sig_dly|cnt_dly [3] & (!\U_Sig_dly|Add1~5 )) # (!\U_Sig_dly|cnt_dly [3] & ((\U_Sig_dly|Add1~5 ) # (GND)))
// \U_Sig_dly|Add1~7  = CARRY((!\U_Sig_dly|Add1~5 ) # (!\U_Sig_dly|cnt_dly [3]))

	.dataa(\U_Sig_dly|cnt_dly [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add1~5 ),
	.combout(\U_Sig_dly|Add1~6_combout ),
	.cout(\U_Sig_dly|Add1~7 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~6 .lut_mask = 16'h5A5F;
defparam \U_Sig_dly|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y24_N7
dffeas \U_Sig_dly|cnt_dly[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[3] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N28
cycloneive_lcell_comb \U_Sig_dly|sig_out~4 (
// Equation(s):
// \U_Sig_dly|sig_out~4_combout  = (!\U_Sig_dly|cnt_dly [1] & (!\U_Sig_dly|cnt_dly [2] & (!\U_Sig_dly|cnt_dly [3] & !\U_Sig_dly|cnt_dly [0])))

	.dataa(\U_Sig_dly|cnt_dly [1]),
	.datab(\U_Sig_dly|cnt_dly [2]),
	.datac(\U_Sig_dly|cnt_dly [3]),
	.datad(\U_Sig_dly|cnt_dly [0]),
	.cin(gnd),
	.combout(\U_Sig_dly|sig_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|sig_out~4 .lut_mask = 16'h0001;
defparam \U_Sig_dly|sig_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N8
cycloneive_lcell_comb \U_Sig_dly|Add1~8 (
// Equation(s):
// \U_Sig_dly|Add1~8_combout  = (\U_Sig_dly|cnt_dly [4] & (\U_Sig_dly|Add1~7  $ (GND))) # (!\U_Sig_dly|cnt_dly [4] & (!\U_Sig_dly|Add1~7  & VCC))
// \U_Sig_dly|Add1~9  = CARRY((\U_Sig_dly|cnt_dly [4] & !\U_Sig_dly|Add1~7 ))

	.dataa(gnd),
	.datab(\U_Sig_dly|cnt_dly [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add1~7 ),
	.combout(\U_Sig_dly|Add1~8_combout ),
	.cout(\U_Sig_dly|Add1~9 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~8 .lut_mask = 16'hC30C;
defparam \U_Sig_dly|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y24_N9
dffeas \U_Sig_dly|cnt_dly[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[4] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N10
cycloneive_lcell_comb \U_Sig_dly|Add1~10 (
// Equation(s):
// \U_Sig_dly|Add1~10_combout  = (\U_Sig_dly|cnt_dly [5] & (!\U_Sig_dly|Add1~9 )) # (!\U_Sig_dly|cnt_dly [5] & ((\U_Sig_dly|Add1~9 ) # (GND)))
// \U_Sig_dly|Add1~11  = CARRY((!\U_Sig_dly|Add1~9 ) # (!\U_Sig_dly|cnt_dly [5]))

	.dataa(\U_Sig_dly|cnt_dly [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add1~9 ),
	.combout(\U_Sig_dly|Add1~10_combout ),
	.cout(\U_Sig_dly|Add1~11 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~10 .lut_mask = 16'h5A5F;
defparam \U_Sig_dly|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y24_N11
dffeas \U_Sig_dly|cnt_dly[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[5] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N12
cycloneive_lcell_comb \U_Sig_dly|Add1~12 (
// Equation(s):
// \U_Sig_dly|Add1~12_combout  = (\U_Sig_dly|cnt_dly [6] & (\U_Sig_dly|Add1~11  $ (GND))) # (!\U_Sig_dly|cnt_dly [6] & (!\U_Sig_dly|Add1~11  & VCC))
// \U_Sig_dly|Add1~13  = CARRY((\U_Sig_dly|cnt_dly [6] & !\U_Sig_dly|Add1~11 ))

	.dataa(\U_Sig_dly|cnt_dly [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add1~11 ),
	.combout(\U_Sig_dly|Add1~12_combout ),
	.cout(\U_Sig_dly|Add1~13 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~12 .lut_mask = 16'hA50A;
defparam \U_Sig_dly|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y24_N13
dffeas \U_Sig_dly|cnt_dly[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[6] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N14
cycloneive_lcell_comb \U_Sig_dly|Add1~14 (
// Equation(s):
// \U_Sig_dly|Add1~14_combout  = (\U_Sig_dly|cnt_dly [7] & (!\U_Sig_dly|Add1~13 )) # (!\U_Sig_dly|cnt_dly [7] & ((\U_Sig_dly|Add1~13 ) # (GND)))
// \U_Sig_dly|Add1~15  = CARRY((!\U_Sig_dly|Add1~13 ) # (!\U_Sig_dly|cnt_dly [7]))

	.dataa(gnd),
	.datab(\U_Sig_dly|cnt_dly [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add1~13 ),
	.combout(\U_Sig_dly|Add1~14_combout ),
	.cout(\U_Sig_dly|Add1~15 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~14 .lut_mask = 16'h3C3F;
defparam \U_Sig_dly|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y24_N15
dffeas \U_Sig_dly|cnt_dly[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[7] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N6
cycloneive_lcell_comb \U_Sig_dly|sig_out~3 (
// Equation(s):
// \U_Sig_dly|sig_out~3_combout  = (!\U_Sig_dly|cnt_dly [4] & (!\U_Sig_dly|cnt_dly [5] & (!\U_Sig_dly|cnt_dly [6] & !\U_Sig_dly|cnt_dly [7])))

	.dataa(\U_Sig_dly|cnt_dly [4]),
	.datab(\U_Sig_dly|cnt_dly [5]),
	.datac(\U_Sig_dly|cnt_dly [6]),
	.datad(\U_Sig_dly|cnt_dly [7]),
	.cin(gnd),
	.combout(\U_Sig_dly|sig_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|sig_out~3 .lut_mask = 16'h0001;
defparam \U_Sig_dly|sig_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N16
cycloneive_lcell_comb \U_Sig_dly|Add1~16 (
// Equation(s):
// \U_Sig_dly|Add1~16_combout  = (\U_Sig_dly|cnt_dly [8] & (\U_Sig_dly|Add1~15  $ (GND))) # (!\U_Sig_dly|cnt_dly [8] & (!\U_Sig_dly|Add1~15  & VCC))
// \U_Sig_dly|Add1~17  = CARRY((\U_Sig_dly|cnt_dly [8] & !\U_Sig_dly|Add1~15 ))

	.dataa(gnd),
	.datab(\U_Sig_dly|cnt_dly [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add1~15 ),
	.combout(\U_Sig_dly|Add1~16_combout ),
	.cout(\U_Sig_dly|Add1~17 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~16 .lut_mask = 16'hC30C;
defparam \U_Sig_dly|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y24_N17
dffeas \U_Sig_dly|cnt_dly[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[8] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N18
cycloneive_lcell_comb \U_Sig_dly|Add1~18 (
// Equation(s):
// \U_Sig_dly|Add1~18_combout  = (\U_Sig_dly|cnt_dly [9] & (!\U_Sig_dly|Add1~17 )) # (!\U_Sig_dly|cnt_dly [9] & ((\U_Sig_dly|Add1~17 ) # (GND)))
// \U_Sig_dly|Add1~19  = CARRY((!\U_Sig_dly|Add1~17 ) # (!\U_Sig_dly|cnt_dly [9]))

	.dataa(gnd),
	.datab(\U_Sig_dly|cnt_dly [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add1~17 ),
	.combout(\U_Sig_dly|Add1~18_combout ),
	.cout(\U_Sig_dly|Add1~19 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~18 .lut_mask = 16'h3C3F;
defparam \U_Sig_dly|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y24_N19
dffeas \U_Sig_dly|cnt_dly[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[9] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N20
cycloneive_lcell_comb \U_Sig_dly|Add1~20 (
// Equation(s):
// \U_Sig_dly|Add1~20_combout  = (\U_Sig_dly|cnt_dly [10] & (\U_Sig_dly|Add1~19  $ (GND))) # (!\U_Sig_dly|cnt_dly [10] & (!\U_Sig_dly|Add1~19  & VCC))
// \U_Sig_dly|Add1~21  = CARRY((\U_Sig_dly|cnt_dly [10] & !\U_Sig_dly|Add1~19 ))

	.dataa(gnd),
	.datab(\U_Sig_dly|cnt_dly [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Sig_dly|Add1~19 ),
	.combout(\U_Sig_dly|Add1~20_combout ),
	.cout(\U_Sig_dly|Add1~21 ));
// synopsys translate_off
defparam \U_Sig_dly|Add1~20 .lut_mask = 16'hC30C;
defparam \U_Sig_dly|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y24_N21
dffeas \U_Sig_dly|cnt_dly[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[10] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N4
cycloneive_lcell_comb \U_Sig_dly|sig_out~1 (
// Equation(s):
// \U_Sig_dly|sig_out~1_combout  = (!\U_Sig_dly|cnt_dly [8] & !\U_Sig_dly|cnt_dly [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_Sig_dly|cnt_dly [8]),
	.datad(\U_Sig_dly|cnt_dly [9]),
	.cin(gnd),
	.combout(\U_Sig_dly|sig_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|sig_out~1 .lut_mask = 16'h000F;
defparam \U_Sig_dly|sig_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N23
dffeas \U_Sig_dly|cnt_dly[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Sig_dly|Add1~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Sig_dly|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Sig_dly|cnt_dly [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Sig_dly|cnt_dly[11] .is_wysiwyg = "true";
defparam \U_Sig_dly|cnt_dly[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N2
cycloneive_lcell_comb \U_Sig_dly|sig_out~2 (
// Equation(s):
// \U_Sig_dly|sig_out~2_combout  = (\U_Sig_dly|sig_out~0_combout  & (!\U_Sig_dly|cnt_dly [10] & (\U_Sig_dly|sig_out~1_combout  & !\U_Sig_dly|cnt_dly [11])))

	.dataa(\U_Sig_dly|sig_out~0_combout ),
	.datab(\U_Sig_dly|cnt_dly [10]),
	.datac(\U_Sig_dly|sig_out~1_combout ),
	.datad(\U_Sig_dly|cnt_dly [11]),
	.cin(gnd),
	.combout(\U_Sig_dly|sig_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|sig_out~2 .lut_mask = 16'h0020;
defparam \U_Sig_dly|sig_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N6
cycloneive_lcell_comb \U_Sig_dly|sig_out~5 (
// Equation(s):
// \U_Sig_dly|sig_out~5_combout  = (\U_Sig_dly|co_div~1_combout  & (\U_Sig_dly|sig_out~4_combout  & (\U_Sig_dly|sig_out~3_combout  & \U_Sig_dly|sig_out~2_combout )))

	.dataa(\U_Sig_dly|co_div~1_combout ),
	.datab(\U_Sig_dly|sig_out~4_combout ),
	.datac(\U_Sig_dly|sig_out~3_combout ),
	.datad(\U_Sig_dly|sig_out~2_combout ),
	.cin(gnd),
	.combout(\U_Sig_dly|sig_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_Sig_dly|sig_out~5 .lut_mask = 16'h8000;
defparam \U_Sig_dly|sig_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N30
cycloneive_lcell_comb \U_DAC_pulse|Selector0~0 (
// Equation(s):
// \U_DAC_pulse|Selector0~0_combout  = (\U_DAC_pulse|state_c.FALL~q  & (!\U_DAC_pulse|U_DAC_driver|done~combout  & ((\U_DAC_pulse|state_c.IDLE~q ) # (\U_Sig_dly|sig_out~5_combout )))) # (!\U_DAC_pulse|state_c.FALL~q  & (((\U_DAC_pulse|state_c.IDLE~q ) # 
// (\U_Sig_dly|sig_out~5_combout ))))

	.dataa(\U_DAC_pulse|state_c.FALL~q ),
	.datab(\U_DAC_pulse|U_DAC_driver|done~combout ),
	.datac(\U_DAC_pulse|state_c.IDLE~q ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Selector0~0 .lut_mask = 16'h7770;
defparam \U_DAC_pulse|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N31
dffeas \U_DAC_pulse|state_c.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|state_c.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|state_c.IDLE .is_wysiwyg = "true";
defparam \U_DAC_pulse|state_c.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N0
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[0]~32 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[0]~32_combout  = \U_DAC_pulse|cnt_wid [0] $ (VCC)
// \U_DAC_pulse|cnt_wid[0]~33  = CARRY(\U_DAC_pulse|cnt_wid [0])

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_DAC_pulse|cnt_wid[0]~32_combout ),
	.cout(\U_DAC_pulse|cnt_wid[0]~33 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[0]~32 .lut_mask = 16'h33CC;
defparam \U_DAC_pulse|cnt_wid[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N22
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[27]~86 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[27]~86_combout  = (\U_DAC_pulse|cnt_wid [27] & (!\U_DAC_pulse|cnt_wid[26]~85 )) # (!\U_DAC_pulse|cnt_wid [27] & ((\U_DAC_pulse|cnt_wid[26]~85 ) # (GND)))
// \U_DAC_pulse|cnt_wid[27]~87  = CARRY((!\U_DAC_pulse|cnt_wid[26]~85 ) # (!\U_DAC_pulse|cnt_wid [27]))

	.dataa(\U_DAC_pulse|cnt_wid [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[26]~85 ),
	.combout(\U_DAC_pulse|cnt_wid[27]~86_combout ),
	.cout(\U_DAC_pulse|cnt_wid[27]~87 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[27]~86 .lut_mask = 16'h5A5F;
defparam \U_DAC_pulse|cnt_wid[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N24
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[28]~88 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[28]~88_combout  = (\U_DAC_pulse|cnt_wid [28] & (\U_DAC_pulse|cnt_wid[27]~87  $ (GND))) # (!\U_DAC_pulse|cnt_wid [28] & (!\U_DAC_pulse|cnt_wid[27]~87  & VCC))
// \U_DAC_pulse|cnt_wid[28]~89  = CARRY((\U_DAC_pulse|cnt_wid [28] & !\U_DAC_pulse|cnt_wid[27]~87 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[27]~87 ),
	.combout(\U_DAC_pulse|cnt_wid[28]~88_combout ),
	.cout(\U_DAC_pulse|cnt_wid[28]~89 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[28]~88 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|cnt_wid[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N2
cycloneive_lcell_comb \U_DAC_pulse|cnt_div~2 (
// Equation(s):
// \U_DAC_pulse|cnt_div~2_combout  = (\U_DAC_pulse|Add0~2_combout  & !\U_DAC_pulse|co_div~combout )

	.dataa(\U_DAC_pulse|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_pulse|co_div~combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|cnt_div~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|cnt_div~2 .lut_mask = 16'h00AA;
defparam \U_DAC_pulse|cnt_div~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N0
cycloneive_lcell_comb \U_DAC_pulse|Add2~0 (
// Equation(s):
// \U_DAC_pulse|Add2~0_combout  = \U_UART_recv|data [0] $ (VCC)
// \U_DAC_pulse|Add2~1  = CARRY(\U_UART_recv|data [0])

	.dataa(\U_UART_recv|data [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_DAC_pulse|Add2~0_combout ),
	.cout(\U_DAC_pulse|Add2~1 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~0 .lut_mask = 16'h55AA;
defparam \U_DAC_pulse|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|Decoder0~2 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|Decoder0~2_combout  = (!\U_UART_recv|U_Uart_rx|cnt_idx [0] & (\U_UART_recv|U_Uart_rx|cnt_idx [1] & (\U_UART_recv|U_Uart_rx|Equal1~3_combout  & !\U_UART_recv|U_Uart_rx|cnt_idx [3])))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_idx [0]),
	.datab(\U_UART_recv|U_Uart_rx|cnt_idx [1]),
	.datac(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datad(\U_UART_recv|U_Uart_rx|cnt_idx [3]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|Decoder0~2 .lut_mask = 16'h0040;
defparam \U_UART_recv|U_Uart_rx|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N10
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|data[1]~1 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|data[1]~1_combout  = (\U_UART_recv|U_Uart_rx|cnt_idx [2] & (((\U_UART_recv|U_Uart_rx|data [1])))) # (!\U_UART_recv|U_Uart_rx|cnt_idx [2] & ((\U_UART_recv|U_Uart_rx|Decoder0~2_combout  & (\U_UART_recv|U_Uart_rx|rx_buf1~q )) # 
// (!\U_UART_recv|U_Uart_rx|Decoder0~2_combout  & ((\U_UART_recv|U_Uart_rx|data [1])))))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_idx [2]),
	.datab(\U_UART_recv|U_Uart_rx|rx_buf1~q ),
	.datac(\U_UART_recv|U_Uart_rx|data [1]),
	.datad(\U_UART_recv|U_Uart_rx|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[1]~1 .lut_mask = 16'hE4F0;
defparam \U_UART_recv|U_Uart_rx|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N11
dffeas \U_UART_recv|U_Uart_rx|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|data[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[1] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N20
cycloneive_lcell_comb \U_UART_recv|Decoder0~5 (
// Equation(s):
// \U_UART_recv|Decoder0~5_combout  = (!\U_UART_recv|cnt_num [1] & (\U_UART_recv|cnt_num [3] & (\U_UART_recv|cnt_num [2] & \U_UART_recv|cnt_num [0])))

	.dataa(\U_UART_recv|cnt_num [1]),
	.datab(\U_UART_recv|cnt_num [3]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_recv|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Decoder0~5 .lut_mask = 16'h4000;
defparam \U_UART_recv|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N22
cycloneive_lcell_comb \U_UART_recv|data[1]~7 (
// Equation(s):
// \U_UART_recv|data[1]~7_combout  = (\U_UART_recv|data[75]~0_combout  & (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & (\U_UART_recv|Decoder0~5_combout  & \U_UART_recv|U_Uart_rx|Equal1~3_combout )))

	.dataa(\U_UART_recv|data[75]~0_combout ),
	.datab(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datac(\U_UART_recv|Decoder0~5_combout ),
	.datad(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[1]~7 .lut_mask = 16'h8000;
defparam \U_UART_recv|data[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N3
dffeas \U_UART_recv|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[1] .is_wysiwyg = "true";
defparam \U_UART_recv|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N2
cycloneive_lcell_comb \U_DAC_pulse|Add2~2 (
// Equation(s):
// \U_DAC_pulse|Add2~2_combout  = (\U_UART_recv|data [1] & (\U_DAC_pulse|Add2~1  & VCC)) # (!\U_UART_recv|data [1] & (!\U_DAC_pulse|Add2~1 ))
// \U_DAC_pulse|Add2~3  = CARRY((!\U_UART_recv|data [1] & !\U_DAC_pulse|Add2~1 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~1 ),
	.combout(\U_DAC_pulse|Add2~2_combout ),
	.cout(\U_DAC_pulse|Add2~3 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~2 .lut_mask = 16'hC303;
defparam \U_DAC_pulse|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N14
cycloneive_lcell_comb \U_DAC_pulse|Equal1~11 (
// Equation(s):
// \U_DAC_pulse|Equal1~11_combout  = (\U_DAC_pulse|cnt_wid [1] & (\U_DAC_pulse|Add2~2_combout  & (\U_DAC_pulse|Add2~0_combout  $ (!\U_DAC_pulse|cnt_wid [0])))) # (!\U_DAC_pulse|cnt_wid [1] & (!\U_DAC_pulse|Add2~2_combout  & (\U_DAC_pulse|Add2~0_combout  $ 
// (!\U_DAC_pulse|cnt_wid [0]))))

	.dataa(\U_DAC_pulse|cnt_wid [1]),
	.datab(\U_DAC_pulse|Add2~0_combout ),
	.datac(\U_DAC_pulse|cnt_wid [0]),
	.datad(\U_DAC_pulse|Add2~2_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~11 .lut_mask = 16'h8241;
defparam \U_DAC_pulse|Equal1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N9
dffeas \U_UART_recv|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [4]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[4] .is_wysiwyg = "true";
defparam \U_UART_recv|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|Decoder0~3 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|Decoder0~3_combout  = (\U_UART_recv|U_Uart_rx|cnt_idx [0] & (\U_UART_recv|U_Uart_rx|cnt_idx [1] & (\U_UART_recv|U_Uart_rx|Equal1~3_combout  & !\U_UART_recv|U_Uart_rx|cnt_idx [3])))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_idx [0]),
	.datab(\U_UART_recv|U_Uart_rx|cnt_idx [1]),
	.datac(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datad(\U_UART_recv|U_Uart_rx|cnt_idx [3]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|Decoder0~3 .lut_mask = 16'h0080;
defparam \U_UART_recv|U_Uart_rx|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|data[2]~2 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|data[2]~2_combout  = (\U_UART_recv|U_Uart_rx|cnt_idx [2] & (((\U_UART_recv|U_Uart_rx|data [2])))) # (!\U_UART_recv|U_Uart_rx|cnt_idx [2] & ((\U_UART_recv|U_Uart_rx|Decoder0~3_combout  & (\U_UART_recv|U_Uart_rx|rx_buf1~q )) # 
// (!\U_UART_recv|U_Uart_rx|Decoder0~3_combout  & ((\U_UART_recv|U_Uart_rx|data [2])))))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_idx [2]),
	.datab(\U_UART_recv|U_Uart_rx|rx_buf1~q ),
	.datac(\U_UART_recv|U_Uart_rx|data [2]),
	.datad(\U_UART_recv|U_Uart_rx|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[2]~2 .lut_mask = 16'hE4F0;
defparam \U_UART_recv|U_Uart_rx|data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N21
dffeas \U_UART_recv|U_Uart_rx|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|data[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[2] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N5
dffeas \U_UART_recv|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [2]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[2] .is_wysiwyg = "true";
defparam \U_UART_recv|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N8
cycloneive_lcell_comb \U_DAC_pulse|Add2~8 (
// Equation(s):
// \U_DAC_pulse|Add2~8_combout  = (\U_UART_recv|data [4] & ((GND) # (!\U_DAC_pulse|Add2~7 ))) # (!\U_UART_recv|data [4] & (\U_DAC_pulse|Add2~7  $ (GND)))
// \U_DAC_pulse|Add2~9  = CARRY((\U_UART_recv|data [4]) # (!\U_DAC_pulse|Add2~7 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~7 ),
	.combout(\U_DAC_pulse|Add2~8_combout ),
	.cout(\U_DAC_pulse|Add2~9 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~8 .lut_mask = 16'h3CCF;
defparam \U_DAC_pulse|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N10
cycloneive_lcell_comb \U_DAC_pulse|Add2~10 (
// Equation(s):
// \U_DAC_pulse|Add2~10_combout  = (\U_UART_recv|data [5] & (\U_DAC_pulse|Add2~9  & VCC)) # (!\U_UART_recv|data [5] & (!\U_DAC_pulse|Add2~9 ))
// \U_DAC_pulse|Add2~11  = CARRY((!\U_UART_recv|data [5] & !\U_DAC_pulse|Add2~9 ))

	.dataa(\U_UART_recv|data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~9 ),
	.combout(\U_DAC_pulse|Add2~10_combout ),
	.cout(\U_DAC_pulse|Add2~11 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~10 .lut_mask = 16'hA505;
defparam \U_DAC_pulse|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N8
cycloneive_lcell_comb \U_DAC_pulse|Equal1~13 (
// Equation(s):
// \U_DAC_pulse|Equal1~13_combout  = (\U_DAC_pulse|cnt_wid [5] & (\U_DAC_pulse|Add2~10_combout  & (\U_DAC_pulse|cnt_wid [4] $ (!\U_DAC_pulse|Add2~8_combout )))) # (!\U_DAC_pulse|cnt_wid [5] & (!\U_DAC_pulse|Add2~10_combout  & (\U_DAC_pulse|cnt_wid [4] $ 
// (!\U_DAC_pulse|Add2~8_combout ))))

	.dataa(\U_DAC_pulse|cnt_wid [5]),
	.datab(\U_DAC_pulse|cnt_wid [4]),
	.datac(\U_DAC_pulse|Add2~8_combout ),
	.datad(\U_DAC_pulse|Add2~10_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~13 .lut_mask = 16'h8241;
defparam \U_DAC_pulse|Equal1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N12
cycloneive_lcell_comb \U_DAC_pulse|Add2~12 (
// Equation(s):
// \U_DAC_pulse|Add2~12_combout  = (\U_UART_recv|data [6] & ((GND) # (!\U_DAC_pulse|Add2~11 ))) # (!\U_UART_recv|data [6] & (\U_DAC_pulse|Add2~11  $ (GND)))
// \U_DAC_pulse|Add2~13  = CARRY((\U_UART_recv|data [6]) # (!\U_DAC_pulse|Add2~11 ))

	.dataa(\U_UART_recv|data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~11 ),
	.combout(\U_DAC_pulse|Add2~12_combout ),
	.cout(\U_DAC_pulse|Add2~13 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~12 .lut_mask = 16'h5AAF;
defparam \U_DAC_pulse|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|Equal2~1 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|Equal2~1_combout  = (!\U_UART_recv|U_Uart_rx|cnt_idx [1] & (!\U_UART_recv|U_Uart_rx|cnt_idx [2] & \U_UART_recv|U_Uart_rx|cnt_idx [3]))

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|cnt_idx [1]),
	.datac(\U_UART_recv|U_Uart_rx|cnt_idx [2]),
	.datad(\U_UART_recv|U_Uart_rx|cnt_idx [3]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|Equal2~1 .lut_mask = 16'h0300;
defparam \U_UART_recv|U_Uart_rx|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|cnt_idx[0]~0 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|cnt_idx[0]~0_combout  = \U_UART_recv|U_Uart_rx|cnt_idx [0] $ (((\U_UART_recv|U_Uart_rx|en_idx~2_combout ) # ((\U_UART_recv|U_Uart_rx|Equal1~3_combout  & \U_UART_recv|U_Uart_rx|Equal2~0_combout ))))

	.dataa(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datab(\U_UART_recv|U_Uart_rx|en_idx~2_combout ),
	.datac(\U_UART_recv|U_Uart_rx|cnt_idx [0]),
	.datad(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|cnt_idx[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_idx[0]~0 .lut_mask = 16'h1E3C;
defparam \U_UART_recv|U_Uart_rx|cnt_idx[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N5
dffeas \U_UART_recv|U_Uart_rx|cnt_idx[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|cnt_idx[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|cnt_idx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|cnt_idx[0] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|cnt_idx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|Decoder0~4 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|Decoder0~4_combout  = (\U_UART_recv|U_Uart_rx|Equal1~3_combout  & !\U_UART_recv|U_Uart_rx|cnt_idx [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datad(\U_UART_recv|U_Uart_rx|cnt_idx [0]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|Decoder0~4 .lut_mask = 16'h00F0;
defparam \U_UART_recv|U_Uart_rx|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|data[7]~7 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|data[7]~7_combout  = (\U_UART_recv|U_Uart_rx|Equal2~1_combout  & ((\U_UART_recv|U_Uart_rx|Decoder0~4_combout  & (\U_UART_recv|U_Uart_rx|rx_buf1~q )) # (!\U_UART_recv|U_Uart_rx|Decoder0~4_combout  & ((\U_UART_recv|U_Uart_rx|data 
// [7]))))) # (!\U_UART_recv|U_Uart_rx|Equal2~1_combout  & (((\U_UART_recv|U_Uart_rx|data [7]))))

	.dataa(\U_UART_recv|U_Uart_rx|rx_buf1~q ),
	.datab(\U_UART_recv|U_Uart_rx|Equal2~1_combout ),
	.datac(\U_UART_recv|U_Uart_rx|data [7]),
	.datad(\U_UART_recv|U_Uart_rx|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[7]~7 .lut_mask = 16'hB8F0;
defparam \U_UART_recv|U_Uart_rx|data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N13
dffeas \U_UART_recv|U_Uart_rx|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|data[7]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[7] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N15
dffeas \U_UART_recv|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [7]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[7] .is_wysiwyg = "true";
defparam \U_UART_recv|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N14
cycloneive_lcell_comb \U_DAC_pulse|Add2~14 (
// Equation(s):
// \U_DAC_pulse|Add2~14_combout  = (\U_UART_recv|data [7] & (\U_DAC_pulse|Add2~13  & VCC)) # (!\U_UART_recv|data [7] & (!\U_DAC_pulse|Add2~13 ))
// \U_DAC_pulse|Add2~15  = CARRY((!\U_UART_recv|data [7] & !\U_DAC_pulse|Add2~13 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~13 ),
	.combout(\U_DAC_pulse|Add2~14_combout ),
	.cout(\U_DAC_pulse|Add2~15 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~14 .lut_mask = 16'hC303;
defparam \U_DAC_pulse|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N10
cycloneive_lcell_comb \U_DAC_pulse|Equal1~14 (
// Equation(s):
// \U_DAC_pulse|Equal1~14_combout  = (\U_DAC_pulse|cnt_wid [6] & (\U_DAC_pulse|Add2~12_combout  & (\U_DAC_pulse|cnt_wid [7] $ (!\U_DAC_pulse|Add2~14_combout )))) # (!\U_DAC_pulse|cnt_wid [6] & (!\U_DAC_pulse|Add2~12_combout  & (\U_DAC_pulse|cnt_wid [7] $ 
// (!\U_DAC_pulse|Add2~14_combout ))))

	.dataa(\U_DAC_pulse|cnt_wid [6]),
	.datab(\U_DAC_pulse|cnt_wid [7]),
	.datac(\U_DAC_pulse|Add2~12_combout ),
	.datad(\U_DAC_pulse|Add2~14_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~14 .lut_mask = 16'h8421;
defparam \U_DAC_pulse|Equal1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N16
cycloneive_lcell_comb \U_DAC_pulse|Equal1~15 (
// Equation(s):
// \U_DAC_pulse|Equal1~15_combout  = (\U_DAC_pulse|Equal1~12_combout  & (\U_DAC_pulse|Equal1~11_combout  & (\U_DAC_pulse|Equal1~13_combout  & \U_DAC_pulse|Equal1~14_combout )))

	.dataa(\U_DAC_pulse|Equal1~12_combout ),
	.datab(\U_DAC_pulse|Equal1~11_combout ),
	.datac(\U_DAC_pulse|Equal1~13_combout ),
	.datad(\U_DAC_pulse|Equal1~14_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~15 .lut_mask = 16'h8000;
defparam \U_DAC_pulse|Equal1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|Decoder0~0 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|Decoder0~0_combout  = (!\U_UART_recv|U_Uart_rx|cnt_idx [1] & !\U_UART_recv|U_Uart_rx|cnt_idx [2])

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|cnt_idx [1]),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|cnt_idx [2]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|Decoder0~0 .lut_mask = 16'h0033;
defparam \U_UART_recv|U_Uart_rx|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N28
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|data[0]~0 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|data[0]~0_combout  = (\U_UART_recv|U_Uart_rx|Decoder0~1_combout  & ((\U_UART_recv|U_Uart_rx|Decoder0~0_combout  & (\U_UART_recv|U_Uart_rx|rx_buf1~q )) # (!\U_UART_recv|U_Uart_rx|Decoder0~0_combout  & ((\U_UART_recv|U_Uart_rx|data 
// [0]))))) # (!\U_UART_recv|U_Uart_rx|Decoder0~1_combout  & (((\U_UART_recv|U_Uart_rx|data [0]))))

	.dataa(\U_UART_recv|U_Uart_rx|Decoder0~1_combout ),
	.datab(\U_UART_recv|U_Uart_rx|rx_buf1~q ),
	.datac(\U_UART_recv|U_Uart_rx|data [0]),
	.datad(\U_UART_recv|U_Uart_rx|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[0]~0 .lut_mask = 16'hD8F0;
defparam \U_UART_recv|U_Uart_rx|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N29
dffeas \U_UART_recv|U_Uart_rx|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|data[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[0] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
cycloneive_lcell_comb \U_UART_recv|Decoder0~6 (
// Equation(s):
// \U_UART_recv|Decoder0~6_combout  = (\U_UART_recv|cnt_num [3] & (!\U_UART_recv|cnt_num [0] & (!\U_UART_recv|cnt_num [2] & \U_UART_recv|cnt_num [1])))

	.dataa(\U_UART_recv|cnt_num [3]),
	.datab(\U_UART_recv|cnt_num [0]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [1]),
	.cin(gnd),
	.combout(\U_UART_recv|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Decoder0~6 .lut_mask = 16'h0200;
defparam \U_UART_recv|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N2
cycloneive_lcell_comb \U_UART_recv|data[75]~0 (
// Equation(s):
// \U_UART_recv|data[75]~0_combout  = ((!\U_UART_recv|cnt_num [3]) # (!\U_UART_recv|cnt_num [2])) # (!\U_UART_recv|cnt_num [1])

	.dataa(\U_UART_recv|cnt_num [1]),
	.datab(gnd),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [3]),
	.cin(gnd),
	.combout(\U_UART_recv|data[75]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[75]~0 .lut_mask = 16'h5FFF;
defparam \U_UART_recv|data[75]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N4
cycloneive_lcell_comb \U_UART_recv|data[24]~9 (
// Equation(s):
// \U_UART_recv|data[24]~9_combout  = (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & (\U_UART_recv|Decoder0~6_combout  & (\U_UART_recv|data[75]~0_combout  & \U_UART_recv|U_Uart_rx|Equal1~3_combout )))

	.dataa(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datab(\U_UART_recv|Decoder0~6_combout ),
	.datac(\U_UART_recv|data[75]~0_combout ),
	.datad(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[24]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[24]~9 .lut_mask = 16'h8000;
defparam \U_UART_recv|data[24]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N17
dffeas \U_UART_recv|data[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[24]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[24] .is_wysiwyg = "true";
defparam \U_UART_recv|data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N0
cycloneive_lcell_comb \U_UART_recv|Decoder0~3 (
// Equation(s):
// \U_UART_recv|Decoder0~3_combout  = (\U_UART_recv|cnt_num [3] & (\U_UART_recv|cnt_num [1] & (!\U_UART_recv|cnt_num [2] & \U_UART_recv|cnt_num [0])))

	.dataa(\U_UART_recv|cnt_num [3]),
	.datab(\U_UART_recv|cnt_num [1]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_recv|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Decoder0~3 .lut_mask = 16'h0800;
defparam \U_UART_recv|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N22
cycloneive_lcell_comb \U_UART_recv|data[16]~5 (
// Equation(s):
// \U_UART_recv|data[16]~5_combout  = (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & (\U_UART_recv|data[75]~0_combout  & (\U_UART_recv|U_Uart_rx|Equal1~3_combout  & \U_UART_recv|Decoder0~3_combout )))

	.dataa(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datab(\U_UART_recv|data[75]~0_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datad(\U_UART_recv|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[16]~5 .lut_mask = 16'h8000;
defparam \U_UART_recv|data[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y27_N15
dffeas \U_UART_recv|data[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [7]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[16]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[23] .is_wysiwyg = "true";
defparam \U_UART_recv|data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N9
dffeas \U_UART_recv|data[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [4]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[16]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[20] .is_wysiwyg = "true";
defparam \U_UART_recv|data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N5
dffeas \U_UART_recv|data[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [2]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[16]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[18] .is_wysiwyg = "true";
defparam \U_UART_recv|data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N3
dffeas \U_UART_recv|data[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[16]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[17] .is_wysiwyg = "true";
defparam \U_UART_recv|data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N1
dffeas \U_UART_recv|data[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[16]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[16] .is_wysiwyg = "true";
defparam \U_UART_recv|data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|data[6]~6 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|data[6]~6_combout  = (\U_UART_recv|U_Uart_rx|cnt_idx [2] & ((\U_UART_recv|U_Uart_rx|Decoder0~3_combout  & (\U_UART_recv|U_Uart_rx|rx_buf1~q )) # (!\U_UART_recv|U_Uart_rx|Decoder0~3_combout  & ((\U_UART_recv|U_Uart_rx|data [6]))))) # 
// (!\U_UART_recv|U_Uart_rx|cnt_idx [2] & (((\U_UART_recv|U_Uart_rx|data [6]))))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_idx [2]),
	.datab(\U_UART_recv|U_Uart_rx|rx_buf1~q ),
	.datac(\U_UART_recv|U_Uart_rx|data [6]),
	.datad(\U_UART_recv|U_Uart_rx|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[6]~6 .lut_mask = 16'hD8F0;
defparam \U_UART_recv|U_Uart_rx|data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N27
dffeas \U_UART_recv|U_Uart_rx|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|data[6]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[6] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N14
cycloneive_lcell_comb \U_UART_recv|Decoder0~4 (
// Equation(s):
// \U_UART_recv|Decoder0~4_combout  = (!\U_UART_recv|cnt_num [0] & (!\U_UART_recv|cnt_num [1] & (\U_UART_recv|cnt_num [2] & \U_UART_recv|cnt_num [3])))

	.dataa(\U_UART_recv|cnt_num [0]),
	.datab(\U_UART_recv|cnt_num [1]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [3]),
	.cin(gnd),
	.combout(\U_UART_recv|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Decoder0~4 .lut_mask = 16'h1000;
defparam \U_UART_recv|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N12
cycloneive_lcell_comb \U_UART_recv|data[8]~6 (
// Equation(s):
// \U_UART_recv|data[8]~6_combout  = (\U_UART_recv|data[75]~0_combout  & (\U_UART_recv|U_Uart_rx|Equal1~3_combout  & (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & \U_UART_recv|Decoder0~4_combout )))

	.dataa(\U_UART_recv|data[75]~0_combout ),
	.datab(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datad(\U_UART_recv|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[8]~6 .lut_mask = 16'h8000;
defparam \U_UART_recv|data[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y28_N29
dffeas \U_UART_recv|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [6]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[14] .is_wysiwyg = "true";
defparam \U_UART_recv|data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N25
dffeas \U_UART_recv|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [4]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[12] .is_wysiwyg = "true";
defparam \U_UART_recv|data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N21
dffeas \U_UART_recv|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [2]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[10] .is_wysiwyg = "true";
defparam \U_UART_recv|data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N19
dffeas \U_UART_recv|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[9] .is_wysiwyg = "true";
defparam \U_UART_recv|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N17
dffeas \U_UART_recv|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[8] .is_wysiwyg = "true";
defparam \U_UART_recv|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N16
cycloneive_lcell_comb \U_DAC_pulse|Add2~16 (
// Equation(s):
// \U_DAC_pulse|Add2~16_combout  = (\U_UART_recv|data [8] & ((GND) # (!\U_DAC_pulse|Add2~15 ))) # (!\U_UART_recv|data [8] & (\U_DAC_pulse|Add2~15  $ (GND)))
// \U_DAC_pulse|Add2~17  = CARRY((\U_UART_recv|data [8]) # (!\U_DAC_pulse|Add2~15 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~15 ),
	.combout(\U_DAC_pulse|Add2~16_combout ),
	.cout(\U_DAC_pulse|Add2~17 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~16 .lut_mask = 16'h3CCF;
defparam \U_DAC_pulse|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N18
cycloneive_lcell_comb \U_DAC_pulse|Add2~18 (
// Equation(s):
// \U_DAC_pulse|Add2~18_combout  = (\U_UART_recv|data [9] & (\U_DAC_pulse|Add2~17  & VCC)) # (!\U_UART_recv|data [9] & (!\U_DAC_pulse|Add2~17 ))
// \U_DAC_pulse|Add2~19  = CARRY((!\U_UART_recv|data [9] & !\U_DAC_pulse|Add2~17 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~17 ),
	.combout(\U_DAC_pulse|Add2~18_combout ),
	.cout(\U_DAC_pulse|Add2~19 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~18 .lut_mask = 16'hC303;
defparam \U_DAC_pulse|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N24
cycloneive_lcell_comb \U_DAC_pulse|Add2~24 (
// Equation(s):
// \U_DAC_pulse|Add2~24_combout  = (\U_UART_recv|data [12] & ((GND) # (!\U_DAC_pulse|Add2~23 ))) # (!\U_UART_recv|data [12] & (\U_DAC_pulse|Add2~23  $ (GND)))
// \U_DAC_pulse|Add2~25  = CARRY((\U_UART_recv|data [12]) # (!\U_DAC_pulse|Add2~23 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~23 ),
	.combout(\U_DAC_pulse|Add2~24_combout ),
	.cout(\U_DAC_pulse|Add2~25 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~24 .lut_mask = 16'h3CCF;
defparam \U_DAC_pulse|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N26
cycloneive_lcell_comb \U_DAC_pulse|Add2~26 (
// Equation(s):
// \U_DAC_pulse|Add2~26_combout  = (\U_UART_recv|data [13] & (\U_DAC_pulse|Add2~25  & VCC)) # (!\U_UART_recv|data [13] & (!\U_DAC_pulse|Add2~25 ))
// \U_DAC_pulse|Add2~27  = CARRY((!\U_UART_recv|data [13] & !\U_DAC_pulse|Add2~25 ))

	.dataa(\U_UART_recv|data [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~25 ),
	.combout(\U_DAC_pulse|Add2~26_combout ),
	.cout(\U_DAC_pulse|Add2~27 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~26 .lut_mask = 16'hA505;
defparam \U_DAC_pulse|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N28
cycloneive_lcell_comb \U_DAC_pulse|Add2~28 (
// Equation(s):
// \U_DAC_pulse|Add2~28_combout  = (\U_UART_recv|data [14] & ((GND) # (!\U_DAC_pulse|Add2~27 ))) # (!\U_UART_recv|data [14] & (\U_DAC_pulse|Add2~27  $ (GND)))
// \U_DAC_pulse|Add2~29  = CARRY((\U_UART_recv|data [14]) # (!\U_DAC_pulse|Add2~27 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~27 ),
	.combout(\U_DAC_pulse|Add2~28_combout ),
	.cout(\U_DAC_pulse|Add2~29 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~28 .lut_mask = 16'h3CCF;
defparam \U_DAC_pulse|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N30
cycloneive_lcell_comb \U_DAC_pulse|Add2~30 (
// Equation(s):
// \U_DAC_pulse|Add2~30_combout  = (\U_UART_recv|data [15] & (\U_DAC_pulse|Add2~29  & VCC)) # (!\U_UART_recv|data [15] & (!\U_DAC_pulse|Add2~29 ))
// \U_DAC_pulse|Add2~31  = CARRY((!\U_UART_recv|data [15] & !\U_DAC_pulse|Add2~29 ))

	.dataa(\U_UART_recv|data [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~29 ),
	.combout(\U_DAC_pulse|Add2~30_combout ),
	.cout(\U_DAC_pulse|Add2~31 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~30 .lut_mask = 16'hA505;
defparam \U_DAC_pulse|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N0
cycloneive_lcell_comb \U_DAC_pulse|Add2~32 (
// Equation(s):
// \U_DAC_pulse|Add2~32_combout  = (\U_UART_recv|data [16] & ((GND) # (!\U_DAC_pulse|Add2~31 ))) # (!\U_UART_recv|data [16] & (\U_DAC_pulse|Add2~31  $ (GND)))
// \U_DAC_pulse|Add2~33  = CARRY((\U_UART_recv|data [16]) # (!\U_DAC_pulse|Add2~31 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~31 ),
	.combout(\U_DAC_pulse|Add2~32_combout ),
	.cout(\U_DAC_pulse|Add2~33 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~32 .lut_mask = 16'h3CCF;
defparam \U_DAC_pulse|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N2
cycloneive_lcell_comb \U_DAC_pulse|Add2~34 (
// Equation(s):
// \U_DAC_pulse|Add2~34_combout  = (\U_UART_recv|data [17] & (\U_DAC_pulse|Add2~33  & VCC)) # (!\U_UART_recv|data [17] & (!\U_DAC_pulse|Add2~33 ))
// \U_DAC_pulse|Add2~35  = CARRY((!\U_UART_recv|data [17] & !\U_DAC_pulse|Add2~33 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~33 ),
	.combout(\U_DAC_pulse|Add2~34_combout ),
	.cout(\U_DAC_pulse|Add2~35 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~34 .lut_mask = 16'hC303;
defparam \U_DAC_pulse|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N10
cycloneive_lcell_comb \U_DAC_pulse|Add2~42 (
// Equation(s):
// \U_DAC_pulse|Add2~42_combout  = (\U_UART_recv|data [21] & (\U_DAC_pulse|Add2~41  & VCC)) # (!\U_UART_recv|data [21] & (!\U_DAC_pulse|Add2~41 ))
// \U_DAC_pulse|Add2~43  = CARRY((!\U_UART_recv|data [21] & !\U_DAC_pulse|Add2~41 ))

	.dataa(\U_UART_recv|data [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~41 ),
	.combout(\U_DAC_pulse|Add2~42_combout ),
	.cout(\U_DAC_pulse|Add2~43 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~42 .lut_mask = 16'hA505;
defparam \U_DAC_pulse|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N12
cycloneive_lcell_comb \U_DAC_pulse|Add2~44 (
// Equation(s):
// \U_DAC_pulse|Add2~44_combout  = (\U_UART_recv|data [22] & ((GND) # (!\U_DAC_pulse|Add2~43 ))) # (!\U_UART_recv|data [22] & (\U_DAC_pulse|Add2~43  $ (GND)))
// \U_DAC_pulse|Add2~45  = CARRY((\U_UART_recv|data [22]) # (!\U_DAC_pulse|Add2~43 ))

	.dataa(\U_UART_recv|data [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~43 ),
	.combout(\U_DAC_pulse|Add2~44_combout ),
	.cout(\U_DAC_pulse|Add2~45 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~44 .lut_mask = 16'h5AAF;
defparam \U_DAC_pulse|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N14
cycloneive_lcell_comb \U_DAC_pulse|Add2~46 (
// Equation(s):
// \U_DAC_pulse|Add2~46_combout  = (\U_UART_recv|data [23] & (\U_DAC_pulse|Add2~45  & VCC)) # (!\U_UART_recv|data [23] & (!\U_DAC_pulse|Add2~45 ))
// \U_DAC_pulse|Add2~47  = CARRY((!\U_UART_recv|data [23] & !\U_DAC_pulse|Add2~45 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~45 ),
	.combout(\U_DAC_pulse|Add2~46_combout ),
	.cout(\U_DAC_pulse|Add2~47 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~46 .lut_mask = 16'hC303;
defparam \U_DAC_pulse|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N16
cycloneive_lcell_comb \U_DAC_pulse|Add2~48 (
// Equation(s):
// \U_DAC_pulse|Add2~48_combout  = (\U_UART_recv|data [24] & ((GND) # (!\U_DAC_pulse|Add2~47 ))) # (!\U_UART_recv|data [24] & (\U_DAC_pulse|Add2~47  $ (GND)))
// \U_DAC_pulse|Add2~49  = CARRY((\U_UART_recv|data [24]) # (!\U_DAC_pulse|Add2~47 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~47 ),
	.combout(\U_DAC_pulse|Add2~48_combout ),
	.cout(\U_DAC_pulse|Add2~49 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~48 .lut_mask = 16'h3CCF;
defparam \U_DAC_pulse|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y27_N19
dffeas \U_UART_recv|data[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[24]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[25] .is_wysiwyg = "true";
defparam \U_UART_recv|data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N18
cycloneive_lcell_comb \U_DAC_pulse|Add2~50 (
// Equation(s):
// \U_DAC_pulse|Add2~50_combout  = (\U_UART_recv|data [25] & (\U_DAC_pulse|Add2~49  & VCC)) # (!\U_UART_recv|data [25] & (!\U_DAC_pulse|Add2~49 ))
// \U_DAC_pulse|Add2~51  = CARRY((!\U_UART_recv|data [25] & !\U_DAC_pulse|Add2~49 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~49 ),
	.combout(\U_DAC_pulse|Add2~50_combout ),
	.cout(\U_DAC_pulse|Add2~51 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~50 .lut_mask = 16'hC303;
defparam \U_DAC_pulse|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N24
cycloneive_lcell_comb \U_DAC_pulse|Equal1~5 (
// Equation(s):
// \U_DAC_pulse|Equal1~5_combout  = (\U_DAC_pulse|cnt_wid [24] & (\U_DAC_pulse|Add2~48_combout  & (\U_DAC_pulse|cnt_wid [25] $ (!\U_DAC_pulse|Add2~50_combout )))) # (!\U_DAC_pulse|cnt_wid [24] & (!\U_DAC_pulse|Add2~48_combout  & (\U_DAC_pulse|cnt_wid [25] $ 
// (!\U_DAC_pulse|Add2~50_combout ))))

	.dataa(\U_DAC_pulse|cnt_wid [24]),
	.datab(\U_DAC_pulse|Add2~48_combout ),
	.datac(\U_DAC_pulse|cnt_wid [25]),
	.datad(\U_DAC_pulse|Add2~50_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~5 .lut_mask = 16'h9009;
defparam \U_DAC_pulse|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N8
cycloneive_lcell_comb \U_DAC_pulse|Equal1~7 (
// Equation(s):
// \U_DAC_pulse|Equal1~7_combout  = (\U_DAC_pulse|Equal1~6_combout  & \U_DAC_pulse|Equal1~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_DAC_pulse|Equal1~6_combout ),
	.datad(\U_DAC_pulse|Equal1~5_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~7 .lut_mask = 16'hF000;
defparam \U_DAC_pulse|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N14
cycloneive_lcell_comb \U_DAC_pulse|Equal1~0 (
// Equation(s):
// \U_DAC_pulse|Equal1~0_combout  = (\U_DAC_pulse|cnt_wid [16] & (\U_DAC_pulse|Add2~32_combout  & (\U_DAC_pulse|cnt_wid [17] $ (!\U_DAC_pulse|Add2~34_combout )))) # (!\U_DAC_pulse|cnt_wid [16] & (!\U_DAC_pulse|Add2~32_combout  & (\U_DAC_pulse|cnt_wid [17] $ 
// (!\U_DAC_pulse|Add2~34_combout ))))

	.dataa(\U_DAC_pulse|cnt_wid [16]),
	.datab(\U_DAC_pulse|cnt_wid [17]),
	.datac(\U_DAC_pulse|Add2~32_combout ),
	.datad(\U_DAC_pulse|Add2~34_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~0 .lut_mask = 16'h8421;
defparam \U_DAC_pulse|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N10
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[21]~74 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[21]~74_combout  = (\U_DAC_pulse|cnt_wid [21] & (!\U_DAC_pulse|cnt_wid[20]~73 )) # (!\U_DAC_pulse|cnt_wid [21] & ((\U_DAC_pulse|cnt_wid[20]~73 ) # (GND)))
// \U_DAC_pulse|cnt_wid[21]~75  = CARRY((!\U_DAC_pulse|cnt_wid[20]~73 ) # (!\U_DAC_pulse|cnt_wid [21]))

	.dataa(\U_DAC_pulse|cnt_wid [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[20]~73 ),
	.combout(\U_DAC_pulse|cnt_wid[21]~74_combout ),
	.cout(\U_DAC_pulse|cnt_wid[21]~75 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[21]~74 .lut_mask = 16'h5A5F;
defparam \U_DAC_pulse|cnt_wid[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N11
dffeas \U_DAC_pulse|cnt_wid[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[21] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N2
cycloneive_lcell_comb \U_DAC_pulse|Equal1~2 (
// Equation(s):
// \U_DAC_pulse|Equal1~2_combout  = (\U_DAC_pulse|Add2~40_combout  & (\U_DAC_pulse|cnt_wid [20] & (\U_DAC_pulse|cnt_wid [21] $ (!\U_DAC_pulse|Add2~42_combout )))) # (!\U_DAC_pulse|Add2~40_combout  & (!\U_DAC_pulse|cnt_wid [20] & (\U_DAC_pulse|cnt_wid [21] $ 
// (!\U_DAC_pulse|Add2~42_combout ))))

	.dataa(\U_DAC_pulse|Add2~40_combout ),
	.datab(\U_DAC_pulse|cnt_wid [20]),
	.datac(\U_DAC_pulse|cnt_wid [21]),
	.datad(\U_DAC_pulse|Add2~42_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~2 .lut_mask = 16'h9009;
defparam \U_DAC_pulse|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N12
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[22]~76 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[22]~76_combout  = (\U_DAC_pulse|cnt_wid [22] & (\U_DAC_pulse|cnt_wid[21]~75  $ (GND))) # (!\U_DAC_pulse|cnt_wid [22] & (!\U_DAC_pulse|cnt_wid[21]~75  & VCC))
// \U_DAC_pulse|cnt_wid[22]~77  = CARRY((\U_DAC_pulse|cnt_wid [22] & !\U_DAC_pulse|cnt_wid[21]~75 ))

	.dataa(\U_DAC_pulse|cnt_wid [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[21]~75 ),
	.combout(\U_DAC_pulse|cnt_wid[22]~76_combout ),
	.cout(\U_DAC_pulse|cnt_wid[22]~77 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[22]~76 .lut_mask = 16'hA50A;
defparam \U_DAC_pulse|cnt_wid[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N13
dffeas \U_DAC_pulse|cnt_wid[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[22] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N28
cycloneive_lcell_comb \U_DAC_pulse|Equal1~3 (
// Equation(s):
// \U_DAC_pulse|Equal1~3_combout  = (\U_DAC_pulse|cnt_wid [23] & (\U_DAC_pulse|Add2~46_combout  & (\U_DAC_pulse|Add2~44_combout  $ (!\U_DAC_pulse|cnt_wid [22])))) # (!\U_DAC_pulse|cnt_wid [23] & (!\U_DAC_pulse|Add2~46_combout  & (\U_DAC_pulse|Add2~44_combout 
//  $ (!\U_DAC_pulse|cnt_wid [22]))))

	.dataa(\U_DAC_pulse|cnt_wid [23]),
	.datab(\U_DAC_pulse|Add2~44_combout ),
	.datac(\U_DAC_pulse|Add2~46_combout ),
	.datad(\U_DAC_pulse|cnt_wid [22]),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~3 .lut_mask = 16'h8421;
defparam \U_DAC_pulse|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N22
cycloneive_lcell_comb \U_DAC_pulse|Equal1~4 (
// Equation(s):
// \U_DAC_pulse|Equal1~4_combout  = (\U_DAC_pulse|Equal1~1_combout  & (\U_DAC_pulse|Equal1~0_combout  & (\U_DAC_pulse|Equal1~2_combout  & \U_DAC_pulse|Equal1~3_combout )))

	.dataa(\U_DAC_pulse|Equal1~1_combout ),
	.datab(\U_DAC_pulse|Equal1~0_combout ),
	.datac(\U_DAC_pulse|Equal1~2_combout ),
	.datad(\U_DAC_pulse|Equal1~3_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~4 .lut_mask = 16'h8000;
defparam \U_DAC_pulse|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N14
cycloneive_lcell_comb \U_DAC_pulse|Equal1~10 (
// Equation(s):
// \U_DAC_pulse|Equal1~10_combout  = (\U_DAC_pulse|Equal1~8_combout  & (\U_DAC_pulse|Equal1~9_combout  & (\U_DAC_pulse|Equal1~7_combout  & \U_DAC_pulse|Equal1~4_combout )))

	.dataa(\U_DAC_pulse|Equal1~8_combout ),
	.datab(\U_DAC_pulse|Equal1~9_combout ),
	.datac(\U_DAC_pulse|Equal1~7_combout ),
	.datad(\U_DAC_pulse|Equal1~4_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~10 .lut_mask = 16'h8000;
defparam \U_DAC_pulse|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N14
cycloneive_lcell_comb \U_DAC_pulse|Add0~4 (
// Equation(s):
// \U_DAC_pulse|Add0~4_combout  = (\U_DAC_pulse|cnt_div [2] & (\U_DAC_pulse|Add0~3  $ (GND))) # (!\U_DAC_pulse|cnt_div [2] & (!\U_DAC_pulse|Add0~3  & VCC))
// \U_DAC_pulse|Add0~5  = CARRY((\U_DAC_pulse|cnt_div [2] & !\U_DAC_pulse|Add0~3 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_div [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add0~3 ),
	.combout(\U_DAC_pulse|Add0~4_combout ),
	.cout(\U_DAC_pulse|Add0~5 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add0~4 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y30_N15
dffeas \U_DAC_pulse|cnt_div[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|en_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_div[2] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N16
cycloneive_lcell_comb \U_DAC_pulse|Add0~6 (
// Equation(s):
// \U_DAC_pulse|Add0~6_combout  = (\U_DAC_pulse|cnt_div [3] & (!\U_DAC_pulse|Add0~5 )) # (!\U_DAC_pulse|cnt_div [3] & ((\U_DAC_pulse|Add0~5 ) # (GND)))
// \U_DAC_pulse|Add0~7  = CARRY((!\U_DAC_pulse|Add0~5 ) # (!\U_DAC_pulse|cnt_div [3]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_div [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add0~5 ),
	.combout(\U_DAC_pulse|Add0~6_combout ),
	.cout(\U_DAC_pulse|Add0~7 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add0~6 .lut_mask = 16'h3C3F;
defparam \U_DAC_pulse|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y30_N17
dffeas \U_DAC_pulse|cnt_div[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|en_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_div[3] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N20
cycloneive_lcell_comb \U_DAC_pulse|Add0~10 (
// Equation(s):
// \U_DAC_pulse|Add0~10_combout  = \U_DAC_pulse|Add0~9  $ (\U_DAC_pulse|cnt_div [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_pulse|cnt_div [5]),
	.cin(\U_DAC_pulse|Add0~9 ),
	.combout(\U_DAC_pulse|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Add0~10 .lut_mask = 16'h0FF0;
defparam \U_DAC_pulse|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N0
cycloneive_lcell_comb \U_DAC_pulse|cnt_div~0 (
// Equation(s):
// \U_DAC_pulse|cnt_div~0_combout  = (\U_DAC_pulse|Add0~10_combout  & !\U_DAC_pulse|co_div~combout )

	.dataa(gnd),
	.datab(\U_DAC_pulse|Add0~10_combout ),
	.datac(gnd),
	.datad(\U_DAC_pulse|co_div~combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|cnt_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|cnt_div~0 .lut_mask = 16'h00CC;
defparam \U_DAC_pulse|cnt_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N1
dffeas \U_DAC_pulse|cnt_div[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_div~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|en_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_div[5] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_div[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N4
cycloneive_lcell_comb \U_DAC_pulse|co_div~0 (
// Equation(s):
// \U_DAC_pulse|co_div~0_combout  = (\U_DAC_pulse|cnt_div [4] & (!\U_DAC_pulse|cnt_div [3] & (!\U_DAC_pulse|cnt_div [2] & \U_DAC_pulse|cnt_div [5])))

	.dataa(\U_DAC_pulse|cnt_div [4]),
	.datab(\U_DAC_pulse|cnt_div [3]),
	.datac(\U_DAC_pulse|cnt_div [2]),
	.datad(\U_DAC_pulse|cnt_div [5]),
	.cin(gnd),
	.combout(\U_DAC_pulse|co_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|co_div~0 .lut_mask = 16'h0200;
defparam \U_DAC_pulse|co_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N28
cycloneive_lcell_comb \U_DAC_pulse|co_div~1 (
// Equation(s):
// \U_DAC_pulse|co_div~1_combout  = (\U_DAC_pulse|cnt_div [0] & (\U_DAC_pulse|co_div~0_combout  & !\U_DAC_pulse|cnt_div [1]))

	.dataa(\U_DAC_pulse|cnt_div [0]),
	.datab(gnd),
	.datac(\U_DAC_pulse|co_div~0_combout ),
	.datad(\U_DAC_pulse|cnt_div [1]),
	.cin(gnd),
	.combout(\U_DAC_pulse|co_div~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|co_div~1 .lut_mask = 16'h00A0;
defparam \U_DAC_pulse|co_div~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N30
cycloneive_lcell_comb \U_DAC_pulse|Selector2~0 (
// Equation(s):
// \U_DAC_pulse|Selector2~0_combout  = (\U_DAC_pulse|Equal1~20_combout  & (\U_DAC_pulse|Equal1~15_combout  & (\U_DAC_pulse|Equal1~10_combout  & \U_DAC_pulse|co_div~1_combout )))

	.dataa(\U_DAC_pulse|Equal1~20_combout ),
	.datab(\U_DAC_pulse|Equal1~15_combout ),
	.datac(\U_DAC_pulse|Equal1~10_combout ),
	.datad(\U_DAC_pulse|co_div~1_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Selector2~0 .lut_mask = 16'h8000;
defparam \U_DAC_pulse|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N24
cycloneive_lcell_comb \U_DAC_pulse|Selector2~1 (
// Equation(s):
// \U_DAC_pulse|Selector2~1_combout  = (\U_DAC_pulse|state_c.RISE~q  & ((\U_DAC_pulse|U_DAC_driver|done~combout ) # ((\U_DAC_pulse|state_c.WAIT~q  & !\U_DAC_pulse|Selector2~0_combout )))) # (!\U_DAC_pulse|state_c.RISE~q  & (((\U_DAC_pulse|state_c.WAIT~q  & 
// !\U_DAC_pulse|Selector2~0_combout ))))

	.dataa(\U_DAC_pulse|state_c.RISE~q ),
	.datab(\U_DAC_pulse|U_DAC_driver|done~combout ),
	.datac(\U_DAC_pulse|state_c.WAIT~q ),
	.datad(\U_DAC_pulse|Selector2~0_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Selector2~1 .lut_mask = 16'h88F8;
defparam \U_DAC_pulse|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N25
dffeas \U_DAC_pulse|state_c.WAIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|state_c.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|state_c.WAIT .is_wysiwyg = "true";
defparam \U_DAC_pulse|state_c.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N18
cycloneive_lcell_comb \U_DAC_pulse|en_div (
// Equation(s):
// \U_DAC_pulse|en_div~combout  = (\U_DAC_pulse|state_c.RISE~q ) # (\U_DAC_pulse|state_c.WAIT~q )

	.dataa(\U_DAC_pulse|state_c.RISE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_pulse|state_c.WAIT~q ),
	.cin(gnd),
	.combout(\U_DAC_pulse|en_div~combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|en_div .lut_mask = 16'hFFAA;
defparam \U_DAC_pulse|en_div .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N3
dffeas \U_DAC_pulse|cnt_div[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_div~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|en_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_div[1] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N6
cycloneive_lcell_comb \U_DAC_pulse|co_div (
// Equation(s):
// \U_DAC_pulse|co_div~combout  = (\U_DAC_pulse|cnt_div [0] & (!\U_DAC_pulse|cnt_div [1] & (\U_DAC_pulse|co_div~0_combout  & \U_DAC_pulse|en_div~combout )))

	.dataa(\U_DAC_pulse|cnt_div [0]),
	.datab(\U_DAC_pulse|cnt_div [1]),
	.datac(\U_DAC_pulse|co_div~0_combout ),
	.datad(\U_DAC_pulse|en_div~combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|co_div~combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|co_div .lut_mask = 16'h2000;
defparam \U_DAC_pulse|co_div .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y26_N25
dffeas \U_DAC_pulse|cnt_wid[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[28] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y26_N29
dffeas \U_DAC_pulse|cnt_wid[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[30] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N24
cycloneive_lcell_comb \U_UART_recv|data[31]~feeder (
// Equation(s):
// \U_UART_recv|data[31]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [7]),
	.cin(gnd),
	.combout(\U_UART_recv|data[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[31]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y26_N25
dffeas \U_UART_recv|data[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[24]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[31] .is_wysiwyg = "true";
defparam \U_UART_recv|data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N29
dffeas \U_UART_recv|data[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [6]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[24]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[30] .is_wysiwyg = "true";
defparam \U_UART_recv|data[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N25
dffeas \U_UART_recv|data[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [4]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[24]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[28] .is_wysiwyg = "true";
defparam \U_UART_recv|data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N21
dffeas \U_UART_recv|data[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [2]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[24]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[26] .is_wysiwyg = "true";
defparam \U_UART_recv|data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N20
cycloneive_lcell_comb \U_DAC_pulse|Add2~52 (
// Equation(s):
// \U_DAC_pulse|Add2~52_combout  = (\U_UART_recv|data [26] & ((GND) # (!\U_DAC_pulse|Add2~51 ))) # (!\U_UART_recv|data [26] & (\U_DAC_pulse|Add2~51  $ (GND)))
// \U_DAC_pulse|Add2~53  = CARRY((\U_UART_recv|data [26]) # (!\U_DAC_pulse|Add2~51 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~51 ),
	.combout(\U_DAC_pulse|Add2~52_combout ),
	.cout(\U_DAC_pulse|Add2~53 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~52 .lut_mask = 16'h3CCF;
defparam \U_DAC_pulse|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N22
cycloneive_lcell_comb \U_DAC_pulse|Add2~54 (
// Equation(s):
// \U_DAC_pulse|Add2~54_combout  = (\U_UART_recv|data [27] & (\U_DAC_pulse|Add2~53  & VCC)) # (!\U_UART_recv|data [27] & (!\U_DAC_pulse|Add2~53 ))
// \U_DAC_pulse|Add2~55  = CARRY((!\U_UART_recv|data [27] & !\U_DAC_pulse|Add2~53 ))

	.dataa(\U_UART_recv|data [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~53 ),
	.combout(\U_DAC_pulse|Add2~54_combout ),
	.cout(\U_DAC_pulse|Add2~55 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~54 .lut_mask = 16'hA505;
defparam \U_DAC_pulse|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N28
cycloneive_lcell_comb \U_DAC_pulse|Add2~60 (
// Equation(s):
// \U_DAC_pulse|Add2~60_combout  = (\U_UART_recv|data [30] & ((GND) # (!\U_DAC_pulse|Add2~59 ))) # (!\U_UART_recv|data [30] & (\U_DAC_pulse|Add2~59  $ (GND)))
// \U_DAC_pulse|Add2~61  = CARRY((\U_UART_recv|data [30]) # (!\U_DAC_pulse|Add2~59 ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|Add2~59 ),
	.combout(\U_DAC_pulse|Add2~60_combout ),
	.cout(\U_DAC_pulse|Add2~61 ));
// synopsys translate_off
defparam \U_DAC_pulse|Add2~60 .lut_mask = 16'h3CCF;
defparam \U_DAC_pulse|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N30
cycloneive_lcell_comb \U_DAC_pulse|Add2~62 (
// Equation(s):
// \U_DAC_pulse|Add2~62_combout  = \U_DAC_pulse|Add2~61  $ (!\U_UART_recv|data [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|data [31]),
	.cin(\U_DAC_pulse|Add2~61 ),
	.combout(\U_DAC_pulse|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Add2~62 .lut_mask = 16'hF00F;
defparam \U_DAC_pulse|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N4
cycloneive_lcell_comb \U_DAC_pulse|Equal1~9 (
// Equation(s):
// \U_DAC_pulse|Equal1~9_combout  = (\U_DAC_pulse|cnt_wid [31] & (\U_DAC_pulse|Add2~62_combout  & (\U_DAC_pulse|cnt_wid [30] $ (!\U_DAC_pulse|Add2~60_combout )))) # (!\U_DAC_pulse|cnt_wid [31] & (!\U_DAC_pulse|Add2~62_combout  & (\U_DAC_pulse|cnt_wid [30] $ 
// (!\U_DAC_pulse|Add2~60_combout ))))

	.dataa(\U_DAC_pulse|cnt_wid [31]),
	.datab(\U_DAC_pulse|cnt_wid [30]),
	.datac(\U_DAC_pulse|Add2~62_combout ),
	.datad(\U_DAC_pulse|Add2~60_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~9 .lut_mask = 16'h8421;
defparam \U_DAC_pulse|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N2
cycloneive_lcell_comb \U_DAC_pulse|co_wid~0 (
// Equation(s):
// \U_DAC_pulse|co_wid~0_combout  = (\U_DAC_pulse|Equal1~20_combout  & (\U_DAC_pulse|Equal1~15_combout  & (\U_DAC_pulse|Equal1~4_combout  & \U_DAC_pulse|co_div~combout )))

	.dataa(\U_DAC_pulse|Equal1~20_combout ),
	.datab(\U_DAC_pulse|Equal1~15_combout ),
	.datac(\U_DAC_pulse|Equal1~4_combout ),
	.datad(\U_DAC_pulse|co_div~combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|co_wid~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|co_wid~0 .lut_mask = 16'h8000;
defparam \U_DAC_pulse|co_wid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N0
cycloneive_lcell_comb \U_DAC_pulse|co_wid (
// Equation(s):
// \U_DAC_pulse|co_wid~combout  = (\U_DAC_pulse|Equal1~8_combout  & (\U_DAC_pulse|Equal1~9_combout  & (\U_DAC_pulse|Equal1~7_combout  & \U_DAC_pulse|co_wid~0_combout )))

	.dataa(\U_DAC_pulse|Equal1~8_combout ),
	.datab(\U_DAC_pulse|Equal1~9_combout ),
	.datac(\U_DAC_pulse|Equal1~7_combout ),
	.datad(\U_DAC_pulse|co_wid~0_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|co_wid~combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|co_wid .lut_mask = 16'h8000;
defparam \U_DAC_pulse|co_wid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N1
dffeas \U_DAC_pulse|cnt_wid[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[0] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N2
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[1]~34 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[1]~34_combout  = (\U_DAC_pulse|cnt_wid [1] & (!\U_DAC_pulse|cnt_wid[0]~33 )) # (!\U_DAC_pulse|cnt_wid [1] & ((\U_DAC_pulse|cnt_wid[0]~33 ) # (GND)))
// \U_DAC_pulse|cnt_wid[1]~35  = CARRY((!\U_DAC_pulse|cnt_wid[0]~33 ) # (!\U_DAC_pulse|cnt_wid [1]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[0]~33 ),
	.combout(\U_DAC_pulse|cnt_wid[1]~34_combout ),
	.cout(\U_DAC_pulse|cnt_wid[1]~35 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[1]~34 .lut_mask = 16'h3C3F;
defparam \U_DAC_pulse|cnt_wid[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y27_N3
dffeas \U_DAC_pulse|cnt_wid[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[1] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N4
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[2]~36 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[2]~36_combout  = (\U_DAC_pulse|cnt_wid [2] & (\U_DAC_pulse|cnt_wid[1]~35  $ (GND))) # (!\U_DAC_pulse|cnt_wid [2] & (!\U_DAC_pulse|cnt_wid[1]~35  & VCC))
// \U_DAC_pulse|cnt_wid[2]~37  = CARRY((\U_DAC_pulse|cnt_wid [2] & !\U_DAC_pulse|cnt_wid[1]~35 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[1]~35 ),
	.combout(\U_DAC_pulse|cnt_wid[2]~36_combout ),
	.cout(\U_DAC_pulse|cnt_wid[2]~37 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[2]~36 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|cnt_wid[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y27_N5
dffeas \U_DAC_pulse|cnt_wid[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[2] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N8
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[4]~40 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[4]~40_combout  = (\U_DAC_pulse|cnt_wid [4] & (\U_DAC_pulse|cnt_wid[3]~39  $ (GND))) # (!\U_DAC_pulse|cnt_wid [4] & (!\U_DAC_pulse|cnt_wid[3]~39  & VCC))
// \U_DAC_pulse|cnt_wid[4]~41  = CARRY((\U_DAC_pulse|cnt_wid [4] & !\U_DAC_pulse|cnt_wid[3]~39 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[3]~39 ),
	.combout(\U_DAC_pulse|cnt_wid[4]~40_combout ),
	.cout(\U_DAC_pulse|cnt_wid[4]~41 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[4]~40 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|cnt_wid[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y27_N9
dffeas \U_DAC_pulse|cnt_wid[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[4] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N14
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[7]~46 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[7]~46_combout  = (\U_DAC_pulse|cnt_wid [7] & (!\U_DAC_pulse|cnt_wid[6]~45 )) # (!\U_DAC_pulse|cnt_wid [7] & ((\U_DAC_pulse|cnt_wid[6]~45 ) # (GND)))
// \U_DAC_pulse|cnt_wid[7]~47  = CARRY((!\U_DAC_pulse|cnt_wid[6]~45 ) # (!\U_DAC_pulse|cnt_wid [7]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[6]~45 ),
	.combout(\U_DAC_pulse|cnt_wid[7]~46_combout ),
	.cout(\U_DAC_pulse|cnt_wid[7]~47 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[7]~46 .lut_mask = 16'h3C3F;
defparam \U_DAC_pulse|cnt_wid[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y27_N15
dffeas \U_DAC_pulse|cnt_wid[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[7] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N16
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[8]~48 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[8]~48_combout  = (\U_DAC_pulse|cnt_wid [8] & (\U_DAC_pulse|cnt_wid[7]~47  $ (GND))) # (!\U_DAC_pulse|cnt_wid [8] & (!\U_DAC_pulse|cnt_wid[7]~47  & VCC))
// \U_DAC_pulse|cnt_wid[8]~49  = CARRY((\U_DAC_pulse|cnt_wid [8] & !\U_DAC_pulse|cnt_wid[7]~47 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[7]~47 ),
	.combout(\U_DAC_pulse|cnt_wid[8]~48_combout ),
	.cout(\U_DAC_pulse|cnt_wid[8]~49 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[8]~48 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|cnt_wid[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y27_N17
dffeas \U_DAC_pulse|cnt_wid[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[8] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N18
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[9]~50 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[9]~50_combout  = (\U_DAC_pulse|cnt_wid [9] & (!\U_DAC_pulse|cnt_wid[8]~49 )) # (!\U_DAC_pulse|cnt_wid [9] & ((\U_DAC_pulse|cnt_wid[8]~49 ) # (GND)))
// \U_DAC_pulse|cnt_wid[9]~51  = CARRY((!\U_DAC_pulse|cnt_wid[8]~49 ) # (!\U_DAC_pulse|cnt_wid [9]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[8]~49 ),
	.combout(\U_DAC_pulse|cnt_wid[9]~50_combout ),
	.cout(\U_DAC_pulse|cnt_wid[9]~51 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[9]~50 .lut_mask = 16'h3C3F;
defparam \U_DAC_pulse|cnt_wid[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y27_N19
dffeas \U_DAC_pulse|cnt_wid[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[9] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N20
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[10]~52 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[10]~52_combout  = (\U_DAC_pulse|cnt_wid [10] & (\U_DAC_pulse|cnt_wid[9]~51  $ (GND))) # (!\U_DAC_pulse|cnt_wid [10] & (!\U_DAC_pulse|cnt_wid[9]~51  & VCC))
// \U_DAC_pulse|cnt_wid[10]~53  = CARRY((\U_DAC_pulse|cnt_wid [10] & !\U_DAC_pulse|cnt_wid[9]~51 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[9]~51 ),
	.combout(\U_DAC_pulse|cnt_wid[10]~52_combout ),
	.cout(\U_DAC_pulse|cnt_wid[10]~53 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[10]~52 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|cnt_wid[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y27_N21
dffeas \U_DAC_pulse|cnt_wid[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[10] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N24
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[12]~56 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[12]~56_combout  = (\U_DAC_pulse|cnt_wid [12] & (\U_DAC_pulse|cnt_wid[11]~55  $ (GND))) # (!\U_DAC_pulse|cnt_wid [12] & (!\U_DAC_pulse|cnt_wid[11]~55  & VCC))
// \U_DAC_pulse|cnt_wid[12]~57  = CARRY((\U_DAC_pulse|cnt_wid [12] & !\U_DAC_pulse|cnt_wid[11]~55 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[11]~55 ),
	.combout(\U_DAC_pulse|cnt_wid[12]~56_combout ),
	.cout(\U_DAC_pulse|cnt_wid[12]~57 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[12]~56 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|cnt_wid[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y27_N25
dffeas \U_DAC_pulse|cnt_wid[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[12] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N26
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[13]~58 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[13]~58_combout  = (\U_DAC_pulse|cnt_wid [13] & (!\U_DAC_pulse|cnt_wid[12]~57 )) # (!\U_DAC_pulse|cnt_wid [13] & ((\U_DAC_pulse|cnt_wid[12]~57 ) # (GND)))
// \U_DAC_pulse|cnt_wid[13]~59  = CARRY((!\U_DAC_pulse|cnt_wid[12]~57 ) # (!\U_DAC_pulse|cnt_wid [13]))

	.dataa(\U_DAC_pulse|cnt_wid [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[12]~57 ),
	.combout(\U_DAC_pulse|cnt_wid[13]~58_combout ),
	.cout(\U_DAC_pulse|cnt_wid[13]~59 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[13]~58 .lut_mask = 16'h5A5F;
defparam \U_DAC_pulse|cnt_wid[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N28
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[14]~60 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[14]~60_combout  = (\U_DAC_pulse|cnt_wid [14] & (\U_DAC_pulse|cnt_wid[13]~59  $ (GND))) # (!\U_DAC_pulse|cnt_wid [14] & (!\U_DAC_pulse|cnt_wid[13]~59  & VCC))
// \U_DAC_pulse|cnt_wid[14]~61  = CARRY((\U_DAC_pulse|cnt_wid [14] & !\U_DAC_pulse|cnt_wid[13]~59 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[13]~59 ),
	.combout(\U_DAC_pulse|cnt_wid[14]~60_combout ),
	.cout(\U_DAC_pulse|cnt_wid[14]~61 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[14]~60 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|cnt_wid[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y27_N29
dffeas \U_DAC_pulse|cnt_wid[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[14] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N0
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[16]~64 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[16]~64_combout  = (\U_DAC_pulse|cnt_wid [16] & (\U_DAC_pulse|cnt_wid[15]~63  $ (GND))) # (!\U_DAC_pulse|cnt_wid [16] & (!\U_DAC_pulse|cnt_wid[15]~63  & VCC))
// \U_DAC_pulse|cnt_wid[16]~65  = CARRY((\U_DAC_pulse|cnt_wid [16] & !\U_DAC_pulse|cnt_wid[15]~63 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[15]~63 ),
	.combout(\U_DAC_pulse|cnt_wid[16]~64_combout ),
	.cout(\U_DAC_pulse|cnt_wid[16]~65 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[16]~64 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|cnt_wid[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N1
dffeas \U_DAC_pulse|cnt_wid[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[16] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N2
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[17]~66 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[17]~66_combout  = (\U_DAC_pulse|cnt_wid [17] & (!\U_DAC_pulse|cnt_wid[16]~65 )) # (!\U_DAC_pulse|cnt_wid [17] & ((\U_DAC_pulse|cnt_wid[16]~65 ) # (GND)))
// \U_DAC_pulse|cnt_wid[17]~67  = CARRY((!\U_DAC_pulse|cnt_wid[16]~65 ) # (!\U_DAC_pulse|cnt_wid [17]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[16]~65 ),
	.combout(\U_DAC_pulse|cnt_wid[17]~66_combout ),
	.cout(\U_DAC_pulse|cnt_wid[17]~67 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[17]~66 .lut_mask = 16'h3C3F;
defparam \U_DAC_pulse|cnt_wid[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N3
dffeas \U_DAC_pulse|cnt_wid[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[17] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N4
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[18]~68 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[18]~68_combout  = (\U_DAC_pulse|cnt_wid [18] & (\U_DAC_pulse|cnt_wid[17]~67  $ (GND))) # (!\U_DAC_pulse|cnt_wid [18] & (!\U_DAC_pulse|cnt_wid[17]~67  & VCC))
// \U_DAC_pulse|cnt_wid[18]~69  = CARRY((\U_DAC_pulse|cnt_wid [18] & !\U_DAC_pulse|cnt_wid[17]~67 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[17]~67 ),
	.combout(\U_DAC_pulse|cnt_wid[18]~68_combout ),
	.cout(\U_DAC_pulse|cnt_wid[18]~69 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[18]~68 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|cnt_wid[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N5
dffeas \U_DAC_pulse|cnt_wid[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[18] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N8
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[20]~72 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[20]~72_combout  = (\U_DAC_pulse|cnt_wid [20] & (\U_DAC_pulse|cnt_wid[19]~71  $ (GND))) # (!\U_DAC_pulse|cnt_wid [20] & (!\U_DAC_pulse|cnt_wid[19]~71  & VCC))
// \U_DAC_pulse|cnt_wid[20]~73  = CARRY((\U_DAC_pulse|cnt_wid [20] & !\U_DAC_pulse|cnt_wid[19]~71 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[19]~71 ),
	.combout(\U_DAC_pulse|cnt_wid[20]~72_combout ),
	.cout(\U_DAC_pulse|cnt_wid[20]~73 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[20]~72 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|cnt_wid[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N9
dffeas \U_DAC_pulse|cnt_wid[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[20] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N14
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[23]~78 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[23]~78_combout  = (\U_DAC_pulse|cnt_wid [23] & (!\U_DAC_pulse|cnt_wid[22]~77 )) # (!\U_DAC_pulse|cnt_wid [23] & ((\U_DAC_pulse|cnt_wid[22]~77 ) # (GND)))
// \U_DAC_pulse|cnt_wid[23]~79  = CARRY((!\U_DAC_pulse|cnt_wid[22]~77 ) # (!\U_DAC_pulse|cnt_wid [23]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[22]~77 ),
	.combout(\U_DAC_pulse|cnt_wid[23]~78_combout ),
	.cout(\U_DAC_pulse|cnt_wid[23]~79 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[23]~78 .lut_mask = 16'h3C3F;
defparam \U_DAC_pulse|cnt_wid[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N15
dffeas \U_DAC_pulse|cnt_wid[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[23] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N16
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[24]~80 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[24]~80_combout  = (\U_DAC_pulse|cnt_wid [24] & (\U_DAC_pulse|cnt_wid[23]~79  $ (GND))) # (!\U_DAC_pulse|cnt_wid [24] & (!\U_DAC_pulse|cnt_wid[23]~79  & VCC))
// \U_DAC_pulse|cnt_wid[24]~81  = CARRY((\U_DAC_pulse|cnt_wid [24] & !\U_DAC_pulse|cnt_wid[23]~79 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[23]~79 ),
	.combout(\U_DAC_pulse|cnt_wid[24]~80_combout ),
	.cout(\U_DAC_pulse|cnt_wid[24]~81 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[24]~80 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|cnt_wid[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N17
dffeas \U_DAC_pulse|cnt_wid[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[24] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N18
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[25]~82 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[25]~82_combout  = (\U_DAC_pulse|cnt_wid [25] & (!\U_DAC_pulse|cnt_wid[24]~81 )) # (!\U_DAC_pulse|cnt_wid [25] & ((\U_DAC_pulse|cnt_wid[24]~81 ) # (GND)))
// \U_DAC_pulse|cnt_wid[25]~83  = CARRY((!\U_DAC_pulse|cnt_wid[24]~81 ) # (!\U_DAC_pulse|cnt_wid [25]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[24]~81 ),
	.combout(\U_DAC_pulse|cnt_wid[25]~82_combout ),
	.cout(\U_DAC_pulse|cnt_wid[25]~83 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[25]~82 .lut_mask = 16'h3C3F;
defparam \U_DAC_pulse|cnt_wid[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N19
dffeas \U_DAC_pulse|cnt_wid[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[25] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N20
cycloneive_lcell_comb \U_DAC_pulse|cnt_wid[26]~84 (
// Equation(s):
// \U_DAC_pulse|cnt_wid[26]~84_combout  = (\U_DAC_pulse|cnt_wid [26] & (\U_DAC_pulse|cnt_wid[25]~83  $ (GND))) # (!\U_DAC_pulse|cnt_wid [26] & (!\U_DAC_pulse|cnt_wid[25]~83  & VCC))
// \U_DAC_pulse|cnt_wid[26]~85  = CARRY((\U_DAC_pulse|cnt_wid [26] & !\U_DAC_pulse|cnt_wid[25]~83 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|cnt_wid [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|cnt_wid[25]~83 ),
	.combout(\U_DAC_pulse|cnt_wid[26]~84_combout ),
	.cout(\U_DAC_pulse|cnt_wid[26]~85 ));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[26]~84 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|cnt_wid[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y26_N21
dffeas \U_DAC_pulse|cnt_wid[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[26] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y26_N23
dffeas \U_DAC_pulse|cnt_wid[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[27] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N26
cycloneive_lcell_comb \U_DAC_pulse|Equal1~6 (
// Equation(s):
// \U_DAC_pulse|Equal1~6_combout  = (\U_DAC_pulse|cnt_wid [26] & (\U_DAC_pulse|Add2~52_combout  & (\U_DAC_pulse|cnt_wid [27] $ (!\U_DAC_pulse|Add2~54_combout )))) # (!\U_DAC_pulse|cnt_wid [26] & (!\U_DAC_pulse|Add2~52_combout  & (\U_DAC_pulse|cnt_wid [27] $ 
// (!\U_DAC_pulse|Add2~54_combout ))))

	.dataa(\U_DAC_pulse|cnt_wid [26]),
	.datab(\U_DAC_pulse|cnt_wid [27]),
	.datac(\U_DAC_pulse|Add2~52_combout ),
	.datad(\U_DAC_pulse|Add2~54_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~6 .lut_mask = 16'h8421;
defparam \U_DAC_pulse|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N20
cycloneive_lcell_comb \U_DAC_pulse|Equal1~16 (
// Equation(s):
// \U_DAC_pulse|Equal1~16_combout  = (\U_DAC_pulse|cnt_wid [8] & (\U_DAC_pulse|Add2~16_combout  & (\U_DAC_pulse|Add2~18_combout  $ (!\U_DAC_pulse|cnt_wid [9])))) # (!\U_DAC_pulse|cnt_wid [8] & (!\U_DAC_pulse|Add2~16_combout  & (\U_DAC_pulse|Add2~18_combout  
// $ (!\U_DAC_pulse|cnt_wid [9]))))

	.dataa(\U_DAC_pulse|cnt_wid [8]),
	.datab(\U_DAC_pulse|Add2~18_combout ),
	.datac(\U_DAC_pulse|cnt_wid [9]),
	.datad(\U_DAC_pulse|Add2~16_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~16 .lut_mask = 16'h8241;
defparam \U_DAC_pulse|Equal1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y27_N27
dffeas \U_DAC_pulse|cnt_wid[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|cnt_wid[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_pulse|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_pulse|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|cnt_wid [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|cnt_wid[13] .is_wysiwyg = "true";
defparam \U_DAC_pulse|cnt_wid[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N8
cycloneive_lcell_comb \U_DAC_pulse|Equal1~18 (
// Equation(s):
// \U_DAC_pulse|Equal1~18_combout  = (\U_DAC_pulse|cnt_wid [12] & (\U_DAC_pulse|Add2~24_combout  & (\U_DAC_pulse|cnt_wid [13] $ (!\U_DAC_pulse|Add2~26_combout )))) # (!\U_DAC_pulse|cnt_wid [12] & (!\U_DAC_pulse|Add2~24_combout  & (\U_DAC_pulse|cnt_wid [13] $ 
// (!\U_DAC_pulse|Add2~26_combout ))))

	.dataa(\U_DAC_pulse|cnt_wid [12]),
	.datab(\U_DAC_pulse|cnt_wid [13]),
	.datac(\U_DAC_pulse|Add2~24_combout ),
	.datad(\U_DAC_pulse|Add2~26_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~18 .lut_mask = 16'h8421;
defparam \U_DAC_pulse|Equal1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N2
cycloneive_lcell_comb \U_DAC_pulse|Equal1~19 (
// Equation(s):
// \U_DAC_pulse|Equal1~19_combout  = (\U_DAC_pulse|cnt_wid [15] & (\U_DAC_pulse|Add2~30_combout  & (\U_DAC_pulse|cnt_wid [14] $ (!\U_DAC_pulse|Add2~28_combout )))) # (!\U_DAC_pulse|cnt_wid [15] & (!\U_DAC_pulse|Add2~30_combout  & (\U_DAC_pulse|cnt_wid [14] $ 
// (!\U_DAC_pulse|Add2~28_combout ))))

	.dataa(\U_DAC_pulse|cnt_wid [15]),
	.datab(\U_DAC_pulse|cnt_wid [14]),
	.datac(\U_DAC_pulse|Add2~30_combout ),
	.datad(\U_DAC_pulse|Add2~28_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~19 .lut_mask = 16'h8421;
defparam \U_DAC_pulse|Equal1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N28
cycloneive_lcell_comb \U_DAC_pulse|Equal1~20 (
// Equation(s):
// \U_DAC_pulse|Equal1~20_combout  = (\U_DAC_pulse|Equal1~17_combout  & (\U_DAC_pulse|Equal1~16_combout  & (\U_DAC_pulse|Equal1~18_combout  & \U_DAC_pulse|Equal1~19_combout )))

	.dataa(\U_DAC_pulse|Equal1~17_combout ),
	.datab(\U_DAC_pulse|Equal1~16_combout ),
	.datac(\U_DAC_pulse|Equal1~18_combout ),
	.datad(\U_DAC_pulse|Equal1~19_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|Equal1~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|Equal1~20 .lut_mask = 16'h8000;
defparam \U_DAC_pulse|Equal1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N12
cycloneive_lcell_comb \U_DAC_pulse|da_start~0 (
// Equation(s):
// \U_DAC_pulse|da_start~0_combout  = (\U_DAC_pulse|state_c.WAIT~q  & (\U_DAC_pulse|co_div~1_combout  & (\U_DAC_pulse|Equal1~15_combout  & \U_DAC_pulse|Equal1~5_combout )))

	.dataa(\U_DAC_pulse|state_c.WAIT~q ),
	.datab(\U_DAC_pulse|co_div~1_combout ),
	.datac(\U_DAC_pulse|Equal1~15_combout ),
	.datad(\U_DAC_pulse|Equal1~5_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_start~0 .lut_mask = 16'h8000;
defparam \U_DAC_pulse|da_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N10
cycloneive_lcell_comb \U_DAC_pulse|da_start~1 (
// Equation(s):
// \U_DAC_pulse|da_start~1_combout  = (\U_Sig_dly|sig_out~5_combout  & (((\U_DAC_pulse|Equal1~20_combout  & \U_DAC_pulse|da_start~0_combout )) # (!\U_DAC_pulse|state_c.IDLE~q ))) # (!\U_Sig_dly|sig_out~5_combout  & (((\U_DAC_pulse|Equal1~20_combout  & 
// \U_DAC_pulse|da_start~0_combout ))))

	.dataa(\U_Sig_dly|sig_out~5_combout ),
	.datab(\U_DAC_pulse|state_c.IDLE~q ),
	.datac(\U_DAC_pulse|Equal1~20_combout ),
	.datad(\U_DAC_pulse|da_start~0_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_start~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_start~1 .lut_mask = 16'hF222;
defparam \U_DAC_pulse|da_start~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N20
cycloneive_lcell_comb \U_DAC_pulse|da_start~2 (
// Equation(s):
// \U_DAC_pulse|da_start~2_combout  = (\U_DAC_pulse|Equal1~8_combout  & (\U_DAC_pulse|Equal1~9_combout  & (\U_DAC_pulse|Equal1~4_combout  & \U_DAC_pulse|da_start~1_combout )))

	.dataa(\U_DAC_pulse|Equal1~8_combout ),
	.datab(\U_DAC_pulse|Equal1~9_combout ),
	.datac(\U_DAC_pulse|Equal1~4_combout ),
	.datad(\U_DAC_pulse|da_start~1_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_start~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_start~2 .lut_mask = 16'h8000;
defparam \U_DAC_pulse|da_start~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N16
cycloneive_lcell_comb \U_DAC_pulse|da_start~3 (
// Equation(s):
// \U_DAC_pulse|da_start~3_combout  = (\U_Sig_dly|sig_out~5_combout  & (((\U_DAC_pulse|Equal1~6_combout  & \U_DAC_pulse|da_start~2_combout )) # (!\U_DAC_pulse|state_c.IDLE~q ))) # (!\U_Sig_dly|sig_out~5_combout  & (((\U_DAC_pulse|Equal1~6_combout  & 
// \U_DAC_pulse|da_start~2_combout ))))

	.dataa(\U_Sig_dly|sig_out~5_combout ),
	.datab(\U_DAC_pulse|state_c.IDLE~q ),
	.datac(\U_DAC_pulse|Equal1~6_combout ),
	.datad(\U_DAC_pulse|da_start~2_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_start~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_start~3 .lut_mask = 16'hF222;
defparam \U_DAC_pulse|da_start~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y27_N17
dffeas \U_DAC_pulse|da_start (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|da_start~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|da_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|da_start .is_wysiwyg = "true";
defparam \U_DAC_pulse|da_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N30
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|idle~0 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|idle~0_combout  = (\U_DAC_pulse|da_start~q ) # ((\U_DAC_pulse|U_DAC_driver|idle~q  & !\U_DAC_pulse|U_DAC_driver|done~combout ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|da_start~q ),
	.datac(\U_DAC_pulse|U_DAC_driver|idle~q ),
	.datad(\U_DAC_pulse|U_DAC_driver|done~combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|idle~0 .lut_mask = 16'hCCFC;
defparam \U_DAC_pulse|U_DAC_driver|idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N31
dffeas \U_DAC_pulse|U_DAC_driver|idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|idle~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|idle .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|idle .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N17
dffeas \U_DAC_pulse|U_DAC_driver|cnt_step[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|U_DAC_driver|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|cnt_step [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|cnt_step[1] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|cnt_step[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N18
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Add0~4 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Add0~4_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [2] & (\U_DAC_pulse|U_DAC_driver|Add0~3  $ (GND))) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [2] & (!\U_DAC_pulse|U_DAC_driver|Add0~3  & VCC))
// \U_DAC_pulse|U_DAC_driver|Add0~5  = CARRY((\U_DAC_pulse|U_DAC_driver|cnt_step [2] & !\U_DAC_pulse|U_DAC_driver|Add0~3 ))

	.dataa(gnd),
	.datab(\U_DAC_pulse|U_DAC_driver|cnt_step [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|U_DAC_driver|Add0~3 ),
	.combout(\U_DAC_pulse|U_DAC_driver|Add0~4_combout ),
	.cout(\U_DAC_pulse|U_DAC_driver|Add0~5 ));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Add0~4 .lut_mask = 16'hC30C;
defparam \U_DAC_pulse|U_DAC_driver|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N0
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|cnt_step~1 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|cnt_step~1_combout  = (\U_DAC_pulse|U_DAC_driver|Add0~4_combout  & (((\U_DAC_pulse|U_DAC_driver|cnt_step [1]) # (!\U_DAC_pulse|U_DAC_driver|done~1_combout )) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [3])))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [3]),
	.datab(\U_DAC_pulse|U_DAC_driver|cnt_step [1]),
	.datac(\U_DAC_pulse|U_DAC_driver|done~1_combout ),
	.datad(\U_DAC_pulse|U_DAC_driver|Add0~4_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|cnt_step~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|cnt_step~1 .lut_mask = 16'hDF00;
defparam \U_DAC_pulse|U_DAC_driver|cnt_step~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N1
dffeas \U_DAC_pulse|U_DAC_driver|cnt_step[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|cnt_step~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|U_DAC_driver|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|cnt_step [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|cnt_step[2] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|cnt_step[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N22
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Add0~8 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Add0~8_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [4] & (\U_DAC_pulse|U_DAC_driver|Add0~7  $ (GND))) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [4] & (!\U_DAC_pulse|U_DAC_driver|Add0~7  & VCC))
// \U_DAC_pulse|U_DAC_driver|Add0~9  = CARRY((\U_DAC_pulse|U_DAC_driver|cnt_step [4] & !\U_DAC_pulse|U_DAC_driver|Add0~7 ))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|U_DAC_driver|Add0~7 ),
	.combout(\U_DAC_pulse|U_DAC_driver|Add0~8_combout ),
	.cout(\U_DAC_pulse|U_DAC_driver|Add0~9 ));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Add0~8 .lut_mask = 16'hA50A;
defparam \U_DAC_pulse|U_DAC_driver|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N24
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Add0~10 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Add0~10_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [5] & (!\U_DAC_pulse|U_DAC_driver|Add0~9 )) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [5] & ((\U_DAC_pulse|U_DAC_driver|Add0~9 ) # (GND)))
// \U_DAC_pulse|U_DAC_driver|Add0~11  = CARRY((!\U_DAC_pulse|U_DAC_driver|Add0~9 ) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [5]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|U_DAC_driver|cnt_step [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_pulse|U_DAC_driver|Add0~9 ),
	.combout(\U_DAC_pulse|U_DAC_driver|Add0~10_combout ),
	.cout(\U_DAC_pulse|U_DAC_driver|Add0~11 ));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Add0~10 .lut_mask = 16'h3C3F;
defparam \U_DAC_pulse|U_DAC_driver|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y30_N25
dffeas \U_DAC_pulse|U_DAC_driver|cnt_step[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|U_DAC_driver|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|cnt_step [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|cnt_step[5] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|cnt_step[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N23
dffeas \U_DAC_pulse|U_DAC_driver|cnt_step[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|U_DAC_driver|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|cnt_step [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|cnt_step[4] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|cnt_step[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N26
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Add0~12 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Add0~12_combout  = \U_DAC_pulse|U_DAC_driver|Add0~11  $ (!\U_DAC_pulse|U_DAC_driver|cnt_step [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [6]),
	.cin(\U_DAC_pulse|U_DAC_driver|Add0~11 ),
	.combout(\U_DAC_pulse|U_DAC_driver|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Add0~12 .lut_mask = 16'hF00F;
defparam \U_DAC_pulse|U_DAC_driver|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N2
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|cnt_step~2 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|cnt_step~2_combout  = (\U_DAC_pulse|U_DAC_driver|Add0~12_combout  & (((\U_DAC_pulse|U_DAC_driver|cnt_step [1]) # (!\U_DAC_pulse|U_DAC_driver|done~1_combout )) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [3])))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [3]),
	.datab(\U_DAC_pulse|U_DAC_driver|done~1_combout ),
	.datac(\U_DAC_pulse|U_DAC_driver|Add0~12_combout ),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|cnt_step~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|cnt_step~2 .lut_mask = 16'hF070;
defparam \U_DAC_pulse|U_DAC_driver|cnt_step~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N3
dffeas \U_DAC_pulse|U_DAC_driver|cnt_step[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|cnt_step~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|U_DAC_driver|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|cnt_step [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|cnt_step[6] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|cnt_step[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N4
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|done~0 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|done~0_combout  = (\U_DAC_pulse|U_DAC_driver|idle~q  & (!\U_DAC_pulse|U_DAC_driver|cnt_step [5] & (!\U_DAC_pulse|U_DAC_driver|cnt_step [4] & \U_DAC_pulse|U_DAC_driver|cnt_step [6])))

	.dataa(\U_DAC_pulse|U_DAC_driver|idle~q ),
	.datab(\U_DAC_pulse|U_DAC_driver|cnt_step [5]),
	.datac(\U_DAC_pulse|U_DAC_driver|cnt_step [4]),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [6]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|done~0 .lut_mask = 16'h0200;
defparam \U_DAC_pulse|U_DAC_driver|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N12
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|cnt_step~3 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|cnt_step~3_combout  = (\U_DAC_pulse|U_DAC_driver|Add0~0_combout  & (((\U_DAC_pulse|U_DAC_driver|cnt_step [1]) # (!\U_DAC_pulse|U_DAC_driver|done~1_combout )) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [3])))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [3]),
	.datab(\U_DAC_pulse|U_DAC_driver|done~1_combout ),
	.datac(\U_DAC_pulse|U_DAC_driver|Add0~0_combout ),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|cnt_step~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|cnt_step~3 .lut_mask = 16'hF070;
defparam \U_DAC_pulse|U_DAC_driver|cnt_step~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N13
dffeas \U_DAC_pulse|U_DAC_driver|cnt_step[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|cnt_step~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|U_DAC_driver|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|cnt_step [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|cnt_step[0] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|cnt_step[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N8
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|done~1 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|done~1_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [2] & (\U_DAC_pulse|U_DAC_driver|done~0_combout  & !\U_DAC_pulse|U_DAC_driver|cnt_step [0]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|U_DAC_driver|cnt_step [2]),
	.datac(\U_DAC_pulse|U_DAC_driver|done~0_combout ),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [0]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|done~1 .lut_mask = 16'h00C0;
defparam \U_DAC_pulse|U_DAC_driver|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N10
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|cnt_step~0 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|cnt_step~0_combout  = (\U_DAC_pulse|U_DAC_driver|Add0~6_combout  & (((\U_DAC_pulse|U_DAC_driver|cnt_step [1]) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [3])) # (!\U_DAC_pulse|U_DAC_driver|done~1_combout )))

	.dataa(\U_DAC_pulse|U_DAC_driver|Add0~6_combout ),
	.datab(\U_DAC_pulse|U_DAC_driver|done~1_combout ),
	.datac(\U_DAC_pulse|U_DAC_driver|cnt_step [3]),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|cnt_step~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|cnt_step~0 .lut_mask = 16'hAA2A;
defparam \U_DAC_pulse|U_DAC_driver|cnt_step~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N11
dffeas \U_DAC_pulse|U_DAC_driver|cnt_step[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|cnt_step~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|U_DAC_driver|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|cnt_step [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|cnt_step[3] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|cnt_step[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N6
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|done (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|done~combout  = (!\U_DAC_pulse|U_DAC_driver|cnt_step [1] & (\U_DAC_pulse|U_DAC_driver|done~1_combout  & \U_DAC_pulse|U_DAC_driver|cnt_step [3]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|U_DAC_driver|cnt_step [1]),
	.datac(\U_DAC_pulse|U_DAC_driver|done~1_combout ),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|done~combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|done .lut_mask = 16'h3000;
defparam \U_DAC_pulse|U_DAC_driver|done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N16
cycloneive_lcell_comb \idle~0 (
// Equation(s):
// \idle~0_combout  = (\U_UART_recv|wren~q ) # ((\idle~q  & ((!\U_DAC_pulse|U_DAC_driver|done~combout ) # (!\U_DAC_pulse|state_c.FALL~q ))))

	.dataa(\U_DAC_pulse|state_c.FALL~q ),
	.datab(\U_UART_recv|wren~q ),
	.datac(\idle~q ),
	.datad(\U_DAC_pulse|U_DAC_driver|done~combout ),
	.cin(gnd),
	.combout(\idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \idle~0 .lut_mask = 16'hDCFC;
defparam \idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y28_N17
dffeas idle(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\idle~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam idle.is_wysiwyg = "true";
defparam idle.power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y26_N7
dffeas \U_UART_recv|U_Uart_rx|rx_buf0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|rx_buf0~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|rx_buf0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|rx_buf0 .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|rx_buf0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N24
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|rx_buf1~feeder (
// Equation(s):
// \U_UART_recv|U_Uart_rx|rx_buf1~feeder_combout  = \U_UART_recv|U_Uart_rx|rx_buf0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|rx_buf0~q ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|rx_buf1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|rx_buf1~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|U_Uart_rx|rx_buf1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N25
dffeas \U_UART_recv|U_Uart_rx|rx_buf1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|rx_buf1~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|rx_buf1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|rx_buf1 .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|rx_buf1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|Decoder0~1 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|Decoder0~1_combout  = (!\U_UART_recv|U_Uart_rx|cnt_idx [3] & (\U_UART_recv|U_Uart_rx|Equal1~3_combout  & \U_UART_recv|U_Uart_rx|cnt_idx [0]))

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|cnt_idx [3]),
	.datac(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datad(\U_UART_recv|U_Uart_rx|cnt_idx [0]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|Decoder0~1 .lut_mask = 16'h3000;
defparam \U_UART_recv|U_Uart_rx|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|data[4]~4 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|data[4]~4_combout  = (\U_UART_recv|U_Uart_rx|Decoder0~6_combout  & ((\U_UART_recv|U_Uart_rx|Decoder0~1_combout  & (\U_UART_recv|U_Uart_rx|rx_buf1~q )) # (!\U_UART_recv|U_Uart_rx|Decoder0~1_combout  & ((\U_UART_recv|U_Uart_rx|data 
// [4]))))) # (!\U_UART_recv|U_Uart_rx|Decoder0~6_combout  & (((\U_UART_recv|U_Uart_rx|data [4]))))

	.dataa(\U_UART_recv|U_Uart_rx|Decoder0~6_combout ),
	.datab(\U_UART_recv|U_Uart_rx|rx_buf1~q ),
	.datac(\U_UART_recv|U_Uart_rx|data [4]),
	.datad(\U_UART_recv|U_Uart_rx|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[4]~4 .lut_mask = 16'hD8F0;
defparam \U_UART_recv|U_Uart_rx|data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N23
dffeas \U_UART_recv|U_Uart_rx|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|data[4]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[4] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N30
cycloneive_lcell_comb \U_UART_recv|data[76]~feeder (
// Equation(s):
// \U_UART_recv|data[76]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [4]),
	.cin(gnd),
	.combout(\U_UART_recv|data[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[76]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N12
cycloneive_lcell_comb \U_UART_recv|Decoder0~2 (
// Equation(s):
// \U_UART_recv|Decoder0~2_combout  = (!\U_UART_recv|cnt_num [1] & (!\U_UART_recv|cnt_num [3] & (\U_UART_recv|cnt_num [2] & !\U_UART_recv|cnt_num [0])))

	.dataa(\U_UART_recv|cnt_num [1]),
	.datab(\U_UART_recv|cnt_num [3]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_recv|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Decoder0~2 .lut_mask = 16'h0010;
defparam \U_UART_recv|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N30
cycloneive_lcell_comb \U_UART_recv|data[75]~4 (
// Equation(s):
// \U_UART_recv|data[75]~4_combout  = (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & (\U_UART_recv|data[75]~0_combout  & (\U_UART_recv|U_Uart_rx|Equal1~3_combout  & \U_UART_recv|Decoder0~2_combout )))

	.dataa(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datab(\U_UART_recv|data[75]~0_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datad(\U_UART_recv|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[75]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[75]~4 .lut_mask = 16'h8000;
defparam \U_UART_recv|data[75]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y31_N31
dffeas \U_UART_recv|data[76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[75]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [76]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[76] .is_wysiwyg = "true";
defparam \U_UART_recv|data[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|data[5]~5 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|data[5]~5_combout  = (\U_UART_recv|U_Uart_rx|cnt_idx [2] & ((\U_UART_recv|U_Uart_rx|Decoder0~2_combout  & (\U_UART_recv|U_Uart_rx|rx_buf1~q )) # (!\U_UART_recv|U_Uart_rx|Decoder0~2_combout  & ((\U_UART_recv|U_Uart_rx|data [5]))))) # 
// (!\U_UART_recv|U_Uart_rx|cnt_idx [2] & (((\U_UART_recv|U_Uart_rx|data [5]))))

	.dataa(\U_UART_recv|U_Uart_rx|cnt_idx [2]),
	.datab(\U_UART_recv|U_Uart_rx|rx_buf1~q ),
	.datac(\U_UART_recv|U_Uart_rx|data [5]),
	.datad(\U_UART_recv|U_Uart_rx|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[5]~5 .lut_mask = 16'hD8F0;
defparam \U_UART_recv|U_Uart_rx|data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N17
dffeas \U_UART_recv|U_Uart_rx|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|data[5]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[5] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N25
dffeas \U_UART_recv|data[77] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [5]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[75]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [77]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[77] .is_wysiwyg = "true";
defparam \U_UART_recv|data[77] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N7
dffeas \U_UART_recv|data[78] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [6]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[75]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [78]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[78] .is_wysiwyg = "true";
defparam \U_UART_recv|data[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N1
dffeas \U_UART_recv|data[79] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [7]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[75]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [79]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[79] .is_wysiwyg = "true";
defparam \U_UART_recv|data[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~6 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~6_combout  = (\U_UART_recv|data [75]) # ((\U_UART_recv|data [77]) # (\U_UART_recv|data [78] $ (\U_UART_recv|data [79])))

	.dataa(\U_UART_recv|data [75]),
	.datab(\U_UART_recv|data [77]),
	.datac(\U_UART_recv|data [78]),
	.datad(\U_UART_recv|data [79]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~6 .lut_mask = 16'hEFFE;
defparam \U_ADC_loop|U_ADC_set|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_num[0]~8 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_num[0]~8_combout  = \U_ADC_loop|U_ADC_set|cnt_num [0] $ (VCC)
// \U_ADC_loop|U_ADC_set|cnt_num[0]~9  = CARRY(\U_ADC_loop|U_ADC_set|cnt_num [0])

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_num [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|cnt_num[0]~8_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_num[0]~9 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[0]~8 .lut_mask = 16'h33CC;
defparam \U_ADC_loop|U_ADC_set|cnt_num[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N1
cycloneive_io_ibuf \ad_eoc~input (
	.i(ad_eoc),
	.ibar(gnd),
	.o(\ad_eoc~input_o ));
// synopsys translate_off
defparam \ad_eoc~input .bus_hold = "false";
defparam \ad_eoc~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0~feeder (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0~feeder_combout  = \ad_eoc~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_eoc~input_o ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0~feeder .lut_mask = 16'hFF00;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N27
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0 .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~feeder (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~feeder_combout  = \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~feeder .lut_mask = 16'hF0F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N29
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1 .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~feeder (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~feeder_combout  = \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~q ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~feeder .lut_mask = 16'hFF00;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N31
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2 .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~0_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.WAIT~q  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~q  & !\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~q ))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.WAIT~q ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf1~q ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|eoc_buf2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~0 .lut_mask = 16'h0808;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|done~feeder (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|done~feeder_combout  = \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector0~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|done~feeder .lut_mask = 16'hFF00;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N21
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|done .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|done .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N3
dffeas \U_ADC_loop|U_ADC_set|cnt_num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_num[0]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|Selector0~15_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[0] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~7 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~7_combout  = (\U_UART_recv|data [76] & (((!\U_ADC_loop|U_ADC_set|cnt_num [0])))) # (!\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Selector0~6_combout  & ((!\U_ADC_loop|U_ADC_set|cnt_num [0]))) # 
// (!\U_ADC_loop|U_ADC_set|Selector0~6_combout  & (!\U_UART_recv|data [78] & \U_ADC_loop|U_ADC_set|cnt_num [0]))))

	.dataa(\U_UART_recv|data [78]),
	.datab(\U_UART_recv|data [76]),
	.datac(\U_ADC_loop|U_ADC_set|Selector0~6_combout ),
	.datad(\U_ADC_loop|U_ADC_set|cnt_num [0]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~7 .lut_mask = 16'h01FC;
defparam \U_ADC_loop|U_ADC_set|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_num[1]~10 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_num[1]~10_combout  = (\U_ADC_loop|U_ADC_set|cnt_num [1] & (!\U_ADC_loop|U_ADC_set|cnt_num[0]~9 )) # (!\U_ADC_loop|U_ADC_set|cnt_num [1] & ((\U_ADC_loop|U_ADC_set|cnt_num[0]~9 ) # (GND)))
// \U_ADC_loop|U_ADC_set|cnt_num[1]~11  = CARRY((!\U_ADC_loop|U_ADC_set|cnt_num[0]~9 ) # (!\U_ADC_loop|U_ADC_set|cnt_num [1]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_num [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_num[0]~9 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_num[1]~10_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_num[1]~11 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[1]~10 .lut_mask = 16'h3C3F;
defparam \U_ADC_loop|U_ADC_set|cnt_num[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y31_N5
dffeas \U_ADC_loop|U_ADC_set|cnt_num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_num[1]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|Selector0~15_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[1] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_num[2]~12 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_num[2]~12_combout  = (\U_ADC_loop|U_ADC_set|cnt_num [2] & (\U_ADC_loop|U_ADC_set|cnt_num[1]~11  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_num [2] & (!\U_ADC_loop|U_ADC_set|cnt_num[1]~11  & VCC))
// \U_ADC_loop|U_ADC_set|cnt_num[2]~13  = CARRY((\U_ADC_loop|U_ADC_set|cnt_num [2] & !\U_ADC_loop|U_ADC_set|cnt_num[1]~11 ))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_num [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_num[1]~11 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_num[2]~12_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_num[2]~13 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[2]~12 .lut_mask = 16'hA50A;
defparam \U_ADC_loop|U_ADC_set|cnt_num[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y31_N7
dffeas \U_ADC_loop|U_ADC_set|cnt_num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_num[2]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|Selector0~15_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[2] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~8 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~8_combout  = (\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Selector0~6_combout  & ((!\U_ADC_loop|U_ADC_set|cnt_num [2]))) # (!\U_ADC_loop|U_ADC_set|Selector0~6_combout  & (!\U_UART_recv|data [78] & 
// \U_ADC_loop|U_ADC_set|cnt_num [2])))) # (!\U_UART_recv|data [76] & (((!\U_ADC_loop|U_ADC_set|cnt_num [2]))))

	.dataa(\U_UART_recv|data [78]),
	.datab(\U_UART_recv|data [76]),
	.datac(\U_ADC_loop|U_ADC_set|Selector0~6_combout ),
	.datad(\U_ADC_loop|U_ADC_set|cnt_num [2]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~8 .lut_mask = 16'h04F3;
defparam \U_ADC_loop|U_ADC_set|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_num[3]~14 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_num[3]~14_combout  = (\U_ADC_loop|U_ADC_set|cnt_num [3] & (!\U_ADC_loop|U_ADC_set|cnt_num[2]~13 )) # (!\U_ADC_loop|U_ADC_set|cnt_num [3] & ((\U_ADC_loop|U_ADC_set|cnt_num[2]~13 ) # (GND)))
// \U_ADC_loop|U_ADC_set|cnt_num[3]~15  = CARRY((!\U_ADC_loop|U_ADC_set|cnt_num[2]~13 ) # (!\U_ADC_loop|U_ADC_set|cnt_num [3]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_num [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_num[2]~13 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_num[3]~14_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_num[3]~15 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[3]~14 .lut_mask = 16'h3C3F;
defparam \U_ADC_loop|U_ADC_set|cnt_num[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y31_N9
dffeas \U_ADC_loop|U_ADC_set|cnt_num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_num[3]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|Selector0~15_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[3] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_num[4]~16 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_num[4]~16_combout  = (\U_ADC_loop|U_ADC_set|cnt_num [4] & (\U_ADC_loop|U_ADC_set|cnt_num[3]~15  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_num [4] & (!\U_ADC_loop|U_ADC_set|cnt_num[3]~15  & VCC))
// \U_ADC_loop|U_ADC_set|cnt_num[4]~17  = CARRY((\U_ADC_loop|U_ADC_set|cnt_num [4] & !\U_ADC_loop|U_ADC_set|cnt_num[3]~15 ))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_num [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_num[3]~15 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_num[4]~16_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_num[4]~17 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[4]~16 .lut_mask = 16'hA50A;
defparam \U_ADC_loop|U_ADC_set|cnt_num[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y31_N11
dffeas \U_ADC_loop|U_ADC_set|cnt_num[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_num[4]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|Selector0~15_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_num [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[4] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_num[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|Decoder0~5 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|Decoder0~5_combout  = (!\U_UART_recv|U_Uart_rx|cnt_idx [1] & (\U_UART_recv|U_Uart_rx|cnt_idx [2] & !\U_UART_recv|U_Uart_rx|cnt_idx [3]))

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|cnt_idx [1]),
	.datac(\U_UART_recv|U_Uart_rx|cnt_idx [2]),
	.datad(\U_UART_recv|U_Uart_rx|cnt_idx [3]),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|Decoder0~5 .lut_mask = 16'h0030;
defparam \U_UART_recv|U_Uart_rx|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cycloneive_lcell_comb \U_UART_recv|U_Uart_rx|data[3]~3 (
// Equation(s):
// \U_UART_recv|U_Uart_rx|data[3]~3_combout  = (\U_UART_recv|U_Uart_rx|Decoder0~5_combout  & ((\U_UART_recv|U_Uart_rx|Decoder0~4_combout  & (\U_UART_recv|U_Uart_rx|rx_buf1~q )) # (!\U_UART_recv|U_Uart_rx|Decoder0~4_combout  & ((\U_UART_recv|U_Uart_rx|data 
// [3]))))) # (!\U_UART_recv|U_Uart_rx|Decoder0~5_combout  & (((\U_UART_recv|U_Uart_rx|data [3]))))

	.dataa(\U_UART_recv|U_Uart_rx|rx_buf1~q ),
	.datab(\U_UART_recv|U_Uart_rx|Decoder0~5_combout ),
	.datac(\U_UART_recv|U_Uart_rx|data [3]),
	.datad(\U_UART_recv|U_Uart_rx|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|U_Uart_rx|data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[3]~3 .lut_mask = 16'hB8F0;
defparam \U_UART_recv|U_Uart_rx|data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N31
dffeas \U_UART_recv|U_Uart_rx|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|U_Uart_rx|data[3]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|U_Uart_rx|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|U_Uart_rx|data[3] .is_wysiwyg = "true";
defparam \U_UART_recv|U_Uart_rx|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N9
dffeas \U_UART_recv|data[75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [3]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[75]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [75]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[75] .is_wysiwyg = "true";
defparam \U_UART_recv|data[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|ShiftLeft0~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|ShiftLeft0~0_combout  = (\U_UART_recv|data [77] & (!\U_UART_recv|data [75] & !\U_UART_recv|data [76]))

	.dataa(gnd),
	.datab(\U_UART_recv|data [77]),
	.datac(\U_UART_recv|data [75]),
	.datad(\U_UART_recv|data [76]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|ShiftLeft0~0 .lut_mask = 16'h000C;
defparam \U_ADC_loop|U_ADC_set|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~4_combout  = (\U_ADC_loop|U_ADC_set|ShiftLeft0~0_combout  & (!\U_UART_recv|data [78] & (\U_ADC_loop|U_ADC_set|cnt_num [4] $ (\U_UART_recv|data [79])))) # (!\U_ADC_loop|U_ADC_set|ShiftLeft0~0_combout  & 
// (((!\U_ADC_loop|U_ADC_set|cnt_num [4]))))

	.dataa(\U_UART_recv|data [78]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_num [4]),
	.datac(\U_ADC_loop|U_ADC_set|ShiftLeft0~0_combout ),
	.datad(\U_UART_recv|data [79]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~4 .lut_mask = 16'h1343;
defparam \U_ADC_loop|U_ADC_set|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~9 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~9_combout  = (\U_ADC_loop|U_ADC_set|Selector0~5_combout  & (\U_ADC_loop|U_ADC_set|Selector0~7_combout  & (\U_ADC_loop|U_ADC_set|Selector0~8_combout  & \U_ADC_loop|U_ADC_set|Selector0~4_combout )))

	.dataa(\U_ADC_loop|U_ADC_set|Selector0~5_combout ),
	.datab(\U_ADC_loop|U_ADC_set|Selector0~7_combout ),
	.datac(\U_ADC_loop|U_ADC_set|Selector0~8_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Selector0~4_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~9 .lut_mask = 16'h8000;
defparam \U_ADC_loop|U_ADC_set|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~20 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~20_combout  = ((\U_UART_recv|data [76]) # (\U_UART_recv|data [78] $ (\U_UART_recv|data [79]))) # (!\U_UART_recv|data [75])

	.dataa(\U_UART_recv|data [75]),
	.datab(\U_UART_recv|data [78]),
	.datac(\U_UART_recv|data [79]),
	.datad(\U_UART_recv|data [76]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~20 .lut_mask = 16'hFF7D;
defparam \U_ADC_loop|U_ADC_set|Selector0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~21 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~21_combout  = (\U_UART_recv|data [77] & (((!\U_ADC_loop|U_ADC_set|cnt_num [1])))) # (!\U_UART_recv|data [77] & ((\U_ADC_loop|U_ADC_set|Selector0~20_combout  & (!\U_ADC_loop|U_ADC_set|cnt_num [1])) # 
// (!\U_ADC_loop|U_ADC_set|Selector0~20_combout  & (\U_ADC_loop|U_ADC_set|cnt_num [1] & !\U_UART_recv|data [78]))))

	.dataa(\U_UART_recv|data [77]),
	.datab(\U_ADC_loop|U_ADC_set|Selector0~20_combout ),
	.datac(\U_ADC_loop|U_ADC_set|cnt_num [1]),
	.datad(\U_UART_recv|data [78]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~21 .lut_mask = 16'h0E1E;
defparam \U_ADC_loop|U_ADC_set|Selector0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_num[5]~18 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_num[5]~18_combout  = (\U_ADC_loop|U_ADC_set|cnt_num [5] & (!\U_ADC_loop|U_ADC_set|cnt_num[4]~17 )) # (!\U_ADC_loop|U_ADC_set|cnt_num [5] & ((\U_ADC_loop|U_ADC_set|cnt_num[4]~17 ) # (GND)))
// \U_ADC_loop|U_ADC_set|cnt_num[5]~19  = CARRY((!\U_ADC_loop|U_ADC_set|cnt_num[4]~17 ) # (!\U_ADC_loop|U_ADC_set|cnt_num [5]))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_num [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_num[4]~17 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_num[5]~18_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_num[5]~19 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[5]~18 .lut_mask = 16'h5A5F;
defparam \U_ADC_loop|U_ADC_set|cnt_num[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_num[6]~20 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_num[6]~20_combout  = (\U_ADC_loop|U_ADC_set|cnt_num [6] & (\U_ADC_loop|U_ADC_set|cnt_num[5]~19  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_num [6] & (!\U_ADC_loop|U_ADC_set|cnt_num[5]~19  & VCC))
// \U_ADC_loop|U_ADC_set|cnt_num[6]~21  = CARRY((\U_ADC_loop|U_ADC_set|cnt_num [6] & !\U_ADC_loop|U_ADC_set|cnt_num[5]~19 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_num [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_num[5]~19 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_num[6]~20_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_num[6]~21 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[6]~20 .lut_mask = 16'hC30C;
defparam \U_ADC_loop|U_ADC_set|cnt_num[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y31_N15
dffeas \U_ADC_loop|U_ADC_set|cnt_num[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_num[6]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|Selector0~15_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_num [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[6] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_num[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_num[7]~22 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_num[7]~22_combout  = \U_ADC_loop|U_ADC_set|cnt_num [7] $ (\U_ADC_loop|U_ADC_set|cnt_num[6]~21 )

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_num [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_ADC_loop|U_ADC_set|cnt_num[6]~21 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_num[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[7]~22 .lut_mask = 16'h3C3C;
defparam \U_ADC_loop|U_ADC_set|cnt_num[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y31_N17
dffeas \U_ADC_loop|U_ADC_set|cnt_num[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_num[7]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|Selector0~15_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_num [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[7] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_num[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N13
dffeas \U_ADC_loop|U_ADC_set|cnt_num[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_num[5]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|Selector0~15_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_num [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_num[5] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_num[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~18 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~18_combout  = (\U_ADC_loop|U_ADC_set|cnt_num [7]) # ((\U_ADC_loop|U_ADC_set|cnt_num [3]) # (\U_ADC_loop|U_ADC_set|cnt_num [5]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_num [7]),
	.datac(\U_ADC_loop|U_ADC_set|cnt_num [3]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_num [5]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~18 .lut_mask = 16'hFFFC;
defparam \U_ADC_loop|U_ADC_set|Selector0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~19 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~19_combout  = (\U_UART_recv|data [77] & ((\U_ADC_loop|U_ADC_set|cnt_num [3]) # ((!\U_ADC_loop|U_ADC_set|cnt_num [5] & !\U_ADC_loop|U_ADC_set|cnt_num [7])))) # (!\U_UART_recv|data [77] & (((\U_ADC_loop|U_ADC_set|cnt_num [5]) 
// # (\U_ADC_loop|U_ADC_set|cnt_num [7]))))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_num [3]),
	.datab(\U_UART_recv|data [77]),
	.datac(\U_ADC_loop|U_ADC_set|cnt_num [5]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_num [7]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~19 .lut_mask = 16'hBBBC;
defparam \U_ADC_loop|U_ADC_set|Selector0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~10 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~10_combout  = (\U_UART_recv|data [76] & (!\U_ADC_loop|U_ADC_set|cnt_num [5])) # (!\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|cnt_num [5] & !\U_ADC_loop|U_ADC_set|cnt_num [7]))

	.dataa(gnd),
	.datab(\U_UART_recv|data [76]),
	.datac(\U_ADC_loop|U_ADC_set|cnt_num [5]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_num [7]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~10 .lut_mask = 16'h0C3C;
defparam \U_ADC_loop|U_ADC_set|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~11 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~11_combout  = (\U_ADC_loop|U_ADC_set|Selector0~19_combout ) # ((\U_UART_recv|data [79] & ((\U_ADC_loop|U_ADC_set|Selector0~10_combout ) # (!\U_UART_recv|data [78]))))

	.dataa(\U_UART_recv|data [78]),
	.datab(\U_UART_recv|data [79]),
	.datac(\U_ADC_loop|U_ADC_set|Selector0~19_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Selector0~10_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~11 .lut_mask = 16'hFCF4;
defparam \U_ADC_loop|U_ADC_set|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~12 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~12_combout  = (\U_ADC_loop|U_ADC_set|Selector0~19_combout  & ((\U_UART_recv|data [78]) # ((\U_ADC_loop|U_ADC_set|Selector0~10_combout ) # (!\U_UART_recv|data [79])))) # (!\U_ADC_loop|U_ADC_set|Selector0~19_combout  & 
// (\U_ADC_loop|U_ADC_set|Selector0~10_combout  & (\U_UART_recv|data [78] $ (!\U_UART_recv|data [79]))))

	.dataa(\U_UART_recv|data [78]),
	.datab(\U_UART_recv|data [79]),
	.datac(\U_ADC_loop|U_ADC_set|Selector0~19_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Selector0~10_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~12 .lut_mask = 16'hF9B0;
defparam \U_ADC_loop|U_ADC_set|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~13 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~13_combout  = (\U_UART_recv|data [75] & (!\U_ADC_loop|U_ADC_set|Selector0~11_combout  & (\U_ADC_loop|U_ADC_set|Selector0~18_combout  $ (!\U_ADC_loop|U_ADC_set|Selector0~12_combout )))) # (!\U_UART_recv|data [75] & 
// (!\U_ADC_loop|U_ADC_set|Selector0~18_combout  & ((\U_ADC_loop|U_ADC_set|Selector0~12_combout ) # (!\U_ADC_loop|U_ADC_set|Selector0~11_combout ))))

	.dataa(\U_UART_recv|data [75]),
	.datab(\U_ADC_loop|U_ADC_set|Selector0~18_combout ),
	.datac(\U_ADC_loop|U_ADC_set|Selector0~11_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Selector0~12_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~13 .lut_mask = 16'h1903;
defparam \U_ADC_loop|U_ADC_set|Selector0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~15 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~15_combout  = (\U_ADC_loop|U_ADC_set|Selector0~14_combout  & (\U_ADC_loop|U_ADC_set|Selector0~9_combout  & (\U_ADC_loop|U_ADC_set|Selector0~21_combout  & \U_ADC_loop|U_ADC_set|Selector0~13_combout )))

	.dataa(\U_ADC_loop|U_ADC_set|Selector0~14_combout ),
	.datab(\U_ADC_loop|U_ADC_set|Selector0~9_combout ),
	.datac(\U_ADC_loop|U_ADC_set|Selector0~21_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Selector0~13_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~15 .lut_mask = 16'h8000;
defparam \U_ADC_loop|U_ADC_set|Selector0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector2~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector2~0_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q  & (\U_ADC_loop|U_ADC_set|state_c.WAIT~q  & !\U_ADC_loop|U_ADC_set|Selector0~15_combout ))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.datab(\U_ADC_loop|U_ADC_set|state_c.WAIT~q ),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|Selector0~15_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector2~0 .lut_mask = 16'h0088;
defparam \U_ADC_loop|U_ADC_set|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N28
cycloneive_lcell_comb \U_ADC_loop|cnt_chan[3]~3 (
// Equation(s):
// \U_ADC_loop|cnt_chan[3]~3_combout  = (\U_ADC_loop|en_chan~0_combout  & (\U_ADC_loop|Add0~0_combout  & (!\U_ADC_loop|co_chan~0_combout ))) # (!\U_ADC_loop|en_chan~0_combout  & (((\U_ADC_loop|cnt_chan [3]))))

	.dataa(\U_ADC_loop|Add0~0_combout ),
	.datab(\U_ADC_loop|co_chan~0_combout ),
	.datac(\U_ADC_loop|cnt_chan [3]),
	.datad(\U_ADC_loop|en_chan~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|cnt_chan[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|cnt_chan[3]~3 .lut_mask = 16'h22F0;
defparam \U_ADC_loop|cnt_chan[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N29
dffeas \U_ADC_loop|cnt_chan[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|cnt_chan[3]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|cnt_chan [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|cnt_chan[3] .is_wysiwyg = "true";
defparam \U_ADC_loop|cnt_chan[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneive_lcell_comb \U_ADC_loop|cnt_chan[0]~1 (
// Equation(s):
// \U_ADC_loop|cnt_chan[0]~1_combout  = (!\U_ADC_loop|cnt_chan [0] & (((!\U_ADC_loop|co_chan~1_combout ) # (!\U_ADC_loop|en_chan~0_combout )) # (!\U_ADC_loop|cnt_chan [1])))

	.dataa(\U_ADC_loop|cnt_chan [1]),
	.datab(\U_ADC_loop|en_chan~0_combout ),
	.datac(\U_ADC_loop|cnt_chan [0]),
	.datad(\U_ADC_loop|co_chan~1_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|cnt_chan[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|cnt_chan[0]~1 .lut_mask = 16'h070F;
defparam \U_ADC_loop|cnt_chan[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N19
dffeas \U_ADC_loop|cnt_chan[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|cnt_chan[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|en_chan~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|cnt_chan [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|cnt_chan[0] .is_wysiwyg = "true";
defparam \U_ADC_loop|cnt_chan[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N26
cycloneive_lcell_comb \U_ADC_loop|cnt_chan[2]~2 (
// Equation(s):
// \U_ADC_loop|cnt_chan[2]~2_combout  = \U_ADC_loop|cnt_chan [2] $ (((\U_ADC_loop|en_chan~0_combout  & (\U_ADC_loop|cnt_chan [1] & \U_ADC_loop|cnt_chan [0]))))

	.dataa(\U_ADC_loop|en_chan~0_combout ),
	.datab(\U_ADC_loop|cnt_chan [1]),
	.datac(\U_ADC_loop|cnt_chan [2]),
	.datad(\U_ADC_loop|cnt_chan [0]),
	.cin(gnd),
	.combout(\U_ADC_loop|cnt_chan[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|cnt_chan[2]~2 .lut_mask = 16'h78F0;
defparam \U_ADC_loop|cnt_chan[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N27
dffeas \U_ADC_loop|cnt_chan[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|cnt_chan[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|cnt_chan [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|cnt_chan[2] .is_wysiwyg = "true";
defparam \U_ADC_loop|cnt_chan[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N22
cycloneive_lcell_comb \U_ADC_loop|co_chan~1 (
// Equation(s):
// \U_ADC_loop|co_chan~1_combout  = (!\U_ADC_loop|cnt_chan [2] & \U_ADC_loop|cnt_chan [3])

	.dataa(gnd),
	.datab(\U_ADC_loop|cnt_chan [2]),
	.datac(gnd),
	.datad(\U_ADC_loop|cnt_chan [3]),
	.cin(gnd),
	.combout(\U_ADC_loop|co_chan~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|co_chan~1 .lut_mask = 16'h3300;
defparam \U_ADC_loop|co_chan~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneive_lcell_comb \U_ADC_loop|cnt_chan[1]~0 (
// Equation(s):
// \U_ADC_loop|cnt_chan[1]~0_combout  = (\U_ADC_loop|cnt_chan [0] & (((!\U_ADC_loop|cnt_chan [1])))) # (!\U_ADC_loop|cnt_chan [0] & (\U_ADC_loop|cnt_chan [1] & ((!\U_ADC_loop|en_chan~0_combout ) # (!\U_ADC_loop|co_chan~1_combout ))))

	.dataa(\U_ADC_loop|cnt_chan [0]),
	.datab(\U_ADC_loop|co_chan~1_combout ),
	.datac(\U_ADC_loop|cnt_chan [1]),
	.datad(\U_ADC_loop|en_chan~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|cnt_chan[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|cnt_chan[1]~0 .lut_mask = 16'h1A5A;
defparam \U_ADC_loop|cnt_chan[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y27_N13
dffeas \U_ADC_loop|cnt_chan[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|cnt_chan[1]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|en_chan~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|cnt_chan [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|cnt_chan[1] .is_wysiwyg = "true";
defparam \U_ADC_loop|cnt_chan[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N18
cycloneive_lcell_comb \U_ADC_loop|co_chan~0 (
// Equation(s):
// \U_ADC_loop|co_chan~0_combout  = (!\U_ADC_loop|cnt_chan [2] & (\U_ADC_loop|cnt_chan [3] & (\U_ADC_loop|cnt_chan [1] & !\U_ADC_loop|cnt_chan [0])))

	.dataa(\U_ADC_loop|cnt_chan [2]),
	.datab(\U_ADC_loop|cnt_chan [3]),
	.datac(\U_ADC_loop|cnt_chan [1]),
	.datad(\U_ADC_loop|cnt_chan [0]),
	.cin(gnd),
	.combout(\U_ADC_loop|co_chan~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|co_chan~0 .lut_mask = 16'h0040;
defparam \U_ADC_loop|co_chan~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N14
cycloneive_lcell_comb \U_ADC_loop|idle~0 (
// Equation(s):
// \U_ADC_loop|idle~0_combout  = (\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|idle~q  & ((!\U_ADC_loop|en_chan~0_combout ) # (!\U_ADC_loop|co_chan~0_combout ))))

	.dataa(\U_Sig_dly|sig_out~5_combout ),
	.datab(\U_ADC_loop|co_chan~0_combout ),
	.datac(\U_ADC_loop|idle~q ),
	.datad(\U_ADC_loop|en_chan~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|idle~0 .lut_mask = 16'hBAFA;
defparam \U_ADC_loop|idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N15
dffeas \U_ADC_loop|idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|idle~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|idle .is_wysiwyg = "true";
defparam \U_ADC_loop|idle .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N17
dffeas \U_UART_recv|data[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[75]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [72]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[72] .is_wysiwyg = "true";
defparam \U_UART_recv|data[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N16
cycloneive_lcell_comb \U_ADC_loop|Mux0~0 (
// Equation(s):
// \U_ADC_loop|Mux0~0_combout  = (!\U_ADC_loop|cnt_chan [0] & ((\U_ADC_loop|cnt_chan [1] & (\U_UART_recv|data [74])) # (!\U_ADC_loop|cnt_chan [1] & ((\U_UART_recv|data [72])))))

	.dataa(\U_UART_recv|data [74]),
	.datab(\U_ADC_loop|cnt_chan [1]),
	.datac(\U_UART_recv|data [72]),
	.datad(\U_ADC_loop|cnt_chan [0]),
	.cin(gnd),
	.combout(\U_ADC_loop|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|Mux0~0 .lut_mask = 16'h00B8;
defparam \U_ADC_loop|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N4
cycloneive_lcell_comb \U_ADC_loop|Mux0~2 (
// Equation(s):
// \U_ADC_loop|Mux0~2_combout  = (\U_ADC_loop|cnt_chan [3] & (!\U_ADC_loop|cnt_chan [2] & ((\U_ADC_loop|Mux0~1_combout ) # (\U_ADC_loop|Mux0~0_combout ))))

	.dataa(\U_ADC_loop|Mux0~1_combout ),
	.datab(\U_ADC_loop|cnt_chan [3]),
	.datac(\U_ADC_loop|cnt_chan [2]),
	.datad(\U_ADC_loop|Mux0~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|Mux0~2 .lut_mask = 16'h0C08;
defparam \U_ADC_loop|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N24
cycloneive_lcell_comb \U_ADC_loop|en_chan~0 (
// Equation(s):
// \U_ADC_loop|en_chan~0_combout  = (\U_ADC_loop|idle~q  & ((\U_ADC_loop|U_ADC_set|done~q ) # ((!\U_ADC_loop|Mux0~7_combout  & !\U_ADC_loop|Mux0~2_combout ))))

	.dataa(\U_ADC_loop|Mux0~7_combout ),
	.datab(\U_ADC_loop|idle~q ),
	.datac(\U_ADC_loop|Mux0~2_combout ),
	.datad(\U_ADC_loop|U_ADC_set|done~q ),
	.cin(gnd),
	.combout(\U_ADC_loop|en_chan~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|en_chan~0 .lut_mask = 16'hCC04;
defparam \U_ADC_loop|en_chan~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N4
cycloneive_lcell_comb \U_ADC_loop|ad_dly~0 (
// Equation(s):
// \U_ADC_loop|ad_dly~0_combout  = (\U_UART_recv|data [48] & ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|en_chan~0_combout  & \U_ADC_loop|co_chan~0_combout ))))

	.dataa(\U_UART_recv|data [48]),
	.datab(\U_ADC_loop|en_chan~0_combout ),
	.datac(\U_ADC_loop|co_chan~0_combout ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~0 .lut_mask = 16'hAA80;
defparam \U_ADC_loop|ad_dly~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N22
cycloneive_lcell_comb \U_ADC_loop|ad_dly[9]~1 (
// Equation(s):
// \U_ADC_loop|ad_dly[9]~1_combout  = (\U_ADC_loop|U_ADC_set|done~q ) # ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|en_chan~0_combout  & \U_ADC_loop|co_chan~0_combout )))

	.dataa(\U_ADC_loop|U_ADC_set|done~q ),
	.datab(\U_ADC_loop|en_chan~0_combout ),
	.datac(\U_ADC_loop|co_chan~0_combout ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[9]~1 .lut_mask = 16'hFFEA;
defparam \U_ADC_loop|ad_dly[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N19
dffeas \U_ADC_loop|ad_dly[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|ad_dly~0_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[0] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~0_combout  = \U_ADC_loop|ad_dly [0] $ (VCC)
// \U_ADC_loop|U_ADC_set|Add2~1  = CARRY(\U_ADC_loop|ad_dly [0])

	.dataa(gnd),
	.datab(\U_ADC_loop|ad_dly [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Add2~0_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~1 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~0 .lut_mask = 16'h33CC;
defparam \U_ADC_loop|U_ADC_set|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[0]~16 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[0]~16_combout  = \U_ADC_loop|U_ADC_set|cnt_dly [0] $ (VCC)
// \U_ADC_loop|U_ADC_set|cnt_dly[0]~17  = CARRY(\U_ADC_loop|U_ADC_set|cnt_dly [0])

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dly [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[0]~16_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[0]~17 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[0]~16 .lut_mask = 16'h55AA;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add0~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add0~0_combout  = \U_ADC_loop|U_ADC_set|cnt_div [0] $ (VCC)
// \U_ADC_loop|U_ADC_set|Add0~1  = CARRY(\U_ADC_loop|U_ADC_set|cnt_div [0])

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_div [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Add0~0_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add0~1 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add0~0 .lut_mask = 16'h33CC;
defparam \U_ADC_loop|U_ADC_set|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~17 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~17_combout  = (\U_ADC_loop|ad_start~q  & (((!\U_ADC_loop|U_ADC_set|Selector0~15_combout )) # (!\U_ADC_loop|U_ADC_set|state_c.WAIT~q ))) # (!\U_ADC_loop|ad_start~q  & (\U_ADC_loop|U_ADC_set|state_c.IDLE~q  & 
// ((!\U_ADC_loop|U_ADC_set|Selector0~15_combout ) # (!\U_ADC_loop|U_ADC_set|state_c.WAIT~q ))))

	.dataa(\U_ADC_loop|ad_start~q ),
	.datab(\U_ADC_loop|U_ADC_set|state_c.WAIT~q ),
	.datac(\U_ADC_loop|U_ADC_set|state_c.IDLE~q ),
	.datad(\U_ADC_loop|U_ADC_set|Selector0~15_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~17 .lut_mask = 16'h32FA;
defparam \U_ADC_loop|U_ADC_set|Selector0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N7
dffeas \U_ADC_loop|U_ADC_set|state_c.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|Selector0~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|state_c.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|state_c.IDLE .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|state_c.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add0~6 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add0~6_combout  = (\U_ADC_loop|U_ADC_set|cnt_div [3] & (!\U_ADC_loop|U_ADC_set|Add0~5 )) # (!\U_ADC_loop|U_ADC_set|cnt_div [3] & ((\U_ADC_loop|U_ADC_set|Add0~5 ) # (GND)))
// \U_ADC_loop|U_ADC_set|Add0~7  = CARRY((!\U_ADC_loop|U_ADC_set|Add0~5 ) # (!\U_ADC_loop|U_ADC_set|cnt_div [3]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_div [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add0~5 ),
	.combout(\U_ADC_loop|U_ADC_set|Add0~6_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add0~7 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add0~6 .lut_mask = 16'h3C3F;
defparam \U_ADC_loop|U_ADC_set|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add0~8 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add0~8_combout  = (\U_ADC_loop|U_ADC_set|cnt_div [4] & (\U_ADC_loop|U_ADC_set|Add0~7  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_div [4] & (!\U_ADC_loop|U_ADC_set|Add0~7  & VCC))
// \U_ADC_loop|U_ADC_set|Add0~9  = CARRY((\U_ADC_loop|U_ADC_set|cnt_div [4] & !\U_ADC_loop|U_ADC_set|Add0~7 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_div [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add0~7 ),
	.combout(\U_ADC_loop|U_ADC_set|Add0~8_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add0~9 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add0~8 .lut_mask = 16'hC30C;
defparam \U_ADC_loop|U_ADC_set|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_div~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_div~1_combout  = (\U_ADC_loop|U_ADC_set|Add0~8_combout  & !\U_ADC_loop|U_ADC_set|co_div~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|Add0~8_combout ),
	.datad(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|cnt_div~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_div~1 .lut_mask = 16'h00F0;
defparam \U_ADC_loop|U_ADC_set|cnt_div~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N3
dffeas \U_ADC_loop|U_ADC_set|cnt_div[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_div~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|state_c.DELY~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_div[4] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_div[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add0~10 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add0~10_combout  = \U_ADC_loop|U_ADC_set|Add0~9  $ (\U_ADC_loop|U_ADC_set|cnt_div [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|cnt_div [5]),
	.cin(\U_ADC_loop|U_ADC_set|Add0~9 ),
	.combout(\U_ADC_loop|U_ADC_set|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add0~10 .lut_mask = 16'h0FF0;
defparam \U_ADC_loop|U_ADC_set|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_div~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_div~0_combout  = (!\U_ADC_loop|U_ADC_set|co_div~1_combout  & \U_ADC_loop|U_ADC_set|Add0~10_combout )

	.dataa(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|Add0~10_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|cnt_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_div~0 .lut_mask = 16'h5500;
defparam \U_ADC_loop|U_ADC_set|cnt_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N1
dffeas \U_ADC_loop|U_ADC_set|cnt_div[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_div~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|state_c.DELY~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_div[5] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_div[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector1~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector1~0_combout  = (\U_ADC_loop|U_ADC_set|cnt_div [0] & (!\U_ADC_loop|U_ADC_set|cnt_div [3] & (\U_ADC_loop|U_ADC_set|cnt_div [4] & \U_ADC_loop|U_ADC_set|cnt_div [5])))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_div [0]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_div [3]),
	.datac(\U_ADC_loop|U_ADC_set|cnt_div [4]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_div [5]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector1~0 .lut_mask = 16'h2000;
defparam \U_ADC_loop|U_ADC_set|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add0~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add0~4_combout  = (\U_ADC_loop|U_ADC_set|cnt_div [2] & (\U_ADC_loop|U_ADC_set|Add0~3  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_div [2] & (!\U_ADC_loop|U_ADC_set|Add0~3  & VCC))
// \U_ADC_loop|U_ADC_set|Add0~5  = CARRY((\U_ADC_loop|U_ADC_set|cnt_div [2] & !\U_ADC_loop|U_ADC_set|Add0~3 ))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_div [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add0~3 ),
	.combout(\U_ADC_loop|U_ADC_set|Add0~4_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add0~5 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add0~4 .lut_mask = 16'hA50A;
defparam \U_ADC_loop|U_ADC_set|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y30_N23
dffeas \U_ADC_loop|U_ADC_set|cnt_div[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|state_c.DELY~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_div[2] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[1]~18 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[1]~18_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [1] & (!\U_ADC_loop|U_ADC_set|cnt_dly[0]~17 )) # (!\U_ADC_loop|U_ADC_set|cnt_dly [1] & ((\U_ADC_loop|U_ADC_set|cnt_dly[0]~17 ) # (GND)))
// \U_ADC_loop|U_ADC_set|cnt_dly[1]~19  = CARRY((!\U_ADC_loop|U_ADC_set|cnt_dly[0]~17 ) # (!\U_ADC_loop|U_ADC_set|cnt_dly [1]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dly [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[0]~17 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[1]~18_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[1]~19 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[1]~18 .lut_mask = 16'h3C3F;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y29_N3
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[1]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[1] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[2]~20 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[2]~20_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [2] & (\U_ADC_loop|U_ADC_set|cnt_dly[1]~19  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_dly [2] & (!\U_ADC_loop|U_ADC_set|cnt_dly[1]~19  & VCC))
// \U_ADC_loop|U_ADC_set|cnt_dly[2]~21  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dly [2] & !\U_ADC_loop|U_ADC_set|cnt_dly[1]~19 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dly [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[1]~19 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[2]~20_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[2]~21 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[2]~20 .lut_mask = 16'hC30C;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y29_N5
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[2]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[2] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[4]~24 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[4]~24_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [4] & (\U_ADC_loop|U_ADC_set|cnt_dly[3]~23  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_dly [4] & (!\U_ADC_loop|U_ADC_set|cnt_dly[3]~23  & VCC))
// \U_ADC_loop|U_ADC_set|cnt_dly[4]~25  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dly [4] & !\U_ADC_loop|U_ADC_set|cnt_dly[3]~23 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dly [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[3]~23 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[4]~24_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[4]~25 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[4]~24 .lut_mask = 16'hC30C;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y29_N9
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[4]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[4] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[5]~26 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[5]~26_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [5] & (!\U_ADC_loop|U_ADC_set|cnt_dly[4]~25 )) # (!\U_ADC_loop|U_ADC_set|cnt_dly [5] & ((\U_ADC_loop|U_ADC_set|cnt_dly[4]~25 ) # (GND)))
// \U_ADC_loop|U_ADC_set|cnt_dly[5]~27  = CARRY((!\U_ADC_loop|U_ADC_set|cnt_dly[4]~25 ) # (!\U_ADC_loop|U_ADC_set|cnt_dly [5]))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dly [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[4]~25 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[5]~26_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[5]~27 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[5]~26 .lut_mask = 16'h5A5F;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[6]~28 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[6]~28_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [6] & (\U_ADC_loop|U_ADC_set|cnt_dly[5]~27  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_dly [6] & (!\U_ADC_loop|U_ADC_set|cnt_dly[5]~27  & VCC))
// \U_ADC_loop|U_ADC_set|cnt_dly[6]~29  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dly [6] & !\U_ADC_loop|U_ADC_set|cnt_dly[5]~27 ))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dly [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[5]~27 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[6]~28_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[6]~29 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[6]~28 .lut_mask = 16'hA50A;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[7]~30 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[7]~30_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [7] & (!\U_ADC_loop|U_ADC_set|cnt_dly[6]~29 )) # (!\U_ADC_loop|U_ADC_set|cnt_dly [7] & ((\U_ADC_loop|U_ADC_set|cnt_dly[6]~29 ) # (GND)))
// \U_ADC_loop|U_ADC_set|cnt_dly[7]~31  = CARRY((!\U_ADC_loop|U_ADC_set|cnt_dly[6]~29 ) # (!\U_ADC_loop|U_ADC_set|cnt_dly [7]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dly [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[6]~29 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[7]~30_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[7]~31 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[7]~30 .lut_mask = 16'h3C3F;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y29_N15
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[7]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[7] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[8]~32 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[8]~32_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [8] & (\U_ADC_loop|U_ADC_set|cnt_dly[7]~31  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_dly [8] & (!\U_ADC_loop|U_ADC_set|cnt_dly[7]~31  & VCC))
// \U_ADC_loop|U_ADC_set|cnt_dly[8]~33  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dly [8] & !\U_ADC_loop|U_ADC_set|cnt_dly[7]~31 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dly [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[7]~31 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[8]~32_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[8]~33 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[8]~32 .lut_mask = 16'hC30C;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y29_N17
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[8]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[8] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[9]~34 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[9]~34_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [9] & (!\U_ADC_loop|U_ADC_set|cnt_dly[8]~33 )) # (!\U_ADC_loop|U_ADC_set|cnt_dly [9] & ((\U_ADC_loop|U_ADC_set|cnt_dly[8]~33 ) # (GND)))
// \U_ADC_loop|U_ADC_set|cnt_dly[9]~35  = CARRY((!\U_ADC_loop|U_ADC_set|cnt_dly[8]~33 ) # (!\U_ADC_loop|U_ADC_set|cnt_dly [9]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dly [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[8]~33 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[9]~34_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[9]~35 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[9]~34 .lut_mask = 16'h3C3F;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y29_N19
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[9]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[9] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[10]~36 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[10]~36_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [10] & (\U_ADC_loop|U_ADC_set|cnt_dly[9]~35  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_dly [10] & (!\U_ADC_loop|U_ADC_set|cnt_dly[9]~35  & VCC))
// \U_ADC_loop|U_ADC_set|cnt_dly[10]~37  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dly [10] & !\U_ADC_loop|U_ADC_set|cnt_dly[9]~35 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dly [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[9]~35 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[10]~36_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[10]~37 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[10]~36 .lut_mask = 16'hC30C;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y29_N21
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[10]~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[10] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[11]~38 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[11]~38_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [11] & (!\U_ADC_loop|U_ADC_set|cnt_dly[10]~37 )) # (!\U_ADC_loop|U_ADC_set|cnt_dly [11] & ((\U_ADC_loop|U_ADC_set|cnt_dly[10]~37 ) # (GND)))
// \U_ADC_loop|U_ADC_set|cnt_dly[11]~39  = CARRY((!\U_ADC_loop|U_ADC_set|cnt_dly[10]~37 ) # (!\U_ADC_loop|U_ADC_set|cnt_dly [11]))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dly [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[10]~37 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[11]~38_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[11]~39 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[11]~38 .lut_mask = 16'h5A5F;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[12]~40 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[12]~40_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [12] & (\U_ADC_loop|U_ADC_set|cnt_dly[11]~39  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_dly [12] & (!\U_ADC_loop|U_ADC_set|cnt_dly[11]~39  & VCC))
// \U_ADC_loop|U_ADC_set|cnt_dly[12]~41  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dly [12] & !\U_ADC_loop|U_ADC_set|cnt_dly[11]~39 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dly [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[11]~39 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[12]~40_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[12]~41 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[12]~40 .lut_mask = 16'hC30C;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y29_N25
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[12]~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[12] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[13]~42 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[13]~42_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [13] & (!\U_ADC_loop|U_ADC_set|cnt_dly[12]~41 )) # (!\U_ADC_loop|U_ADC_set|cnt_dly [13] & ((\U_ADC_loop|U_ADC_set|cnt_dly[12]~41 ) # (GND)))
// \U_ADC_loop|U_ADC_set|cnt_dly[13]~43  = CARRY((!\U_ADC_loop|U_ADC_set|cnt_dly[12]~41 ) # (!\U_ADC_loop|U_ADC_set|cnt_dly [13]))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dly [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[12]~41 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[13]~42_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[13]~43 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[13]~42 .lut_mask = 16'h5A5F;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[14]~44 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[14]~44_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [14] & (\U_ADC_loop|U_ADC_set|cnt_dly[13]~43  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_dly [14] & (!\U_ADC_loop|U_ADC_set|cnt_dly[13]~43  & VCC))
// \U_ADC_loop|U_ADC_set|cnt_dly[14]~45  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dly [14] & !\U_ADC_loop|U_ADC_set|cnt_dly[13]~43 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dly [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[13]~43 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[14]~44_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dly[14]~45 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[14]~44 .lut_mask = 16'hC30C;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y29_N29
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[14]~44_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[14] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y29_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dly[15]~46 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dly[15]~46_combout  = \U_ADC_loop|U_ADC_set|cnt_dly [15] $ (\U_ADC_loop|U_ADC_set|cnt_dly[14]~45 )

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dly [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dly[14]~45 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dly[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[15]~46 .lut_mask = 16'h5A5A;
defparam \U_ADC_loop|U_ADC_set|cnt_dly[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y29_N31
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[15]~46_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[15] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N14
cycloneive_lcell_comb \U_ADC_loop|ad_dly~16 (
// Equation(s):
// \U_ADC_loop|ad_dly~16_combout  = (\U_UART_recv|data [63] & ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|en_chan~0_combout  & \U_ADC_loop|co_chan~0_combout ))))

	.dataa(\U_UART_recv|data [63]),
	.datab(\U_ADC_loop|en_chan~0_combout ),
	.datac(\U_ADC_loop|co_chan~0_combout ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~16 .lut_mask = 16'hAA80;
defparam \U_ADC_loop|ad_dly~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N15
dffeas \U_ADC_loop|ad_dly[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|ad_dly~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[15] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N0
cycloneive_lcell_comb \U_UART_recv|Decoder0~13 (
// Equation(s):
// \U_UART_recv|Decoder0~13_combout  = (\U_UART_recv|cnt_num [1] & (!\U_UART_recv|cnt_num [3] & (\U_UART_recv|cnt_num [2] & !\U_UART_recv|cnt_num [0])))

	.dataa(\U_UART_recv|cnt_num [1]),
	.datab(\U_UART_recv|cnt_num [3]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_recv|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Decoder0~13 .lut_mask = 16'h0020;
defparam \U_UART_recv|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N18
cycloneive_lcell_comb \U_UART_recv|data[56]~16 (
// Equation(s):
// \U_UART_recv|data[56]~16_combout  = (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & (\U_UART_recv|data[75]~0_combout  & (\U_UART_recv|U_Uart_rx|Equal1~3_combout  & \U_UART_recv|Decoder0~13_combout )))

	.dataa(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datab(\U_UART_recv|data[75]~0_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datad(\U_UART_recv|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[56]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[56]~16 .lut_mask = 16'h8000;
defparam \U_UART_recv|data[56]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N27
dffeas \U_UART_recv|data[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [3]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[56]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [59]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[59] .is_wysiwyg = "true";
defparam \U_UART_recv|data[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N26
cycloneive_lcell_comb \U_ADC_loop|ad_dly~12 (
// Equation(s):
// \U_ADC_loop|ad_dly~12_combout  = (\U_UART_recv|data [59] & ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|co_chan~0_combout  & \U_ADC_loop|en_chan~0_combout ))))

	.dataa(\U_ADC_loop|co_chan~0_combout ),
	.datab(\U_ADC_loop|en_chan~0_combout ),
	.datac(\U_UART_recv|data [59]),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~12 .lut_mask = 16'hF080;
defparam \U_ADC_loop|ad_dly~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N17
dffeas \U_ADC_loop|ad_dly[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|ad_dly~12_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[11] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N19
dffeas \U_UART_recv|data[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[56]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [57]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[57] .is_wysiwyg = "true";
defparam \U_UART_recv|data[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N18
cycloneive_lcell_comb \U_ADC_loop|ad_dly~10 (
// Equation(s):
// \U_ADC_loop|ad_dly~10_combout  = (\U_UART_recv|data [57] & ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|co_chan~0_combout  & \U_ADC_loop|en_chan~0_combout ))))

	.dataa(\U_ADC_loop|co_chan~0_combout ),
	.datab(\U_ADC_loop|en_chan~0_combout ),
	.datac(\U_UART_recv|data [57]),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~10 .lut_mask = 16'hF080;
defparam \U_ADC_loop|ad_dly~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N21
dffeas \U_ADC_loop|ad_dly[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|ad_dly~10_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[9] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N29
dffeas \U_UART_recv|data[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[56]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [56]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[56] .is_wysiwyg = "true";
defparam \U_UART_recv|data[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N28
cycloneive_lcell_comb \U_ADC_loop|ad_dly~9 (
// Equation(s):
// \U_ADC_loop|ad_dly~9_combout  = (\U_UART_recv|data [56] & ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|co_chan~0_combout  & \U_ADC_loop|en_chan~0_combout ))))

	.dataa(\U_ADC_loop|co_chan~0_combout ),
	.datab(\U_ADC_loop|en_chan~0_combout ),
	.datac(\U_UART_recv|data [56]),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~9 .lut_mask = 16'hF080;
defparam \U_ADC_loop|ad_dly~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N25
dffeas \U_ADC_loop|ad_dly[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|ad_dly~9_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[8] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N0
cycloneive_lcell_comb \U_UART_recv|data[55]~feeder (
// Equation(s):
// \U_UART_recv|data[55]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[55]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N4
cycloneive_lcell_comb \U_UART_recv|Decoder0~11 (
// Equation(s):
// \U_UART_recv|Decoder0~11_combout  = (\U_UART_recv|cnt_num [1] & (!\U_UART_recv|cnt_num [3] & (\U_UART_recv|cnt_num [2] & \U_UART_recv|cnt_num [0])))

	.dataa(\U_UART_recv|cnt_num [1]),
	.datab(\U_UART_recv|cnt_num [3]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_recv|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Decoder0~11 .lut_mask = 16'h2000;
defparam \U_UART_recv|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N26
cycloneive_lcell_comb \U_UART_recv|data[48]~14 (
// Equation(s):
// \U_UART_recv|data[48]~14_combout  = (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & (\U_UART_recv|U_Uart_rx|Equal1~3_combout  & (\U_UART_recv|Decoder0~11_combout  & \U_UART_recv|data[75]~0_combout )))

	.dataa(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datab(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datac(\U_UART_recv|Decoder0~11_combout ),
	.datad(\U_UART_recv|data[75]~0_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[48]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[48]~14 .lut_mask = 16'h8000;
defparam \U_UART_recv|data[48]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N1
dffeas \U_UART_recv|data[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[48]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [55]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[55] .is_wysiwyg = "true";
defparam \U_UART_recv|data[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N6
cycloneive_lcell_comb \U_ADC_loop|ad_dly~8 (
// Equation(s):
// \U_ADC_loop|ad_dly~8_combout  = (\U_UART_recv|data [55] & ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|co_chan~0_combout  & \U_ADC_loop|en_chan~0_combout ))))

	.dataa(\U_ADC_loop|co_chan~0_combout ),
	.datab(\U_UART_recv|data [55]),
	.datac(\U_ADC_loop|en_chan~0_combout ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~8 .lut_mask = 16'hCC80;
defparam \U_ADC_loop|ad_dly~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N1
dffeas \U_ADC_loop|ad_dly[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|ad_dly~8_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[7] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N18
cycloneive_lcell_comb \U_UART_recv|data[53]~feeder (
// Equation(s):
// \U_UART_recv|data[53]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[53]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N19
dffeas \U_UART_recv|data[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[48]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [53]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[53] .is_wysiwyg = "true";
defparam \U_UART_recv|data[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N28
cycloneive_lcell_comb \U_ADC_loop|ad_dly~6 (
// Equation(s):
// \U_ADC_loop|ad_dly~6_combout  = (\U_UART_recv|data [53] & ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|co_chan~0_combout  & \U_ADC_loop|en_chan~0_combout ))))

	.dataa(\U_ADC_loop|co_chan~0_combout ),
	.datab(\U_UART_recv|data [53]),
	.datac(\U_Sig_dly|sig_out~5_combout ),
	.datad(\U_ADC_loop|en_chan~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~6 .lut_mask = 16'hC8C0;
defparam \U_ADC_loop|ad_dly~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N5
dffeas \U_ADC_loop|ad_dly[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|ad_dly~6_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[5] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N2
cycloneive_lcell_comb \U_ADC_loop|ad_dly~3 (
// Equation(s):
// \U_ADC_loop|ad_dly~3_combout  = (\U_UART_recv|data [50] & ((\U_Sig_dly|sig_out~5_combout ) # ((\U_ADC_loop|en_chan~0_combout  & \U_ADC_loop|co_chan~0_combout ))))

	.dataa(\U_UART_recv|data [50]),
	.datab(\U_ADC_loop|en_chan~0_combout ),
	.datac(\U_ADC_loop|co_chan~0_combout ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~3 .lut_mask = 16'hAA80;
defparam \U_ADC_loop|ad_dly~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N15
dffeas \U_ADC_loop|ad_dly[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|ad_dly~3_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[2] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N6
cycloneive_lcell_comb \U_UART_recv|data[49]~feeder (
// Equation(s):
// \U_UART_recv|data[49]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [1]),
	.cin(gnd),
	.combout(\U_UART_recv|data[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[49]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N7
dffeas \U_UART_recv|data[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[48]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [49]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[49] .is_wysiwyg = "true";
defparam \U_UART_recv|data[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N16
cycloneive_lcell_comb \U_ADC_loop|ad_dly~2 (
// Equation(s):
// \U_ADC_loop|ad_dly~2_combout  = (\U_UART_recv|data [49]) # ((!\U_Sig_dly|sig_out~5_combout  & ((!\U_ADC_loop|en_chan~0_combout ) # (!\U_ADC_loop|co_chan~0_combout ))))

	.dataa(\U_ADC_loop|co_chan~0_combout ),
	.datab(\U_UART_recv|data [49]),
	.datac(\U_ADC_loop|en_chan~0_combout ),
	.datad(\U_Sig_dly|sig_out~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|ad_dly~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|ad_dly~2 .lut_mask = 16'hCCDF;
defparam \U_ADC_loop|ad_dly~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N9
dffeas \U_ADC_loop|ad_dly[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|ad_dly~2_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_ADC_loop|ad_dly[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|ad_dly [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|ad_dly[1] .is_wysiwyg = "true";
defparam \U_ADC_loop|ad_dly[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~2_combout  = (\U_ADC_loop|ad_dly [1] & (\U_ADC_loop|U_ADC_set|Add2~1  & VCC)) # (!\U_ADC_loop|ad_dly [1] & (!\U_ADC_loop|U_ADC_set|Add2~1 ))
// \U_ADC_loop|U_ADC_set|Add2~3  = CARRY((!\U_ADC_loop|ad_dly [1] & !\U_ADC_loop|U_ADC_set|Add2~1 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|ad_dly [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add2~1 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~2_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~3 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~2 .lut_mask = 16'hC303;
defparam \U_ADC_loop|U_ADC_set|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~10 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~10_combout  = (\U_ADC_loop|ad_dly [5] & (\U_ADC_loop|U_ADC_set|Add2~9  & VCC)) # (!\U_ADC_loop|ad_dly [5] & (!\U_ADC_loop|U_ADC_set|Add2~9 ))
// \U_ADC_loop|U_ADC_set|Add2~11  = CARRY((!\U_ADC_loop|ad_dly [5] & !\U_ADC_loop|U_ADC_set|Add2~9 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|ad_dly [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add2~9 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~10_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~11 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~10 .lut_mask = 16'hC303;
defparam \U_ADC_loop|U_ADC_set|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~12 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~12_combout  = (\U_ADC_loop|ad_dly [6] & ((GND) # (!\U_ADC_loop|U_ADC_set|Add2~11 ))) # (!\U_ADC_loop|ad_dly [6] & (\U_ADC_loop|U_ADC_set|Add2~11  $ (GND)))
// \U_ADC_loop|U_ADC_set|Add2~13  = CARRY((\U_ADC_loop|ad_dly [6]) # (!\U_ADC_loop|U_ADC_set|Add2~11 ))

	.dataa(\U_ADC_loop|ad_dly [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add2~11 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~12_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~13 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~12 .lut_mask = 16'h5AAF;
defparam \U_ADC_loop|U_ADC_set|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~14 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~14_combout  = (\U_ADC_loop|ad_dly [7] & (\U_ADC_loop|U_ADC_set|Add2~13  & VCC)) # (!\U_ADC_loop|ad_dly [7] & (!\U_ADC_loop|U_ADC_set|Add2~13 ))
// \U_ADC_loop|U_ADC_set|Add2~15  = CARRY((!\U_ADC_loop|ad_dly [7] & !\U_ADC_loop|U_ADC_set|Add2~13 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|ad_dly [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add2~13 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~14_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~15 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~14 .lut_mask = 16'hC303;
defparam \U_ADC_loop|U_ADC_set|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~22 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~22_combout  = (\U_ADC_loop|ad_dly [11] & (\U_ADC_loop|U_ADC_set|Add2~21  & VCC)) # (!\U_ADC_loop|ad_dly [11] & (!\U_ADC_loop|U_ADC_set|Add2~21 ))
// \U_ADC_loop|U_ADC_set|Add2~23  = CARRY((!\U_ADC_loop|ad_dly [11] & !\U_ADC_loop|U_ADC_set|Add2~21 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|ad_dly [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add2~21 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~22_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~23 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~22 .lut_mask = 16'hC303;
defparam \U_ADC_loop|U_ADC_set|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~24 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~24_combout  = (\U_ADC_loop|ad_dly [12] & ((GND) # (!\U_ADC_loop|U_ADC_set|Add2~23 ))) # (!\U_ADC_loop|ad_dly [12] & (\U_ADC_loop|U_ADC_set|Add2~23  $ (GND)))
// \U_ADC_loop|U_ADC_set|Add2~25  = CARRY((\U_ADC_loop|ad_dly [12]) # (!\U_ADC_loop|U_ADC_set|Add2~23 ))

	.dataa(\U_ADC_loop|ad_dly [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add2~23 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~24_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~25 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~24 .lut_mask = 16'h5AAF;
defparam \U_ADC_loop|U_ADC_set|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~26 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~26_combout  = (\U_ADC_loop|ad_dly [13] & (\U_ADC_loop|U_ADC_set|Add2~25  & VCC)) # (!\U_ADC_loop|ad_dly [13] & (!\U_ADC_loop|U_ADC_set|Add2~25 ))
// \U_ADC_loop|U_ADC_set|Add2~27  = CARRY((!\U_ADC_loop|ad_dly [13] & !\U_ADC_loop|U_ADC_set|Add2~25 ))

	.dataa(\U_ADC_loop|ad_dly [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add2~25 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~26_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~27 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~26 .lut_mask = 16'hA505;
defparam \U_ADC_loop|U_ADC_set|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~28 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~28_combout  = (\U_ADC_loop|ad_dly [14] & ((GND) # (!\U_ADC_loop|U_ADC_set|Add2~27 ))) # (!\U_ADC_loop|ad_dly [14] & (\U_ADC_loop|U_ADC_set|Add2~27  $ (GND)))
// \U_ADC_loop|U_ADC_set|Add2~29  = CARRY((\U_ADC_loop|ad_dly [14]) # (!\U_ADC_loop|U_ADC_set|Add2~27 ))

	.dataa(\U_ADC_loop|ad_dly [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|Add2~27 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~28_combout ),
	.cout(\U_ADC_loop|U_ADC_set|Add2~29 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~28 .lut_mask = 16'h5AAF;
defparam \U_ADC_loop|U_ADC_set|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Add2~30 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Add2~30_combout  = \U_ADC_loop|U_ADC_set|Add2~29  $ (!\U_ADC_loop|ad_dly [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ADC_loop|ad_dly [15]),
	.cin(\U_ADC_loop|U_ADC_set|Add2~29 ),
	.combout(\U_ADC_loop|U_ADC_set|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Add2~30 .lut_mask = 16'hF00F;
defparam \U_ADC_loop|U_ADC_set|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal1~8 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal1~8_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [14] & (\U_ADC_loop|U_ADC_set|Add2~28_combout  & (\U_ADC_loop|U_ADC_set|cnt_dly [15] $ (!\U_ADC_loop|U_ADC_set|Add2~30_combout )))) # (!\U_ADC_loop|U_ADC_set|cnt_dly [14] & 
// (!\U_ADC_loop|U_ADC_set|Add2~28_combout  & (\U_ADC_loop|U_ADC_set|cnt_dly [15] $ (!\U_ADC_loop|U_ADC_set|Add2~30_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dly [14]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dly [15]),
	.datac(\U_ADC_loop|U_ADC_set|Add2~30_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Add2~28_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal1~8 .lut_mask = 16'h8241;
defparam \U_ADC_loop|U_ADC_set|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal1~10 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal1~10_combout  = (\U_ADC_loop|U_ADC_set|Equal1~5_combout  & \U_ADC_loop|U_ADC_set|Equal1~4_combout )

	.dataa(\U_ADC_loop|U_ADC_set|Equal1~5_combout ),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|Equal1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal1~10 .lut_mask = 16'hA0A0;
defparam \U_ADC_loop|U_ADC_set|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N27
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[13]~42_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[13] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal1~7 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal1~7_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [12] & (\U_ADC_loop|U_ADC_set|Add2~24_combout  & (\U_ADC_loop|U_ADC_set|Add2~26_combout  $ (!\U_ADC_loop|U_ADC_set|cnt_dly [13])))) # (!\U_ADC_loop|U_ADC_set|cnt_dly [12] & 
// (!\U_ADC_loop|U_ADC_set|Add2~24_combout  & (\U_ADC_loop|U_ADC_set|Add2~26_combout  $ (!\U_ADC_loop|U_ADC_set|cnt_dly [13]))))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dly [12]),
	.datab(\U_ADC_loop|U_ADC_set|Add2~26_combout ),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dly [13]),
	.datad(\U_ADC_loop|U_ADC_set|Add2~24_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal1~7 .lut_mask = 16'h8241;
defparam \U_ADC_loop|U_ADC_set|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal1~11 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal1~11_combout  = (\U_ADC_loop|U_ADC_set|Equal1~6_combout  & (\U_ADC_loop|U_ADC_set|Equal1~8_combout  & (\U_ADC_loop|U_ADC_set|Equal1~10_combout  & \U_ADC_loop|U_ADC_set|Equal1~7_combout )))

	.dataa(\U_ADC_loop|U_ADC_set|Equal1~6_combout ),
	.datab(\U_ADC_loop|U_ADC_set|Equal1~8_combout ),
	.datac(\U_ADC_loop|U_ADC_set|Equal1~10_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Equal1~7_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal1~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal1~11 .lut_mask = 16'h8000;
defparam \U_ADC_loop|U_ADC_set|Equal1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector1~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector1~1_combout  = (!\U_ADC_loop|U_ADC_set|cnt_div [1] & (\U_ADC_loop|U_ADC_set|Selector1~0_combout  & (!\U_ADC_loop|U_ADC_set|cnt_div [2] & \U_ADC_loop|U_ADC_set|Equal1~11_combout )))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_div [1]),
	.datab(\U_ADC_loop|U_ADC_set|Selector1~0_combout ),
	.datac(\U_ADC_loop|U_ADC_set|cnt_div [2]),
	.datad(\U_ADC_loop|U_ADC_set|Equal1~11_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector1~1 .lut_mask = 16'h0400;
defparam \U_ADC_loop|U_ADC_set|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector1~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector1~2_combout  = (\U_ADC_loop|ad_start~q  & (((\U_ADC_loop|U_ADC_set|state_c.DELY~q  & !\U_ADC_loop|U_ADC_set|Selector1~1_combout )) # (!\U_ADC_loop|U_ADC_set|state_c.IDLE~q ))) # (!\U_ADC_loop|ad_start~q  & 
// (((\U_ADC_loop|U_ADC_set|state_c.DELY~q  & !\U_ADC_loop|U_ADC_set|Selector1~1_combout ))))

	.dataa(\U_ADC_loop|ad_start~q ),
	.datab(\U_ADC_loop|U_ADC_set|state_c.IDLE~q ),
	.datac(\U_ADC_loop|U_ADC_set|state_c.DELY~q ),
	.datad(\U_ADC_loop|U_ADC_set|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector1~2 .lut_mask = 16'h22F2;
defparam \U_ADC_loop|U_ADC_set|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y30_N15
dffeas \U_ADC_loop|U_ADC_set|state_c.DELY (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|state_c.DELY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|state_c.DELY .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|state_c.DELY .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N19
dffeas \U_ADC_loop|U_ADC_set|cnt_div[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|state_c.DELY~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_div[0] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_div[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N25
dffeas \U_ADC_loop|U_ADC_set|cnt_div[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|state_c.DELY~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_div[3] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|co_div~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|co_div~0_combout  = (!\U_ADC_loop|U_ADC_set|cnt_div [2] & (!\U_ADC_loop|U_ADC_set|cnt_div [3] & (\U_ADC_loop|U_ADC_set|cnt_div [4] & \U_ADC_loop|U_ADC_set|cnt_div [5])))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_div [2]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_div [3]),
	.datac(\U_ADC_loop|U_ADC_set|cnt_div [4]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_div [5]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|co_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|co_div~0 .lut_mask = 16'h1000;
defparam \U_ADC_loop|U_ADC_set|co_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y30_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|co_div~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|co_div~1_combout  = (!\U_ADC_loop|U_ADC_set|cnt_div [1] & (\U_ADC_loop|U_ADC_set|co_div~0_combout  & (\U_ADC_loop|U_ADC_set|state_c.DELY~q  & \U_ADC_loop|U_ADC_set|cnt_div [0])))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_div [1]),
	.datab(\U_ADC_loop|U_ADC_set|co_div~0_combout ),
	.datac(\U_ADC_loop|U_ADC_set|state_c.DELY~q ),
	.datad(\U_ADC_loop|U_ADC_set|cnt_div [0]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|co_div~1 .lut_mask = 16'h4000;
defparam \U_ADC_loop|U_ADC_set|co_div~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N21
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_ADC_loop|U_ADC_set|cnt_dly[0]~16_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(vcc),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[0] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal1~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal1~0_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [1] & (\U_ADC_loop|U_ADC_set|Add2~2_combout  & (\U_ADC_loop|U_ADC_set|Add2~0_combout  $ (!\U_ADC_loop|U_ADC_set|cnt_dly [0])))) # (!\U_ADC_loop|U_ADC_set|cnt_dly [1] & 
// (!\U_ADC_loop|U_ADC_set|Add2~2_combout  & (\U_ADC_loop|U_ADC_set|Add2~0_combout  $ (!\U_ADC_loop|U_ADC_set|cnt_dly [0]))))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dly [1]),
	.datab(\U_ADC_loop|U_ADC_set|Add2~0_combout ),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dly [0]),
	.datad(\U_ADC_loop|U_ADC_set|Add2~2_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal1~0 .lut_mask = 16'h8241;
defparam \U_ADC_loop|U_ADC_set|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N13
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[6]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[6] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal1~3 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal1~3_combout  = (\U_ADC_loop|U_ADC_set|cnt_dly [7] & (\U_ADC_loop|U_ADC_set|Add2~14_combout  & (\U_ADC_loop|U_ADC_set|Add2~12_combout  $ (!\U_ADC_loop|U_ADC_set|cnt_dly [6])))) # (!\U_ADC_loop|U_ADC_set|cnt_dly [7] & 
// (!\U_ADC_loop|U_ADC_set|Add2~14_combout  & (\U_ADC_loop|U_ADC_set|Add2~12_combout  $ (!\U_ADC_loop|U_ADC_set|cnt_dly [6]))))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dly [7]),
	.datab(\U_ADC_loop|U_ADC_set|Add2~14_combout ),
	.datac(\U_ADC_loop|U_ADC_set|Add2~12_combout ),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dly [6]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal1~3 .lut_mask = 16'h9009;
defparam \U_ADC_loop|U_ADC_set|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N11
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[5]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[5] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal1~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal1~2_combout  = (\U_ADC_loop|U_ADC_set|Add2~8_combout  & (\U_ADC_loop|U_ADC_set|cnt_dly [4] & (\U_ADC_loop|U_ADC_set|cnt_dly [5] $ (!\U_ADC_loop|U_ADC_set|Add2~10_combout )))) # (!\U_ADC_loop|U_ADC_set|Add2~8_combout  & 
// (!\U_ADC_loop|U_ADC_set|cnt_dly [4] & (\U_ADC_loop|U_ADC_set|cnt_dly [5] $ (!\U_ADC_loop|U_ADC_set|Add2~10_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|Add2~8_combout ),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dly [5]),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dly [4]),
	.datad(\U_ADC_loop|U_ADC_set|Add2~10_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal1~2 .lut_mask = 16'h8421;
defparam \U_ADC_loop|U_ADC_set|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal1~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal1~4_combout  = (\U_ADC_loop|U_ADC_set|Equal1~1_combout  & (\U_ADC_loop|U_ADC_set|Equal1~0_combout  & (\U_ADC_loop|U_ADC_set|Equal1~3_combout  & \U_ADC_loop|U_ADC_set|Equal1~2_combout )))

	.dataa(\U_ADC_loop|U_ADC_set|Equal1~1_combout ),
	.datab(\U_ADC_loop|U_ADC_set|Equal1~0_combout ),
	.datac(\U_ADC_loop|U_ADC_set|Equal1~3_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Equal1~2_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal1~4 .lut_mask = 16'h8000;
defparam \U_ADC_loop|U_ADC_set|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y29_N23
dffeas \U_ADC_loop|U_ADC_set|cnt_dly[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dly[11]~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dly [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dly[11] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dly[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal1~6 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal1~6_combout  = (\U_ADC_loop|U_ADC_set|Add2~20_combout  & (\U_ADC_loop|U_ADC_set|cnt_dly [10] & (\U_ADC_loop|U_ADC_set|cnt_dly [11] $ (!\U_ADC_loop|U_ADC_set|Add2~22_combout )))) # (!\U_ADC_loop|U_ADC_set|Add2~20_combout  & 
// (!\U_ADC_loop|U_ADC_set|cnt_dly [10] & (\U_ADC_loop|U_ADC_set|cnt_dly [11] $ (!\U_ADC_loop|U_ADC_set|Add2~22_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|Add2~20_combout ),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dly [11]),
	.datac(\U_ADC_loop|U_ADC_set|Add2~22_combout ),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dly [10]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal1~6 .lut_mask = 16'h8241;
defparam \U_ADC_loop|U_ADC_set|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal1~9 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal1~9_combout  = (\U_ADC_loop|U_ADC_set|Equal1~5_combout  & (\U_ADC_loop|U_ADC_set|Equal1~8_combout  & (\U_ADC_loop|U_ADC_set|Equal1~6_combout  & \U_ADC_loop|U_ADC_set|Equal1~7_combout )))

	.dataa(\U_ADC_loop|U_ADC_set|Equal1~5_combout ),
	.datab(\U_ADC_loop|U_ADC_set|Equal1~8_combout ),
	.datac(\U_ADC_loop|U_ADC_set|Equal1~6_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Equal1~7_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal1~9 .lut_mask = 16'h8000;
defparam \U_ADC_loop|U_ADC_set|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|dely_read~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|dely_read~0_combout  = (\U_ADC_loop|U_ADC_set|Equal1~4_combout  & (\U_ADC_loop|U_ADC_set|co_div~1_combout  & \U_ADC_loop|U_ADC_set|Equal1~9_combout ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|Equal1~4_combout ),
	.datac(\U_ADC_loop|U_ADC_set|co_div~1_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Equal1~9_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|dely_read~0 .lut_mask = 16'hC000;
defparam \U_ADC_loop|U_ADC_set|dely_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector2~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector2~1_combout  = (\U_ADC_loop|U_ADC_set|Selector2~0_combout ) # ((\U_ADC_loop|U_ADC_set|state_c.DELY~q  & \U_ADC_loop|U_ADC_set|dely_read~0_combout ))

	.dataa(\U_ADC_loop|U_ADC_set|state_c.DELY~q ),
	.datab(\U_ADC_loop|U_ADC_set|Selector2~0_combout ),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector2~1 .lut_mask = 16'hEECC;
defparam \U_ADC_loop|U_ADC_set|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N11
dffeas \U_ADC_loop|U_ADC_set|state_c.READ (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|state_c.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|state_c.READ .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|state_c.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector3~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector3~0_combout  = (\U_ADC_loop|U_ADC_set|state_c.READ~q ) # ((\U_ADC_loop|U_ADC_set|state_c.WAIT~q  & !\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|state_c.READ~q ),
	.datac(\U_ADC_loop|U_ADC_set|state_c.WAIT~q ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector3~0 .lut_mask = 16'hCCFC;
defparam \U_ADC_loop|U_ADC_set|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N9
dffeas \U_ADC_loop|U_ADC_set|state_c.WAIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|state_c.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|state_c.WAIT .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|state_c.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y30_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Selector0~16 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Selector0~16_combout  = (\U_ADC_loop|U_ADC_set|state_c.WAIT~q  & \U_ADC_loop|U_ADC_set|Selector0~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|state_c.WAIT~q ),
	.datad(\U_ADC_loop|U_ADC_set|Selector0~15_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Selector0~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Selector0~16 .lut_mask = 16'hF000;
defparam \U_ADC_loop|U_ADC_set|Selector0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y30_N1
dffeas \U_ADC_loop|U_ADC_set|done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|Selector0~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|done .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N30
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|_~10 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|_~10_combout  = (!\U_UART_send|always1~0_combout  & ((\U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ) # ((\U_Fifo|scfifo_component|auto_generated|dpfifo|_~5_combout  & \U_ADC_loop|U_ADC_set|done~q 
// ))))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~5_combout ),
	.datab(\U_UART_send|always1~0_combout ),
	.datac(\U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\U_ADC_loop|U_ADC_set|done~q ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|_~10 .lut_mask = 16'h3230;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N31
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N24
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = (!\U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  & \U_ADC_loop|U_ADC_set|done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\U_ADC_loop|U_ADC_set|done~q ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 16'h0F00;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N16
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout  = \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (((VCC) # (!\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))
// \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] $ (!\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.cout(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N18
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout  = (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  & 
// (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (((\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ) # (VCC))))) # (!\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT 
//  & ((\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]) # ((GND))))
// \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY((\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] $ (\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )) # 
// (!\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.cout(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N14
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|_~8 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|_~8_combout  = (\U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\U_UART_send|idle~q ))) # 
// (!\U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff~q  & (\U_ADC_loop|U_ADC_set|done~q  $ (((\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & !\U_UART_send|idle~q )))))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.datac(\U_UART_send|idle~q ),
	.datad(\U_ADC_loop|U_ADC_set|done~q ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|_~8 .lut_mask = 16'h590C;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N19
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N17
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y31_N21
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N4
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|_~7 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|_~7_combout  = (!\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & 
// (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & !\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|_~7 .lut_mask = 16'h0040;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N8
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout  = (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ) # ((!\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  & 
// (\U_UART_send|always1~0_combout  & \U_Fifo|scfifo_component|auto_generated|dpfifo|_~7_combout )))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(\U_UART_send|always1~0_combout ),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~7_combout ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1 .lut_mask = 16'hBAAA;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N9
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N2
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout  = (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ) # ((\U_UART_send|always1~0_combout  & (\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q  
// & !\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout )))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.datab(\U_UART_send|always1~0_combout ),
	.datac(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 16'hAAEA;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y31_N0
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|_~9 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|_~9_combout  = (\U_Fifo|scfifo_component|auto_generated|dpfifo|_~4_combout  & (((\U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ) # 
// (!\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout )) # (!\U_ADC_loop|U_ADC_set|done~q )))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~4_combout ),
	.datab(\U_ADC_loop|U_ADC_set|done~q ),
	.datac(\U_Fifo|scfifo_component|auto_generated|dpfifo|full_dff~q ),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|_~9 .lut_mask = 16'hA2AA;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y31_N1
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N20
cycloneive_lcell_comb \U_UART_send|always1~0 (
// Equation(s):
// \U_UART_send|always1~0_combout  = (!\U_UART_send|idle~q  & \U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_send|idle~q ),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\U_UART_send|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|always1~0 .lut_mask = 16'h0F00;
defparam \U_UART_send|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~0_combout  = \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0] $ (VCC)
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~1  = CARRY(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0])

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~0_combout ),
	.cout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~1 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~0 .lut_mask = 16'h55AA;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~2_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~1 )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~1 ) # 
// (GND)))
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~3  = CARRY((!\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~1 ) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~1 ),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~2_combout ),
	.cout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~3 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~2 .lut_mask = 16'h3C3F;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~5 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~5_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout  & \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~0_combout )

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout ),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~5 .lut_mask = 16'h3300;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N31
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[0] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~0_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & !\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0])

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~0 .lut_mask = 16'h0055;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~4_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~3  $ (GND))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~3 
//  & VCC))
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~5  = CARRY((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & !\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~3 ))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~3 ),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~4_combout ),
	.cout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~5 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~4 .lut_mask = 16'hA50A;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~6 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~6_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~5 )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~5 ) # 
// (GND)))
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~7  = CARRY((!\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~5 ) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~5 ),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~6_combout ),
	.cout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~7 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~6 .lut_mask = 16'h5A5F;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~8 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~8_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~7  $ (GND))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~7 
//  & VCC))
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~9  = CARRY((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & !\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~7 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~7 ),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~8_combout ),
	.cout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~9 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~8 .lut_mask = 16'hC30C;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~6 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~6_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~8_combout  & !\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~8_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~6 .lut_mask = 16'h00F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N1
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[4] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~0_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q  & (((!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~0_combout )) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~1_combout )))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~1_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~0_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~0 .lut_mask = 16'h70F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y29_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~1_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~0_combout ) # ((!\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.IDLE~q  & ((\U_ADC_loop|U_ADC_set|dely_read~0_combout ) # 
// (\U_ADC_loop|U_ADC_set|Selector2~0_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.IDLE~q ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~0_combout ),
	.datac(\U_ADC_loop|U_ADC_set|dely_read~0_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Selector2~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~1 .lut_mask = 16'hDDDC;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y29_N7
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~3 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~3_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout  & \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~6_combout )

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout ),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~6_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~3 .lut_mask = 16'h3300;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N23
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[3] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~10 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~10_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~9 )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~9 ) # 
// (GND)))
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~11  = CARRY((!\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~9 ) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~9 ),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~10_combout ),
	.cout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~11 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~10 .lut_mask = 16'h3C3F;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~1_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout  & \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~10_combout )

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout ),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~10_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~1 .lut_mask = 16'h3300;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N3
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[5] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~12 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~12_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~11  $ (GND))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~11  & VCC))
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~13  = CARRY((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & !\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~11 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~11 ),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~12_combout ),
	.cout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~13 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~12 .lut_mask = 16'hC30C;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~2_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout  & \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~12_combout )

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout ),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~12_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~2 .lut_mask = 16'h3300;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N25
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[6] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~0_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step 
// [6])))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~0 .lut_mask = 16'h8000;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~1_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~0_combout )

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~1 .lut_mask = 16'hCC00;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~0_combout  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & 
// \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~1_combout )))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~0_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~1_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step .lut_mask = 16'h8000;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|co_step .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~0_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~2_combout  & !\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~2_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~0 .lut_mask = 16'h00F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N29
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[1] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y29_N11
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[2] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~12 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~12_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q  & \rst_n~input_o )))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~12 .lut_mask = 16'h2000;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~15 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~15_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2_combout  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~12_combout  & 
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5])))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~2_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~12_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~15 .lut_mask = 16'h8000;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & !\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3 .lut_mask = 16'h00F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[8]~8 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[8]~8_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~15_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3_combout  & (\ad_sdo~input_o )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3_combout  & 
// ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [8]))))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~15_combout  & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [8]))))

	.dataa(\ad_sdo~input_o ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~15_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [8]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[8]~8 .lut_mask = 16'hB8F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N1
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[8] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~17 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~17_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3])

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~17 .lut_mask = 16'h3300;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~14 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~14_combout  = \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7] $ (\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~13 )

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~13 ),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~14 .lut_mask = 16'h3C3C;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~4_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout  & \U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~14_combout )

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~combout ),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Add0~14_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~4 .lut_mask = 16'h3300;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N5
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[7] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7] & \rst_n~input_o )))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7]),
	.datad(\rst_n~input_o ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4 .lut_mask = 16'h4000;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~8 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~8_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4_combout  & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & 
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3_combout )))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~8 .lut_mask = 16'h0400;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[6]~10 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[6]~10_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~17_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~8_combout  & (\ad_sdo~input_o )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~8_combout  & 
// ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [6]))))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~17_combout  & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [6]))))

	.dataa(\ad_sdo~input_o ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~17_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [6]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[6]~10 .lut_mask = 16'hB8F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y32_N11
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[6]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[6] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~0_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2])

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~0 .lut_mask = 16'h5500;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~5 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~5_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4_combout  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~0_combout  & 
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5])))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~0_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~5 .lut_mask = 16'h4000;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[4]~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[4]~0_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~5_combout  & (\ad_sdo~input_o )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~5_combout  & 
// ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [4]))))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3_combout  & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [4]))))

	.dataa(\ad_sdo~input_o ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~3_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [4]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[4]~0 .lut_mask = 16'hB8F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N9
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[4] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & 
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1])))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8 .lut_mask = 16'h0100;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~6 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~6_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4_combout  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8_combout  & 
// !\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3])))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~6 .lut_mask = 16'h0080;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[3]~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[3]~1_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~6_combout  & (\ad_sdo~input_o )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~6_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [3])))

	.dataa(\ad_sdo~input_o ),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [3]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[3]~1 .lut_mask = 16'hAAF0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y32_N1
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[3] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~10 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~10_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~10 .lut_mask = 16'h3000;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~9 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~9_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4_combout  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & 
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3])))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~9 .lut_mask = 16'h8000;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[1]~3 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[1]~3_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~10_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~9_combout  & (\ad_sdo~input_o )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~9_combout  & 
// ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [1]))))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~10_combout  & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [1]))))

	.dataa(\ad_sdo~input_o ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~10_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [1]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[1]~3 .lut_mask = 16'hB8F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N15
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[1] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[0]~19 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[0]~19_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [0] & (\U_ADC_loop|U_ADC_set|cnt_dout [0] $ (VCC))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [0] & (\U_ADC_loop|U_ADC_set|cnt_dout [0] & VCC))
// \U_ADC_loop|U_ADC_set|cnt_dout[0]~20  = CARRY((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [0] & \U_ADC_loop|U_ADC_set|cnt_dout [0]))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [0]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[0]~19_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[0]~20 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[0]~19 .lut_mask = 16'h6688;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~11 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~11_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & !\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~11 .lut_mask = 16'h000C;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[0]~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[0]~4_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~11_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~9_combout  & (\ad_sdo~input_o )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~9_combout  & 
// ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [0]))))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~11_combout  & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [0]))))

	.dataa(\ad_sdo~input_o ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~11_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [0]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[0]~4 .lut_mask = 16'hB8F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N25
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[0] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal3~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal3~1_combout  = (!\U_ADC_loop|U_ADC_set|cnt_num [6] & (!\U_ADC_loop|U_ADC_set|cnt_num [4] & (!\U_ADC_loop|U_ADC_set|cnt_num [5] & !\U_ADC_loop|U_ADC_set|cnt_num [7])))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_num [6]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_num [4]),
	.datac(\U_ADC_loop|U_ADC_set|cnt_num [5]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_num [7]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal3~1 .lut_mask = 16'h0001;
defparam \U_ADC_loop|U_ADC_set|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal3~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal3~0_combout  = (!\U_ADC_loop|U_ADC_set|cnt_num [2] & (!\U_ADC_loop|U_ADC_set|cnt_num [1] & (!\U_ADC_loop|U_ADC_set|cnt_num [3] & \U_ADC_loop|U_ADC_set|cnt_num [0])))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_num [2]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_num [1]),
	.datac(\U_ADC_loop|U_ADC_set|cnt_num [3]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_num [0]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal3~0 .lut_mask = 16'h0100;
defparam \U_ADC_loop|U_ADC_set|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Equal3~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Equal3~2_combout  = (\U_ADC_loop|U_ADC_set|Equal3~1_combout  & \U_ADC_loop|U_ADC_set|Equal3~0_combout )

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|Equal3~1_combout ),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|Equal3~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Equal3~2 .lut_mask = 16'hCC00;
defparam \U_ADC_loop|U_ADC_set|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N15
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[0]~19_combout ),
	.asdata(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[0] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[1]~21 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[1]~21_combout  = (\U_ADC_loop|U_ADC_set|cnt_dout [1] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [1] & (\U_ADC_loop|U_ADC_set|cnt_dout[0]~20  & VCC)) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [1] & 
// (!\U_ADC_loop|U_ADC_set|cnt_dout[0]~20 )))) # (!\U_ADC_loop|U_ADC_set|cnt_dout [1] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [1] & (!\U_ADC_loop|U_ADC_set|cnt_dout[0]~20 )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [1] & 
// ((\U_ADC_loop|U_ADC_set|cnt_dout[0]~20 ) # (GND)))))
// \U_ADC_loop|U_ADC_set|cnt_dout[1]~22  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dout [1] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [1] & !\U_ADC_loop|U_ADC_set|cnt_dout[0]~20 )) # (!\U_ADC_loop|U_ADC_set|cnt_dout [1] & ((!\U_ADC_loop|U_ADC_set|cnt_dout[0]~20 ) 
// # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [1]))))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dout [1]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[0]~20 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[1]~21_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[1]~22 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[1]~21 .lut_mask = 16'h9617;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[2]~23 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[2]~23_combout  = ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [2] $ (\U_ADC_loop|U_ADC_set|cnt_dout [2] $ (!\U_ADC_loop|U_ADC_set|cnt_dout[1]~22 )))) # (GND)
// \U_ADC_loop|U_ADC_set|cnt_dout[2]~24  = CARRY((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [2] & ((\U_ADC_loop|U_ADC_set|cnt_dout [2]) # (!\U_ADC_loop|U_ADC_set|cnt_dout[1]~22 ))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [2] & 
// (\U_ADC_loop|U_ADC_set|cnt_dout [2] & !\U_ADC_loop|U_ADC_set|cnt_dout[1]~22 )))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [2]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[1]~22 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[2]~23_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[2]~24 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[2]~23 .lut_mask = 16'h698E;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~7 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~7_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & !\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3])

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~7 .lut_mask = 16'h00CC;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[2]~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[2]~2_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~7_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~8_combout  & (\ad_sdo~input_o )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~8_combout  & 
// ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [2]))))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~7_combout  & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [2]))))

	.dataa(\ad_sdo~input_o ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~7_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [2]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[2]~2 .lut_mask = 16'hB8F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y32_N31
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[2] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N19
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[2]~23_combout ),
	.asdata(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [2]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[2] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[4]~27 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[4]~27_combout  = ((\U_ADC_loop|U_ADC_set|cnt_dout [4] $ (\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [4] $ (!\U_ADC_loop|U_ADC_set|cnt_dout[3]~26 )))) # (GND)
// \U_ADC_loop|U_ADC_set|cnt_dout[4]~28  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dout [4] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [4]) # (!\U_ADC_loop|U_ADC_set|cnt_dout[3]~26 ))) # (!\U_ADC_loop|U_ADC_set|cnt_dout [4] & 
// (\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [4] & !\U_ADC_loop|U_ADC_set|cnt_dout[3]~26 )))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dout [4]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[3]~26 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[4]~27_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[4]~28 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[4]~27 .lut_mask = 16'h698E;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[5]~29 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[5]~29_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [5] & ((\U_ADC_loop|U_ADC_set|cnt_dout [5] & (\U_ADC_loop|U_ADC_set|cnt_dout[4]~28  & VCC)) # (!\U_ADC_loop|U_ADC_set|cnt_dout [5] & 
// (!\U_ADC_loop|U_ADC_set|cnt_dout[4]~28 )))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [5] & ((\U_ADC_loop|U_ADC_set|cnt_dout [5] & (!\U_ADC_loop|U_ADC_set|cnt_dout[4]~28 )) # (!\U_ADC_loop|U_ADC_set|cnt_dout [5] & ((\U_ADC_loop|U_ADC_set|cnt_dout[4]~28 
// ) # (GND)))))
// \U_ADC_loop|U_ADC_set|cnt_dout[5]~30  = CARRY((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [5] & (!\U_ADC_loop|U_ADC_set|cnt_dout [5] & !\U_ADC_loop|U_ADC_set|cnt_dout[4]~28 )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [5] & 
// ((!\U_ADC_loop|U_ADC_set|cnt_dout[4]~28 ) # (!\U_ADC_loop|U_ADC_set|cnt_dout [5]))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [5]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[4]~28 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[5]~29_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[5]~30 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[5]~29 .lut_mask = 16'h9617;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~14 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~14_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~14 .lut_mask = 16'h0F00;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[5]~11 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[5]~11_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~14_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~5_combout  & (\ad_sdo~input_o )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~5_combout  & 
// ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [5]))))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~14_combout  & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [5]))))

	.dataa(\ad_sdo~input_o ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~14_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [5]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[5]~11 .lut_mask = 16'hB8F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N31
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[5] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N25
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[5]~29_combout ),
	.asdata(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [5]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[5] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[6]~31 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[6]~31_combout  = ((\U_ADC_loop|U_ADC_set|cnt_dout [6] $ (\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [6] $ (!\U_ADC_loop|U_ADC_set|cnt_dout[5]~30 )))) # (GND)
// \U_ADC_loop|U_ADC_set|cnt_dout[6]~32  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dout [6] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [6]) # (!\U_ADC_loop|U_ADC_set|cnt_dout[5]~30 ))) # (!\U_ADC_loop|U_ADC_set|cnt_dout [6] & 
// (\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [6] & !\U_ADC_loop|U_ADC_set|cnt_dout[5]~30 )))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dout [6]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[5]~30 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[6]~31_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[6]~32 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[6]~31 .lut_mask = 16'h698E;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[7]~33 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[7]~33_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [7] & ((\U_ADC_loop|U_ADC_set|cnt_dout [7] & (\U_ADC_loop|U_ADC_set|cnt_dout[6]~32  & VCC)) # (!\U_ADC_loop|U_ADC_set|cnt_dout [7] & 
// (!\U_ADC_loop|U_ADC_set|cnt_dout[6]~32 )))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [7] & ((\U_ADC_loop|U_ADC_set|cnt_dout [7] & (!\U_ADC_loop|U_ADC_set|cnt_dout[6]~32 )) # (!\U_ADC_loop|U_ADC_set|cnt_dout [7] & ((\U_ADC_loop|U_ADC_set|cnt_dout[6]~32 
// ) # (GND)))))
// \U_ADC_loop|U_ADC_set|cnt_dout[7]~34  = CARRY((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [7] & (!\U_ADC_loop|U_ADC_set|cnt_dout [7] & !\U_ADC_loop|U_ADC_set|cnt_dout[6]~32 )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [7] & 
// ((!\U_ADC_loop|U_ADC_set|cnt_dout[6]~32 ) # (!\U_ADC_loop|U_ADC_set|cnt_dout [7]))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [7]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[6]~32 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[7]~33_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[7]~34 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[7]~33 .lut_mask = 16'h9617;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~16 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~16_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4_combout  & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8_combout  & 
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3])))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~4_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~8_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~16 .lut_mask = 16'h2000;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[7]~9 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[7]~9_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~16_combout  & (\ad_sdo~input_o )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~16_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [7])))

	.dataa(\ad_sdo~input_o ),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [7]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[7]~9 .lut_mask = 16'hAAF0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y32_N21
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[7]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[7] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y32_N29
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[7]~33_combout ),
	.asdata(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [7]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[7] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[8]~35 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[8]~35_combout  = ((\U_ADC_loop|U_ADC_set|cnt_dout [8] $ (\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [8] $ (!\U_ADC_loop|U_ADC_set|cnt_dout[7]~34 )))) # (GND)
// \U_ADC_loop|U_ADC_set|cnt_dout[8]~36  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dout [8] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [8]) # (!\U_ADC_loop|U_ADC_set|cnt_dout[7]~34 ))) # (!\U_ADC_loop|U_ADC_set|cnt_dout [8] & 
// (\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [8] & !\U_ADC_loop|U_ADC_set|cnt_dout[7]~34 )))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dout [8]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[7]~34 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[8]~35_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[8]~36 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[8]~35 .lut_mask = 16'h698E;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[9]~37 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[9]~37_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [9] & ((\U_ADC_loop|U_ADC_set|cnt_dout [9] & (\U_ADC_loop|U_ADC_set|cnt_dout[8]~36  & VCC)) # (!\U_ADC_loop|U_ADC_set|cnt_dout [9] & 
// (!\U_ADC_loop|U_ADC_set|cnt_dout[8]~36 )))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [9] & ((\U_ADC_loop|U_ADC_set|cnt_dout [9] & (!\U_ADC_loop|U_ADC_set|cnt_dout[8]~36 )) # (!\U_ADC_loop|U_ADC_set|cnt_dout [9] & ((\U_ADC_loop|U_ADC_set|cnt_dout[8]~36 
// ) # (GND)))))
// \U_ADC_loop|U_ADC_set|cnt_dout[9]~38  = CARRY((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [9] & (!\U_ADC_loop|U_ADC_set|cnt_dout [9] & !\U_ADC_loop|U_ADC_set|cnt_dout[8]~36 )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [9] & 
// ((!\U_ADC_loop|U_ADC_set|cnt_dout[8]~36 ) # (!\U_ADC_loop|U_ADC_set|cnt_dout [9]))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [9]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[8]~36 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[9]~37_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[9]~38 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[9]~37 .lut_mask = 16'h9617;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[9]~7 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[9]~7_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~15_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~14_combout  & (\ad_sdo~input_o )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~14_combout  
// & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [9]))))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~15_combout  & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [9]))))

	.dataa(\ad_sdo~input_o ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~15_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [9]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[9]~7 .lut_mask = 16'hB8F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N23
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[9]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[9] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N1
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[9]~37_combout ),
	.asdata(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [9]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[9] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[10]~39 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[10]~39_combout  = ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [10] $ (\U_ADC_loop|U_ADC_set|cnt_dout [10] $ (!\U_ADC_loop|U_ADC_set|cnt_dout[9]~38 )))) # (GND)
// \U_ADC_loop|U_ADC_set|cnt_dout[10]~40  = CARRY((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [10] & ((\U_ADC_loop|U_ADC_set|cnt_dout [10]) # (!\U_ADC_loop|U_ADC_set|cnt_dout[9]~38 ))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [10] & 
// (\U_ADC_loop|U_ADC_set|cnt_dout [10] & !\U_ADC_loop|U_ADC_set|cnt_dout[9]~38 )))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [10]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[9]~38 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[10]~39_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[10]~40 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[10]~39 .lut_mask = 16'h698E;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~2_combout  = (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7] & !\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3])

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~2 .lut_mask = 16'h0055;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~13 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~13_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~12_combout  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~11_combout  & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & 
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~2_combout )))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~12_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~11_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~2_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~13 .lut_mask = 16'h0800;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[10]~6 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[10]~6_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~13_combout  & (\ad_sdo~input_o )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~13_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [10])))

	.dataa(\ad_sdo~input_o ),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [10]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[10]~6 .lut_mask = 16'hAAF0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N5
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[10]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[10] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N3
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[10]~39_combout ),
	.asdata(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [10]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[10] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[11]~41 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[11]~41_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [11] & ((\U_ADC_loop|U_ADC_set|cnt_dout [11] & (\U_ADC_loop|U_ADC_set|cnt_dout[10]~40  & VCC)) # (!\U_ADC_loop|U_ADC_set|cnt_dout [11] & 
// (!\U_ADC_loop|U_ADC_set|cnt_dout[10]~40 )))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [11] & ((\U_ADC_loop|U_ADC_set|cnt_dout [11] & (!\U_ADC_loop|U_ADC_set|cnt_dout[10]~40 )) # (!\U_ADC_loop|U_ADC_set|cnt_dout [11] & 
// ((\U_ADC_loop|U_ADC_set|cnt_dout[10]~40 ) # (GND)))))
// \U_ADC_loop|U_ADC_set|cnt_dout[11]~42  = CARRY((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [11] & (!\U_ADC_loop|U_ADC_set|cnt_dout [11] & !\U_ADC_loop|U_ADC_set|cnt_dout[10]~40 )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [11] & 
// ((!\U_ADC_loop|U_ADC_set|cnt_dout[10]~40 ) # (!\U_ADC_loop|U_ADC_set|cnt_dout [11]))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [11]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[10]~40 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[11]~41_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[11]~42 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[11]~41 .lut_mask = 16'h9617;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~18 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~18_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~2_combout  & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~12_combout  & 
// !\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7])))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~2_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~12_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~18 .lut_mask = 16'h0020;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[11]~5 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[11]~5_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~18_combout  & (\ad_sdo~input_o )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~18_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [11])))

	.dataa(\ad_sdo~input_o ),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [11]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[11]~5 .lut_mask = 16'hAAF0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y30_N27
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout[11]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[11] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|dout[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N5
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[11]~41_combout ),
	.asdata(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [11]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[11] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[12]~43 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[12]~43_combout  = (\U_ADC_loop|U_ADC_set|cnt_dout [12] & (\U_ADC_loop|U_ADC_set|cnt_dout[11]~42  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_dout [12] & (!\U_ADC_loop|U_ADC_set|cnt_dout[11]~42  & VCC))
// \U_ADC_loop|U_ADC_set|cnt_dout[12]~44  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dout [12] & !\U_ADC_loop|U_ADC_set|cnt_dout[11]~42 ))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dout [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[11]~42 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[12]~43_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[12]~44 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[12]~43 .lut_mask = 16'hA50A;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[13]~45 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[13]~45_combout  = (\U_ADC_loop|U_ADC_set|cnt_dout [13] & (!\U_ADC_loop|U_ADC_set|cnt_dout[12]~44 )) # (!\U_ADC_loop|U_ADC_set|cnt_dout [13] & ((\U_ADC_loop|U_ADC_set|cnt_dout[12]~44 ) # (GND)))
// \U_ADC_loop|U_ADC_set|cnt_dout[13]~46  = CARRY((!\U_ADC_loop|U_ADC_set|cnt_dout[12]~44 ) # (!\U_ADC_loop|U_ADC_set|cnt_dout [13]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[12]~44 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[13]~45_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[13]~46 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[13]~45 .lut_mask = 16'h3C3F;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N12
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N9
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[13]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[13] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N7
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[12]~43_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[12] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~9 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~9_combout  = (\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [13])) # (!\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [12])))

	.dataa(\U_UART_recv|data [75]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dout [13]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dout [12]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~9 .lut_mask = 16'hF5A0;
defparam \U_ADC_loop|U_ADC_set|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[14]~47 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[14]~47_combout  = (\U_ADC_loop|U_ADC_set|cnt_dout [14] & (\U_ADC_loop|U_ADC_set|cnt_dout[13]~46  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_dout [14] & (!\U_ADC_loop|U_ADC_set|cnt_dout[13]~46  & VCC))
// \U_ADC_loop|U_ADC_set|cnt_dout[14]~48  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dout [14] & !\U_ADC_loop|U_ADC_set|cnt_dout[13]~46 ))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dout [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[13]~46 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[14]~47_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[14]~48 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[14]~47 .lut_mask = 16'hA50A;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[15]~49 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[15]~49_combout  = (\U_ADC_loop|U_ADC_set|cnt_dout [15] & (!\U_ADC_loop|U_ADC_set|cnt_dout[14]~48 )) # (!\U_ADC_loop|U_ADC_set|cnt_dout [15] & ((\U_ADC_loop|U_ADC_set|cnt_dout[14]~48 ) # (GND)))
// \U_ADC_loop|U_ADC_set|cnt_dout[15]~50  = CARRY((!\U_ADC_loop|U_ADC_set|cnt_dout[14]~48 ) # (!\U_ADC_loop|U_ADC_set|cnt_dout [15]))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dout [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[14]~48 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[15]~49_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[15]~50 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[15]~49 .lut_mask = 16'h5A5F;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y31_N13
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[15]~49_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[15] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N11
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[14]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[14] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~8 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~8_combout  = (\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [15])) # (!\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [14])))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [15]),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dout [14]),
	.datad(\U_UART_recv|data [75]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~8 .lut_mask = 16'hCCF0;
defparam \U_ADC_loop|U_ADC_set|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux7~3 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux7~3_combout  = (\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux5~8_combout ))) # (!\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux5~9_combout ))

	.dataa(\U_UART_recv|data [76]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|Mux5~9_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~8_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux7~3 .lut_mask = 16'hFA50;
defparam \U_ADC_loop|U_ADC_set|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N27
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[6]~31_combout ),
	.asdata(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [6]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[6] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~10 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~10_combout  = (\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [7]))) # (!\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [6]))

	.dataa(\U_UART_recv|data [75]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dout [6]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dout [7]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~10 .lut_mask = 16'hFA50;
defparam \U_ADC_loop|U_ADC_set|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N23
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[4]~27_combout ),
	.asdata(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [4]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[4] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~11 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~11_combout  = (\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [5])) # (!\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [4])))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [5]),
	.datac(\U_UART_recv|data [75]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dout [4]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~11 .lut_mask = 16'hCFC0;
defparam \U_ADC_loop|U_ADC_set|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~12 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~12_combout  = (\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux5~10_combout )) # (!\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux5~11_combout )))

	.dataa(\U_UART_recv|data [76]),
	.datab(\U_ADC_loop|U_ADC_set|Mux5~10_combout ),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~11_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~12 .lut_mask = 16'hDD88;
defparam \U_ADC_loop|U_ADC_set|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux7~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux7~4_combout  = (!\U_UART_recv|data [79] & ((\U_UART_recv|data [78] & (\U_ADC_loop|U_ADC_set|Mux7~3_combout )) # (!\U_UART_recv|data [78] & ((\U_ADC_loop|U_ADC_set|Mux5~12_combout )))))

	.dataa(\U_UART_recv|data [79]),
	.datab(\U_UART_recv|data [78]),
	.datac(\U_ADC_loop|U_ADC_set|Mux7~3_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~12_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux7~4 .lut_mask = 16'h5140;
defparam \U_ADC_loop|U_ADC_set|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|ShiftLeft0~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout  = (!\U_UART_recv|data [77] & !\U_UART_recv|data [78])

	.dataa(\U_UART_recv|data [77]),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|data [78]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|ShiftLeft0~2 .lut_mask = 16'h0055;
defparam \U_ADC_loop|U_ADC_set|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N31
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[8]~35_combout ),
	.asdata(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [8]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[8] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~7 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~7_combout  = (\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [9]))) # (!\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [8]))

	.dataa(\U_UART_recv|data [75]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dout [8]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dout [9]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~7 .lut_mask = 16'hFA50;
defparam \U_ADC_loop|U_ADC_set|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~6 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~6_combout  = (\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [11])) # (!\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [10])))

	.dataa(\U_UART_recv|data [75]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dout [11]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dout [10]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~6 .lut_mask = 16'hF5A0;
defparam \U_ADC_loop|U_ADC_set|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux7~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux7~1_combout  = (!\U_UART_recv|data [79] & ((\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux5~6_combout ))) # (!\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux5~7_combout ))))

	.dataa(\U_UART_recv|data [76]),
	.datab(\U_ADC_loop|U_ADC_set|Mux5~7_combout ),
	.datac(\U_UART_recv|data [79]),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~6_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux7~1 .lut_mask = 16'h0E04;
defparam \U_ADC_loop|U_ADC_set|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux11~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux11~1_combout  = (\U_ADC_loop|U_ADC_set|Mux11~0_combout  & ((\U_ADC_loop|U_ADC_set|Mux7~4_combout ) # ((\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout )))) # (!\U_ADC_loop|U_ADC_set|Mux11~0_combout  & 
// (((!\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout  & \U_ADC_loop|U_ADC_set|Mux7~1_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|Mux11~0_combout ),
	.datab(\U_ADC_loop|U_ADC_set|Mux7~4_combout ),
	.datac(\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux7~1_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux11~1 .lut_mask = 16'hADA8;
defparam \U_ADC_loop|U_ADC_set|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N0
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N1
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N2
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & (!\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # 
// (!\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & ((\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (!\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N3
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N4
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # 
// (!\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & (!\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & !\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N5
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N6
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] $ (\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5A;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y32_N7
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y32_N24
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = !\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 16'h0F0F;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y32_N25
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y32_N27
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N26
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout  = (\U_UART_send|idle~q  & (((\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0])))) # (!\U_UART_send|idle~q  & 
// ((\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (!\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q )) # (!\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0])))))

	.dataa(\U_UART_send|idle~q ),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [0]),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 16'hB1F0;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N25
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N24
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout  = (\U_UART_send|idle~q  & (((\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1])))) # (!\U_UART_send|idle~q  & 
// ((\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0])) # (!\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1])))))

	.dataa(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datab(\U_UART_send|idle~q ),
	.datac(\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [1]),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 16'hE2F0;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N14
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout  = (\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & (!\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT )) 
// # (!\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ((\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (GND)))
// \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY((!\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ) # (!\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit 
// [1]))

	.dataa(gnd),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.cout(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N2
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|_~6 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|_~6_combout  = (!\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q  & (!\U_UART_send|idle~q  & \U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ))

	.dataa(gnd),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datac(\U_UART_send|idle~q ),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|_~6 .lut_mask = 16'h0300;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y32_N15
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y32_N23
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N22
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout  = (\U_UART_send|idle~q  & (((\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2])))) # (!\U_UART_send|idle~q  & 
// ((\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])) # (!\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2])))))

	.dataa(\U_UART_send|idle~q ),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datac(\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [2]),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 16'hE4F0;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N16
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout  = \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] $ (!\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT )

	.dataa(gnd),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 16'hC3C3;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y32_N17
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_Fifo|scfifo_component|auto_generated|dpfifo|_~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y32_N9
dffeas \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y32_N8
cycloneive_lcell_comb \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout  = (\U_UART_send|idle~q  & (((\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3])))) # (!\U_UART_send|idle~q  & 
// ((\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & (\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) # (!\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q  & 
// ((\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3])))))

	.dataa(\U_UART_send|idle~q ),
	.datab(\U_Fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(\U_Fifo|scfifo_component|auto_generated|dpfifo|low_addressa [3]),
	.datad(\U_Fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q ),
	.cin(gnd),
	.combout(\U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 16'hE4F0;
defparam \U_Fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux10~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux10~0_combout  = (\U_UART_recv|data [77]) # ((\U_UART_recv|data [79] & !\U_UART_recv|data [78]))

	.dataa(\U_UART_recv|data [77]),
	.datab(gnd),
	.datac(\U_UART_recv|data [79]),
	.datad(\U_UART_recv|data [78]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux10~0 .lut_mask = 16'hAAFA;
defparam \U_ADC_loop|U_ADC_set|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~7 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~7_combout  = (\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [8]))) # (!\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [7]))

	.dataa(\U_UART_recv|data [75]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [7]),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dout [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~7 .lut_mask = 16'hE4E4;
defparam \U_ADC_loop|U_ADC_set|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~8 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~8_combout  = (\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [6])) # (!\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [5])))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dout [6]),
	.datab(gnd),
	.datac(\U_UART_recv|data [75]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dout [5]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~8 .lut_mask = 16'hAFA0;
defparam \U_ADC_loop|U_ADC_set|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~9 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~9_combout  = (\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux4~7_combout )) # (!\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux4~8_combout )))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|Mux4~7_combout ),
	.datac(\U_ADC_loop|U_ADC_set|Mux4~8_combout ),
	.datad(\U_UART_recv|data [76]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~9 .lut_mask = 16'hCCF0;
defparam \U_ADC_loop|U_ADC_set|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~6 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~6_combout  = (\U_ADC_loop|U_ADC_set|cnt_dout [0] & \U_UART_recv|data [75])

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [0]),
	.datac(\U_UART_recv|data [75]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~6 .lut_mask = 16'hC0C0;
defparam \U_ADC_loop|U_ADC_set|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[16]~51 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[16]~51_combout  = (\U_ADC_loop|U_ADC_set|cnt_dout [16] & (\U_ADC_loop|U_ADC_set|cnt_dout[15]~50  $ (GND))) # (!\U_ADC_loop|U_ADC_set|cnt_dout [16] & (!\U_ADC_loop|U_ADC_set|cnt_dout[15]~50  & VCC))
// \U_ADC_loop|U_ADC_set|cnt_dout[16]~52  = CARRY((\U_ADC_loop|U_ADC_set|cnt_dout [16] & !\U_ADC_loop|U_ADC_set|cnt_dout[15]~50 ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[15]~50 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[16]~51_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[16]~52 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[16]~51 .lut_mask = 16'hC30C;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y31_N15
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[16]~51_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[16] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~4_combout  = (\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [16])) # (!\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [15])))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [16]),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dout [15]),
	.datad(\U_UART_recv|data [75]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~4 .lut_mask = 16'hCCF0;
defparam \U_ADC_loop|U_ADC_set|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~5 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~5_combout  = (\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [14])) # (!\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [13])))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [14]),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dout [13]),
	.datad(\U_UART_recv|data [75]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~5 .lut_mask = 16'hCCF0;
defparam \U_ADC_loop|U_ADC_set|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux6~5 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux6~5_combout  = (!\U_UART_recv|data [79] & ((\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux4~4_combout )) # (!\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux4~5_combout )))))

	.dataa(\U_UART_recv|data [76]),
	.datab(\U_ADC_loop|U_ADC_set|Mux4~4_combout ),
	.datac(\U_UART_recv|data [79]),
	.datad(\U_ADC_loop|U_ADC_set|Mux4~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux6~5 .lut_mask = 16'h0D08;
defparam \U_ADC_loop|U_ADC_set|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux6~6 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux6~6_combout  = (\U_ADC_loop|U_ADC_set|Mux6~5_combout ) # ((\U_UART_recv|data [76] & (\U_UART_recv|data [79] & \U_ADC_loop|U_ADC_set|Mux4~6_combout )))

	.dataa(\U_UART_recv|data [76]),
	.datab(\U_UART_recv|data [79]),
	.datac(\U_ADC_loop|U_ADC_set|Mux4~6_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux6~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux6~6 .lut_mask = 16'hFF80;
defparam \U_ADC_loop|U_ADC_set|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux6~7 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux6~7_combout  = (\U_UART_recv|data [78] & (((\U_ADC_loop|U_ADC_set|Mux6~6_combout )))) # (!\U_UART_recv|data [78] & (!\U_UART_recv|data [79] & (\U_ADC_loop|U_ADC_set|Mux4~9_combout )))

	.dataa(\U_UART_recv|data [78]),
	.datab(\U_UART_recv|data [79]),
	.datac(\U_ADC_loop|U_ADC_set|Mux4~9_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux6~6_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux6~7 .lut_mask = 16'hBA10;
defparam \U_ADC_loop|U_ADC_set|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N17
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[1]~21_combout ),
	.asdata(\U_ADC_loop|U_ADC_set|U_ADC_driver|dout [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[1] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~1_combout  = (\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [2])) # (!\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [1])))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [2]),
	.datac(\U_UART_recv|data [75]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dout [1]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~1 .lut_mask = 16'hCFC0;
defparam \U_ADC_loop|U_ADC_set|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~0_combout  = (\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [4]))) # (!\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [3]))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dout [3]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [4]),
	.datac(\U_UART_recv|data [75]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~0 .lut_mask = 16'hCACA;
defparam \U_ADC_loop|U_ADC_set|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~2_combout  = (\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux4~0_combout ))) # (!\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux4~1_combout ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|Mux4~1_combout ),
	.datac(\U_UART_recv|data [76]),
	.datad(\U_ADC_loop|U_ADC_set|Mux4~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~2 .lut_mask = 16'hFC0C;
defparam \U_ADC_loop|U_ADC_set|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux6~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux6~1_combout  = (\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [12]))) # (!\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [11]))

	.dataa(\U_UART_recv|data [75]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dout [11]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dout [12]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux6~1 .lut_mask = 16'hFA50;
defparam \U_ADC_loop|U_ADC_set|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux6~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux6~2_combout  = (\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [10]))) # (!\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [9]))

	.dataa(\U_UART_recv|data [75]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dout [9]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dout [10]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux6~2 .lut_mask = 16'hFA50;
defparam \U_ADC_loop|U_ADC_set|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux6~3 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux6~3_combout  = (!\U_UART_recv|data [79] & ((\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux6~1_combout )) # (!\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux6~2_combout )))))

	.dataa(\U_UART_recv|data [76]),
	.datab(\U_UART_recv|data [79]),
	.datac(\U_ADC_loop|U_ADC_set|Mux6~1_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux6~2_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux6~3 .lut_mask = 16'h3120;
defparam \U_ADC_loop|U_ADC_set|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux10~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux10~1_combout  = (\U_ADC_loop|U_ADC_set|Mux10~0_combout  & (((!\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout )))) # (!\U_ADC_loop|U_ADC_set|Mux10~0_combout  & ((\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout  & 
// (\U_ADC_loop|U_ADC_set|Mux4~2_combout )) # (!\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout  & ((\U_ADC_loop|U_ADC_set|Mux6~3_combout )))))

	.dataa(\U_ADC_loop|U_ADC_set|Mux10~0_combout ),
	.datab(\U_ADC_loop|U_ADC_set|Mux4~2_combout ),
	.datac(\U_ADC_loop|U_ADC_set|Mux6~3_combout ),
	.datad(\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux10~1 .lut_mask = 16'h44FA;
defparam \U_ADC_loop|U_ADC_set|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux10~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux10~2_combout  = (\U_ADC_loop|U_ADC_set|Mux10~0_combout  & ((\U_ADC_loop|U_ADC_set|Mux10~1_combout  & ((\U_ADC_loop|U_ADC_set|Mux6~7_combout ))) # (!\U_ADC_loop|U_ADC_set|Mux10~1_combout  & (\U_ADC_loop|U_ADC_set|Mux4~16_combout 
// )))) # (!\U_ADC_loop|U_ADC_set|Mux10~0_combout  & (((\U_ADC_loop|U_ADC_set|Mux10~1_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|Mux4~16_combout ),
	.datab(\U_ADC_loop|U_ADC_set|Mux10~0_combout ),
	.datac(\U_ADC_loop|U_ADC_set|Mux6~7_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux10~1_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux10~2 .lut_mask = 16'hF388;
defparam \U_ADC_loop|U_ADC_set|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~21 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~21_combout  = (\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux5~7_combout ))) # (!\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux5~10_combout ))

	.dataa(\U_UART_recv|data [76]),
	.datab(\U_ADC_loop|U_ADC_set|Mux5~10_combout ),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~7_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~21_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~21 .lut_mask = 16'hEE44;
defparam \U_ADC_loop|U_ADC_set|Mux5~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[17]~53 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[17]~53_combout  = (\U_ADC_loop|U_ADC_set|cnt_dout [17] & (!\U_ADC_loop|U_ADC_set|cnt_dout[16]~52 )) # (!\U_ADC_loop|U_ADC_set|cnt_dout [17] & ((\U_ADC_loop|U_ADC_set|cnt_dout[16]~52 ) # (GND)))
// \U_ADC_loop|U_ADC_set|cnt_dout[17]~54  = CARRY((!\U_ADC_loop|U_ADC_set|cnt_dout[16]~52 ) # (!\U_ADC_loop|U_ADC_set|cnt_dout [17]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[16]~52 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[17]~53_combout ),
	.cout(\U_ADC_loop|U_ADC_set|cnt_dout[17]~54 ));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[17]~53 .lut_mask = 16'h3C3F;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y31_N17
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[17]~53_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[17] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~18 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~18_combout  = (\U_UART_recv|data [76] & ((\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [17])) # (!\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [16])))))

	.dataa(\U_UART_recv|data [75]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [17]),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dout [16]),
	.datad(\U_UART_recv|data [76]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~18 .lut_mask = 16'hD800;
defparam \U_ADC_loop|U_ADC_set|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~19 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~19_combout  = (!\U_UART_recv|data [79] & ((\U_ADC_loop|U_ADC_set|Mux5~18_combout ) # ((!\U_UART_recv|data [76] & \U_ADC_loop|U_ADC_set|Mux5~8_combout ))))

	.dataa(\U_UART_recv|data [76]),
	.datab(\U_UART_recv|data [79]),
	.datac(\U_ADC_loop|U_ADC_set|Mux5~8_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~18_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~19 .lut_mask = 16'h3310;
defparam \U_ADC_loop|U_ADC_set|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~3 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~3_combout  = (\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [1]))) # (!\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [0]))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [0]),
	.datac(\U_UART_recv|data [75]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dout [1]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~3 .lut_mask = 16'hFC0C;
defparam \U_ADC_loop|U_ADC_set|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~20 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~20_combout  = (\U_ADC_loop|U_ADC_set|Mux5~19_combout ) # ((\U_UART_recv|data [76] & (\U_UART_recv|data [79] & \U_ADC_loop|U_ADC_set|Mux5~3_combout )))

	.dataa(\U_UART_recv|data [76]),
	.datab(\U_UART_recv|data [79]),
	.datac(\U_ADC_loop|U_ADC_set|Mux5~19_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~3_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~20 .lut_mask = 16'hF8F0;
defparam \U_ADC_loop|U_ADC_set|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~22 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~22_combout  = (\U_UART_recv|data [78] & (((\U_ADC_loop|U_ADC_set|Mux5~20_combout )))) # (!\U_UART_recv|data [78] & (\U_ADC_loop|U_ADC_set|Mux5~21_combout  & (!\U_UART_recv|data [79])))

	.dataa(\U_UART_recv|data [78]),
	.datab(\U_ADC_loop|U_ADC_set|Mux5~21_combout ),
	.datac(\U_UART_recv|data [79]),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~20_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~22_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~22 .lut_mask = 16'hAE04;
defparam \U_ADC_loop|U_ADC_set|Mux5~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~16 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~16_combout  = (!\U_UART_recv|data [79] & ((\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux5~9_combout )) # (!\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux5~6_combout )))))

	.dataa(\U_UART_recv|data [76]),
	.datab(\U_ADC_loop|U_ADC_set|Mux5~9_combout ),
	.datac(\U_UART_recv|data [79]),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~6_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~16 .lut_mask = 16'h0D08;
defparam \U_ADC_loop|U_ADC_set|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~2_combout  = (\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [3])) # (!\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [2])))

	.dataa(\U_ADC_loop|U_ADC_set|cnt_dout [3]),
	.datab(gnd),
	.datac(\U_UART_recv|data [75]),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dout [2]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~2 .lut_mask = 16'hAFA0;
defparam \U_ADC_loop|U_ADC_set|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~13 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~13_combout  = (\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux5~11_combout ))) # (!\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux5~2_combout ))

	.dataa(\U_UART_recv|data [76]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|Mux5~2_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~11_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~13 .lut_mask = 16'hFA50;
defparam \U_ADC_loop|U_ADC_set|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|cnt_dout[18]~55 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|cnt_dout[18]~55_combout  = \U_ADC_loop|U_ADC_set|cnt_dout [18] $ (!\U_ADC_loop|U_ADC_set|cnt_dout[17]~54 )

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [18]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_ADC_loop|U_ADC_set|cnt_dout[17]~54 ),
	.combout(\U_ADC_loop|U_ADC_set|cnt_dout[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[18]~55 .lut_mask = 16'hC3C3;
defparam \U_ADC_loop|U_ADC_set|cnt_dout[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y31_N19
dffeas \U_ADC_loop|U_ADC_set|cnt_dout[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|cnt_dout[18]~55_combout ),
	.asdata(\~GND~combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\U_ADC_loop|U_ADC_set|Equal3~2_combout ),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|cnt_dout [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|cnt_dout[18] .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|cnt_dout[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~14 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~14_combout  = (!\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [18] & !\U_UART_recv|data [76]))

	.dataa(\U_UART_recv|data [75]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [18]),
	.datac(\U_UART_recv|data [76]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~14 .lut_mask = 16'h0404;
defparam \U_ADC_loop|U_ADC_set|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux9~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux9~0_combout  = (\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout  & ((\U_ADC_loop|U_ADC_set|Mux10~0_combout  & ((\U_ADC_loop|U_ADC_set|Mux5~14_combout ))) # (!\U_ADC_loop|U_ADC_set|Mux10~0_combout  & 
// (\U_ADC_loop|U_ADC_set|Mux5~13_combout )))) # (!\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout  & (((\U_ADC_loop|U_ADC_set|Mux10~0_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout ),
	.datab(\U_ADC_loop|U_ADC_set|Mux5~13_combout ),
	.datac(\U_ADC_loop|U_ADC_set|Mux10~0_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~14_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux9~0 .lut_mask = 16'hF858;
defparam \U_ADC_loop|U_ADC_set|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux9~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux9~1_combout  = (\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout  & (((\U_ADC_loop|U_ADC_set|Mux9~0_combout )))) # (!\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout  & ((\U_ADC_loop|U_ADC_set|Mux9~0_combout  & 
// (\U_ADC_loop|U_ADC_set|Mux5~22_combout )) # (!\U_ADC_loop|U_ADC_set|Mux9~0_combout  & ((\U_ADC_loop|U_ADC_set|Mux5~16_combout )))))

	.dataa(\U_ADC_loop|U_ADC_set|ShiftLeft0~2_combout ),
	.datab(\U_ADC_loop|U_ADC_set|Mux5~22_combout ),
	.datac(\U_ADC_loop|U_ADC_set|Mux5~16_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux9~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux9~1 .lut_mask = 16'hEE50;
defparam \U_ADC_loop|U_ADC_set|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~12 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~12_combout  = (\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux4~5_combout ))) # (!\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux6~1_combout ))

	.dataa(\U_UART_recv|data [76]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|Mux6~1_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux4~5_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~12 .lut_mask = 16'hFA50;
defparam \U_ADC_loop|U_ADC_set|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux8~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux8~0_combout  = (\U_UART_recv|data [78] & (!\U_UART_recv|data [79] & \U_ADC_loop|U_ADC_set|Mux4~12_combout )) # (!\U_UART_recv|data [78] & (\U_UART_recv|data [79]))

	.dataa(gnd),
	.datab(\U_UART_recv|data [78]),
	.datac(\U_UART_recv|data [79]),
	.datad(\U_ADC_loop|U_ADC_set|Mux4~12_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux8~0 .lut_mask = 16'h3C30;
defparam \U_ADC_loop|U_ADC_set|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~3 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~3_combout  = (\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [18])) # (!\U_UART_recv|data [75] & ((\U_ADC_loop|U_ADC_set|cnt_dout [17])))

	.dataa(\U_UART_recv|data [75]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [18]),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|cnt_dout [17]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~3 .lut_mask = 16'hDD88;
defparam \U_ADC_loop|U_ADC_set|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~10 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~10_combout  = (\U_UART_recv|data [76] & (\U_UART_recv|data [79])) # (!\U_UART_recv|data [76] & ((\U_UART_recv|data [79] & (\U_ADC_loop|U_ADC_set|Mux4~6_combout )) # (!\U_UART_recv|data [79] & 
// ((\U_ADC_loop|U_ADC_set|Mux4~4_combout )))))

	.dataa(\U_UART_recv|data [76]),
	.datab(\U_UART_recv|data [79]),
	.datac(\U_ADC_loop|U_ADC_set|Mux4~6_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux4~4_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~10 .lut_mask = 16'hD9C8;
defparam \U_ADC_loop|U_ADC_set|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~11 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~11_combout  = (\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux4~10_combout  & ((\U_ADC_loop|U_ADC_set|Mux4~1_combout ))) # (!\U_ADC_loop|U_ADC_set|Mux4~10_combout  & (\U_ADC_loop|U_ADC_set|Mux4~3_combout )))) # 
// (!\U_UART_recv|data [76] & (((\U_ADC_loop|U_ADC_set|Mux4~10_combout ))))

	.dataa(\U_UART_recv|data [76]),
	.datab(\U_ADC_loop|U_ADC_set|Mux4~3_combout ),
	.datac(\U_ADC_loop|U_ADC_set|Mux4~1_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux4~10_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~11 .lut_mask = 16'hF588;
defparam \U_ADC_loop|U_ADC_set|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux8~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux8~2_combout  = (\U_ADC_loop|U_ADC_set|Mux8~1_combout  & ((\U_UART_recv|data [78] & ((\U_ADC_loop|U_ADC_set|Mux4~11_combout ))) # (!\U_UART_recv|data [78] & (!\U_ADC_loop|U_ADC_set|Mux8~0_combout )))) # 
// (!\U_ADC_loop|U_ADC_set|Mux8~1_combout  & (\U_ADC_loop|U_ADC_set|Mux8~0_combout  & (\U_UART_recv|data [78])))

	.dataa(\U_ADC_loop|U_ADC_set|Mux8~1_combout ),
	.datab(\U_ADC_loop|U_ADC_set|Mux8~0_combout ),
	.datac(\U_UART_recv|data [78]),
	.datad(\U_ADC_loop|U_ADC_set|Mux4~11_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux8~2 .lut_mask = 16'hE242;
defparam \U_ADC_loop|U_ADC_set|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~4_combout  = (\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux5~2_combout )) # (!\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux5~3_combout )))

	.dataa(\U_UART_recv|data [76]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|Mux5~2_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~3_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~4 .lut_mask = 16'hF5A0;
defparam \U_ADC_loop|U_ADC_set|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~5 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~5_combout  = (!\U_UART_recv|data [75] & ((\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|cnt_dout [18])) # (!\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|cnt_dout [16])))))

	.dataa(\U_UART_recv|data [75]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [18]),
	.datac(\U_ADC_loop|U_ADC_set|cnt_dout [16]),
	.datad(\U_UART_recv|data [76]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~5 .lut_mask = 16'h4450;
defparam \U_ADC_loop|U_ADC_set|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y31_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~24 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~24_combout  = (\U_ADC_loop|U_ADC_set|Mux5~5_combout ) # ((\U_UART_recv|data [75] & (\U_ADC_loop|U_ADC_set|cnt_dout [17] & !\U_UART_recv|data [76])))

	.dataa(\U_UART_recv|data [75]),
	.datab(\U_ADC_loop|U_ADC_set|cnt_dout [17]),
	.datac(\U_ADC_loop|U_ADC_set|Mux5~5_combout ),
	.datad(\U_UART_recv|data [76]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~24_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~24 .lut_mask = 16'hF0F8;
defparam \U_ADC_loop|U_ADC_set|Mux5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux7~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux7~0_combout  = (\U_UART_recv|data [78] & ((\U_UART_recv|data [79] & (\U_ADC_loop|U_ADC_set|Mux5~4_combout )) # (!\U_UART_recv|data [79] & ((\U_ADC_loop|U_ADC_set|Mux5~24_combout )))))

	.dataa(\U_UART_recv|data [79]),
	.datab(\U_UART_recv|data [78]),
	.datac(\U_ADC_loop|U_ADC_set|Mux5~4_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~24_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux7~0 .lut_mask = 16'hC480;
defparam \U_ADC_loop|U_ADC_set|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux7~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux7~2_combout  = (\U_ADC_loop|U_ADC_set|Mux7~0_combout ) # ((!\U_UART_recv|data [78] & \U_ADC_loop|U_ADC_set|Mux7~1_combout ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [78]),
	.datac(\U_ADC_loop|U_ADC_set|Mux7~0_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux7~1_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux7~2 .lut_mask = 16'hF3F0;
defparam \U_ADC_loop|U_ADC_set|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N10
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux7~5 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux7~5_combout  = (\U_UART_recv|data [77] & ((\U_ADC_loop|U_ADC_set|Mux7~2_combout ))) # (!\U_UART_recv|data [77] & (\U_ADC_loop|U_ADC_set|Mux7~4_combout ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [77]),
	.datac(\U_ADC_loop|U_ADC_set|Mux7~4_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux7~2_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux7~5 .lut_mask = 16'hFC30;
defparam \U_ADC_loop|U_ADC_set|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux6~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux6~0_combout  = (\U_UART_recv|data [79] & (((\U_ADC_loop|U_ADC_set|Mux4~2_combout )))) # (!\U_UART_recv|data [79] & (!\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux4~3_combout )))

	.dataa(\U_UART_recv|data [76]),
	.datab(\U_UART_recv|data [79]),
	.datac(\U_ADC_loop|U_ADC_set|Mux4~3_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux4~2_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux6~0 .lut_mask = 16'hDC10;
defparam \U_ADC_loop|U_ADC_set|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux6~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux6~4_combout  = (\U_UART_recv|data [78] & ((\U_ADC_loop|U_ADC_set|Mux6~0_combout ))) # (!\U_UART_recv|data [78] & (\U_ADC_loop|U_ADC_set|Mux6~3_combout ))

	.dataa(\U_ADC_loop|U_ADC_set|Mux6~3_combout ),
	.datab(gnd),
	.datac(\U_UART_recv|data [78]),
	.datad(\U_ADC_loop|U_ADC_set|Mux6~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux6~4 .lut_mask = 16'hFA0A;
defparam \U_ADC_loop|U_ADC_set|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux6~8 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux6~8_combout  = (\U_UART_recv|data [77] & (\U_ADC_loop|U_ADC_set|Mux6~4_combout )) # (!\U_UART_recv|data [77] & ((\U_ADC_loop|U_ADC_set|Mux6~7_combout )))

	.dataa(gnd),
	.datab(\U_UART_recv|data [77]),
	.datac(\U_ADC_loop|U_ADC_set|Mux6~4_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux6~7_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux6~8 .lut_mask = 16'hF3C0;
defparam \U_ADC_loop|U_ADC_set|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~15 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~15_combout  = (\U_UART_recv|data [78] & ((\U_UART_recv|data [79] & (\U_ADC_loop|U_ADC_set|Mux5~13_combout )) # (!\U_UART_recv|data [79] & ((\U_ADC_loop|U_ADC_set|Mux5~14_combout )))))

	.dataa(\U_UART_recv|data [78]),
	.datab(\U_ADC_loop|U_ADC_set|Mux5~13_combout ),
	.datac(\U_UART_recv|data [79]),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~14_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~15 .lut_mask = 16'h8A80;
defparam \U_ADC_loop|U_ADC_set|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~17 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~17_combout  = (\U_ADC_loop|U_ADC_set|Mux5~15_combout ) # ((\U_ADC_loop|U_ADC_set|Mux5~16_combout  & !\U_UART_recv|data [78]))

	.dataa(\U_ADC_loop|U_ADC_set|Mux5~16_combout ),
	.datab(\U_ADC_loop|U_ADC_set|Mux5~15_combout ),
	.datac(\U_UART_recv|data [78]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~17 .lut_mask = 16'hCECE;
defparam \U_ADC_loop|U_ADC_set|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux5~23 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux5~23_combout  = (\U_UART_recv|data [77] & ((\U_ADC_loop|U_ADC_set|Mux5~17_combout ))) # (!\U_UART_recv|data [77] & (\U_ADC_loop|U_ADC_set|Mux5~22_combout ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|Mux5~22_combout ),
	.datac(\U_UART_recv|data [77]),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~17_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux5~23_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux5~23 .lut_mask = 16'hFC0C;
defparam \U_ADC_loop|U_ADC_set|Mux5~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~13 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~13_combout  = (\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux4~8_combout )) # (!\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux4~0_combout )))

	.dataa(\U_UART_recv|data [76]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|Mux4~8_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux4~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~13 .lut_mask = 16'hF5A0;
defparam \U_ADC_loop|U_ADC_set|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N8
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~15 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~15_combout  = (\U_UART_recv|data [78] & (((\U_UART_recv|data [79] & \U_ADC_loop|U_ADC_set|Mux4~13_combout )))) # (!\U_UART_recv|data [78] & (\U_ADC_loop|U_ADC_set|Mux4~12_combout  & (!\U_UART_recv|data [79])))

	.dataa(\U_UART_recv|data [78]),
	.datab(\U_ADC_loop|U_ADC_set|Mux4~12_combout ),
	.datac(\U_UART_recv|data [79]),
	.datad(\U_ADC_loop|U_ADC_set|Mux4~13_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~15 .lut_mask = 16'hA404;
defparam \U_ADC_loop|U_ADC_set|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~14 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~14_combout  = (\U_UART_recv|data [76] & ((\U_ADC_loop|U_ADC_set|Mux6~2_combout ))) # (!\U_UART_recv|data [76] & (\U_ADC_loop|U_ADC_set|Mux4~7_combout ))

	.dataa(\U_UART_recv|data [76]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|Mux4~7_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux6~2_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~14 .lut_mask = 16'hFA50;
defparam \U_ADC_loop|U_ADC_set|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N0
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~17 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~17_combout  = (\U_UART_recv|data [78] & (((\U_ADC_loop|U_ADC_set|Mux4~11_combout )))) # (!\U_UART_recv|data [78] & (\U_ADC_loop|U_ADC_set|Mux4~14_combout  & (!\U_UART_recv|data [79])))

	.dataa(\U_UART_recv|data [78]),
	.datab(\U_ADC_loop|U_ADC_set|Mux4~14_combout ),
	.datac(\U_UART_recv|data [79]),
	.datad(\U_ADC_loop|U_ADC_set|Mux4~11_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~17 .lut_mask = 16'hAE04;
defparam \U_ADC_loop|U_ADC_set|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux4~18 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux4~18_combout  = (\U_UART_recv|data [77] & (\U_ADC_loop|U_ADC_set|Mux4~15_combout )) # (!\U_UART_recv|data [77] & ((\U_ADC_loop|U_ADC_set|Mux4~17_combout )))

	.dataa(\U_UART_recv|data [77]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|Mux4~15_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux4~17_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux4~18 .lut_mask = 16'hF5A0;
defparam \U_ADC_loop|U_ADC_set|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux3~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux3~0_combout  = (\U_UART_recv|data [79] & (\U_UART_recv|data [78] & ((\U_ADC_loop|U_ADC_set|Mux5~12_combout )))) # (!\U_UART_recv|data [79] & (!\U_UART_recv|data [78] & (\U_ADC_loop|U_ADC_set|Mux7~3_combout )))

	.dataa(\U_UART_recv|data [79]),
	.datab(\U_UART_recv|data [78]),
	.datac(\U_ADC_loop|U_ADC_set|Mux7~3_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~12_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux3~0 .lut_mask = 16'h9810;
defparam \U_ADC_loop|U_ADC_set|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux3~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux3~1_combout  = (\U_UART_recv|data [77] & (\U_ADC_loop|U_ADC_set|Mux3~0_combout )) # (!\U_UART_recv|data [77] & ((\U_ADC_loop|U_ADC_set|Mux7~2_combout )))

	.dataa(gnd),
	.datab(\U_UART_recv|data [77]),
	.datac(\U_ADC_loop|U_ADC_set|Mux3~0_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux7~2_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux3~1 .lut_mask = 16'hF3C0;
defparam \U_ADC_loop|U_ADC_set|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y31_N24
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux2~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux2~0_combout  = (\U_UART_recv|data [78] & (\U_UART_recv|data [79] & (\U_ADC_loop|U_ADC_set|Mux4~9_combout ))) # (!\U_UART_recv|data [78] & (((\U_ADC_loop|U_ADC_set|Mux6~6_combout ))))

	.dataa(\U_UART_recv|data [78]),
	.datab(\U_UART_recv|data [79]),
	.datac(\U_ADC_loop|U_ADC_set|Mux4~9_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux6~6_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux2~0 .lut_mask = 16'hD580;
defparam \U_ADC_loop|U_ADC_set|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux2~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux2~1_combout  = (\U_UART_recv|data [77] & ((\U_ADC_loop|U_ADC_set|Mux2~0_combout ))) # (!\U_UART_recv|data [77] & (\U_ADC_loop|U_ADC_set|Mux6~4_combout ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [77]),
	.datac(\U_ADC_loop|U_ADC_set|Mux6~4_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux2~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux2~1 .lut_mask = 16'hFC30;
defparam \U_ADC_loop|U_ADC_set|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N12
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux1~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux1~0_combout  = (\U_UART_recv|data [78] & (\U_ADC_loop|U_ADC_set|Mux5~21_combout  & (\U_UART_recv|data [79]))) # (!\U_UART_recv|data [78] & (((\U_ADC_loop|U_ADC_set|Mux5~20_combout ))))

	.dataa(\U_UART_recv|data [78]),
	.datab(\U_ADC_loop|U_ADC_set|Mux5~21_combout ),
	.datac(\U_UART_recv|data [79]),
	.datad(\U_ADC_loop|U_ADC_set|Mux5~20_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux1~0 .lut_mask = 16'hD580;
defparam \U_ADC_loop|U_ADC_set|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N26
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux1~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux1~1_combout  = (\U_UART_recv|data [77] & ((\U_ADC_loop|U_ADC_set|Mux1~0_combout ))) # (!\U_UART_recv|data [77] & (\U_ADC_loop|U_ADC_set|Mux5~17_combout ))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|Mux5~17_combout ),
	.datac(\U_UART_recv|data [77]),
	.datad(\U_ADC_loop|U_ADC_set|Mux1~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux1~1 .lut_mask = 16'hFC0C;
defparam \U_ADC_loop|U_ADC_set|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N6
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux0~0 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux0~0_combout  = (\U_UART_recv|data [78] & (\U_ADC_loop|U_ADC_set|Mux4~14_combout  & (\U_UART_recv|data [79]))) # (!\U_UART_recv|data [78] & (((\U_ADC_loop|U_ADC_set|Mux4~11_combout ))))

	.dataa(\U_UART_recv|data [78]),
	.datab(\U_ADC_loop|U_ADC_set|Mux4~14_combout ),
	.datac(\U_UART_recv|data [79]),
	.datad(\U_ADC_loop|U_ADC_set|Mux4~11_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux0~0 .lut_mask = 16'hD580;
defparam \U_ADC_loop|U_ADC_set|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N22
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|Mux0~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|Mux0~1_combout  = (\U_UART_recv|data [77] & ((\U_ADC_loop|U_ADC_set|Mux0~0_combout ))) # (!\U_UART_recv|data [77] & (\U_ADC_loop|U_ADC_set|Mux4~15_combout ))

	.dataa(\U_UART_recv|data [77]),
	.datab(gnd),
	.datac(\U_ADC_loop|U_ADC_set|Mux4~15_combout ),
	.datad(\U_ADC_loop|U_ADC_set|Mux0~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|Mux0~1 .lut_mask = 16'hFA50;
defparam \U_ADC_loop|U_ADC_set|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N26
cycloneive_lcell_comb \U_UART_send|Mux6~0 (
// Equation(s):
// \U_UART_send|Mux6~0_combout  = (\U_UART_send|cnt_num [0] & ((\U_UART_send|data_reg [6]))) # (!\U_UART_send|cnt_num [0] & (\U_UART_send|data_reg [14]))

	.dataa(\U_UART_send|data_reg [14]),
	.datab(gnd),
	.datac(\U_UART_send|data_reg [6]),
	.datad(\U_UART_send|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_send|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|Mux6~0 .lut_mask = 16'hF0AA;
defparam \U_UART_send|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N6
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|always3~1 (
// Equation(s):
// \U_UART_send|U_Uart_tx|always3~1_combout  = (!\U_UART_send|U_Uart_tx|cnt_idx [3] & (\U_UART_send|U_Uart_tx|always3~0_combout  & \U_UART_send|U_Uart_tx|idle~q ))

	.dataa(gnd),
	.datab(\U_UART_send|U_Uart_tx|cnt_idx [3]),
	.datac(\U_UART_send|U_Uart_tx|always3~0_combout ),
	.datad(\U_UART_send|U_Uart_tx|idle~q ),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|always3~1 .lut_mask = 16'h3000;
defparam \U_UART_send|U_Uart_tx|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y32_N27
dffeas \U_UART_send|U_Uart_tx|data_buf[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|always3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|data_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|data_buf[6] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|data_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N10
cycloneive_lcell_comb \U_UART_send|Mux4~0 (
// Equation(s):
// \U_UART_send|Mux4~0_combout  = (\U_UART_send|cnt_num [0] & (\U_UART_send|data_reg [4])) # (!\U_UART_send|cnt_num [0] & ((\U_UART_send|data_reg [12])))

	.dataa(gnd),
	.datab(\U_UART_send|data_reg [4]),
	.datac(\U_UART_send|data_reg [12]),
	.datad(\U_UART_send|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_send|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|Mux4~0 .lut_mask = 16'hCCF0;
defparam \U_UART_send|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y32_N11
dffeas \U_UART_send|U_Uart_tx|data_buf[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|always3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|data_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|data_buf[4] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|data_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y32_N16
cycloneive_lcell_comb \U_UART_send|Mux3~0 (
// Equation(s):
// \U_UART_send|Mux3~0_combout  = (\U_UART_send|cnt_num [0] & (\U_UART_send|data_reg [3])) # (!\U_UART_send|cnt_num [0] & ((\U_UART_send|data_reg [11])))

	.dataa(\U_UART_send|data_reg [3]),
	.datab(gnd),
	.datac(\U_UART_send|data_reg [11]),
	.datad(\U_UART_send|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_send|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|Mux3~0 .lut_mask = 16'hAAF0;
defparam \U_UART_send|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y32_N17
dffeas \U_UART_send|U_Uart_tx|data_buf[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_send|U_Uart_tx|always3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|data_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|data_buf[3] .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|data_buf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N26
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Mux0~0 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Mux0~0_combout  = (\U_UART_send|U_Uart_tx|cnt_idx [0] & ((\U_UART_send|U_Uart_tx|cnt_idx [1]) # ((\U_UART_send|U_Uart_tx|data_buf [4])))) # (!\U_UART_send|U_Uart_tx|cnt_idx [0] & (!\U_UART_send|U_Uart_tx|cnt_idx [1] & 
// ((\U_UART_send|U_Uart_tx|data_buf [3]))))

	.dataa(\U_UART_send|U_Uart_tx|cnt_idx [0]),
	.datab(\U_UART_send|U_Uart_tx|cnt_idx [1]),
	.datac(\U_UART_send|U_Uart_tx|data_buf [4]),
	.datad(\U_UART_send|U_Uart_tx|data_buf [3]),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Mux0~0 .lut_mask = 16'hB9A8;
defparam \U_UART_send|U_Uart_tx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N16
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Mux0~1 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Mux0~1_combout  = (\U_UART_send|U_Uart_tx|Mux0~0_combout  & (((\U_UART_send|U_Uart_tx|data_buf [6]) # (!\U_UART_send|U_Uart_tx|cnt_idx [1])))) # (!\U_UART_send|U_Uart_tx|Mux0~0_combout  & (\U_UART_send|U_Uart_tx|data_buf [5] & 
// ((\U_UART_send|U_Uart_tx|cnt_idx [1]))))

	.dataa(\U_UART_send|U_Uart_tx|data_buf [5]),
	.datab(\U_UART_send|U_Uart_tx|data_buf [6]),
	.datac(\U_UART_send|U_Uart_tx|Mux0~0_combout ),
	.datad(\U_UART_send|U_Uart_tx|cnt_idx [1]),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Mux0~1 .lut_mask = 16'hCAF0;
defparam \U_UART_send|U_Uart_tx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N24
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Mux0~4 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Mux0~4_combout  = ((\U_UART_send|U_Uart_tx|cnt_idx [2] & ((\U_UART_send|U_Uart_tx|Mux0~1_combout ))) # (!\U_UART_send|U_Uart_tx|cnt_idx [2] & (\U_UART_send|U_Uart_tx|Mux0~3_combout ))) # (!\U_UART_send|U_Uart_tx|idle~q )

	.dataa(\U_UART_send|U_Uart_tx|Mux0~3_combout ),
	.datab(\U_UART_send|U_Uart_tx|Mux0~1_combout ),
	.datac(\U_UART_send|U_Uart_tx|cnt_idx [2]),
	.datad(\U_UART_send|U_Uart_tx|idle~q ),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Mux0~4 .lut_mask = 16'hCAFF;
defparam \U_UART_send|U_Uart_tx|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y32_N0
cycloneive_lcell_comb \U_UART_send|U_Uart_tx|Mux0~5 (
// Equation(s):
// \U_UART_send|U_Uart_tx|Mux0~5_combout  = (!\U_UART_send|U_Uart_tx|Mux0~4_combout  & (((!\U_UART_send|U_Uart_tx|data_buf [7] & \U_UART_send|U_Uart_tx|always3~0_combout )) # (!\U_UART_send|U_Uart_tx|cnt_idx [3])))

	.dataa(\U_UART_send|U_Uart_tx|data_buf [7]),
	.datab(\U_UART_send|U_Uart_tx|always3~0_combout ),
	.datac(\U_UART_send|U_Uart_tx|cnt_idx [3]),
	.datad(\U_UART_send|U_Uart_tx|Mux0~4_combout ),
	.cin(gnd),
	.combout(\U_UART_send|U_Uart_tx|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|Mux0~5 .lut_mask = 16'h004F;
defparam \U_UART_send|U_Uart_tx|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y32_N1
dffeas \U_UART_send|U_Uart_tx|tx (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_send|U_Uart_tx|Mux0~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_send|U_Uart_tx|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_send|U_Uart_tx|tx .is_wysiwyg = "true";
defparam \U_UART_send|U_Uart_tx|tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N16
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|cs_n~0 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|cs_n~0_combout  = (\U_DAC_pulse|U_DAC_driver|idle~q  & ((\U_DAC_pulse|U_DAC_driver|cnt_step [0] & (\U_DAC_pulse|U_DAC_driver|cs_n~q  & \U_DAC_pulse|U_DAC_driver|cnt_step [6])) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [0] & 
// (!\U_DAC_pulse|U_DAC_driver|cs_n~q  & !\U_DAC_pulse|U_DAC_driver|cnt_step [6]))))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [0]),
	.datab(\U_DAC_pulse|U_DAC_driver|cs_n~q ),
	.datac(\U_DAC_pulse|U_DAC_driver|idle~q ),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [6]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|cs_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|cs_n~0 .lut_mask = 16'h8010;
defparam \U_DAC_pulse|U_DAC_driver|cs_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N28
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|cs_n~1 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|cs_n~1_combout  = (\U_DAC_pulse|U_DAC_driver|Selector2~0_combout  & ((\U_DAC_pulse|U_DAC_driver|cs_n~0_combout  & (!\U_DAC_pulse|U_DAC_driver|cnt_step [1])) # (!\U_DAC_pulse|U_DAC_driver|cs_n~0_combout  & 
// ((\U_DAC_pulse|U_DAC_driver|cs_n~q ))))) # (!\U_DAC_pulse|U_DAC_driver|Selector2~0_combout  & (((\U_DAC_pulse|U_DAC_driver|cs_n~q ))))

	.dataa(\U_DAC_pulse|U_DAC_driver|Selector2~0_combout ),
	.datab(\U_DAC_pulse|U_DAC_driver|cnt_step [1]),
	.datac(\U_DAC_pulse|U_DAC_driver|cs_n~q ),
	.datad(\U_DAC_pulse|U_DAC_driver|cs_n~0_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|cs_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|cs_n~1 .lut_mask = 16'h72F0;
defparam \U_DAC_pulse|U_DAC_driver|cs_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N29
dffeas \U_DAC_pulse|U_DAC_driver|cs_n (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|cs_n~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|cs_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|cs_n .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|cs_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N0
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Add0~0 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Add0~0_combout  = \U_DAC_bias|U_DAC_driver|cnt_step [0] $ (VCC)
// \U_DAC_bias|U_DAC_driver|Add0~1  = CARRY(\U_DAC_bias|U_DAC_driver|cnt_step [0])

	.dataa(gnd),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|Add0~0_combout ),
	.cout(\U_DAC_bias|U_DAC_driver|Add0~1 ));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Add0~0 .lut_mask = 16'h33CC;
defparam \U_DAC_bias|U_DAC_driver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N18
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|done (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|done~combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [3] & (!\U_DAC_bias|U_DAC_driver|cnt_step [1] & \U_DAC_bias|U_DAC_driver|done~1_combout ))

	.dataa(gnd),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [3]),
	.datac(\U_DAC_bias|U_DAC_driver|cnt_step [1]),
	.datad(\U_DAC_bias|U_DAC_driver|done~1_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|done~combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|done .lut_mask = 16'h0C00;
defparam \U_DAC_bias|U_DAC_driver|done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N18
cycloneive_lcell_comb \U_DAC_bias|Selector3~1 (
// Equation(s):
// \U_DAC_bias|Selector3~1_combout  = (\U_DAC_bias|U_DAC_driver|done~combout  & (\U_DAC_bias|state_c.WAIT~q  & ((\U_DAC_bias|Selector3~0_combout )))) # (!\U_DAC_bias|U_DAC_driver|done~combout  & ((\U_DAC_bias|state_c.FALL~q ) # ((\U_DAC_bias|state_c.WAIT~q  
// & \U_DAC_bias|Selector3~0_combout ))))

	.dataa(\U_DAC_bias|U_DAC_driver|done~combout ),
	.datab(\U_DAC_bias|state_c.WAIT~q ),
	.datac(\U_DAC_bias|state_c.FALL~q ),
	.datad(\U_DAC_bias|Selector3~0_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Selector3~1 .lut_mask = 16'hDC50;
defparam \U_DAC_bias|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N19
dffeas \U_DAC_bias|state_c.FALL (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|state_c.FALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|state_c.FALL .is_wysiwyg = "true";
defparam \U_DAC_bias|state_c.FALL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N26
cycloneive_lcell_comb \U_DAC_bias|Selector0~0 (
// Equation(s):
// \U_DAC_bias|Selector0~0_combout  = (\U_UART_recv|wren~q  & (((!\U_DAC_bias|U_DAC_driver|done~combout )) # (!\U_DAC_bias|state_c.FALL~q ))) # (!\U_UART_recv|wren~q  & (\U_DAC_bias|state_c.IDLE~q  & ((!\U_DAC_bias|U_DAC_driver|done~combout ) # 
// (!\U_DAC_bias|state_c.FALL~q ))))

	.dataa(\U_UART_recv|wren~q ),
	.datab(\U_DAC_bias|state_c.FALL~q ),
	.datac(\U_DAC_bias|state_c.IDLE~q ),
	.datad(\U_DAC_bias|U_DAC_driver|done~combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Selector0~0 .lut_mask = 16'h32FA;
defparam \U_DAC_bias|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N27
dffeas \U_DAC_bias|state_c.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|state_c.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|state_c.IDLE .is_wysiwyg = "true";
defparam \U_DAC_bias|state_c.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N20
cycloneive_lcell_comb \U_DAC_bias|Selector1~0 (
// Equation(s):
// \U_DAC_bias|Selector1~0_combout  = (\U_UART_recv|wren~q  & (((\U_DAC_bias|state_c.RISE~q  & !\U_DAC_bias|U_DAC_driver|done~combout )) # (!\U_DAC_bias|state_c.IDLE~q ))) # (!\U_UART_recv|wren~q  & (((\U_DAC_bias|state_c.RISE~q  & 
// !\U_DAC_bias|U_DAC_driver|done~combout ))))

	.dataa(\U_UART_recv|wren~q ),
	.datab(\U_DAC_bias|state_c.IDLE~q ),
	.datac(\U_DAC_bias|state_c.RISE~q ),
	.datad(\U_DAC_bias|U_DAC_driver|done~combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Selector1~0 .lut_mask = 16'h22F2;
defparam \U_DAC_bias|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N21
dffeas \U_DAC_bias|state_c.RISE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|state_c.RISE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|state_c.RISE .is_wysiwyg = "true";
defparam \U_DAC_bias|state_c.RISE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N24
cycloneive_lcell_comb \U_DAC_bias|en_div (
// Equation(s):
// \U_DAC_bias|en_div~combout  = (\U_DAC_bias|state_c.RISE~q ) # (\U_DAC_bias|state_c.WAIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_DAC_bias|state_c.RISE~q ),
	.datad(\U_DAC_bias|state_c.WAIT~q ),
	.cin(gnd),
	.combout(\U_DAC_bias|en_div~combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|en_div .lut_mask = 16'hFFF0;
defparam \U_DAC_bias|en_div .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N5
dffeas \U_DAC_bias|cnt_div[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|en_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_div[0] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_div[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N26
cycloneive_lcell_comb \U_DAC_bias|co_div (
// Equation(s):
// \U_DAC_bias|co_div~combout  = (\U_DAC_bias|co_div~0_combout  & (!\U_DAC_bias|cnt_div [1] & (\U_DAC_bias|cnt_div [0] & \U_DAC_bias|en_div~combout )))

	.dataa(\U_DAC_bias|co_div~0_combout ),
	.datab(\U_DAC_bias|cnt_div [1]),
	.datac(\U_DAC_bias|cnt_div [0]),
	.datad(\U_DAC_bias|en_div~combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|co_div~combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|co_div .lut_mask = 16'h2000;
defparam \U_DAC_bias|co_div .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N16
cycloneive_lcell_comb \U_DAC_bias|cnt_div~2 (
// Equation(s):
// \U_DAC_bias|cnt_div~2_combout  = (\U_DAC_bias|Add0~2_combout  & !\U_DAC_bias|co_div~combout )

	.dataa(\U_DAC_bias|Add0~2_combout ),
	.datab(gnd),
	.datac(\U_DAC_bias|co_div~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_DAC_bias|cnt_div~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|cnt_div~2 .lut_mask = 16'h0A0A;
defparam \U_DAC_bias|cnt_div~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N17
dffeas \U_DAC_bias|cnt_div[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_div~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|en_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_div[1] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N0
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[0]~32 (
// Equation(s):
// \U_DAC_bias|cnt_wid[0]~32_combout  = \U_DAC_bias|cnt_wid [0] $ (VCC)
// \U_DAC_bias|cnt_wid[0]~33  = CARRY(\U_DAC_bias|cnt_wid [0])

	.dataa(\U_DAC_bias|cnt_wid [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_DAC_bias|cnt_wid[0]~32_combout ),
	.cout(\U_DAC_bias|cnt_wid[0]~33 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[0]~32 .lut_mask = 16'h55AA;
defparam \U_DAC_bias|cnt_wid[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N2
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[1]~34 (
// Equation(s):
// \U_DAC_bias|cnt_wid[1]~34_combout  = (\U_DAC_bias|cnt_wid [1] & (!\U_DAC_bias|cnt_wid[0]~33 )) # (!\U_DAC_bias|cnt_wid [1] & ((\U_DAC_bias|cnt_wid[0]~33 ) # (GND)))
// \U_DAC_bias|cnt_wid[1]~35  = CARRY((!\U_DAC_bias|cnt_wid[0]~33 ) # (!\U_DAC_bias|cnt_wid [1]))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[0]~33 ),
	.combout(\U_DAC_bias|cnt_wid[1]~34_combout ),
	.cout(\U_DAC_bias|cnt_wid[1]~35 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[1]~34 .lut_mask = 16'h3C3F;
defparam \U_DAC_bias|cnt_wid[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N28
cycloneive_lcell_comb \U_DAC_bias|co_wid (
// Equation(s):
// \U_DAC_bias|co_wid~combout  = (\U_DAC_bias|Equal1~20_combout  & \U_DAC_bias|co_div~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_DAC_bias|Equal1~20_combout ),
	.datad(\U_DAC_bias|co_div~combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|co_wid~combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|co_wid .lut_mask = 16'hF000;
defparam \U_DAC_bias|co_wid .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N3
dffeas \U_DAC_bias|cnt_wid[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[1] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N4
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[2]~36 (
// Equation(s):
// \U_DAC_bias|cnt_wid[2]~36_combout  = (\U_DAC_bias|cnt_wid [2] & (\U_DAC_bias|cnt_wid[1]~35  $ (GND))) # (!\U_DAC_bias|cnt_wid [2] & (!\U_DAC_bias|cnt_wid[1]~35  & VCC))
// \U_DAC_bias|cnt_wid[2]~37  = CARRY((\U_DAC_bias|cnt_wid [2] & !\U_DAC_bias|cnt_wid[1]~35 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[1]~35 ),
	.combout(\U_DAC_bias|cnt_wid[2]~36_combout ),
	.cout(\U_DAC_bias|cnt_wid[2]~37 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[2]~36 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|cnt_wid[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N5
dffeas \U_DAC_bias|cnt_wid[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[2] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N8
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[4]~40 (
// Equation(s):
// \U_DAC_bias|cnt_wid[4]~40_combout  = (\U_DAC_bias|cnt_wid [4] & (\U_DAC_bias|cnt_wid[3]~39  $ (GND))) # (!\U_DAC_bias|cnt_wid [4] & (!\U_DAC_bias|cnt_wid[3]~39  & VCC))
// \U_DAC_bias|cnt_wid[4]~41  = CARRY((\U_DAC_bias|cnt_wid [4] & !\U_DAC_bias|cnt_wid[3]~39 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[3]~39 ),
	.combout(\U_DAC_bias|cnt_wid[4]~40_combout ),
	.cout(\U_DAC_bias|cnt_wid[4]~41 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[4]~40 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|cnt_wid[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N9
dffeas \U_DAC_bias|cnt_wid[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[4] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N10
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[5]~42 (
// Equation(s):
// \U_DAC_bias|cnt_wid[5]~42_combout  = (\U_DAC_bias|cnt_wid [5] & (!\U_DAC_bias|cnt_wid[4]~41 )) # (!\U_DAC_bias|cnt_wid [5] & ((\U_DAC_bias|cnt_wid[4]~41 ) # (GND)))
// \U_DAC_bias|cnt_wid[5]~43  = CARRY((!\U_DAC_bias|cnt_wid[4]~41 ) # (!\U_DAC_bias|cnt_wid [5]))

	.dataa(\U_DAC_bias|cnt_wid [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[4]~41 ),
	.combout(\U_DAC_bias|cnt_wid[5]~42_combout ),
	.cout(\U_DAC_bias|cnt_wid[5]~43 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[5]~42 .lut_mask = 16'h5A5F;
defparam \U_DAC_bias|cnt_wid[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N12
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[6]~44 (
// Equation(s):
// \U_DAC_bias|cnt_wid[6]~44_combout  = (\U_DAC_bias|cnt_wid [6] & (\U_DAC_bias|cnt_wid[5]~43  $ (GND))) # (!\U_DAC_bias|cnt_wid [6] & (!\U_DAC_bias|cnt_wid[5]~43  & VCC))
// \U_DAC_bias|cnt_wid[6]~45  = CARRY((\U_DAC_bias|cnt_wid [6] & !\U_DAC_bias|cnt_wid[5]~43 ))

	.dataa(\U_DAC_bias|cnt_wid [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[5]~43 ),
	.combout(\U_DAC_bias|cnt_wid[6]~44_combout ),
	.cout(\U_DAC_bias|cnt_wid[6]~45 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[6]~44 .lut_mask = 16'hA50A;
defparam \U_DAC_bias|cnt_wid[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N14
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[7]~46 (
// Equation(s):
// \U_DAC_bias|cnt_wid[7]~46_combout  = (\U_DAC_bias|cnt_wid [7] & (!\U_DAC_bias|cnt_wid[6]~45 )) # (!\U_DAC_bias|cnt_wid [7] & ((\U_DAC_bias|cnt_wid[6]~45 ) # (GND)))
// \U_DAC_bias|cnt_wid[7]~47  = CARRY((!\U_DAC_bias|cnt_wid[6]~45 ) # (!\U_DAC_bias|cnt_wid [7]))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[6]~45 ),
	.combout(\U_DAC_bias|cnt_wid[7]~46_combout ),
	.cout(\U_DAC_bias|cnt_wid[7]~47 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[7]~46 .lut_mask = 16'h3C3F;
defparam \U_DAC_bias|cnt_wid[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N15
dffeas \U_DAC_bias|cnt_wid[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[7] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N16
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[8]~48 (
// Equation(s):
// \U_DAC_bias|cnt_wid[8]~48_combout  = (\U_DAC_bias|cnt_wid [8] & (\U_DAC_bias|cnt_wid[7]~47  $ (GND))) # (!\U_DAC_bias|cnt_wid [8] & (!\U_DAC_bias|cnt_wid[7]~47  & VCC))
// \U_DAC_bias|cnt_wid[8]~49  = CARRY((\U_DAC_bias|cnt_wid [8] & !\U_DAC_bias|cnt_wid[7]~47 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[7]~47 ),
	.combout(\U_DAC_bias|cnt_wid[8]~48_combout ),
	.cout(\U_DAC_bias|cnt_wid[8]~49 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[8]~48 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|cnt_wid[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N17
dffeas \U_DAC_bias|cnt_wid[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[8] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N18
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[9]~50 (
// Equation(s):
// \U_DAC_bias|cnt_wid[9]~50_combout  = (\U_DAC_bias|cnt_wid [9] & (!\U_DAC_bias|cnt_wid[8]~49 )) # (!\U_DAC_bias|cnt_wid [9] & ((\U_DAC_bias|cnt_wid[8]~49 ) # (GND)))
// \U_DAC_bias|cnt_wid[9]~51  = CARRY((!\U_DAC_bias|cnt_wid[8]~49 ) # (!\U_DAC_bias|cnt_wid [9]))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[8]~49 ),
	.combout(\U_DAC_bias|cnt_wid[9]~50_combout ),
	.cout(\U_DAC_bias|cnt_wid[9]~51 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[9]~50 .lut_mask = 16'h3C3F;
defparam \U_DAC_bias|cnt_wid[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N19
dffeas \U_DAC_bias|cnt_wid[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[9] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N28
cycloneive_lcell_comb \U_DAC_bias|Equal1~5 (
// Equation(s):
// \U_DAC_bias|Equal1~5_combout  = (\U_UART_recv|data [8] & (\U_DAC_bias|cnt_wid [8] & (\U_DAC_bias|cnt_wid [9] $ (!\U_UART_recv|data [9])))) # (!\U_UART_recv|data [8] & (!\U_DAC_bias|cnt_wid [8] & (\U_DAC_bias|cnt_wid [9] $ (!\U_UART_recv|data [9]))))

	.dataa(\U_UART_recv|data [8]),
	.datab(\U_DAC_bias|cnt_wid [9]),
	.datac(\U_DAC_bias|cnt_wid [8]),
	.datad(\U_UART_recv|data [9]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~5 .lut_mask = 16'h8421;
defparam \U_DAC_bias|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N20
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[10]~52 (
// Equation(s):
// \U_DAC_bias|cnt_wid[10]~52_combout  = (\U_DAC_bias|cnt_wid [10] & (\U_DAC_bias|cnt_wid[9]~51  $ (GND))) # (!\U_DAC_bias|cnt_wid [10] & (!\U_DAC_bias|cnt_wid[9]~51  & VCC))
// \U_DAC_bias|cnt_wid[10]~53  = CARRY((\U_DAC_bias|cnt_wid [10] & !\U_DAC_bias|cnt_wid[9]~51 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[9]~51 ),
	.combout(\U_DAC_bias|cnt_wid[10]~52_combout ),
	.cout(\U_DAC_bias|cnt_wid[10]~53 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[10]~52 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|cnt_wid[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N21
dffeas \U_DAC_bias|cnt_wid[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[10] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N22
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[11]~54 (
// Equation(s):
// \U_DAC_bias|cnt_wid[11]~54_combout  = (\U_DAC_bias|cnt_wid [11] & (!\U_DAC_bias|cnt_wid[10]~53 )) # (!\U_DAC_bias|cnt_wid [11] & ((\U_DAC_bias|cnt_wid[10]~53 ) # (GND)))
// \U_DAC_bias|cnt_wid[11]~55  = CARRY((!\U_DAC_bias|cnt_wid[10]~53 ) # (!\U_DAC_bias|cnt_wid [11]))

	.dataa(\U_DAC_bias|cnt_wid [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[10]~53 ),
	.combout(\U_DAC_bias|cnt_wid[11]~54_combout ),
	.cout(\U_DAC_bias|cnt_wid[11]~55 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[11]~54 .lut_mask = 16'h5A5F;
defparam \U_DAC_bias|cnt_wid[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N23
dffeas \U_DAC_bias|cnt_wid[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[11] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N23
dffeas \U_UART_recv|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [3]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[11] .is_wysiwyg = "true";
defparam \U_UART_recv|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N30
cycloneive_lcell_comb \U_DAC_bias|Equal1~6 (
// Equation(s):
// \U_DAC_bias|Equal1~6_combout  = (\U_UART_recv|data [10] & (\U_DAC_bias|cnt_wid [10] & (\U_DAC_bias|cnt_wid [11] $ (!\U_UART_recv|data [11])))) # (!\U_UART_recv|data [10] & (!\U_DAC_bias|cnt_wid [10] & (\U_DAC_bias|cnt_wid [11] $ (!\U_UART_recv|data 
// [11]))))

	.dataa(\U_UART_recv|data [10]),
	.datab(\U_DAC_bias|cnt_wid [11]),
	.datac(\U_UART_recv|data [11]),
	.datad(\U_DAC_bias|cnt_wid [10]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~6 .lut_mask = 16'h8241;
defparam \U_DAC_bias|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N24
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[12]~56 (
// Equation(s):
// \U_DAC_bias|cnt_wid[12]~56_combout  = (\U_DAC_bias|cnt_wid [12] & (\U_DAC_bias|cnt_wid[11]~55  $ (GND))) # (!\U_DAC_bias|cnt_wid [12] & (!\U_DAC_bias|cnt_wid[11]~55  & VCC))
// \U_DAC_bias|cnt_wid[12]~57  = CARRY((\U_DAC_bias|cnt_wid [12] & !\U_DAC_bias|cnt_wid[11]~55 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[11]~55 ),
	.combout(\U_DAC_bias|cnt_wid[12]~56_combout ),
	.cout(\U_DAC_bias|cnt_wid[12]~57 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[12]~56 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|cnt_wid[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N25
dffeas \U_DAC_bias|cnt_wid[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[12] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N28
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[14]~60 (
// Equation(s):
// \U_DAC_bias|cnt_wid[14]~60_combout  = (\U_DAC_bias|cnt_wid [14] & (\U_DAC_bias|cnt_wid[13]~59  $ (GND))) # (!\U_DAC_bias|cnt_wid [14] & (!\U_DAC_bias|cnt_wid[13]~59  & VCC))
// \U_DAC_bias|cnt_wid[14]~61  = CARRY((\U_DAC_bias|cnt_wid [14] & !\U_DAC_bias|cnt_wid[13]~59 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[13]~59 ),
	.combout(\U_DAC_bias|cnt_wid[14]~60_combout ),
	.cout(\U_DAC_bias|cnt_wid[14]~61 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[14]~60 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|cnt_wid[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y28_N29
dffeas \U_DAC_bias|cnt_wid[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[14] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N31
dffeas \U_UART_recv|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [7]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[15] .is_wysiwyg = "true";
defparam \U_UART_recv|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N26
cycloneive_lcell_comb \U_DAC_bias|Equal1~8 (
// Equation(s):
// \U_DAC_bias|Equal1~8_combout  = (\U_DAC_bias|cnt_wid [15] & (\U_UART_recv|data [15] & (\U_DAC_bias|cnt_wid [14] $ (!\U_UART_recv|data [14])))) # (!\U_DAC_bias|cnt_wid [15] & (!\U_UART_recv|data [15] & (\U_DAC_bias|cnt_wid [14] $ (!\U_UART_recv|data 
// [14]))))

	.dataa(\U_DAC_bias|cnt_wid [15]),
	.datab(\U_DAC_bias|cnt_wid [14]),
	.datac(\U_UART_recv|data [14]),
	.datad(\U_UART_recv|data [15]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~8 .lut_mask = 16'h8241;
defparam \U_DAC_bias|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N0
cycloneive_lcell_comb \U_DAC_bias|Equal1~9 (
// Equation(s):
// \U_DAC_bias|Equal1~9_combout  = (\U_DAC_bias|Equal1~7_combout  & (\U_DAC_bias|Equal1~5_combout  & (\U_DAC_bias|Equal1~6_combout  & \U_DAC_bias|Equal1~8_combout )))

	.dataa(\U_DAC_bias|Equal1~7_combout ),
	.datab(\U_DAC_bias|Equal1~5_combout ),
	.datac(\U_DAC_bias|Equal1~6_combout ),
	.datad(\U_DAC_bias|Equal1~8_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~9 .lut_mask = 16'h8000;
defparam \U_DAC_bias|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N0
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[16]~64 (
// Equation(s):
// \U_DAC_bias|cnt_wid[16]~64_combout  = (\U_DAC_bias|cnt_wid [16] & (\U_DAC_bias|cnt_wid[15]~63  $ (GND))) # (!\U_DAC_bias|cnt_wid [16] & (!\U_DAC_bias|cnt_wid[15]~63  & VCC))
// \U_DAC_bias|cnt_wid[16]~65  = CARRY((\U_DAC_bias|cnt_wid [16] & !\U_DAC_bias|cnt_wid[15]~63 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[15]~63 ),
	.combout(\U_DAC_bias|cnt_wid[16]~64_combout ),
	.cout(\U_DAC_bias|cnt_wid[16]~65 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[16]~64 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|cnt_wid[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N1
dffeas \U_DAC_bias|cnt_wid[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[16] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N2
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[17]~66 (
// Equation(s):
// \U_DAC_bias|cnt_wid[17]~66_combout  = (\U_DAC_bias|cnt_wid [17] & (!\U_DAC_bias|cnt_wid[16]~65 )) # (!\U_DAC_bias|cnt_wid [17] & ((\U_DAC_bias|cnt_wid[16]~65 ) # (GND)))
// \U_DAC_bias|cnt_wid[17]~67  = CARRY((!\U_DAC_bias|cnt_wid[16]~65 ) # (!\U_DAC_bias|cnt_wid [17]))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[16]~65 ),
	.combout(\U_DAC_bias|cnt_wid[17]~66_combout ),
	.cout(\U_DAC_bias|cnt_wid[17]~67 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[17]~66 .lut_mask = 16'h3C3F;
defparam \U_DAC_bias|cnt_wid[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N3
dffeas \U_DAC_bias|cnt_wid[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[17] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N4
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[18]~68 (
// Equation(s):
// \U_DAC_bias|cnt_wid[18]~68_combout  = (\U_DAC_bias|cnt_wid [18] & (\U_DAC_bias|cnt_wid[17]~67  $ (GND))) # (!\U_DAC_bias|cnt_wid [18] & (!\U_DAC_bias|cnt_wid[17]~67  & VCC))
// \U_DAC_bias|cnt_wid[18]~69  = CARRY((\U_DAC_bias|cnt_wid [18] & !\U_DAC_bias|cnt_wid[17]~67 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[17]~67 ),
	.combout(\U_DAC_bias|cnt_wid[18]~68_combout ),
	.cout(\U_DAC_bias|cnt_wid[18]~69 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[18]~68 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|cnt_wid[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N5
dffeas \U_DAC_bias|cnt_wid[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[18] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N8
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[20]~72 (
// Equation(s):
// \U_DAC_bias|cnt_wid[20]~72_combout  = (\U_DAC_bias|cnt_wid [20] & (\U_DAC_bias|cnt_wid[19]~71  $ (GND))) # (!\U_DAC_bias|cnt_wid [20] & (!\U_DAC_bias|cnt_wid[19]~71  & VCC))
// \U_DAC_bias|cnt_wid[20]~73  = CARRY((\U_DAC_bias|cnt_wid [20] & !\U_DAC_bias|cnt_wid[19]~71 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[19]~71 ),
	.combout(\U_DAC_bias|cnt_wid[20]~72_combout ),
	.cout(\U_DAC_bias|cnt_wid[20]~73 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[20]~72 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|cnt_wid[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N9
dffeas \U_DAC_bias|cnt_wid[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[20] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N14
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[23]~78 (
// Equation(s):
// \U_DAC_bias|cnt_wid[23]~78_combout  = (\U_DAC_bias|cnt_wid [23] & (!\U_DAC_bias|cnt_wid[22]~77 )) # (!\U_DAC_bias|cnt_wid [23] & ((\U_DAC_bias|cnt_wid[22]~77 ) # (GND)))
// \U_DAC_bias|cnt_wid[23]~79  = CARRY((!\U_DAC_bias|cnt_wid[22]~77 ) # (!\U_DAC_bias|cnt_wid [23]))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[22]~77 ),
	.combout(\U_DAC_bias|cnt_wid[23]~78_combout ),
	.cout(\U_DAC_bias|cnt_wid[23]~79 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[23]~78 .lut_mask = 16'h3C3F;
defparam \U_DAC_bias|cnt_wid[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N15
dffeas \U_DAC_bias|cnt_wid[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[23] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N16
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[24]~80 (
// Equation(s):
// \U_DAC_bias|cnt_wid[24]~80_combout  = (\U_DAC_bias|cnt_wid [24] & (\U_DAC_bias|cnt_wid[23]~79  $ (GND))) # (!\U_DAC_bias|cnt_wid [24] & (!\U_DAC_bias|cnt_wid[23]~79  & VCC))
// \U_DAC_bias|cnt_wid[24]~81  = CARRY((\U_DAC_bias|cnt_wid [24] & !\U_DAC_bias|cnt_wid[23]~79 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[23]~79 ),
	.combout(\U_DAC_bias|cnt_wid[24]~80_combout ),
	.cout(\U_DAC_bias|cnt_wid[24]~81 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[24]~80 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|cnt_wid[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N17
dffeas \U_DAC_bias|cnt_wid[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[24] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N28
cycloneive_lcell_comb \U_DAC_bias|Equal1~15 (
// Equation(s):
// \U_DAC_bias|Equal1~15_combout  = (\U_DAC_bias|cnt_wid [25] & (\U_UART_recv|data [25] & (\U_DAC_bias|cnt_wid [24] $ (!\U_UART_recv|data [24])))) # (!\U_DAC_bias|cnt_wid [25] & (!\U_UART_recv|data [25] & (\U_DAC_bias|cnt_wid [24] $ (!\U_UART_recv|data 
// [24]))))

	.dataa(\U_DAC_bias|cnt_wid [25]),
	.datab(\U_UART_recv|data [25]),
	.datac(\U_DAC_bias|cnt_wid [24]),
	.datad(\U_UART_recv|data [24]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~15 .lut_mask = 16'h9009;
defparam \U_DAC_bias|Equal1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N18
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[25]~82 (
// Equation(s):
// \U_DAC_bias|cnt_wid[25]~82_combout  = (\U_DAC_bias|cnt_wid [25] & (!\U_DAC_bias|cnt_wid[24]~81 )) # (!\U_DAC_bias|cnt_wid [25] & ((\U_DAC_bias|cnt_wid[24]~81 ) # (GND)))
// \U_DAC_bias|cnt_wid[25]~83  = CARRY((!\U_DAC_bias|cnt_wid[24]~81 ) # (!\U_DAC_bias|cnt_wid [25]))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[24]~81 ),
	.combout(\U_DAC_bias|cnt_wid[25]~82_combout ),
	.cout(\U_DAC_bias|cnt_wid[25]~83 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[25]~82 .lut_mask = 16'h3C3F;
defparam \U_DAC_bias|cnt_wid[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N19
dffeas \U_DAC_bias|cnt_wid[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[25] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N20
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[26]~84 (
// Equation(s):
// \U_DAC_bias|cnt_wid[26]~84_combout  = (\U_DAC_bias|cnt_wid [26] & (\U_DAC_bias|cnt_wid[25]~83  $ (GND))) # (!\U_DAC_bias|cnt_wid [26] & (!\U_DAC_bias|cnt_wid[25]~83  & VCC))
// \U_DAC_bias|cnt_wid[26]~85  = CARRY((\U_DAC_bias|cnt_wid [26] & !\U_DAC_bias|cnt_wid[25]~83 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[25]~83 ),
	.combout(\U_DAC_bias|cnt_wid[26]~84_combout ),
	.cout(\U_DAC_bias|cnt_wid[26]~85 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[26]~84 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|cnt_wid[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N21
dffeas \U_DAC_bias|cnt_wid[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[26] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N22
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[27]~86 (
// Equation(s):
// \U_DAC_bias|cnt_wid[27]~86_combout  = (\U_DAC_bias|cnt_wid [27] & (!\U_DAC_bias|cnt_wid[26]~85 )) # (!\U_DAC_bias|cnt_wid [27] & ((\U_DAC_bias|cnt_wid[26]~85 ) # (GND)))
// \U_DAC_bias|cnt_wid[27]~87  = CARRY((!\U_DAC_bias|cnt_wid[26]~85 ) # (!\U_DAC_bias|cnt_wid [27]))

	.dataa(\U_DAC_bias|cnt_wid [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[26]~85 ),
	.combout(\U_DAC_bias|cnt_wid[27]~86_combout ),
	.cout(\U_DAC_bias|cnt_wid[27]~87 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[27]~86 .lut_mask = 16'h5A5F;
defparam \U_DAC_bias|cnt_wid[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N24
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[28]~88 (
// Equation(s):
// \U_DAC_bias|cnt_wid[28]~88_combout  = (\U_DAC_bias|cnt_wid [28] & (\U_DAC_bias|cnt_wid[27]~87  $ (GND))) # (!\U_DAC_bias|cnt_wid [28] & (!\U_DAC_bias|cnt_wid[27]~87  & VCC))
// \U_DAC_bias|cnt_wid[28]~89  = CARRY((\U_DAC_bias|cnt_wid [28] & !\U_DAC_bias|cnt_wid[27]~87 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[27]~87 ),
	.combout(\U_DAC_bias|cnt_wid[28]~88_combout ),
	.cout(\U_DAC_bias|cnt_wid[28]~89 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[28]~88 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|cnt_wid[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N25
dffeas \U_DAC_bias|cnt_wid[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[28] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N28
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[30]~92 (
// Equation(s):
// \U_DAC_bias|cnt_wid[30]~92_combout  = (\U_DAC_bias|cnt_wid [30] & (\U_DAC_bias|cnt_wid[29]~91  $ (GND))) # (!\U_DAC_bias|cnt_wid [30] & (!\U_DAC_bias|cnt_wid[29]~91  & VCC))
// \U_DAC_bias|cnt_wid[30]~93  = CARRY((\U_DAC_bias|cnt_wid [30] & !\U_DAC_bias|cnt_wid[29]~91 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|cnt_wid [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|cnt_wid[29]~91 ),
	.combout(\U_DAC_bias|cnt_wid[30]~92_combout ),
	.cout(\U_DAC_bias|cnt_wid[30]~93 ));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[30]~92 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|cnt_wid[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N29
dffeas \U_DAC_bias|cnt_wid[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[30] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N30
cycloneive_lcell_comb \U_DAC_bias|cnt_wid[31]~94 (
// Equation(s):
// \U_DAC_bias|cnt_wid[31]~94_combout  = \U_DAC_bias|cnt_wid [31] $ (\U_DAC_bias|cnt_wid[30]~93 )

	.dataa(\U_DAC_bias|cnt_wid [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_DAC_bias|cnt_wid[30]~93 ),
	.combout(\U_DAC_bias|cnt_wid[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[31]~94 .lut_mask = 16'h5A5A;
defparam \U_DAC_bias|cnt_wid[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y27_N31
dffeas \U_DAC_bias|cnt_wid[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[31] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N26
cycloneive_lcell_comb \U_DAC_bias|Equal1~18 (
// Equation(s):
// \U_DAC_bias|Equal1~18_combout  = (\U_UART_recv|data [30] & (\U_DAC_bias|cnt_wid [30] & (\U_UART_recv|data [31] $ (!\U_DAC_bias|cnt_wid [31])))) # (!\U_UART_recv|data [30] & (!\U_DAC_bias|cnt_wid [30] & (\U_UART_recv|data [31] $ (!\U_DAC_bias|cnt_wid 
// [31]))))

	.dataa(\U_UART_recv|data [30]),
	.datab(\U_UART_recv|data [31]),
	.datac(\U_DAC_bias|cnt_wid [30]),
	.datad(\U_DAC_bias|cnt_wid [31]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~18 .lut_mask = 16'h8421;
defparam \U_DAC_bias|Equal1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y27_N23
dffeas \U_DAC_bias|cnt_wid[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[27] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N23
dffeas \U_UART_recv|data[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [3]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[24]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[27] .is_wysiwyg = "true";
defparam \U_UART_recv|data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N18
cycloneive_lcell_comb \U_DAC_bias|Equal1~16 (
// Equation(s):
// \U_DAC_bias|Equal1~16_combout  = (\U_DAC_bias|cnt_wid [26] & (\U_UART_recv|data [26] & (\U_DAC_bias|cnt_wid [27] $ (!\U_UART_recv|data [27])))) # (!\U_DAC_bias|cnt_wid [26] & (!\U_UART_recv|data [26] & (\U_DAC_bias|cnt_wid [27] $ (!\U_UART_recv|data 
// [27]))))

	.dataa(\U_DAC_bias|cnt_wid [26]),
	.datab(\U_DAC_bias|cnt_wid [27]),
	.datac(\U_UART_recv|data [27]),
	.datad(\U_UART_recv|data [26]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~16 .lut_mask = 16'h8241;
defparam \U_DAC_bias|Equal1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N8
cycloneive_lcell_comb \U_DAC_bias|Equal1~19 (
// Equation(s):
// \U_DAC_bias|Equal1~19_combout  = (\U_DAC_bias|Equal1~17_combout  & (\U_DAC_bias|Equal1~15_combout  & (\U_DAC_bias|Equal1~18_combout  & \U_DAC_bias|Equal1~16_combout )))

	.dataa(\U_DAC_bias|Equal1~17_combout ),
	.datab(\U_DAC_bias|Equal1~15_combout ),
	.datac(\U_DAC_bias|Equal1~18_combout ),
	.datad(\U_DAC_bias|Equal1~16_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~19 .lut_mask = 16'h8000;
defparam \U_DAC_bias|Equal1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N6
cycloneive_lcell_comb \U_UART_recv|data[0]~8 (
// Equation(s):
// \U_UART_recv|data[0]~8_combout  = (\U_UART_recv|Decoder0~5_combout  & ((\U_UART_recv|U_Uart_rx|done~combout  & ((\U_UART_recv|U_Uart_rx|data [0]))) # (!\U_UART_recv|U_Uart_rx|done~combout  & (\U_UART_recv|data [0])))) # (!\U_UART_recv|Decoder0~5_combout  
// & (((\U_UART_recv|data [0]))))

	.dataa(\U_UART_recv|Decoder0~5_combout ),
	.datab(\U_UART_recv|U_Uart_rx|done~combout ),
	.datac(\U_UART_recv|data [0]),
	.datad(\U_UART_recv|U_Uart_rx|data [0]),
	.cin(gnd),
	.combout(\U_UART_recv|data[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[0]~8 .lut_mask = 16'hF870;
defparam \U_UART_recv|data[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N7
dffeas \U_UART_recv|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[0]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[0] .is_wysiwyg = "true";
defparam \U_UART_recv|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y28_N21
dffeas \U_DAC_bias|cnt_wid[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_bias|cnt_wid[0]~32_combout ),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(vcc),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[0] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N18
cycloneive_lcell_comb \U_DAC_bias|Equal1~0 (
// Equation(s):
// \U_DAC_bias|Equal1~0_combout  = (\U_DAC_bias|cnt_wid [1] & (\U_UART_recv|data [1] & (\U_UART_recv|data [0] $ (!\U_DAC_bias|cnt_wid [0])))) # (!\U_DAC_bias|cnt_wid [1] & (!\U_UART_recv|data [1] & (\U_UART_recv|data [0] $ (!\U_DAC_bias|cnt_wid [0]))))

	.dataa(\U_DAC_bias|cnt_wid [1]),
	.datab(\U_UART_recv|data [0]),
	.datac(\U_UART_recv|data [1]),
	.datad(\U_DAC_bias|cnt_wid [0]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~0 .lut_mask = 16'h8421;
defparam \U_DAC_bias|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N13
dffeas \U_DAC_bias|cnt_wid[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[6] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N20
cycloneive_lcell_comb \U_DAC_bias|Equal1~3 (
// Equation(s):
// \U_DAC_bias|Equal1~3_combout  = (\U_UART_recv|data [6] & (\U_DAC_bias|cnt_wid [6] & (\U_DAC_bias|cnt_wid [7] $ (!\U_UART_recv|data [7])))) # (!\U_UART_recv|data [6] & (!\U_DAC_bias|cnt_wid [6] & (\U_DAC_bias|cnt_wid [7] $ (!\U_UART_recv|data [7]))))

	.dataa(\U_UART_recv|data [6]),
	.datab(\U_DAC_bias|cnt_wid [7]),
	.datac(\U_DAC_bias|cnt_wid [6]),
	.datad(\U_UART_recv|data [7]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~3 .lut_mask = 16'h8421;
defparam \U_DAC_bias|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y28_N11
dffeas \U_DAC_bias|cnt_wid[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|cnt_wid[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(\U_DAC_bias|co_wid~combout ),
	.sload(gnd),
	.ena(\U_DAC_bias|co_div~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|cnt_wid [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|cnt_wid[5] .is_wysiwyg = "true";
defparam \U_DAC_bias|cnt_wid[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N6
cycloneive_lcell_comb \U_DAC_bias|Equal1~2 (
// Equation(s):
// \U_DAC_bias|Equal1~2_combout  = (\U_UART_recv|data [5] & (\U_DAC_bias|cnt_wid [5] & (\U_DAC_bias|cnt_wid [4] $ (!\U_UART_recv|data [4])))) # (!\U_UART_recv|data [5] & (!\U_DAC_bias|cnt_wid [5] & (\U_DAC_bias|cnt_wid [4] $ (!\U_UART_recv|data [4]))))

	.dataa(\U_UART_recv|data [5]),
	.datab(\U_DAC_bias|cnt_wid [5]),
	.datac(\U_DAC_bias|cnt_wid [4]),
	.datad(\U_UART_recv|data [4]),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~2 .lut_mask = 16'h9009;
defparam \U_DAC_bias|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N10
cycloneive_lcell_comb \U_DAC_bias|Equal1~4 (
// Equation(s):
// \U_DAC_bias|Equal1~4_combout  = (\U_DAC_bias|Equal1~1_combout  & (\U_DAC_bias|Equal1~0_combout  & (\U_DAC_bias|Equal1~3_combout  & \U_DAC_bias|Equal1~2_combout )))

	.dataa(\U_DAC_bias|Equal1~1_combout ),
	.datab(\U_DAC_bias|Equal1~0_combout ),
	.datac(\U_DAC_bias|Equal1~3_combout ),
	.datad(\U_DAC_bias|Equal1~2_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~4 .lut_mask = 16'h8000;
defparam \U_DAC_bias|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N14
cycloneive_lcell_comb \U_DAC_bias|Equal1~20 (
// Equation(s):
// \U_DAC_bias|Equal1~20_combout  = (\U_DAC_bias|Equal1~14_combout  & (\U_DAC_bias|Equal1~9_combout  & (\U_DAC_bias|Equal1~19_combout  & \U_DAC_bias|Equal1~4_combout )))

	.dataa(\U_DAC_bias|Equal1~14_combout ),
	.datab(\U_DAC_bias|Equal1~9_combout ),
	.datac(\U_DAC_bias|Equal1~19_combout ),
	.datad(\U_DAC_bias|Equal1~4_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|Equal1~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Equal1~20 .lut_mask = 16'h8000;
defparam \U_DAC_bias|Equal1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N2
cycloneive_lcell_comb \U_DAC_bias|Selector3~0 (
// Equation(s):
// \U_DAC_bias|Selector3~0_combout  = (\U_DAC_bias|co_div~0_combout  & (!\U_DAC_bias|cnt_div [1] & (\U_DAC_bias|cnt_div [0] & \U_DAC_bias|Equal1~20_combout )))

	.dataa(\U_DAC_bias|co_div~0_combout ),
	.datab(\U_DAC_bias|cnt_div [1]),
	.datac(\U_DAC_bias|cnt_div [0]),
	.datad(\U_DAC_bias|Equal1~20_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Selector3~0 .lut_mask = 16'h2000;
defparam \U_DAC_bias|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N20
cycloneive_lcell_comb \U_DAC_bias|Selector2~0 (
// Equation(s):
// \U_DAC_bias|Selector2~0_combout  = (\U_DAC_bias|state_c.RISE~q  & ((\U_DAC_bias|U_DAC_driver|done~combout ) # ((\U_DAC_bias|state_c.WAIT~q  & !\U_DAC_bias|Selector3~0_combout )))) # (!\U_DAC_bias|state_c.RISE~q  & (((\U_DAC_bias|state_c.WAIT~q  & 
// !\U_DAC_bias|Selector3~0_combout ))))

	.dataa(\U_DAC_bias|state_c.RISE~q ),
	.datab(\U_DAC_bias|U_DAC_driver|done~combout ),
	.datac(\U_DAC_bias|state_c.WAIT~q ),
	.datad(\U_DAC_bias|Selector3~0_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|Selector2~0 .lut_mask = 16'h88F8;
defparam \U_DAC_bias|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y26_N21
dffeas \U_DAC_bias|state_c.WAIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|state_c.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|state_c.WAIT .is_wysiwyg = "true";
defparam \U_DAC_bias|state_c.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N4
cycloneive_lcell_comb \U_DAC_bias|da_start~0 (
// Equation(s):
// \U_DAC_bias|da_start~0_combout  = (\U_UART_recv|wren~q  & (((\U_DAC_bias|state_c.WAIT~q  & \U_DAC_bias|Selector3~0_combout )) # (!\U_DAC_bias|state_c.IDLE~q ))) # (!\U_UART_recv|wren~q  & (\U_DAC_bias|state_c.WAIT~q  & ((\U_DAC_bias|Selector3~0_combout 
// ))))

	.dataa(\U_UART_recv|wren~q ),
	.datab(\U_DAC_bias|state_c.WAIT~q ),
	.datac(\U_DAC_bias|state_c.IDLE~q ),
	.datad(\U_DAC_bias|Selector3~0_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|da_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|da_start~0 .lut_mask = 16'hCE0A;
defparam \U_DAC_bias|da_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N5
dffeas \U_DAC_bias|da_start (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|da_start~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|da_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|da_start .is_wysiwyg = "true";
defparam \U_DAC_bias|da_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N6
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|idle~0 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|idle~0_combout  = (\U_DAC_bias|da_start~q ) # ((!\U_DAC_bias|U_DAC_driver|done~combout  & \U_DAC_bias|U_DAC_driver|idle~q ))

	.dataa(gnd),
	.datab(\U_DAC_bias|U_DAC_driver|done~combout ),
	.datac(\U_DAC_bias|U_DAC_driver|idle~q ),
	.datad(\U_DAC_bias|da_start~q ),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|idle~0 .lut_mask = 16'hFF30;
defparam \U_DAC_bias|U_DAC_driver|idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N7
dffeas \U_DAC_bias|U_DAC_driver|idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|idle~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|idle .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N2
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Add0~2 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Add0~2_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [1] & (!\U_DAC_bias|U_DAC_driver|Add0~1 )) # (!\U_DAC_bias|U_DAC_driver|cnt_step [1] & ((\U_DAC_bias|U_DAC_driver|Add0~1 ) # (GND)))
// \U_DAC_bias|U_DAC_driver|Add0~3  = CARRY((!\U_DAC_bias|U_DAC_driver|Add0~1 ) # (!\U_DAC_bias|U_DAC_driver|cnt_step [1]))

	.dataa(gnd),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|U_DAC_driver|Add0~1 ),
	.combout(\U_DAC_bias|U_DAC_driver|Add0~2_combout ),
	.cout(\U_DAC_bias|U_DAC_driver|Add0~3 ));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Add0~2 .lut_mask = 16'h3C3F;
defparam \U_DAC_bias|U_DAC_driver|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N4
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Add0~4 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Add0~4_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [2] & (\U_DAC_bias|U_DAC_driver|Add0~3  $ (GND))) # (!\U_DAC_bias|U_DAC_driver|cnt_step [2] & (!\U_DAC_bias|U_DAC_driver|Add0~3  & VCC))
// \U_DAC_bias|U_DAC_driver|Add0~5  = CARRY((\U_DAC_bias|U_DAC_driver|cnt_step [2] & !\U_DAC_bias|U_DAC_driver|Add0~3 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|U_DAC_driver|Add0~3 ),
	.combout(\U_DAC_bias|U_DAC_driver|Add0~4_combout ),
	.cout(\U_DAC_bias|U_DAC_driver|Add0~5 ));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Add0~4 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|U_DAC_driver|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N8
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Add0~8 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Add0~8_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [4] & (\U_DAC_bias|U_DAC_driver|Add0~7  $ (GND))) # (!\U_DAC_bias|U_DAC_driver|cnt_step [4] & (!\U_DAC_bias|U_DAC_driver|Add0~7  & VCC))
// \U_DAC_bias|U_DAC_driver|Add0~9  = CARRY((\U_DAC_bias|U_DAC_driver|cnt_step [4] & !\U_DAC_bias|U_DAC_driver|Add0~7 ))

	.dataa(gnd),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_DAC_bias|U_DAC_driver|Add0~7 ),
	.combout(\U_DAC_bias|U_DAC_driver|Add0~8_combout ),
	.cout(\U_DAC_bias|U_DAC_driver|Add0~9 ));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Add0~8 .lut_mask = 16'hC30C;
defparam \U_DAC_bias|U_DAC_driver|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y29_N9
dffeas \U_DAC_bias|U_DAC_driver|cnt_step[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|U_DAC_driver|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|cnt_step [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|cnt_step[4] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|cnt_step[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N11
dffeas \U_DAC_bias|U_DAC_driver|cnt_step[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|U_DAC_driver|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|cnt_step [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|cnt_step[5] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|cnt_step[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N30
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|done~0 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|done~0_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [6] & (\U_DAC_bias|U_DAC_driver|idle~q  & (!\U_DAC_bias|U_DAC_driver|cnt_step [4] & !\U_DAC_bias|U_DAC_driver|cnt_step [5])))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [6]),
	.datab(\U_DAC_bias|U_DAC_driver|idle~q ),
	.datac(\U_DAC_bias|U_DAC_driver|cnt_step [4]),
	.datad(\U_DAC_bias|U_DAC_driver|cnt_step [5]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|done~0 .lut_mask = 16'h0008;
defparam \U_DAC_bias|U_DAC_driver|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N28
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|done~1 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|done~1_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [2] & (\U_DAC_bias|U_DAC_driver|done~0_combout  & !\U_DAC_bias|U_DAC_driver|cnt_step [0]))

	.dataa(gnd),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [2]),
	.datac(\U_DAC_bias|U_DAC_driver|done~0_combout ),
	.datad(\U_DAC_bias|U_DAC_driver|cnt_step [0]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|done~1 .lut_mask = 16'h00C0;
defparam \U_DAC_bias|U_DAC_driver|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N16
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|cnt_step~0 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|cnt_step~0_combout  = (\U_DAC_bias|U_DAC_driver|Add0~6_combout  & (((\U_DAC_bias|U_DAC_driver|cnt_step [1]) # (!\U_DAC_bias|U_DAC_driver|cnt_step [3])) # (!\U_DAC_bias|U_DAC_driver|done~1_combout )))

	.dataa(\U_DAC_bias|U_DAC_driver|Add0~6_combout ),
	.datab(\U_DAC_bias|U_DAC_driver|done~1_combout ),
	.datac(\U_DAC_bias|U_DAC_driver|cnt_step [3]),
	.datad(\U_DAC_bias|U_DAC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|cnt_step~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|cnt_step~0 .lut_mask = 16'hAA2A;
defparam \U_DAC_bias|U_DAC_driver|cnt_step~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N17
dffeas \U_DAC_bias|U_DAC_driver|cnt_step[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|cnt_step~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|U_DAC_driver|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|cnt_step [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|cnt_step[3] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|cnt_step[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N20
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|cnt_step~3 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|cnt_step~3_combout  = (\U_DAC_bias|U_DAC_driver|Add0~0_combout  & (((\U_DAC_bias|U_DAC_driver|cnt_step [1]) # (!\U_DAC_bias|U_DAC_driver|cnt_step [3])) # (!\U_DAC_bias|U_DAC_driver|done~1_combout )))

	.dataa(\U_DAC_bias|U_DAC_driver|done~1_combout ),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [1]),
	.datac(\U_DAC_bias|U_DAC_driver|Add0~0_combout ),
	.datad(\U_DAC_bias|U_DAC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|cnt_step~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|cnt_step~3 .lut_mask = 16'hD0F0;
defparam \U_DAC_bias|U_DAC_driver|cnt_step~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N21
dffeas \U_DAC_bias|U_DAC_driver|cnt_step[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|cnt_step~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|U_DAC_driver|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|cnt_step [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|cnt_step[0] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|cnt_step[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N3
dffeas \U_DAC_bias|U_DAC_driver|cnt_step[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|U_DAC_driver|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|cnt_step [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|cnt_step[1] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|cnt_step[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N14
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|cnt_step~1 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|cnt_step~1_combout  = (\U_DAC_bias|U_DAC_driver|Add0~4_combout  & (((\U_DAC_bias|U_DAC_driver|cnt_step [1]) # (!\U_DAC_bias|U_DAC_driver|cnt_step [3])) # (!\U_DAC_bias|U_DAC_driver|done~1_combout )))

	.dataa(\U_DAC_bias|U_DAC_driver|done~1_combout ),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [1]),
	.datac(\U_DAC_bias|U_DAC_driver|Add0~4_combout ),
	.datad(\U_DAC_bias|U_DAC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|cnt_step~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|cnt_step~1 .lut_mask = 16'hD0F0;
defparam \U_DAC_bias|U_DAC_driver|cnt_step~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N15
dffeas \U_DAC_bias|U_DAC_driver|cnt_step[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|cnt_step~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|U_DAC_driver|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|cnt_step [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|cnt_step[2] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|cnt_step[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N24
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Selector2~0 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Selector2~0_combout  = (!\U_DAC_bias|U_DAC_driver|cnt_step [5] & (!\U_DAC_bias|U_DAC_driver|cnt_step [2] & (!\U_DAC_bias|U_DAC_driver|cnt_step [4] & !\U_DAC_bias|U_DAC_driver|cnt_step [3])))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [5]),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [2]),
	.datac(\U_DAC_bias|U_DAC_driver|cnt_step [4]),
	.datad(\U_DAC_bias|U_DAC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Selector2~0 .lut_mask = 16'h0001;
defparam \U_DAC_bias|U_DAC_driver|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N26
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|cnt_step~2 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|cnt_step~2_combout  = (\U_DAC_bias|U_DAC_driver|Add0~12_combout  & (((\U_DAC_bias|U_DAC_driver|cnt_step [1]) # (!\U_DAC_bias|U_DAC_driver|done~1_combout )) # (!\U_DAC_bias|U_DAC_driver|cnt_step [3])))

	.dataa(\U_DAC_bias|U_DAC_driver|Add0~12_combout ),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [3]),
	.datac(\U_DAC_bias|U_DAC_driver|done~1_combout ),
	.datad(\U_DAC_bias|U_DAC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|cnt_step~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|cnt_step~2 .lut_mask = 16'hAA2A;
defparam \U_DAC_bias|U_DAC_driver|cnt_step~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N27
dffeas \U_DAC_bias|U_DAC_driver|cnt_step[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|cnt_step~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|U_DAC_driver|idle~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|cnt_step [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|cnt_step[6] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|cnt_step[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N24
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|cs_n~0 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|cs_n~0_combout  = (\U_DAC_bias|U_DAC_driver|idle~q  & ((\U_DAC_bias|U_DAC_driver|cnt_step [6] & (\U_DAC_bias|U_DAC_driver|cnt_step [0] & \U_DAC_bias|U_DAC_driver|cs_n~q )) # (!\U_DAC_bias|U_DAC_driver|cnt_step [6] & 
// (!\U_DAC_bias|U_DAC_driver|cnt_step [0] & !\U_DAC_bias|U_DAC_driver|cs_n~q ))))

	.dataa(\U_DAC_bias|U_DAC_driver|idle~q ),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [6]),
	.datac(\U_DAC_bias|U_DAC_driver|cnt_step [0]),
	.datad(\U_DAC_bias|U_DAC_driver|cs_n~q ),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|cs_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|cs_n~0 .lut_mask = 16'h8002;
defparam \U_DAC_bias|U_DAC_driver|cs_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N26
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|cs_n~1 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|cs_n~1_combout  = (\U_DAC_bias|U_DAC_driver|Selector2~0_combout  & ((\U_DAC_bias|U_DAC_driver|cs_n~0_combout  & (!\U_DAC_bias|U_DAC_driver|cnt_step [1])) # (!\U_DAC_bias|U_DAC_driver|cs_n~0_combout  & 
// ((\U_DAC_bias|U_DAC_driver|cs_n~q ))))) # (!\U_DAC_bias|U_DAC_driver|Selector2~0_combout  & (((\U_DAC_bias|U_DAC_driver|cs_n~q ))))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [1]),
	.datab(\U_DAC_bias|U_DAC_driver|Selector2~0_combout ),
	.datac(\U_DAC_bias|U_DAC_driver|cs_n~q ),
	.datad(\U_DAC_bias|U_DAC_driver|cs_n~0_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|cs_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|cs_n~1 .lut_mask = 16'h74F0;
defparam \U_DAC_bias|U_DAC_driver|cs_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N27
dffeas \U_DAC_bias|U_DAC_driver|cs_n (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|cs_n~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|cs_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|cs_n .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|cs_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N18
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|sdi~0 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|sdi~0_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [1] & (\U_DAC_pulse|U_DAC_driver|idle~q  & !\U_DAC_pulse|U_DAC_driver|cnt_step [6]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|U_DAC_driver|cnt_step [1]),
	.datac(\U_DAC_pulse|U_DAC_driver|idle~q ),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [6]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|sdi~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|sdi~0 .lut_mask = 16'h00C0;
defparam \U_DAC_pulse|U_DAC_driver|sdi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N20
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|sck~0 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|sck~0_combout  = (!\U_DAC_pulse|U_DAC_driver|cnt_step [1] & (\U_DAC_pulse|U_DAC_driver|idle~q  & (\U_DAC_pulse|U_DAC_driver|Selector2~0_combout  $ (!\U_DAC_pulse|U_DAC_driver|cnt_step [6]))))

	.dataa(\U_DAC_pulse|U_DAC_driver|Selector2~0_combout ),
	.datab(\U_DAC_pulse|U_DAC_driver|cnt_step [1]),
	.datac(\U_DAC_pulse|U_DAC_driver|idle~q ),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [6]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|sck~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|sck~0 .lut_mask = 16'h2010;
defparam \U_DAC_pulse|U_DAC_driver|sck~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N12
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|sck~1 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|sck~1_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [0] & ((\U_DAC_pulse|U_DAC_driver|sdi~0_combout ) # ((\U_DAC_pulse|U_DAC_driver|sck~q  & !\U_DAC_pulse|U_DAC_driver|sck~0_combout )))) # (!\U_DAC_pulse|U_DAC_driver|cnt_step 
// [0] & (((\U_DAC_pulse|U_DAC_driver|sck~q ))))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [0]),
	.datab(\U_DAC_pulse|U_DAC_driver|sdi~0_combout ),
	.datac(\U_DAC_pulse|U_DAC_driver|sck~q ),
	.datad(\U_DAC_pulse|U_DAC_driver|sck~0_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|sck~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|sck~1 .lut_mask = 16'hD8F8;
defparam \U_DAC_pulse|U_DAC_driver|sck~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N13
dffeas \U_DAC_pulse|U_DAC_driver|sck (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|sck~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|sck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|sck .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|sck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N0
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|sck~0 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|sck~0_combout  = (\U_DAC_bias|U_DAC_driver|idle~q  & (!\U_DAC_bias|U_DAC_driver|cnt_step [1] & (\U_DAC_bias|U_DAC_driver|Selector2~0_combout  $ (!\U_DAC_bias|U_DAC_driver|cnt_step [6]))))

	.dataa(\U_DAC_bias|U_DAC_driver|idle~q ),
	.datab(\U_DAC_bias|U_DAC_driver|Selector2~0_combout ),
	.datac(\U_DAC_bias|U_DAC_driver|cnt_step [1]),
	.datad(\U_DAC_bias|U_DAC_driver|cnt_step [6]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|sck~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|sck~0 .lut_mask = 16'h0802;
defparam \U_DAC_bias|U_DAC_driver|sck~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N10
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|sdi~0 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|sdi~0_combout  = (\U_DAC_bias|U_DAC_driver|idle~q  & (!\U_DAC_bias|U_DAC_driver|cnt_step [6] & \U_DAC_bias|U_DAC_driver|cnt_step [1]))

	.dataa(\U_DAC_bias|U_DAC_driver|idle~q ),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [6]),
	.datac(gnd),
	.datad(\U_DAC_bias|U_DAC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|sdi~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|sdi~0 .lut_mask = 16'h2200;
defparam \U_DAC_bias|U_DAC_driver|sdi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N2
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|sck~1 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|sck~1_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [0] & ((\U_DAC_bias|U_DAC_driver|sdi~0_combout ) # ((!\U_DAC_bias|U_DAC_driver|sck~0_combout  & \U_DAC_bias|U_DAC_driver|sck~q )))) # (!\U_DAC_bias|U_DAC_driver|cnt_step [0] & 
// (((\U_DAC_bias|U_DAC_driver|sck~q ))))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [0]),
	.datab(\U_DAC_bias|U_DAC_driver|sck~0_combout ),
	.datac(\U_DAC_bias|U_DAC_driver|sck~q ),
	.datad(\U_DAC_bias|U_DAC_driver|sdi~0_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|sck~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|sck~1 .lut_mask = 16'hFA70;
defparam \U_DAC_bias|U_DAC_driver|sck~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N3
dffeas \U_DAC_bias|U_DAC_driver|sck (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|sck~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|sck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|sck .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|sck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N8
cycloneive_lcell_comb \da_sck~0 (
// Equation(s):
// \da_sck~0_combout  = (\U_DAC_pulse|U_DAC_driver|cs_n~q  & (\U_DAC_pulse|U_DAC_driver|sck~q )) # (!\U_DAC_pulse|U_DAC_driver|cs_n~q  & ((\U_DAC_bias|U_DAC_driver|sck~q )))

	.dataa(\U_DAC_pulse|U_DAC_driver|sck~q ),
	.datab(\U_DAC_bias|U_DAC_driver|sck~q ),
	.datac(gnd),
	.datad(\U_DAC_pulse|U_DAC_driver|cs_n~q ),
	.cin(gnd),
	.combout(\da_sck~0_combout ),
	.cout());
// synopsys translate_off
defparam \da_sck~0 .lut_mask = 16'hAACC;
defparam \da_sck~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N30
cycloneive_lcell_comb \U_UART_recv|data[33]~feeder (
// Equation(s):
// \U_UART_recv|data[33]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [1]),
	.cin(gnd),
	.combout(\U_UART_recv|data[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[33]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
cycloneive_lcell_comb \U_UART_recv|Decoder0~7 (
// Equation(s):
// \U_UART_recv|Decoder0~7_combout  = (\U_UART_recv|cnt_num [3] & (\U_UART_recv|cnt_num [0] & (!\U_UART_recv|cnt_num [2] & !\U_UART_recv|cnt_num [1])))

	.dataa(\U_UART_recv|cnt_num [3]),
	.datab(\U_UART_recv|cnt_num [0]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [1]),
	.cin(gnd),
	.combout(\U_UART_recv|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Decoder0~7 .lut_mask = 16'h0008;
defparam \U_UART_recv|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
cycloneive_lcell_comb \U_UART_recv|data[39]~10 (
// Equation(s):
// \U_UART_recv|data[39]~10_combout  = (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & (\U_UART_recv|data[75]~0_combout  & (\U_UART_recv|Decoder0~7_combout  & \U_UART_recv|U_Uart_rx|Equal1~3_combout )))

	.dataa(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datab(\U_UART_recv|data[75]~0_combout ),
	.datac(\U_UART_recv|Decoder0~7_combout ),
	.datad(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[39]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[39]~10 .lut_mask = 16'h8000;
defparam \U_UART_recv|data[39]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N31
dffeas \U_UART_recv|data[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[39]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [33]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[33] .is_wysiwyg = "true";
defparam \U_UART_recv|data[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N30
cycloneive_lcell_comb \U_DAC_pulse|da_data~9 (
// Equation(s):
// \U_DAC_pulse|da_data~9_combout  = (!\U_DAC_pulse|state_c.IDLE~q  & (\U_Sig_dly|sig_out~5_combout  & \U_UART_recv|data [33]))

	.dataa(\U_DAC_pulse|state_c.IDLE~q ),
	.datab(gnd),
	.datac(\U_Sig_dly|sig_out~5_combout ),
	.datad(\U_UART_recv|data [33]),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_data~9 .lut_mask = 16'h5000;
defparam \U_DAC_pulse|da_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N31
dffeas \U_DAC_pulse|da_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|da_data~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|da_start~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|da_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|da_data[1] .is_wysiwyg = "true";
defparam \U_DAC_pulse|da_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N10
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|data_buf[1]~feeder (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|data_buf[1]~feeder_combout  = \U_DAC_pulse|da_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_DAC_pulse|da_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|data_buf[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[1]~feeder .lut_mask = 16'hF0F0;
defparam \U_DAC_pulse|U_DAC_driver|data_buf[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N24
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|always1~0 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|always1~0_combout  = (\U_DAC_pulse|da_start~q  & !\U_DAC_pulse|U_DAC_driver|idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_DAC_pulse|da_start~q ),
	.datad(\U_DAC_pulse|U_DAC_driver|idle~q ),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|always1~0 .lut_mask = 16'h00F0;
defparam \U_DAC_pulse|U_DAC_driver|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N11
dffeas \U_DAC_pulse|U_DAC_driver|data_buf[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|data_buf[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|data_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[1] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|data_buf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N24
cycloneive_lcell_comb \U_UART_recv|data[35]~feeder (
// Equation(s):
// \U_UART_recv|data[35]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [3]),
	.cin(gnd),
	.combout(\U_UART_recv|data[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[35]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N25
dffeas \U_UART_recv|data[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[39]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [35]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[35] .is_wysiwyg = "true";
defparam \U_UART_recv|data[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cycloneive_lcell_comb \U_DAC_pulse|da_data~10 (
// Equation(s):
// \U_DAC_pulse|da_data~10_combout  = (!\U_DAC_pulse|state_c.IDLE~q  & (\U_Sig_dly|sig_out~5_combout  & \U_UART_recv|data [35]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|state_c.IDLE~q ),
	.datac(\U_Sig_dly|sig_out~5_combout ),
	.datad(\U_UART_recv|data [35]),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_data~10 .lut_mask = 16'h3000;
defparam \U_DAC_pulse|da_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N1
dffeas \U_DAC_pulse|da_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|da_data~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|da_start~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|da_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|da_data[3] .is_wysiwyg = "true";
defparam \U_DAC_pulse|da_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N9
dffeas \U_DAC_pulse|U_DAC_driver|data_buf[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_pulse|da_data [3]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|data_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[3] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|data_buf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N8
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Selector3~6 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Selector3~6_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [2] & (((\U_DAC_pulse|U_DAC_driver|cnt_step [3])))) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [2] & ((\U_DAC_pulse|U_DAC_driver|cnt_step [3] & 
// (\U_DAC_pulse|U_DAC_driver|data_buf [1])) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [3] & ((\U_DAC_pulse|U_DAC_driver|data_buf [3])))))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [2]),
	.datab(\U_DAC_pulse|U_DAC_driver|data_buf [1]),
	.datac(\U_DAC_pulse|U_DAC_driver|data_buf [3]),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Selector3~6 .lut_mask = 16'hEE50;
defparam \U_DAC_pulse|U_DAC_driver|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
cycloneive_lcell_comb \U_DAC_pulse|da_data~8 (
// Equation(s):
// \U_DAC_pulse|da_data~8_combout  = (\U_UART_recv|data [34] & (\U_Sig_dly|sig_out~5_combout  & !\U_DAC_pulse|state_c.IDLE~q ))

	.dataa(\U_UART_recv|data [34]),
	.datab(\U_Sig_dly|sig_out~5_combout ),
	.datac(\U_DAC_pulse|state_c.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_data~8 .lut_mask = 16'h0808;
defparam \U_DAC_pulse|da_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N15
dffeas \U_DAC_pulse|da_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|da_data~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|da_start~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|da_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|da_data[2] .is_wysiwyg = "true";
defparam \U_DAC_pulse|da_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N19
dffeas \U_DAC_pulse|U_DAC_driver|data_buf[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_pulse|da_data [2]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|data_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[2] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|data_buf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N10
cycloneive_lcell_comb \U_UART_recv|data[32]~feeder (
// Equation(s):
// \U_UART_recv|data[32]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [0]),
	.cin(gnd),
	.combout(\U_UART_recv|data[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[32]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N11
dffeas \U_UART_recv|data[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[39]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [32]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[32] .is_wysiwyg = "true";
defparam \U_UART_recv|data[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N0
cycloneive_lcell_comb \U_DAC_pulse|da_data~11 (
// Equation(s):
// \U_DAC_pulse|da_data~11_combout  = (!\U_DAC_pulse|state_c.IDLE~q  & (\U_Sig_dly|sig_out~5_combout  & \U_UART_recv|data [32]))

	.dataa(\U_DAC_pulse|state_c.IDLE~q ),
	.datab(gnd),
	.datac(\U_Sig_dly|sig_out~5_combout ),
	.datad(\U_UART_recv|data [32]),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_data~11 .lut_mask = 16'h5000;
defparam \U_DAC_pulse|da_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N1
dffeas \U_DAC_pulse|da_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|da_data~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|da_start~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|da_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|da_data[0] .is_wysiwyg = "true";
defparam \U_DAC_pulse|da_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N28
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|data_buf[0]~feeder (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|data_buf[0]~feeder_combout  = \U_DAC_pulse|da_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_pulse|da_data [0]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|data_buf[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[0]~feeder .lut_mask = 16'hFF00;
defparam \U_DAC_pulse|U_DAC_driver|data_buf[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N29
dffeas \U_DAC_pulse|U_DAC_driver|data_buf[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|data_buf[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|data_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[0] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|data_buf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N18
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Selector3~7 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Selector3~7_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [2] & ((\U_DAC_pulse|U_DAC_driver|Selector3~6_combout  & ((\U_DAC_pulse|U_DAC_driver|data_buf [0]))) # (!\U_DAC_pulse|U_DAC_driver|Selector3~6_combout  & 
// (\U_DAC_pulse|U_DAC_driver|data_buf [2])))) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [2] & (\U_DAC_pulse|U_DAC_driver|Selector3~6_combout ))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [2]),
	.datab(\U_DAC_pulse|U_DAC_driver|Selector3~6_combout ),
	.datac(\U_DAC_pulse|U_DAC_driver|data_buf [2]),
	.datad(\U_DAC_pulse|U_DAC_driver|data_buf [0]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Selector3~7 .lut_mask = 16'hEC64;
defparam \U_DAC_pulse|U_DAC_driver|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cycloneive_lcell_comb \U_UART_recv|data[38]~feeder (
// Equation(s):
// \U_UART_recv|data[38]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [6]),
	.cin(gnd),
	.combout(\U_UART_recv|data[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[38]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N29
dffeas \U_UART_recv|data[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[39]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [38]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[38] .is_wysiwyg = "true";
defparam \U_UART_recv|data[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N18
cycloneive_lcell_comb \U_DAC_pulse|da_data~1 (
// Equation(s):
// \U_DAC_pulse|da_data~1_combout  = (!\U_DAC_pulse|state_c.IDLE~q  & (\U_Sig_dly|sig_out~5_combout  & \U_UART_recv|data [38]))

	.dataa(gnd),
	.datab(\U_DAC_pulse|state_c.IDLE~q ),
	.datac(\U_Sig_dly|sig_out~5_combout ),
	.datad(\U_UART_recv|data [38]),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_data~1 .lut_mask = 16'h3000;
defparam \U_DAC_pulse|da_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N19
dffeas \U_DAC_pulse|da_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|da_data~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|da_start~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|da_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|da_data[6] .is_wysiwyg = "true";
defparam \U_DAC_pulse|da_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N16
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|data_buf[6]~feeder (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|data_buf[6]~feeder_combout  = \U_DAC_pulse|da_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_pulse|da_data [6]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|data_buf[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[6]~feeder .lut_mask = 16'hFF00;
defparam \U_DAC_pulse|U_DAC_driver|data_buf[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N17
dffeas \U_DAC_pulse|U_DAC_driver|data_buf[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|data_buf[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|data_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[6] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|data_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cycloneive_lcell_comb \U_DAC_pulse|da_data~2 (
// Equation(s):
// \U_DAC_pulse|da_data~2_combout  = (\U_UART_recv|data [39] & (\U_Sig_dly|sig_out~5_combout  & !\U_DAC_pulse|state_c.IDLE~q ))

	.dataa(\U_UART_recv|data [39]),
	.datab(\U_Sig_dly|sig_out~5_combout ),
	.datac(\U_DAC_pulse|state_c.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_data~2 .lut_mask = 16'h0808;
defparam \U_DAC_pulse|da_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N21
dffeas \U_DAC_pulse|da_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|da_data~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|da_start~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|da_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|da_data[7] .is_wysiwyg = "true";
defparam \U_DAC_pulse|da_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N29
dffeas \U_DAC_pulse|U_DAC_driver|data_buf[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_pulse|da_data [7]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|data_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[7] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|data_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N28
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Selector3~0 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Selector3~0_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [2] & ((\U_DAC_pulse|U_DAC_driver|data_buf [6]) # ((\U_DAC_pulse|U_DAC_driver|cnt_step [3])))) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [2] & 
// (((\U_DAC_pulse|U_DAC_driver|data_buf [7] & !\U_DAC_pulse|U_DAC_driver|cnt_step [3]))))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [2]),
	.datab(\U_DAC_pulse|U_DAC_driver|data_buf [6]),
	.datac(\U_DAC_pulse|U_DAC_driver|data_buf [7]),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Selector3~0 .lut_mask = 16'hAAD8;
defparam \U_DAC_pulse|U_DAC_driver|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cycloneive_lcell_comb \U_DAC_pulse|da_data~0 (
// Equation(s):
// \U_DAC_pulse|da_data~0_combout  = (\U_UART_recv|data [37] & (\U_Sig_dly|sig_out~5_combout  & !\U_DAC_pulse|state_c.IDLE~q ))

	.dataa(\U_UART_recv|data [37]),
	.datab(\U_Sig_dly|sig_out~5_combout ),
	.datac(\U_DAC_pulse|state_c.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_data~0 .lut_mask = 16'h0808;
defparam \U_DAC_pulse|da_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N25
dffeas \U_DAC_pulse|da_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|da_data~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|da_start~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|da_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|da_data[5] .is_wysiwyg = "true";
defparam \U_DAC_pulse|da_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N27
dffeas \U_DAC_pulse|U_DAC_driver|data_buf[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_pulse|da_data [5]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|data_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[5] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|data_buf[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N18
cycloneive_lcell_comb \U_UART_recv|data[36]~feeder (
// Equation(s):
// \U_UART_recv|data[36]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[36]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y27_N19
dffeas \U_UART_recv|data[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[39]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [36]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[36] .is_wysiwyg = "true";
defparam \U_UART_recv|data[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N16
cycloneive_lcell_comb \U_DAC_pulse|da_data~3 (
// Equation(s):
// \U_DAC_pulse|da_data~3_combout  = (!\U_DAC_pulse|state_c.IDLE~q  & (\U_Sig_dly|sig_out~5_combout  & \U_UART_recv|data [36]))

	.dataa(\U_DAC_pulse|state_c.IDLE~q ),
	.datab(\U_Sig_dly|sig_out~5_combout ),
	.datac(gnd),
	.datad(\U_UART_recv|data [36]),
	.cin(gnd),
	.combout(\U_DAC_pulse|da_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|da_data~3 .lut_mask = 16'h4400;
defparam \U_DAC_pulse|da_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N17
dffeas \U_DAC_pulse|da_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|da_data~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|da_start~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|da_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|da_data[4] .is_wysiwyg = "true";
defparam \U_DAC_pulse|da_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N22
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|data_buf[4]~feeder (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|data_buf[4]~feeder_combout  = \U_DAC_pulse|da_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_pulse|da_data [4]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|data_buf[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[4]~feeder .lut_mask = 16'hFF00;
defparam \U_DAC_pulse|U_DAC_driver|data_buf[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y30_N23
dffeas \U_DAC_pulse|U_DAC_driver|data_buf[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|data_buf[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_pulse|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|data_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|data_buf[4] .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|data_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N26
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Selector3~1 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Selector3~1_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [3] & ((\U_DAC_pulse|U_DAC_driver|Selector3~0_combout  & ((\U_DAC_pulse|U_DAC_driver|data_buf [4]))) # (!\U_DAC_pulse|U_DAC_driver|Selector3~0_combout  & 
// (\U_DAC_pulse|U_DAC_driver|data_buf [5])))) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [3] & (\U_DAC_pulse|U_DAC_driver|Selector3~0_combout ))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [3]),
	.datab(\U_DAC_pulse|U_DAC_driver|Selector3~0_combout ),
	.datac(\U_DAC_pulse|U_DAC_driver|data_buf [5]),
	.datad(\U_DAC_pulse|U_DAC_driver|data_buf [4]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Selector3~1 .lut_mask = 16'hEC64;
defparam \U_DAC_pulse|U_DAC_driver|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N30
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|Selector3~8 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|Selector3~8_combout  = (\U_DAC_pulse|U_DAC_driver|Selector3~5_combout  & ((\U_DAC_pulse|U_DAC_driver|Selector3~7_combout ) # ((!\U_DAC_pulse|U_DAC_driver|cnt_step [5])))) # (!\U_DAC_pulse|U_DAC_driver|Selector3~5_combout  & 
// (((\U_DAC_pulse|U_DAC_driver|Selector3~1_combout  & \U_DAC_pulse|U_DAC_driver|cnt_step [5]))))

	.dataa(\U_DAC_pulse|U_DAC_driver|Selector3~5_combout ),
	.datab(\U_DAC_pulse|U_DAC_driver|Selector3~7_combout ),
	.datac(\U_DAC_pulse|U_DAC_driver|Selector3~1_combout ),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [5]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|Selector3~8 .lut_mask = 16'hD8AA;
defparam \U_DAC_pulse|U_DAC_driver|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N30
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|sdi~1 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|sdi~1_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [0] & (((\U_DAC_pulse|U_DAC_driver|sdi~q )))) # (!\U_DAC_pulse|U_DAC_driver|cnt_step [0] & ((\U_DAC_pulse|U_DAC_driver|sdi~0_combout  & 
// ((\U_DAC_pulse|U_DAC_driver|Selector3~8_combout ))) # (!\U_DAC_pulse|U_DAC_driver|sdi~0_combout  & (\U_DAC_pulse|U_DAC_driver|sdi~q ))))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [0]),
	.datab(\U_DAC_pulse|U_DAC_driver|sdi~0_combout ),
	.datac(\U_DAC_pulse|U_DAC_driver|sdi~q ),
	.datad(\U_DAC_pulse|U_DAC_driver|Selector3~8_combout ),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|sdi~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|sdi~1 .lut_mask = 16'hF4B0;
defparam \U_DAC_pulse|U_DAC_driver|sdi~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N31
dffeas \U_DAC_pulse|U_DAC_driver|sdi (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|sdi~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|sdi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|sdi .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|sdi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N8
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|data_buf[12]~feeder (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|data_buf[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|data_buf[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[12]~feeder .lut_mask = 16'hFFFF;
defparam \U_DAC_bias|U_DAC_driver|data_buf[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N22
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|always1~0 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|always1~0_combout  = (!\U_DAC_bias|U_DAC_driver|idle~q  & \U_DAC_bias|da_start~q )

	.dataa(\U_DAC_bias|U_DAC_driver|idle~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_bias|da_start~q ),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|always1~0 .lut_mask = 16'h5500;
defparam \U_DAC_bias|U_DAC_driver|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N9
dffeas \U_DAC_bias|U_DAC_driver|data_buf[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|data_buf[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|data_buf [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[12] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|data_buf[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cycloneive_lcell_comb \U_UART_recv|data[108]~feeder (
// Equation(s):
// \U_UART_recv|data[108]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [4]),
	.cin(gnd),
	.combout(\U_UART_recv|data[108]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[108]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[108]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cycloneive_lcell_comb \U_UART_recv|Decoder0~10 (
// Equation(s):
// \U_UART_recv|Decoder0~10_combout  = (!\U_UART_recv|cnt_num [2] & (!\U_UART_recv|cnt_num [3] & (!\U_UART_recv|cnt_num [1] & !\U_UART_recv|cnt_num [0])))

	.dataa(\U_UART_recv|cnt_num [2]),
	.datab(\U_UART_recv|cnt_num [3]),
	.datac(\U_UART_recv|cnt_num [1]),
	.datad(\U_UART_recv|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_recv|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Decoder0~10 .lut_mask = 16'h0001;
defparam \U_UART_recv|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N24
cycloneive_lcell_comb \U_UART_recv|data[108]~13 (
// Equation(s):
// \U_UART_recv|data[108]~13_combout  = (\U_UART_recv|U_Uart_rx|Equal1~3_combout  & (\U_UART_recv|Decoder0~10_combout  & (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & \U_UART_recv|data[75]~0_combout )))

	.dataa(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datab(\U_UART_recv|Decoder0~10_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datad(\U_UART_recv|data[75]~0_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[108]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[108]~13 .lut_mask = 16'h8000;
defparam \U_UART_recv|data[108]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N1
dffeas \U_UART_recv|data[108] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[108]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[108]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [108]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[108] .is_wysiwyg = "true";
defparam \U_UART_recv|data[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cycloneive_lcell_comb \U_DAC_bias|da_data[15]~feeder (
// Equation(s):
// \U_DAC_bias|da_data[15]~feeder_combout  = \U_UART_recv|data [108]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|data [108]),
	.cin(gnd),
	.combout(\U_DAC_bias|da_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|da_data[15]~feeder .lut_mask = 16'hFF00;
defparam \U_DAC_bias|da_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N13
dffeas \U_DAC_bias|da_data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|da_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|da_start~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|da_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|da_data[15] .is_wysiwyg = "true";
defparam \U_DAC_bias|da_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N27
dffeas \U_DAC_bias|U_DAC_driver|data_buf[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_bias|da_data [15]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|data_buf [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[15] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|data_buf[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N26
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Selector3~4 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Selector3~4_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [3] & (\U_DAC_bias|U_DAC_driver|data_buf [12] & ((\U_DAC_bias|U_DAC_driver|cnt_step [2])))) # (!\U_DAC_bias|U_DAC_driver|cnt_step [3] & (((\U_DAC_bias|U_DAC_driver|data_buf 
// [15] & !\U_DAC_bias|U_DAC_driver|cnt_step [2]))))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [3]),
	.datab(\U_DAC_bias|U_DAC_driver|data_buf [12]),
	.datac(\U_DAC_bias|U_DAC_driver|data_buf [15]),
	.datad(\U_DAC_bias|U_DAC_driver|cnt_step [2]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Selector3~4 .lut_mask = 16'h8850;
defparam \U_DAC_bias|U_DAC_driver|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cycloneive_lcell_comb \U_UART_recv|data[106]~feeder (
// Equation(s):
// \U_UART_recv|data[106]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [2]),
	.cin(gnd),
	.combout(\U_UART_recv|data[106]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[106]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[106]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N27
dffeas \U_UART_recv|data[106] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[108]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [106]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[106] .is_wysiwyg = "true";
defparam \U_UART_recv|data[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cycloneive_lcell_comb \U_DAC_bias|da_data~4 (
// Equation(s):
// \U_DAC_bias|da_data~4_combout  = (!\U_DAC_bias|state_c.IDLE~q  & (\U_UART_recv|wren~q  & \U_UART_recv|data [106]))

	.dataa(\U_DAC_bias|state_c.IDLE~q ),
	.datab(gnd),
	.datac(\U_UART_recv|wren~q ),
	.datad(\U_UART_recv|data [106]),
	.cin(gnd),
	.combout(\U_DAC_bias|da_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|da_data~4 .lut_mask = 16'h5000;
defparam \U_DAC_bias|da_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N7
dffeas \U_DAC_bias|da_data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|da_data~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|da_start~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|da_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|da_data[10] .is_wysiwyg = "true";
defparam \U_DAC_bias|da_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N0
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|data_buf[10]~feeder (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|data_buf[10]~feeder_combout  = \U_DAC_bias|da_data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_bias|da_data [10]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|data_buf[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[10]~feeder .lut_mask = 16'hFF00;
defparam \U_DAC_bias|U_DAC_driver|data_buf[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N1
dffeas \U_DAC_bias|U_DAC_driver|data_buf[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|data_buf[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|data_buf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[10] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|data_buf[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
cycloneive_lcell_comb \U_UART_recv|data[104]~feeder (
// Equation(s):
// \U_UART_recv|data[104]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [0]),
	.cin(gnd),
	.combout(\U_UART_recv|data[104]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[104]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[104]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N23
dffeas \U_UART_recv|data[104] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[104]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[108]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [104]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[104] .is_wysiwyg = "true";
defparam \U_UART_recv|data[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N8
cycloneive_lcell_comb \U_DAC_bias|da_data~7 (
// Equation(s):
// \U_DAC_bias|da_data~7_combout  = (!\U_DAC_bias|state_c.IDLE~q  & (\U_UART_recv|wren~q  & \U_UART_recv|data [104]))

	.dataa(\U_DAC_bias|state_c.IDLE~q ),
	.datab(gnd),
	.datac(\U_UART_recv|wren~q ),
	.datad(\U_UART_recv|data [104]),
	.cin(gnd),
	.combout(\U_DAC_bias|da_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|da_data~7 .lut_mask = 16'h5000;
defparam \U_DAC_bias|da_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N9
dffeas \U_DAC_bias|da_data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|da_data~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|da_start~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|da_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|da_data[8] .is_wysiwyg = "true";
defparam \U_DAC_bias|da_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N11
dffeas \U_DAC_bias|U_DAC_driver|data_buf[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_bias|da_data [8]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|data_buf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[8] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|data_buf[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N20
cycloneive_lcell_comb \U_UART_recv|data[105]~feeder (
// Equation(s):
// \U_UART_recv|data[105]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[105]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[105]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[105]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N21
dffeas \U_UART_recv|data[105] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[105]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[108]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [105]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[105] .is_wysiwyg = "true";
defparam \U_UART_recv|data[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N28
cycloneive_lcell_comb \U_DAC_bias|da_data~5 (
// Equation(s):
// \U_DAC_bias|da_data~5_combout  = (!\U_DAC_bias|state_c.IDLE~q  & (\U_UART_recv|wren~q  & \U_UART_recv|data [105]))

	.dataa(\U_DAC_bias|state_c.IDLE~q ),
	.datab(gnd),
	.datac(\U_UART_recv|wren~q ),
	.datad(\U_UART_recv|data [105]),
	.cin(gnd),
	.combout(\U_DAC_bias|da_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|da_data~5 .lut_mask = 16'h5000;
defparam \U_DAC_bias|da_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N29
dffeas \U_DAC_bias|da_data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|da_data~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|da_start~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|da_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|da_data[9] .is_wysiwyg = "true";
defparam \U_DAC_bias|da_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N14
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|data_buf[9]~feeder (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|data_buf[9]~feeder_combout  = \U_DAC_bias|da_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_bias|da_data [9]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|data_buf[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[9]~feeder .lut_mask = 16'hFF00;
defparam \U_DAC_bias|U_DAC_driver|data_buf[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N15
dffeas \U_DAC_bias|U_DAC_driver|data_buf[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|data_buf[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|data_buf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[9] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|data_buf[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y26_N17
dffeas \U_UART_recv|data[107] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_UART_recv|U_Uart_rx|data [3]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_UART_recv|data[108]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [107]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[107] .is_wysiwyg = "true";
defparam \U_UART_recv|data[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N14
cycloneive_lcell_comb \U_DAC_bias|da_data~6 (
// Equation(s):
// \U_DAC_bias|da_data~6_combout  = (!\U_DAC_bias|state_c.IDLE~q  & (\U_UART_recv|wren~q  & \U_UART_recv|data [107]))

	.dataa(\U_DAC_bias|state_c.IDLE~q ),
	.datab(gnd),
	.datac(\U_UART_recv|wren~q ),
	.datad(\U_UART_recv|data [107]),
	.cin(gnd),
	.combout(\U_DAC_bias|da_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|da_data~6 .lut_mask = 16'h5000;
defparam \U_DAC_bias|da_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N15
dffeas \U_DAC_bias|da_data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|da_data~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|da_start~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|da_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|da_data[11] .is_wysiwyg = "true";
defparam \U_DAC_bias|da_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N13
dffeas \U_DAC_bias|U_DAC_driver|data_buf[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_bias|da_data [11]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|data_buf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[11] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|data_buf[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N12
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Selector3~2 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Selector3~2_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [3] & ((\U_DAC_bias|U_DAC_driver|data_buf [9]) # ((\U_DAC_bias|U_DAC_driver|cnt_step [2])))) # (!\U_DAC_bias|U_DAC_driver|cnt_step [3] & 
// (((\U_DAC_bias|U_DAC_driver|data_buf [11] & !\U_DAC_bias|U_DAC_driver|cnt_step [2]))))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [3]),
	.datab(\U_DAC_bias|U_DAC_driver|data_buf [9]),
	.datac(\U_DAC_bias|U_DAC_driver|data_buf [11]),
	.datad(\U_DAC_bias|U_DAC_driver|cnt_step [2]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Selector3~2 .lut_mask = 16'hAAD8;
defparam \U_DAC_bias|U_DAC_driver|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N10
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Selector3~3 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Selector3~3_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [2] & ((\U_DAC_bias|U_DAC_driver|Selector3~2_combout  & ((\U_DAC_bias|U_DAC_driver|data_buf [8]))) # (!\U_DAC_bias|U_DAC_driver|Selector3~2_combout  & 
// (\U_DAC_bias|U_DAC_driver|data_buf [10])))) # (!\U_DAC_bias|U_DAC_driver|cnt_step [2] & (((\U_DAC_bias|U_DAC_driver|Selector3~2_combout ))))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [2]),
	.datab(\U_DAC_bias|U_DAC_driver|data_buf [10]),
	.datac(\U_DAC_bias|U_DAC_driver|data_buf [8]),
	.datad(\U_DAC_bias|U_DAC_driver|Selector3~2_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Selector3~3 .lut_mask = 16'hF588;
defparam \U_DAC_bias|U_DAC_driver|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N16
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Selector3~5 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Selector3~5_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [5] & (\U_DAC_bias|U_DAC_driver|cnt_step [4])) # (!\U_DAC_bias|U_DAC_driver|cnt_step [5] & ((\U_DAC_bias|U_DAC_driver|cnt_step [4] & 
// ((\U_DAC_bias|U_DAC_driver|Selector3~3_combout ))) # (!\U_DAC_bias|U_DAC_driver|cnt_step [4] & (\U_DAC_bias|U_DAC_driver|Selector3~4_combout ))))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [5]),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [4]),
	.datac(\U_DAC_bias|U_DAC_driver|Selector3~4_combout ),
	.datad(\U_DAC_bias|U_DAC_driver|Selector3~3_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Selector3~5 .lut_mask = 16'hDC98;
defparam \U_DAC_bias|U_DAC_driver|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N12
cycloneive_lcell_comb \U_UART_recv|data[100]~feeder (
// Equation(s):
// \U_UART_recv|data[100]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[100]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[100]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[100]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N20
cycloneive_lcell_comb \U_UART_recv|Decoder0~9 (
// Equation(s):
// \U_UART_recv|Decoder0~9_combout  = (\U_UART_recv|cnt_num [0] & (!\U_UART_recv|cnt_num [3] & (!\U_UART_recv|cnt_num [2] & !\U_UART_recv|cnt_num [1])))

	.dataa(\U_UART_recv|cnt_num [0]),
	.datab(\U_UART_recv|cnt_num [3]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [1]),
	.cin(gnd),
	.combout(\U_UART_recv|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Decoder0~9 .lut_mask = 16'h0002;
defparam \U_UART_recv|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N18
cycloneive_lcell_comb \U_UART_recv|data[103]~12 (
// Equation(s):
// \U_UART_recv|data[103]~12_combout  = (\U_UART_recv|data[75]~0_combout  & (\U_UART_recv|U_Uart_rx|Equal1~3_combout  & (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & \U_UART_recv|Decoder0~9_combout )))

	.dataa(\U_UART_recv|data[75]~0_combout ),
	.datab(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datad(\U_UART_recv|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[103]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[103]~12 .lut_mask = 16'h8000;
defparam \U_UART_recv|data[103]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N13
dffeas \U_UART_recv|data[100] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[103]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [100]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[100] .is_wysiwyg = "true";
defparam \U_UART_recv|data[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N24
cycloneive_lcell_comb \U_DAC_bias|da_data~3 (
// Equation(s):
// \U_DAC_bias|da_data~3_combout  = (\U_UART_recv|wren~q  & (\U_UART_recv|data [100] & !\U_DAC_bias|state_c.IDLE~q ))

	.dataa(\U_UART_recv|wren~q ),
	.datab(\U_UART_recv|data [100]),
	.datac(\U_DAC_bias|state_c.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_DAC_bias|da_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|da_data~3 .lut_mask = 16'h0808;
defparam \U_DAC_bias|da_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N25
dffeas \U_DAC_bias|da_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|da_data~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|da_start~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|da_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|da_data[4] .is_wysiwyg = "true";
defparam \U_DAC_bias|da_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N18
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|data_buf[4]~feeder (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|data_buf[4]~feeder_combout  = \U_DAC_bias|da_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_bias|da_data [4]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|data_buf[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[4]~feeder .lut_mask = 16'hFF00;
defparam \U_DAC_bias|U_DAC_driver|data_buf[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N19
dffeas \U_DAC_bias|U_DAC_driver|data_buf[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|data_buf[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|data_buf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[4] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|data_buf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N4
cycloneive_lcell_comb \U_UART_recv|data[101]~feeder (
// Equation(s):
// \U_UART_recv|data[101]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[101]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[101]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[101]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N5
dffeas \U_UART_recv|data[101] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[101]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[103]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [101]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[101] .is_wysiwyg = "true";
defparam \U_UART_recv|data[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N10
cycloneive_lcell_comb \U_DAC_bias|da_data~0 (
// Equation(s):
// \U_DAC_bias|da_data~0_combout  = (!\U_DAC_bias|state_c.IDLE~q  & (\U_UART_recv|wren~q  & \U_UART_recv|data [101]))

	.dataa(\U_DAC_bias|state_c.IDLE~q ),
	.datab(gnd),
	.datac(\U_UART_recv|wren~q ),
	.datad(\U_UART_recv|data [101]),
	.cin(gnd),
	.combout(\U_DAC_bias|da_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|da_data~0 .lut_mask = 16'h5000;
defparam \U_DAC_bias|da_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N11
dffeas \U_DAC_bias|da_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|da_data~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|da_start~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|da_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|da_data[5] .is_wysiwyg = "true";
defparam \U_DAC_bias|da_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N5
dffeas \U_DAC_bias|U_DAC_driver|data_buf[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_bias|da_data [5]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|data_buf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[5] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|data_buf[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N28
cycloneive_lcell_comb \U_UART_recv|data[102]~feeder (
// Equation(s):
// \U_UART_recv|data[102]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[102]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[102]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[102]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N29
dffeas \U_UART_recv|data[102] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[103]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [102]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[102] .is_wysiwyg = "true";
defparam \U_UART_recv|data[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N0
cycloneive_lcell_comb \U_DAC_bias|da_data~1 (
// Equation(s):
// \U_DAC_bias|da_data~1_combout  = (\U_UART_recv|wren~q  & (\U_UART_recv|data [102] & !\U_DAC_bias|state_c.IDLE~q ))

	.dataa(\U_UART_recv|wren~q ),
	.datab(\U_UART_recv|data [102]),
	.datac(\U_DAC_bias|state_c.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_DAC_bias|da_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|da_data~1 .lut_mask = 16'h0808;
defparam \U_DAC_bias|da_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N1
dffeas \U_DAC_bias|da_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|da_data~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|da_start~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|da_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|da_data[6] .is_wysiwyg = "true";
defparam \U_DAC_bias|da_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N2
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|data_buf[6]~feeder (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|data_buf[6]~feeder_combout  = \U_DAC_bias|da_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_bias|da_data [6]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|data_buf[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[6]~feeder .lut_mask = 16'hFF00;
defparam \U_DAC_bias|U_DAC_driver|data_buf[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N3
dffeas \U_DAC_bias|U_DAC_driver|data_buf[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|data_buf[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|data_buf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[6] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|data_buf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N26
cycloneive_lcell_comb \U_UART_recv|data[103]~feeder (
// Equation(s):
// \U_UART_recv|data[103]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[103]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[103]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[103]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N27
dffeas \U_UART_recv|data[103] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[103]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[103]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [103]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[103] .is_wysiwyg = "true";
defparam \U_UART_recv|data[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N2
cycloneive_lcell_comb \U_DAC_bias|da_data~2 (
// Equation(s):
// \U_DAC_bias|da_data~2_combout  = (\U_UART_recv|data [103] & (\U_UART_recv|wren~q  & !\U_DAC_bias|state_c.IDLE~q ))

	.dataa(gnd),
	.datab(\U_UART_recv|data [103]),
	.datac(\U_UART_recv|wren~q ),
	.datad(\U_DAC_bias|state_c.IDLE~q ),
	.cin(gnd),
	.combout(\U_DAC_bias|da_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|da_data~2 .lut_mask = 16'h00C0;
defparam \U_DAC_bias|da_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N3
dffeas \U_DAC_bias|da_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|da_data~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|da_start~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|da_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|da_data[7] .is_wysiwyg = "true";
defparam \U_DAC_bias|da_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N25
dffeas \U_DAC_bias|U_DAC_driver|data_buf[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_bias|da_data [7]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|data_buf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[7] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|data_buf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N24
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Selector3~0 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Selector3~0_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [3] & (((\U_DAC_bias|U_DAC_driver|cnt_step [2])))) # (!\U_DAC_bias|U_DAC_driver|cnt_step [3] & ((\U_DAC_bias|U_DAC_driver|cnt_step [2] & (\U_DAC_bias|U_DAC_driver|data_buf 
// [6])) # (!\U_DAC_bias|U_DAC_driver|cnt_step [2] & ((\U_DAC_bias|U_DAC_driver|data_buf [7])))))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [3]),
	.datab(\U_DAC_bias|U_DAC_driver|data_buf [6]),
	.datac(\U_DAC_bias|U_DAC_driver|data_buf [7]),
	.datad(\U_DAC_bias|U_DAC_driver|cnt_step [2]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Selector3~0 .lut_mask = 16'hEE50;
defparam \U_DAC_bias|U_DAC_driver|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N4
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Selector3~1 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Selector3~1_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [3] & ((\U_DAC_bias|U_DAC_driver|Selector3~0_combout  & (\U_DAC_bias|U_DAC_driver|data_buf [4])) # (!\U_DAC_bias|U_DAC_driver|Selector3~0_combout  & 
// ((\U_DAC_bias|U_DAC_driver|data_buf [5]))))) # (!\U_DAC_bias|U_DAC_driver|cnt_step [3] & (((\U_DAC_bias|U_DAC_driver|Selector3~0_combout ))))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [3]),
	.datab(\U_DAC_bias|U_DAC_driver|data_buf [4]),
	.datac(\U_DAC_bias|U_DAC_driver|data_buf [5]),
	.datad(\U_DAC_bias|U_DAC_driver|Selector3~0_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Selector3~1 .lut_mask = 16'hDDA0;
defparam \U_DAC_bias|U_DAC_driver|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cycloneive_lcell_comb \U_UART_recv|data[98]~feeder (
// Equation(s):
// \U_UART_recv|data[98]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [2]),
	.cin(gnd),
	.combout(\U_UART_recv|data[98]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[98]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[98]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N7
dffeas \U_UART_recv|data[98] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[98]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[103]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [98]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[98] .is_wysiwyg = "true";
defparam \U_UART_recv|data[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N22
cycloneive_lcell_comb \U_DAC_bias|da_data~8 (
// Equation(s):
// \U_DAC_bias|da_data~8_combout  = (!\U_DAC_bias|state_c.IDLE~q  & (\U_UART_recv|wren~q  & \U_UART_recv|data [98]))

	.dataa(\U_DAC_bias|state_c.IDLE~q ),
	.datab(gnd),
	.datac(\U_UART_recv|wren~q ),
	.datad(\U_UART_recv|data [98]),
	.cin(gnd),
	.combout(\U_DAC_bias|da_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|da_data~8 .lut_mask = 16'h5000;
defparam \U_DAC_bias|da_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N23
dffeas \U_DAC_bias|da_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|da_data~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|da_start~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|da_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|da_data[2] .is_wysiwyg = "true";
defparam \U_DAC_bias|da_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N30
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|data_buf[2]~feeder (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|data_buf[2]~feeder_combout  = \U_DAC_bias|da_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_bias|da_data [2]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|data_buf[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[2]~feeder .lut_mask = 16'hFF00;
defparam \U_DAC_bias|U_DAC_driver|data_buf[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N31
dffeas \U_DAC_bias|U_DAC_driver|data_buf[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|data_buf[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|data_buf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[2] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|data_buf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N22
cycloneive_lcell_comb \U_UART_recv|data[96]~feeder (
// Equation(s):
// \U_UART_recv|data[96]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [0]),
	.cin(gnd),
	.combout(\U_UART_recv|data[96]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[96]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[96]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N23
dffeas \U_UART_recv|data[96] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[96]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[103]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [96]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[96] .is_wysiwyg = "true";
defparam \U_UART_recv|data[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
cycloneive_lcell_comb \U_DAC_bias|da_data~11 (
// Equation(s):
// \U_DAC_bias|da_data~11_combout  = (!\U_DAC_bias|state_c.IDLE~q  & (\U_UART_recv|wren~q  & \U_UART_recv|data [96]))

	.dataa(\U_DAC_bias|state_c.IDLE~q ),
	.datab(gnd),
	.datac(\U_UART_recv|wren~q ),
	.datad(\U_UART_recv|data [96]),
	.cin(gnd),
	.combout(\U_DAC_bias|da_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|da_data~11 .lut_mask = 16'h5000;
defparam \U_DAC_bias|da_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N13
dffeas \U_DAC_bias|da_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|da_data~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|da_start~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|da_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|da_data[0] .is_wysiwyg = "true";
defparam \U_DAC_bias|da_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N21
dffeas \U_DAC_bias|U_DAC_driver|data_buf[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_bias|da_data [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|data_buf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[0] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|data_buf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N8
cycloneive_lcell_comb \U_UART_recv|data[97]~feeder (
// Equation(s):
// \U_UART_recv|data[97]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [1]),
	.cin(gnd),
	.combout(\U_UART_recv|data[97]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[97]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[97]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y27_N9
dffeas \U_UART_recv|data[97] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[103]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [97]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[97] .is_wysiwyg = "true";
defparam \U_UART_recv|data[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N16
cycloneive_lcell_comb \U_DAC_bias|da_data~9 (
// Equation(s):
// \U_DAC_bias|da_data~9_combout  = (\U_UART_recv|wren~q  & (\U_UART_recv|data [97] & !\U_DAC_bias|state_c.IDLE~q ))

	.dataa(\U_UART_recv|wren~q ),
	.datab(\U_UART_recv|data [97]),
	.datac(\U_DAC_bias|state_c.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_DAC_bias|da_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|da_data~9 .lut_mask = 16'h0808;
defparam \U_DAC_bias|da_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N17
dffeas \U_DAC_bias|da_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|da_data~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|da_start~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|da_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|da_data[1] .is_wysiwyg = "true";
defparam \U_DAC_bias|da_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N28
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|data_buf[1]~feeder (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|data_buf[1]~feeder_combout  = \U_DAC_bias|da_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_DAC_bias|da_data [1]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|data_buf[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[1]~feeder .lut_mask = 16'hFF00;
defparam \U_DAC_bias|U_DAC_driver|data_buf[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y29_N29
dffeas \U_DAC_bias|U_DAC_driver|data_buf[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|data_buf[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|data_buf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[1] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|data_buf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N14
cycloneive_lcell_comb \U_UART_recv|data[99]~feeder (
// Equation(s):
// \U_UART_recv|data[99]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[99]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[99]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[99]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N15
dffeas \U_UART_recv|data[99] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[99]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[103]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [99]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[99] .is_wysiwyg = "true";
defparam \U_UART_recv|data[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N30
cycloneive_lcell_comb \U_DAC_bias|da_data~10 (
// Equation(s):
// \U_DAC_bias|da_data~10_combout  = (!\U_DAC_bias|state_c.IDLE~q  & (\U_UART_recv|wren~q  & \U_UART_recv|data [99]))

	.dataa(\U_DAC_bias|state_c.IDLE~q ),
	.datab(gnd),
	.datac(\U_UART_recv|wren~q ),
	.datad(\U_UART_recv|data [99]),
	.cin(gnd),
	.combout(\U_DAC_bias|da_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|da_data~10 .lut_mask = 16'h5000;
defparam \U_DAC_bias|da_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y26_N31
dffeas \U_DAC_bias|da_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|da_data~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_DAC_bias|da_start~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|da_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|da_data[3] .is_wysiwyg = "true";
defparam \U_DAC_bias|da_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N7
dffeas \U_DAC_bias|U_DAC_driver|data_buf[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_DAC_bias|da_data [3]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_DAC_bias|U_DAC_driver|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|data_buf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|data_buf[3] .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|data_buf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N6
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Selector3~6 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Selector3~6_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [3] & ((\U_DAC_bias|U_DAC_driver|data_buf [1]) # ((\U_DAC_bias|U_DAC_driver|cnt_step [2])))) # (!\U_DAC_bias|U_DAC_driver|cnt_step [3] & 
// (((\U_DAC_bias|U_DAC_driver|data_buf [3] & !\U_DAC_bias|U_DAC_driver|cnt_step [2]))))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [3]),
	.datab(\U_DAC_bias|U_DAC_driver|data_buf [1]),
	.datac(\U_DAC_bias|U_DAC_driver|data_buf [3]),
	.datad(\U_DAC_bias|U_DAC_driver|cnt_step [2]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Selector3~6 .lut_mask = 16'hAAD8;
defparam \U_DAC_bias|U_DAC_driver|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N20
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Selector3~7 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Selector3~7_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [2] & ((\U_DAC_bias|U_DAC_driver|Selector3~6_combout  & ((\U_DAC_bias|U_DAC_driver|data_buf [0]))) # (!\U_DAC_bias|U_DAC_driver|Selector3~6_combout  & 
// (\U_DAC_bias|U_DAC_driver|data_buf [2])))) # (!\U_DAC_bias|U_DAC_driver|cnt_step [2] & (((\U_DAC_bias|U_DAC_driver|Selector3~6_combout ))))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [2]),
	.datab(\U_DAC_bias|U_DAC_driver|data_buf [2]),
	.datac(\U_DAC_bias|U_DAC_driver|data_buf [0]),
	.datad(\U_DAC_bias|U_DAC_driver|Selector3~6_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Selector3~7 .lut_mask = 16'hF588;
defparam \U_DAC_bias|U_DAC_driver|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N22
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|Selector3~8 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|Selector3~8_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [5] & ((\U_DAC_bias|U_DAC_driver|Selector3~5_combout  & ((\U_DAC_bias|U_DAC_driver|Selector3~7_combout ))) # (!\U_DAC_bias|U_DAC_driver|Selector3~5_combout  & 
// (\U_DAC_bias|U_DAC_driver|Selector3~1_combout )))) # (!\U_DAC_bias|U_DAC_driver|cnt_step [5] & (\U_DAC_bias|U_DAC_driver|Selector3~5_combout ))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [5]),
	.datab(\U_DAC_bias|U_DAC_driver|Selector3~5_combout ),
	.datac(\U_DAC_bias|U_DAC_driver|Selector3~1_combout ),
	.datad(\U_DAC_bias|U_DAC_driver|Selector3~7_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|Selector3~8 .lut_mask = 16'hEC64;
defparam \U_DAC_bias|U_DAC_driver|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N4
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|sdi~1 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|sdi~1_combout  = (\U_DAC_bias|U_DAC_driver|cnt_step [0] & (((\U_DAC_bias|U_DAC_driver|sdi~q )))) # (!\U_DAC_bias|U_DAC_driver|cnt_step [0] & ((\U_DAC_bias|U_DAC_driver|sdi~0_combout  & (\U_DAC_bias|U_DAC_driver|Selector3~8_combout 
// )) # (!\U_DAC_bias|U_DAC_driver|sdi~0_combout  & ((\U_DAC_bias|U_DAC_driver|sdi~q )))))

	.dataa(\U_DAC_bias|U_DAC_driver|cnt_step [0]),
	.datab(\U_DAC_bias|U_DAC_driver|Selector3~8_combout ),
	.datac(\U_DAC_bias|U_DAC_driver|sdi~q ),
	.datad(\U_DAC_bias|U_DAC_driver|sdi~0_combout ),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|sdi~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|sdi~1 .lut_mask = 16'hE4F0;
defparam \U_DAC_bias|U_DAC_driver|sdi~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N5
dffeas \U_DAC_bias|U_DAC_driver|sdi (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|sdi~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|sdi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|sdi .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|sdi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N14
cycloneive_lcell_comb \da_sdi~0 (
// Equation(s):
// \da_sdi~0_combout  = (\U_DAC_pulse|U_DAC_driver|cs_n~q  & (\U_DAC_pulse|U_DAC_driver|sdi~q )) # (!\U_DAC_pulse|U_DAC_driver|cs_n~q  & ((\U_DAC_bias|U_DAC_driver|sdi~q )))

	.dataa(\U_DAC_pulse|U_DAC_driver|sdi~q ),
	.datab(gnd),
	.datac(\U_DAC_bias|U_DAC_driver|sdi~q ),
	.datad(\U_DAC_pulse|U_DAC_driver|cs_n~q ),
	.cin(gnd),
	.combout(\da_sdi~0_combout ),
	.cout());
// synopsys translate_off
defparam \da_sdi~0 .lut_mask = 16'hAAF0;
defparam \da_sdi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N28
cycloneive_lcell_comb \U_DAC_pulse|U_DAC_driver|ld_n~0 (
// Equation(s):
// \U_DAC_pulse|U_DAC_driver|ld_n~0_combout  = (\U_DAC_pulse|U_DAC_driver|cnt_step [3] & (\U_DAC_pulse|U_DAC_driver|ld_n~q  & ((\U_DAC_pulse|U_DAC_driver|cnt_step [1]) # (!\U_DAC_pulse|U_DAC_driver|done~1_combout )))) # (!\U_DAC_pulse|U_DAC_driver|cnt_step 
// [3] & ((\U_DAC_pulse|U_DAC_driver|ld_n~q ) # ((\U_DAC_pulse|U_DAC_driver|done~1_combout  & \U_DAC_pulse|U_DAC_driver|cnt_step [1]))))

	.dataa(\U_DAC_pulse|U_DAC_driver|cnt_step [3]),
	.datab(\U_DAC_pulse|U_DAC_driver|done~1_combout ),
	.datac(\U_DAC_pulse|U_DAC_driver|ld_n~q ),
	.datad(\U_DAC_pulse|U_DAC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_DAC_pulse|U_DAC_driver|ld_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|ld_n~0 .lut_mask = 16'hF470;
defparam \U_DAC_pulse|U_DAC_driver|ld_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N29
dffeas \U_DAC_pulse|U_DAC_driver|ld_n (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_pulse|U_DAC_driver|ld_n~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_pulse|U_DAC_driver|ld_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_pulse|U_DAC_driver|ld_n .is_wysiwyg = "true";
defparam \U_DAC_pulse|U_DAC_driver|ld_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N22
cycloneive_lcell_comb \U_DAC_bias|U_DAC_driver|ld_n~0 (
// Equation(s):
// \U_DAC_bias|U_DAC_driver|ld_n~0_combout  = (\U_DAC_bias|U_DAC_driver|done~1_combout  & ((\U_DAC_bias|U_DAC_driver|cnt_step [3] & (\U_DAC_bias|U_DAC_driver|ld_n~q  & \U_DAC_bias|U_DAC_driver|cnt_step [1])) # (!\U_DAC_bias|U_DAC_driver|cnt_step [3] & 
// ((\U_DAC_bias|U_DAC_driver|ld_n~q ) # (\U_DAC_bias|U_DAC_driver|cnt_step [1]))))) # (!\U_DAC_bias|U_DAC_driver|done~1_combout  & (((\U_DAC_bias|U_DAC_driver|ld_n~q ))))

	.dataa(\U_DAC_bias|U_DAC_driver|done~1_combout ),
	.datab(\U_DAC_bias|U_DAC_driver|cnt_step [3]),
	.datac(\U_DAC_bias|U_DAC_driver|ld_n~q ),
	.datad(\U_DAC_bias|U_DAC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_DAC_bias|U_DAC_driver|ld_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|ld_n~0 .lut_mask = 16'hF270;
defparam \U_DAC_bias|U_DAC_driver|ld_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N23
dffeas \U_DAC_bias|U_DAC_driver|ld_n (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_DAC_bias|U_DAC_driver|ld_n~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_DAC_bias|U_DAC_driver|ld_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_DAC_bias|U_DAC_driver|ld_n .is_wysiwyg = "true";
defparam \U_DAC_bias|U_DAC_driver|ld_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~3 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~3_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]) # ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]) # ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~2_combout )))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~2_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~3 .lut_mask = 16'hFFEF;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~1_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~0_combout  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] $ 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~0_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~1 .lut_mask = 16'h8008;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~4 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~4_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~1_combout  & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~1_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~q ) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~3_combout )))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~1_combout  & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~q ))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|co_step~1_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~3_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~q ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~1_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~4 .lut_mask = 16'h51F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N5
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|cs_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~1 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~1_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & (((!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2])) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & !\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step 
// [2])))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~1 .lut_mask = 16'h4C2C;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~2 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~2_combout  = ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] & 
// ((!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~0_combout )))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~1_combout )

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~0_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~1_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~2 .lut_mask = 16'hBF5F;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N30
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~3 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~3_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~2_combout ) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6])))

	.dataa(gnd),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~3 .lut_mask = 16'hF030;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6_combout  = \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] $ (((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & !\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4])))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datac(gnd),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6 .lut_mask = 16'hDD22;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~7 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~7_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q ) # ((!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1] & 
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~0_combout )))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~0_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~7 .lut_mask = 16'hF1F0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y30_N28
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~19 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~19_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~18_combout  & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q )) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6_combout ))) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~18_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~7_combout ))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6_combout  & 
// (\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q ))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~18_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~6_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~7_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~19 .lut_mask = 16'hF6B2;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N14
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~11 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~11_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0] & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7])))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0] & 
// ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~19_combout ))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~10_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~10_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~19_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~11 .lut_mask = 16'hFC22;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N18
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~17 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~17_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~11_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~16_combout ) # ((!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0])))) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~11_combout  & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~3_combout  & \U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0]))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~16_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~3_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~11_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~17 .lut_mask = 16'hACF0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y29_N19
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|sck (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector4~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|sck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|sck .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|sck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N4
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~5 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~5_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] $ 
// (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1])))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5] & (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4] $ (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step 
// [1]))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [2]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [4]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [5]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [1]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~5 .lut_mask = 16'h1248;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N2
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~6 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~6_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|sdi~q  & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~5_combout )) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7])))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [7]),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|sdi~q ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~5_combout ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [3]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~6 .lut_mask = 16'hCC4C;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N16
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~7 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~7_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~4_combout ) # ((\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0])))) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6] & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~6_combout  & !\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0]))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~4_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~6_combout ),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [6]),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0]),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~7 .lut_mask = 16'hF0AC;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N20
cycloneive_lcell_comb \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~10 (
// Equation(s):
// \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~10_combout  = (\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0] & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~7_combout  & (\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~9_combout )) # 
// (!\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~7_combout  & ((\U_ADC_loop|U_ADC_set|U_ADC_driver|sdi~q ))))) # (!\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0] & (((\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~7_combout ))))

	.dataa(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~9_combout ),
	.datab(\U_ADC_loop|U_ADC_set|U_ADC_driver|cnt_step [0]),
	.datac(\U_ADC_loop|U_ADC_set|U_ADC_driver|sdi~q ),
	.datad(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~7_combout ),
	.cin(gnd),
	.combout(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~10 .lut_mask = 16'hBBC0;
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N21
dffeas \U_ADC_loop|U_ADC_set|U_ADC_driver|sdi (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_ADC_loop|U_ADC_set|U_ADC_driver|Selector5~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_ADC_loop|U_ADC_set|U_ADC_driver|state_c.CONF~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_ADC_loop|U_ADC_set|U_ADC_driver|sdi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|sdi .is_wysiwyg = "true";
defparam \U_ADC_loop|U_ADC_set|U_ADC_driver|sdi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cycloneive_lcell_comb \U_UART_recv|data[80]~feeder (
// Equation(s):
// \U_UART_recv|data[80]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_UART_recv|U_Uart_rx|data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_UART_recv|data[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[80]~feeder .lut_mask = 16'hF0F0;
defparam \U_UART_recv|data[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N2
cycloneive_lcell_comb \U_UART_recv|Decoder0~0 (
// Equation(s):
// \U_UART_recv|Decoder0~0_combout  = (!\U_UART_recv|cnt_num [2] & (!\U_UART_recv|cnt_num [3] & (\U_UART_recv|cnt_num [1] & \U_UART_recv|cnt_num [0])))

	.dataa(\U_UART_recv|cnt_num [2]),
	.datab(\U_UART_recv|cnt_num [3]),
	.datac(\U_UART_recv|cnt_num [1]),
	.datad(\U_UART_recv|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_recv|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Decoder0~0 .lut_mask = 16'h1000;
defparam \U_UART_recv|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cycloneive_lcell_comb \U_UART_recv|data[80]~1 (
// Equation(s):
// \U_UART_recv|data[80]~1_combout  = (\U_UART_recv|U_Uart_rx|Equal1~3_combout  & (\U_UART_recv|Decoder0~0_combout  & (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & \U_UART_recv|data[75]~0_combout )))

	.dataa(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.datab(\U_UART_recv|Decoder0~0_combout ),
	.datac(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datad(\U_UART_recv|data[75]~0_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[80]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[80]~1 .lut_mask = 16'h8000;
defparam \U_UART_recv|data[80]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N9
dffeas \U_UART_recv|data[80] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[80]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [80]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[80] .is_wysiwyg = "true";
defparam \U_UART_recv|data[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cycloneive_lcell_comb \sw~0 (
// Equation(s):
// \sw~0_combout  = (\idle~q  & \U_UART_recv|data [80])

	.dataa(gnd),
	.datab(gnd),
	.datac(\idle~q ),
	.datad(\U_UART_recv|data [80]),
	.cin(gnd),
	.combout(\sw~0_combout ),
	.cout());
// synopsys translate_off
defparam \sw~0 .lut_mask = 16'hF000;
defparam \sw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N25
dffeas \sw[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sw~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw[0]~reg0 .is_wysiwyg = "true";
defparam \sw[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N22
cycloneive_lcell_comb \sw~1 (
// Equation(s):
// \sw~1_combout  = (\U_UART_recv|data [81] & \idle~q )

	.dataa(\U_UART_recv|data [81]),
	.datab(gnd),
	.datac(\idle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sw~1_combout ),
	.cout());
// synopsys translate_off
defparam \sw~1 .lut_mask = 16'hA0A0;
defparam \sw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N23
dffeas \sw[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sw~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw[1]~reg0 .is_wysiwyg = "true";
defparam \sw[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cycloneive_lcell_comb \U_UART_recv|data[82]~feeder (
// Equation(s):
// \U_UART_recv|data[82]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [2]),
	.cin(gnd),
	.combout(\U_UART_recv|data[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[82]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N17
dffeas \U_UART_recv|data[82] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[80]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [82]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[82] .is_wysiwyg = "true";
defparam \U_UART_recv|data[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N0
cycloneive_lcell_comb \sw~2 (
// Equation(s):
// \sw~2_combout  = (\U_UART_recv|data [82] & \idle~q )

	.dataa(gnd),
	.datab(\U_UART_recv|data [82]),
	.datac(\idle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sw~2_combout ),
	.cout());
// synopsys translate_off
defparam \sw~2 .lut_mask = 16'hC0C0;
defparam \sw~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N1
dffeas \sw[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sw~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw[2]~reg0 .is_wysiwyg = "true";
defparam \sw[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cycloneive_lcell_comb \sw~3 (
// Equation(s):
// \sw~3_combout  = (\U_UART_recv|data [83] & \idle~q )

	.dataa(\U_UART_recv|data [83]),
	.datab(gnd),
	.datac(\idle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sw~3_combout ),
	.cout());
// synopsys translate_off
defparam \sw~3 .lut_mask = 16'hA0A0;
defparam \sw~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N15
dffeas \sw[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sw~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw[3]~reg0 .is_wysiwyg = "true";
defparam \sw[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cycloneive_lcell_comb \sw~4 (
// Equation(s):
// \sw~4_combout  = (\U_UART_recv|data [84] & \idle~q )

	.dataa(\U_UART_recv|data [84]),
	.datab(gnd),
	.datac(\idle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sw~4_combout ),
	.cout());
// synopsys translate_off
defparam \sw~4 .lut_mask = 16'hA0A0;
defparam \sw~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N21
dffeas \sw[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sw~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw[4]~reg0 .is_wysiwyg = "true";
defparam \sw[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
cycloneive_lcell_comb \sw~5 (
// Equation(s):
// \sw~5_combout  = (\U_UART_recv|data [85] & \idle~q )

	.dataa(\U_UART_recv|data [85]),
	.datab(gnd),
	.datac(\idle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sw~5_combout ),
	.cout());
// synopsys translate_off
defparam \sw~5 .lut_mask = 16'hA0A0;
defparam \sw~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N19
dffeas \sw[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sw~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw[5]~reg0 .is_wysiwyg = "true";
defparam \sw[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N4
cycloneive_lcell_comb \U_UART_recv|data[86]~feeder (
// Equation(s):
// \U_UART_recv|data[86]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [6]),
	.cin(gnd),
	.combout(\U_UART_recv|data[86]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[86]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[86]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N5
dffeas \U_UART_recv|data[86] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[80]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [86]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[86] .is_wysiwyg = "true";
defparam \U_UART_recv|data[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cycloneive_lcell_comb \sw~6 (
// Equation(s):
// \sw~6_combout  = (\idle~q  & \U_UART_recv|data [86])

	.dataa(gnd),
	.datab(gnd),
	.datac(\idle~q ),
	.datad(\U_UART_recv|data [86]),
	.cin(gnd),
	.combout(\sw~6_combout ),
	.cout());
// synopsys translate_off
defparam \sw~6 .lut_mask = 16'hF000;
defparam \sw~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N29
dffeas \sw[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sw~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw[6]~reg0 .is_wysiwyg = "true";
defparam \sw[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
cycloneive_lcell_comb \U_UART_recv|data[87]~feeder (
// Equation(s):
// \U_UART_recv|data[87]~feeder_combout  = \U_UART_recv|U_Uart_rx|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_UART_recv|U_Uart_rx|data [7]),
	.cin(gnd),
	.combout(\U_UART_recv|data[87]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[87]~feeder .lut_mask = 16'hFF00;
defparam \U_UART_recv|data[87]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N27
dffeas \U_UART_recv|data[87] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[87]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_UART_recv|data[80]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [87]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[87] .is_wysiwyg = "true";
defparam \U_UART_recv|data[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N2
cycloneive_lcell_comb \sw~7 (
// Equation(s):
// \sw~7_combout  = (\idle~q  & \U_UART_recv|data [87])

	.dataa(gnd),
	.datab(gnd),
	.datac(\idle~q ),
	.datad(\U_UART_recv|data [87]),
	.cin(gnd),
	.combout(\sw~7_combout ),
	.cout());
// synopsys translate_off
defparam \sw~7 .lut_mask = 16'hF000;
defparam \sw~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N3
dffeas \sw[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sw~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw[7]~reg0 .is_wysiwyg = "true";
defparam \sw[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y27_N4
cycloneive_lcell_comb \U_UART_recv|Decoder0~1 (
// Equation(s):
// \U_UART_recv|Decoder0~1_combout  = (!\U_UART_recv|cnt_num [3] & (\U_UART_recv|cnt_num [1] & (!\U_UART_recv|cnt_num [2] & !\U_UART_recv|cnt_num [0])))

	.dataa(\U_UART_recv|cnt_num [3]),
	.datab(\U_UART_recv|cnt_num [1]),
	.datac(\U_UART_recv|cnt_num [2]),
	.datad(\U_UART_recv|cnt_num [0]),
	.cin(gnd),
	.combout(\U_UART_recv|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|Decoder0~1 .lut_mask = 16'h0004;
defparam \U_UART_recv|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneive_lcell_comb \U_UART_recv|data[88]~2 (
// Equation(s):
// \U_UART_recv|data[88]~2_combout  = (\U_UART_recv|data[75]~0_combout  & (\U_UART_recv|U_Uart_rx|Equal2~0_combout  & (\U_UART_recv|Decoder0~1_combout  & \U_UART_recv|U_Uart_rx|Equal1~3_combout )))

	.dataa(\U_UART_recv|data[75]~0_combout ),
	.datab(\U_UART_recv|U_Uart_rx|Equal2~0_combout ),
	.datac(\U_UART_recv|Decoder0~1_combout ),
	.datad(\U_UART_recv|U_Uart_rx|Equal1~3_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[88]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[88]~2 .lut_mask = 16'h8000;
defparam \U_UART_recv|data[88]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cycloneive_lcell_comb \U_UART_recv|data[88]~3 (
// Equation(s):
// \U_UART_recv|data[88]~3_combout  = (\U_UART_recv|data[88]~2_combout  & (\U_UART_recv|U_Uart_rx|data [0])) # (!\U_UART_recv|data[88]~2_combout  & ((\U_UART_recv|data [88])))

	.dataa(gnd),
	.datab(\U_UART_recv|U_Uart_rx|data [0]),
	.datac(\U_UART_recv|data [88]),
	.datad(\U_UART_recv|data[88]~2_combout ),
	.cin(gnd),
	.combout(\U_UART_recv|data[88]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_UART_recv|data[88]~3 .lut_mask = 16'hCCF0;
defparam \U_UART_recv|data[88]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N3
dffeas \U_UART_recv|data[88] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\U_UART_recv|data[88]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_UART_recv|data [88]),
	.prn(vcc));
// synopsys translate_off
defparam \U_UART_recv|data[88] .is_wysiwyg = "true";
defparam \U_UART_recv|data[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneive_lcell_comb \sw~8 (
// Equation(s):
// \sw~8_combout  = (\idle~q  & !\U_UART_recv|data [88])

	.dataa(gnd),
	.datab(gnd),
	.datac(\idle~q ),
	.datad(\U_UART_recv|data [88]),
	.cin(gnd),
	.combout(\sw~8_combout ),
	.cout());
// synopsys translate_off
defparam \sw~8 .lut_mask = 16'h00F0;
defparam \sw~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N1
dffeas \sw[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sw~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sw[8]~reg0 .is_wysiwyg = "true";
defparam \sw[8]~reg0 .power_up = "low";
// synopsys translate_on

assign tx = \tx~output_o ;

assign da_csn[0] = \da_csn[0]~output_o ;

assign da_csn[1] = \da_csn[1]~output_o ;

assign da_sck = \da_sck~output_o ;

assign da_sdi = \da_sdi~output_o ;

assign da_ldn[0] = \da_ldn[0]~output_o ;

assign da_ldn[1] = \da_ldn[1]~output_o ;

assign ad_csn = \ad_csn~output_o ;

assign ad_sck = \ad_sck~output_o ;

assign ad_sdi = \ad_sdi~output_o ;

assign trig = \trig~output_o ;

assign sw[0] = \sw[0]~output_o ;

assign sw[1] = \sw[1]~output_o ;

assign sw[2] = \sw[2]~output_o ;

assign sw[3] = \sw[3]~output_o ;

assign sw[4] = \sw[4]~output_o ;

assign sw[5] = \sw[5]~output_o ;

assign sw[6] = \sw[6]~output_o ;

assign sw[7] = \sw[7]~output_o ;

assign sw[8] = \sw[8]~output_o ;

assign led[0] = \led[0]~output_o ;

assign led[1] = \led[1]~output_o ;

assign led[2] = \led[2]~output_o ;

assign led[3] = \led[3]~output_o ;

endmodule
