----------------------------------------------------------------------------
LegUp High-Level Synthesis Tool Version 7.5 (http://legupcomputing.com)
Copyright (c) 2015-2019 LegUp Computing Inc. All Rights Reserved.
For technical issues, please contact: support@legupcomputing.com
For general inquiries, please contact: info@legupcomputing.com
Date: Sun May  3 10:44:36 2020
----------------------------------------------------------------------------
Info: You are using the trial version of LegUp (trial days remaining: 11).
      The trial version can only be used for non-commercial evaluation purposes.
      Run LegUp LicenseActivation to activate the full version of LegUp with a valid product key.
Info: LegUp is starting.
Info: Inlining the function 'convBin' into its caller function 'rng' at its call site on line 152 of sg.c
Info: Inlining the function 'convBin' into its caller function 'rng' at its call site on line 152 of sg.c
Info: Inlining the function 'sum' into its caller function 'main' at its call site on line 268 of sg.c
Info: Inlining the function 'sum' into its caller function 'main' at its call site on line 375 of sg.c
Info: Inlining the function 'sum' into its caller function 'main' at its call site on line 270 of sg.c
Info: Inlining the function 'sum' into its caller function 'main' at its call site on line 326 of sg.c
Info: Inlining the function 'sum' into its caller function 'main' at its call site on line 302 of sg.c
Info: Inlining the function 'sum' into its caller function 'main' at its call site on line 324 of sg.c
Info: Inlining the function 'sum' into its caller function 'main' at its call site on line 320 of sg.c
Info: Inlining the function 'sum' into its caller function 'main' at its call site on line 306 of sg.c
Info: Inlining the function 'sum' into its caller function 'main' at its call site on line 318 of sg.c
Info: Inlining the function 'sum' into its caller function 'main' at its call site on line 308 of sg.c
Info: Inlining the function 'sum' into its caller function 'main' at its call site on line 314 of sg.c
Info: Inlining the function 'sum' into its caller function 'main' at its call site on line 312 of sg.c
Info: Inlining the function 'scalbn' into its caller function '__ieee754_pow' at its call site on line 0 of ?
Info: Inlining the function '__ieee754_sqrt' into its caller function '__ieee754_pow' at its call site on line 0 of ?
Info: Inlining the function '__ieee754_pow' into its caller function 'pow' at its call site on line 0 of ?
Info: Partitioning memory: LFSR_varLFSR into 2 partitions.
Info: Partitioning memory: CASR_varCASR into 5 partitions.
Info: Running Allocation.
Info: Target FPGA: INTEL Arria10.
Info: Clock period constraint: 5.00 ns (200.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: rng.
Info: Running Scheduling for function: main.
Info: Running Scheduling for function: pow.
Info: Done Scheduling.
Info: Generating RTL for function: rng.
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: rng.
Info: Generating module datapath.
Info: Generating RTL for function: main.
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: main.
Info: Generating module datapath.
Info: Generating RTL for function: pow.
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: pow.
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Printing VHDL wrapper to file: sg.vhd
Info: Printing legup type VHDL packages to file: legup_types_pkg.vhd
Info: Outputting VHDL wrapper for top-level module: top.
Info: Printing RTL to file.
Info: Outputting top-level module: top.
Info: Outputting module: altfp_sitofp_32_64_6.
Info: Outputting module: altfp_multiplier64_11.
Info: Outputting module: altfp_sitofp_64_64_6.
Info: Outputting module: altfp_adder64_14.
Info: Outputting module: altfp_fptosi_64_64_6.
Info: Outputting module: ram_single_port_intel.
Info: Outputting module: rng.
Info: Outputting module: lpm_divide.
Info: Outputting module: memory_controller_1.
Info: Outputting module: memory_controller_0.
Info: Outputting module: main.
Info: Outputting module: altfp_subtractor64_14.
Info: Outputting module: altfp_divider64_61.
Info: Outputting module: altfp_compare64_1.
Info: Outputting module: pow.
Info: Verilog output file: sg.v.
Info: LegUp summary report: ./reports/summary.legup.rpt.
