processed 2 tasks

task 0 'publish'. lines 1-10:



==> Compiler v2 delivered same results!

>>> V1 Compiler {
== BEGIN Bytecode ==
// Move bytecode v6
module 42.Test {


public test() {
L0:	loc0: u64
L1:	loc1: u64
L2:	loc2: u64
L3:	loc3: u64
B0:
	0: LdU64(10)
	1: LdU64(100)
	2: StLoc[0](loc0: u64)
	3: StLoc[1](loc1: u64)
	4: CopyLoc[1](loc1: u64)
	5: CopyLoc[0](loc0: u64)
	6: Pop
	7: StLoc[2](loc2: u64)
	8: MoveLoc[1](loc1: u64)
	9: MoveLoc[0](loc0: u64)
	10: StLoc[3](loc3: u64)
	11: Pop
	12: MoveLoc[2](loc2: u64)
	13: MoveLoc[3](loc3: u64)
	14: Add
	15: LdU64(110)
	16: Eq
	17: BrFalse(19)
B1:
	18: Branch(21)
B2:
	19: LdU64(0)
	20: Abort
B3:
	21: Ret
}
}
== END Bytecode ==
}

>>> V2 Compiler {
== BEGIN Bytecode ==
// Move bytecode v7
module 42.Test {


public test() {
L0:	loc0: u64
L1:	loc1: u64
L2:	loc2: u64
L3:	loc3: u64
L4:	loc4: u64
L5:	loc5: u64
B0:
	0: LdU64(10)
	1: StLoc[0](loc0: u64)
	2: LdU64(100)
	3: StLoc[1](loc1: u64)
	4: CopyLoc[0](loc0: u64)
	5: StLoc[2](loc2: u64)
	6: CopyLoc[2](loc2: u64)
	7: StLoc[3](loc3: u64)
	8: CopyLoc[1](loc1: u64)
	9: StLoc[4](loc4: u64)
	10: CopyLoc[4](loc4: u64)
	11: StLoc[5](loc5: u64)
	12: MoveLoc[3](loc3: u64)
	13: MoveLoc[5](loc5: u64)
	14: Add
	15: LdU64(110)
	16: Eq
	17: BrFalse(19)
B1:
	18: Branch(21)
B2:
	19: LdU64(0)
	20: Abort
B3:
	21: Ret
}
}
== END Bytecode ==
}
