<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_93B885E4-3E55-468F-A23C-D56E449BB524"><title>Imaging Clock 1-Load (Add-In Card) Topology</title><body><section id="SECTION_994605BC-ACB3-4856-982E-6F7059733BD9"><fig id="FIG_imaging_clock_1-load_add-in_card_topology_diagram_1"><title>Imaging Clock 1-Load (Add-In Card) Topology Diagram</title><image href="FIG_imaging clock 1-load (add-in card) topology diagram_1.jpg" scalefit="yes" id="IMG_imaging_clock_1-load_add-in_card_topology_diagram_1_jpg" /></fig><table id="TABLE_994605BC-ACB3-4856-982E-6F7059733BD9_1"><title>Imaging Clock 1-Load (Add-In Card) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Device duty cycle spec</p></entry><entry><p>Input clock duty cycle spec of ± 10% or above (example: ± 15%).</p><p>Refer to vendor's datasheet for the device electrical spec. If the information is not published in the device datasheet, do contact the device vendor for more details.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>[1] Continuous GND is recommended.</p><p>[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p>[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>R1</p></entry><entry><p>10 Ω ± 5%.</p><p>Recommended to be placed 25.4mm from the CPU.</p></entry></row><row><entry><p>Max Length Segment</p></entry><entry><p>Max segment length for M1, M2 and M_cable are interchangeable as long as total max length M1 + M2 + M_cable is &lt; 393.7 mm.</p></entry></row><row><entry><p>Trace spacing between CLK and other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>IMGCLKOUT[0:2].</p></entry></row><row><entry><p>CPU buffer driver strength</p></entry><entry><p>33 Ω. </p></entry></row></tbody></tgroup></table><table id="TABLE_994605BC-ACB3-4856-982E-6F7059733BD9_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Tx</p></entry><entry><p>3</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_8CBA9C82-7B52-4D3D-9C26-1510A86AF29A"><title>Segment Lengths</title><table id="TABLE_8CBA9C82-7B52-4D3D-9C26-1510A86AF29A_1"><title>Imaging Clock 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>12.7</p></entry><entry><p /></entry></row><row><entry><p>M1</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>241.3</p></entry><entry><p /></entry></row><row><entry><p>M2</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>25.4</p></entry><entry><p /></entry></row><row><entry><p>M_Cable</p></entry><entry><p>Cable</p></entry><entry><p>127</p></entry><entry><p /></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 406.4</p></section></body></topic>