INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p26_task_4x1_mux/p26_task_4x1_mux.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
