Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May 30 09:57:02 2025
| Host         : SNPOR161 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mic_to_led_pc_control_sets_placed.rpt
| Design       : mic_to_led_pc
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              61 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                    Enable Signal                   |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | data_uart/uart_inst/tx_i_1_n_0                     | data_uart/uart_inst/sending0                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | data_uart/uart_inst/bit_index[3]_i_1_n_0           | data_uart/uart_inst/sending0                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                    |                                              |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | data_uart/uart_inst/E[0]                           |                                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | data_uart/bram_inst/count[4]_i_1_n_0               |                                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | data_uart/bram_inst/r_pointer0                     | data_uart/bram_inst/r_pointer[4]_i_1_n_0     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | data_uart/bram_inst/r_pointer0                     | data_uart/bram_inst/r_pointer_rep[4]_i_1_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | data_uart/uart_inst/sending                        | data_uart/uart_inst/shift_reg                |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | data_uart/uart_inst/sending_reg_2[0]               |                                              |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | data_uart/fifo_data_latched_0                      |                                              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | data_uart/bram_inst/E[0]                           |                                              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | data_uart/uart_inst/shift_reg                      |                                              |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | data_uart/uart_inst/FSM_sequential_state_reg[4][0] |                                              |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | data_uart/sample_delay                             | data_uart/sample_delay[0]_i_1_n_0            |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | data_uart/bram_inst/w_pointer0                     |                                              |                3 |             17 |         5.67 |
+----------------+----------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


