{
  "defaultArgs": "-b32",
  "sameArgs": "--debug -s -d -I /home/z/AA/Versat/iob-soc-versat/submodules/VERSAT/hardware/src -u /home/z/AA/Versat/iob-soc-versat/hardware/src/units",
  "tests": [
    {
      "name": "API_Config",
      "finalStage": "PC_EMUL"
    },
    {
      "name": "API_Composite",
      "finalStage": "PC_EMUL"
    },
    {
      "name": "MERGE_API_Config",
      "finalStage": "PC_EMUL"
    },
    {
      "name": "EXAMPLE_M_Stage",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "EXAMPLE_Empty",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "EXAMPLE_UnconnectedUnit",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "EXAMPLE_UnconnectedUnit2",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "EXAMPLE_F_Stage",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "EXAMPLE_AddRoundKey",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "EXAMPLE_Simple",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "EXAMPLE_DEBUG",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "EXAMPLE_PROFILE",
      "finalStage": "SIM_RUN",
      "subTests": [{"args" : "--profile"}]
    },
    {
      "name": "EXAMPLE_Conv",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "EXAMPLE_SHA",
      "finalStage": "SIM_RUN",
      "subTests": [
        {},
        {"args": "-b64"},
        {"args": "-b128"},
        {"args": "-b256"}
      ]
    },
    {
      "name": "EXAMPLE_Variety1",
      "finalStage": "SIM_RUN"    
    },
    {
      "name": "MEM_SimpleTransfer",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "DATABUS_SimpleTransfer",
      "finalStage": "SIM_RUN",
      "subTests": [
        {},
        {"args": "-b64"},
        {"args": "-b128"},
        {"args": "-b256"}
      ]
    },
    {
      "name": "DATABUS_MultipleTransfers",
      "finalStage": "DISABLED_FAILING",
      "comment": "Test failing for higher AXI values. The strobe is being misscalculated and we are overwriting over data.",
      "subTests": [
        {},
        {"args": "-b64"},
        {"args": "-b128"},
        {"args": "-b256"}
      ]
    },
    {
      "name": "CONFIG_SimpleShare",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "CONFIG_PartialShare",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "CONFIG_PartialShare3Units",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "CONFIG_PartialShareContained",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "CONFIG_SharePartialContained",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "CONFIG_SimpleStatic",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "CONFIG_OnlyStatic",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "CONFIG_ShareStatic",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "CONFIG_SharePartialAndStaticSameModule",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "CONFIG_SharePartialAndStaticSameModuleContained",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "CONFIG_StaticContainsPartialShare",
      "finalStage": "DISABLED",
      "comment" : "Not working, static header generation is not currently capable of generation partial share structs"
    },
    {
      "name": "DELAYS_AddedDelays",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "DELAYS_Variable",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "MERGE_Simple",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "MERGE_UnconnectedUnits",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "MERGE_Names",
      "finalStage": "SIM_RUN",
      "comment": "[NO SOFT TEST] This test should push merge names as much as possible. Write a proper test eventually"
    },
    {
      "name": "MERGE_Inputs",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "MERGE_SameTypeChildren",
      "finalStage": "SIM_RUN",
      "comment": "[NO SOFT TEST] Only see if Versat produces valid Verilog. Eventually make proper test"
    },
    {
      "name": "MERGE_ModuleWithMultipleMerged",
      "finalStage": "DISABLED",
      "comment": "Nothing in software. See if Versat produces valid Verilog. Eventually make proper test"
    },
    {
      "name": "MERGE_MergeWithStructMerge",
      "finalStage": "DISABLED",
      "comment": "Nothing in software. See if Versat produces valid Verilog. Eventually make proper test"
    },
    {
      "name": "MERGE_GraphLoop",
      "finalStage": "DISABLED_FAILING",
      "comment": "Nothing in software. See if Versat produces valid Verilog. Eventually make proper test"
    },
    {
      "name": "MERGE_CONFIG_Share",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "MERGE_CONFIG_ADDRESSGEN_MaxComplexity",
      "finalStage": "DISABLED_FAILING",
      "comment": "[NO SOFT TEST] Test not finished. Need to put something here that exercises the merged accelerator"
    },
    {
      "name": "UNIT_LookupTable",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "ADDRESSGEN_Simple",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "ADDRESSGEN_Moderate",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "ADDRESSGEN_Mem",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "ADDRESSGEN_Stride",
      "finalStage": "DISABLED_FAILING",
      "comment" : "One subtest disabled because SingleLoop not capable of handling stride for multiple loop address gen, at least currently", 
      "subTests": [
        {},
        {"args": "-b64"},
        {"args": "-b128"},
        {"args": "-b256"}
      ]
    },
    {
      "name": "ADDRESSGEN_SimulateLoop",
      "finalStage": "DISABLED",
      "comment": "Need to find a way of checking if the simulation code is working properly",
      "subTests": [
        {},
        {"args": "-b64"},
        {"args": "-b128"},
        {"args": "-b256"}
      ]
    },
    {
      "name": "ADDRESSGEN_Advanced",
      "finalStage": "SIM_RUN",
      "subTests": [
        {},
        {"args": "-b64"},
        {"args": "-b128"},
        {"args": "-b256"}
      ]
    },
    {
      "name": "ADDRESSGEN_Constants",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "ADDRESSGEN_EmptyLoops",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "ADDRESSGEN_TooManyLoops",
      "finalStage": "SHOULD_FAIL",
      "expectedError": "[ERROR] Address gen contains more loops;"
    },
    {
      "name": "ADDRESSGEN_ComplexLoopExpression",
      "finalStage": "SIM_RUN",
      "subTests": [
        {},
        {"args": "-b64"},
        {"args": "-b128"},
        {"args": "-b256"}
      ]
    },
    {
      "name": "ADDRESSGEN_BadSyntax",
      "finalStage": "SHOULD_FAIL",
      "expectedError": "[Error];"
    },
    {
      "name": "ADDRESSGEN_MERGE_MergeWithAddress",
      "finalStage": "SIM_RUN",
      "comment": "[NO SOFT TEST] Test not finished. Need to put something here that exercises the merged accelerator"
    },    {
      "name": "MERGE_TwoLevels",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "MERGE_Delays",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "EXAMPLE_Variety2",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "GRAPH_SimpleLoop",
      "finalStage": "SIM_RUN"
    },
    {
      "name": "CryptoAlgos",
      "finalStage": "DISABLED"
    },
    {
      "name": "DMATest",
      "finalStage": "DISABLED",
      "comment": "Current test should work in sim-run but will not work in pc-emul. Needs a proper look at"
    },
    {
      "name": "FullAES",
      "finalStage": "DISABLED"
    },
    {
      "name": "GoodCryptoAlgos",
      "finalStage": "DISABLED"
    }
  ]
}