;redcode
;assert 1
	SLT @40, <2
	CMP 21, <50
	SUB 21, 50
	SPL 0, <126
	SUB @121, 106
	SPL 62, <402
	SPL 62, <402
	MOV 459, <-20
	ADD 295, @60
	MOV 459, <-20
	DJN -1, @-20
	SLT -107, <-24
	MOV 459, <-20
	SPL <121, 106
	SLT @0, @2
	SUB #1, <0
	SUB #81, <5
	MOV @-427, 100
	SUB 75, @240
	SUB 75, @240
	JMP 459, @-20
	SPL 0, <126
	JMN <121, 106
	MOV -1, <-29
	MOV -1, <-20
	SPL 0, <126
	SPL 0, <402
	SUB 21, 50
	MOV -1, <-20
	MOV @-30, 9
	SUB @-127, 100
	SPL 62, <402
	JMP -1, @-29
	ADD 10, 22
	ADD 10, 22
	MOV @-30, 9
	ADD 10, 22
	JMP <121, 106
	JMP <121, 106
	MOV @-30, 9
	SUB @-127, 100
	ADD 10, 22
	SUB 21, 50
	ADD 10, 22
	SUB 75, @240
	ADD @0, @2
	SUB @-127, 100
	SPL 0, <126
	SPL 0, <126
	SPL 62, <402
	SPL 62, <412
	SPL 62, <412
	CMP @-127, 100
