#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Fri Sep  6 19:06:05 2019
# Process ID: 4220
# Current directory: C:/fft-parallel4/verilog/topfft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8612 C:\fft-parallel4\verilog\topfft\topfft.xpr
# Log file: C:/fft-parallel4/verilog/topfft/vivado.log
# Journal file: C:/fft-parallel4/verilog/topfft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft-parallel4/verilog/topfft/topfft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: topfft
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1138.715 ; gain = 162.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter NBITScoeff bound to: 4 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:32]
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter NBITS bound to: 4 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
	Parameter NBITS bound to: 4 - type: integer 
	Parameter N bound to: 8 - type: integer 
ERROR: [Synth 8-524] part-select [79:70] out of range of prefix 'coeff_data' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:7]
ERROR: [Synth 8-6156] failed synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
ERROR: [Synth 8-6156] failed synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1178.359 ; gain = 201.922
---------------------------------------------------------------------------------
RTL Elaboration failed
10 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep  6 19:07:47 2019...
