
Watchdog2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004880  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08004a10  08004a10  00014a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a7c  08004a7c  000200e0  2**0
                  CONTENTS
  4 .ARM          00000000  08004a7c  08004a7c  000200e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004a7c  08004a7c  000200e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a7c  08004a7c  00014a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a80  08004a80  00014a80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e0  20000000  08004a84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200e0  2**0
                  CONTENTS
 10 .bss          000001d4  200000e0  200000e0  000200e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002b4  200002b4  000200e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY
 14 .debug_info   000090f6  00000000  00000000  00020153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001d83  00000000  00000000  00029249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000780  00000000  00000000  0002afd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000058d  00000000  00000000  0002b750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001dd49  00000000  00000000  0002bcdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000b283  00000000  00000000  00049a26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000b17fe  00000000  00000000  00054ca9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002130  00000000  00000000  001064a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  001085d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e0 	.word	0x200000e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080049f8 	.word	0x080049f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000e4 	.word	0x200000e4
 80001cc:	080049f8 	.word	0x080049f8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <main>:
}



int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000274:	f000 fcee 	bl	8000c54 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000278:	f000 f856 	bl	8000328 <SystemClock_Config>
  enable_clocks();
 800027c:	f000 fc16 	bl	8000aac <enable_clocks>
  /* Initialize all configured peripherals */
  MX_SETUP();
 8000280:	f000 fa0d 	bl	800069e <MX_SETUP>

  enable_interrupts();
 8000284:	f000 fc28 	bl	8000ad8 <enable_interrupts>

  START_ADC();
 8000288:	f000 f840 	bl	800030c <START_ADC>

  //Debugging
  SerialInitialise(BAUD_115200, &USART1_PORT, 0x00);
 800028c:	2200      	movs	r2, #0
 800028e:	4918      	ldr	r1, [pc, #96]	; (80002f0 <main+0x80>)
 8000290:	2004      	movs	r0, #4
 8000292:	f000 fa0d 	bl	80006b0 <SerialInitialise>

  game_state = 1;
 8000296:	4b17      	ldr	r3, [pc, #92]	; (80002f4 <main+0x84>)
 8000298:	2201      	movs	r2, #1
 800029a:	801a      	strh	r2, [r3, #0]
  while (game_state == 0){
 800029c:	bf00      	nop
 800029e:	4b15      	ldr	r3, [pc, #84]	; (80002f4 <main+0x84>)
 80002a0:	881b      	ldrh	r3, [r3, #0]
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d0fb      	beq.n	800029e <main+0x2e>
	  //}
  }

  //game_timer(&game_over, 3000);

  while (game_state == 1){
 80002a6:	e01c      	b.n	80002e2 <main+0x72>




	  //Point Scoring Logic
	  if (ubAnalogWatchdogStatus == SET){
 80002a8:	4b13      	ldr	r3, [pc, #76]	; (80002f8 <main+0x88>)
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	2b01      	cmp	r3, #1
 80002b0:	d107      	bne.n	80002c2 <main+0x52>
		  //if (prevWDS == RESET){
			  score += point_val_1;
 80002b2:	4b12      	ldr	r3, [pc, #72]	; (80002fc <main+0x8c>)
 80002b4:	881a      	ldrh	r2, [r3, #0]
 80002b6:	4b12      	ldr	r3, [pc, #72]	; (8000300 <main+0x90>)
 80002b8:	881b      	ldrh	r3, [r3, #0]
 80002ba:	4413      	add	r3, r2
 80002bc:	b29a      	uxth	r2, r3
 80002be:	4b0f      	ldr	r3, [pc, #60]	; (80002fc <main+0x8c>)
 80002c0:	801a      	strh	r2, [r3, #0]
			  prevWDS = RESET;
		  }
	  }*/

	  //Clear flag
	  ubAnalogWatchdogStatus = RESET;
 80002c2:	4b0d      	ldr	r3, [pc, #52]	; (80002f8 <main+0x88>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	701a      	strb	r2, [r3, #0]




	  game_time = get_game_time();
 80002c8:	f000 fc90 	bl	8000bec <get_game_time>
 80002cc:	4603      	mov	r3, r0
 80002ce:	b29a      	uxth	r2, r3
 80002d0:	4b0c      	ldr	r3, [pc, #48]	; (8000304 <main+0x94>)
 80002d2:	801a      	strh	r2, [r3, #0]

	if (end_game == 1){
 80002d4:	4b0c      	ldr	r3, [pc, #48]	; (8000308 <main+0x98>)
 80002d6:	781b      	ldrb	r3, [r3, #0]
 80002d8:	2b01      	cmp	r3, #1
 80002da:	d102      	bne.n	80002e2 <main+0x72>
		game_state = 0;
 80002dc:	4b05      	ldr	r3, [pc, #20]	; (80002f4 <main+0x84>)
 80002de:	2200      	movs	r2, #0
 80002e0:	801a      	strh	r2, [r3, #0]
  while (game_state == 1){
 80002e2:	4b04      	ldr	r3, [pc, #16]	; (80002f4 <main+0x84>)
 80002e4:	881b      	ldrh	r3, [r3, #0]
 80002e6:	2b01      	cmp	r3, #1
 80002e8:	d0de      	beq.n	80002a8 <main+0x38>
 80002ea:	2300      	movs	r3, #0
	}
  }
}
 80002ec:	4618      	mov	r0, r3
 80002ee:	bd80      	pop	{r7, pc}
 80002f0:	20000044 	.word	0x20000044
 80002f4:	20000102 	.word	0x20000102
 80002f8:	20000104 	.word	0x20000104
 80002fc:	200000fe 	.word	0x200000fe
 8000300:	20000000 	.word	0x20000000
 8000304:	20000100 	.word	0x20000100
 8000308:	200000fc 	.word	0x200000fc

0800030c <START_ADC>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_ADC2_Init(void);


void START_ADC(void){
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
	if (HAL_ADC_Start_IT(&hadc2) != HAL_OK){
 8000310:	4804      	ldr	r0, [pc, #16]	; (8000324 <START_ADC+0x18>)
 8000312:	f000 fef9 	bl	8001108 <HAL_ADC_Start_IT>
 8000316:	4603      	mov	r3, r0
 8000318:	2b00      	cmp	r3, #0
 800031a:	d001      	beq.n	8000320 <START_ADC+0x14>
		Error_Handler();
 800031c:	f000 f9ba 	bl	8000694 <Error_Handler>
	}
}
 8000320:	bf00      	nop
 8000322:	bd80      	pop	{r7, pc}
 8000324:	20000108 	.word	0x20000108

08000328 <SystemClock_Config>:



void SystemClock_Config(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b09e      	sub	sp, #120	; 0x78
 800032c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800032e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000332:	2228      	movs	r2, #40	; 0x28
 8000334:	2100      	movs	r1, #0
 8000336:	4618      	mov	r0, r3
 8000338:	f003 feda 	bl	80040f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800033c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000340:	2200      	movs	r2, #0
 8000342:	601a      	str	r2, [r3, #0]
 8000344:	605a      	str	r2, [r3, #4]
 8000346:	609a      	str	r2, [r3, #8]
 8000348:	60da      	str	r2, [r3, #12]
 800034a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800034c:	463b      	mov	r3, r7
 800034e:	223c      	movs	r2, #60	; 0x3c
 8000350:	2100      	movs	r1, #0
 8000352:	4618      	mov	r0, r3
 8000354:	f003 fecc 	bl	80040f0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000358:	2302      	movs	r3, #2
 800035a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800035c:	2301      	movs	r3, #1
 800035e:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000360:	2310      	movs	r3, #16
 8000362:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000364:	2302      	movs	r3, #2
 8000366:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000368:	2300      	movs	r3, #0
 800036a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800036c:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 8000370:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000372:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000376:	4618      	mov	r0, r3
 8000378:	f002 fac6 	bl	8002908 <HAL_RCC_OscConfig>
 800037c:	4603      	mov	r3, r0
 800037e:	2b00      	cmp	r3, #0
 8000380:	d001      	beq.n	8000386 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000382:	f000 f987 	bl	8000694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000386:	230f      	movs	r3, #15
 8000388:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800038a:	2302      	movs	r3, #2
 800038c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800038e:	2300      	movs	r3, #0
 8000390:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000392:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000396:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000398:	2300      	movs	r3, #0
 800039a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800039c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80003a0:	2101      	movs	r1, #1
 80003a2:	4618      	mov	r0, r3
 80003a4:	f003 faee 	bl	8003984 <HAL_RCC_ClockConfig>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d001      	beq.n	80003b2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80003ae:	f000 f971 	bl	8000694 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80003b2:	2380      	movs	r3, #128	; 0x80
 80003b4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80003b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80003ba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003bc:	463b      	mov	r3, r7
 80003be:	4618      	mov	r0, r3
 80003c0:	f003 fcc6 	bl	8003d50 <HAL_RCCEx_PeriphCLKConfig>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80003ca:	f000 f963 	bl	8000694 <Error_Handler>
  }
}
 80003ce:	bf00      	nop
 80003d0:	3778      	adds	r7, #120	; 0x78
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}
	...

080003d8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b08c      	sub	sp, #48	; 0x30
 80003dc:	af00      	add	r7, sp, #0

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 80003de:	f107 0318 	add.w	r3, r7, #24
 80003e2:	2200      	movs	r2, #0
 80003e4:	601a      	str	r2, [r3, #0]
 80003e6:	605a      	str	r2, [r3, #4]
 80003e8:	609a      	str	r2, [r3, #8]
 80003ea:	60da      	str	r2, [r3, #12]
 80003ec:	611a      	str	r2, [r3, #16]
 80003ee:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80003f0:	463b      	mov	r3, r7
 80003f2:	2200      	movs	r2, #0
 80003f4:	601a      	str	r2, [r3, #0]
 80003f6:	605a      	str	r2, [r3, #4]
 80003f8:	609a      	str	r2, [r3, #8]
 80003fa:	60da      	str	r2, [r3, #12]
 80003fc:	611a      	str	r2, [r3, #16]
 80003fe:	615a      	str	r2, [r3, #20]

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000400:	4b33      	ldr	r3, [pc, #204]	; (80004d0 <MX_ADC2_Init+0xf8>)
 8000402:	4a34      	ldr	r2, [pc, #208]	; (80004d4 <MX_ADC2_Init+0xfc>)
 8000404:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000406:	4b32      	ldr	r3, [pc, #200]	; (80004d0 <MX_ADC2_Init+0xf8>)
 8000408:	2200      	movs	r2, #0
 800040a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_8B;
 800040c:	4b30      	ldr	r3, [pc, #192]	; (80004d0 <MX_ADC2_Init+0xf8>)
 800040e:	2210      	movs	r2, #16
 8000410:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000412:	4b2f      	ldr	r3, [pc, #188]	; (80004d0 <MX_ADC2_Init+0xf8>)
 8000414:	2200      	movs	r2, #0
 8000416:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000418:	4b2d      	ldr	r3, [pc, #180]	; (80004d0 <MX_ADC2_Init+0xf8>)
 800041a:	2201      	movs	r2, #1
 800041c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800041e:	4b2c      	ldr	r3, [pc, #176]	; (80004d0 <MX_ADC2_Init+0xf8>)
 8000420:	2200      	movs	r2, #0
 8000422:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000426:	4b2a      	ldr	r3, [pc, #168]	; (80004d0 <MX_ADC2_Init+0xf8>)
 8000428:	2200      	movs	r2, #0
 800042a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800042c:	4b28      	ldr	r3, [pc, #160]	; (80004d0 <MX_ADC2_Init+0xf8>)
 800042e:	2201      	movs	r2, #1
 8000430:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000432:	4b27      	ldr	r3, [pc, #156]	; (80004d0 <MX_ADC2_Init+0xf8>)
 8000434:	2200      	movs	r2, #0
 8000436:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000438:	4b25      	ldr	r3, [pc, #148]	; (80004d0 <MX_ADC2_Init+0xf8>)
 800043a:	2201      	movs	r2, #1
 800043c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800043e:	4b24      	ldr	r3, [pc, #144]	; (80004d0 <MX_ADC2_Init+0xf8>)
 8000440:	2200      	movs	r2, #0
 8000442:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000446:	4b22      	ldr	r3, [pc, #136]	; (80004d0 <MX_ADC2_Init+0xf8>)
 8000448:	2204      	movs	r2, #4
 800044a:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800044c:	4b20      	ldr	r3, [pc, #128]	; (80004d0 <MX_ADC2_Init+0xf8>)
 800044e:	2200      	movs	r2, #0
 8000450:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000452:	4b1f      	ldr	r3, [pc, #124]	; (80004d0 <MX_ADC2_Init+0xf8>)
 8000454:	2200      	movs	r2, #0
 8000456:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000458:	481d      	ldr	r0, [pc, #116]	; (80004d0 <MX_ADC2_Init+0xf8>)
 800045a:	f000 fc75 	bl	8000d48 <HAL_ADC_Init>
 800045e:	4603      	mov	r3, r0
 8000460:	2b00      	cmp	r3, #0
 8000462:	d001      	beq.n	8000468 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8000464:	f000 f916 	bl	8000694 <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8000468:	2301      	movs	r3, #1
 800046a:	61bb      	str	r3, [r7, #24]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 800046c:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
 8000470:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.HighThreshold = 2600;
 8000472:	f640 2328 	movw	r3, #2600	; 0xa28
 8000476:	62bb      	str	r3, [r7, #40]	; 0x28
  AnalogWDGConfig.LowThreshold = 0;
 8000478:	2300      	movs	r3, #0
 800047a:	62fb      	str	r3, [r7, #44]	; 0x2c
  AnalogWDGConfig.Channel = ADC_CHANNEL_1;
 800047c:	2301      	movs	r3, #1
 800047e:	623b      	str	r3, [r7, #32]
  AnalogWDGConfig.ITMode = ENABLE;
 8000480:	2301      	movs	r3, #1
 8000482:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8000486:	f107 0318 	add.w	r3, r7, #24
 800048a:	4619      	mov	r1, r3
 800048c:	4810      	ldr	r0, [pc, #64]	; (80004d0 <MX_ADC2_Init+0xf8>)
 800048e:	f001 fd81 	bl	8001f94 <HAL_ADC_AnalogWDGConfig>
 8000492:	4603      	mov	r3, r0
 8000494:	2b00      	cmp	r3, #0
 8000496:	d001      	beq.n	800049c <MX_ADC2_Init+0xc4>
  {
    Error_Handler();
 8000498:	f000 f8fc 	bl	8000694 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800049c:	2301      	movs	r3, #1
 800049e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004a0:	2301      	movs	r3, #1
 80004a2:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80004a4:	2300      	movs	r3, #0
 80004a6:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80004a8:	2301      	movs	r3, #1
 80004aa:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80004ac:	2300      	movs	r3, #0
 80004ae:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80004b0:	2300      	movs	r3, #0
 80004b2:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80004b4:	463b      	mov	r3, r7
 80004b6:	4619      	mov	r1, r3
 80004b8:	4805      	ldr	r0, [pc, #20]	; (80004d0 <MX_ADC2_Init+0xf8>)
 80004ba:	f001 fa81 	bl	80019c0 <HAL_ADC_ConfigChannel>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d001      	beq.n	80004c8 <MX_ADC2_Init+0xf0>
  {
    Error_Handler();
 80004c4:	f000 f8e6 	bl	8000694 <Error_Handler>
  }
}
 80004c8:	bf00      	nop
 80004ca:	3730      	adds	r7, #48	; 0x30
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	20000108 	.word	0x20000108
 80004d4:	50000100 	.word	0x50000100

080004d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b08a      	sub	sp, #40	; 0x28
 80004dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004de:	f107 0314 	add.w	r3, r7, #20
 80004e2:	2200      	movs	r2, #0
 80004e4:	601a      	str	r2, [r3, #0]
 80004e6:	605a      	str	r2, [r3, #4]
 80004e8:	609a      	str	r2, [r3, #8]
 80004ea:	60da      	str	r2, [r3, #12]
 80004ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80004ee:	4b51      	ldr	r3, [pc, #324]	; (8000634 <MX_GPIO_Init+0x15c>)
 80004f0:	695b      	ldr	r3, [r3, #20]
 80004f2:	4a50      	ldr	r2, [pc, #320]	; (8000634 <MX_GPIO_Init+0x15c>)
 80004f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80004f8:	6153      	str	r3, [r2, #20]
 80004fa:	4b4e      	ldr	r3, [pc, #312]	; (8000634 <MX_GPIO_Init+0x15c>)
 80004fc:	695b      	ldr	r3, [r3, #20]
 80004fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000502:	613b      	str	r3, [r7, #16]
 8000504:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000506:	4b4b      	ldr	r3, [pc, #300]	; (8000634 <MX_GPIO_Init+0x15c>)
 8000508:	695b      	ldr	r3, [r3, #20]
 800050a:	4a4a      	ldr	r2, [pc, #296]	; (8000634 <MX_GPIO_Init+0x15c>)
 800050c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000510:	6153      	str	r3, [r2, #20]
 8000512:	4b48      	ldr	r3, [pc, #288]	; (8000634 <MX_GPIO_Init+0x15c>)
 8000514:	695b      	ldr	r3, [r3, #20]
 8000516:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800051a:	60fb      	str	r3, [r7, #12]
 800051c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800051e:	4b45      	ldr	r3, [pc, #276]	; (8000634 <MX_GPIO_Init+0x15c>)
 8000520:	695b      	ldr	r3, [r3, #20]
 8000522:	4a44      	ldr	r2, [pc, #272]	; (8000634 <MX_GPIO_Init+0x15c>)
 8000524:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000528:	6153      	str	r3, [r2, #20]
 800052a:	4b42      	ldr	r3, [pc, #264]	; (8000634 <MX_GPIO_Init+0x15c>)
 800052c:	695b      	ldr	r3, [r3, #20]
 800052e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000532:	60bb      	str	r3, [r7, #8]
 8000534:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000536:	4b3f      	ldr	r3, [pc, #252]	; (8000634 <MX_GPIO_Init+0x15c>)
 8000538:	695b      	ldr	r3, [r3, #20]
 800053a:	4a3e      	ldr	r2, [pc, #248]	; (8000634 <MX_GPIO_Init+0x15c>)
 800053c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000540:	6153      	str	r3, [r2, #20]
 8000542:	4b3c      	ldr	r3, [pc, #240]	; (8000634 <MX_GPIO_Init+0x15c>)
 8000544:	695b      	ldr	r3, [r3, #20]
 8000546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800054a:	607b      	str	r3, [r7, #4]
 800054c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800054e:	4b39      	ldr	r3, [pc, #228]	; (8000634 <MX_GPIO_Init+0x15c>)
 8000550:	695b      	ldr	r3, [r3, #20]
 8000552:	4a38      	ldr	r2, [pc, #224]	; (8000634 <MX_GPIO_Init+0x15c>)
 8000554:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000558:	6153      	str	r3, [r2, #20]
 800055a:	4b36      	ldr	r3, [pc, #216]	; (8000634 <MX_GPIO_Init+0x15c>)
 800055c:	695b      	ldr	r3, [r3, #20]
 800055e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000562:	603b      	str	r3, [r7, #0]
 8000564:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000566:	2200      	movs	r2, #0
 8000568:	f64f 7108 	movw	r1, #65288	; 0xff08
 800056c:	4832      	ldr	r0, [pc, #200]	; (8000638 <MX_GPIO_Init+0x160>)
 800056e:	f002 f9b3 	bl	80028d8 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8000572:	2337      	movs	r3, #55	; 0x37
 8000574:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000576:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800057a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057c:	2300      	movs	r3, #0
 800057e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000580:	f107 0314 	add.w	r3, r7, #20
 8000584:	4619      	mov	r1, r3
 8000586:	482c      	ldr	r0, [pc, #176]	; (8000638 <MX_GPIO_Init+0x160>)
 8000588:	f002 f82c 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800058c:	f64f 7308 	movw	r3, #65288	; 0xff08
 8000590:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000592:	2301      	movs	r3, #1
 8000594:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000596:	2300      	movs	r3, #0
 8000598:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800059a:	2300      	movs	r3, #0
 800059c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800059e:	f107 0314 	add.w	r3, r7, #20
 80005a2:	4619      	mov	r1, r3
 80005a4:	4824      	ldr	r0, [pc, #144]	; (8000638 <MX_GPIO_Init+0x160>)
 80005a6:	f002 f81d 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin PA1 */
  GPIO_InitStruct.Pin = B1_Pin|GPIO_PIN_1;
 80005aa:	2303      	movs	r3, #3
 80005ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005ae:	2300      	movs	r3, #0
 80005b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b2:	2300      	movs	r3, #0
 80005b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b6:	f107 0314 	add.w	r3, r7, #20
 80005ba:	4619      	mov	r1, r3
 80005bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005c0:	f002 f810 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MISOA7_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 80005c4:	23e0      	movs	r3, #224	; 0xe0
 80005c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005c8:	2302      	movs	r3, #2
 80005ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005cc:	2300      	movs	r3, #0
 80005ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005d0:	2300      	movs	r3, #0
 80005d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80005d4:	2305      	movs	r3, #5
 80005d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005d8:	f107 0314 	add.w	r3, r7, #20
 80005dc:	4619      	mov	r1, r3
 80005de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005e2:	f001 ffff 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DM_Pin DP_Pin */
  GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 80005e6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80005ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005ec:	2302      	movs	r3, #2
 80005ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f0:	2300      	movs	r3, #0
 80005f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005f4:	2303      	movs	r3, #3
 80005f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80005f8:	230e      	movs	r3, #14
 80005fa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005fc:	f107 0314 	add.w	r3, r7, #20
 8000600:	4619      	mov	r1, r3
 8000602:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000606:	f001 ffed 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C1_SCL_Pin I2C1_SDA_Pin */
  GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 800060a:	23c0      	movs	r3, #192	; 0xc0
 800060c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800060e:	2312      	movs	r3, #18
 8000610:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000612:	2300      	movs	r3, #0
 8000614:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000616:	2300      	movs	r3, #0
 8000618:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800061a:	2304      	movs	r3, #4
 800061c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	4619      	mov	r1, r3
 8000624:	4805      	ldr	r0, [pc, #20]	; (800063c <MX_GPIO_Init+0x164>)
 8000626:	f001 ffdd 	bl	80025e4 <HAL_GPIO_Init>

}
 800062a:	bf00      	nop
 800062c:	3728      	adds	r7, #40	; 0x28
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	40021000 	.word	0x40021000
 8000638:	48001000 	.word	0x48001000
 800063c:	48000400 	.word	0x48000400

08000640 <HAL_ADC_LevelOutOfWindowCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  uhADCxConvertedValue = HAL_ADC_GetValue(&hadc2);
 8000648:	480c      	ldr	r0, [pc, #48]	; (800067c <HAL_ADC_LevelOutOfWindowCallback+0x3c>)
 800064a:	f000 fe9d 	bl	8001388 <HAL_ADC_GetValue>
 800064e:	4603      	mov	r3, r0
 8000650:	b29a      	uxth	r2, r3
 8000652:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <HAL_ADC_LevelOutOfWindowCallback+0x40>)
 8000654:	801a      	strh	r2, [r3, #0]
  ubAnalogWatchdogStatus = SET;
 8000656:	4b0b      	ldr	r3, [pc, #44]	; (8000684 <HAL_ADC_LevelOutOfWindowCallback+0x44>)
 8000658:	2201      	movs	r2, #1
 800065a:	701a      	strb	r2, [r3, #0]
  sprintf(string_to_send, "%hu\r\n", uhADCxConvertedValue);
 800065c:	4b08      	ldr	r3, [pc, #32]	; (8000680 <HAL_ADC_LevelOutOfWindowCallback+0x40>)
 800065e:	881b      	ldrh	r3, [r3, #0]
 8000660:	b29b      	uxth	r3, r3
 8000662:	461a      	mov	r2, r3
 8000664:	4908      	ldr	r1, [pc, #32]	; (8000688 <HAL_ADC_LevelOutOfWindowCallback+0x48>)
 8000666:	4809      	ldr	r0, [pc, #36]	; (800068c <HAL_ADC_LevelOutOfWindowCallback+0x4c>)
 8000668:	f003 fd22 	bl	80040b0 <siprintf>
  SerialOutputString(string_to_send, &USART1_PORT);
 800066c:	4908      	ldr	r1, [pc, #32]	; (8000690 <HAL_ADC_LevelOutOfWindowCallback+0x50>)
 800066e:	4807      	ldr	r0, [pc, #28]	; (800068c <HAL_ADC_LevelOutOfWindowCallback+0x4c>)
 8000670:	f000 f8ab 	bl	80007ca <SerialOutputString>
}
 8000674:	bf00      	nop
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000108 	.word	0x20000108
 8000680:	20000158 	.word	0x20000158
 8000684:	20000104 	.word	0x20000104
 8000688:	08004a10 	.word	0x08004a10
 800068c:	20000004 	.word	0x20000004
 8000690:	20000044 	.word	0x20000044

08000694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000698:	b672      	cpsid	i
}
 800069a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800069c:	e7fe      	b.n	800069c <Error_Handler+0x8>

0800069e <MX_SETUP>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}

void MX_SETUP(void){
 800069e:	b580      	push	{r7, lr}
 80006a0:	af00      	add	r7, sp, #0
	MX_GPIO_Init();
 80006a2:	f7ff ff19 	bl	80004d8 <MX_GPIO_Init>
	MX_ADC2_Init();
 80006a6:	f7ff fe97 	bl	80003d8 <MX_ADC2_Init>
}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
	...

080006b0 <SerialInitialise>:
		0x77};


// InitialiseSerial - Initialise the serial port
// Input: baudRate is from an enumerated set
void SerialInitialise(uint32_t baudRate, SerialPort *serial_port, void (*completion_function)(uint32_t)) {
 80006b0:	b480      	push	{r7}
 80006b2:	b087      	sub	sp, #28
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	60f8      	str	r0, [r7, #12]
 80006b8:	60b9      	str	r1, [r7, #8]
 80006ba:	607a      	str	r2, [r7, #4]

	serial_port->completion_function = completion_function;
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	687a      	ldr	r2, [r7, #4]
 80006c0:	63da      	str	r2, [r3, #60]	; 0x3c

	// enable clock power, system configuration clock and GPIOC
	// common to all UARTs
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80006c2:	4b34      	ldr	r3, [pc, #208]	; (8000794 <SerialInitialise+0xe4>)
 80006c4:	69db      	ldr	r3, [r3, #28]
 80006c6:	4a33      	ldr	r2, [pc, #204]	; (8000794 <SerialInitialise+0xe4>)
 80006c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006cc:	61d3      	str	r3, [r2, #28]
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80006ce:	4b31      	ldr	r3, [pc, #196]	; (8000794 <SerialInitialise+0xe4>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	4a30      	ldr	r2, [pc, #192]	; (8000794 <SerialInitialise+0xe4>)
 80006d4:	f043 0301 	orr.w	r3, r3, #1
 80006d8:	6193      	str	r3, [r2, #24]

	switch(serial_port->SerialPortGPIO) {
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	6a1b      	ldr	r3, [r3, #32]
 80006de:	2b02      	cmp	r3, #2
 80006e0:	d106      	bne.n	80006f0 <SerialInitialise+0x40>
	case SERIAL_GPIO_C:
		RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 80006e2:	4b2c      	ldr	r3, [pc, #176]	; (8000794 <SerialInitialise+0xe4>)
 80006e4:	695b      	ldr	r3, [r3, #20]
 80006e6:	4a2b      	ldr	r2, [pc, #172]	; (8000794 <SerialInitialise+0xe4>)
 80006e8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80006ec:	6153      	str	r3, [r2, #20]
		break;
 80006ee:	e000      	b.n	80006f2 <SerialInitialise+0x42>
	default:
		break;
 80006f0:	bf00      	nop
	}

	// set pin mode
	*(serial_port->SerialPinModeRegister) = serial_port->SerialPinModeValue;
 80006f2:	68bb      	ldr	r3, [r7, #8]
 80006f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006f6:	68ba      	ldr	r2, [r7, #8]
 80006f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80006fa:	601a      	str	r2, [r3, #0]

	// enable high speed clock for GPIOC
	*(serial_port->SerialPinSpeedRegister) = serial_port->SerialPinSpeedValue;
 80006fc:	68bb      	ldr	r3, [r7, #8]
 80006fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000700:	68ba      	ldr	r2, [r7, #8]
 8000702:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000704:	601a      	str	r2, [r3, #0]

	// set alternate function to enable USART to an external pin
	*(serial_port->SerialPinAlternatePinRegister) = serial_port->SerialPinAlternatePinValue;
 8000706:	68bb      	ldr	r3, [r7, #8]
 8000708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800070a:	68ba      	ldr	r2, [r7, #8]
 800070c:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 8000710:	b2d2      	uxtb	r2, r2
 8000712:	701a      	strb	r2, [r3, #0]

	*(serial_port->TimerEnableRegister) |= serial_port->TimerEnableMask;
 8000714:	68bb      	ldr	r3, [r7, #8]
 8000716:	69d9      	ldr	r1, [r3, #28]
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	699b      	ldr	r3, [r3, #24]
 800071c:	681a      	ldr	r2, [r3, #0]
 800071e:	68bb      	ldr	r3, [r7, #8]
 8000720:	699b      	ldr	r3, [r3, #24]
 8000722:	430a      	orrs	r2, r1
 8000724:	601a      	str	r2, [r3, #0]

	uint16_t *baud_rate_config = ((uint16_t*)serial_port->BaudRate); // only 16 bits used!
 8000726:	68bb      	ldr	r3, [r7, #8]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	617b      	str	r3, [r7, #20]

	// Baud rate calculation from datasheet
	switch(baudRate){
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	2b04      	cmp	r3, #4
 8000730:	d821      	bhi.n	8000776 <SerialInitialise+0xc6>
 8000732:	a201      	add	r2, pc, #4	; (adr r2, 8000738 <SerialInitialise+0x88>)
 8000734:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000738:	0800074d 	.word	0x0800074d
 800073c:	08000755 	.word	0x08000755
 8000740:	0800075d 	.word	0x0800075d
 8000744:	08000765 	.word	0x08000765
 8000748:	0800076d 	.word	0x0800076d
	case BAUD_9600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 800074c:	697b      	ldr	r3, [r7, #20]
 800074e:	2246      	movs	r2, #70	; 0x46
 8000750:	801a      	strh	r2, [r3, #0]
		break;
 8000752:	e010      	b.n	8000776 <SerialInitialise+0xc6>
	case BAUD_19200:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8000754:	697b      	ldr	r3, [r7, #20]
 8000756:	2246      	movs	r2, #70	; 0x46
 8000758:	801a      	strh	r2, [r3, #0]
		break;
 800075a:	e00c      	b.n	8000776 <SerialInitialise+0xc6>
	case BAUD_38400:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	2246      	movs	r2, #70	; 0x46
 8000760:	801a      	strh	r2, [r3, #0]
		break;
 8000762:	e008      	b.n	8000776 <SerialInitialise+0xc6>
	case BAUD_57600:
		// NEED TO FIX THIS !
		*baud_rate_config = 0x46;  // 115200 at 8MHz
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	2246      	movs	r2, #70	; 0x46
 8000768:	801a      	strh	r2, [r3, #0]
		break;
 800076a:	e004      	b.n	8000776 <SerialInitialise+0xc6>
	case BAUD_115200:
		*baud_rate_config = 0x46 * 0x06;  // 115200 at 8MHz
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8000772:	801a      	strh	r2, [r3, #0]
		break;
 8000774:	bf00      	nop
	}


	// enable serial port for tx and rx
	*(serial_port->ControlRegister1) |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 8000776:	68bb      	ldr	r3, [r7, #8]
 8000778:	685b      	ldr	r3, [r3, #4]
 800077a:	681a      	ldr	r2, [r3, #0]
 800077c:	68bb      	ldr	r3, [r7, #8]
 800077e:	685b      	ldr	r3, [r3, #4]
 8000780:	f042 020d 	orr.w	r2, r2, #13
 8000784:	601a      	str	r2, [r3, #0]
}
 8000786:	bf00      	nop
 8000788:	371c      	adds	r7, #28
 800078a:	46bd      	mov	sp, r7
 800078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	40021000 	.word	0x40021000

08000798 <SerialOutputChar>:


void SerialOutputChar(uint8_t data, SerialPort *serial_port) {
 8000798:	b480      	push	{r7}
 800079a:	b083      	sub	sp, #12
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	6039      	str	r1, [r7, #0]
 80007a2:	71fb      	strb	r3, [r7, #7]
	while((*(serial_port->StatusRegister) & USART_ISR_TXE) == 0){
 80007a4:	bf00      	nop
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	68db      	ldr	r3, [r3, #12]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d0f8      	beq.n	80007a6 <SerialOutputChar+0xe>
	}

	*(serial_port->DataOutputRegister) = data;
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	691b      	ldr	r3, [r3, #16]
 80007b8:	79fa      	ldrb	r2, [r7, #7]
 80007ba:	b292      	uxth	r2, r2
 80007bc:	801a      	strh	r2, [r3, #0]
}
 80007be:	bf00      	nop
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr

080007ca <SerialOutputString>:



void SerialOutputString(uint8_t *pt, SerialPort *serial_port) {
 80007ca:	b580      	push	{r7, lr}
 80007cc:	b084      	sub	sp, #16
 80007ce:	af00      	add	r7, sp, #0
 80007d0:	6078      	str	r0, [r7, #4]
 80007d2:	6039      	str	r1, [r7, #0]

	uint32_t counter = 0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	60fb      	str	r3, [r7, #12]
	while(*pt) {
 80007d8:	e00b      	b.n	80007f2 <SerialOutputString+0x28>
		SerialOutputChar(*pt, serial_port);
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	6839      	ldr	r1, [r7, #0]
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ffd9 	bl	8000798 <SerialOutputChar>
		counter++;
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	3301      	adds	r3, #1
 80007ea:	60fb      	str	r3, [r7, #12]
		pt++;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	3301      	adds	r3, #1
 80007f0:	607b      	str	r3, [r7, #4]
	while(*pt) {
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d1ef      	bne.n	80007da <SerialOutputString+0x10>
	}

	if (serial_port->completion_function != 0x00)
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d003      	beq.n	800080a <SerialOutputString+0x40>
		serial_port->completion_function(counter);
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000806:	68f8      	ldr	r0, [r7, #12]
 8000808:	4798      	blx	r3
}
 800080a:	bf00      	nop
 800080c:	3710      	adds	r7, #16
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
	...

08000814 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800081a:	4b0f      	ldr	r3, [pc, #60]	; (8000858 <HAL_MspInit+0x44>)
 800081c:	699b      	ldr	r3, [r3, #24]
 800081e:	4a0e      	ldr	r2, [pc, #56]	; (8000858 <HAL_MspInit+0x44>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	6193      	str	r3, [r2, #24]
 8000826:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <HAL_MspInit+0x44>)
 8000828:	699b      	ldr	r3, [r3, #24]
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	607b      	str	r3, [r7, #4]
 8000830:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000832:	4b09      	ldr	r3, [pc, #36]	; (8000858 <HAL_MspInit+0x44>)
 8000834:	69db      	ldr	r3, [r3, #28]
 8000836:	4a08      	ldr	r2, [pc, #32]	; (8000858 <HAL_MspInit+0x44>)
 8000838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800083c:	61d3      	str	r3, [r2, #28]
 800083e:	4b06      	ldr	r3, [pc, #24]	; (8000858 <HAL_MspInit+0x44>)
 8000840:	69db      	ldr	r3, [r3, #28]
 8000842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000846:	603b      	str	r3, [r7, #0]
 8000848:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800084a:	2007      	movs	r0, #7
 800084c:	f001 fe88 	bl	8002560 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000850:	bf00      	nop
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40021000 	.word	0x40021000

0800085c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08a      	sub	sp, #40	; 0x28
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000864:	f107 0314 	add.w	r3, r7, #20
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]
 800086e:	609a      	str	r2, [r3, #8]
 8000870:	60da      	str	r2, [r3, #12]
 8000872:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a19      	ldr	r2, [pc, #100]	; (80008e0 <HAL_ADC_MspInit+0x84>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d12c      	bne.n	80008d8 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800087e:	4b19      	ldr	r3, [pc, #100]	; (80008e4 <HAL_ADC_MspInit+0x88>)
 8000880:	695b      	ldr	r3, [r3, #20]
 8000882:	4a18      	ldr	r2, [pc, #96]	; (80008e4 <HAL_ADC_MspInit+0x88>)
 8000884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000888:	6153      	str	r3, [r2, #20]
 800088a:	4b16      	ldr	r3, [pc, #88]	; (80008e4 <HAL_ADC_MspInit+0x88>)
 800088c:	695b      	ldr	r3, [r3, #20]
 800088e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000892:	613b      	str	r3, [r7, #16]
 8000894:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000896:	4b13      	ldr	r3, [pc, #76]	; (80008e4 <HAL_ADC_MspInit+0x88>)
 8000898:	695b      	ldr	r3, [r3, #20]
 800089a:	4a12      	ldr	r2, [pc, #72]	; (80008e4 <HAL_ADC_MspInit+0x88>)
 800089c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008a0:	6153      	str	r3, [r2, #20]
 80008a2:	4b10      	ldr	r3, [pc, #64]	; (80008e4 <HAL_ADC_MspInit+0x88>)
 80008a4:	695b      	ldr	r3, [r3, #20]
 80008a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008aa:	60fb      	str	r3, [r7, #12]
 80008ac:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA4     ------> ADC2_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80008ae:	2310      	movs	r3, #16
 80008b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008b2:	2303      	movs	r3, #3
 80008b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	2300      	movs	r3, #0
 80008b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ba:	f107 0314 	add.w	r3, r7, #20
 80008be:	4619      	mov	r1, r3
 80008c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008c4:	f001 fe8e 	bl	80025e4 <HAL_GPIO_Init>

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80008c8:	2200      	movs	r2, #0
 80008ca:	2100      	movs	r1, #0
 80008cc:	2012      	movs	r0, #18
 80008ce:	f001 fe52 	bl	8002576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80008d2:	2012      	movs	r0, #18
 80008d4:	f001 fe6b 	bl	80025ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80008d8:	bf00      	nop
 80008da:	3728      	adds	r7, #40	; 0x28
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	50000100 	.word	0x50000100
 80008e4:	40021000 	.word	0x40021000

080008e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008ec:	e7fe      	b.n	80008ec <NMI_Handler+0x4>

080008ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ee:	b480      	push	{r7}
 80008f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008f2:	e7fe      	b.n	80008f2 <HardFault_Handler+0x4>

080008f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008f8:	e7fe      	b.n	80008f8 <MemManage_Handler+0x4>

080008fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008fa:	b480      	push	{r7}
 80008fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008fe:	e7fe      	b.n	80008fe <BusFault_Handler+0x4>

08000900 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000904:	e7fe      	b.n	8000904 <UsageFault_Handler+0x4>

08000906 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000906:	b480      	push	{r7}
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800090a:	bf00      	nop
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr

08000914 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000918:	bf00      	nop
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000922:	b480      	push	{r7}
 8000924:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000926:	bf00      	nop
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr

08000930 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000934:	f000 f9d4 	bl	8000ce0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000938:	bf00      	nop
 800093a:	bd80      	pop	{r7, pc}

0800093c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8000940:	4802      	ldr	r0, [pc, #8]	; (800094c <ADC1_2_IRQHandler+0x10>)
 8000942:	f000 fd2f 	bl	80013a4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	20000108 	.word	0x20000108

08000950 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000958:	4a14      	ldr	r2, [pc, #80]	; (80009ac <_sbrk+0x5c>)
 800095a:	4b15      	ldr	r3, [pc, #84]	; (80009b0 <_sbrk+0x60>)
 800095c:	1ad3      	subs	r3, r2, r3
 800095e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000964:	4b13      	ldr	r3, [pc, #76]	; (80009b4 <_sbrk+0x64>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d102      	bne.n	8000972 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800096c:	4b11      	ldr	r3, [pc, #68]	; (80009b4 <_sbrk+0x64>)
 800096e:	4a12      	ldr	r2, [pc, #72]	; (80009b8 <_sbrk+0x68>)
 8000970:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000972:	4b10      	ldr	r3, [pc, #64]	; (80009b4 <_sbrk+0x64>)
 8000974:	681a      	ldr	r2, [r3, #0]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4413      	add	r3, r2
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	429a      	cmp	r2, r3
 800097e:	d207      	bcs.n	8000990 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000980:	f003 fbbe 	bl	8004100 <__errno>
 8000984:	4603      	mov	r3, r0
 8000986:	220c      	movs	r2, #12
 8000988:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800098a:	f04f 33ff 	mov.w	r3, #4294967295
 800098e:	e009      	b.n	80009a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000990:	4b08      	ldr	r3, [pc, #32]	; (80009b4 <_sbrk+0x64>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000996:	4b07      	ldr	r3, [pc, #28]	; (80009b4 <_sbrk+0x64>)
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4413      	add	r3, r2
 800099e:	4a05      	ldr	r2, [pc, #20]	; (80009b4 <_sbrk+0x64>)
 80009a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009a2:	68fb      	ldr	r3, [r7, #12]
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3718      	adds	r7, #24
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	2000a000 	.word	0x2000a000
 80009b0:	00000400 	.word	0x00000400
 80009b4:	2000015c 	.word	0x2000015c
 80009b8:	200002b8 	.word	0x200002b8

080009bc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009c0:	4b06      	ldr	r3, [pc, #24]	; (80009dc <SystemInit+0x20>)
 80009c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009c6:	4a05      	ldr	r2, [pc, #20]	; (80009dc <SystemInit+0x20>)
 80009c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009d0:	bf00      	nop
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	e000ed00 	.word	0xe000ed00

080009e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4603      	mov	r3, r0
 80009e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	db0b      	blt.n	8000a0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	f003 021f 	and.w	r2, r3, #31
 80009f8:	4907      	ldr	r1, [pc, #28]	; (8000a18 <__NVIC_EnableIRQ+0x38>)
 80009fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009fe:	095b      	lsrs	r3, r3, #5
 8000a00:	2001      	movs	r0, #1
 8000a02:	fa00 f202 	lsl.w	r2, r0, r2
 8000a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a0a:	bf00      	nop
 8000a0c:	370c      	adds	r7, #12
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	e000e100 	.word	0xe000e100

08000a1c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	4603      	mov	r3, r0
 8000a24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	db0c      	blt.n	8000a48 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	f003 021f 	and.w	r2, r3, #31
 8000a34:	4907      	ldr	r1, [pc, #28]	; (8000a54 <__NVIC_ClearPendingIRQ+0x38>)
 8000a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a3a:	095b      	lsrs	r3, r3, #5
 8000a3c:	2001      	movs	r0, #1
 8000a3e:	fa00 f202 	lsl.w	r2, r0, r2
 8000a42:	3360      	adds	r3, #96	; 0x60
 8000a44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a48:	bf00      	nop
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	e000e100 	.word	0xe000e100

08000a58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	4603      	mov	r3, r0
 8000a60:	6039      	str	r1, [r7, #0]
 8000a62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	db0a      	blt.n	8000a82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	b2da      	uxtb	r2, r3
 8000a70:	490c      	ldr	r1, [pc, #48]	; (8000aa4 <__NVIC_SetPriority+0x4c>)
 8000a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a76:	0112      	lsls	r2, r2, #4
 8000a78:	b2d2      	uxtb	r2, r2
 8000a7a:	440b      	add	r3, r1
 8000a7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a80:	e00a      	b.n	8000a98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	b2da      	uxtb	r2, r3
 8000a86:	4908      	ldr	r1, [pc, #32]	; (8000aa8 <__NVIC_SetPriority+0x50>)
 8000a88:	79fb      	ldrb	r3, [r7, #7]
 8000a8a:	f003 030f 	and.w	r3, r3, #15
 8000a8e:	3b04      	subs	r3, #4
 8000a90:	0112      	lsls	r2, r2, #4
 8000a92:	b2d2      	uxtb	r2, r2
 8000a94:	440b      	add	r3, r1
 8000a96:	761a      	strb	r2, [r3, #24]
}
 8000a98:	bf00      	nop
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr
 8000aa4:	e000e100 	.word	0xe000e100
 8000aa8:	e000ed00 	.word	0xe000ed00

08000aac <enable_clocks>:
#include "stm32f303xc.h"
#include "timers.h"

//Flags

void enable_clocks(){
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0

	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOCEN | RCC_AHBENR_GPIOEEN;
 8000ab0:	4b08      	ldr	r3, [pc, #32]	; (8000ad4 <enable_clocks+0x28>)
 8000ab2:	695b      	ldr	r3, [r3, #20]
 8000ab4:	4a07      	ldr	r2, [pc, #28]	; (8000ad4 <enable_clocks+0x28>)
 8000ab6:	f443 1328 	orr.w	r3, r3, #2752512	; 0x2a0000
 8000aba:	6153      	str	r3, [r2, #20]
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000abc:	4b05      	ldr	r3, [pc, #20]	; (8000ad4 <enable_clocks+0x28>)
 8000abe:	69db      	ldr	r3, [r3, #28]
 8000ac0:	4a04      	ldr	r2, [pc, #16]	; (8000ad4 <enable_clocks+0x28>)
 8000ac2:	f043 0301 	orr.w	r3, r3, #1
 8000ac6:	61d3      	str	r3, [r2, #28]

}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	40021000 	.word	0x40021000

08000ad8 <enable_interrupts>:
	// get a pointer to the second half word of the MODER register (for outputs pe8-15)
	uint16_t *led_output_registers = ((uint16_t *)&(GPIOE->MODER)) + 1;
	*led_output_registers = 0x5555;
}

void enable_interrupts(){
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000adc:	b672      	cpsid	i
}
 8000ade:	bf00      	nop
	//disable interrupts while setting interrupts
	__disable_irq();

	TIM2->CR1 |= TIM_CR1_ARPE | TIM_CR1_URS;
 8000ae0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000aea:	f043 0384 	orr.w	r3, r3, #132	; 0x84
 8000aee:	6013      	str	r3, [r2, #0]
	TIM2->EGR = TIM_EGR_UG;
 8000af0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000af4:	2201      	movs	r2, #1
 8000af6:	615a      	str	r2, [r3, #20]
	TIM2->SR &= ~TIM_SR_UIF;
 8000af8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000afc:	691b      	ldr	r3, [r3, #16]
 8000afe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b02:	f023 0301 	bic.w	r3, r3, #1
 8000b06:	6113      	str	r3, [r2, #16]
	TIM2->DIER |= TIM_DIER_UIE;
 8000b08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b0c:	68db      	ldr	r3, [r3, #12]
 8000b0e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b12:	f043 0301 	orr.w	r3, r3, #1
 8000b16:	60d3      	str	r3, [r2, #12]

	NVIC_SetPriority(TIM2_IRQn, 2);
 8000b18:	2102      	movs	r1, #2
 8000b1a:	201c      	movs	r0, #28
 8000b1c:	f7ff ff9c 	bl	8000a58 <__NVIC_SetPriority>
	NVIC_ClearPendingIRQ(TIM2_IRQn);
 8000b20:	201c      	movs	r0, #28
 8000b22:	f7ff ff7b 	bl	8000a1c <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(TIM2_IRQn);
 8000b26:	201c      	movs	r0, #28
 8000b28:	f7ff ff5a 	bl	80009e0 <__NVIC_EnableIRQ>

	TIM3->CR1 |= TIM_CR1_ARPE | TIM_CR1_URS;
 8000b2c:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <enable_interrupts+0x9c>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a10      	ldr	r2, [pc, #64]	; (8000b74 <enable_interrupts+0x9c>)
 8000b32:	f043 0384 	orr.w	r3, r3, #132	; 0x84
 8000b36:	6013      	str	r3, [r2, #0]
	TIM3->EGR = TIM_EGR_UG;
 8000b38:	4b0e      	ldr	r3, [pc, #56]	; (8000b74 <enable_interrupts+0x9c>)
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	615a      	str	r2, [r3, #20]
	TIM3->SR &= ~TIM_SR_UIF;
 8000b3e:	4b0d      	ldr	r3, [pc, #52]	; (8000b74 <enable_interrupts+0x9c>)
 8000b40:	691b      	ldr	r3, [r3, #16]
 8000b42:	4a0c      	ldr	r2, [pc, #48]	; (8000b74 <enable_interrupts+0x9c>)
 8000b44:	f023 0301 	bic.w	r3, r3, #1
 8000b48:	6113      	str	r3, [r2, #16]
	TIM3->DIER |= TIM_DIER_UIE;
 8000b4a:	4b0a      	ldr	r3, [pc, #40]	; (8000b74 <enable_interrupts+0x9c>)
 8000b4c:	68db      	ldr	r3, [r3, #12]
 8000b4e:	4a09      	ldr	r2, [pc, #36]	; (8000b74 <enable_interrupts+0x9c>)
 8000b50:	f043 0301 	orr.w	r3, r3, #1
 8000b54:	60d3      	str	r3, [r2, #12]

	NVIC_SetPriority(TIM3_IRQn, 1);
 8000b56:	2101      	movs	r1, #1
 8000b58:	201d      	movs	r0, #29
 8000b5a:	f7ff ff7d 	bl	8000a58 <__NVIC_SetPriority>
	NVIC_ClearPendingIRQ(TIM3_IRQn);
 8000b5e:	201d      	movs	r0, #29
 8000b60:	f7ff ff5c 	bl	8000a1c <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(TIM3_IRQn);
 8000b64:	201d      	movs	r0, #29
 8000b66:	f7ff ff3b 	bl	80009e0 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000b6a:	b662      	cpsie	i
}
 8000b6c:	bf00      	nop


	//re-enable interrupts.
	__enable_irq();

}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	40000400 	.word	0x40000400

08000b78 <TIM2_IRQHandler>:

void (*on_TIM2_reset)() = 0x00;

void (*on_TIM3_reset)() = 0x00;

void TIM2_IRQHandler(void){
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;
 8000b7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b80:	691b      	ldr	r3, [r3, #16]
 8000b82:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b86:	f023 0301 	bic.w	r3, r3, #1
 8000b8a:	6113      	str	r3, [r2, #16]

	if (on_TIM2_reset != 0x00){
 8000b8c:	4b08      	ldr	r3, [pc, #32]	; (8000bb0 <TIM2_IRQHandler+0x38>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d00a      	beq.n	8000baa <TIM2_IRQHandler+0x32>
		on_TIM2_reset();
 8000b94:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <TIM2_IRQHandler+0x38>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4798      	blx	r3
		TIM2->CNT = 0x00;
 8000b9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	625a      	str	r2, [r3, #36]	; 0x24
		TIM2->CR1 = 0;
 8000ba2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	601a      	str	r2, [r3, #0]
	}
}
 8000baa:	bf00      	nop
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	20000160 	.word	0x20000160

08000bb4 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
	TIM3->SR &= ~TIM_SR_UIF;
 8000bb8:	4b0a      	ldr	r3, [pc, #40]	; (8000be4 <TIM3_IRQHandler+0x30>)
 8000bba:	691b      	ldr	r3, [r3, #16]
 8000bbc:	4a09      	ldr	r2, [pc, #36]	; (8000be4 <TIM3_IRQHandler+0x30>)
 8000bbe:	f023 0301 	bic.w	r3, r3, #1
 8000bc2:	6113      	str	r3, [r2, #16]

	if (on_TIM3_reset != 0x00){
 8000bc4:	4b08      	ldr	r3, [pc, #32]	; (8000be8 <TIM3_IRQHandler+0x34>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d008      	beq.n	8000bde <TIM3_IRQHandler+0x2a>
		on_TIM3_reset();
 8000bcc:	4b06      	ldr	r3, [pc, #24]	; (8000be8 <TIM3_IRQHandler+0x34>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4798      	blx	r3
		TIM3->CNT = 0x00;
 8000bd2:	4b04      	ldr	r3, [pc, #16]	; (8000be4 <TIM3_IRQHandler+0x30>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	625a      	str	r2, [r3, #36]	; 0x24
		TIM3->CR1 = 0;
 8000bd8:	4b02      	ldr	r3, [pc, #8]	; (8000be4 <TIM3_IRQHandler+0x30>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
	}
}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40000400 	.word	0x40000400
 8000be8:	20000164 	.word	0x20000164

08000bec <get_game_time>:

int get_game_time(){
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
	return TIM2->CNT;
 8000bf0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c38 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c04:	f7ff feda 	bl	80009bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c08:	480c      	ldr	r0, [pc, #48]	; (8000c3c <LoopForever+0x6>)
  ldr r1, =_edata
 8000c0a:	490d      	ldr	r1, [pc, #52]	; (8000c40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c0c:	4a0d      	ldr	r2, [pc, #52]	; (8000c44 <LoopForever+0xe>)
  movs r3, #0
 8000c0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c10:	e002      	b.n	8000c18 <LoopCopyDataInit>

08000c12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c16:	3304      	adds	r3, #4

08000c18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c1c:	d3f9      	bcc.n	8000c12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c1e:	4a0a      	ldr	r2, [pc, #40]	; (8000c48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c20:	4c0a      	ldr	r4, [pc, #40]	; (8000c4c <LoopForever+0x16>)
  movs r3, #0
 8000c22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c24:	e001      	b.n	8000c2a <LoopFillZerobss>

08000c26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c28:	3204      	adds	r2, #4

08000c2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c2c:	d3fb      	bcc.n	8000c26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c2e:	f003 fa6d 	bl	800410c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c32:	f7ff fb1d 	bl	8000270 <main>

08000c36 <LoopForever>:

LoopForever:
    b LoopForever
 8000c36:	e7fe      	b.n	8000c36 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c38:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000c3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c40:	200000e0 	.word	0x200000e0
  ldr r2, =_sidata
 8000c44:	08004a84 	.word	0x08004a84
  ldr r2, =_sbss
 8000c48:	200000e0 	.word	0x200000e0
  ldr r4, =_ebss
 8000c4c:	200002b4 	.word	0x200002b4

08000c50 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c50:	e7fe      	b.n	8000c50 <ADC3_IRQHandler>
	...

08000c54 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c58:	4b08      	ldr	r3, [pc, #32]	; (8000c7c <HAL_Init+0x28>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a07      	ldr	r2, [pc, #28]	; (8000c7c <HAL_Init+0x28>)
 8000c5e:	f043 0310 	orr.w	r3, r3, #16
 8000c62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c64:	2003      	movs	r0, #3
 8000c66:	f001 fc7b 	bl	8002560 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c6a:	2000      	movs	r0, #0
 8000c6c:	f000 f808 	bl	8000c80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c70:	f7ff fdd0 	bl	8000814 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c74:	2300      	movs	r3, #0
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	40022000 	.word	0x40022000

08000c80 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c88:	4b12      	ldr	r3, [pc, #72]	; (8000cd4 <HAL_InitTick+0x54>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	4b12      	ldr	r3, [pc, #72]	; (8000cd8 <HAL_InitTick+0x58>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	4619      	mov	r1, r3
 8000c92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f001 fc93 	bl	80025ca <HAL_SYSTICK_Config>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000caa:	2301      	movs	r3, #1
 8000cac:	e00e      	b.n	8000ccc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2b0f      	cmp	r3, #15
 8000cb2:	d80a      	bhi.n	8000cca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	6879      	ldr	r1, [r7, #4]
 8000cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cbc:	f001 fc5b 	bl	8002576 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cc0:	4a06      	ldr	r2, [pc, #24]	; (8000cdc <HAL_InitTick+0x5c>)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e000      	b.n	8000ccc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cca:	2301      	movs	r3, #1
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3708      	adds	r7, #8
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	20000084 	.word	0x20000084
 8000cd8:	2000008c 	.word	0x2000008c
 8000cdc:	20000088 	.word	0x20000088

08000ce0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ce4:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <HAL_IncTick+0x20>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <HAL_IncTick+0x24>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4413      	add	r3, r2
 8000cf0:	4a04      	ldr	r2, [pc, #16]	; (8000d04 <HAL_IncTick+0x24>)
 8000cf2:	6013      	str	r3, [r2, #0]
}
 8000cf4:	bf00      	nop
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	2000008c 	.word	0x2000008c
 8000d04:	20000168 	.word	0x20000168

08000d08 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  return uwTick;  
 8000d0c:	4b03      	ldr	r3, [pc, #12]	; (8000d1c <HAL_GetTick+0x14>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	20000168 	.word	0x20000168

08000d20 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr

08000d34 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b09a      	sub	sp, #104	; 0x68
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d50:	2300      	movs	r3, #0
 8000d52:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000d56:	2300      	movs	r3, #0
 8000d58:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d101      	bne.n	8000d68 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000d64:	2301      	movs	r3, #1
 8000d66:	e1c9      	b.n	80010fc <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	691b      	ldr	r3, [r3, #16]
 8000d6c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d72:	f003 0310 	and.w	r3, r3, #16
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d176      	bne.n	8000e68 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d152      	bne.n	8000e28 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2200      	movs	r2, #0
 8000d86:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	2200      	movs	r2, #0
 8000d92:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2200      	movs	r2, #0
 8000d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d9c:	6878      	ldr	r0, [r7, #4]
 8000d9e:	f7ff fd5d 	bl	800085c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	689b      	ldr	r3, [r3, #8]
 8000da8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d13b      	bne.n	8000e28 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	f001 fa9f 	bl	80022f4 <ADC_Disable>
 8000db6:	4603      	mov	r3, r0
 8000db8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc0:	f003 0310 	and.w	r3, r3, #16
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d12f      	bne.n	8000e28 <HAL_ADC_Init+0xe0>
 8000dc8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d12b      	bne.n	8000e28 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000dd8:	f023 0302 	bic.w	r3, r3, #2
 8000ddc:	f043 0202 	orr.w	r2, r3, #2
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	689a      	ldr	r2, [r3, #8]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000df2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	689a      	ldr	r2, [r3, #8]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000e02:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000e04:	4b86      	ldr	r3, [pc, #536]	; (8001020 <HAL_ADC_Init+0x2d8>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a86      	ldr	r2, [pc, #536]	; (8001024 <HAL_ADC_Init+0x2dc>)
 8000e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e0e:	0c9a      	lsrs	r2, r3, #18
 8000e10:	4613      	mov	r3, r2
 8000e12:	009b      	lsls	r3, r3, #2
 8000e14:	4413      	add	r3, r2
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e1a:	e002      	b.n	8000e22 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	3b01      	subs	r3, #1
 8000e20:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d1f9      	bne.n	8000e1c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	689b      	ldr	r3, [r3, #8]
 8000e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d007      	beq.n	8000e46 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000e40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000e44:	d110      	bne.n	8000e68 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e4a:	f023 0312 	bic.w	r3, r3, #18
 8000e4e:	f043 0210 	orr.w	r2, r3, #16
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e5a:	f043 0201 	orr.w	r2, r3, #1
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e6c:	f003 0310 	and.w	r3, r3, #16
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	f040 8136 	bne.w	80010e2 <HAL_ADC_Init+0x39a>
 8000e76:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	f040 8131 	bne.w	80010e2 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	689b      	ldr	r3, [r3, #8]
 8000e86:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	f040 8129 	bne.w	80010e2 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e94:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000e98:	f043 0202 	orr.w	r2, r3, #2
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000ea8:	d004      	beq.n	8000eb4 <HAL_ADC_Init+0x16c>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4a5e      	ldr	r2, [pc, #376]	; (8001028 <HAL_ADC_Init+0x2e0>)
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	d101      	bne.n	8000eb8 <HAL_ADC_Init+0x170>
 8000eb4:	4b5d      	ldr	r3, [pc, #372]	; (800102c <HAL_ADC_Init+0x2e4>)
 8000eb6:	e000      	b.n	8000eba <HAL_ADC_Init+0x172>
 8000eb8:	4b5d      	ldr	r3, [pc, #372]	; (8001030 <HAL_ADC_Init+0x2e8>)
 8000eba:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000ec4:	d102      	bne.n	8000ecc <HAL_ADC_Init+0x184>
 8000ec6:	4b58      	ldr	r3, [pc, #352]	; (8001028 <HAL_ADC_Init+0x2e0>)
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	e01a      	b.n	8000f02 <HAL_ADC_Init+0x1ba>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a55      	ldr	r2, [pc, #340]	; (8001028 <HAL_ADC_Init+0x2e0>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d103      	bne.n	8000ede <HAL_ADC_Init+0x196>
 8000ed6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	e011      	b.n	8000f02 <HAL_ADC_Init+0x1ba>
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a54      	ldr	r2, [pc, #336]	; (8001034 <HAL_ADC_Init+0x2ec>)
 8000ee4:	4293      	cmp	r3, r2
 8000ee6:	d102      	bne.n	8000eee <HAL_ADC_Init+0x1a6>
 8000ee8:	4b53      	ldr	r3, [pc, #332]	; (8001038 <HAL_ADC_Init+0x2f0>)
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	e009      	b.n	8000f02 <HAL_ADC_Init+0x1ba>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4a51      	ldr	r2, [pc, #324]	; (8001038 <HAL_ADC_Init+0x2f0>)
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d102      	bne.n	8000efe <HAL_ADC_Init+0x1b6>
 8000ef8:	4b4e      	ldr	r3, [pc, #312]	; (8001034 <HAL_ADC_Init+0x2ec>)
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	e001      	b.n	8000f02 <HAL_ADC_Init+0x1ba>
 8000efe:	2300      	movs	r3, #0
 8000f00:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	689b      	ldr	r3, [r3, #8]
 8000f08:	f003 0303 	and.w	r3, r3, #3
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d108      	bne.n	8000f22 <HAL_ADC_Init+0x1da>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d101      	bne.n	8000f22 <HAL_ADC_Init+0x1da>
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e000      	b.n	8000f24 <HAL_ADC_Init+0x1dc>
 8000f22:	2300      	movs	r3, #0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d11c      	bne.n	8000f62 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000f28:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d010      	beq.n	8000f50 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	689b      	ldr	r3, [r3, #8]
 8000f32:	f003 0303 	and.w	r3, r3, #3
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d107      	bne.n	8000f4a <HAL_ADC_Init+0x202>
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d101      	bne.n	8000f4a <HAL_ADC_Init+0x202>
 8000f46:	2301      	movs	r3, #1
 8000f48:	e000      	b.n	8000f4c <HAL_ADC_Init+0x204>
 8000f4a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d108      	bne.n	8000f62 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000f50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f52:	689b      	ldr	r3, [r3, #8]
 8000f54:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	431a      	orrs	r2, r3
 8000f5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f60:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	7e5b      	ldrb	r3, [r3, #25]
 8000f66:	035b      	lsls	r3, r3, #13
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000f6c:	2a01      	cmp	r2, #1
 8000f6e:	d002      	beq.n	8000f76 <HAL_ADC_Init+0x22e>
 8000f70:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f74:	e000      	b.n	8000f78 <HAL_ADC_Init+0x230>
 8000f76:	2200      	movs	r2, #0
 8000f78:	431a      	orrs	r2, r3
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	68db      	ldr	r3, [r3, #12]
 8000f7e:	431a      	orrs	r2, r3
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	689b      	ldr	r3, [r3, #8]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d11b      	bne.n	8000fce <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	7e5b      	ldrb	r3, [r3, #25]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d109      	bne.n	8000fb2 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fa2:	3b01      	subs	r3, #1
 8000fa4:	045a      	lsls	r2, r3, #17
 8000fa6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fae:	663b      	str	r3, [r7, #96]	; 0x60
 8000fb0:	e00d      	b.n	8000fce <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000fba:	f043 0220 	orr.w	r2, r3, #32
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc6:	f043 0201 	orr.w	r2, r3, #1
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d03a      	beq.n	800104c <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a16      	ldr	r2, [pc, #88]	; (8001034 <HAL_ADC_Init+0x2ec>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d004      	beq.n	8000fea <HAL_ADC_Init+0x2a2>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a14      	ldr	r2, [pc, #80]	; (8001038 <HAL_ADC_Init+0x2f0>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d128      	bne.n	800103c <HAL_ADC_Init+0x2f4>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fee:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8000ff2:	d012      	beq.n	800101a <HAL_ADC_Init+0x2d2>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ff8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000ffc:	d00a      	beq.n	8001014 <HAL_ADC_Init+0x2cc>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001002:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8001006:	d002      	beq.n	800100e <HAL_ADC_Init+0x2c6>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800100c:	e018      	b.n	8001040 <HAL_ADC_Init+0x2f8>
 800100e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001012:	e015      	b.n	8001040 <HAL_ADC_Init+0x2f8>
 8001014:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8001018:	e012      	b.n	8001040 <HAL_ADC_Init+0x2f8>
 800101a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800101e:	e00f      	b.n	8001040 <HAL_ADC_Init+0x2f8>
 8001020:	20000084 	.word	0x20000084
 8001024:	431bde83 	.word	0x431bde83
 8001028:	50000100 	.word	0x50000100
 800102c:	50000300 	.word	0x50000300
 8001030:	50000700 	.word	0x50000700
 8001034:	50000400 	.word	0x50000400
 8001038:	50000500 	.word	0x50000500
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001044:	4313      	orrs	r3, r2
 8001046:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001048:	4313      	orrs	r3, r2
 800104a:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	f003 030c 	and.w	r3, r3, #12
 8001056:	2b00      	cmp	r3, #0
 8001058:	d114      	bne.n	8001084 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	68db      	ldr	r3, [r3, #12]
 8001060:	687a      	ldr	r2, [r7, #4]
 8001062:	6812      	ldr	r2, [r2, #0]
 8001064:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001068:	f023 0302 	bic.w	r3, r3, #2
 800106c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	7e1b      	ldrb	r3, [r3, #24]
 8001072:	039a      	lsls	r2, r3, #14
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800107a:	005b      	lsls	r3, r3, #1
 800107c:	4313      	orrs	r3, r2
 800107e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001080:	4313      	orrs	r3, r2
 8001082:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	68da      	ldr	r2, [r3, #12]
 800108a:	4b1e      	ldr	r3, [pc, #120]	; (8001104 <HAL_ADC_Init+0x3bc>)
 800108c:	4013      	ands	r3, r2
 800108e:	687a      	ldr	r2, [r7, #4]
 8001090:	6812      	ldr	r2, [r2, #0]
 8001092:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001094:	430b      	orrs	r3, r1
 8001096:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	691b      	ldr	r3, [r3, #16]
 800109c:	2b01      	cmp	r3, #1
 800109e:	d10c      	bne.n	80010ba <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	f023 010f 	bic.w	r1, r3, #15
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	1e5a      	subs	r2, r3, #1
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	430a      	orrs	r2, r1
 80010b6:	631a      	str	r2, [r3, #48]	; 0x30
 80010b8:	e007      	b.n	80010ca <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f022 020f 	bic.w	r2, r2, #15
 80010c8:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2200      	movs	r2, #0
 80010ce:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d4:	f023 0303 	bic.w	r3, r3, #3
 80010d8:	f043 0201 	orr.w	r2, r3, #1
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	641a      	str	r2, [r3, #64]	; 0x40
 80010e0:	e00a      	b.n	80010f8 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f023 0312 	bic.w	r3, r3, #18
 80010ea:	f043 0210 	orr.w	r2, r3, #16
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80010f2:	2301      	movs	r3, #1
 80010f4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80010f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	3768      	adds	r7, #104	; 0x68
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	fff0c007 	.word	0xfff0c007

08001108 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001110:	2300      	movs	r3, #0
 8001112:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	f003 0304 	and.w	r3, r3, #4
 800111e:	2b00      	cmp	r3, #0
 8001120:	f040 8123 	bne.w	800136a <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800112a:	2b01      	cmp	r3, #1
 800112c:	d101      	bne.n	8001132 <HAL_ADC_Start_IT+0x2a>
 800112e:	2302      	movs	r3, #2
 8001130:	e11e      	b.n	8001370 <HAL_ADC_Start_IT+0x268>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2201      	movs	r2, #1
 8001136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f001 f876 	bl	800222c <ADC_Enable>
 8001140:	4603      	mov	r3, r0
 8001142:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	2b00      	cmp	r3, #0
 8001148:	f040 810a 	bne.w	8001360 <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001150:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001154:	f023 0301 	bic.w	r3, r3, #1
 8001158:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001168:	d004      	beq.n	8001174 <HAL_ADC_Start_IT+0x6c>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a82      	ldr	r2, [pc, #520]	; (8001378 <HAL_ADC_Start_IT+0x270>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d106      	bne.n	8001182 <HAL_ADC_Start_IT+0x7a>
 8001174:	4b81      	ldr	r3, [pc, #516]	; (800137c <HAL_ADC_Start_IT+0x274>)
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	f003 031f 	and.w	r3, r3, #31
 800117c:	2b00      	cmp	r3, #0
 800117e:	d010      	beq.n	80011a2 <HAL_ADC_Start_IT+0x9a>
 8001180:	e005      	b.n	800118e <HAL_ADC_Start_IT+0x86>
 8001182:	4b7f      	ldr	r3, [pc, #508]	; (8001380 <HAL_ADC_Start_IT+0x278>)
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	f003 031f 	and.w	r3, r3, #31
 800118a:	2b00      	cmp	r3, #0
 800118c:	d009      	beq.n	80011a2 <HAL_ADC_Start_IT+0x9a>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001196:	d004      	beq.n	80011a2 <HAL_ADC_Start_IT+0x9a>
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a79      	ldr	r2, [pc, #484]	; (8001384 <HAL_ADC_Start_IT+0x27c>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d115      	bne.n	80011ce <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d036      	beq.n	800122a <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011c4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80011cc:	e02d      	b.n	800122a <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80011e2:	d004      	beq.n	80011ee <HAL_ADC_Start_IT+0xe6>
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a63      	ldr	r2, [pc, #396]	; (8001378 <HAL_ADC_Start_IT+0x270>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d10a      	bne.n	8001204 <HAL_ADC_Start_IT+0xfc>
 80011ee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	bf14      	ite	ne
 80011fc:	2301      	movne	r3, #1
 80011fe:	2300      	moveq	r3, #0
 8001200:	b2db      	uxtb	r3, r3
 8001202:	e008      	b.n	8001216 <HAL_ADC_Start_IT+0x10e>
 8001204:	4b5f      	ldr	r3, [pc, #380]	; (8001384 <HAL_ADC_Start_IT+0x27c>)
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800120c:	2b00      	cmp	r3, #0
 800120e:	bf14      	ite	ne
 8001210:	2301      	movne	r3, #1
 8001212:	2300      	moveq	r3, #0
 8001214:	b2db      	uxtb	r3, r3
 8001216:	2b00      	cmp	r3, #0
 8001218:	d007      	beq.n	800122a <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001222:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001232:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001236:	d106      	bne.n	8001246 <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123c:	f023 0206 	bic.w	r2, r3, #6
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	645a      	str	r2, [r3, #68]	; 0x44
 8001244:	e002      	b.n	800124c <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2200      	movs	r2, #0
 8001250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	221c      	movs	r2, #28
 800125a:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	695b      	ldr	r3, [r3, #20]
 8001260:	2b08      	cmp	r3, #8
 8001262:	d110      	bne.n	8001286 <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	685a      	ldr	r2, [r3, #4]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f022 0204 	bic.w	r2, r2, #4
 8001272:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	685a      	ldr	r2, [r3, #4]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f042 0208 	orr.w	r2, r2, #8
 8001282:	605a      	str	r2, [r3, #4]
          break;
 8001284:	e008      	b.n	8001298 <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	685a      	ldr	r2, [r3, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f042 020c 	orr.w	r2, r2, #12
 8001294:	605a      	str	r2, [r3, #4]
          break;
 8001296:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800129c:	2b01      	cmp	r3, #1
 800129e:	d107      	bne.n	80012b0 <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	685a      	ldr	r2, [r3, #4]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f022 0210 	bic.w	r2, r2, #16
 80012ae:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012b8:	d004      	beq.n	80012c4 <HAL_ADC_Start_IT+0x1bc>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a2e      	ldr	r2, [pc, #184]	; (8001378 <HAL_ADC_Start_IT+0x270>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d106      	bne.n	80012d2 <HAL_ADC_Start_IT+0x1ca>
 80012c4:	4b2d      	ldr	r3, [pc, #180]	; (800137c <HAL_ADC_Start_IT+0x274>)
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	f003 031f 	and.w	r3, r3, #31
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d03e      	beq.n	800134e <HAL_ADC_Start_IT+0x246>
 80012d0:	e005      	b.n	80012de <HAL_ADC_Start_IT+0x1d6>
 80012d2:	4b2b      	ldr	r3, [pc, #172]	; (8001380 <HAL_ADC_Start_IT+0x278>)
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	f003 031f 	and.w	r3, r3, #31
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d037      	beq.n	800134e <HAL_ADC_Start_IT+0x246>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012e6:	d004      	beq.n	80012f2 <HAL_ADC_Start_IT+0x1ea>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a22      	ldr	r2, [pc, #136]	; (8001378 <HAL_ADC_Start_IT+0x270>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d106      	bne.n	8001300 <HAL_ADC_Start_IT+0x1f8>
 80012f2:	4b22      	ldr	r3, [pc, #136]	; (800137c <HAL_ADC_Start_IT+0x274>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	f003 031f 	and.w	r3, r3, #31
 80012fa:	2b05      	cmp	r3, #5
 80012fc:	d027      	beq.n	800134e <HAL_ADC_Start_IT+0x246>
 80012fe:	e005      	b.n	800130c <HAL_ADC_Start_IT+0x204>
 8001300:	4b1f      	ldr	r3, [pc, #124]	; (8001380 <HAL_ADC_Start_IT+0x278>)
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	f003 031f 	and.w	r3, r3, #31
 8001308:	2b05      	cmp	r3, #5
 800130a:	d020      	beq.n	800134e <HAL_ADC_Start_IT+0x246>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001314:	d004      	beq.n	8001320 <HAL_ADC_Start_IT+0x218>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a17      	ldr	r2, [pc, #92]	; (8001378 <HAL_ADC_Start_IT+0x270>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d106      	bne.n	800132e <HAL_ADC_Start_IT+0x226>
 8001320:	4b16      	ldr	r3, [pc, #88]	; (800137c <HAL_ADC_Start_IT+0x274>)
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	f003 031f 	and.w	r3, r3, #31
 8001328:	2b09      	cmp	r3, #9
 800132a:	d010      	beq.n	800134e <HAL_ADC_Start_IT+0x246>
 800132c:	e005      	b.n	800133a <HAL_ADC_Start_IT+0x232>
 800132e:	4b14      	ldr	r3, [pc, #80]	; (8001380 <HAL_ADC_Start_IT+0x278>)
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	f003 031f 	and.w	r3, r3, #31
 8001336:	2b09      	cmp	r3, #9
 8001338:	d009      	beq.n	800134e <HAL_ADC_Start_IT+0x246>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001342:	d004      	beq.n	800134e <HAL_ADC_Start_IT+0x246>
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a0e      	ldr	r2, [pc, #56]	; (8001384 <HAL_ADC_Start_IT+0x27c>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d10f      	bne.n	800136e <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	689a      	ldr	r2, [r3, #8]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f042 0204 	orr.w	r2, r2, #4
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	e006      	b.n	800136e <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2200      	movs	r2, #0
 8001364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001368:	e001      	b.n	800136e <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800136a:	2302      	movs	r3, #2
 800136c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800136e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001370:	4618      	mov	r0, r3
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	50000100 	.word	0x50000100
 800137c:	50000300 	.word	0x50000300
 8001380:	50000700 	.word	0x50000700
 8001384:	50000400 	.word	0x50000400

08001388 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001396:	4618      	mov	r0, r3
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
	...

080013a4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b088      	sub	sp, #32
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 80013ac:	2300      	movs	r3, #0
 80013ae:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80013b0:	2300      	movs	r3, #0
 80013b2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 80013b4:	2300      	movs	r3, #0
 80013b6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	f003 0304 	and.w	r3, r3, #4
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d004      	beq.n	80013dc <HAL_ADC_IRQHandler+0x38>
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	f003 0304 	and.w	r3, r3, #4
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d10b      	bne.n	80013f4 <HAL_ADC_IRQHandler+0x50>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	f000 80bc 	beq.w	8001560 <HAL_ADC_IRQHandler+0x1bc>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	f003 0308 	and.w	r3, r3, #8
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	f000 80b6 	beq.w	8001560 <HAL_ADC_IRQHandler+0x1bc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f8:	f003 0310 	and.w	r3, r3, #16
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d105      	bne.n	800140c <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001404:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001414:	d004      	beq.n	8001420 <HAL_ADC_IRQHandler+0x7c>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a90      	ldr	r2, [pc, #576]	; (800165c <HAL_ADC_IRQHandler+0x2b8>)
 800141c:	4293      	cmp	r3, r2
 800141e:	d106      	bne.n	800142e <HAL_ADC_IRQHandler+0x8a>
 8001420:	4b8f      	ldr	r3, [pc, #572]	; (8001660 <HAL_ADC_IRQHandler+0x2bc>)
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	f003 031f 	and.w	r3, r3, #31
 8001428:	2b00      	cmp	r3, #0
 800142a:	d03e      	beq.n	80014aa <HAL_ADC_IRQHandler+0x106>
 800142c:	e005      	b.n	800143a <HAL_ADC_IRQHandler+0x96>
 800142e:	4b8d      	ldr	r3, [pc, #564]	; (8001664 <HAL_ADC_IRQHandler+0x2c0>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	f003 031f 	and.w	r3, r3, #31
 8001436:	2b00      	cmp	r3, #0
 8001438:	d037      	beq.n	80014aa <HAL_ADC_IRQHandler+0x106>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001442:	d004      	beq.n	800144e <HAL_ADC_IRQHandler+0xaa>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a84      	ldr	r2, [pc, #528]	; (800165c <HAL_ADC_IRQHandler+0x2b8>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d106      	bne.n	800145c <HAL_ADC_IRQHandler+0xb8>
 800144e:	4b84      	ldr	r3, [pc, #528]	; (8001660 <HAL_ADC_IRQHandler+0x2bc>)
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	f003 031f 	and.w	r3, r3, #31
 8001456:	2b05      	cmp	r3, #5
 8001458:	d027      	beq.n	80014aa <HAL_ADC_IRQHandler+0x106>
 800145a:	e005      	b.n	8001468 <HAL_ADC_IRQHandler+0xc4>
 800145c:	4b81      	ldr	r3, [pc, #516]	; (8001664 <HAL_ADC_IRQHandler+0x2c0>)
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	f003 031f 	and.w	r3, r3, #31
 8001464:	2b05      	cmp	r3, #5
 8001466:	d020      	beq.n	80014aa <HAL_ADC_IRQHandler+0x106>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001470:	d004      	beq.n	800147c <HAL_ADC_IRQHandler+0xd8>
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a79      	ldr	r2, [pc, #484]	; (800165c <HAL_ADC_IRQHandler+0x2b8>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d106      	bne.n	800148a <HAL_ADC_IRQHandler+0xe6>
 800147c:	4b78      	ldr	r3, [pc, #480]	; (8001660 <HAL_ADC_IRQHandler+0x2bc>)
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f003 031f 	and.w	r3, r3, #31
 8001484:	2b09      	cmp	r3, #9
 8001486:	d010      	beq.n	80014aa <HAL_ADC_IRQHandler+0x106>
 8001488:	e005      	b.n	8001496 <HAL_ADC_IRQHandler+0xf2>
 800148a:	4b76      	ldr	r3, [pc, #472]	; (8001664 <HAL_ADC_IRQHandler+0x2c0>)
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f003 031f 	and.w	r3, r3, #31
 8001492:	2b09      	cmp	r3, #9
 8001494:	d009      	beq.n	80014aa <HAL_ADC_IRQHandler+0x106>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800149e:	d004      	beq.n	80014aa <HAL_ADC_IRQHandler+0x106>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a70      	ldr	r2, [pc, #448]	; (8001668 <HAL_ADC_IRQHandler+0x2c4>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d104      	bne.n	80014b4 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	61bb      	str	r3, [r7, #24]
 80014b2:	e00f      	b.n	80014d4 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014bc:	d004      	beq.n	80014c8 <HAL_ADC_IRQHandler+0x124>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a66      	ldr	r2, [pc, #408]	; (800165c <HAL_ADC_IRQHandler+0x2b8>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d102      	bne.n	80014ce <HAL_ADC_IRQHandler+0x12a>
 80014c8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80014cc:	e000      	b.n	80014d0 <HAL_ADC_IRQHandler+0x12c>
 80014ce:	4b66      	ldr	r3, [pc, #408]	; (8001668 <HAL_ADC_IRQHandler+0x2c4>)
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	68db      	ldr	r3, [r3, #12]
 80014da:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d137      	bne.n	8001552 <HAL_ADC_IRQHandler+0x1ae>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d132      	bne.n	8001552 <HAL_ADC_IRQHandler+0x1ae>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	f003 0308 	and.w	r3, r3, #8
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d02d      	beq.n	8001552 <HAL_ADC_IRQHandler+0x1ae>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	f003 0304 	and.w	r3, r3, #4
 8001500:	2b00      	cmp	r3, #0
 8001502:	d11a      	bne.n	800153a <HAL_ADC_IRQHandler+0x196>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	685a      	ldr	r2, [r3, #4]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f022 020c 	bic.w	r2, r2, #12
 8001512:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001518:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001524:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001528:	2b00      	cmp	r3, #0
 800152a:	d112      	bne.n	8001552 <HAL_ADC_IRQHandler+0x1ae>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001530:	f043 0201 	orr.w	r2, r3, #1
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	641a      	str	r2, [r3, #64]	; 0x40
 8001538:	e00b      	b.n	8001552 <HAL_ADC_IRQHandler+0x1ae>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153e:	f043 0210 	orr.w	r2, r3, #16
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800154a:	f043 0201 	orr.w	r2, r3, #1
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff fbe4 	bl	8000d20 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	220c      	movs	r2, #12
 800155e:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	f003 0320 	and.w	r3, r3, #32
 8001566:	2b00      	cmp	r3, #0
 8001568:	d004      	beq.n	8001574 <HAL_ADC_IRQHandler+0x1d0>
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	f003 0320 	and.w	r3, r3, #32
 8001570:	2b00      	cmp	r3, #0
 8001572:	d10b      	bne.n	800158c <HAL_ADC_IRQHandler+0x1e8>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800157a:	2b00      	cmp	r3, #0
 800157c:	f000 8138 	beq.w	80017f0 <HAL_ADC_IRQHandler+0x44c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001586:	2b00      	cmp	r3, #0
 8001588:	f000 8132 	beq.w	80017f0 <HAL_ADC_IRQHandler+0x44c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001590:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015a0:	d004      	beq.n	80015ac <HAL_ADC_IRQHandler+0x208>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a2d      	ldr	r2, [pc, #180]	; (800165c <HAL_ADC_IRQHandler+0x2b8>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d106      	bne.n	80015ba <HAL_ADC_IRQHandler+0x216>
 80015ac:	4b2c      	ldr	r3, [pc, #176]	; (8001660 <HAL_ADC_IRQHandler+0x2bc>)
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	f003 031f 	and.w	r3, r3, #31
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d03e      	beq.n	8001636 <HAL_ADC_IRQHandler+0x292>
 80015b8:	e005      	b.n	80015c6 <HAL_ADC_IRQHandler+0x222>
 80015ba:	4b2a      	ldr	r3, [pc, #168]	; (8001664 <HAL_ADC_IRQHandler+0x2c0>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f003 031f 	and.w	r3, r3, #31
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d037      	beq.n	8001636 <HAL_ADC_IRQHandler+0x292>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015ce:	d004      	beq.n	80015da <HAL_ADC_IRQHandler+0x236>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a21      	ldr	r2, [pc, #132]	; (800165c <HAL_ADC_IRQHandler+0x2b8>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d106      	bne.n	80015e8 <HAL_ADC_IRQHandler+0x244>
 80015da:	4b21      	ldr	r3, [pc, #132]	; (8001660 <HAL_ADC_IRQHandler+0x2bc>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f003 031f 	and.w	r3, r3, #31
 80015e2:	2b05      	cmp	r3, #5
 80015e4:	d027      	beq.n	8001636 <HAL_ADC_IRQHandler+0x292>
 80015e6:	e005      	b.n	80015f4 <HAL_ADC_IRQHandler+0x250>
 80015e8:	4b1e      	ldr	r3, [pc, #120]	; (8001664 <HAL_ADC_IRQHandler+0x2c0>)
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	f003 031f 	and.w	r3, r3, #31
 80015f0:	2b05      	cmp	r3, #5
 80015f2:	d020      	beq.n	8001636 <HAL_ADC_IRQHandler+0x292>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80015fc:	d004      	beq.n	8001608 <HAL_ADC_IRQHandler+0x264>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a16      	ldr	r2, [pc, #88]	; (800165c <HAL_ADC_IRQHandler+0x2b8>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d106      	bne.n	8001616 <HAL_ADC_IRQHandler+0x272>
 8001608:	4b15      	ldr	r3, [pc, #84]	; (8001660 <HAL_ADC_IRQHandler+0x2bc>)
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	f003 031f 	and.w	r3, r3, #31
 8001610:	2b09      	cmp	r3, #9
 8001612:	d010      	beq.n	8001636 <HAL_ADC_IRQHandler+0x292>
 8001614:	e005      	b.n	8001622 <HAL_ADC_IRQHandler+0x27e>
 8001616:	4b13      	ldr	r3, [pc, #76]	; (8001664 <HAL_ADC_IRQHandler+0x2c0>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f003 031f 	and.w	r3, r3, #31
 800161e:	2b09      	cmp	r3, #9
 8001620:	d009      	beq.n	8001636 <HAL_ADC_IRQHandler+0x292>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800162a:	d004      	beq.n	8001636 <HAL_ADC_IRQHandler+0x292>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a0d      	ldr	r2, [pc, #52]	; (8001668 <HAL_ADC_IRQHandler+0x2c4>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d104      	bne.n	8001640 <HAL_ADC_IRQHandler+0x29c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	61bb      	str	r3, [r7, #24]
 800163e:	e018      	b.n	8001672 <HAL_ADC_IRQHandler+0x2ce>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001648:	d004      	beq.n	8001654 <HAL_ADC_IRQHandler+0x2b0>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a03      	ldr	r2, [pc, #12]	; (800165c <HAL_ADC_IRQHandler+0x2b8>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d10b      	bne.n	800166c <HAL_ADC_IRQHandler+0x2c8>
 8001654:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001658:	e009      	b.n	800166e <HAL_ADC_IRQHandler+0x2ca>
 800165a:	bf00      	nop
 800165c:	50000100 	.word	0x50000100
 8001660:	50000300 	.word	0x50000300
 8001664:	50000700 	.word	0x50000700
 8001668:	50000400 	.word	0x50000400
 800166c:	4b92      	ldr	r3, [pc, #584]	; (80018b8 <HAL_ADC_IRQHandler+0x514>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001678:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800167c:	2b00      	cmp	r3, #0
 800167e:	f040 80b0 	bne.w	80017e2 <HAL_ADC_IRQHandler+0x43e>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8001682:	69bb      	ldr	r3, [r7, #24]
 8001684:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d00d      	beq.n	80016a8 <HAL_ADC_IRQHandler+0x304>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8001696:	2b00      	cmp	r3, #0
 8001698:	f040 80a3 	bne.w	80017e2 <HAL_ADC_IRQHandler+0x43e>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 800169c:	69bb      	ldr	r3, [r7, #24]
 800169e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	f040 809d 	bne.w	80017e2 <HAL_ADC_IRQHandler+0x43e>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	f000 8097 	beq.w	80017e2 <HAL_ADC_IRQHandler+0x43e>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016bc:	d004      	beq.n	80016c8 <HAL_ADC_IRQHandler+0x324>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a7e      	ldr	r2, [pc, #504]	; (80018bc <HAL_ADC_IRQHandler+0x518>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d106      	bne.n	80016d6 <HAL_ADC_IRQHandler+0x332>
 80016c8:	4b7d      	ldr	r3, [pc, #500]	; (80018c0 <HAL_ADC_IRQHandler+0x51c>)
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	f003 031f 	and.w	r3, r3, #31
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d03e      	beq.n	8001752 <HAL_ADC_IRQHandler+0x3ae>
 80016d4:	e005      	b.n	80016e2 <HAL_ADC_IRQHandler+0x33e>
 80016d6:	4b7b      	ldr	r3, [pc, #492]	; (80018c4 <HAL_ADC_IRQHandler+0x520>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	f003 031f 	and.w	r3, r3, #31
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d037      	beq.n	8001752 <HAL_ADC_IRQHandler+0x3ae>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016ea:	d004      	beq.n	80016f6 <HAL_ADC_IRQHandler+0x352>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a72      	ldr	r2, [pc, #456]	; (80018bc <HAL_ADC_IRQHandler+0x518>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d106      	bne.n	8001704 <HAL_ADC_IRQHandler+0x360>
 80016f6:	4b72      	ldr	r3, [pc, #456]	; (80018c0 <HAL_ADC_IRQHandler+0x51c>)
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	f003 031f 	and.w	r3, r3, #31
 80016fe:	2b06      	cmp	r3, #6
 8001700:	d027      	beq.n	8001752 <HAL_ADC_IRQHandler+0x3ae>
 8001702:	e005      	b.n	8001710 <HAL_ADC_IRQHandler+0x36c>
 8001704:	4b6f      	ldr	r3, [pc, #444]	; (80018c4 <HAL_ADC_IRQHandler+0x520>)
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	f003 031f 	and.w	r3, r3, #31
 800170c:	2b06      	cmp	r3, #6
 800170e:	d020      	beq.n	8001752 <HAL_ADC_IRQHandler+0x3ae>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001718:	d004      	beq.n	8001724 <HAL_ADC_IRQHandler+0x380>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a67      	ldr	r2, [pc, #412]	; (80018bc <HAL_ADC_IRQHandler+0x518>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d106      	bne.n	8001732 <HAL_ADC_IRQHandler+0x38e>
 8001724:	4b66      	ldr	r3, [pc, #408]	; (80018c0 <HAL_ADC_IRQHandler+0x51c>)
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	f003 031f 	and.w	r3, r3, #31
 800172c:	2b07      	cmp	r3, #7
 800172e:	d010      	beq.n	8001752 <HAL_ADC_IRQHandler+0x3ae>
 8001730:	e005      	b.n	800173e <HAL_ADC_IRQHandler+0x39a>
 8001732:	4b64      	ldr	r3, [pc, #400]	; (80018c4 <HAL_ADC_IRQHandler+0x520>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f003 031f 	and.w	r3, r3, #31
 800173a:	2b07      	cmp	r3, #7
 800173c:	d009      	beq.n	8001752 <HAL_ADC_IRQHandler+0x3ae>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001746:	d004      	beq.n	8001752 <HAL_ADC_IRQHandler+0x3ae>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a5a      	ldr	r2, [pc, #360]	; (80018b8 <HAL_ADC_IRQHandler+0x514>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d104      	bne.n	800175c <HAL_ADC_IRQHandler+0x3b8>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	617b      	str	r3, [r7, #20]
 800175a:	e00f      	b.n	800177c <HAL_ADC_IRQHandler+0x3d8>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001764:	d004      	beq.n	8001770 <HAL_ADC_IRQHandler+0x3cc>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a54      	ldr	r2, [pc, #336]	; (80018bc <HAL_ADC_IRQHandler+0x518>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d102      	bne.n	8001776 <HAL_ADC_IRQHandler+0x3d2>
 8001770:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001774:	e000      	b.n	8001778 <HAL_ADC_IRQHandler+0x3d4>
 8001776:	4b50      	ldr	r3, [pc, #320]	; (80018b8 <HAL_ADC_IRQHandler+0x514>)
 8001778:	68db      	ldr	r3, [r3, #12]
 800177a:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001782:	2b00      	cmp	r3, #0
 8001784:	d12d      	bne.n	80017e2 <HAL_ADC_IRQHandler+0x43e>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	f003 0308 	and.w	r3, r3, #8
 8001790:	2b00      	cmp	r3, #0
 8001792:	d11a      	bne.n	80017ca <HAL_ADC_IRQHandler+0x426>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	685a      	ldr	r2, [r3, #4]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80017a2:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d112      	bne.n	80017e2 <HAL_ADC_IRQHandler+0x43e>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c0:	f043 0201 	orr.w	r2, r3, #1
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	641a      	str	r2, [r3, #64]	; 0x40
 80017c8:	e00b      	b.n	80017e2 <HAL_ADC_IRQHandler+0x43e>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ce:	f043 0210 	orr.w	r2, r3, #16
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017da:	f043 0201 	orr.w	r2, r3, #1
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f000 f8c4 	bl	8001970 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2260      	movs	r2, #96	; 0x60
 80017ee:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d011      	beq.n	800181e <HAL_ADC_IRQHandler+0x47a>
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001800:	2b00      	cmp	r3, #0
 8001802:	d00c      	beq.n	800181e <HAL_ADC_IRQHandler+0x47a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001808:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f7fe ff15 	bl	8000640 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2280      	movs	r2, #128	; 0x80
 800181c:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001824:	2b00      	cmp	r3, #0
 8001826:	d012      	beq.n	800184e <HAL_ADC_IRQHandler+0x4aa>
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800182e:	2b00      	cmp	r3, #0
 8001830:	d00d      	beq.n	800184e <HAL_ADC_IRQHandler+0x4aa>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001836:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f000 f8aa 	bl	8001998 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f44f 7280 	mov.w	r2, #256	; 0x100
 800184c:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001854:	2b00      	cmp	r3, #0
 8001856:	d012      	beq.n	800187e <HAL_ADC_IRQHandler+0x4da>
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800185e:	2b00      	cmp	r3, #0
 8001860:	d00d      	beq.n	800187e <HAL_ADC_IRQHandler+0x4da>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001866:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f000 f89c 	bl	80019ac <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f44f 7200 	mov.w	r2, #512	; 0x200
 800187c:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	f003 0310 	and.w	r3, r3, #16
 8001884:	2b00      	cmp	r3, #0
 8001886:	d04f      	beq.n	8001928 <HAL_ADC_IRQHandler+0x584>
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f003 0310 	and.w	r3, r3, #16
 800188e:	2b00      	cmp	r3, #0
 8001890:	d04a      	beq.n	8001928 <HAL_ADC_IRQHandler+0x584>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001896:	2b01      	cmp	r3, #1
 8001898:	d102      	bne.n	80018a0 <HAL_ADC_IRQHandler+0x4fc>
    {
      overrun_error = 1U;
 800189a:	2301      	movs	r3, #1
 800189c:	61fb      	str	r3, [r7, #28]
 800189e:	e02d      	b.n	80018fc <HAL_ADC_IRQHandler+0x558>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018a8:	d004      	beq.n	80018b4 <HAL_ADC_IRQHandler+0x510>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a03      	ldr	r2, [pc, #12]	; (80018bc <HAL_ADC_IRQHandler+0x518>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d109      	bne.n	80018c8 <HAL_ADC_IRQHandler+0x524>
 80018b4:	4b02      	ldr	r3, [pc, #8]	; (80018c0 <HAL_ADC_IRQHandler+0x51c>)
 80018b6:	e008      	b.n	80018ca <HAL_ADC_IRQHandler+0x526>
 80018b8:	50000400 	.word	0x50000400
 80018bc:	50000100 	.word	0x50000100
 80018c0:	50000300 	.word	0x50000300
 80018c4:	50000700 	.word	0x50000700
 80018c8:	4b28      	ldr	r3, [pc, #160]	; (800196c <HAL_ADC_IRQHandler+0x5c8>)
 80018ca:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f003 031f 	and.w	r3, r3, #31
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d109      	bne.n	80018ec <HAL_ADC_IRQHandler+0x548>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	68db      	ldr	r3, [r3, #12]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d10a      	bne.n	80018fc <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 80018e6:	2301      	movs	r3, #1
 80018e8:	61fb      	str	r3, [r7, #28]
 80018ea:	e007      	b.n	80018fc <HAL_ADC_IRQHandler+0x558>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 80018f8:	2301      	movs	r3, #1
 80018fa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d10e      	bne.n	8001920 <HAL_ADC_IRQHandler+0x57c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001906:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001912:	f043 0202 	orr.w	r2, r3, #2
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f7ff fa0a 	bl	8000d34 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2210      	movs	r2, #16
 8001926:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800192e:	2b00      	cmp	r3, #0
 8001930:	d018      	beq.n	8001964 <HAL_ADC_IRQHandler+0x5c0>
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001938:	2b00      	cmp	r3, #0
 800193a:	d013      	beq.n	8001964 <HAL_ADC_IRQHandler+0x5c0>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001940:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194c:	f043 0208 	orr.w	r2, r3, #8
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800195c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f000 f810 	bl	8001984 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8001964:	bf00      	nop
 8001966:	3720      	adds	r7, #32
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	50000700 	.word	0x50000700

08001970 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 800198c:	bf00      	nop
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 80019b4:	bf00      	nop
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b09b      	sub	sp, #108	; 0x6c
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019ca:	2300      	movs	r3, #0
 80019cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d101      	bne.n	80019e2 <HAL_ADC_ConfigChannel+0x22>
 80019de:	2302      	movs	r3, #2
 80019e0:	e2c8      	b.n	8001f74 <HAL_ADC_ConfigChannel+0x5b4>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2201      	movs	r2, #1
 80019e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	f003 0304 	and.w	r3, r3, #4
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	f040 82ac 	bne.w	8001f52 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	2b04      	cmp	r3, #4
 8001a00:	d81c      	bhi.n	8001a3c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685a      	ldr	r2, [r3, #4]
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	4413      	add	r3, r2
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	461a      	mov	r2, r3
 8001a16:	231f      	movs	r3, #31
 8001a18:	4093      	lsls	r3, r2
 8001a1a:	43db      	mvns	r3, r3
 8001a1c:	4019      	ands	r1, r3
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	6818      	ldr	r0, [r3, #0]
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	685a      	ldr	r2, [r3, #4]
 8001a26:	4613      	mov	r3, r2
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	4413      	add	r3, r2
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	fa00 f203 	lsl.w	r2, r0, r3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	430a      	orrs	r2, r1
 8001a38:	631a      	str	r2, [r3, #48]	; 0x30
 8001a3a:	e063      	b.n	8001b04 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	2b09      	cmp	r3, #9
 8001a42:	d81e      	bhi.n	8001a82 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	685a      	ldr	r2, [r3, #4]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	4413      	add	r3, r2
 8001a54:	005b      	lsls	r3, r3, #1
 8001a56:	3b1e      	subs	r3, #30
 8001a58:	221f      	movs	r2, #31
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	43db      	mvns	r3, r3
 8001a60:	4019      	ands	r1, r3
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	6818      	ldr	r0, [r3, #0]
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	685a      	ldr	r2, [r3, #4]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	4413      	add	r3, r2
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	3b1e      	subs	r3, #30
 8001a74:	fa00 f203 	lsl.w	r2, r0, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	430a      	orrs	r2, r1
 8001a7e:	635a      	str	r2, [r3, #52]	; 0x34
 8001a80:	e040      	b.n	8001b04 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	2b0e      	cmp	r3, #14
 8001a88:	d81e      	bhi.n	8001ac8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	685a      	ldr	r2, [r3, #4]
 8001a94:	4613      	mov	r3, r2
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	4413      	add	r3, r2
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	3b3c      	subs	r3, #60	; 0x3c
 8001a9e:	221f      	movs	r2, #31
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	4019      	ands	r1, r3
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	6818      	ldr	r0, [r3, #0]
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685a      	ldr	r2, [r3, #4]
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4413      	add	r3, r2
 8001ab6:	005b      	lsls	r3, r3, #1
 8001ab8:	3b3c      	subs	r3, #60	; 0x3c
 8001aba:	fa00 f203 	lsl.w	r2, r0, r3
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	430a      	orrs	r2, r1
 8001ac4:	639a      	str	r2, [r3, #56]	; 0x38
 8001ac6:	e01d      	b.n	8001b04 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685a      	ldr	r2, [r3, #4]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	4413      	add	r3, r2
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	3b5a      	subs	r3, #90	; 0x5a
 8001adc:	221f      	movs	r2, #31
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	4019      	ands	r1, r3
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	6818      	ldr	r0, [r3, #0]
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685a      	ldr	r2, [r3, #4]
 8001aee:	4613      	mov	r3, r2
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4413      	add	r3, r2
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	3b5a      	subs	r3, #90	; 0x5a
 8001af8:	fa00 f203 	lsl.w	r2, r0, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	430a      	orrs	r2, r1
 8001b02:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	f003 030c 	and.w	r3, r3, #12
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	f040 80e5 	bne.w	8001cde <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b09      	cmp	r3, #9
 8001b1a:	d91c      	bls.n	8001b56 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	6999      	ldr	r1, [r3, #24]
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	4613      	mov	r3, r2
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	4413      	add	r3, r2
 8001b2c:	3b1e      	subs	r3, #30
 8001b2e:	2207      	movs	r2, #7
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
 8001b34:	43db      	mvns	r3, r3
 8001b36:	4019      	ands	r1, r3
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	6898      	ldr	r0, [r3, #8]
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	4613      	mov	r3, r2
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	4413      	add	r3, r2
 8001b46:	3b1e      	subs	r3, #30
 8001b48:	fa00 f203 	lsl.w	r2, r0, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	430a      	orrs	r2, r1
 8001b52:	619a      	str	r2, [r3, #24]
 8001b54:	e019      	b.n	8001b8a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	6959      	ldr	r1, [r3, #20]
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	4613      	mov	r3, r2
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	4413      	add	r3, r2
 8001b66:	2207      	movs	r2, #7
 8001b68:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	4019      	ands	r1, r3
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	6898      	ldr	r0, [r3, #8]
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	4413      	add	r3, r2
 8001b7e:	fa00 f203 	lsl.w	r2, r0, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	430a      	orrs	r2, r1
 8001b88:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	695a      	ldr	r2, [r3, #20]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	08db      	lsrs	r3, r3, #3
 8001b96:	f003 0303 	and.w	r3, r3, #3
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	691b      	ldr	r3, [r3, #16]
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	2b03      	cmp	r3, #3
 8001baa:	d84f      	bhi.n	8001c4c <HAL_ADC_ConfigChannel+0x28c>
 8001bac:	a201      	add	r2, pc, #4	; (adr r2, 8001bb4 <HAL_ADC_ConfigChannel+0x1f4>)
 8001bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bb2:	bf00      	nop
 8001bb4:	08001bc5 	.word	0x08001bc5
 8001bb8:	08001be7 	.word	0x08001be7
 8001bbc:	08001c09 	.word	0x08001c09
 8001bc0:	08001c2b 	.word	0x08001c2b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bca:	4b99      	ldr	r3, [pc, #612]	; (8001e30 <HAL_ADC_ConfigChannel+0x470>)
 8001bcc:	4013      	ands	r3, r2
 8001bce:	683a      	ldr	r2, [r7, #0]
 8001bd0:	6812      	ldr	r2, [r2, #0]
 8001bd2:	0691      	lsls	r1, r2, #26
 8001bd4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	431a      	orrs	r2, r3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001be2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001be4:	e07b      	b.n	8001cde <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001bec:	4b90      	ldr	r3, [pc, #576]	; (8001e30 <HAL_ADC_ConfigChannel+0x470>)
 8001bee:	4013      	ands	r3, r2
 8001bf0:	683a      	ldr	r2, [r7, #0]
 8001bf2:	6812      	ldr	r2, [r2, #0]
 8001bf4:	0691      	lsls	r1, r2, #26
 8001bf6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001c04:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001c06:	e06a      	b.n	8001cde <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001c0e:	4b88      	ldr	r3, [pc, #544]	; (8001e30 <HAL_ADC_ConfigChannel+0x470>)
 8001c10:	4013      	ands	r3, r2
 8001c12:	683a      	ldr	r2, [r7, #0]
 8001c14:	6812      	ldr	r2, [r2, #0]
 8001c16:	0691      	lsls	r1, r2, #26
 8001c18:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	431a      	orrs	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001c26:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001c28:	e059      	b.n	8001cde <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001c30:	4b7f      	ldr	r3, [pc, #508]	; (8001e30 <HAL_ADC_ConfigChannel+0x470>)
 8001c32:	4013      	ands	r3, r2
 8001c34:	683a      	ldr	r2, [r7, #0]
 8001c36:	6812      	ldr	r2, [r2, #0]
 8001c38:	0691      	lsls	r1, r2, #26
 8001c3a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	431a      	orrs	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001c48:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001c4a:	e048      	b.n	8001cde <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c52:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	069b      	lsls	r3, r3, #26
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d107      	bne.n	8001c70 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001c6e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001c76:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	069b      	lsls	r3, r3, #26
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d107      	bne.n	8001c94 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001c92:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001c9a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	069b      	lsls	r3, r3, #26
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d107      	bne.n	8001cb8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001cb6:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001cbe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	069b      	lsls	r3, r3, #26
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d107      	bne.n	8001cdc <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001cda:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001cdc:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f003 0303 	and.w	r3, r3, #3
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d108      	bne.n	8001cfe <HAL_ADC_ConfigChannel+0x33e>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d101      	bne.n	8001cfe <HAL_ADC_ConfigChannel+0x33e>
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e000      	b.n	8001d00 <HAL_ADC_ConfigChannel+0x340>
 8001cfe:	2300      	movs	r3, #0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	f040 8131 	bne.w	8001f68 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d00f      	beq.n	8001d2e <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d20:	43da      	mvns	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	400a      	ands	r2, r1
 8001d28:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001d2c:	e049      	b.n	8001dc2 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	409a      	lsls	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	430a      	orrs	r2, r1
 8001d44:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2b09      	cmp	r3, #9
 8001d4e:	d91c      	bls.n	8001d8a <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	6999      	ldr	r1, [r3, #24]
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	4413      	add	r3, r2
 8001d60:	3b1b      	subs	r3, #27
 8001d62:	2207      	movs	r2, #7
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	4019      	ands	r1, r3
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	6898      	ldr	r0, [r3, #8]
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	4613      	mov	r3, r2
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	4413      	add	r3, r2
 8001d7a:	3b1b      	subs	r3, #27
 8001d7c:	fa00 f203 	lsl.w	r2, r0, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	430a      	orrs	r2, r1
 8001d86:	619a      	str	r2, [r3, #24]
 8001d88:	e01b      	b.n	8001dc2 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	6959      	ldr	r1, [r3, #20]
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	1c5a      	adds	r2, r3, #1
 8001d96:	4613      	mov	r3, r2
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	4413      	add	r3, r2
 8001d9c:	2207      	movs	r2, #7
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	43db      	mvns	r3, r3
 8001da4:	4019      	ands	r1, r3
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	6898      	ldr	r0, [r3, #8]
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	1c5a      	adds	r2, r3, #1
 8001db0:	4613      	mov	r3, r2
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	4413      	add	r3, r2
 8001db6:	fa00 f203 	lsl.w	r2, r0, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001dca:	d004      	beq.n	8001dd6 <HAL_ADC_ConfigChannel+0x416>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a18      	ldr	r2, [pc, #96]	; (8001e34 <HAL_ADC_ConfigChannel+0x474>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d101      	bne.n	8001dda <HAL_ADC_ConfigChannel+0x41a>
 8001dd6:	4b18      	ldr	r3, [pc, #96]	; (8001e38 <HAL_ADC_ConfigChannel+0x478>)
 8001dd8:	e000      	b.n	8001ddc <HAL_ADC_ConfigChannel+0x41c>
 8001dda:	4b18      	ldr	r3, [pc, #96]	; (8001e3c <HAL_ADC_ConfigChannel+0x47c>)
 8001ddc:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2b10      	cmp	r3, #16
 8001de4:	d105      	bne.n	8001df2 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001de6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d015      	beq.n	8001e1e <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001df6:	2b11      	cmp	r3, #17
 8001df8:	d105      	bne.n	8001e06 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001dfa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d00b      	beq.n	8001e1e <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001e0a:	2b12      	cmp	r3, #18
 8001e0c:	f040 80ac 	bne.w	8001f68 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001e10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	f040 80a5 	bne.w	8001f68 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e26:	d10b      	bne.n	8001e40 <HAL_ADC_ConfigChannel+0x480>
 8001e28:	4b02      	ldr	r3, [pc, #8]	; (8001e34 <HAL_ADC_ConfigChannel+0x474>)
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	e023      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x4b6>
 8001e2e:	bf00      	nop
 8001e30:	83fff000 	.word	0x83fff000
 8001e34:	50000100 	.word	0x50000100
 8001e38:	50000300 	.word	0x50000300
 8001e3c:	50000700 	.word	0x50000700
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a4e      	ldr	r2, [pc, #312]	; (8001f80 <HAL_ADC_ConfigChannel+0x5c0>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d103      	bne.n	8001e52 <HAL_ADC_ConfigChannel+0x492>
 8001e4a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	e011      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x4b6>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a4b      	ldr	r2, [pc, #300]	; (8001f84 <HAL_ADC_ConfigChannel+0x5c4>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d102      	bne.n	8001e62 <HAL_ADC_ConfigChannel+0x4a2>
 8001e5c:	4b4a      	ldr	r3, [pc, #296]	; (8001f88 <HAL_ADC_ConfigChannel+0x5c8>)
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	e009      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x4b6>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a48      	ldr	r2, [pc, #288]	; (8001f88 <HAL_ADC_ConfigChannel+0x5c8>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d102      	bne.n	8001e72 <HAL_ADC_ConfigChannel+0x4b2>
 8001e6c:	4b45      	ldr	r3, [pc, #276]	; (8001f84 <HAL_ADC_ConfigChannel+0x5c4>)
 8001e6e:	60fb      	str	r3, [r7, #12]
 8001e70:	e001      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x4b6>
 8001e72:	2300      	movs	r3, #0
 8001e74:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f003 0303 	and.w	r3, r3, #3
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d108      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x4d6>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d101      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x4d6>
 8001e92:	2301      	movs	r3, #1
 8001e94:	e000      	b.n	8001e98 <HAL_ADC_ConfigChannel+0x4d8>
 8001e96:	2300      	movs	r3, #0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d150      	bne.n	8001f3e <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001e9c:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d010      	beq.n	8001ec4 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f003 0303 	and.w	r3, r3, #3
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d107      	bne.n	8001ebe <HAL_ADC_ConfigChannel+0x4fe>
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d101      	bne.n	8001ebe <HAL_ADC_ConfigChannel+0x4fe>
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e000      	b.n	8001ec0 <HAL_ADC_ConfigChannel+0x500>
 8001ebe:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d13c      	bne.n	8001f3e <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2b10      	cmp	r3, #16
 8001eca:	d11d      	bne.n	8001f08 <HAL_ADC_ConfigChannel+0x548>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ed4:	d118      	bne.n	8001f08 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001ed6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001ede:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ee0:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ee2:	4b2a      	ldr	r3, [pc, #168]	; (8001f8c <HAL_ADC_ConfigChannel+0x5cc>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a2a      	ldr	r2, [pc, #168]	; (8001f90 <HAL_ADC_ConfigChannel+0x5d0>)
 8001ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8001eec:	0c9a      	lsrs	r2, r3, #18
 8001eee:	4613      	mov	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ef8:	e002      	b.n	8001f00 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	3b01      	subs	r3, #1
 8001efe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d1f9      	bne.n	8001efa <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001f06:	e02e      	b.n	8001f66 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2b11      	cmp	r3, #17
 8001f0e:	d10b      	bne.n	8001f28 <HAL_ADC_ConfigChannel+0x568>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f18:	d106      	bne.n	8001f28 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001f1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001f22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f24:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001f26:	e01e      	b.n	8001f66 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2b12      	cmp	r3, #18
 8001f2e:	d11a      	bne.n	8001f66 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001f30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001f38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f3a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001f3c:	e013      	b.n	8001f66 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f42:	f043 0220 	orr.w	r2, r3, #32
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001f50:	e00a      	b.n	8001f68 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f56:	f043 0220 	orr.w	r2, r3, #32
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001f64:	e000      	b.n	8001f68 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001f66:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001f70:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	376c      	adds	r7, #108	; 0x6c
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	50000100 	.word	0x50000100
 8001f84:	50000400 	.word	0x50000400
 8001f88:	50000500 	.word	0x50000500
 8001f8c:	20000084 	.word	0x20000084
 8001f90:	431bde83 	.word	0x431bde83

08001f94 <HAL_ADC_AnalogWDGConfig>:
  * @param  hadc ADC handle
  * @param  AnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b089      	sub	sp, #36	; 0x24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	77fb      	strb	r3, [r7, #31]

  /* Verify if threshold is within the selected ADC resolution */
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->LowThreshold));

  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001faa:	d003      	beq.n	8001fb4 <HAL_ADC_AnalogWDGConfig+0x20>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8001fb0:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d101      	bne.n	8001fc2 <HAL_ADC_AnalogWDGConfig+0x2e>
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	e12c      	b.n	800221c <HAL_ADC_AnalogWDGConfig+0x288>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular and injected groups:                      */
  /*  - Analog watchdog channels                                              */
  /*  - Analog watchdog thresholds                                            */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f003 030c 	and.w	r3, r3, #12
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	f040 8114 	bne.w	8002202 <HAL_ADC_AnalogWDGConfig+0x26e>
  {
  
    /* Analog watchdogs configuration */
    if(AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d14f      	bne.n	8002082 <HAL_ADC_AnalogWDGConfig+0xee>
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: regular and/or injected      */
      /*    groups, one or overall group of channels.                         */
      /*  - Set the Analog watchdog channel (is not used if watchdog          */
      /*    mode "all channels": ADC_CFGR_AWD1SGL=0U).                         */
      MODIFY_REG(hadc->Instance->CFGR                             ,
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	f023 43fb 	bic.w	r3, r3, #2105540608	; 0x7d800000
 8001fec:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001ff0:	683a      	ldr	r2, [r7, #0]
 8001ff2:	6851      	ldr	r1, [r2, #4]
 8001ff4:	683a      	ldr	r2, [r7, #0]
 8001ff6:	6892      	ldr	r2, [r2, #8]
 8001ff8:	0692      	lsls	r2, r2, #26
 8001ffa:	4311      	orrs	r1, r2
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	6812      	ldr	r2, [r2, #0]
 8002000:	430b      	orrs	r3, r1
 8002002:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR_AWD1CH_SHIFT(AnalogWDGConfig->Channel)   );

      /* Shift the offset in function of the selected ADC resolution:         */
      /* Thresholds have to be left-aligned on bit 11U, the LSB (right bits)   */
      /* are set to 0                                                         */ 
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	691a      	ldr	r2, [r3, #16]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	08db      	lsrs	r3, r3, #3
 8002010:	f003 0303 	and.w	r3, r3, #3
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	613b      	str	r3, [r7, #16]
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	695a      	ldr	r2, [r3, #20]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	08db      	lsrs	r3, r3, #3
 8002028:	f003 0303 	and.w	r3, r3, #3
 800202c:	005b      	lsls	r3, r3, #1
 800202e:	fa02 f303 	lsl.w	r3, r2, r3
 8002032:	60fb      	str	r3, [r7, #12]
      
      /* Set the high and low thresholds */
      MODIFY_REG(hadc->Instance->TR1                                ,
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	6a1b      	ldr	r3, [r3, #32]
 800203a:	f003 21f0 	and.w	r1, r3, #4026593280	; 0xf000f000
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	041a      	lsls	r2, r3, #16
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	431a      	orrs	r2, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	430a      	orrs	r2, r1
 800204c:	621a      	str	r2, [r3, #32]
                 tmpAWDLowThresholdShifted                           );
      
      /* Clear the ADC Analog watchdog flag (in case of left enabled by       */
      /* previous ADC operations) to be ready to use for HAL_ADC_IRQHandler() */
      /* or HAL_ADC_PollForEvent().                                           */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_IT_AWD1);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2280      	movs	r2, #128	; 0x80
 8002054:	601a      	str	r2, [r3, #0]
      
      /* Configure ADC Analog watchdog interrupt */
      if(AnalogWDGConfig->ITMode == ENABLE)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	7b1b      	ldrb	r3, [r3, #12]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d108      	bne.n	8002070 <HAL_ADC_AnalogWDGConfig+0xdc>
      {
        /* Enable the ADC Analog watchdog interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD1);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	685a      	ldr	r2, [r3, #4]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800206c:	605a      	str	r2, [r3, #4]
 800206e:	e0d0      	b.n	8002212 <HAL_ADC_AnalogWDGConfig+0x27e>
      }
      else
      {
        /* Disable the ADC Analog watchdog interrupt */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD1);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	685a      	ldr	r2, [r3, #4]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800207e:	605a      	str	r2, [r3, #4]
 8002080:	e0c7      	b.n	8002212 <HAL_ADC_AnalogWDGConfig+0x27e>
    /* Case of ADC_ANALOGWATCHDOG_2 and ADC_ANALOGWATCHDOG_3 */
    else
    {
    /* Shift the threshold in function of the selected ADC resolution */
    /* have to be left-aligned on bit 7U, the LSB (right bits) are set to 0    */
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	f003 0318 	and.w	r3, r3, #24
 800208c:	2b18      	cmp	r3, #24
 800208e:	d00d      	beq.n	80020ac <HAL_ADC_AnalogWDGConfig+0x118>
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	691a      	ldr	r2, [r3, #16]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	08db      	lsrs	r3, r3, #3
 800209c:	f003 0303 	and.w	r3, r3, #3
 80020a0:	f1c3 0302 	rsb	r3, r3, #2
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	fa22 f303 	lsr.w	r3, r2, r3
 80020aa:	e002      	b.n	80020b2 <HAL_ADC_AnalogWDGConfig+0x11e>
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	691b      	ldr	r3, [r3, #16]
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	613b      	str	r3, [r7, #16]
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	f003 0318 	and.w	r3, r3, #24
 80020be:	2b18      	cmp	r3, #24
 80020c0:	d00d      	beq.n	80020de <HAL_ADC_AnalogWDGConfig+0x14a>
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	695a      	ldr	r2, [r3, #20]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	08db      	lsrs	r3, r3, #3
 80020ce:	f003 0303 	and.w	r3, r3, #3
 80020d2:	f1c3 0302 	rsb	r3, r3, #2
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	fa22 f303 	lsr.w	r3, r2, r3
 80020dc:	e002      	b.n	80020e4 <HAL_ADC_AnalogWDGConfig+0x150>
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	695b      	ldr	r3, [r3, #20]
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	60fb      	str	r3, [r7, #12]

      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d137      	bne.n	800215e <HAL_ADC_AnalogWDGConfig+0x1ca>
      {
        /* Set the Analog watchdog channel or group of channels. This also    */
        /* enables the watchdog.                                              */
        /* Note: Conditional register reset, because several channels can be  */
        /*       set by successive calls of this function.                    */
        if (AnalogWDGConfig->WatchdogMode != ADC_ANALOGWATCHDOG_NONE) 
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d01a      	beq.n	800212c <HAL_ADC_AnalogWDGConfig+0x198>
        {
          /* Set the high and low thresholds */
          MODIFY_REG(hadc->Instance->TR2                                ,
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020fc:	f003 21ff 	and.w	r1, r3, #4278255360	; 0xff00ff00
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	041a      	lsls	r2, r3, #16
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	431a      	orrs	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	430a      	orrs	r2, r1
 800210e:	625a      	str	r2, [r3, #36]	; 0x24
                     ADC_TR2_HT2 |
                     ADC_TR2_LT2                                        ,
                     ADC_TRX_HIGHTHRESHOLD(tmpAWDHighThresholdShifted) |
                     tmpAWDLowThresholdShifted                           );
          
          SET_BIT(hadc->Instance->AWD2CR, ADC_CFGR_AWD23CR(AnalogWDGConfig->Channel));
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f8d3 10a0 	ldr.w	r1, [r3, #160]	; 0xa0
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	2201      	movs	r2, #1
 800211e:	409a      	lsls	r2, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	430a      	orrs	r2, r1
 8002126:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 800212a:	e011      	b.n	8002150 <HAL_ADC_AnalogWDGConfig+0x1bc>
        }
        else
        {
          CLEAR_BIT(hadc->Instance->TR2, ADC_TR2_HT2 | ADC_TR2_LT2);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f002 22ff 	and.w	r2, r2, #4278255360	; 0xff00ff00
 800213a:	625a      	str	r2, [r3, #36]	; 0x24
          CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f8d3 10a0 	ldr.w	r1, [r3, #160]	; 0xa0
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	4b37      	ldr	r3, [pc, #220]	; (8002228 <HAL_ADC_AnalogWDGConfig+0x294>)
 800214a:	400b      	ands	r3, r1
 800214c:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
        }
                
        /* Set temporary variable to flag and IT of AWD2 or AWD3 for further  */
        /* settings.                                                          */
        tmpADCFlagAWD2orAWD3 = ADC_FLAG_AWD2;
 8002150:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002154:	61bb      	str	r3, [r7, #24]
        tmpADCITAWD2orAWD3 = ADC_IT_AWD2;
 8002156:	f44f 7380 	mov.w	r3, #256	; 0x100
 800215a:	617b      	str	r3, [r7, #20]
 800215c:	e036      	b.n	80021cc <HAL_ADC_AnalogWDGConfig+0x238>
      {
        /* Set the Analog watchdog channel or group of channels. This also    */
        /* enables the watchdog.                                              */
        /* Note: Conditional register reset, because several channels can be */
        /*       set by successive calls of this function.                    */
        if (AnalogWDGConfig->WatchdogMode != ADC_ANALOGWATCHDOG_NONE) 
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d01a      	beq.n	800219c <HAL_ADC_AnalogWDGConfig+0x208>
        {
          /* Set the high and low thresholds */
          MODIFY_REG(hadc->Instance->TR3                                ,
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800216c:	f003 21ff 	and.w	r1, r3, #4278255360	; 0xff00ff00
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	041a      	lsls	r2, r3, #16
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	431a      	orrs	r2, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	430a      	orrs	r2, r1
 800217e:	629a      	str	r2, [r3, #40]	; 0x28
                     ADC_TR3_HT3 |
                     ADC_TR3_LT3                                        ,
                     ADC_TRX_HIGHTHRESHOLD(tmpAWDHighThresholdShifted) |
                     tmpAWDLowThresholdShifted                           );
          
          SET_BIT(hadc->Instance->AWD3CR, ADC_CFGR_AWD23CR(AnalogWDGConfig->Channel));
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	2201      	movs	r2, #1
 800218e:	409a      	lsls	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 800219a:	e011      	b.n	80021c0 <HAL_ADC_AnalogWDGConfig+0x22c>
        }
        else
        {
          CLEAR_BIT(hadc->Instance->TR3, ADC_TR3_HT3 | ADC_TR3_LT3);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f002 22ff 	and.w	r2, r2, #4278255360	; 0xff00ff00
 80021aa:	629a      	str	r2, [r3, #40]	; 0x28
          CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	4b1b      	ldr	r3, [pc, #108]	; (8002228 <HAL_ADC_AnalogWDGConfig+0x294>)
 80021ba:	400b      	ands	r3, r1
 80021bc:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
        }
        
        /* Set temporary variable to flag and IT of AWD2 or AWD3 for further  */
        /* settings.                                                          */
        tmpADCFlagAWD2orAWD3 = ADC_FLAG_AWD3;
 80021c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021c4:	61bb      	str	r3, [r7, #24]
        tmpADCITAWD2orAWD3 = ADC_IT_AWD3;
 80021c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021ca:	617b      	str	r3, [r7, #20]
      }

      /* Clear the ADC Analog watchdog flag (in case of left enabled by       */
      /* previous ADC operations) to be ready to use for HAL_ADC_IRQHandler() */
      /* or HAL_ADC_PollForEvent().                                           */
      __HAL_ADC_CLEAR_FLAG(hadc, tmpADCFlagAWD2orAWD3);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	601a      	str	r2, [r3, #0]

      /* Configure ADC Analog watchdog interrupt */
      if(AnalogWDGConfig->ITMode == ENABLE)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	7b1b      	ldrb	r3, [r3, #12]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d108      	bne.n	80021ee <HAL_ADC_AnalogWDGConfig+0x25a>
      {
        __HAL_ADC_ENABLE_IT(hadc, tmpADCITAWD2orAWD3);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6859      	ldr	r1, [r3, #4]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	430a      	orrs	r2, r1
 80021ea:	605a      	str	r2, [r3, #4]
 80021ec:	e011      	b.n	8002212 <HAL_ADC_AnalogWDGConfig+0x27e>
      }
      else
      {
        __HAL_ADC_DISABLE_IT(hadc, tmpADCITAWD2orAWD3);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6859      	ldr	r1, [r3, #4]
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	43da      	mvns	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	400a      	ands	r2, r1
 80021fe:	605a      	str	r2, [r3, #4]
 8002200:	e007      	b.n	8002212 <HAL_ADC_AnalogWDGConfig+0x27e>
  /* If a conversion is on going on regular or injected groups, no update     */
  /* could be done on neither of the AWD configuration structure parameters.  */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002206:	f043 0220 	orr.w	r2, r3, #32
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	77fb      	strb	r3, [r7, #31]
  }
  
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800221a:	7ffb      	ldrb	r3, [r7, #31]
}
 800221c:	4618      	mov	r0, r3
 800221e:	3724      	adds	r7, #36	; 0x24
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	fff80001 	.word	0xfff80001

0800222c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002234:	2300      	movs	r3, #0
 8002236:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	f003 0303 	and.w	r3, r3, #3
 8002242:	2b01      	cmp	r3, #1
 8002244:	d108      	bne.n	8002258 <ADC_Enable+0x2c>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0301 	and.w	r3, r3, #1
 8002250:	2b01      	cmp	r3, #1
 8002252:	d101      	bne.n	8002258 <ADC_Enable+0x2c>
 8002254:	2301      	movs	r3, #1
 8002256:	e000      	b.n	800225a <ADC_Enable+0x2e>
 8002258:	2300      	movs	r3, #0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d143      	bne.n	80022e6 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	689a      	ldr	r2, [r3, #8]
 8002264:	4b22      	ldr	r3, [pc, #136]	; (80022f0 <ADC_Enable+0xc4>)
 8002266:	4013      	ands	r3, r2
 8002268:	2b00      	cmp	r3, #0
 800226a:	d00d      	beq.n	8002288 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002270:	f043 0210 	orr.w	r2, r3, #16
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800227c:	f043 0201 	orr.w	r2, r3, #1
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e02f      	b.n	80022e8 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	689a      	ldr	r2, [r3, #8]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f042 0201 	orr.w	r2, r2, #1
 8002296:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002298:	f7fe fd36 	bl	8000d08 <HAL_GetTick>
 800229c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800229e:	e01b      	b.n	80022d8 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80022a0:	f7fe fd32 	bl	8000d08 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d914      	bls.n	80022d8 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0301 	and.w	r3, r3, #1
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d00d      	beq.n	80022d8 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c0:	f043 0210 	orr.w	r2, r3, #16
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022cc:	f043 0201 	orr.w	r2, r3, #1
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e007      	b.n	80022e8 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d1dc      	bne.n	80022a0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80022e6:	2300      	movs	r3, #0
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	8000003f 	.word	0x8000003f

080022f4 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022fc:	2300      	movs	r3, #0
 80022fe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f003 0303 	and.w	r3, r3, #3
 800230a:	2b01      	cmp	r3, #1
 800230c:	d108      	bne.n	8002320 <ADC_Disable+0x2c>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0301 	and.w	r3, r3, #1
 8002318:	2b01      	cmp	r3, #1
 800231a:	d101      	bne.n	8002320 <ADC_Disable+0x2c>
 800231c:	2301      	movs	r3, #1
 800231e:	e000      	b.n	8002322 <ADC_Disable+0x2e>
 8002320:	2300      	movs	r3, #0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d047      	beq.n	80023b6 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f003 030d 	and.w	r3, r3, #13
 8002330:	2b01      	cmp	r3, #1
 8002332:	d10f      	bne.n	8002354 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	689a      	ldr	r2, [r3, #8]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f042 0202 	orr.w	r2, r2, #2
 8002342:	609a      	str	r2, [r3, #8]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2203      	movs	r2, #3
 800234a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800234c:	f7fe fcdc 	bl	8000d08 <HAL_GetTick>
 8002350:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002352:	e029      	b.n	80023a8 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002358:	f043 0210 	orr.w	r2, r3, #16
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002364:	f043 0201 	orr.w	r2, r3, #1
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e023      	b.n	80023b8 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002370:	f7fe fcca 	bl	8000d08 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	2b02      	cmp	r3, #2
 800237c:	d914      	bls.n	80023a8 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f003 0301 	and.w	r3, r3, #1
 8002388:	2b01      	cmp	r3, #1
 800238a:	d10d      	bne.n	80023a8 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002390:	f043 0210 	orr.w	r2, r3, #16
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800239c:	f043 0201 	orr.w	r2, r3, #1
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e007      	b.n	80023b8 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d0dc      	beq.n	8002370 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3710      	adds	r7, #16
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}

080023c0 <__NVIC_SetPriorityGrouping>:
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023d0:	4b0c      	ldr	r3, [pc, #48]	; (8002404 <__NVIC_SetPriorityGrouping+0x44>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023d6:	68ba      	ldr	r2, [r7, #8]
 80023d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023dc:	4013      	ands	r3, r2
 80023de:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023f2:	4a04      	ldr	r2, [pc, #16]	; (8002404 <__NVIC_SetPriorityGrouping+0x44>)
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	60d3      	str	r3, [r2, #12]
}
 80023f8:	bf00      	nop
 80023fa:	3714      	adds	r7, #20
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	e000ed00 	.word	0xe000ed00

08002408 <__NVIC_GetPriorityGrouping>:
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800240c:	4b04      	ldr	r3, [pc, #16]	; (8002420 <__NVIC_GetPriorityGrouping+0x18>)
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	0a1b      	lsrs	r3, r3, #8
 8002412:	f003 0307 	and.w	r3, r3, #7
}
 8002416:	4618      	mov	r0, r3
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	e000ed00 	.word	0xe000ed00

08002424 <__NVIC_EnableIRQ>:
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800242e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002432:	2b00      	cmp	r3, #0
 8002434:	db0b      	blt.n	800244e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	f003 021f 	and.w	r2, r3, #31
 800243c:	4907      	ldr	r1, [pc, #28]	; (800245c <__NVIC_EnableIRQ+0x38>)
 800243e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002442:	095b      	lsrs	r3, r3, #5
 8002444:	2001      	movs	r0, #1
 8002446:	fa00 f202 	lsl.w	r2, r0, r2
 800244a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	e000e100 	.word	0xe000e100

08002460 <__NVIC_SetPriority>:
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	6039      	str	r1, [r7, #0]
 800246a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800246c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002470:	2b00      	cmp	r3, #0
 8002472:	db0a      	blt.n	800248a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	b2da      	uxtb	r2, r3
 8002478:	490c      	ldr	r1, [pc, #48]	; (80024ac <__NVIC_SetPriority+0x4c>)
 800247a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247e:	0112      	lsls	r2, r2, #4
 8002480:	b2d2      	uxtb	r2, r2
 8002482:	440b      	add	r3, r1
 8002484:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002488:	e00a      	b.n	80024a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	b2da      	uxtb	r2, r3
 800248e:	4908      	ldr	r1, [pc, #32]	; (80024b0 <__NVIC_SetPriority+0x50>)
 8002490:	79fb      	ldrb	r3, [r7, #7]
 8002492:	f003 030f 	and.w	r3, r3, #15
 8002496:	3b04      	subs	r3, #4
 8002498:	0112      	lsls	r2, r2, #4
 800249a:	b2d2      	uxtb	r2, r2
 800249c:	440b      	add	r3, r1
 800249e:	761a      	strb	r2, [r3, #24]
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	e000e100 	.word	0xe000e100
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b089      	sub	sp, #36	; 0x24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	f1c3 0307 	rsb	r3, r3, #7
 80024ce:	2b04      	cmp	r3, #4
 80024d0:	bf28      	it	cs
 80024d2:	2304      	movcs	r3, #4
 80024d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	3304      	adds	r3, #4
 80024da:	2b06      	cmp	r3, #6
 80024dc:	d902      	bls.n	80024e4 <NVIC_EncodePriority+0x30>
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	3b03      	subs	r3, #3
 80024e2:	e000      	b.n	80024e6 <NVIC_EncodePriority+0x32>
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e8:	f04f 32ff 	mov.w	r2, #4294967295
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	43da      	mvns	r2, r3
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	401a      	ands	r2, r3
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	fa01 f303 	lsl.w	r3, r1, r3
 8002506:	43d9      	mvns	r1, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800250c:	4313      	orrs	r3, r2
         );
}
 800250e:	4618      	mov	r0, r3
 8002510:	3724      	adds	r7, #36	; 0x24
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
	...

0800251c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	3b01      	subs	r3, #1
 8002528:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800252c:	d301      	bcc.n	8002532 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800252e:	2301      	movs	r3, #1
 8002530:	e00f      	b.n	8002552 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002532:	4a0a      	ldr	r2, [pc, #40]	; (800255c <SysTick_Config+0x40>)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3b01      	subs	r3, #1
 8002538:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800253a:	210f      	movs	r1, #15
 800253c:	f04f 30ff 	mov.w	r0, #4294967295
 8002540:	f7ff ff8e 	bl	8002460 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002544:	4b05      	ldr	r3, [pc, #20]	; (800255c <SysTick_Config+0x40>)
 8002546:	2200      	movs	r2, #0
 8002548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800254a:	4b04      	ldr	r3, [pc, #16]	; (800255c <SysTick_Config+0x40>)
 800254c:	2207      	movs	r2, #7
 800254e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	e000e010 	.word	0xe000e010

08002560 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f7ff ff29 	bl	80023c0 <__NVIC_SetPriorityGrouping>
}
 800256e:	bf00      	nop
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b086      	sub	sp, #24
 800257a:	af00      	add	r7, sp, #0
 800257c:	4603      	mov	r3, r0
 800257e:	60b9      	str	r1, [r7, #8]
 8002580:	607a      	str	r2, [r7, #4]
 8002582:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002584:	2300      	movs	r3, #0
 8002586:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002588:	f7ff ff3e 	bl	8002408 <__NVIC_GetPriorityGrouping>
 800258c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	68b9      	ldr	r1, [r7, #8]
 8002592:	6978      	ldr	r0, [r7, #20]
 8002594:	f7ff ff8e 	bl	80024b4 <NVIC_EncodePriority>
 8002598:	4602      	mov	r2, r0
 800259a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800259e:	4611      	mov	r1, r2
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff ff5d 	bl	8002460 <__NVIC_SetPriority>
}
 80025a6:	bf00      	nop
 80025a8:	3718      	adds	r7, #24
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b082      	sub	sp, #8
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	4603      	mov	r3, r0
 80025b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff ff31 	bl	8002424 <__NVIC_EnableIRQ>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7ff ffa2 	bl	800251c <SysTick_Config>
 80025d8:	4603      	mov	r3, r0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b087      	sub	sp, #28
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025f2:	e154      	b.n	800289e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	2101      	movs	r1, #1
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002600:	4013      	ands	r3, r2
 8002602:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2b00      	cmp	r3, #0
 8002608:	f000 8146 	beq.w	8002898 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f003 0303 	and.w	r3, r3, #3
 8002614:	2b01      	cmp	r3, #1
 8002616:	d005      	beq.n	8002624 <HAL_GPIO_Init+0x40>
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f003 0303 	and.w	r3, r3, #3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d130      	bne.n	8002686 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	2203      	movs	r2, #3
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	43db      	mvns	r3, r3
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	4013      	ands	r3, r2
 800263a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	68da      	ldr	r2, [r3, #12]
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	005b      	lsls	r3, r3, #1
 8002644:	fa02 f303 	lsl.w	r3, r2, r3
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	4313      	orrs	r3, r2
 800264c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	693a      	ldr	r2, [r7, #16]
 8002652:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800265a:	2201      	movs	r2, #1
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	43db      	mvns	r3, r3
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	4013      	ands	r3, r2
 8002668:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	091b      	lsrs	r3, r3, #4
 8002670:	f003 0201 	and.w	r2, r3, #1
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	fa02 f303 	lsl.w	r3, r2, r3
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	4313      	orrs	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f003 0303 	and.w	r3, r3, #3
 800268e:	2b03      	cmp	r3, #3
 8002690:	d017      	beq.n	80026c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	2203      	movs	r2, #3
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	43db      	mvns	r3, r3
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	4013      	ands	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	689a      	ldr	r2, [r3, #8]
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	693a      	ldr	r2, [r7, #16]
 80026c0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f003 0303 	and.w	r3, r3, #3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d123      	bne.n	8002716 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	08da      	lsrs	r2, r3, #3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	3208      	adds	r2, #8
 80026d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	f003 0307 	and.w	r3, r3, #7
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	220f      	movs	r2, #15
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	43db      	mvns	r3, r3
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	4013      	ands	r3, r2
 80026f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	691a      	ldr	r2, [r3, #16]
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f003 0307 	and.w	r3, r3, #7
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	4313      	orrs	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	08da      	lsrs	r2, r3, #3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3208      	adds	r2, #8
 8002710:	6939      	ldr	r1, [r7, #16]
 8002712:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	2203      	movs	r2, #3
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	43db      	mvns	r3, r3
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	4013      	ands	r3, r2
 800272c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f003 0203 	and.w	r2, r3, #3
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	4313      	orrs	r3, r2
 8002742:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002752:	2b00      	cmp	r3, #0
 8002754:	f000 80a0 	beq.w	8002898 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002758:	4b58      	ldr	r3, [pc, #352]	; (80028bc <HAL_GPIO_Init+0x2d8>)
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	4a57      	ldr	r2, [pc, #348]	; (80028bc <HAL_GPIO_Init+0x2d8>)
 800275e:	f043 0301 	orr.w	r3, r3, #1
 8002762:	6193      	str	r3, [r2, #24]
 8002764:	4b55      	ldr	r3, [pc, #340]	; (80028bc <HAL_GPIO_Init+0x2d8>)
 8002766:	699b      	ldr	r3, [r3, #24]
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	60bb      	str	r3, [r7, #8]
 800276e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002770:	4a53      	ldr	r2, [pc, #332]	; (80028c0 <HAL_GPIO_Init+0x2dc>)
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	089b      	lsrs	r3, r3, #2
 8002776:	3302      	adds	r3, #2
 8002778:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800277c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	220f      	movs	r2, #15
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	43db      	mvns	r3, r3
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	4013      	ands	r3, r2
 8002792:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800279a:	d019      	beq.n	80027d0 <HAL_GPIO_Init+0x1ec>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a49      	ldr	r2, [pc, #292]	; (80028c4 <HAL_GPIO_Init+0x2e0>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d013      	beq.n	80027cc <HAL_GPIO_Init+0x1e8>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4a48      	ldr	r2, [pc, #288]	; (80028c8 <HAL_GPIO_Init+0x2e4>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d00d      	beq.n	80027c8 <HAL_GPIO_Init+0x1e4>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	4a47      	ldr	r2, [pc, #284]	; (80028cc <HAL_GPIO_Init+0x2e8>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d007      	beq.n	80027c4 <HAL_GPIO_Init+0x1e0>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	4a46      	ldr	r2, [pc, #280]	; (80028d0 <HAL_GPIO_Init+0x2ec>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d101      	bne.n	80027c0 <HAL_GPIO_Init+0x1dc>
 80027bc:	2304      	movs	r3, #4
 80027be:	e008      	b.n	80027d2 <HAL_GPIO_Init+0x1ee>
 80027c0:	2305      	movs	r3, #5
 80027c2:	e006      	b.n	80027d2 <HAL_GPIO_Init+0x1ee>
 80027c4:	2303      	movs	r3, #3
 80027c6:	e004      	b.n	80027d2 <HAL_GPIO_Init+0x1ee>
 80027c8:	2302      	movs	r3, #2
 80027ca:	e002      	b.n	80027d2 <HAL_GPIO_Init+0x1ee>
 80027cc:	2301      	movs	r3, #1
 80027ce:	e000      	b.n	80027d2 <HAL_GPIO_Init+0x1ee>
 80027d0:	2300      	movs	r3, #0
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	f002 0203 	and.w	r2, r2, #3
 80027d8:	0092      	lsls	r2, r2, #2
 80027da:	4093      	lsls	r3, r2
 80027dc:	693a      	ldr	r2, [r7, #16]
 80027de:	4313      	orrs	r3, r2
 80027e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80027e2:	4937      	ldr	r1, [pc, #220]	; (80028c0 <HAL_GPIO_Init+0x2dc>)
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	089b      	lsrs	r3, r3, #2
 80027e8:	3302      	adds	r3, #2
 80027ea:	693a      	ldr	r2, [r7, #16]
 80027ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027f0:	4b38      	ldr	r3, [pc, #224]	; (80028d4 <HAL_GPIO_Init+0x2f0>)
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	43db      	mvns	r3, r3
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	4013      	ands	r3, r2
 80027fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d003      	beq.n	8002814 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	4313      	orrs	r3, r2
 8002812:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002814:	4a2f      	ldr	r2, [pc, #188]	; (80028d4 <HAL_GPIO_Init+0x2f0>)
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800281a:	4b2e      	ldr	r3, [pc, #184]	; (80028d4 <HAL_GPIO_Init+0x2f0>)
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	43db      	mvns	r3, r3
 8002824:	693a      	ldr	r2, [r7, #16]
 8002826:	4013      	ands	r3, r2
 8002828:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	4313      	orrs	r3, r2
 800283c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800283e:	4a25      	ldr	r2, [pc, #148]	; (80028d4 <HAL_GPIO_Init+0x2f0>)
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002844:	4b23      	ldr	r3, [pc, #140]	; (80028d4 <HAL_GPIO_Init+0x2f0>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	43db      	mvns	r3, r3
 800284e:	693a      	ldr	r2, [r7, #16]
 8002850:	4013      	ands	r3, r2
 8002852:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d003      	beq.n	8002868 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	4313      	orrs	r3, r2
 8002866:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002868:	4a1a      	ldr	r2, [pc, #104]	; (80028d4 <HAL_GPIO_Init+0x2f0>)
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800286e:	4b19      	ldr	r3, [pc, #100]	; (80028d4 <HAL_GPIO_Init+0x2f0>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	43db      	mvns	r3, r3
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	4013      	ands	r3, r2
 800287c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d003      	beq.n	8002892 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800288a:	693a      	ldr	r2, [r7, #16]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	4313      	orrs	r3, r2
 8002890:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002892:	4a10      	ldr	r2, [pc, #64]	; (80028d4 <HAL_GPIO_Init+0x2f0>)
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	3301      	adds	r3, #1
 800289c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	fa22 f303 	lsr.w	r3, r2, r3
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	f47f aea3 	bne.w	80025f4 <HAL_GPIO_Init+0x10>
  }
}
 80028ae:	bf00      	nop
 80028b0:	bf00      	nop
 80028b2:	371c      	adds	r7, #28
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	40021000 	.word	0x40021000
 80028c0:	40010000 	.word	0x40010000
 80028c4:	48000400 	.word	0x48000400
 80028c8:	48000800 	.word	0x48000800
 80028cc:	48000c00 	.word	0x48000c00
 80028d0:	48001000 	.word	0x48001000
 80028d4:	40010400 	.word	0x40010400

080028d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	460b      	mov	r3, r1
 80028e2:	807b      	strh	r3, [r7, #2]
 80028e4:	4613      	mov	r3, r2
 80028e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028e8:	787b      	ldrb	r3, [r7, #1]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d003      	beq.n	80028f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80028ee:	887a      	ldrh	r2, [r7, #2]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80028f4:	e002      	b.n	80028fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80028f6:	887a      	ldrh	r2, [r7, #2]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80028fc:	bf00      	nop
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800290e:	af00      	add	r7, sp, #0
 8002910:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002914:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002918:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800291a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800291e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d102      	bne.n	800292e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	f001 b823 	b.w	8003974 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800292e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002932:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	2b00      	cmp	r3, #0
 8002940:	f000 817d 	beq.w	8002c3e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002944:	4bbc      	ldr	r3, [pc, #752]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f003 030c 	and.w	r3, r3, #12
 800294c:	2b04      	cmp	r3, #4
 800294e:	d00c      	beq.n	800296a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002950:	4bb9      	ldr	r3, [pc, #740]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f003 030c 	and.w	r3, r3, #12
 8002958:	2b08      	cmp	r3, #8
 800295a:	d15c      	bne.n	8002a16 <HAL_RCC_OscConfig+0x10e>
 800295c:	4bb6      	ldr	r3, [pc, #728]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002964:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002968:	d155      	bne.n	8002a16 <HAL_RCC_OscConfig+0x10e>
 800296a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800296e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002972:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002976:	fa93 f3a3 	rbit	r3, r3
 800297a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800297e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002982:	fab3 f383 	clz	r3, r3
 8002986:	b2db      	uxtb	r3, r3
 8002988:	095b      	lsrs	r3, r3, #5
 800298a:	b2db      	uxtb	r3, r3
 800298c:	f043 0301 	orr.w	r3, r3, #1
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b01      	cmp	r3, #1
 8002994:	d102      	bne.n	800299c <HAL_RCC_OscConfig+0x94>
 8002996:	4ba8      	ldr	r3, [pc, #672]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	e015      	b.n	80029c8 <HAL_RCC_OscConfig+0xc0>
 800299c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029a0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80029a8:	fa93 f3a3 	rbit	r3, r3
 80029ac:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80029b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029b4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80029b8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80029bc:	fa93 f3a3 	rbit	r3, r3
 80029c0:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80029c4:	4b9c      	ldr	r3, [pc, #624]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 80029c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80029cc:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80029d0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80029d4:	fa92 f2a2 	rbit	r2, r2
 80029d8:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80029dc:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80029e0:	fab2 f282 	clz	r2, r2
 80029e4:	b2d2      	uxtb	r2, r2
 80029e6:	f042 0220 	orr.w	r2, r2, #32
 80029ea:	b2d2      	uxtb	r2, r2
 80029ec:	f002 021f 	and.w	r2, r2, #31
 80029f0:	2101      	movs	r1, #1
 80029f2:	fa01 f202 	lsl.w	r2, r1, r2
 80029f6:	4013      	ands	r3, r2
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	f000 811f 	beq.w	8002c3c <HAL_RCC_OscConfig+0x334>
 80029fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a02:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f040 8116 	bne.w	8002c3c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	f000 bfaf 	b.w	8003974 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a1a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a26:	d106      	bne.n	8002a36 <HAL_RCC_OscConfig+0x12e>
 8002a28:	4b83      	ldr	r3, [pc, #524]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a82      	ldr	r2, [pc, #520]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002a2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a32:	6013      	str	r3, [r2, #0]
 8002a34:	e036      	b.n	8002aa4 <HAL_RCC_OscConfig+0x19c>
 8002a36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a3a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d10c      	bne.n	8002a60 <HAL_RCC_OscConfig+0x158>
 8002a46:	4b7c      	ldr	r3, [pc, #496]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a7b      	ldr	r2, [pc, #492]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002a4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a50:	6013      	str	r3, [r2, #0]
 8002a52:	4b79      	ldr	r3, [pc, #484]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a78      	ldr	r2, [pc, #480]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002a58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a5c:	6013      	str	r3, [r2, #0]
 8002a5e:	e021      	b.n	8002aa4 <HAL_RCC_OscConfig+0x19c>
 8002a60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a64:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a70:	d10c      	bne.n	8002a8c <HAL_RCC_OscConfig+0x184>
 8002a72:	4b71      	ldr	r3, [pc, #452]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a70      	ldr	r2, [pc, #448]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002a78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a7c:	6013      	str	r3, [r2, #0]
 8002a7e:	4b6e      	ldr	r3, [pc, #440]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a6d      	ldr	r2, [pc, #436]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002a84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a88:	6013      	str	r3, [r2, #0]
 8002a8a:	e00b      	b.n	8002aa4 <HAL_RCC_OscConfig+0x19c>
 8002a8c:	4b6a      	ldr	r3, [pc, #424]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a69      	ldr	r2, [pc, #420]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002a92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a96:	6013      	str	r3, [r2, #0]
 8002a98:	4b67      	ldr	r3, [pc, #412]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a66      	ldr	r2, [pc, #408]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002a9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aa2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002aa4:	4b64      	ldr	r3, [pc, #400]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa8:	f023 020f 	bic.w	r2, r3, #15
 8002aac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ab0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	495f      	ldr	r1, [pc, #380]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002abe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ac2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d059      	beq.n	8002b82 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ace:	f7fe f91b 	bl	8000d08 <HAL_GetTick>
 8002ad2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ad6:	e00a      	b.n	8002aee <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ad8:	f7fe f916 	bl	8000d08 <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	2b64      	cmp	r3, #100	; 0x64
 8002ae6:	d902      	bls.n	8002aee <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	f000 bf43 	b.w	8003974 <HAL_RCC_OscConfig+0x106c>
 8002aee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002af2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002afa:	fa93 f3a3 	rbit	r3, r3
 8002afe:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8002b02:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b06:	fab3 f383 	clz	r3, r3
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	095b      	lsrs	r3, r3, #5
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	f043 0301 	orr.w	r3, r3, #1
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d102      	bne.n	8002b20 <HAL_RCC_OscConfig+0x218>
 8002b1a:	4b47      	ldr	r3, [pc, #284]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	e015      	b.n	8002b4c <HAL_RCC_OscConfig+0x244>
 8002b20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b24:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b28:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002b2c:	fa93 f3a3 	rbit	r3, r3
 8002b30:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002b34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b38:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002b3c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8002b40:	fa93 f3a3 	rbit	r3, r3
 8002b44:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002b48:	4b3b      	ldr	r3, [pc, #236]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b4c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002b50:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002b54:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002b58:	fa92 f2a2 	rbit	r2, r2
 8002b5c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002b60:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002b64:	fab2 f282 	clz	r2, r2
 8002b68:	b2d2      	uxtb	r2, r2
 8002b6a:	f042 0220 	orr.w	r2, r2, #32
 8002b6e:	b2d2      	uxtb	r2, r2
 8002b70:	f002 021f 	and.w	r2, r2, #31
 8002b74:	2101      	movs	r1, #1
 8002b76:	fa01 f202 	lsl.w	r2, r1, r2
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d0ab      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x1d0>
 8002b80:	e05d      	b.n	8002c3e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b82:	f7fe f8c1 	bl	8000d08 <HAL_GetTick>
 8002b86:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b8a:	e00a      	b.n	8002ba2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b8c:	f7fe f8bc 	bl	8000d08 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	2b64      	cmp	r3, #100	; 0x64
 8002b9a:	d902      	bls.n	8002ba2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	f000 bee9 	b.w	8003974 <HAL_RCC_OscConfig+0x106c>
 8002ba2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ba6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002baa:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8002bae:	fa93 f3a3 	rbit	r3, r3
 8002bb2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002bb6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bba:	fab3 f383 	clz	r3, r3
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	095b      	lsrs	r3, r3, #5
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	f043 0301 	orr.w	r3, r3, #1
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d102      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x2cc>
 8002bce:	4b1a      	ldr	r3, [pc, #104]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	e015      	b.n	8002c00 <HAL_RCC_OscConfig+0x2f8>
 8002bd4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002bd8:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bdc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002be0:	fa93 f3a3 	rbit	r3, r3
 8002be4:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002be8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002bec:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002bf0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002bf4:	fa93 f3a3 	rbit	r3, r3
 8002bf8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002bfc:	4b0e      	ldr	r3, [pc, #56]	; (8002c38 <HAL_RCC_OscConfig+0x330>)
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c00:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002c04:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002c08:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002c0c:	fa92 f2a2 	rbit	r2, r2
 8002c10:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002c14:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002c18:	fab2 f282 	clz	r2, r2
 8002c1c:	b2d2      	uxtb	r2, r2
 8002c1e:	f042 0220 	orr.w	r2, r2, #32
 8002c22:	b2d2      	uxtb	r2, r2
 8002c24:	f002 021f 	and.w	r2, r2, #31
 8002c28:	2101      	movs	r1, #1
 8002c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c2e:	4013      	ands	r3, r2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d1ab      	bne.n	8002b8c <HAL_RCC_OscConfig+0x284>
 8002c34:	e003      	b.n	8002c3e <HAL_RCC_OscConfig+0x336>
 8002c36:	bf00      	nop
 8002c38:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c42:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	f000 817d 	beq.w	8002f4e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002c54:	4ba6      	ldr	r3, [pc, #664]	; (8002ef0 <HAL_RCC_OscConfig+0x5e8>)
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f003 030c 	and.w	r3, r3, #12
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00b      	beq.n	8002c78 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002c60:	4ba3      	ldr	r3, [pc, #652]	; (8002ef0 <HAL_RCC_OscConfig+0x5e8>)
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f003 030c 	and.w	r3, r3, #12
 8002c68:	2b08      	cmp	r3, #8
 8002c6a:	d172      	bne.n	8002d52 <HAL_RCC_OscConfig+0x44a>
 8002c6c:	4ba0      	ldr	r3, [pc, #640]	; (8002ef0 <HAL_RCC_OscConfig+0x5e8>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d16c      	bne.n	8002d52 <HAL_RCC_OscConfig+0x44a>
 8002c78:	2302      	movs	r3, #2
 8002c7a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c7e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002c82:	fa93 f3a3 	rbit	r3, r3
 8002c86:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002c8a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c8e:	fab3 f383 	clz	r3, r3
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	095b      	lsrs	r3, r3, #5
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	f043 0301 	orr.w	r3, r3, #1
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d102      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x3a0>
 8002ca2:	4b93      	ldr	r3, [pc, #588]	; (8002ef0 <HAL_RCC_OscConfig+0x5e8>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	e013      	b.n	8002cd0 <HAL_RCC_OscConfig+0x3c8>
 8002ca8:	2302      	movs	r3, #2
 8002caa:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cae:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002cb2:	fa93 f3a3 	rbit	r3, r3
 8002cb6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002cba:	2302      	movs	r3, #2
 8002cbc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002cc0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002cc4:	fa93 f3a3 	rbit	r3, r3
 8002cc8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002ccc:	4b88      	ldr	r3, [pc, #544]	; (8002ef0 <HAL_RCC_OscConfig+0x5e8>)
 8002cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd0:	2202      	movs	r2, #2
 8002cd2:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002cd6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002cda:	fa92 f2a2 	rbit	r2, r2
 8002cde:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002ce2:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002ce6:	fab2 f282 	clz	r2, r2
 8002cea:	b2d2      	uxtb	r2, r2
 8002cec:	f042 0220 	orr.w	r2, r2, #32
 8002cf0:	b2d2      	uxtb	r2, r2
 8002cf2:	f002 021f 	and.w	r2, r2, #31
 8002cf6:	2101      	movs	r1, #1
 8002cf8:	fa01 f202 	lsl.w	r2, r1, r2
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d00a      	beq.n	8002d18 <HAL_RCC_OscConfig+0x410>
 8002d02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d06:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d002      	beq.n	8002d18 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	f000 be2e 	b.w	8003974 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d18:	4b75      	ldr	r3, [pc, #468]	; (8002ef0 <HAL_RCC_OscConfig+0x5e8>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d24:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	695b      	ldr	r3, [r3, #20]
 8002d2c:	21f8      	movs	r1, #248	; 0xf8
 8002d2e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d32:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002d36:	fa91 f1a1 	rbit	r1, r1
 8002d3a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8002d3e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8002d42:	fab1 f181 	clz	r1, r1
 8002d46:	b2c9      	uxtb	r1, r1
 8002d48:	408b      	lsls	r3, r1
 8002d4a:	4969      	ldr	r1, [pc, #420]	; (8002ef0 <HAL_RCC_OscConfig+0x5e8>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d50:	e0fd      	b.n	8002f4e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d56:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f000 8088 	beq.w	8002e74 <HAL_RCC_OscConfig+0x56c>
 8002d64:	2301      	movs	r3, #1
 8002d66:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8002d6e:	fa93 f3a3 	rbit	r3, r3
 8002d72:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002d76:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d7a:	fab3 f383 	clz	r3, r3
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002d84:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d90:	f7fd ffba 	bl	8000d08 <HAL_GetTick>
 8002d94:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d98:	e00a      	b.n	8002db0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d9a:	f7fd ffb5 	bl	8000d08 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d902      	bls.n	8002db0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	f000 bde2 	b.w	8003974 <HAL_RCC_OscConfig+0x106c>
 8002db0:	2302      	movs	r3, #2
 8002db2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002dba:	fa93 f3a3 	rbit	r3, r3
 8002dbe:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002dc2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc6:	fab3 f383 	clz	r3, r3
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	095b      	lsrs	r3, r3, #5
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	f043 0301 	orr.w	r3, r3, #1
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d102      	bne.n	8002de0 <HAL_RCC_OscConfig+0x4d8>
 8002dda:	4b45      	ldr	r3, [pc, #276]	; (8002ef0 <HAL_RCC_OscConfig+0x5e8>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	e013      	b.n	8002e08 <HAL_RCC_OscConfig+0x500>
 8002de0:	2302      	movs	r3, #2
 8002de2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002dea:	fa93 f3a3 	rbit	r3, r3
 8002dee:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002df2:	2302      	movs	r3, #2
 8002df4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002df8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002dfc:	fa93 f3a3 	rbit	r3, r3
 8002e00:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002e04:	4b3a      	ldr	r3, [pc, #232]	; (8002ef0 <HAL_RCC_OscConfig+0x5e8>)
 8002e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e08:	2202      	movs	r2, #2
 8002e0a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002e0e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002e12:	fa92 f2a2 	rbit	r2, r2
 8002e16:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002e1a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002e1e:	fab2 f282 	clz	r2, r2
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	f042 0220 	orr.w	r2, r2, #32
 8002e28:	b2d2      	uxtb	r2, r2
 8002e2a:	f002 021f 	and.w	r2, r2, #31
 8002e2e:	2101      	movs	r1, #1
 8002e30:	fa01 f202 	lsl.w	r2, r1, r2
 8002e34:	4013      	ands	r3, r2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0af      	beq.n	8002d9a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e3a:	4b2d      	ldr	r3, [pc, #180]	; (8002ef0 <HAL_RCC_OscConfig+0x5e8>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e46:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	21f8      	movs	r1, #248	; 0xf8
 8002e50:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e54:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002e58:	fa91 f1a1 	rbit	r1, r1
 8002e5c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002e60:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002e64:	fab1 f181 	clz	r1, r1
 8002e68:	b2c9      	uxtb	r1, r1
 8002e6a:	408b      	lsls	r3, r1
 8002e6c:	4920      	ldr	r1, [pc, #128]	; (8002ef0 <HAL_RCC_OscConfig+0x5e8>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	600b      	str	r3, [r1, #0]
 8002e72:	e06c      	b.n	8002f4e <HAL_RCC_OscConfig+0x646>
 8002e74:	2301      	movs	r3, #1
 8002e76:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e7a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002e7e:	fa93 f3a3 	rbit	r3, r3
 8002e82:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002e86:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e8a:	fab3 f383 	clz	r3, r3
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002e94:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea0:	f7fd ff32 	bl	8000d08 <HAL_GetTick>
 8002ea4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ea8:	e00a      	b.n	8002ec0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002eaa:	f7fd ff2d 	bl	8000d08 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d902      	bls.n	8002ec0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	f000 bd5a 	b.w	8003974 <HAL_RCC_OscConfig+0x106c>
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002eca:	fa93 f3a3 	rbit	r3, r3
 8002ece:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002ed2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ed6:	fab3 f383 	clz	r3, r3
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	095b      	lsrs	r3, r3, #5
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	f043 0301 	orr.w	r3, r3, #1
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d104      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x5ec>
 8002eea:	4b01      	ldr	r3, [pc, #4]	; (8002ef0 <HAL_RCC_OscConfig+0x5e8>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	e015      	b.n	8002f1c <HAL_RCC_OscConfig+0x614>
 8002ef0:	40021000 	.word	0x40021000
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002efe:	fa93 f3a3 	rbit	r3, r3
 8002f02:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002f06:	2302      	movs	r3, #2
 8002f08:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002f0c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002f10:	fa93 f3a3 	rbit	r3, r3
 8002f14:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002f18:	4bc8      	ldr	r3, [pc, #800]	; (800323c <HAL_RCC_OscConfig+0x934>)
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1c:	2202      	movs	r2, #2
 8002f1e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002f22:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002f26:	fa92 f2a2 	rbit	r2, r2
 8002f2a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002f2e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002f32:	fab2 f282 	clz	r2, r2
 8002f36:	b2d2      	uxtb	r2, r2
 8002f38:	f042 0220 	orr.w	r2, r2, #32
 8002f3c:	b2d2      	uxtb	r2, r2
 8002f3e:	f002 021f 	and.w	r2, r2, #31
 8002f42:	2101      	movs	r1, #1
 8002f44:	fa01 f202 	lsl.w	r2, r1, r2
 8002f48:	4013      	ands	r3, r2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d1ad      	bne.n	8002eaa <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f52:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0308 	and.w	r3, r3, #8
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	f000 8110 	beq.w	8003184 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f68:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	699b      	ldr	r3, [r3, #24]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d079      	beq.n	8003068 <HAL_RCC_OscConfig+0x760>
 8002f74:	2301      	movs	r3, #1
 8002f76:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002f7e:	fa93 f3a3 	rbit	r3, r3
 8002f82:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002f86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f8a:	fab3 f383 	clz	r3, r3
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	461a      	mov	r2, r3
 8002f92:	4bab      	ldr	r3, [pc, #684]	; (8003240 <HAL_RCC_OscConfig+0x938>)
 8002f94:	4413      	add	r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	461a      	mov	r2, r3
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f9e:	f7fd feb3 	bl	8000d08 <HAL_GetTick>
 8002fa2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fa6:	e00a      	b.n	8002fbe <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fa8:	f7fd feae 	bl	8000d08 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d902      	bls.n	8002fbe <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	f000 bcdb 	b.w	8003974 <HAL_RCC_OscConfig+0x106c>
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002fc8:	fa93 f3a3 	rbit	r3, r3
 8002fcc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002fd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fd4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002fd8:	2202      	movs	r2, #2
 8002fda:	601a      	str	r2, [r3, #0]
 8002fdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fe0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	fa93 f2a3 	rbit	r2, r3
 8002fea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ff8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002ffc:	2202      	movs	r2, #2
 8002ffe:	601a      	str	r2, [r3, #0]
 8003000:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003004:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	fa93 f2a3 	rbit	r2, r3
 800300e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003012:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003016:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003018:	4b88      	ldr	r3, [pc, #544]	; (800323c <HAL_RCC_OscConfig+0x934>)
 800301a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800301c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003020:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003024:	2102      	movs	r1, #2
 8003026:	6019      	str	r1, [r3, #0]
 8003028:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800302c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	fa93 f1a3 	rbit	r1, r3
 8003036:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800303a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800303e:	6019      	str	r1, [r3, #0]
  return result;
 8003040:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003044:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	fab3 f383 	clz	r3, r3
 800304e:	b2db      	uxtb	r3, r3
 8003050:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003054:	b2db      	uxtb	r3, r3
 8003056:	f003 031f 	and.w	r3, r3, #31
 800305a:	2101      	movs	r1, #1
 800305c:	fa01 f303 	lsl.w	r3, r1, r3
 8003060:	4013      	ands	r3, r2
 8003062:	2b00      	cmp	r3, #0
 8003064:	d0a0      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x6a0>
 8003066:	e08d      	b.n	8003184 <HAL_RCC_OscConfig+0x87c>
 8003068:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800306c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003070:	2201      	movs	r2, #1
 8003072:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003074:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003078:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	fa93 f2a3 	rbit	r2, r3
 8003082:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003086:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800308a:	601a      	str	r2, [r3, #0]
  return result;
 800308c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003090:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8003094:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003096:	fab3 f383 	clz	r3, r3
 800309a:	b2db      	uxtb	r3, r3
 800309c:	461a      	mov	r2, r3
 800309e:	4b68      	ldr	r3, [pc, #416]	; (8003240 <HAL_RCC_OscConfig+0x938>)
 80030a0:	4413      	add	r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	461a      	mov	r2, r3
 80030a6:	2300      	movs	r3, #0
 80030a8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030aa:	f7fd fe2d 	bl	8000d08 <HAL_GetTick>
 80030ae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b2:	e00a      	b.n	80030ca <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030b4:	f7fd fe28 	bl	8000d08 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d902      	bls.n	80030ca <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	f000 bc55 	b.w	8003974 <HAL_RCC_OscConfig+0x106c>
 80030ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030ce:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80030d2:	2202      	movs	r2, #2
 80030d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030da:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	fa93 f2a3 	rbit	r2, r3
 80030e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030e8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80030ec:	601a      	str	r2, [r3, #0]
 80030ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030f2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80030f6:	2202      	movs	r2, #2
 80030f8:	601a      	str	r2, [r3, #0]
 80030fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030fe:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	fa93 f2a3 	rbit	r2, r3
 8003108:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800310c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003110:	601a      	str	r2, [r3, #0]
 8003112:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003116:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800311a:	2202      	movs	r2, #2
 800311c:	601a      	str	r2, [r3, #0]
 800311e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003122:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	fa93 f2a3 	rbit	r2, r3
 800312c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003130:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003134:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003136:	4b41      	ldr	r3, [pc, #260]	; (800323c <HAL_RCC_OscConfig+0x934>)
 8003138:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800313a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800313e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003142:	2102      	movs	r1, #2
 8003144:	6019      	str	r1, [r3, #0]
 8003146:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800314a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	fa93 f1a3 	rbit	r1, r3
 8003154:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003158:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800315c:	6019      	str	r1, [r3, #0]
  return result;
 800315e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003162:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	fab3 f383 	clz	r3, r3
 800316c:	b2db      	uxtb	r3, r3
 800316e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003172:	b2db      	uxtb	r3, r3
 8003174:	f003 031f 	and.w	r3, r3, #31
 8003178:	2101      	movs	r1, #1
 800317a:	fa01 f303 	lsl.w	r3, r1, r3
 800317e:	4013      	ands	r3, r2
 8003180:	2b00      	cmp	r3, #0
 8003182:	d197      	bne.n	80030b4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003184:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003188:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0304 	and.w	r3, r3, #4
 8003194:	2b00      	cmp	r3, #0
 8003196:	f000 81a1 	beq.w	80034dc <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800319a:	2300      	movs	r3, #0
 800319c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031a0:	4b26      	ldr	r3, [pc, #152]	; (800323c <HAL_RCC_OscConfig+0x934>)
 80031a2:	69db      	ldr	r3, [r3, #28]
 80031a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d116      	bne.n	80031da <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031ac:	4b23      	ldr	r3, [pc, #140]	; (800323c <HAL_RCC_OscConfig+0x934>)
 80031ae:	69db      	ldr	r3, [r3, #28]
 80031b0:	4a22      	ldr	r2, [pc, #136]	; (800323c <HAL_RCC_OscConfig+0x934>)
 80031b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031b6:	61d3      	str	r3, [r2, #28]
 80031b8:	4b20      	ldr	r3, [pc, #128]	; (800323c <HAL_RCC_OscConfig+0x934>)
 80031ba:	69db      	ldr	r3, [r3, #28]
 80031bc:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80031c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031c4:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80031c8:	601a      	str	r2, [r3, #0]
 80031ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031ce:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80031d2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80031d4:	2301      	movs	r3, #1
 80031d6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031da:	4b1a      	ldr	r3, [pc, #104]	; (8003244 <HAL_RCC_OscConfig+0x93c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d11a      	bne.n	800321c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031e6:	4b17      	ldr	r3, [pc, #92]	; (8003244 <HAL_RCC_OscConfig+0x93c>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a16      	ldr	r2, [pc, #88]	; (8003244 <HAL_RCC_OscConfig+0x93c>)
 80031ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031f0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031f2:	f7fd fd89 	bl	8000d08 <HAL_GetTick>
 80031f6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031fa:	e009      	b.n	8003210 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031fc:	f7fd fd84 	bl	8000d08 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003206:	1ad3      	subs	r3, r2, r3
 8003208:	2b64      	cmp	r3, #100	; 0x64
 800320a:	d901      	bls.n	8003210 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800320c:	2303      	movs	r3, #3
 800320e:	e3b1      	b.n	8003974 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003210:	4b0c      	ldr	r3, [pc, #48]	; (8003244 <HAL_RCC_OscConfig+0x93c>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003218:	2b00      	cmp	r3, #0
 800321a:	d0ef      	beq.n	80031fc <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800321c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003220:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	2b01      	cmp	r3, #1
 800322a:	d10d      	bne.n	8003248 <HAL_RCC_OscConfig+0x940>
 800322c:	4b03      	ldr	r3, [pc, #12]	; (800323c <HAL_RCC_OscConfig+0x934>)
 800322e:	6a1b      	ldr	r3, [r3, #32]
 8003230:	4a02      	ldr	r2, [pc, #8]	; (800323c <HAL_RCC_OscConfig+0x934>)
 8003232:	f043 0301 	orr.w	r3, r3, #1
 8003236:	6213      	str	r3, [r2, #32]
 8003238:	e03c      	b.n	80032b4 <HAL_RCC_OscConfig+0x9ac>
 800323a:	bf00      	nop
 800323c:	40021000 	.word	0x40021000
 8003240:	10908120 	.word	0x10908120
 8003244:	40007000 	.word	0x40007000
 8003248:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800324c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10c      	bne.n	8003272 <HAL_RCC_OscConfig+0x96a>
 8003258:	4bc1      	ldr	r3, [pc, #772]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 800325a:	6a1b      	ldr	r3, [r3, #32]
 800325c:	4ac0      	ldr	r2, [pc, #768]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 800325e:	f023 0301 	bic.w	r3, r3, #1
 8003262:	6213      	str	r3, [r2, #32]
 8003264:	4bbe      	ldr	r3, [pc, #760]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 8003266:	6a1b      	ldr	r3, [r3, #32]
 8003268:	4abd      	ldr	r2, [pc, #756]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 800326a:	f023 0304 	bic.w	r3, r3, #4
 800326e:	6213      	str	r3, [r2, #32]
 8003270:	e020      	b.n	80032b4 <HAL_RCC_OscConfig+0x9ac>
 8003272:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003276:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	2b05      	cmp	r3, #5
 8003280:	d10c      	bne.n	800329c <HAL_RCC_OscConfig+0x994>
 8003282:	4bb7      	ldr	r3, [pc, #732]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 8003284:	6a1b      	ldr	r3, [r3, #32]
 8003286:	4ab6      	ldr	r2, [pc, #728]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 8003288:	f043 0304 	orr.w	r3, r3, #4
 800328c:	6213      	str	r3, [r2, #32]
 800328e:	4bb4      	ldr	r3, [pc, #720]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 8003290:	6a1b      	ldr	r3, [r3, #32]
 8003292:	4ab3      	ldr	r2, [pc, #716]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 8003294:	f043 0301 	orr.w	r3, r3, #1
 8003298:	6213      	str	r3, [r2, #32]
 800329a:	e00b      	b.n	80032b4 <HAL_RCC_OscConfig+0x9ac>
 800329c:	4bb0      	ldr	r3, [pc, #704]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 800329e:	6a1b      	ldr	r3, [r3, #32]
 80032a0:	4aaf      	ldr	r2, [pc, #700]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 80032a2:	f023 0301 	bic.w	r3, r3, #1
 80032a6:	6213      	str	r3, [r2, #32]
 80032a8:	4bad      	ldr	r3, [pc, #692]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	4aac      	ldr	r2, [pc, #688]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 80032ae:	f023 0304 	bic.w	r3, r3, #4
 80032b2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	f000 8081 	beq.w	80033c8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032c6:	f7fd fd1f 	bl	8000d08 <HAL_GetTick>
 80032ca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ce:	e00b      	b.n	80032e8 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032d0:	f7fd fd1a 	bl	8000d08 <HAL_GetTick>
 80032d4:	4602      	mov	r2, r0
 80032d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d901      	bls.n	80032e8 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e345      	b.n	8003974 <HAL_RCC_OscConfig+0x106c>
 80032e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032ec:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80032f0:	2202      	movs	r2, #2
 80032f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	fa93 f2a3 	rbit	r2, r3
 8003302:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003306:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800330a:	601a      	str	r2, [r3, #0]
 800330c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003310:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003314:	2202      	movs	r2, #2
 8003316:	601a      	str	r2, [r3, #0]
 8003318:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800331c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	fa93 f2a3 	rbit	r2, r3
 8003326:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800332a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800332e:	601a      	str	r2, [r3, #0]
  return result;
 8003330:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003334:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003338:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800333a:	fab3 f383 	clz	r3, r3
 800333e:	b2db      	uxtb	r3, r3
 8003340:	095b      	lsrs	r3, r3, #5
 8003342:	b2db      	uxtb	r3, r3
 8003344:	f043 0302 	orr.w	r3, r3, #2
 8003348:	b2db      	uxtb	r3, r3
 800334a:	2b02      	cmp	r3, #2
 800334c:	d102      	bne.n	8003354 <HAL_RCC_OscConfig+0xa4c>
 800334e:	4b84      	ldr	r3, [pc, #528]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 8003350:	6a1b      	ldr	r3, [r3, #32]
 8003352:	e013      	b.n	800337c <HAL_RCC_OscConfig+0xa74>
 8003354:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003358:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800335c:	2202      	movs	r2, #2
 800335e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003360:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003364:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	fa93 f2a3 	rbit	r2, r3
 800336e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003372:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003376:	601a      	str	r2, [r3, #0]
 8003378:	4b79      	ldr	r3, [pc, #484]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 800337a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003380:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003384:	2102      	movs	r1, #2
 8003386:	6011      	str	r1, [r2, #0]
 8003388:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800338c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003390:	6812      	ldr	r2, [r2, #0]
 8003392:	fa92 f1a2 	rbit	r1, r2
 8003396:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800339a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800339e:	6011      	str	r1, [r2, #0]
  return result;
 80033a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033a4:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80033a8:	6812      	ldr	r2, [r2, #0]
 80033aa:	fab2 f282 	clz	r2, r2
 80033ae:	b2d2      	uxtb	r2, r2
 80033b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033b4:	b2d2      	uxtb	r2, r2
 80033b6:	f002 021f 	and.w	r2, r2, #31
 80033ba:	2101      	movs	r1, #1
 80033bc:	fa01 f202 	lsl.w	r2, r1, r2
 80033c0:	4013      	ands	r3, r2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d084      	beq.n	80032d0 <HAL_RCC_OscConfig+0x9c8>
 80033c6:	e07f      	b.n	80034c8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033c8:	f7fd fc9e 	bl	8000d08 <HAL_GetTick>
 80033cc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033d0:	e00b      	b.n	80033ea <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033d2:	f7fd fc99 	bl	8000d08 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	f241 3288 	movw	r2, #5000	; 0x1388
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d901      	bls.n	80033ea <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e2c4      	b.n	8003974 <HAL_RCC_OscConfig+0x106c>
 80033ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ee:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80033f2:	2202      	movs	r2, #2
 80033f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033fa:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	fa93 f2a3 	rbit	r2, r3
 8003404:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003408:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800340c:	601a      	str	r2, [r3, #0]
 800340e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003412:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003416:	2202      	movs	r2, #2
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800341e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	fa93 f2a3 	rbit	r2, r3
 8003428:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800342c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003430:	601a      	str	r2, [r3, #0]
  return result;
 8003432:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003436:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800343a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800343c:	fab3 f383 	clz	r3, r3
 8003440:	b2db      	uxtb	r3, r3
 8003442:	095b      	lsrs	r3, r3, #5
 8003444:	b2db      	uxtb	r3, r3
 8003446:	f043 0302 	orr.w	r3, r3, #2
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b02      	cmp	r3, #2
 800344e:	d102      	bne.n	8003456 <HAL_RCC_OscConfig+0xb4e>
 8003450:	4b43      	ldr	r3, [pc, #268]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 8003452:	6a1b      	ldr	r3, [r3, #32]
 8003454:	e013      	b.n	800347e <HAL_RCC_OscConfig+0xb76>
 8003456:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800345a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800345e:	2202      	movs	r2, #2
 8003460:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003462:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003466:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	fa93 f2a3 	rbit	r2, r3
 8003470:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003474:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003478:	601a      	str	r2, [r3, #0]
 800347a:	4b39      	ldr	r3, [pc, #228]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 800347c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003482:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003486:	2102      	movs	r1, #2
 8003488:	6011      	str	r1, [r2, #0]
 800348a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800348e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003492:	6812      	ldr	r2, [r2, #0]
 8003494:	fa92 f1a2 	rbit	r1, r2
 8003498:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800349c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80034a0:	6011      	str	r1, [r2, #0]
  return result;
 80034a2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80034a6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80034aa:	6812      	ldr	r2, [r2, #0]
 80034ac:	fab2 f282 	clz	r2, r2
 80034b0:	b2d2      	uxtb	r2, r2
 80034b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034b6:	b2d2      	uxtb	r2, r2
 80034b8:	f002 021f 	and.w	r2, r2, #31
 80034bc:	2101      	movs	r1, #1
 80034be:	fa01 f202 	lsl.w	r2, r1, r2
 80034c2:	4013      	ands	r3, r2
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d184      	bne.n	80033d2 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80034c8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d105      	bne.n	80034dc <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034d0:	4b23      	ldr	r3, [pc, #140]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 80034d2:	69db      	ldr	r3, [r3, #28]
 80034d4:	4a22      	ldr	r2, [pc, #136]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 80034d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034da:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034e0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	69db      	ldr	r3, [r3, #28]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f000 8242 	beq.w	8003972 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034ee:	4b1c      	ldr	r3, [pc, #112]	; (8003560 <HAL_RCC_OscConfig+0xc58>)
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f003 030c 	and.w	r3, r3, #12
 80034f6:	2b08      	cmp	r3, #8
 80034f8:	f000 8213 	beq.w	8003922 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003500:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	69db      	ldr	r3, [r3, #28]
 8003508:	2b02      	cmp	r3, #2
 800350a:	f040 8162 	bne.w	80037d2 <HAL_RCC_OscConfig+0xeca>
 800350e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003512:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003516:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800351a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003520:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	fa93 f2a3 	rbit	r2, r3
 800352a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800352e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003532:	601a      	str	r2, [r3, #0]
  return result;
 8003534:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003538:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800353c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800353e:	fab3 f383 	clz	r3, r3
 8003542:	b2db      	uxtb	r3, r3
 8003544:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003548:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	461a      	mov	r2, r3
 8003550:	2300      	movs	r3, #0
 8003552:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003554:	f7fd fbd8 	bl	8000d08 <HAL_GetTick>
 8003558:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800355c:	e00c      	b.n	8003578 <HAL_RCC_OscConfig+0xc70>
 800355e:	bf00      	nop
 8003560:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003564:	f7fd fbd0 	bl	8000d08 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d901      	bls.n	8003578 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e1fd      	b.n	8003974 <HAL_RCC_OscConfig+0x106c>
 8003578:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800357c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003580:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003584:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003586:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800358a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	fa93 f2a3 	rbit	r2, r3
 8003594:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003598:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800359c:	601a      	str	r2, [r3, #0]
  return result;
 800359e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035a2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80035a6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035a8:	fab3 f383 	clz	r3, r3
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	095b      	lsrs	r3, r3, #5
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	f043 0301 	orr.w	r3, r3, #1
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d102      	bne.n	80035c2 <HAL_RCC_OscConfig+0xcba>
 80035bc:	4bb0      	ldr	r3, [pc, #704]	; (8003880 <HAL_RCC_OscConfig+0xf78>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	e027      	b.n	8003612 <HAL_RCC_OscConfig+0xd0a>
 80035c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035c6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80035ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035d4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	fa93 f2a3 	rbit	r2, r3
 80035de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035e2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035ec:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80035f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035fa:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	fa93 f2a3 	rbit	r2, r3
 8003604:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003608:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	4b9c      	ldr	r3, [pc, #624]	; (8003880 <HAL_RCC_OscConfig+0xf78>)
 8003610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003612:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003616:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800361a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800361e:	6011      	str	r1, [r2, #0]
 8003620:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003624:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003628:	6812      	ldr	r2, [r2, #0]
 800362a:	fa92 f1a2 	rbit	r1, r2
 800362e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003632:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003636:	6011      	str	r1, [r2, #0]
  return result;
 8003638:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800363c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003640:	6812      	ldr	r2, [r2, #0]
 8003642:	fab2 f282 	clz	r2, r2
 8003646:	b2d2      	uxtb	r2, r2
 8003648:	f042 0220 	orr.w	r2, r2, #32
 800364c:	b2d2      	uxtb	r2, r2
 800364e:	f002 021f 	and.w	r2, r2, #31
 8003652:	2101      	movs	r1, #1
 8003654:	fa01 f202 	lsl.w	r2, r1, r2
 8003658:	4013      	ands	r3, r2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d182      	bne.n	8003564 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800365e:	4b88      	ldr	r3, [pc, #544]	; (8003880 <HAL_RCC_OscConfig+0xf78>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003666:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800366a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003672:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003676:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	6a1b      	ldr	r3, [r3, #32]
 800367e:	430b      	orrs	r3, r1
 8003680:	497f      	ldr	r1, [pc, #508]	; (8003880 <HAL_RCC_OscConfig+0xf78>)
 8003682:	4313      	orrs	r3, r2
 8003684:	604b      	str	r3, [r1, #4]
 8003686:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800368a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800368e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003692:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003694:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003698:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	fa93 f2a3 	rbit	r2, r3
 80036a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036a6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80036aa:	601a      	str	r2, [r3, #0]
  return result;
 80036ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036b0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80036b4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036b6:	fab3 f383 	clz	r3, r3
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80036c0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	461a      	mov	r2, r3
 80036c8:	2301      	movs	r3, #1
 80036ca:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036cc:	f7fd fb1c 	bl	8000d08 <HAL_GetTick>
 80036d0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036d4:	e009      	b.n	80036ea <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036d6:	f7fd fb17 	bl	8000d08 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e144      	b.n	8003974 <HAL_RCC_OscConfig+0x106c>
 80036ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036ee:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80036f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80036f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80036fc:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	fa93 f2a3 	rbit	r2, r3
 8003706:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800370a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800370e:	601a      	str	r2, [r3, #0]
  return result;
 8003710:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003714:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003718:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800371a:	fab3 f383 	clz	r3, r3
 800371e:	b2db      	uxtb	r3, r3
 8003720:	095b      	lsrs	r3, r3, #5
 8003722:	b2db      	uxtb	r3, r3
 8003724:	f043 0301 	orr.w	r3, r3, #1
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b01      	cmp	r3, #1
 800372c:	d102      	bne.n	8003734 <HAL_RCC_OscConfig+0xe2c>
 800372e:	4b54      	ldr	r3, [pc, #336]	; (8003880 <HAL_RCC_OscConfig+0xf78>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	e027      	b.n	8003784 <HAL_RCC_OscConfig+0xe7c>
 8003734:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003738:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800373c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003740:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003742:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003746:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	fa93 f2a3 	rbit	r2, r3
 8003750:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003754:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003758:	601a      	str	r2, [r3, #0]
 800375a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800375e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003762:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800376c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	fa93 f2a3 	rbit	r2, r3
 8003776:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800377a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800377e:	601a      	str	r2, [r3, #0]
 8003780:	4b3f      	ldr	r3, [pc, #252]	; (8003880 <HAL_RCC_OscConfig+0xf78>)
 8003782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003784:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003788:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800378c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003790:	6011      	str	r1, [r2, #0]
 8003792:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003796:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800379a:	6812      	ldr	r2, [r2, #0]
 800379c:	fa92 f1a2 	rbit	r1, r2
 80037a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80037a4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80037a8:	6011      	str	r1, [r2, #0]
  return result;
 80037aa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80037ae:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80037b2:	6812      	ldr	r2, [r2, #0]
 80037b4:	fab2 f282 	clz	r2, r2
 80037b8:	b2d2      	uxtb	r2, r2
 80037ba:	f042 0220 	orr.w	r2, r2, #32
 80037be:	b2d2      	uxtb	r2, r2
 80037c0:	f002 021f 	and.w	r2, r2, #31
 80037c4:	2101      	movs	r1, #1
 80037c6:	fa01 f202 	lsl.w	r2, r1, r2
 80037ca:	4013      	ands	r3, r2
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d082      	beq.n	80036d6 <HAL_RCC_OscConfig+0xdce>
 80037d0:	e0cf      	b.n	8003972 <HAL_RCC_OscConfig+0x106a>
 80037d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037d6:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80037da:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80037de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037e4:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	fa93 f2a3 	rbit	r2, r3
 80037ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037f2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80037f6:	601a      	str	r2, [r3, #0]
  return result;
 80037f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80037fc:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003800:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003802:	fab3 f383 	clz	r3, r3
 8003806:	b2db      	uxtb	r3, r3
 8003808:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800380c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	461a      	mov	r2, r3
 8003814:	2300      	movs	r3, #0
 8003816:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003818:	f7fd fa76 	bl	8000d08 <HAL_GetTick>
 800381c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003820:	e009      	b.n	8003836 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003822:	f7fd fa71 	bl	8000d08 <HAL_GetTick>
 8003826:	4602      	mov	r2, r0
 8003828:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	2b02      	cmp	r3, #2
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e09e      	b.n	8003974 <HAL_RCC_OscConfig+0x106c>
 8003836:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800383a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800383e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003842:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003844:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003848:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	fa93 f2a3 	rbit	r2, r3
 8003852:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003856:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800385a:	601a      	str	r2, [r3, #0]
  return result;
 800385c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003860:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003864:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003866:	fab3 f383 	clz	r3, r3
 800386a:	b2db      	uxtb	r3, r3
 800386c:	095b      	lsrs	r3, r3, #5
 800386e:	b2db      	uxtb	r3, r3
 8003870:	f043 0301 	orr.w	r3, r3, #1
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b01      	cmp	r3, #1
 8003878:	d104      	bne.n	8003884 <HAL_RCC_OscConfig+0xf7c>
 800387a:	4b01      	ldr	r3, [pc, #4]	; (8003880 <HAL_RCC_OscConfig+0xf78>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	e029      	b.n	80038d4 <HAL_RCC_OscConfig+0xfcc>
 8003880:	40021000 	.word	0x40021000
 8003884:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003888:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800388c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003890:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003892:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003896:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	fa93 f2a3 	rbit	r2, r3
 80038a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038a4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80038a8:	601a      	str	r2, [r3, #0]
 80038aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038ae:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80038b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80038b6:	601a      	str	r2, [r3, #0]
 80038b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038bc:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	fa93 f2a3 	rbit	r2, r3
 80038c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80038ca:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80038ce:	601a      	str	r2, [r3, #0]
 80038d0:	4b2b      	ldr	r3, [pc, #172]	; (8003980 <HAL_RCC_OscConfig+0x1078>)
 80038d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038d8:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80038dc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80038e0:	6011      	str	r1, [r2, #0]
 80038e2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038e6:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80038ea:	6812      	ldr	r2, [r2, #0]
 80038ec:	fa92 f1a2 	rbit	r1, r2
 80038f0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038f4:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80038f8:	6011      	str	r1, [r2, #0]
  return result;
 80038fa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80038fe:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003902:	6812      	ldr	r2, [r2, #0]
 8003904:	fab2 f282 	clz	r2, r2
 8003908:	b2d2      	uxtb	r2, r2
 800390a:	f042 0220 	orr.w	r2, r2, #32
 800390e:	b2d2      	uxtb	r2, r2
 8003910:	f002 021f 	and.w	r2, r2, #31
 8003914:	2101      	movs	r1, #1
 8003916:	fa01 f202 	lsl.w	r2, r1, r2
 800391a:	4013      	ands	r3, r2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d180      	bne.n	8003822 <HAL_RCC_OscConfig+0xf1a>
 8003920:	e027      	b.n	8003972 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003922:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003926:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	69db      	ldr	r3, [r3, #28]
 800392e:	2b01      	cmp	r3, #1
 8003930:	d101      	bne.n	8003936 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e01e      	b.n	8003974 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003936:	4b12      	ldr	r3, [pc, #72]	; (8003980 <HAL_RCC_OscConfig+0x1078>)
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800393e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003942:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003946:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800394a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	429a      	cmp	r2, r3
 8003954:	d10b      	bne.n	800396e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003956:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800395a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800395e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003962:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800396a:	429a      	cmp	r2, r3
 800396c:	d001      	beq.n	8003972 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e000      	b.n	8003974 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	40021000 	.word	0x40021000

08003984 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b09e      	sub	sp, #120	; 0x78
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800398e:	2300      	movs	r3, #0
 8003990:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d101      	bne.n	800399c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e162      	b.n	8003c62 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800399c:	4b90      	ldr	r3, [pc, #576]	; (8003be0 <HAL_RCC_ClockConfig+0x25c>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0307 	and.w	r3, r3, #7
 80039a4:	683a      	ldr	r2, [r7, #0]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d910      	bls.n	80039cc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039aa:	4b8d      	ldr	r3, [pc, #564]	; (8003be0 <HAL_RCC_ClockConfig+0x25c>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f023 0207 	bic.w	r2, r3, #7
 80039b2:	498b      	ldr	r1, [pc, #556]	; (8003be0 <HAL_RCC_ClockConfig+0x25c>)
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ba:	4b89      	ldr	r3, [pc, #548]	; (8003be0 <HAL_RCC_ClockConfig+0x25c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0307 	and.w	r3, r3, #7
 80039c2:	683a      	ldr	r2, [r7, #0]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d001      	beq.n	80039cc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e14a      	b.n	8003c62 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0302 	and.w	r3, r3, #2
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d008      	beq.n	80039ea <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039d8:	4b82      	ldr	r3, [pc, #520]	; (8003be4 <HAL_RCC_ClockConfig+0x260>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	497f      	ldr	r1, [pc, #508]	; (8003be4 <HAL_RCC_ClockConfig+0x260>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	f000 80dc 	beq.w	8003bb0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d13c      	bne.n	8003a7a <HAL_RCC_ClockConfig+0xf6>
 8003a00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a04:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a06:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a08:	fa93 f3a3 	rbit	r3, r3
 8003a0c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003a0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a10:	fab3 f383 	clz	r3, r3
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	095b      	lsrs	r3, r3, #5
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	f043 0301 	orr.w	r3, r3, #1
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d102      	bne.n	8003a2a <HAL_RCC_ClockConfig+0xa6>
 8003a24:	4b6f      	ldr	r3, [pc, #444]	; (8003be4 <HAL_RCC_ClockConfig+0x260>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	e00f      	b.n	8003a4a <HAL_RCC_ClockConfig+0xc6>
 8003a2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a2e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a30:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a32:	fa93 f3a3 	rbit	r3, r3
 8003a36:	667b      	str	r3, [r7, #100]	; 0x64
 8003a38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a3c:	663b      	str	r3, [r7, #96]	; 0x60
 8003a3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a40:	fa93 f3a3 	rbit	r3, r3
 8003a44:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003a46:	4b67      	ldr	r3, [pc, #412]	; (8003be4 <HAL_RCC_ClockConfig+0x260>)
 8003a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003a4e:	65ba      	str	r2, [r7, #88]	; 0x58
 8003a50:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a52:	fa92 f2a2 	rbit	r2, r2
 8003a56:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003a58:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003a5a:	fab2 f282 	clz	r2, r2
 8003a5e:	b2d2      	uxtb	r2, r2
 8003a60:	f042 0220 	orr.w	r2, r2, #32
 8003a64:	b2d2      	uxtb	r2, r2
 8003a66:	f002 021f 	and.w	r2, r2, #31
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a70:	4013      	ands	r3, r2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d17b      	bne.n	8003b6e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e0f3      	b.n	8003c62 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d13c      	bne.n	8003afc <HAL_RCC_ClockConfig+0x178>
 8003a82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a86:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a8a:	fa93 f3a3 	rbit	r3, r3
 8003a8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003a90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a92:	fab3 f383 	clz	r3, r3
 8003a96:	b2db      	uxtb	r3, r3
 8003a98:	095b      	lsrs	r3, r3, #5
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	f043 0301 	orr.w	r3, r3, #1
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d102      	bne.n	8003aac <HAL_RCC_ClockConfig+0x128>
 8003aa6:	4b4f      	ldr	r3, [pc, #316]	; (8003be4 <HAL_RCC_ClockConfig+0x260>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	e00f      	b.n	8003acc <HAL_RCC_ClockConfig+0x148>
 8003aac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ab0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ab4:	fa93 f3a3 	rbit	r3, r3
 8003ab8:	647b      	str	r3, [r7, #68]	; 0x44
 8003aba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003abe:	643b      	str	r3, [r7, #64]	; 0x40
 8003ac0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ac2:	fa93 f3a3 	rbit	r3, r3
 8003ac6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ac8:	4b46      	ldr	r3, [pc, #280]	; (8003be4 <HAL_RCC_ClockConfig+0x260>)
 8003aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003acc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ad0:	63ba      	str	r2, [r7, #56]	; 0x38
 8003ad2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ad4:	fa92 f2a2 	rbit	r2, r2
 8003ad8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003ada:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003adc:	fab2 f282 	clz	r2, r2
 8003ae0:	b2d2      	uxtb	r2, r2
 8003ae2:	f042 0220 	orr.w	r2, r2, #32
 8003ae6:	b2d2      	uxtb	r2, r2
 8003ae8:	f002 021f 	and.w	r2, r2, #31
 8003aec:	2101      	movs	r1, #1
 8003aee:	fa01 f202 	lsl.w	r2, r1, r2
 8003af2:	4013      	ands	r3, r2
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d13a      	bne.n	8003b6e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e0b2      	b.n	8003c62 <HAL_RCC_ClockConfig+0x2de>
 8003afc:	2302      	movs	r3, #2
 8003afe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b02:	fa93 f3a3 	rbit	r3, r3
 8003b06:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b0a:	fab3 f383 	clz	r3, r3
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	095b      	lsrs	r3, r3, #5
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	f043 0301 	orr.w	r3, r3, #1
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d102      	bne.n	8003b24 <HAL_RCC_ClockConfig+0x1a0>
 8003b1e:	4b31      	ldr	r3, [pc, #196]	; (8003be4 <HAL_RCC_ClockConfig+0x260>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	e00d      	b.n	8003b40 <HAL_RCC_ClockConfig+0x1bc>
 8003b24:	2302      	movs	r3, #2
 8003b26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b2a:	fa93 f3a3 	rbit	r3, r3
 8003b2e:	627b      	str	r3, [r7, #36]	; 0x24
 8003b30:	2302      	movs	r3, #2
 8003b32:	623b      	str	r3, [r7, #32]
 8003b34:	6a3b      	ldr	r3, [r7, #32]
 8003b36:	fa93 f3a3 	rbit	r3, r3
 8003b3a:	61fb      	str	r3, [r7, #28]
 8003b3c:	4b29      	ldr	r3, [pc, #164]	; (8003be4 <HAL_RCC_ClockConfig+0x260>)
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b40:	2202      	movs	r2, #2
 8003b42:	61ba      	str	r2, [r7, #24]
 8003b44:	69ba      	ldr	r2, [r7, #24]
 8003b46:	fa92 f2a2 	rbit	r2, r2
 8003b4a:	617a      	str	r2, [r7, #20]
  return result;
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	fab2 f282 	clz	r2, r2
 8003b52:	b2d2      	uxtb	r2, r2
 8003b54:	f042 0220 	orr.w	r2, r2, #32
 8003b58:	b2d2      	uxtb	r2, r2
 8003b5a:	f002 021f 	and.w	r2, r2, #31
 8003b5e:	2101      	movs	r1, #1
 8003b60:	fa01 f202 	lsl.w	r2, r1, r2
 8003b64:	4013      	ands	r3, r2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d101      	bne.n	8003b6e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e079      	b.n	8003c62 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b6e:	4b1d      	ldr	r3, [pc, #116]	; (8003be4 <HAL_RCC_ClockConfig+0x260>)
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f023 0203 	bic.w	r2, r3, #3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	491a      	ldr	r1, [pc, #104]	; (8003be4 <HAL_RCC_ClockConfig+0x260>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b80:	f7fd f8c2 	bl	8000d08 <HAL_GetTick>
 8003b84:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b86:	e00a      	b.n	8003b9e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b88:	f7fd f8be 	bl	8000d08 <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e061      	b.n	8003c62 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b9e:	4b11      	ldr	r3, [pc, #68]	; (8003be4 <HAL_RCC_ClockConfig+0x260>)
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	f003 020c 	and.w	r2, r3, #12
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d1eb      	bne.n	8003b88 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bb0:	4b0b      	ldr	r3, [pc, #44]	; (8003be0 <HAL_RCC_ClockConfig+0x25c>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0307 	and.w	r3, r3, #7
 8003bb8:	683a      	ldr	r2, [r7, #0]
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d214      	bcs.n	8003be8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bbe:	4b08      	ldr	r3, [pc, #32]	; (8003be0 <HAL_RCC_ClockConfig+0x25c>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f023 0207 	bic.w	r2, r3, #7
 8003bc6:	4906      	ldr	r1, [pc, #24]	; (8003be0 <HAL_RCC_ClockConfig+0x25c>)
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bce:	4b04      	ldr	r3, [pc, #16]	; (8003be0 <HAL_RCC_ClockConfig+0x25c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0307 	and.w	r3, r3, #7
 8003bd6:	683a      	ldr	r2, [r7, #0]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d005      	beq.n	8003be8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e040      	b.n	8003c62 <HAL_RCC_ClockConfig+0x2de>
 8003be0:	40022000 	.word	0x40022000
 8003be4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0304 	and.w	r3, r3, #4
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d008      	beq.n	8003c06 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bf4:	4b1d      	ldr	r3, [pc, #116]	; (8003c6c <HAL_RCC_ClockConfig+0x2e8>)
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	491a      	ldr	r1, [pc, #104]	; (8003c6c <HAL_RCC_ClockConfig+0x2e8>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0308 	and.w	r3, r3, #8
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d009      	beq.n	8003c26 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c12:	4b16      	ldr	r3, [pc, #88]	; (8003c6c <HAL_RCC_ClockConfig+0x2e8>)
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	00db      	lsls	r3, r3, #3
 8003c20:	4912      	ldr	r1, [pc, #72]	; (8003c6c <HAL_RCC_ClockConfig+0x2e8>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003c26:	f000 f829 	bl	8003c7c <HAL_RCC_GetSysClockFreq>
 8003c2a:	4601      	mov	r1, r0
 8003c2c:	4b0f      	ldr	r3, [pc, #60]	; (8003c6c <HAL_RCC_ClockConfig+0x2e8>)
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c34:	22f0      	movs	r2, #240	; 0xf0
 8003c36:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c38:	693a      	ldr	r2, [r7, #16]
 8003c3a:	fa92 f2a2 	rbit	r2, r2
 8003c3e:	60fa      	str	r2, [r7, #12]
  return result;
 8003c40:	68fa      	ldr	r2, [r7, #12]
 8003c42:	fab2 f282 	clz	r2, r2
 8003c46:	b2d2      	uxtb	r2, r2
 8003c48:	40d3      	lsrs	r3, r2
 8003c4a:	4a09      	ldr	r2, [pc, #36]	; (8003c70 <HAL_RCC_ClockConfig+0x2ec>)
 8003c4c:	5cd3      	ldrb	r3, [r2, r3]
 8003c4e:	fa21 f303 	lsr.w	r3, r1, r3
 8003c52:	4a08      	ldr	r2, [pc, #32]	; (8003c74 <HAL_RCC_ClockConfig+0x2f0>)
 8003c54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003c56:	4b08      	ldr	r3, [pc, #32]	; (8003c78 <HAL_RCC_ClockConfig+0x2f4>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7fd f810 	bl	8000c80 <HAL_InitTick>
  
  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3778      	adds	r7, #120	; 0x78
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	40021000 	.word	0x40021000
 8003c70:	08004a18 	.word	0x08004a18
 8003c74:	20000084 	.word	0x20000084
 8003c78:	20000088 	.word	0x20000088

08003c7c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b08b      	sub	sp, #44	; 0x2c
 8003c80:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c82:	2300      	movs	r3, #0
 8003c84:	61fb      	str	r3, [r7, #28]
 8003c86:	2300      	movs	r3, #0
 8003c88:	61bb      	str	r3, [r7, #24]
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	627b      	str	r3, [r7, #36]	; 0x24
 8003c8e:	2300      	movs	r3, #0
 8003c90:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003c92:	2300      	movs	r3, #0
 8003c94:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003c96:	4b29      	ldr	r3, [pc, #164]	; (8003d3c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	f003 030c 	and.w	r3, r3, #12
 8003ca2:	2b04      	cmp	r3, #4
 8003ca4:	d002      	beq.n	8003cac <HAL_RCC_GetSysClockFreq+0x30>
 8003ca6:	2b08      	cmp	r3, #8
 8003ca8:	d003      	beq.n	8003cb2 <HAL_RCC_GetSysClockFreq+0x36>
 8003caa:	e03c      	b.n	8003d26 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003cac:	4b24      	ldr	r3, [pc, #144]	; (8003d40 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003cae:	623b      	str	r3, [r7, #32]
      break;
 8003cb0:	e03c      	b.n	8003d2c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003cb8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003cbc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cbe:	68ba      	ldr	r2, [r7, #8]
 8003cc0:	fa92 f2a2 	rbit	r2, r2
 8003cc4:	607a      	str	r2, [r7, #4]
  return result;
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	fab2 f282 	clz	r2, r2
 8003ccc:	b2d2      	uxtb	r2, r2
 8003cce:	40d3      	lsrs	r3, r2
 8003cd0:	4a1c      	ldr	r2, [pc, #112]	; (8003d44 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003cd2:	5cd3      	ldrb	r3, [r2, r3]
 8003cd4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003cd6:	4b19      	ldr	r3, [pc, #100]	; (8003d3c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cda:	f003 030f 	and.w	r3, r3, #15
 8003cde:	220f      	movs	r2, #15
 8003ce0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce2:	693a      	ldr	r2, [r7, #16]
 8003ce4:	fa92 f2a2 	rbit	r2, r2
 8003ce8:	60fa      	str	r2, [r7, #12]
  return result;
 8003cea:	68fa      	ldr	r2, [r7, #12]
 8003cec:	fab2 f282 	clz	r2, r2
 8003cf0:	b2d2      	uxtb	r2, r2
 8003cf2:	40d3      	lsrs	r3, r2
 8003cf4:	4a14      	ldr	r2, [pc, #80]	; (8003d48 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003cf6:	5cd3      	ldrb	r3, [r2, r3]
 8003cf8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d008      	beq.n	8003d16 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003d04:	4a0e      	ldr	r2, [pc, #56]	; (8003d40 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	fb02 f303 	mul.w	r3, r2, r3
 8003d12:	627b      	str	r3, [r7, #36]	; 0x24
 8003d14:	e004      	b.n	8003d20 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	4a0c      	ldr	r2, [pc, #48]	; (8003d4c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003d1a:	fb02 f303 	mul.w	r3, r2, r3
 8003d1e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d22:	623b      	str	r3, [r7, #32]
      break;
 8003d24:	e002      	b.n	8003d2c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003d26:	4b06      	ldr	r3, [pc, #24]	; (8003d40 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003d28:	623b      	str	r3, [r7, #32]
      break;
 8003d2a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d2c:	6a3b      	ldr	r3, [r7, #32]
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	372c      	adds	r7, #44	; 0x2c
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	40021000 	.word	0x40021000
 8003d40:	007a1200 	.word	0x007a1200
 8003d44:	08004a28 	.word	0x08004a28
 8003d48:	08004a38 	.word	0x08004a38
 8003d4c:	003d0900 	.word	0x003d0900

08003d50 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b092      	sub	sp, #72	; 0x48
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003d60:	2300      	movs	r3, #0
 8003d62:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	f000 80d4 	beq.w	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d74:	4b4e      	ldr	r3, [pc, #312]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d76:	69db      	ldr	r3, [r3, #28]
 8003d78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d10e      	bne.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d80:	4b4b      	ldr	r3, [pc, #300]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d82:	69db      	ldr	r3, [r3, #28]
 8003d84:	4a4a      	ldr	r2, [pc, #296]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d8a:	61d3      	str	r3, [r2, #28]
 8003d8c:	4b48      	ldr	r3, [pc, #288]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d8e:	69db      	ldr	r3, [r3, #28]
 8003d90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d94:	60bb      	str	r3, [r7, #8]
 8003d96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d9e:	4b45      	ldr	r3, [pc, #276]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d118      	bne.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003daa:	4b42      	ldr	r3, [pc, #264]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a41      	ldr	r2, [pc, #260]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003db0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003db4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003db6:	f7fc ffa7 	bl	8000d08 <HAL_GetTick>
 8003dba:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dbc:	e008      	b.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dbe:	f7fc ffa3 	bl	8000d08 <HAL_GetTick>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	2b64      	cmp	r3, #100	; 0x64
 8003dca:	d901      	bls.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e169      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dd0:	4b38      	ldr	r3, [pc, #224]	; (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d0f0      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ddc:	4b34      	ldr	r3, [pc, #208]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003de4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003de6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f000 8084 	beq.w	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003df6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d07c      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003dfc:	4b2c      	ldr	r3, [pc, #176]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dfe:	6a1b      	ldr	r3, [r3, #32]
 8003e00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e0a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e0e:	fa93 f3a3 	rbit	r3, r3
 8003e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e16:	fab3 f383 	clz	r3, r3
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	4b26      	ldr	r3, [pc, #152]	; (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e20:	4413      	add	r3, r2
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	461a      	mov	r2, r3
 8003e26:	2301      	movs	r3, #1
 8003e28:	6013      	str	r3, [r2, #0]
 8003e2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e2e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e32:	fa93 f3a3 	rbit	r3, r3
 8003e36:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003e38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e3a:	fab3 f383 	clz	r3, r3
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	461a      	mov	r2, r3
 8003e42:	4b1d      	ldr	r3, [pc, #116]	; (8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e44:	4413      	add	r3, r2
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	461a      	mov	r2, r3
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003e4e:	4a18      	ldr	r2, [pc, #96]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e52:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003e54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d04b      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e5e:	f7fc ff53 	bl	8000d08 <HAL_GetTick>
 8003e62:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e64:	e00a      	b.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e66:	f7fc ff4f 	bl	8000d08 <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d901      	bls.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e113      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003e7c:	2302      	movs	r3, #2
 8003e7e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e82:	fa93 f3a3 	rbit	r3, r3
 8003e86:	627b      	str	r3, [r7, #36]	; 0x24
 8003e88:	2302      	movs	r3, #2
 8003e8a:	623b      	str	r3, [r7, #32]
 8003e8c:	6a3b      	ldr	r3, [r7, #32]
 8003e8e:	fa93 f3a3 	rbit	r3, r3
 8003e92:	61fb      	str	r3, [r7, #28]
  return result;
 8003e94:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e96:	fab3 f383 	clz	r3, r3
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	095b      	lsrs	r3, r3, #5
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	f043 0302 	orr.w	r3, r3, #2
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d108      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003eaa:	4b01      	ldr	r3, [pc, #4]	; (8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eac:	6a1b      	ldr	r3, [r3, #32]
 8003eae:	e00d      	b.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003eb0:	40021000 	.word	0x40021000
 8003eb4:	40007000 	.word	0x40007000
 8003eb8:	10908100 	.word	0x10908100
 8003ebc:	2302      	movs	r3, #2
 8003ebe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	fa93 f3a3 	rbit	r3, r3
 8003ec6:	617b      	str	r3, [r7, #20]
 8003ec8:	4b78      	ldr	r3, [pc, #480]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ecc:	2202      	movs	r2, #2
 8003ece:	613a      	str	r2, [r7, #16]
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	fa92 f2a2 	rbit	r2, r2
 8003ed6:	60fa      	str	r2, [r7, #12]
  return result;
 8003ed8:	68fa      	ldr	r2, [r7, #12]
 8003eda:	fab2 f282 	clz	r2, r2
 8003ede:	b2d2      	uxtb	r2, r2
 8003ee0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ee4:	b2d2      	uxtb	r2, r2
 8003ee6:	f002 021f 	and.w	r2, r2, #31
 8003eea:	2101      	movs	r1, #1
 8003eec:	fa01 f202 	lsl.w	r2, r1, r2
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0b7      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003ef6:	4b6d      	ldr	r3, [pc, #436]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	496a      	ldr	r1, [pc, #424]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f04:	4313      	orrs	r3, r2
 8003f06:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003f08:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d105      	bne.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f10:	4b66      	ldr	r3, [pc, #408]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f12:	69db      	ldr	r3, [r3, #28]
 8003f14:	4a65      	ldr	r2, [pc, #404]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f1a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0301 	and.w	r3, r3, #1
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d008      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f28:	4b60      	ldr	r3, [pc, #384]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f2c:	f023 0203 	bic.w	r2, r3, #3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	495d      	ldr	r1, [pc, #372]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d008      	beq.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f46:	4b59      	ldr	r3, [pc, #356]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	4956      	ldr	r1, [pc, #344]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0304 	and.w	r3, r3, #4
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d008      	beq.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f64:	4b51      	ldr	r3, [pc, #324]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f68:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	494e      	ldr	r1, [pc, #312]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0320 	and.w	r3, r3, #32
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d008      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f82:	4b4a      	ldr	r3, [pc, #296]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f86:	f023 0210 	bic.w	r2, r3, #16
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	69db      	ldr	r3, [r3, #28]
 8003f8e:	4947      	ldr	r1, [pc, #284]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f90:	4313      	orrs	r3, r2
 8003f92:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d008      	beq.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003fa0:	4b42      	ldr	r3, [pc, #264]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fac:	493f      	ldr	r1, [pc, #252]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d008      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003fbe:	4b3b      	ldr	r3, [pc, #236]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc2:	f023 0220 	bic.w	r2, r3, #32
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a1b      	ldr	r3, [r3, #32]
 8003fca:	4938      	ldr	r1, [pc, #224]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0308 	and.w	r3, r3, #8
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d008      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fdc:	4b33      	ldr	r3, [pc, #204]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	695b      	ldr	r3, [r3, #20]
 8003fe8:	4930      	ldr	r1, [pc, #192]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fea:	4313      	orrs	r3, r2
 8003fec:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0310 	and.w	r3, r3, #16
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d008      	beq.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ffa:	4b2c      	ldr	r3, [pc, #176]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	4929      	ldr	r1, [pc, #164]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004008:	4313      	orrs	r3, r2
 800400a:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004014:	2b00      	cmp	r3, #0
 8004016:	d008      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004018:	4b24      	ldr	r3, [pc, #144]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004024:	4921      	ldr	r1, [pc, #132]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004026:	4313      	orrs	r3, r2
 8004028:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004032:	2b00      	cmp	r3, #0
 8004034:	d008      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004036:	4b1d      	ldr	r3, [pc, #116]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800403a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004042:	491a      	ldr	r1, [pc, #104]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004044:	4313      	orrs	r3, r2
 8004046:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004050:	2b00      	cmp	r3, #0
 8004052:	d008      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004054:	4b15      	ldr	r3, [pc, #84]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004058:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004060:	4912      	ldr	r1, [pc, #72]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004062:	4313      	orrs	r3, r2
 8004064:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d008      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004072:	4b0e      	ldr	r3, [pc, #56]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004076:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800407e:	490b      	ldr	r1, [pc, #44]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004080:	4313      	orrs	r3, r2
 8004082:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d008      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004090:	4b06      	ldr	r3, [pc, #24]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004094:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800409c:	4903      	ldr	r1, [pc, #12]	; (80040ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3748      	adds	r7, #72	; 0x48
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	40021000 	.word	0x40021000

080040b0 <siprintf>:
 80040b0:	b40e      	push	{r1, r2, r3}
 80040b2:	b500      	push	{lr}
 80040b4:	b09c      	sub	sp, #112	; 0x70
 80040b6:	ab1d      	add	r3, sp, #116	; 0x74
 80040b8:	9002      	str	r0, [sp, #8]
 80040ba:	9006      	str	r0, [sp, #24]
 80040bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80040c0:	4809      	ldr	r0, [pc, #36]	; (80040e8 <siprintf+0x38>)
 80040c2:	9107      	str	r1, [sp, #28]
 80040c4:	9104      	str	r1, [sp, #16]
 80040c6:	4909      	ldr	r1, [pc, #36]	; (80040ec <siprintf+0x3c>)
 80040c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80040cc:	9105      	str	r1, [sp, #20]
 80040ce:	6800      	ldr	r0, [r0, #0]
 80040d0:	9301      	str	r3, [sp, #4]
 80040d2:	a902      	add	r1, sp, #8
 80040d4:	f000 f9a0 	bl	8004418 <_svfiprintf_r>
 80040d8:	9b02      	ldr	r3, [sp, #8]
 80040da:	2200      	movs	r2, #0
 80040dc:	701a      	strb	r2, [r3, #0]
 80040de:	b01c      	add	sp, #112	; 0x70
 80040e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80040e4:	b003      	add	sp, #12
 80040e6:	4770      	bx	lr
 80040e8:	200000dc 	.word	0x200000dc
 80040ec:	ffff0208 	.word	0xffff0208

080040f0 <memset>:
 80040f0:	4402      	add	r2, r0
 80040f2:	4603      	mov	r3, r0
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d100      	bne.n	80040fa <memset+0xa>
 80040f8:	4770      	bx	lr
 80040fa:	f803 1b01 	strb.w	r1, [r3], #1
 80040fe:	e7f9      	b.n	80040f4 <memset+0x4>

08004100 <__errno>:
 8004100:	4b01      	ldr	r3, [pc, #4]	; (8004108 <__errno+0x8>)
 8004102:	6818      	ldr	r0, [r3, #0]
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	200000dc 	.word	0x200000dc

0800410c <__libc_init_array>:
 800410c:	b570      	push	{r4, r5, r6, lr}
 800410e:	4d0d      	ldr	r5, [pc, #52]	; (8004144 <__libc_init_array+0x38>)
 8004110:	4c0d      	ldr	r4, [pc, #52]	; (8004148 <__libc_init_array+0x3c>)
 8004112:	1b64      	subs	r4, r4, r5
 8004114:	10a4      	asrs	r4, r4, #2
 8004116:	2600      	movs	r6, #0
 8004118:	42a6      	cmp	r6, r4
 800411a:	d109      	bne.n	8004130 <__libc_init_array+0x24>
 800411c:	4d0b      	ldr	r5, [pc, #44]	; (800414c <__libc_init_array+0x40>)
 800411e:	4c0c      	ldr	r4, [pc, #48]	; (8004150 <__libc_init_array+0x44>)
 8004120:	f000 fc6a 	bl	80049f8 <_init>
 8004124:	1b64      	subs	r4, r4, r5
 8004126:	10a4      	asrs	r4, r4, #2
 8004128:	2600      	movs	r6, #0
 800412a:	42a6      	cmp	r6, r4
 800412c:	d105      	bne.n	800413a <__libc_init_array+0x2e>
 800412e:	bd70      	pop	{r4, r5, r6, pc}
 8004130:	f855 3b04 	ldr.w	r3, [r5], #4
 8004134:	4798      	blx	r3
 8004136:	3601      	adds	r6, #1
 8004138:	e7ee      	b.n	8004118 <__libc_init_array+0xc>
 800413a:	f855 3b04 	ldr.w	r3, [r5], #4
 800413e:	4798      	blx	r3
 8004140:	3601      	adds	r6, #1
 8004142:	e7f2      	b.n	800412a <__libc_init_array+0x1e>
 8004144:	08004a7c 	.word	0x08004a7c
 8004148:	08004a7c 	.word	0x08004a7c
 800414c:	08004a7c 	.word	0x08004a7c
 8004150:	08004a80 	.word	0x08004a80

08004154 <__retarget_lock_acquire_recursive>:
 8004154:	4770      	bx	lr

08004156 <__retarget_lock_release_recursive>:
 8004156:	4770      	bx	lr

08004158 <memcpy>:
 8004158:	440a      	add	r2, r1
 800415a:	4291      	cmp	r1, r2
 800415c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004160:	d100      	bne.n	8004164 <memcpy+0xc>
 8004162:	4770      	bx	lr
 8004164:	b510      	push	{r4, lr}
 8004166:	f811 4b01 	ldrb.w	r4, [r1], #1
 800416a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800416e:	4291      	cmp	r1, r2
 8004170:	d1f9      	bne.n	8004166 <memcpy+0xe>
 8004172:	bd10      	pop	{r4, pc}

08004174 <_free_r>:
 8004174:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004176:	2900      	cmp	r1, #0
 8004178:	d044      	beq.n	8004204 <_free_r+0x90>
 800417a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800417e:	9001      	str	r0, [sp, #4]
 8004180:	2b00      	cmp	r3, #0
 8004182:	f1a1 0404 	sub.w	r4, r1, #4
 8004186:	bfb8      	it	lt
 8004188:	18e4      	addlt	r4, r4, r3
 800418a:	f000 f8df 	bl	800434c <__malloc_lock>
 800418e:	4a1e      	ldr	r2, [pc, #120]	; (8004208 <_free_r+0x94>)
 8004190:	9801      	ldr	r0, [sp, #4]
 8004192:	6813      	ldr	r3, [r2, #0]
 8004194:	b933      	cbnz	r3, 80041a4 <_free_r+0x30>
 8004196:	6063      	str	r3, [r4, #4]
 8004198:	6014      	str	r4, [r2, #0]
 800419a:	b003      	add	sp, #12
 800419c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80041a0:	f000 b8da 	b.w	8004358 <__malloc_unlock>
 80041a4:	42a3      	cmp	r3, r4
 80041a6:	d908      	bls.n	80041ba <_free_r+0x46>
 80041a8:	6825      	ldr	r5, [r4, #0]
 80041aa:	1961      	adds	r1, r4, r5
 80041ac:	428b      	cmp	r3, r1
 80041ae:	bf01      	itttt	eq
 80041b0:	6819      	ldreq	r1, [r3, #0]
 80041b2:	685b      	ldreq	r3, [r3, #4]
 80041b4:	1949      	addeq	r1, r1, r5
 80041b6:	6021      	streq	r1, [r4, #0]
 80041b8:	e7ed      	b.n	8004196 <_free_r+0x22>
 80041ba:	461a      	mov	r2, r3
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	b10b      	cbz	r3, 80041c4 <_free_r+0x50>
 80041c0:	42a3      	cmp	r3, r4
 80041c2:	d9fa      	bls.n	80041ba <_free_r+0x46>
 80041c4:	6811      	ldr	r1, [r2, #0]
 80041c6:	1855      	adds	r5, r2, r1
 80041c8:	42a5      	cmp	r5, r4
 80041ca:	d10b      	bne.n	80041e4 <_free_r+0x70>
 80041cc:	6824      	ldr	r4, [r4, #0]
 80041ce:	4421      	add	r1, r4
 80041d0:	1854      	adds	r4, r2, r1
 80041d2:	42a3      	cmp	r3, r4
 80041d4:	6011      	str	r1, [r2, #0]
 80041d6:	d1e0      	bne.n	800419a <_free_r+0x26>
 80041d8:	681c      	ldr	r4, [r3, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	6053      	str	r3, [r2, #4]
 80041de:	440c      	add	r4, r1
 80041e0:	6014      	str	r4, [r2, #0]
 80041e2:	e7da      	b.n	800419a <_free_r+0x26>
 80041e4:	d902      	bls.n	80041ec <_free_r+0x78>
 80041e6:	230c      	movs	r3, #12
 80041e8:	6003      	str	r3, [r0, #0]
 80041ea:	e7d6      	b.n	800419a <_free_r+0x26>
 80041ec:	6825      	ldr	r5, [r4, #0]
 80041ee:	1961      	adds	r1, r4, r5
 80041f0:	428b      	cmp	r3, r1
 80041f2:	bf04      	itt	eq
 80041f4:	6819      	ldreq	r1, [r3, #0]
 80041f6:	685b      	ldreq	r3, [r3, #4]
 80041f8:	6063      	str	r3, [r4, #4]
 80041fa:	bf04      	itt	eq
 80041fc:	1949      	addeq	r1, r1, r5
 80041fe:	6021      	streq	r1, [r4, #0]
 8004200:	6054      	str	r4, [r2, #4]
 8004202:	e7ca      	b.n	800419a <_free_r+0x26>
 8004204:	b003      	add	sp, #12
 8004206:	bd30      	pop	{r4, r5, pc}
 8004208:	200002ac 	.word	0x200002ac

0800420c <sbrk_aligned>:
 800420c:	b570      	push	{r4, r5, r6, lr}
 800420e:	4e0e      	ldr	r6, [pc, #56]	; (8004248 <sbrk_aligned+0x3c>)
 8004210:	460c      	mov	r4, r1
 8004212:	6831      	ldr	r1, [r6, #0]
 8004214:	4605      	mov	r5, r0
 8004216:	b911      	cbnz	r1, 800421e <sbrk_aligned+0x12>
 8004218:	f000 fba6 	bl	8004968 <_sbrk_r>
 800421c:	6030      	str	r0, [r6, #0]
 800421e:	4621      	mov	r1, r4
 8004220:	4628      	mov	r0, r5
 8004222:	f000 fba1 	bl	8004968 <_sbrk_r>
 8004226:	1c43      	adds	r3, r0, #1
 8004228:	d00a      	beq.n	8004240 <sbrk_aligned+0x34>
 800422a:	1cc4      	adds	r4, r0, #3
 800422c:	f024 0403 	bic.w	r4, r4, #3
 8004230:	42a0      	cmp	r0, r4
 8004232:	d007      	beq.n	8004244 <sbrk_aligned+0x38>
 8004234:	1a21      	subs	r1, r4, r0
 8004236:	4628      	mov	r0, r5
 8004238:	f000 fb96 	bl	8004968 <_sbrk_r>
 800423c:	3001      	adds	r0, #1
 800423e:	d101      	bne.n	8004244 <sbrk_aligned+0x38>
 8004240:	f04f 34ff 	mov.w	r4, #4294967295
 8004244:	4620      	mov	r0, r4
 8004246:	bd70      	pop	{r4, r5, r6, pc}
 8004248:	200002b0 	.word	0x200002b0

0800424c <_malloc_r>:
 800424c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004250:	1ccd      	adds	r5, r1, #3
 8004252:	f025 0503 	bic.w	r5, r5, #3
 8004256:	3508      	adds	r5, #8
 8004258:	2d0c      	cmp	r5, #12
 800425a:	bf38      	it	cc
 800425c:	250c      	movcc	r5, #12
 800425e:	2d00      	cmp	r5, #0
 8004260:	4607      	mov	r7, r0
 8004262:	db01      	blt.n	8004268 <_malloc_r+0x1c>
 8004264:	42a9      	cmp	r1, r5
 8004266:	d905      	bls.n	8004274 <_malloc_r+0x28>
 8004268:	230c      	movs	r3, #12
 800426a:	603b      	str	r3, [r7, #0]
 800426c:	2600      	movs	r6, #0
 800426e:	4630      	mov	r0, r6
 8004270:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004274:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004348 <_malloc_r+0xfc>
 8004278:	f000 f868 	bl	800434c <__malloc_lock>
 800427c:	f8d8 3000 	ldr.w	r3, [r8]
 8004280:	461c      	mov	r4, r3
 8004282:	bb5c      	cbnz	r4, 80042dc <_malloc_r+0x90>
 8004284:	4629      	mov	r1, r5
 8004286:	4638      	mov	r0, r7
 8004288:	f7ff ffc0 	bl	800420c <sbrk_aligned>
 800428c:	1c43      	adds	r3, r0, #1
 800428e:	4604      	mov	r4, r0
 8004290:	d155      	bne.n	800433e <_malloc_r+0xf2>
 8004292:	f8d8 4000 	ldr.w	r4, [r8]
 8004296:	4626      	mov	r6, r4
 8004298:	2e00      	cmp	r6, #0
 800429a:	d145      	bne.n	8004328 <_malloc_r+0xdc>
 800429c:	2c00      	cmp	r4, #0
 800429e:	d048      	beq.n	8004332 <_malloc_r+0xe6>
 80042a0:	6823      	ldr	r3, [r4, #0]
 80042a2:	4631      	mov	r1, r6
 80042a4:	4638      	mov	r0, r7
 80042a6:	eb04 0903 	add.w	r9, r4, r3
 80042aa:	f000 fb5d 	bl	8004968 <_sbrk_r>
 80042ae:	4581      	cmp	r9, r0
 80042b0:	d13f      	bne.n	8004332 <_malloc_r+0xe6>
 80042b2:	6821      	ldr	r1, [r4, #0]
 80042b4:	1a6d      	subs	r5, r5, r1
 80042b6:	4629      	mov	r1, r5
 80042b8:	4638      	mov	r0, r7
 80042ba:	f7ff ffa7 	bl	800420c <sbrk_aligned>
 80042be:	3001      	adds	r0, #1
 80042c0:	d037      	beq.n	8004332 <_malloc_r+0xe6>
 80042c2:	6823      	ldr	r3, [r4, #0]
 80042c4:	442b      	add	r3, r5
 80042c6:	6023      	str	r3, [r4, #0]
 80042c8:	f8d8 3000 	ldr.w	r3, [r8]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d038      	beq.n	8004342 <_malloc_r+0xf6>
 80042d0:	685a      	ldr	r2, [r3, #4]
 80042d2:	42a2      	cmp	r2, r4
 80042d4:	d12b      	bne.n	800432e <_malloc_r+0xe2>
 80042d6:	2200      	movs	r2, #0
 80042d8:	605a      	str	r2, [r3, #4]
 80042da:	e00f      	b.n	80042fc <_malloc_r+0xb0>
 80042dc:	6822      	ldr	r2, [r4, #0]
 80042de:	1b52      	subs	r2, r2, r5
 80042e0:	d41f      	bmi.n	8004322 <_malloc_r+0xd6>
 80042e2:	2a0b      	cmp	r2, #11
 80042e4:	d917      	bls.n	8004316 <_malloc_r+0xca>
 80042e6:	1961      	adds	r1, r4, r5
 80042e8:	42a3      	cmp	r3, r4
 80042ea:	6025      	str	r5, [r4, #0]
 80042ec:	bf18      	it	ne
 80042ee:	6059      	strne	r1, [r3, #4]
 80042f0:	6863      	ldr	r3, [r4, #4]
 80042f2:	bf08      	it	eq
 80042f4:	f8c8 1000 	streq.w	r1, [r8]
 80042f8:	5162      	str	r2, [r4, r5]
 80042fa:	604b      	str	r3, [r1, #4]
 80042fc:	4638      	mov	r0, r7
 80042fe:	f104 060b 	add.w	r6, r4, #11
 8004302:	f000 f829 	bl	8004358 <__malloc_unlock>
 8004306:	f026 0607 	bic.w	r6, r6, #7
 800430a:	1d23      	adds	r3, r4, #4
 800430c:	1af2      	subs	r2, r6, r3
 800430e:	d0ae      	beq.n	800426e <_malloc_r+0x22>
 8004310:	1b9b      	subs	r3, r3, r6
 8004312:	50a3      	str	r3, [r4, r2]
 8004314:	e7ab      	b.n	800426e <_malloc_r+0x22>
 8004316:	42a3      	cmp	r3, r4
 8004318:	6862      	ldr	r2, [r4, #4]
 800431a:	d1dd      	bne.n	80042d8 <_malloc_r+0x8c>
 800431c:	f8c8 2000 	str.w	r2, [r8]
 8004320:	e7ec      	b.n	80042fc <_malloc_r+0xb0>
 8004322:	4623      	mov	r3, r4
 8004324:	6864      	ldr	r4, [r4, #4]
 8004326:	e7ac      	b.n	8004282 <_malloc_r+0x36>
 8004328:	4634      	mov	r4, r6
 800432a:	6876      	ldr	r6, [r6, #4]
 800432c:	e7b4      	b.n	8004298 <_malloc_r+0x4c>
 800432e:	4613      	mov	r3, r2
 8004330:	e7cc      	b.n	80042cc <_malloc_r+0x80>
 8004332:	230c      	movs	r3, #12
 8004334:	603b      	str	r3, [r7, #0]
 8004336:	4638      	mov	r0, r7
 8004338:	f000 f80e 	bl	8004358 <__malloc_unlock>
 800433c:	e797      	b.n	800426e <_malloc_r+0x22>
 800433e:	6025      	str	r5, [r4, #0]
 8004340:	e7dc      	b.n	80042fc <_malloc_r+0xb0>
 8004342:	605b      	str	r3, [r3, #4]
 8004344:	deff      	udf	#255	; 0xff
 8004346:	bf00      	nop
 8004348:	200002ac 	.word	0x200002ac

0800434c <__malloc_lock>:
 800434c:	4801      	ldr	r0, [pc, #4]	; (8004354 <__malloc_lock+0x8>)
 800434e:	f7ff bf01 	b.w	8004154 <__retarget_lock_acquire_recursive>
 8004352:	bf00      	nop
 8004354:	200002a8 	.word	0x200002a8

08004358 <__malloc_unlock>:
 8004358:	4801      	ldr	r0, [pc, #4]	; (8004360 <__malloc_unlock+0x8>)
 800435a:	f7ff befc 	b.w	8004156 <__retarget_lock_release_recursive>
 800435e:	bf00      	nop
 8004360:	200002a8 	.word	0x200002a8

08004364 <__ssputs_r>:
 8004364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004368:	688e      	ldr	r6, [r1, #8]
 800436a:	461f      	mov	r7, r3
 800436c:	42be      	cmp	r6, r7
 800436e:	680b      	ldr	r3, [r1, #0]
 8004370:	4682      	mov	sl, r0
 8004372:	460c      	mov	r4, r1
 8004374:	4690      	mov	r8, r2
 8004376:	d82c      	bhi.n	80043d2 <__ssputs_r+0x6e>
 8004378:	898a      	ldrh	r2, [r1, #12]
 800437a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800437e:	d026      	beq.n	80043ce <__ssputs_r+0x6a>
 8004380:	6965      	ldr	r5, [r4, #20]
 8004382:	6909      	ldr	r1, [r1, #16]
 8004384:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004388:	eba3 0901 	sub.w	r9, r3, r1
 800438c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004390:	1c7b      	adds	r3, r7, #1
 8004392:	444b      	add	r3, r9
 8004394:	106d      	asrs	r5, r5, #1
 8004396:	429d      	cmp	r5, r3
 8004398:	bf38      	it	cc
 800439a:	461d      	movcc	r5, r3
 800439c:	0553      	lsls	r3, r2, #21
 800439e:	d527      	bpl.n	80043f0 <__ssputs_r+0x8c>
 80043a0:	4629      	mov	r1, r5
 80043a2:	f7ff ff53 	bl	800424c <_malloc_r>
 80043a6:	4606      	mov	r6, r0
 80043a8:	b360      	cbz	r0, 8004404 <__ssputs_r+0xa0>
 80043aa:	6921      	ldr	r1, [r4, #16]
 80043ac:	464a      	mov	r2, r9
 80043ae:	f7ff fed3 	bl	8004158 <memcpy>
 80043b2:	89a3      	ldrh	r3, [r4, #12]
 80043b4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80043b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043bc:	81a3      	strh	r3, [r4, #12]
 80043be:	6126      	str	r6, [r4, #16]
 80043c0:	6165      	str	r5, [r4, #20]
 80043c2:	444e      	add	r6, r9
 80043c4:	eba5 0509 	sub.w	r5, r5, r9
 80043c8:	6026      	str	r6, [r4, #0]
 80043ca:	60a5      	str	r5, [r4, #8]
 80043cc:	463e      	mov	r6, r7
 80043ce:	42be      	cmp	r6, r7
 80043d0:	d900      	bls.n	80043d4 <__ssputs_r+0x70>
 80043d2:	463e      	mov	r6, r7
 80043d4:	6820      	ldr	r0, [r4, #0]
 80043d6:	4632      	mov	r2, r6
 80043d8:	4641      	mov	r1, r8
 80043da:	f000 faab 	bl	8004934 <memmove>
 80043de:	68a3      	ldr	r3, [r4, #8]
 80043e0:	1b9b      	subs	r3, r3, r6
 80043e2:	60a3      	str	r3, [r4, #8]
 80043e4:	6823      	ldr	r3, [r4, #0]
 80043e6:	4433      	add	r3, r6
 80043e8:	6023      	str	r3, [r4, #0]
 80043ea:	2000      	movs	r0, #0
 80043ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043f0:	462a      	mov	r2, r5
 80043f2:	f000 fac9 	bl	8004988 <_realloc_r>
 80043f6:	4606      	mov	r6, r0
 80043f8:	2800      	cmp	r0, #0
 80043fa:	d1e0      	bne.n	80043be <__ssputs_r+0x5a>
 80043fc:	6921      	ldr	r1, [r4, #16]
 80043fe:	4650      	mov	r0, sl
 8004400:	f7ff feb8 	bl	8004174 <_free_r>
 8004404:	230c      	movs	r3, #12
 8004406:	f8ca 3000 	str.w	r3, [sl]
 800440a:	89a3      	ldrh	r3, [r4, #12]
 800440c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004410:	81a3      	strh	r3, [r4, #12]
 8004412:	f04f 30ff 	mov.w	r0, #4294967295
 8004416:	e7e9      	b.n	80043ec <__ssputs_r+0x88>

08004418 <_svfiprintf_r>:
 8004418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800441c:	4698      	mov	r8, r3
 800441e:	898b      	ldrh	r3, [r1, #12]
 8004420:	061b      	lsls	r3, r3, #24
 8004422:	b09d      	sub	sp, #116	; 0x74
 8004424:	4607      	mov	r7, r0
 8004426:	460d      	mov	r5, r1
 8004428:	4614      	mov	r4, r2
 800442a:	d50e      	bpl.n	800444a <_svfiprintf_r+0x32>
 800442c:	690b      	ldr	r3, [r1, #16]
 800442e:	b963      	cbnz	r3, 800444a <_svfiprintf_r+0x32>
 8004430:	2140      	movs	r1, #64	; 0x40
 8004432:	f7ff ff0b 	bl	800424c <_malloc_r>
 8004436:	6028      	str	r0, [r5, #0]
 8004438:	6128      	str	r0, [r5, #16]
 800443a:	b920      	cbnz	r0, 8004446 <_svfiprintf_r+0x2e>
 800443c:	230c      	movs	r3, #12
 800443e:	603b      	str	r3, [r7, #0]
 8004440:	f04f 30ff 	mov.w	r0, #4294967295
 8004444:	e0d0      	b.n	80045e8 <_svfiprintf_r+0x1d0>
 8004446:	2340      	movs	r3, #64	; 0x40
 8004448:	616b      	str	r3, [r5, #20]
 800444a:	2300      	movs	r3, #0
 800444c:	9309      	str	r3, [sp, #36]	; 0x24
 800444e:	2320      	movs	r3, #32
 8004450:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004454:	f8cd 800c 	str.w	r8, [sp, #12]
 8004458:	2330      	movs	r3, #48	; 0x30
 800445a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004600 <_svfiprintf_r+0x1e8>
 800445e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004462:	f04f 0901 	mov.w	r9, #1
 8004466:	4623      	mov	r3, r4
 8004468:	469a      	mov	sl, r3
 800446a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800446e:	b10a      	cbz	r2, 8004474 <_svfiprintf_r+0x5c>
 8004470:	2a25      	cmp	r2, #37	; 0x25
 8004472:	d1f9      	bne.n	8004468 <_svfiprintf_r+0x50>
 8004474:	ebba 0b04 	subs.w	fp, sl, r4
 8004478:	d00b      	beq.n	8004492 <_svfiprintf_r+0x7a>
 800447a:	465b      	mov	r3, fp
 800447c:	4622      	mov	r2, r4
 800447e:	4629      	mov	r1, r5
 8004480:	4638      	mov	r0, r7
 8004482:	f7ff ff6f 	bl	8004364 <__ssputs_r>
 8004486:	3001      	adds	r0, #1
 8004488:	f000 80a9 	beq.w	80045de <_svfiprintf_r+0x1c6>
 800448c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800448e:	445a      	add	r2, fp
 8004490:	9209      	str	r2, [sp, #36]	; 0x24
 8004492:	f89a 3000 	ldrb.w	r3, [sl]
 8004496:	2b00      	cmp	r3, #0
 8004498:	f000 80a1 	beq.w	80045de <_svfiprintf_r+0x1c6>
 800449c:	2300      	movs	r3, #0
 800449e:	f04f 32ff 	mov.w	r2, #4294967295
 80044a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80044a6:	f10a 0a01 	add.w	sl, sl, #1
 80044aa:	9304      	str	r3, [sp, #16]
 80044ac:	9307      	str	r3, [sp, #28]
 80044ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80044b2:	931a      	str	r3, [sp, #104]	; 0x68
 80044b4:	4654      	mov	r4, sl
 80044b6:	2205      	movs	r2, #5
 80044b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044bc:	4850      	ldr	r0, [pc, #320]	; (8004600 <_svfiprintf_r+0x1e8>)
 80044be:	f7fb fe87 	bl	80001d0 <memchr>
 80044c2:	9a04      	ldr	r2, [sp, #16]
 80044c4:	b9d8      	cbnz	r0, 80044fe <_svfiprintf_r+0xe6>
 80044c6:	06d0      	lsls	r0, r2, #27
 80044c8:	bf44      	itt	mi
 80044ca:	2320      	movmi	r3, #32
 80044cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80044d0:	0711      	lsls	r1, r2, #28
 80044d2:	bf44      	itt	mi
 80044d4:	232b      	movmi	r3, #43	; 0x2b
 80044d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80044da:	f89a 3000 	ldrb.w	r3, [sl]
 80044de:	2b2a      	cmp	r3, #42	; 0x2a
 80044e0:	d015      	beq.n	800450e <_svfiprintf_r+0xf6>
 80044e2:	9a07      	ldr	r2, [sp, #28]
 80044e4:	4654      	mov	r4, sl
 80044e6:	2000      	movs	r0, #0
 80044e8:	f04f 0c0a 	mov.w	ip, #10
 80044ec:	4621      	mov	r1, r4
 80044ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80044f2:	3b30      	subs	r3, #48	; 0x30
 80044f4:	2b09      	cmp	r3, #9
 80044f6:	d94d      	bls.n	8004594 <_svfiprintf_r+0x17c>
 80044f8:	b1b0      	cbz	r0, 8004528 <_svfiprintf_r+0x110>
 80044fa:	9207      	str	r2, [sp, #28]
 80044fc:	e014      	b.n	8004528 <_svfiprintf_r+0x110>
 80044fe:	eba0 0308 	sub.w	r3, r0, r8
 8004502:	fa09 f303 	lsl.w	r3, r9, r3
 8004506:	4313      	orrs	r3, r2
 8004508:	9304      	str	r3, [sp, #16]
 800450a:	46a2      	mov	sl, r4
 800450c:	e7d2      	b.n	80044b4 <_svfiprintf_r+0x9c>
 800450e:	9b03      	ldr	r3, [sp, #12]
 8004510:	1d19      	adds	r1, r3, #4
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	9103      	str	r1, [sp, #12]
 8004516:	2b00      	cmp	r3, #0
 8004518:	bfbb      	ittet	lt
 800451a:	425b      	neglt	r3, r3
 800451c:	f042 0202 	orrlt.w	r2, r2, #2
 8004520:	9307      	strge	r3, [sp, #28]
 8004522:	9307      	strlt	r3, [sp, #28]
 8004524:	bfb8      	it	lt
 8004526:	9204      	strlt	r2, [sp, #16]
 8004528:	7823      	ldrb	r3, [r4, #0]
 800452a:	2b2e      	cmp	r3, #46	; 0x2e
 800452c:	d10c      	bne.n	8004548 <_svfiprintf_r+0x130>
 800452e:	7863      	ldrb	r3, [r4, #1]
 8004530:	2b2a      	cmp	r3, #42	; 0x2a
 8004532:	d134      	bne.n	800459e <_svfiprintf_r+0x186>
 8004534:	9b03      	ldr	r3, [sp, #12]
 8004536:	1d1a      	adds	r2, r3, #4
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	9203      	str	r2, [sp, #12]
 800453c:	2b00      	cmp	r3, #0
 800453e:	bfb8      	it	lt
 8004540:	f04f 33ff 	movlt.w	r3, #4294967295
 8004544:	3402      	adds	r4, #2
 8004546:	9305      	str	r3, [sp, #20]
 8004548:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004610 <_svfiprintf_r+0x1f8>
 800454c:	7821      	ldrb	r1, [r4, #0]
 800454e:	2203      	movs	r2, #3
 8004550:	4650      	mov	r0, sl
 8004552:	f7fb fe3d 	bl	80001d0 <memchr>
 8004556:	b138      	cbz	r0, 8004568 <_svfiprintf_r+0x150>
 8004558:	9b04      	ldr	r3, [sp, #16]
 800455a:	eba0 000a 	sub.w	r0, r0, sl
 800455e:	2240      	movs	r2, #64	; 0x40
 8004560:	4082      	lsls	r2, r0
 8004562:	4313      	orrs	r3, r2
 8004564:	3401      	adds	r4, #1
 8004566:	9304      	str	r3, [sp, #16]
 8004568:	f814 1b01 	ldrb.w	r1, [r4], #1
 800456c:	4825      	ldr	r0, [pc, #148]	; (8004604 <_svfiprintf_r+0x1ec>)
 800456e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004572:	2206      	movs	r2, #6
 8004574:	f7fb fe2c 	bl	80001d0 <memchr>
 8004578:	2800      	cmp	r0, #0
 800457a:	d038      	beq.n	80045ee <_svfiprintf_r+0x1d6>
 800457c:	4b22      	ldr	r3, [pc, #136]	; (8004608 <_svfiprintf_r+0x1f0>)
 800457e:	bb1b      	cbnz	r3, 80045c8 <_svfiprintf_r+0x1b0>
 8004580:	9b03      	ldr	r3, [sp, #12]
 8004582:	3307      	adds	r3, #7
 8004584:	f023 0307 	bic.w	r3, r3, #7
 8004588:	3308      	adds	r3, #8
 800458a:	9303      	str	r3, [sp, #12]
 800458c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800458e:	4433      	add	r3, r6
 8004590:	9309      	str	r3, [sp, #36]	; 0x24
 8004592:	e768      	b.n	8004466 <_svfiprintf_r+0x4e>
 8004594:	fb0c 3202 	mla	r2, ip, r2, r3
 8004598:	460c      	mov	r4, r1
 800459a:	2001      	movs	r0, #1
 800459c:	e7a6      	b.n	80044ec <_svfiprintf_r+0xd4>
 800459e:	2300      	movs	r3, #0
 80045a0:	3401      	adds	r4, #1
 80045a2:	9305      	str	r3, [sp, #20]
 80045a4:	4619      	mov	r1, r3
 80045a6:	f04f 0c0a 	mov.w	ip, #10
 80045aa:	4620      	mov	r0, r4
 80045ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80045b0:	3a30      	subs	r2, #48	; 0x30
 80045b2:	2a09      	cmp	r2, #9
 80045b4:	d903      	bls.n	80045be <_svfiprintf_r+0x1a6>
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d0c6      	beq.n	8004548 <_svfiprintf_r+0x130>
 80045ba:	9105      	str	r1, [sp, #20]
 80045bc:	e7c4      	b.n	8004548 <_svfiprintf_r+0x130>
 80045be:	fb0c 2101 	mla	r1, ip, r1, r2
 80045c2:	4604      	mov	r4, r0
 80045c4:	2301      	movs	r3, #1
 80045c6:	e7f0      	b.n	80045aa <_svfiprintf_r+0x192>
 80045c8:	ab03      	add	r3, sp, #12
 80045ca:	9300      	str	r3, [sp, #0]
 80045cc:	462a      	mov	r2, r5
 80045ce:	4b0f      	ldr	r3, [pc, #60]	; (800460c <_svfiprintf_r+0x1f4>)
 80045d0:	a904      	add	r1, sp, #16
 80045d2:	4638      	mov	r0, r7
 80045d4:	f3af 8000 	nop.w
 80045d8:	1c42      	adds	r2, r0, #1
 80045da:	4606      	mov	r6, r0
 80045dc:	d1d6      	bne.n	800458c <_svfiprintf_r+0x174>
 80045de:	89ab      	ldrh	r3, [r5, #12]
 80045e0:	065b      	lsls	r3, r3, #25
 80045e2:	f53f af2d 	bmi.w	8004440 <_svfiprintf_r+0x28>
 80045e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80045e8:	b01d      	add	sp, #116	; 0x74
 80045ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045ee:	ab03      	add	r3, sp, #12
 80045f0:	9300      	str	r3, [sp, #0]
 80045f2:	462a      	mov	r2, r5
 80045f4:	4b05      	ldr	r3, [pc, #20]	; (800460c <_svfiprintf_r+0x1f4>)
 80045f6:	a904      	add	r1, sp, #16
 80045f8:	4638      	mov	r0, r7
 80045fa:	f000 f879 	bl	80046f0 <_printf_i>
 80045fe:	e7eb      	b.n	80045d8 <_svfiprintf_r+0x1c0>
 8004600:	08004a48 	.word	0x08004a48
 8004604:	08004a52 	.word	0x08004a52
 8004608:	00000000 	.word	0x00000000
 800460c:	08004365 	.word	0x08004365
 8004610:	08004a4e 	.word	0x08004a4e

08004614 <_printf_common>:
 8004614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004618:	4616      	mov	r6, r2
 800461a:	4699      	mov	r9, r3
 800461c:	688a      	ldr	r2, [r1, #8]
 800461e:	690b      	ldr	r3, [r1, #16]
 8004620:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004624:	4293      	cmp	r3, r2
 8004626:	bfb8      	it	lt
 8004628:	4613      	movlt	r3, r2
 800462a:	6033      	str	r3, [r6, #0]
 800462c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004630:	4607      	mov	r7, r0
 8004632:	460c      	mov	r4, r1
 8004634:	b10a      	cbz	r2, 800463a <_printf_common+0x26>
 8004636:	3301      	adds	r3, #1
 8004638:	6033      	str	r3, [r6, #0]
 800463a:	6823      	ldr	r3, [r4, #0]
 800463c:	0699      	lsls	r1, r3, #26
 800463e:	bf42      	ittt	mi
 8004640:	6833      	ldrmi	r3, [r6, #0]
 8004642:	3302      	addmi	r3, #2
 8004644:	6033      	strmi	r3, [r6, #0]
 8004646:	6825      	ldr	r5, [r4, #0]
 8004648:	f015 0506 	ands.w	r5, r5, #6
 800464c:	d106      	bne.n	800465c <_printf_common+0x48>
 800464e:	f104 0a19 	add.w	sl, r4, #25
 8004652:	68e3      	ldr	r3, [r4, #12]
 8004654:	6832      	ldr	r2, [r6, #0]
 8004656:	1a9b      	subs	r3, r3, r2
 8004658:	42ab      	cmp	r3, r5
 800465a:	dc26      	bgt.n	80046aa <_printf_common+0x96>
 800465c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004660:	1e13      	subs	r3, r2, #0
 8004662:	6822      	ldr	r2, [r4, #0]
 8004664:	bf18      	it	ne
 8004666:	2301      	movne	r3, #1
 8004668:	0692      	lsls	r2, r2, #26
 800466a:	d42b      	bmi.n	80046c4 <_printf_common+0xb0>
 800466c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004670:	4649      	mov	r1, r9
 8004672:	4638      	mov	r0, r7
 8004674:	47c0      	blx	r8
 8004676:	3001      	adds	r0, #1
 8004678:	d01e      	beq.n	80046b8 <_printf_common+0xa4>
 800467a:	6823      	ldr	r3, [r4, #0]
 800467c:	6922      	ldr	r2, [r4, #16]
 800467e:	f003 0306 	and.w	r3, r3, #6
 8004682:	2b04      	cmp	r3, #4
 8004684:	bf02      	ittt	eq
 8004686:	68e5      	ldreq	r5, [r4, #12]
 8004688:	6833      	ldreq	r3, [r6, #0]
 800468a:	1aed      	subeq	r5, r5, r3
 800468c:	68a3      	ldr	r3, [r4, #8]
 800468e:	bf0c      	ite	eq
 8004690:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004694:	2500      	movne	r5, #0
 8004696:	4293      	cmp	r3, r2
 8004698:	bfc4      	itt	gt
 800469a:	1a9b      	subgt	r3, r3, r2
 800469c:	18ed      	addgt	r5, r5, r3
 800469e:	2600      	movs	r6, #0
 80046a0:	341a      	adds	r4, #26
 80046a2:	42b5      	cmp	r5, r6
 80046a4:	d11a      	bne.n	80046dc <_printf_common+0xc8>
 80046a6:	2000      	movs	r0, #0
 80046a8:	e008      	b.n	80046bc <_printf_common+0xa8>
 80046aa:	2301      	movs	r3, #1
 80046ac:	4652      	mov	r2, sl
 80046ae:	4649      	mov	r1, r9
 80046b0:	4638      	mov	r0, r7
 80046b2:	47c0      	blx	r8
 80046b4:	3001      	adds	r0, #1
 80046b6:	d103      	bne.n	80046c0 <_printf_common+0xac>
 80046b8:	f04f 30ff 	mov.w	r0, #4294967295
 80046bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046c0:	3501      	adds	r5, #1
 80046c2:	e7c6      	b.n	8004652 <_printf_common+0x3e>
 80046c4:	18e1      	adds	r1, r4, r3
 80046c6:	1c5a      	adds	r2, r3, #1
 80046c8:	2030      	movs	r0, #48	; 0x30
 80046ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80046ce:	4422      	add	r2, r4
 80046d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80046d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80046d8:	3302      	adds	r3, #2
 80046da:	e7c7      	b.n	800466c <_printf_common+0x58>
 80046dc:	2301      	movs	r3, #1
 80046de:	4622      	mov	r2, r4
 80046e0:	4649      	mov	r1, r9
 80046e2:	4638      	mov	r0, r7
 80046e4:	47c0      	blx	r8
 80046e6:	3001      	adds	r0, #1
 80046e8:	d0e6      	beq.n	80046b8 <_printf_common+0xa4>
 80046ea:	3601      	adds	r6, #1
 80046ec:	e7d9      	b.n	80046a2 <_printf_common+0x8e>
	...

080046f0 <_printf_i>:
 80046f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046f4:	7e0f      	ldrb	r7, [r1, #24]
 80046f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80046f8:	2f78      	cmp	r7, #120	; 0x78
 80046fa:	4691      	mov	r9, r2
 80046fc:	4680      	mov	r8, r0
 80046fe:	460c      	mov	r4, r1
 8004700:	469a      	mov	sl, r3
 8004702:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004706:	d807      	bhi.n	8004718 <_printf_i+0x28>
 8004708:	2f62      	cmp	r7, #98	; 0x62
 800470a:	d80a      	bhi.n	8004722 <_printf_i+0x32>
 800470c:	2f00      	cmp	r7, #0
 800470e:	f000 80d4 	beq.w	80048ba <_printf_i+0x1ca>
 8004712:	2f58      	cmp	r7, #88	; 0x58
 8004714:	f000 80c0 	beq.w	8004898 <_printf_i+0x1a8>
 8004718:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800471c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004720:	e03a      	b.n	8004798 <_printf_i+0xa8>
 8004722:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004726:	2b15      	cmp	r3, #21
 8004728:	d8f6      	bhi.n	8004718 <_printf_i+0x28>
 800472a:	a101      	add	r1, pc, #4	; (adr r1, 8004730 <_printf_i+0x40>)
 800472c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004730:	08004789 	.word	0x08004789
 8004734:	0800479d 	.word	0x0800479d
 8004738:	08004719 	.word	0x08004719
 800473c:	08004719 	.word	0x08004719
 8004740:	08004719 	.word	0x08004719
 8004744:	08004719 	.word	0x08004719
 8004748:	0800479d 	.word	0x0800479d
 800474c:	08004719 	.word	0x08004719
 8004750:	08004719 	.word	0x08004719
 8004754:	08004719 	.word	0x08004719
 8004758:	08004719 	.word	0x08004719
 800475c:	080048a1 	.word	0x080048a1
 8004760:	080047c9 	.word	0x080047c9
 8004764:	0800485b 	.word	0x0800485b
 8004768:	08004719 	.word	0x08004719
 800476c:	08004719 	.word	0x08004719
 8004770:	080048c3 	.word	0x080048c3
 8004774:	08004719 	.word	0x08004719
 8004778:	080047c9 	.word	0x080047c9
 800477c:	08004719 	.word	0x08004719
 8004780:	08004719 	.word	0x08004719
 8004784:	08004863 	.word	0x08004863
 8004788:	682b      	ldr	r3, [r5, #0]
 800478a:	1d1a      	adds	r2, r3, #4
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	602a      	str	r2, [r5, #0]
 8004790:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004794:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004798:	2301      	movs	r3, #1
 800479a:	e09f      	b.n	80048dc <_printf_i+0x1ec>
 800479c:	6820      	ldr	r0, [r4, #0]
 800479e:	682b      	ldr	r3, [r5, #0]
 80047a0:	0607      	lsls	r7, r0, #24
 80047a2:	f103 0104 	add.w	r1, r3, #4
 80047a6:	6029      	str	r1, [r5, #0]
 80047a8:	d501      	bpl.n	80047ae <_printf_i+0xbe>
 80047aa:	681e      	ldr	r6, [r3, #0]
 80047ac:	e003      	b.n	80047b6 <_printf_i+0xc6>
 80047ae:	0646      	lsls	r6, r0, #25
 80047b0:	d5fb      	bpl.n	80047aa <_printf_i+0xba>
 80047b2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80047b6:	2e00      	cmp	r6, #0
 80047b8:	da03      	bge.n	80047c2 <_printf_i+0xd2>
 80047ba:	232d      	movs	r3, #45	; 0x2d
 80047bc:	4276      	negs	r6, r6
 80047be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047c2:	485a      	ldr	r0, [pc, #360]	; (800492c <_printf_i+0x23c>)
 80047c4:	230a      	movs	r3, #10
 80047c6:	e012      	b.n	80047ee <_printf_i+0xfe>
 80047c8:	682b      	ldr	r3, [r5, #0]
 80047ca:	6820      	ldr	r0, [r4, #0]
 80047cc:	1d19      	adds	r1, r3, #4
 80047ce:	6029      	str	r1, [r5, #0]
 80047d0:	0605      	lsls	r5, r0, #24
 80047d2:	d501      	bpl.n	80047d8 <_printf_i+0xe8>
 80047d4:	681e      	ldr	r6, [r3, #0]
 80047d6:	e002      	b.n	80047de <_printf_i+0xee>
 80047d8:	0641      	lsls	r1, r0, #25
 80047da:	d5fb      	bpl.n	80047d4 <_printf_i+0xe4>
 80047dc:	881e      	ldrh	r6, [r3, #0]
 80047de:	4853      	ldr	r0, [pc, #332]	; (800492c <_printf_i+0x23c>)
 80047e0:	2f6f      	cmp	r7, #111	; 0x6f
 80047e2:	bf0c      	ite	eq
 80047e4:	2308      	moveq	r3, #8
 80047e6:	230a      	movne	r3, #10
 80047e8:	2100      	movs	r1, #0
 80047ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80047ee:	6865      	ldr	r5, [r4, #4]
 80047f0:	60a5      	str	r5, [r4, #8]
 80047f2:	2d00      	cmp	r5, #0
 80047f4:	bfa2      	ittt	ge
 80047f6:	6821      	ldrge	r1, [r4, #0]
 80047f8:	f021 0104 	bicge.w	r1, r1, #4
 80047fc:	6021      	strge	r1, [r4, #0]
 80047fe:	b90e      	cbnz	r6, 8004804 <_printf_i+0x114>
 8004800:	2d00      	cmp	r5, #0
 8004802:	d04b      	beq.n	800489c <_printf_i+0x1ac>
 8004804:	4615      	mov	r5, r2
 8004806:	fbb6 f1f3 	udiv	r1, r6, r3
 800480a:	fb03 6711 	mls	r7, r3, r1, r6
 800480e:	5dc7      	ldrb	r7, [r0, r7]
 8004810:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004814:	4637      	mov	r7, r6
 8004816:	42bb      	cmp	r3, r7
 8004818:	460e      	mov	r6, r1
 800481a:	d9f4      	bls.n	8004806 <_printf_i+0x116>
 800481c:	2b08      	cmp	r3, #8
 800481e:	d10b      	bne.n	8004838 <_printf_i+0x148>
 8004820:	6823      	ldr	r3, [r4, #0]
 8004822:	07de      	lsls	r6, r3, #31
 8004824:	d508      	bpl.n	8004838 <_printf_i+0x148>
 8004826:	6923      	ldr	r3, [r4, #16]
 8004828:	6861      	ldr	r1, [r4, #4]
 800482a:	4299      	cmp	r1, r3
 800482c:	bfde      	ittt	le
 800482e:	2330      	movle	r3, #48	; 0x30
 8004830:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004834:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004838:	1b52      	subs	r2, r2, r5
 800483a:	6122      	str	r2, [r4, #16]
 800483c:	f8cd a000 	str.w	sl, [sp]
 8004840:	464b      	mov	r3, r9
 8004842:	aa03      	add	r2, sp, #12
 8004844:	4621      	mov	r1, r4
 8004846:	4640      	mov	r0, r8
 8004848:	f7ff fee4 	bl	8004614 <_printf_common>
 800484c:	3001      	adds	r0, #1
 800484e:	d14a      	bne.n	80048e6 <_printf_i+0x1f6>
 8004850:	f04f 30ff 	mov.w	r0, #4294967295
 8004854:	b004      	add	sp, #16
 8004856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800485a:	6823      	ldr	r3, [r4, #0]
 800485c:	f043 0320 	orr.w	r3, r3, #32
 8004860:	6023      	str	r3, [r4, #0]
 8004862:	4833      	ldr	r0, [pc, #204]	; (8004930 <_printf_i+0x240>)
 8004864:	2778      	movs	r7, #120	; 0x78
 8004866:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800486a:	6823      	ldr	r3, [r4, #0]
 800486c:	6829      	ldr	r1, [r5, #0]
 800486e:	061f      	lsls	r7, r3, #24
 8004870:	f851 6b04 	ldr.w	r6, [r1], #4
 8004874:	d402      	bmi.n	800487c <_printf_i+0x18c>
 8004876:	065f      	lsls	r7, r3, #25
 8004878:	bf48      	it	mi
 800487a:	b2b6      	uxthmi	r6, r6
 800487c:	07df      	lsls	r7, r3, #31
 800487e:	bf48      	it	mi
 8004880:	f043 0320 	orrmi.w	r3, r3, #32
 8004884:	6029      	str	r1, [r5, #0]
 8004886:	bf48      	it	mi
 8004888:	6023      	strmi	r3, [r4, #0]
 800488a:	b91e      	cbnz	r6, 8004894 <_printf_i+0x1a4>
 800488c:	6823      	ldr	r3, [r4, #0]
 800488e:	f023 0320 	bic.w	r3, r3, #32
 8004892:	6023      	str	r3, [r4, #0]
 8004894:	2310      	movs	r3, #16
 8004896:	e7a7      	b.n	80047e8 <_printf_i+0xf8>
 8004898:	4824      	ldr	r0, [pc, #144]	; (800492c <_printf_i+0x23c>)
 800489a:	e7e4      	b.n	8004866 <_printf_i+0x176>
 800489c:	4615      	mov	r5, r2
 800489e:	e7bd      	b.n	800481c <_printf_i+0x12c>
 80048a0:	682b      	ldr	r3, [r5, #0]
 80048a2:	6826      	ldr	r6, [r4, #0]
 80048a4:	6961      	ldr	r1, [r4, #20]
 80048a6:	1d18      	adds	r0, r3, #4
 80048a8:	6028      	str	r0, [r5, #0]
 80048aa:	0635      	lsls	r5, r6, #24
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	d501      	bpl.n	80048b4 <_printf_i+0x1c4>
 80048b0:	6019      	str	r1, [r3, #0]
 80048b2:	e002      	b.n	80048ba <_printf_i+0x1ca>
 80048b4:	0670      	lsls	r0, r6, #25
 80048b6:	d5fb      	bpl.n	80048b0 <_printf_i+0x1c0>
 80048b8:	8019      	strh	r1, [r3, #0]
 80048ba:	2300      	movs	r3, #0
 80048bc:	6123      	str	r3, [r4, #16]
 80048be:	4615      	mov	r5, r2
 80048c0:	e7bc      	b.n	800483c <_printf_i+0x14c>
 80048c2:	682b      	ldr	r3, [r5, #0]
 80048c4:	1d1a      	adds	r2, r3, #4
 80048c6:	602a      	str	r2, [r5, #0]
 80048c8:	681d      	ldr	r5, [r3, #0]
 80048ca:	6862      	ldr	r2, [r4, #4]
 80048cc:	2100      	movs	r1, #0
 80048ce:	4628      	mov	r0, r5
 80048d0:	f7fb fc7e 	bl	80001d0 <memchr>
 80048d4:	b108      	cbz	r0, 80048da <_printf_i+0x1ea>
 80048d6:	1b40      	subs	r0, r0, r5
 80048d8:	6060      	str	r0, [r4, #4]
 80048da:	6863      	ldr	r3, [r4, #4]
 80048dc:	6123      	str	r3, [r4, #16]
 80048de:	2300      	movs	r3, #0
 80048e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048e4:	e7aa      	b.n	800483c <_printf_i+0x14c>
 80048e6:	6923      	ldr	r3, [r4, #16]
 80048e8:	462a      	mov	r2, r5
 80048ea:	4649      	mov	r1, r9
 80048ec:	4640      	mov	r0, r8
 80048ee:	47d0      	blx	sl
 80048f0:	3001      	adds	r0, #1
 80048f2:	d0ad      	beq.n	8004850 <_printf_i+0x160>
 80048f4:	6823      	ldr	r3, [r4, #0]
 80048f6:	079b      	lsls	r3, r3, #30
 80048f8:	d413      	bmi.n	8004922 <_printf_i+0x232>
 80048fa:	68e0      	ldr	r0, [r4, #12]
 80048fc:	9b03      	ldr	r3, [sp, #12]
 80048fe:	4298      	cmp	r0, r3
 8004900:	bfb8      	it	lt
 8004902:	4618      	movlt	r0, r3
 8004904:	e7a6      	b.n	8004854 <_printf_i+0x164>
 8004906:	2301      	movs	r3, #1
 8004908:	4632      	mov	r2, r6
 800490a:	4649      	mov	r1, r9
 800490c:	4640      	mov	r0, r8
 800490e:	47d0      	blx	sl
 8004910:	3001      	adds	r0, #1
 8004912:	d09d      	beq.n	8004850 <_printf_i+0x160>
 8004914:	3501      	adds	r5, #1
 8004916:	68e3      	ldr	r3, [r4, #12]
 8004918:	9903      	ldr	r1, [sp, #12]
 800491a:	1a5b      	subs	r3, r3, r1
 800491c:	42ab      	cmp	r3, r5
 800491e:	dcf2      	bgt.n	8004906 <_printf_i+0x216>
 8004920:	e7eb      	b.n	80048fa <_printf_i+0x20a>
 8004922:	2500      	movs	r5, #0
 8004924:	f104 0619 	add.w	r6, r4, #25
 8004928:	e7f5      	b.n	8004916 <_printf_i+0x226>
 800492a:	bf00      	nop
 800492c:	08004a59 	.word	0x08004a59
 8004930:	08004a6a 	.word	0x08004a6a

08004934 <memmove>:
 8004934:	4288      	cmp	r0, r1
 8004936:	b510      	push	{r4, lr}
 8004938:	eb01 0402 	add.w	r4, r1, r2
 800493c:	d902      	bls.n	8004944 <memmove+0x10>
 800493e:	4284      	cmp	r4, r0
 8004940:	4623      	mov	r3, r4
 8004942:	d807      	bhi.n	8004954 <memmove+0x20>
 8004944:	1e43      	subs	r3, r0, #1
 8004946:	42a1      	cmp	r1, r4
 8004948:	d008      	beq.n	800495c <memmove+0x28>
 800494a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800494e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004952:	e7f8      	b.n	8004946 <memmove+0x12>
 8004954:	4402      	add	r2, r0
 8004956:	4601      	mov	r1, r0
 8004958:	428a      	cmp	r2, r1
 800495a:	d100      	bne.n	800495e <memmove+0x2a>
 800495c:	bd10      	pop	{r4, pc}
 800495e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004962:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004966:	e7f7      	b.n	8004958 <memmove+0x24>

08004968 <_sbrk_r>:
 8004968:	b538      	push	{r3, r4, r5, lr}
 800496a:	4d06      	ldr	r5, [pc, #24]	; (8004984 <_sbrk_r+0x1c>)
 800496c:	2300      	movs	r3, #0
 800496e:	4604      	mov	r4, r0
 8004970:	4608      	mov	r0, r1
 8004972:	602b      	str	r3, [r5, #0]
 8004974:	f7fb ffec 	bl	8000950 <_sbrk>
 8004978:	1c43      	adds	r3, r0, #1
 800497a:	d102      	bne.n	8004982 <_sbrk_r+0x1a>
 800497c:	682b      	ldr	r3, [r5, #0]
 800497e:	b103      	cbz	r3, 8004982 <_sbrk_r+0x1a>
 8004980:	6023      	str	r3, [r4, #0]
 8004982:	bd38      	pop	{r3, r4, r5, pc}
 8004984:	200002a4 	.word	0x200002a4

08004988 <_realloc_r>:
 8004988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800498c:	4680      	mov	r8, r0
 800498e:	4614      	mov	r4, r2
 8004990:	460e      	mov	r6, r1
 8004992:	b921      	cbnz	r1, 800499e <_realloc_r+0x16>
 8004994:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004998:	4611      	mov	r1, r2
 800499a:	f7ff bc57 	b.w	800424c <_malloc_r>
 800499e:	b92a      	cbnz	r2, 80049ac <_realloc_r+0x24>
 80049a0:	f7ff fbe8 	bl	8004174 <_free_r>
 80049a4:	4625      	mov	r5, r4
 80049a6:	4628      	mov	r0, r5
 80049a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049ac:	f000 f81b 	bl	80049e6 <_malloc_usable_size_r>
 80049b0:	4284      	cmp	r4, r0
 80049b2:	4607      	mov	r7, r0
 80049b4:	d802      	bhi.n	80049bc <_realloc_r+0x34>
 80049b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80049ba:	d812      	bhi.n	80049e2 <_realloc_r+0x5a>
 80049bc:	4621      	mov	r1, r4
 80049be:	4640      	mov	r0, r8
 80049c0:	f7ff fc44 	bl	800424c <_malloc_r>
 80049c4:	4605      	mov	r5, r0
 80049c6:	2800      	cmp	r0, #0
 80049c8:	d0ed      	beq.n	80049a6 <_realloc_r+0x1e>
 80049ca:	42bc      	cmp	r4, r7
 80049cc:	4622      	mov	r2, r4
 80049ce:	4631      	mov	r1, r6
 80049d0:	bf28      	it	cs
 80049d2:	463a      	movcs	r2, r7
 80049d4:	f7ff fbc0 	bl	8004158 <memcpy>
 80049d8:	4631      	mov	r1, r6
 80049da:	4640      	mov	r0, r8
 80049dc:	f7ff fbca 	bl	8004174 <_free_r>
 80049e0:	e7e1      	b.n	80049a6 <_realloc_r+0x1e>
 80049e2:	4635      	mov	r5, r6
 80049e4:	e7df      	b.n	80049a6 <_realloc_r+0x1e>

080049e6 <_malloc_usable_size_r>:
 80049e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049ea:	1f18      	subs	r0, r3, #4
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	bfbc      	itt	lt
 80049f0:	580b      	ldrlt	r3, [r1, r0]
 80049f2:	18c0      	addlt	r0, r0, r3
 80049f4:	4770      	bx	lr
	...

080049f8 <_init>:
 80049f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049fa:	bf00      	nop
 80049fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049fe:	bc08      	pop	{r3}
 8004a00:	469e      	mov	lr, r3
 8004a02:	4770      	bx	lr

08004a04 <_fini>:
 8004a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a06:	bf00      	nop
 8004a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a0a:	bc08      	pop	{r3}
 8004a0c:	469e      	mov	lr, r3
 8004a0e:	4770      	bx	lr
