// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1838\sampleModel1838_4_sub\Mysubsystem_31.v
// Created: 2024-08-14 17:24:47
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_31
// Source Path: sampleModel1838_4_sub/Subsystem/Mysubsystem_31
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_31
          (clk,
           reset,
           enb,
           In1,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  input   [63:0] In1;  // double
  output  [63:0] Out1;  // double


  real In1_double;  // double
  real cfblk155_reg [0:1];  // double [2]
  real cfblk155_reg_next [0:1];  // double [2]
  real cfblk155_out1;  // double


  always @* In1_double = $bitstoreal(In1);

  always @(posedge clk or posedge reset)
    begin : cfblk155_process
      if (reset == 1'b1) begin
        cfblk155_reg[0] <= 0.0;
        cfblk155_reg[1] <= 0.0;
      end
      else begin
        if (enb) begin
          cfblk155_reg[0] <= cfblk155_reg_next[0];
          cfblk155_reg[1] <= cfblk155_reg_next[1];
        end
      end
    end

  always @* cfblk155_out1 = cfblk155_reg[1];
  always @* cfblk155_reg_next[0] = In1_double;
  always @* cfblk155_reg_next[1] = cfblk155_reg[0];



  assign Out1 = $realtobits(cfblk155_out1);

endmodule  // Mysubsystem_31

