#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Aug  9 22:43:14 2024
# Process ID: 28204
# Current directory: F:/Users/wen02/Documents/GitHub/zynq_dma_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32552 F:\Users\wen02\Documents\GitHub\zynq_dma_test\zynq_dma_test.xpr
# Log file: F:/Users/wen02/Documents/GitHub/zynq_dma_test/vivado.log
# Journal file: F:/Users/wen02/Documents/GitHub/zynq_dma_test\vivado.jou
# Running On: DESKTOP-Q5FQ0UQ, OS: Windows, CPU Frequency: 4700 MHz, CPU Physical cores: 24, Host memory: 33454 MB
#-----------------------------------------------------------
start_gui
open_project F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {TDCsystem_rst_ps7_0_100M_0 TDCsystem_xlconstant_0_0 TDCsystem_clk_wiz_0_0 TDCsystem_axis_data_fifo_0_1 TDCsystem_ps7_0_axi_periph_0 TDCsystem_axi_interconnect_0_0 TDCsystem_AXITDC_0_1 TDCsystem_c_counter_binary_0_0 TDCsystem_AXITDC_2_0 TDCsystem_axi_dma_0_0 TDCsystem_xlconstant_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {TDCsystem_rst_ps7_0_100M_0 TDCsystem_xlconstant_0_0 TDCsystem_clk_wiz_0_0 TDCsystem_axis_data_fifo_0_1 TDCsystem_ps7_0_axi_periph_0 TDCsystem_axi_interconnect_0_0 TDCsystem_AXITDC_0_1 TDCsystem_c_counter_binary_0_0 TDCsystem_AXITDC_2_0 TDCsystem_axi_dma_0_0 TDCsystem_xlconstant_1_0}] -no_script -sync -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd]
set_property synth_checkpoint_mode None [get_files  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd]
generate_target all [get_files  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd]
startgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property CONFIG.c_s_axis_s2mm_tdata_width {64} [get_bd_cells axi_dma_0]
endgroup
startgroup
endgroup
startgroup
set_property CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {32} [get_bd_cells processing_system7_0]
endgroup
set_property location {3.5 1758 747} [get_bd_cells axi_interconnect_0]
set_property location {4 1727 655} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_prmry_reset_out_n] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_dma_0/s2mm_prmry_reset_out_n]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {4 1719 417} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_nets axi_dma_0_s2mm_prmry_reset_out_n] [get_bd_cells axi_interconnect_0]
set_property location {4 1818 930} [get_bd_cells processing_system7_0]
startgroup
set_property CONFIG.Output_Width {32} [get_bd_cells c_counter_binary_0]
endgroup
startgroup
set_property CONFIG.TDATA_NUM_BYTES {4} [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_awaddr] [get_bd_pins processing_system7_0/S_AXI_HP0_AWADDR]
set_property location {3.5 1773 718} [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_wstrb] [get_bd_pins processing_system7_0/S_AXI_HP0_WSTRB]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_wdata] [get_bd_pins processing_system7_0/S_AXI_HP0_WDATA]
startgroup
set_property CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_WLAST] [get_bd_pins axi_dma_0/m_axi_s2mm_wlast]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_WREADY] [get_bd_pins axi_dma_0/m_axi_s2mm_wready]
delete_bd_objs [get_bd_nets axi_dma_0_m_axi_s2mm_awaddr]
delete_bd_objs [get_bd_nets axi_dma_0_m_axi_s2mm_wstrb]
delete_bd_objs [get_bd_nets axi_dma_0_m_axi_s2mm_wdata]
delete_bd_objs [get_bd_nets axi_dma_0_m_axi_s2mm_wlast]
delete_bd_objs [get_bd_nets processing_system7_0_S_AXI_HP0_WREADY]
save_bd_design
copy_bd_objs /  [get_bd_cells {axis_data_fifo_0}]
set_property -dict [list \
  CONFIG.FIFO_DEPTH {16} \
  CONFIG.HAS_RD_DATA_COUNT {0} \
  CONFIG.HAS_WR_DATA_COUNT {0} \
  CONFIG.IS_ACLK_ASYNC {0} \
] [get_bd_cells axis_data_fifo_1]
startgroup
set_property CONFIG.c_include_mm2s {1} [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.c_m_axi_mm2s_data_width {64} \
  CONFIG.c_m_axis_mm2s_tdata_width {64} \
] [get_bd_cells axi_dma_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_1/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_net [get_bd_pins axis_data_fifo_1/s_axis_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axis_data_fifo_1/s_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_data_fifo_1/s_axis_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/S_AXI_HP0] [get_bd_intf_pins smartconnect_0/M00_AXI]
startgroup
set_property CONFIG.NUM_SI {1} [get_bd_cells smartconnect_0]
endgroup
delete_bd_objs [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_cells axis_interconnect_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells axis_data_fifo_1]
startgroup
set_property CONFIG.c_include_mm2s {0} [get_bd_cells axi_dma_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins smartconnect_0/S00_AXI]
save_bd_design
connect_bd_net [get_bd_pins smartconnect_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property CONFIG.HAS_ARESETN {0} [get_bd_cells smartconnect_0]
endgroup
save_bd_design
regenerate_bd_layout
assign_bd_address
set_property range 16K [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property range 16M [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
save_bd_design
validate_bd_design
disconnect_bd_net /processing_system7_0_FCLK_RESET0_N [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
disconnect_bd_net /processing_system7_0_FCLK_RESET0_N [get_bd_pins axi_dma_0/axi_resetn]
connect_bd_net [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.HAS_TLAST.VALUE_SRC USER] [get_bd_cells axis_data_fifo_0]
set_property CONFIG.HAS_TLAST {1} [get_bd_cells axis_data_fifo_0]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.HAS_TKEEP.VALUE_SRC USER] [get_bd_cells axis_data_fifo_0]
set_property -dict [list \
  CONFIG.FIFO_DEPTH {1024} \
  CONFIG.HAS_TKEEP {1} \
] [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_IRQ_F2P_INTR {1} \
  CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins processing_system7_0/IRQ_F2P]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_m_axi_s2mm_data_width {64} \
  CONFIG.c_s_axis_s2mm_tdata_width {64} \
] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property CONFIG.FIFO_MODE {1} [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
set_property CONFIG.TDATA_NUM_BYTES {8} [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.Load {false} \
  CONFIG.Output_Width {64} \
  CONFIG.Sync_Threshold_Output {false} \
] [get_bd_cells c_counter_binary_0]
endgroup
save_bd_design
file mkdir F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/new
close [ open F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/new/native2axis.v w ]
add_files F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/new/native2axis.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference native2axis native2axis_0
delete_bd_objs [get_bd_nets c_counter_binary_0_Q]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_interconnect_aresetn]
connect_bd_intf_net [get_bd_intf_pins native2axis_0/m_axis] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins native2axis_0/aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins native2axis_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins native2axis_0/fifo_rd_data] [get_bd_pins c_counter_binary_0/Q]
startgroup
set_property -dict [list \
  CONFIG.HAS_RD_DATA_COUNT {0} \
  CONFIG.HAS_WR_DATA_COUNT {0} \
] [get_bd_cells axis_data_fifo_0]
endgroup
delete_bd_objs [get_bd_nets c_counter_binary_0_Q]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
connect_bd_net [get_bd_pins fifo_generator_0/empty] [get_bd_pins native2axis_0/fifo_empty]
startgroup
set_property -dict [list \
  CONFIG.Input_Data_Width {64} \
  CONFIG.Input_Depth {512} \
  CONFIG.Reset_Pin {false} \
] [get_bd_cells fifo_generator_0]
endgroup
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins fifo_generator_0/din]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins fifo_generator_0/wr_en]
connect_bd_net [get_bd_pins fifo_generator_0/rd_en] [get_bd_pins native2axis_0/fifo_rd_en]
connect_bd_net [get_bd_pins fifo_generator_0/dout] [get_bd_pins native2axis_0/fifo_rd_data]
save_bd_design
update_compile_order -fileset sources_1
regenerate_bd_layout
startgroup
set_property CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} [get_bd_cells fifo_generator_0]
endgroup
connect_bd_net [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins fifo_generator_0/rd_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd] -top
connect_bd_net [get_bd_pins rst_ps7_0_100M/interconnect_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN]
regenerate_bd_layout
save_bd_design
validate_bd_design
generate_target all [get_files  F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd]
export_ip_user_files -of_objects [get_files F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd] -directory F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.ip_user_files/sim_scripts -ip_user_files_dir F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.ip_user_files -ipstatic_source_dir F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.cache/compile_simlib/modelsim} {questa=F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.cache/compile_simlib/questa} {riviera=F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.cache/compile_simlib/riviera} {activehdl=F:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs TDCsystem]
open_bd_design {f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd}
startgroup
set_property CONFIG.Input_Depth {64} [get_bd_cells fifo_generator_0]
endgroup
update_module_reference TDCsystem_native2axis_0_0
startgroup
set_property CONFIG.FIFO_DEPTH {256} [get_bd_cells axis_data_fifo_0]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs TDCsystem]
open_bd_design {f:/Users/wen02/Documents/GitHub/zynq_dma_test/zynq_dma_test.srcs/sources_1/bd/TDCsystem/TDCsystem.bd}
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
