==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: image_core.cpp:32:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.996 ; gain = 46.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.996 ; gain = 46.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<257, 256, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<257, 256, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::init' into 'hls::Mat<257, 256, 0>::Mat.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::init' into 'hls::Mat<257, 256, 0>::Mat.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:581).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 257, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::write' into 'hls::Mat<257, 256, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::operator<<' into 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>' (./type.h:540).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 257, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::read' into 'hls::Mat<257, 256, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 257, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::operator>>' into 'hls::Mat2Array2D<256, 256, 0, 4, unsigned char>' (./type.h:451).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2Array2D<256, 256, 0, 4, unsigned char>' (./type.h:454).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:529).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<29, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<29, 0, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<29, 0, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<29, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>' (./type.h:524).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 257, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 238.156 ; gain = 180.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::GetBitWidth<unsigned char>::operator int' into 'hls::Mat2Array2D<256, 256, 0, 4, unsigned char>' (./type.h:434) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:339) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:341) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cosf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sinf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'floor_fixed<32, 16>' into 'hls::floor<32, 16>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cosf' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:405) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sinf' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:406) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:415) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<int>' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:417) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetBitWidth<unsigned char>::operator int' into 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>' (./type.h:503) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:296: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 292.020 ; gain = 234.449
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'mat1.data_stream.V' (image_core.cpp:22).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'mat0.data_stream.V' (image_core.cpp:21).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:294) in function 'scaled_fixed2ieee<29, 1>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (./imgproc.h:457) in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:294) in function 'scaled_fixed2ieee<29, 1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (./imgproc.h:479) in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (./imgproc.h:480) in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' completely.
INFO: [XFORM 203-102] Partitioning array 'a.V' (./imgproc.h:455) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a.V.0' (./imgproc.h:455) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.V.1' (./imgproc.h:455) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mat0.data_stream.V' (image_core.cpp:21) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mat1.data_stream.V' (image_core.cpp:22) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'param0.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (./type.h:446) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'param1.val.V' (image_core.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (./type.h:517) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mat0.data_stream.V' (image_core.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mat1.data_stream.V' (image_core.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:339) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:341) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cosf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sinf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'floor_fixed<32, 16>' into 'hls::floor<32, 16>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cosf' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:405) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sinf' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:406) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:415) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<int>' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:417) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'arr0.val' should be updated in process function 'Block_Mat.exit2628_proc125', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1.val' should be updated in process function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'ImageRotate', detected/extracted 8 process function(s): 
	 'Block_Mat.exit26_proc'
	 'hls::AXIvideo2Mat<8, 257, 256, 0>'
	 'Block_Mat.exit2628_proc125'
	 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>'
	 'Block_Mat.exit2633_proc'
	 'Block_Mat.exit2636_proc'
	 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>'
	 'hls::Mat2AXIvideo<8, 257, 256, 0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314:20) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:342:1) in function 'scaled_fixed2ieee<29, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:235:18) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313:12) in function 'hotbm_::sin_or_cos<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70:10) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138:12) in function 'hls::floor<32, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:435:35) to (./imgproc.h:445:11) in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:457:35) to (./imgproc.h:466:11) in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:470:26) in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./imgproc.h:433:2) in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>'... converting 31 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./type.h:519:31) to (./type.h:519:26) in function 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::floor<32, 16>' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:409->image_core.cpp:34) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:394)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 398.352 ; gain = 340.781
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0' in function 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>'.
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<29, 1>' to 'scaled_fixed2ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:109:37)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<float>' to 'sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:235)
WARNING: [XFORM 203-631] Renaming function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' to 'Rotate' (./imgproc.h:70:30)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<256, 256, 0, 4, unsigned char>' to 'Mat2Array2D' (./type.h:78:26)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 257, 256, 0>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>' to 'Array2D2Mat' (./type.h:49:26)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 257, 256, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit26_proc' to 'Block_Mat.exit26_pro' (image_core.cpp:21)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit2636_proc' to 'Block_Mat.exit2636_p' (image_core.cpp:36:2)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit2633_proc' to 'Block_Mat.exit2633_p' (image_core.cpp:35:2)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit2628_proc125' to 'Block_Mat.exit2628_p' (image_core.cpp:31:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 529.281 ; gain = 471.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ImageRotate' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit26_pro' to 'Block_Mat_exit26_pro'.
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit2628_p' to 'Block_Mat_exit2628_p'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<float>' to 'sin_or_cos_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit2633_p' to 'Block_Mat_exit2633_p'.
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit2636_p' to 'Block_Mat_exit2636_p'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit26_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.33 seconds; current allocated memory: 458.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 458.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 459.208 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 459.532 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 459.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 460.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit2628_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 460.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 460.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 460.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 460.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 461.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 461.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rotate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 463.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 465.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit2633_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 465.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 465.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit2636_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 465.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 465.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 465.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 466.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 466.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 466.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ImageRotate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 466.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 467.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit26_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit26_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 468.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 469.582 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ImageRotate_mux_42_32_1_1' to 'ImageRotate_mux_4bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ImageRotate_mux_4bkb': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 470.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit2628_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit2628_p'.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 470.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeecud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 471.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_ref_4oPi_table_100_V' to 'sin_or_cos_float_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_2' to 'sin_or_cos_float_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_3' to 'sin_or_cos_float_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_s' to 'sin_or_cos_float_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ImageRotate_mux_83_1_1_1' to 'ImageRotate_mux_8hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ImageRotate_mux_164_1_1_1' to 'ImageRotate_mux_1ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ImageRotate_mul_mul_15ns_15ns_30_1_1' to 'ImageRotate_mul_mjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ImageRotate_mul_mul_15ns_15s_30_1_1' to 'ImageRotate_mul_mkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ImageRotate_mul_mjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ImageRotate_mul_mkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ImageRotate_mux_1ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ImageRotate_mux_8hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 472.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rotate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ImageRotate_fmul_32ns_32ns_32_2_max_dsp_1' to 'ImageRotate_fmul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ImageRotate_fdiv_32ns_32ns_32_7_1' to 'ImageRotate_fdiv_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ImageRotate_fpext_32ns_64_1_1' to 'ImageRotate_fpextncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ImageRotate_fdiv_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ImageRotate_fmul_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ImageRotate_fpextncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rotate'.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 475.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit2633_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit2633_p'.
INFO: [HLS 200-111]  Elapsed time: 1.474 seconds; current allocated memory: 476.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit2636_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit2636_p'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 477.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 477.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 478.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ImageRotate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/S_AXIS_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/S_AXIS_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/S_AXIS_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/M_AXIS_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/M_AXIS_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/M_AXIS_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/rows0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/cols0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/rows1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'rows1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'ImageRotate/cols1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'cols1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'ImageRotate' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'ImageRotate_arr0_val' to 'ImageRotate_arr0_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ImageRotate_arr1_val' to 'ImageRotate_arr1_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_Mat_exit2628_p_U0' to 'start_for_Block_MqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_Mat_exit2633_p_U0' to 'start_for_Block_MrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIsc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ImageRotate'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 479.735 MB.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeecud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_dEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_g8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ImageRotate_arr0_ocq_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ImageRotate_arr1_pcA_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_rows_V_c47_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_cols_V_c48_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr0_rows_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr0_cols_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_145_loc_channel_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr1_rows_c_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr1_cols_c_U(fifo_w17_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr1_rows_c49_U(fifo_w17_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign20_loc_cha_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr1_cols_c50_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'param1_val_0_V_U(fifo_w19_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'param1_val_1_V_U(fifo_w19_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat1_rows_V_c_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat1_cols_V_c_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_MqcK_U(start_for_Block_MqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_MrcU_U(start_for_Block_MrcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIsc4_U(start_for_Mat2AXIsc4)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 566.223 ; gain = 508.652
INFO: [SYSC 207-301] Generating SystemC RTL for ImageRotate.
INFO: [VHDL 208-304] Generating VHDL RTL for ImageRotate.
INFO: [VLOG 209-307] Generating Verilog RTL for ImageRotate.
INFO: [HLS 200-112] Total elapsed time: 47.143 seconds; peak allocated memory: 479.735 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: image_core.cpp:32:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 104.117 ; gain = 47.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 104.117 ; gain = 47.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<257, 256, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<257, 256, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::init' into 'hls::Mat<257, 256, 0>::Mat.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::init' into 'hls::Mat<257, 256, 0>::Mat.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:581).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 257, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::write' into 'hls::Mat<257, 256, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::operator<<' into 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>' (./type.h:420).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 257, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::read' into 'hls::Mat<257, 256, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 257, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::operator>>' into 'hls::Mat2Array2D<256, 256, 0, 4, unsigned char>' (./type.h:331).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2Array2D<256, 256, 0, 4, unsigned char>' (./type.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:529).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<29, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:531).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<29, 0, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<29, 0, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<29, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>' (./type.h:404).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 257, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 238.969 ; gain = 181.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::GetBitWidth<unsigned char>::operator int' into 'hls::Mat2Array2D<256, 256, 0, 4, unsigned char>' (./type.h:314) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:339) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:341) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cosf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sinf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'floor_fixed<32, 16>' into 'hls::floor<32, 16>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cosf' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:405) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sinf' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:406) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:415) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<int>' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:417) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetBitWidth<unsigned char>::operator int' into 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>' (./type.h:385) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:296: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 291.875 ; gain = 234.887
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'mat1.data_stream.V' (image_core.cpp:22).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'mat0.data_stream.V' (image_core.cpp:21).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:294) in function 'scaled_fixed2ieee<29, 1>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (./imgproc.h:457) in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:294) in function 'scaled_fixed2ieee<29, 1>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (./imgproc.h:479) in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (./imgproc.h:480) in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' completely.
INFO: [XFORM 203-102] Partitioning array 'a.V' (./imgproc.h:455) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a.V.0' (./imgproc.h:455) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.V.1' (./imgproc.h:455) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mat0.data_stream.V' (image_core.cpp:21) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mat1.data_stream.V' (image_core.cpp:22) .
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'param0.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (./type.h:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'param1.val.V' (image_core.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (./type.h:397) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mat0.data_stream.V' (image_core.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mat1.data_stream.V' (image_core.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:466) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:492) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:306) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:339) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:341) automatically.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:265) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:276) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::cos' into 'hls::hotbm::cos' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::cos' into 'hls::cosf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sinf' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'floor_fixed<32, 16>' into 'hls::floor<32, 16>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cosf' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:405) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sinf' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:406) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:415) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<int>' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:417) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'arr0.val' should be updated in process function 'Block_Mat.exit2628_proc125', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1.val' should be updated in process function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'imgproc', detected/extracted 8 process function(s): 
	 'Block_Mat.exit26_proc'
	 'hls::AXIvideo2Mat<8, 257, 256, 0>'
	 'Block_Mat.exit2628_proc125'
	 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>'
	 'Block_Mat.exit2633_proc'
	 'Block_Mat.exit2636_proc'
	 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>'
	 'hls::Mat2AXIvideo<8, 257, 256, 0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:314:20) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:342:1) in function 'scaled_fixed2ieee<29, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:235:18) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:313:12) in function 'hotbm_::sin_or_cos<float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_round_copysign_apfixed.h:70:10) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls_math.h:1138:12) in function 'hls::floor<32, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:435:35) to (./imgproc.h:445:11) in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:457:35) to (./imgproc.h:466:11) in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:470:26) in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./imgproc.h:433:2) in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>'... converting 31 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./type.h:399:31) to (./type.h:399:26) in function 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>'... converting 8 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::floor<32, 16>' into 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:409->image_core.cpp:35) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:394)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 397.645 ; gain = 340.656
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'Loop-0' in function 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>'.
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<29, 1>' to 'scaled_fixed2ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_float_utils.h:109:37)
WARNING: [XFORM 203-631] Renaming function 'hotbm_::sin_or_cos<float>' to 'sin_or_cos<float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:235)
WARNING: [XFORM 203-631] Renaming function 'hls::Rotate<256, 256, 256, 256, unsigned char, unsigned char>' to 'Rotate' (./imgproc.h:70:30)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<256, 256, 0, 4, unsigned char>' to 'Mat2Array2D' (./type.h:78:26)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 257, 256, 0>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:125:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>' to 'Array2D2Mat' (./type.h:49:26)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 257, 256, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit26_proc' to 'Block_Mat.exit26_pro' (image_core.cpp:21)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit2636_proc' to 'Block_Mat.exit2636_p' (image_core.cpp:39:2)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit2633_proc' to 'Block_Mat.exit2633_p' (image_core.cpp:38:2)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit2628_proc125' to 'Block_Mat.exit2628_p' (image_core.cpp:31:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 527.285 ; gain = 470.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'imgproc' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit26_pro' to 'Block_Mat_exit26_pro'.
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit2628_p' to 'Block_Mat_exit2628_p'.
WARNING: [SYN 201-103] Legalizing function name 'sin_or_cos<float>' to 'sin_or_cos_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit2633_p' to 'Block_Mat_exit2633_p'.
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit2636_p' to 'Block_Mat_exit2636_p'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit26_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.945 seconds; current allocated memory: 458.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 458.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 459.225 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 459.549 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 459.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 460.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit2628_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 460.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 460.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 460.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 460.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 461.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 461.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rotate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 463.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 465.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit2633_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 465.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 465.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit2636_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 465.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 465.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 465.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 466.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 466.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 466.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'imgproc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 466.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 467.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit26_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit26_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 468.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 469.582 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'imgproc_mux_42_32_1_1' to 'imgproc_mux_42_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'imgproc_mux_42_32bkb': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 470.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit2628_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit2628_p'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 470.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'scaled_fixed2ieee_out_bits_V' to 'scaled_fixed2ieeecud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 471.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_or_cos_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_ref_4oPi_table_100_V' to 'sin_or_cos_float_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_2' to 'sin_or_cos_float_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_3' to 'sin_or_cos_float_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_or_cos_float_s_second_order_float_s' to 'sin_or_cos_float_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'imgproc_mux_83_1_1_1' to 'imgproc_mux_83_1_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'imgproc_mux_164_1_1_1' to 'imgproc_mux_164_1ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'imgproc_mul_mul_15ns_15ns_30_1_1' to 'imgproc_mul_mul_1jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'imgproc_mul_mul_15ns_15s_30_1_1' to 'imgproc_mul_mul_1kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'imgproc_mul_mul_1jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'imgproc_mul_mul_1kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'imgproc_mux_164_1ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'imgproc_mux_83_1_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_or_cos_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 472.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rotate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'imgproc_fmul_32ns_32ns_32_2_max_dsp_1' to 'imgproc_fmul_32nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'imgproc_fdiv_32ns_32ns_32_7_1' to 'imgproc_fdiv_32nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'imgproc_fpext_32ns_64_1_1' to 'imgproc_fpext_32nncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'imgproc_fdiv_32nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'imgproc_fmul_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'imgproc_fpext_32nncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rotate'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 475.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit2633_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit2633_p'.
INFO: [HLS 200-111]  Elapsed time: 1.513 seconds; current allocated memory: 476.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit2636_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit2636_p'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 477.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 477.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 478.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'imgproc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/S_AXIS_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/S_AXIS_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/S_AXIS_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/M_AXIS_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/M_AXIS_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/M_AXIS_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/rows0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/cols0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/rows1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'rows1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/cols1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'cols1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'imgproc' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_Mat_exit2628_p_U0' to 'start_for_Block_Mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_Mat_exit2633_p_U0' to 'start_for_Block_MpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'imgproc'.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 479.769 MB.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieeecud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'scaled_fixed2ieee_c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_dEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_eOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'sin_or_cos_float_g8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'imgproc_arr0_val_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'imgproc_arr1_val_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_rows_V_c47_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_cols_V_c48_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr0_rows_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr0_cols_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_24_loc_channel_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr1_rows_c_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr1_cols_c_U(fifo_w17_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr1_rows_c49_U(fifo_w17_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign20_loc_cha_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr1_cols_c50_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'param1_val_0_V_U(fifo_w19_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'param1_val_1_V_U(fifo_w19_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat1_rows_V_c_U(fifo_w18_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat1_cols_V_c_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_Mocq_U(start_for_Block_Mocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_MpcA_U(start_for_Block_MpcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIqcK_U(start_for_Mat2AXIqcK)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:52 . Memory (MB): peak = 565.609 ; gain = 508.621
INFO: [SYSC 207-301] Generating SystemC RTL for imgproc.
INFO: [VHDL 208-304] Generating VHDL RTL for imgproc.
INFO: [VLOG 209-307] Generating Verilog RTL for imgproc.
INFO: [HLS 200-112] Total elapsed time: 52.508 seconds; peak allocated memory: 479.769 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: image_core.cpp:32:2
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.121 ; gain = 46.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 104.121 ; gain = 46.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<257, 256, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<257, 256, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::init' into 'hls::Mat<257, 256, 0>::Mat.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::init' into 'hls::Mat<257, 256, 0>::Mat.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:581).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 257, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::write' into 'hls::Mat<257, 256, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::operator<<' into 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>' (./type.h:420).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 257, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::read' into 'hls::Mat<257, 256, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::operator>>' into 'hls::Mat2AXIvideo<8, 257, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<257, 256, 0>::operator>>' into 'hls::Mat2Array2D<256, 256, 0, 4, unsigned char>' (./type.h:331).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2Array2D<256, 256, 0, 4, unsigned char>' (./type.h:334).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>' (./type.h:404).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>.1' into 'hls::AXISetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<8, unsigned char>' into 'hls::Mat2AXIvideo<8, 257, 256, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 182.422 ; gain = 124.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::GetBitWidth<unsigned char>::operator int' into 'hls::Mat2Array2D<256, 256, 0, 4, unsigned char>' (./type.h:314) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::GetBitWidth<unsigned char>::operator int' into 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>' (./type.h:385) automatically.
WARNING: [SYNCHK 200-23] E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 236.938 ; gain = 179.398
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'mat1.data_stream.V' (image_core.cpp:22).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'mat0.data_stream.V' (image_core.cpp:21).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (./imgproc.h:282) in function 'hls::Resize<256, 256, 256, 256, unsigned char, unsigned char>' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (./imgproc.h:298) in function 'hls::Resize<256, 256, 256, 256, unsigned char, unsigned char>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (./imgproc.h:299) in function 'hls::Resize<256, 256, 256, 256, unsigned char, unsigned char>' completely.
INFO: [XFORM 203-102] Partitioning array 'a.V' (./imgproc.h:280) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'a.V.0' (./imgproc.h:280) automatically.
INFO: [XFORM 203-102] Partitioning array 'a.V.1' (./imgproc.h:280) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mat0.data_stream.V' (image_core.cpp:21) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mat1.data_stream.V' (image_core.cpp:22) .
INFO: [XFORM 203-101] Partitioning array 'param0.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (./type.h:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'param1.val.V' (image_core.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (./type.h:397) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mat0.data_stream.V' (image_core.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mat1.data_stream.V' (image_core.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'hls::Resize<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:251) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'arr0.val' should be updated in process function 'Block_Mat.exit2022_proc55', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'arr1.val' should be updated in process function 'hls::Resize<256, 256, 256, 256, unsigned char, unsigned char>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'imgproc', detected/extracted 8 process function(s): 
	 'Block_Mat.exit20_proc'
	 'hls::AXIvideo2Mat<8, 257, 256, 0>'
	 'Block_Mat.exit2022_proc55'
	 'hls::Resize<256, 256, 256, 256, unsigned char, unsigned char>'
	 'Block_Mat.exit2027_proc'
	 'Block_Mat.exit2030_proc'
	 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>'
	 'hls::Mat2AXIvideo<8, 257, 256, 0>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:265:35) to (./imgproc.h:265:30) in function 'hls::Resize<256, 256, 256, 256, unsigned char, unsigned char>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./imgproc.h:282:35) to (./imgproc.h:282:30) in function 'hls::Resize<256, 256, 256, 256, unsigned char, unsigned char>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./imgproc.h:263:2) in function 'hls::Resize<256, 256, 256, 256, unsigned char, unsigned char>'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./type.h:399:31) to (./type.h:399:26) in function 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Resize<256, 256, 256, 256, unsigned char, unsigned char>' (./imgproc.h:243)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 316.418 ; gain = 258.879
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<256, 256, 256, 256, unsigned char, unsigned char>' to 'Resize' (./imgproc.h:14:26)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<256, 256, 0, 4, unsigned char>' to 'Mat2Array2D' (./type.h:78:26)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<8, 257, 256, 0>' to 'Mat2AXIvideo' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:120:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Array2D2Mat<256, 256, unsigned char, 2, 0>' to 'Array2D2Mat' (./type.h:49:26)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 257, 256, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit20_proc' to 'Block_Mat.exit20_pro' (image_core.cpp:21)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit2030_proc' to 'Block_Mat.exit2030_p' (image_core.cpp:39:2)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit2027_proc' to 'Block_Mat.exit2027_p' (image_core.cpp:38:2)
WARNING: [XFORM 203-631] Renaming function 'Block_Mat.exit2022_proc55' to 'Block_Mat.exit2022_p' (image_core.cpp:31:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 425.645 ; gain = 368.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'imgproc' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit20_pro' to 'Block_Mat_exit20_pro'.
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit2022_p' to 'Block_Mat_exit2022_p'.
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit2027_p' to 'Block_Mat_exit2027_p'.
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit2030_p' to 'Block_Mat_exit2030_p'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit20_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.687 seconds; current allocated memory: 366.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 366.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 366.857 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 367.181 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 367.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 367.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit2022_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 367.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 367.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 369.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 370.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit2027_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 370.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.053 seconds; current allocated memory: 370.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit2030_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 370.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 370.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 371.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 371.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 371.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 371.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'imgproc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 371.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 372.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit20_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit20_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 372.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 373.928 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'imgproc_mux_42_32_1_1' to 'imgproc_mux_42_32bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'imgproc_mux_42_32bkb': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 374.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit2022_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit2022_p'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 374.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'imgproc_fadd_32ns_32ns_32_4_full_dsp_1' to 'imgproc_fadd_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'imgproc_fmul_32ns_32ns_32_2_max_dsp_1' to 'imgproc_fmul_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'imgproc_sitofp_32ns_32_2_1' to 'imgproc_sitofp_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'imgproc_fpext_32ns_64_1_1' to 'imgproc_fpext_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'imgproc_sdiv_34ns_32s_32_38_seq_1' to 'imgproc_sdiv_34nsg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'imgproc_fadd_32nscud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'imgproc_fmul_32nsdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'imgproc_fpext_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'imgproc_sdiv_34nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'imgproc_sitofp_32eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 377.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit2027_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit2027_p'.
INFO: [HLS 200-111]  Elapsed time: 0.814 seconds; current allocated memory: 377.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit2030_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit2030_p'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 378.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2D2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2D2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 378.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 379.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'imgproc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/S_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/S_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/S_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/S_AXIS_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/S_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/S_AXIS_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/S_AXIS_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/M_AXIS_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/M_AXIS_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/M_AXIS_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/M_AXIS_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/M_AXIS_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/M_AXIS_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/M_AXIS_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/rows0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/cols0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/rows1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'rows1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'imgproc/cols1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'cols1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'imgproc' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Block_Mat_exit2022_p_U0' to 'start_for_Block_Mhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_Mat_exit2027_p_U0' to 'start_for_Block_Mibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIjbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'imgproc'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 380.712 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'imgproc_sdiv_34nsg8j_div'
INFO: [RTMG 210-278] Implementing memory 'imgproc_arr0_val_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'imgproc_arr1_val_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_rows_V_c41_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat0_cols_V_c42_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr0_rows_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr0_cols_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_4_loc_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_5_loc_channel_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr1_rows_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr1_cols_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr1_rows_c43_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'val_assign_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arr1_cols_c44_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'param1_val_0_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'param1_val_1_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat1_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mat1_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_Mhbi_U(start_for_Block_Mhbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_Mibs_U(start_for_Block_Mibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIjbC_U(start_for_Mat2AXIjbC)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 455.563 ; gain = 398.023
INFO: [SYSC 207-301] Generating SystemC RTL for imgproc.
INFO: [VHDL 208-304] Generating VHDL RTL for imgproc.
INFO: [VLOG 209-307] Generating Verilog RTL for imgproc.
INFO: [HLS 200-112] Total elapsed time: 30.952 seconds; peak allocated memory: 380.712 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
