// Seed: 3127650023
module module_0;
  assign id_1 = id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply0 id_0#(
        .id_2(!1),
        .id_3(1)
    )
);
  wire id_4;
  module_0 modCall_1 ();
  always disable id_5;
  id_6 :
  assert property (@(1'h0 or posedge 1 or posedge 1 !=? id_4) 1) id_5 <= 1;
endmodule
module module_2;
  wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_3 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wire id_5
);
  initial $display(1);
  module_2 modCall_1 ();
  wire id_7, id_8;
  wire id_9 = id_8;
endmodule
