{
	"finish__design__instance__count__class:antenna_cell": 1,
	"finish__design__instance__area__class:antenna_cell": 5.6448,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 462.874,
	"finish__design__instance__count__class:timing_repair_buffer": 11,
	"finish__design__instance__area__class:timing_repair_buffer": 417.715,
	"finish__design__instance__count__class:inverter": 13,
	"finish__design__instance__area__class:inverter": 231.437,
	"finish__design__instance__count__class:sequential_cell": 10,
	"finish__design__instance__area__class:sequential_cell": 970.906,
	"finish__design__instance__count__class:multi_input_combinational_cell": 61,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2277.68,
	"finish__design__instance__count": 100,
	"finish__design__instance__area": 4366.25,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.92869,
	"finish__clock__skew__setup": 0.000755895,
	"finish__clock__skew__hold": 0.000755895,
	"finish__timing__drv__max_slew_limit": 0.872663,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.943471,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00316014,
	"finish__power__switching__total": 0.000858414,
	"finish__power__leakage__total": 3.67081e-07,
	"finish__power__total": 0.00401892,
	"finish__design__io": 12,
	"finish__design__die__area": 635919,
	"finish__design__core__area": 629226,
	"finish__design__instance__count": 970,
	"finish__design__instance__area": 9277.23,
	"finish__design__instance__count__stdcell": 970,
	"finish__design__instance__area__stdcell": 9277.23,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0147439,
	"finish__design__instance__utilization__stdcell": 0.0147439,
	"finish__design__rows": 157,
	"finish__design__rows:GF018hv5v_green_sc9": 157,
	"finish__design__sites": 222940,
	"finish__design__sites:GF018hv5v_green_sc9": 222940,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}