+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |              sys_clk_pin |                                     DEMO_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8_srlopt/D|
|               clk_fpga_0 |              sys_clk_pin |                                     DEMO_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8_srlopt/D|
|               clk_fpga_0 |              sys_clk_pin |DEMO_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
|               clk_fpga_0 |              sys_clk_pin |                                                     DEMO_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/D|
|               clk_fpga_0 |              sys_clk_pin |DEMO_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
|               clk_fpga_0 |              sys_clk_pin |DEMO_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
|               clk_fpga_0 |              sys_clk_pin |                                     DEMO_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8_srlopt/D|
|               clk_fpga_0 |              sys_clk_pin |                                     DEMO_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8_srlopt/D|
|               clk_fpga_0 |              sys_clk_pin |DEMO_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D|
|               clk_fpga_0 |              sys_clk_pin |                                            DEMO_i/ila_0/U0/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D|
|               clk_fpga_0 |              sys_clk_pin |DEMO_i/ila_0/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
