#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jul  8 16:38:20 2025
# Process ID: 7892
# Current directory: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14472 C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.xpr
# Log file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/vivado.log
# Journal file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.xpr
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets signal_clipper_0_M_AXIS_OUT] [get_bd_intf_nets FrequencyCounter_M_AXIS_OUT] [get_bd_cells signal_clipper_0]
update_compile_order -fileset sources_1
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins FrequencyCounter/M_AXIS_OUT] [get_bd_intf_pins adc_to_dual_dac_0/S_AXIS_IN]
save_bd_design
open_run impl_1
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_intf_nets adc_to_dual_dac_0_M_AXIS_OUT]
delete_bd_objs [get_bd_intf_nets FrequencyCounter_M_AXIS_OUT] [get_bd_cells adc_to_dual_dac_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins FrequencyCounter/M_AXIS_OUT] [get_bd_intf_pins axis_red_pitaya_dac_0/S_AXIS]
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
create_bd_cell -type module -reference adc_to_dual_dac adc_to_dual_dac_0
delete_bd_objs [get_bd_intf_nets FrequencyCounter_M_AXIS_OUT]
connect_bd_intf_net [get_bd_intf_pins adc_to_dual_dac_0/M_AXIS_OUT] [get_bd_intf_pins axis_red_pitaya_dac_0/S_AXIS]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins FrequencyCounter/M_AXIS_OUT] [get_bd_intf_pins adc_to_dual_dac_0/S_AXIS_IN]
connect_bd_net [get_bd_pins adc_to_dual_dac_0/clk] [get_bd_pins DataAcquisition/adc_clk]
connect_bd_net [get_bd_pins adc_to_dual_dac_0/rst] [get_bd_pins xlc_reset/dout]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
close [ open C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/signal_merge.v w ]
add_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/signal_merge.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets adc_to_dual_dac_0_M_AXIS_OUT]
create_bd_cell -type module -reference signal_merge signal_merge_0
delete_bd_objs [get_bd_intf_nets FrequencyCounter_M_AXIS_OUT] [get_bd_cells adc_to_dual_dac_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins FrequencyCounter/M_AXIS_OUT] [get_bd_intf_pins signal_merge_0/S_AXIS_PORT2]
update_compile_order -fileset sources_1
connect_bd_intf_net [get_bd_intf_pins signal_merge_0/M_AXIS] [get_bd_intf_pins axis_red_pitaya_dac_0/S_AXIS]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
update_compile_order -fileset sources_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 12
update_module_reference system_signal_merge_0_0
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
update_compile_order -fileset sources_1
update_module_reference system_freq_to_voltage_0_0
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_cells freq_to_voltage_0]
update_compile_order -fileset sources_1
close [ open C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/frequency_counter_with_voltage.v w ]
add_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/frequency_counter_with_voltage.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference frequency_counter_with_voltage FrequencyCounter/frequency_counter_wi_0
delete_bd_objs [get_bd_cells FrequencyCounter/frequency_counter_wi_0]
export_ip_user_files -of_objects  [get_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/frequency_counter_with_voltage.v] -no_script -reset -force -quiet
remove_files  C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/frequency_counter_with_voltage.v
save_bd_design
delete_bd_objs [get_bd_nets adc_clk_n_i_1]
delete_bd_objs [get_bd_nets adc_dat_a_i_1]
delete_bd_objs [get_bd_nets adc_clk_p_i_1]
delete_bd_objs [get_bd_nets adc_dat_b_i_1]
copy_bd_objs /  [get_bd_cells {DataAcquisition/axis_red_pitaya_adc_0}]
connect_bd_net [get_bd_ports adc_dat_b_i] [get_bd_pins axis_red_pitaya_adc_0/adc_dat_b]
connect_bd_net [get_bd_ports adc_dat_a_i] [get_bd_pins axis_red_pitaya_adc_0/adc_dat_a]
connect_bd_net [get_bd_ports adc_clk_n_i] [get_bd_pins axis_red_pitaya_adc_0/adc_clk_n]
connect_bd_net [get_bd_ports adc_clk_p_i] [get_bd_pins axis_red_pitaya_adc_0/adc_clk_p]
delete_bd_objs [get_bd_intf_nets signal_merge_0_M_AXIS]
delete_bd_objs [get_bd_intf_nets FrequencyCounter_M_AXIS_OUT]
connect_bd_intf_net [get_bd_intf_pins axis_red_pitaya_adc_0/M_AXIS] [get_bd_intf_pins axis_red_pitaya_dac_0/S_AXIS]
delete_bd_objs [get_bd_nets axis_red_pitaya_adc_0_adc_csn]
connect_bd_net [get_bd_ports adc_csn_o] [get_bd_pins axis_red_pitaya_adc_0/adc_csn]
delete_bd_objs [get_bd_nets axis_red_pitaya_adc_0_adc_clk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_red_pitaya_dac_0/aclk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins clk_wiz_0/clk_in1]
save_bd_design
update_module_reference system_frequency_counter_wi_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins FrequencyCounter/clk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins SignalGenerator/clk_in1]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins signal_decoder_0/clk]
delete_bd_objs [get_bd_cells signal_merge_0]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets axis_red_pitaya_adc_0_M_AXIS]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins FrequencyCounter/M_AXIS_OUT] [get_bd_intf_pins axis_red_pitaya_dac_0/S_AXIS]
delete_bd_objs [get_bd_nets adc_clk_p_i_1] [get_bd_nets adc_clk_n_i_1] [get_bd_nets adc_dat_a_i_1] [get_bd_nets adc_dat_b_i_1] [get_bd_nets axis_red_pitaya_adc_0_adc_csn] [get_bd_cells axis_red_pitaya_adc_0]
startgroup
set_property location {-321 772} [get_bd_ports adc_dat_a_i]
set_property location {-321 752} [get_bd_ports adc_clk_n_i]
set_property location {-321 732} [get_bd_ports adc_clk_p_i]
set_property location {-321 792} [get_bd_ports adc_dat_b_i]
endgroup
startgroup
set_property location {-330 776} [get_bd_ports adc_dat_a_i]
set_property location {-330 756} [get_bd_ports adc_clk_n_i]
set_property location {-330 736} [get_bd_ports adc_clk_p_i]
set_property location {-330 -64} [get_bd_ports adc_dat_b_i]
endgroup
undo
undo
startgroup
set_property location {-340 816} [get_bd_ports adc_dat_b_i]
set_property location {-340 776} [get_bd_ports adc_clk_n_i]
set_property location {-340 756} [get_bd_ports adc_clk_p_i]
set_property location {-340 796} [get_bd_ports adc_dat_a_i]
endgroup
connect_bd_net [get_bd_ports adc_dat_b_i] [get_bd_pins DataAcquisition/adc_dat_b_i]
connect_bd_net [get_bd_ports adc_dat_a_i] [get_bd_pins DataAcquisition/adc_dat_a_i]
connect_bd_net [get_bd_ports adc_clk_n_i] [get_bd_pins DataAcquisition/adc_clk_n_i]
connect_bd_net [get_bd_ports adc_clk_p_i] [get_bd_pins DataAcquisition/adc_clk_p_i]
delete_bd_objs [get_bd_cells SignalGenerator]
startgroup
delete_bd_objs [get_bd_nets xlslice_0_Dout]
delete_bd_objs [get_bd_nets freq_to_voltage_0_voltage_out] [get_bd_cells xlslice_0]
endgroup
delete_bd_objs [get_bd_cells signal_decoder_0]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins DataAcquisition/adc_clk] [get_bd_pins axis_red_pitaya_dac_0/aclk]
connect_bd_net [get_bd_ports adc_csn_o] [get_bd_pins DataAcquisition/adc_csn_o]
save_bd_design
update_module_reference system_signal_split_0_0
create_bd_cell -type module -reference signal_merge signal_merge_0
update_module_reference system_signal_merge_0_0
update_compile_order -fileset sources_1
set_property location {4.5 1864 532} [get_bd_cells signal_merge_0]
delete_bd_objs [get_bd_intf_nets FrequencyCounter_M_AXIS_OUT]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins FrequencyCounter/M_AXIS_OUT] [get_bd_intf_pins signal_merge_0/S_AXIS_PORT1]
connect_bd_intf_net [get_bd_intf_pins signal_merge_0/M_AXIS] [get_bd_intf_pins axis_red_pitaya_dac_0/S_AXIS]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
update_module_reference system_signal_merge_0_0
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins FrequencyCounter/M_AXIS_OUT] [get_bd_intf_pins signal_merge_0/S_AXIS]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference system_signal_merge_0_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins signal_merge_0/freq_amp]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {14} CONFIG.CONST_VAL {4095}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
update_module_reference system_signal_split_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
update_module_reference system_signal_merge_0_0
update_module_reference system_signal_merge_0_0
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.CONST_VAL {6799}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.ADC_WIDTH {16}] [get_bd_cells signal_merge_0]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {16} CONFIG.CONST_VAL {-6799}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
startgroup
set_property -dict [list CONFIG.CONST_VAL {6799}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
close [ open C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/freq_mapper.v w ]
add_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/freq_mapper.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference freq_mapper freq_mapper_0
set_property location {5 1803 258} [get_bd_cells freq_mapper_0]
move_bd_cells [get_bd_cells FrequencyCounter] [get_bd_cells freq_mapper_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
delete_bd_objs [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.ADC_WIDTH {16}] [get_bd_cells FrequencyCounter/freq_mapper_0]
connect_bd_net [get_bd_pins FrequencyCounter/freq_mapper_0/amp] [get_bd_pins signal_merge_0/freq_amp]
connect_bd_net [get_bd_pins FrequencyCounter/freq_mapper_0/Ncycles] [get_bd_pins FrequencyCounter/pow2_0/N]
connect_bd_net [get_bd_pins FrequencyCounter/clk] [get_bd_pins FrequencyCounter/freq_mapper_0/clk]
connect_bd_net [get_bd_pins FrequencyCounter/freq_mapper_0/counter_val] [get_bd_pins FrequencyCounter/frequency_counter_0/counter_output]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
move_bd_cells [get_bd_cells FrequencyCounter] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins FrequencyCounter/xlconstant_0/dout] [get_bd_pins FrequencyCounter/freq_mapper_0/f_min]
copy_bd_objs /  [get_bd_cells {FrequencyCounter/xlconstant_0}]
move_bd_cells [get_bd_cells FrequencyCounter] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins FrequencyCounter/xlconstant_1/dout] [get_bd_pins FrequencyCounter/freq_mapper_0/f_max]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {1000000}] [get_bd_cells FrequencyCounter/xlconstant_1]
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {100000}] [get_bd_cells FrequencyCounter/xlconstant_0]
endgroup
save_bd_design
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins FrequencyCounter/rst] [get_bd_pins FrequencyCounter/freq_mapper_0/rst]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
reset_run impl_1
update_module_reference system_freq_mapper_0_0
generate_target all [get_files  C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd] -directory C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files -ipstatic_source_dir C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.cache/compile_simlib/modelsim} {questa=C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.cache/compile_simlib/questa} {riviera=C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.cache/compile_simlib/riviera} {activehdl=C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference system_freq_mapper_0_0
