library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity instr_fetch is
	port(

			signal clk_in: in std_logic;
			signal rst_in: in std_logic;
			signal ready_in: in std_logic;
		
			--interrupts
			signal int_nmi_in: in std_logic;
			signal int_rst_in: in std_logic;
			signal int_irq_in: in std_logic;
		
			--memory bus
			signal d_in: in std_logic_vector(7 downto 0); --data input bus
			signal d_out: out std_logic_vector(7 downto 0); -- data output bus
			signal a_out: out std_logic_vector(15 downto 0); -- address bus
			signal c_out: out std_logic_vector(7 downto 0) -- control bus
			
		);
end entity instr_fetch;

architecture a of instr_fetch is

	--Signals and components go here 
	constant ADC_ABS	: std_logic_vector (7 downto 0) := to_stdlogicvector(x"6D");
	
	--Behavioral design goes here
	begin
	
end architecture a;