{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619129085435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619129085437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 19:04:45 2021 " "Processing started: Thu Apr 22 19:04:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619129085437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619129085437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARQ_Lab1 -c ARQ_Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARQ_Lab1 -c ARQ_Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619129085439 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1619129086601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arq_lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arq_lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ARQ_Lab1 " "Found entity 1: ARQ_Lab1" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129086694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129086694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4_bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_4_bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador_4_bits " "Found entity 1: Registrador_4_bits" {  } { { "Registrador_4_bits.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Registrador_4_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129086698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129086698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_instrucao.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria_instrucao.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrucao_64x17 " "Found entity 1: Instrucao_64x17" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129086703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129086703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_dados.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria_dados.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dados_16x4 " "Found entity 1: Dados_16x4" {  } { { "Memoria_dados.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129086709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129086709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "Mux4x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux4x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129086714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129086714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_bits_demux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4_bits_demux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_bits_demux " "Found entity 1: 4_bits_demux" {  } { { "4_bits_demux.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/4_bits_demux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129086717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129086717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129086721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129086721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129086726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129086726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129086763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129086763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_4_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_4_bits " "Found entity 1: Register_4_bits" {  } { { "Register_4_bits.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Register_4_bits.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129086768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129086768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_bit_demux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_bit_demux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_bit_demux " "Found entity 1: 8_bit_demux" {  } { { "8_bit_demux.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_bit_demux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129086772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129086772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_4_bits_registers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_4_bits_registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_4_bits_registers " "Found entity 1: 8_4_bits_registers" {  } { { "8_4_bits_registers.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_4_bits_registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129086776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129086776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8x1 " "Found entity 1: Mux8x1" {  } { { "Mux8x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129086780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129086780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_3and.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_3and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_3AND " "Found entity 1: 8_3AND" {  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129086784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129086784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARQ_Lab1 " "Elaborating entity \"ARQ_Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1619129086988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Decodificador:inst " "Elaborating entity \"Decodificador\" for hierarchy \"Decodificador:inst\"" {  } { { "ARQ_Lab1.bdf" "inst" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 672 -456 -24 944 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087003 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decodificador.sv(17) " "Verilog HDL Case Statement warning at Decodificador.sv(17): incomplete case statement has no default case item" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1619129087007 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S0 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"S0\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087007 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S1 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"S1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087007 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S2 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"S2\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087007 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mux_Imediato Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Mux_Imediato\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087008 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU1 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"ALU1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087008 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU0 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"ALU0\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087008 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cin Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Cin\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087008 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mux_Memoria Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Mux_Memoria\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087008 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "externo Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"externo\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087008 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Enable_Write Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Enable_Write\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087009 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087009 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write_Pc Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Write_Pc\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087009 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write_RAM Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Write_RAM\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087009 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read_RAM Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Read_RAM\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087010 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Const_in Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Const_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087010 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A0 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"A0\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087010 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A1 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"A1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087010 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A2 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"A2\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087011 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endereco_dados Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"endereco_dados\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087011 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endereco_Salto Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"endereco_Salto\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087011 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B0 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"B0\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087011 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B1 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"B1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087011 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B2 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"B2\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087011 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2 Decodificador.sv(16) " "Inferred latch for \"B2\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087011 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1 Decodificador.sv(16) " "Inferred latch for \"B1\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087011 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B0 Decodificador.sv(16) " "Inferred latch for \"B0\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087011 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[0\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[0\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087011 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[1\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[1\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087012 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[2\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[2\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087012 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[3\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[3\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087012 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[4\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[4\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087012 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[5\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[5\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087012 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_dados\[0\] Decodificador.sv(16) " "Inferred latch for \"endereco_dados\[0\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087012 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_dados\[1\] Decodificador.sv(16) " "Inferred latch for \"endereco_dados\[1\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087012 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_dados\[2\] Decodificador.sv(16) " "Inferred latch for \"endereco_dados\[2\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087013 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_dados\[3\] Decodificador.sv(16) " "Inferred latch for \"endereco_dados\[3\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087013 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2 Decodificador.sv(16) " "Inferred latch for \"A2\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087013 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1 Decodificador.sv(16) " "Inferred latch for \"A1\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087013 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0 Decodificador.sv(16) " "Inferred latch for \"A0\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087013 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Const_in\[0\] Decodificador.sv(16) " "Inferred latch for \"Const_in\[0\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087013 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Const_in\[1\] Decodificador.sv(16) " "Inferred latch for \"Const_in\[1\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087013 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Const_in\[2\] Decodificador.sv(16) " "Inferred latch for \"Const_in\[2\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087014 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Const_in\[3\] Decodificador.sv(16) " "Inferred latch for \"Const_in\[3\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087014 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_RAM Decodificador.sv(16) " "Inferred latch for \"Read_RAM\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087014 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_RAM Decodificador.sv(16) " "Inferred latch for \"Write_RAM\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087014 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_Pc Decodificador.sv(16) " "Inferred latch for \"Write_Pc\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087014 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear Decodificador.sv(16) " "Inferred latch for \"clear\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087014 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Enable_Write Decodificador.sv(16) " "Inferred latch for \"Enable_Write\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087014 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externo Decodificador.sv(16) " "Inferred latch for \"externo\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087014 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Memoria Decodificador.sv(16) " "Inferred latch for \"Mux_Memoria\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087014 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cin Decodificador.sv(16) " "Inferred latch for \"Cin\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087014 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU0 Decodificador.sv(16) " "Inferred latch for \"ALU0\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087015 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1 Decodificador.sv(16) " "Inferred latch for \"ALU1\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087015 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Imediato Decodificador.sv(16) " "Inferred latch for \"Mux_Imediato\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087015 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2 Decodificador.sv(16) " "Inferred latch for \"S2\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087015 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1 Decodificador.sv(16) " "Inferred latch for \"S1\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087016 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0 Decodificador.sv(16) " "Inferred latch for \"S0\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087016 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst1\"" {  } { { "ARQ_Lab1.bdf" "inst1" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 712 672 816 872 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087022 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G ALU.sv(13) " "Verilog HDL Always Construct warning at ALU.sv(13): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619129087025 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] ALU.sv(13) " "Inferred latch for \"G\[0\]\" at ALU.sv(13)" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087025 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] ALU.sv(13) " "Inferred latch for \"G\[1\]\" at ALU.sv(13)" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087025 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] ALU.sv(13) " "Inferred latch for \"G\[2\]\" at ALU.sv(13)" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087025 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] ALU.sv(13) " "Inferred latch for \"G\[3\]\" at ALU.sv(13)" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619129087025 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8x1 Mux8x1:Mux_A " "Elaborating entity \"Mux8x1\" for hierarchy \"Mux8x1:Mux_A\"" {  } { { "ARQ_Lab1.bdf" "Mux_A" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 296 552 680 520 "Mux_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Mux8x1:Mux_A\|BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"Mux8x1:Mux_A\|BUSMUX:inst6\"" {  } { { "Mux8x1.bdf" "inst6" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { { 968 1128 1240 1056 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux8x1:Mux_A\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"Mux8x1:Mux_A\|BUSMUX:inst6\"" {  } { { "Mux8x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { { 968 1128 1240 1056 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619129087115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux8x1:Mux_A\|BUSMUX:inst6 " "Instantiated megafunction \"Mux8x1:Mux_A\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087117 ""}  } { { "Mux8x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { { 968 1128 1240 1056 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1619129087117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000 Mux8x1:Mux_A\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Mux8x1:Mux_A\|BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Mux8x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { { 968 1128 1240 1056 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_omc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_omc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_omc " "Found entity 1: mux_omc" {  } { { "db/mux_omc.tdf" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/mux_omc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619129087434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619129087434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_omc Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_omc:auto_generated " "Elaborating entity \"mux_omc\" for hierarchy \"Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_omc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_4_bits_registers 8_4_bits_registers:Register " "Elaborating entity \"8_4_bits_registers\" for hierarchy \"8_4_bits_registers:Register\"" {  } { { "ARQ_Lab1.bdf" "Register" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 144 216 368 368 "Register" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador_4_bits 8_4_bits_registers:Register\|Registrador_4_bits:inst " "Elaborating entity \"Registrador_4_bits\" for hierarchy \"8_4_bits_registers:Register\|Registrador_4_bits:inst\"" {  } { { "8_4_bits_registers.bdf" "inst" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_4_bits_registers.bdf" { { 224 400 528 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_3AND 8_3AND:inst4 " "Elaborating entity \"8_3AND\" for hierarchy \"8_3AND:inst4\"" {  } { { "ARQ_Lab1.bdf" "inst4" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 152 -40 104 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_bit_demux 8_bit_demux:inst3 " "Elaborating entity \"8_bit_demux\" for hierarchy \"8_bit_demux:inst3\"" {  } { { "ARQ_Lab1.bdf" "inst3" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 160 -272 -176 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_bits_demux 8_bit_demux:inst3\|4_bits_demux:insasdasdasdt " "Elaborating entity \"4_bits_demux\" for hierarchy \"8_bit_demux:inst3\|4_bits_demux:insasdasdasdt\"" {  } { { "8_bit_demux.bdf" "insasdasdasdt" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_bit_demux.bdf" { { 328 520 616 456 "insasdasdasdt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dados_16x4 Dados_16x4:Data_memory " "Elaborating entity \"Dados_16x4\" for hierarchy \"Dados_16x4:Data_memory\"" {  } { { "ARQ_Lab1.bdf" "Data_memory" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 592 1056 1272 736 "Data_memory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrucao_64x17 Instrucao_64x17:inst14 " "Elaborating entity \"Instrucao_64x17\" for hierarchy \"Instrucao_64x17:inst14\"" {  } { { "ARQ_Lab1.bdf" "inst14" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 728 -664 -584 944 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087669 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "10 0 64 Memoria_Instrucao.sv(9) " "Verilog HDL warning at Memoria_Instrucao.sv(9): number of words (10) in memory file does not match the number of elements in the address range \[0:64\]" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1619129087673 "|ARQ_Lab1|Instrucao_64x17:inst14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 Memoria_Instrucao.sv(7) " "Net \"RAM.data_a\" at Memoria_Instrucao.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1619129087683 "|ARQ_Lab1|Instrucao_64x17:inst14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 Memoria_Instrucao.sv(7) " "Net \"RAM.waddr_a\" at Memoria_Instrucao.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1619129087683 "|ARQ_Lab1|Instrucao_64x17:inst14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 Memoria_Instrucao.sv(7) " "Net \"RAM.we_a\" at Memoria_Instrucao.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1619129087683 "|ARQ_Lab1|Instrucao_64x17:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst16 " "Elaborating entity \"PC\" for hierarchy \"PC:inst16\"" {  } { { "ARQ_Lab1.bdf" "inst16" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 424 -736 -496 536 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129087717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PC.sv(35) " "Verilog HDL assignment warning at PC.sv(35): truncated value with size 32 to match size of target (6)" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619129087720 "|ARQ_Lab1|PC:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PC.sv(40) " "Verilog HDL assignment warning at PC.sv(40): truncated value with size 32 to match size of target (6)" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619129087720 "|ARQ_Lab1|PC:inst16"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write_memoria PC.sv(7) " "Output port \"write_memoria\" at PC.sv(7) has no driver" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1619129087720 "|ARQ_Lab1|PC:inst16"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Dados_16x4:Data_memory\|dado_out\[0\] " "Converted tri-state buffer \"Dados_16x4:Data_memory\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "Memoria_dados.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619129087909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Dados_16x4:Data_memory\|dado_out\[1\] " "Converted tri-state buffer \"Dados_16x4:Data_memory\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "Memoria_dados.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619129087909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Dados_16x4:Data_memory\|dado_out\[2\] " "Converted tri-state buffer \"Dados_16x4:Data_memory\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "Memoria_dados.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619129087909 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Dados_16x4:Data_memory\|dado_out\[3\] " "Converted tri-state buffer \"Dados_16x4:Data_memory\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "Memoria_dados.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619129087909 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1619129087909 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Dados_16x4:Data_memory\|RAM " "RAM logic \"Dados_16x4:Data_memory\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "Memoria_dados.sv" "RAM" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1619129087966 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1619129087966 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 65 C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/ARQ_Lab1.ram0_Instrucao_64x17_16b39421.hdl.mif " "Memory depth (128) in the design file differs from memory depth (65) in the Memory Initialization File \"C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/ARQ_Lab1.ram0_Instrucao_64x17_16b39421.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1619129087967 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/ARQ_Lab1.ram0_Instrucao_64x17_16b39421.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/ARQ_Lab1.ram0_Instrucao_64x17_16b39421.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1619129087968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst1\|G\[0\] " "LATCH primitive \"ALU:inst1\|G\[0\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619129088007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst1\|G\[1\] " "LATCH primitive \"ALU:inst1\|G\[1\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619129088007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst1\|G\[2\] " "LATCH primitive \"ALU:inst1\|G\[2\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619129088007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst1\|G\[3\] " "LATCH primitive \"ALU:inst1\|G\[3\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619129088007 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Decodificador:inst\|Write_Pc Decodificador:inst\|clear " "Duplicate LATCH primitive \"Decodificador:inst\|Write_Pc\" merged with LATCH primitive \"Decodificador:inst\|clear\"" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129088266 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Decodificador:inst\|ALU1 Decodificador:inst\|Cin " "Duplicate LATCH primitive \"Decodificador:inst\|ALU1\" merged with LATCH primitive \"Decodificador:inst\|Cin\"" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129088266 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Decodificador:inst\|externo Decodificador:inst\|Mux_Memoria " "Duplicate LATCH primitive \"Decodificador:inst\|externo\" merged with LATCH primitive \"Decodificador:inst\|Mux_Memoria\"" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619129088266 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1619129088266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|Enable_Write " "Latch Decodificador:inst\|Enable_Write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[5\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[5\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619129088267 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619129088267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|clear " "Latch Decodificador:inst\|clear has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[5\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[5\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619129088267 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619129088267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|A2 " "Latch Decodificador:inst\|A2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[5\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[5\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619129088268 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619129088268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|Cin " "Latch Decodificador:inst\|Cin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[5\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[5\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619129088268 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619129088268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|Mux_Imediato " "Latch Decodificador:inst\|Mux_Imediato has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[5\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[5\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619129088268 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619129088268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|ALU0 " "Latch Decodificador:inst\|ALU0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[5\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[5\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619129088268 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619129088268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|Const_in\[1\] " "Latch Decodificador:inst\|Const_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[5\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[5\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619129088268 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619129088268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|Const_in\[0\] " "Latch Decodificador:inst\|Const_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[5\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[5\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619129088268 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619129088268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|Mux_Memoria " "Latch Decodificador:inst\|Mux_Memoria has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[5\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[5\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619129088269 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619129088269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|S1 " "Latch Decodificador:inst\|S1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[4\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[4\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619129088269 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619129088269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|S0 " "Latch Decodificador:inst\|S0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[4\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[4\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619129088269 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619129088269 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[15\] GND " "Pin \"Instrucao\[15\]\" is stuck at GND" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619129088347 "|ARQ_Lab1|Instrucao[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[11\] GND " "Pin \"Instrucao\[11\]\" is stuck at GND" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619129088347 "|ARQ_Lab1|Instrucao[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[8\] GND " "Pin \"Instrucao\[8\]\" is stuck at GND" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619129088347 "|ARQ_Lab1|Instrucao[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[7\] GND " "Pin \"Instrucao\[7\]\" is stuck at GND" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619129088347 "|ARQ_Lab1|Instrucao[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[4\] GND " "Pin \"Instrucao\[4\]\" is stuck at GND" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619129088347 "|ARQ_Lab1|Instrucao[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[3\] GND " "Pin \"Instrucao\[3\]\" is stuck at GND" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619129088347 "|ARQ_Lab1|Instrucao[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[2\] GND " "Pin \"Instrucao\[2\]\" is stuck at GND" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619129088347 "|ARQ_Lab1|Instrucao[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[1\] GND " "Pin \"Instrucao\[1\]\" is stuck at GND" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619129088347 "|ARQ_Lab1|Instrucao[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[0\] GND " "Pin \"Instrucao\[0\]\" is stuck at GND" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619129088347 "|ARQ_Lab1|Instrucao[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1619129088347 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1619129088585 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1619129088845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619129088845 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1619129088905 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1619129088905 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1619129088905 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1619129088905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619129088937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 19:04:48 2021 " "Processing ended: Thu Apr 22 19:04:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619129088937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619129088937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619129088937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619129088937 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619129090302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619129090303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 19:04:49 2021 " "Processing started: Thu Apr 22 19:04:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619129090303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1619129090303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ARQ_Lab1 -c ARQ_Lab1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ARQ_Lab1 -c ARQ_Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1619129090303 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1619129090435 ""}
{ "Info" "0" "" "Project  = ARQ_Lab1" {  } {  } 0 0 "Project  = ARQ_Lab1" 0 0 "Fitter" 0 0 1619129090436 ""}
{ "Info" "0" "" "Revision = ARQ_Lab1" {  } {  } 0 0 "Revision = ARQ_Lab1" 0 0 "Fitter" 0 0 1619129090436 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1619129090522 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARQ_Lab1 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ARQ_Lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1619129090530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619129090566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619129090566 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1619129090623 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1619129090634 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1619129091258 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1619129091258 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1619129091258 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619129091260 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619129091260 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1619129091260 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1619129091260 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 46 " "No exact pin location assignment(s) for 42 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write_Enable " "Pin Write_Enable not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Write_Enable } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 400 -96 -80 576 "Write_Enable" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Write_Enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cout " "Pin Cout not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Cout } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 824 200 376 840 "Cout" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N " "Pin N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 824 928 1104 840 "N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Pin Z not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Z } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 960 -336 -160 976 "Z" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clear " "Pin Clear not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clear } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 520 208 384 536 "Clear" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[5\] " "Pin Enderecoteste\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[5] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 736 -536 -520 928 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[4\] " "Pin Enderecoteste\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[4] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 736 -536 -520 928 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[3\] " "Pin Enderecoteste\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 736 -536 -520 928 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[2\] " "Pin Enderecoteste\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 736 -536 -520 928 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[1\] " "Pin Enderecoteste\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 736 -536 -520 928 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enderecoteste\[0\] " "Pin Enderecoteste\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Enderecoteste[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 736 -536 -520 928 "Enderecoteste" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Enderecoteste[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[16\] " "Pin Instrucao\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[16] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[15\] " "Pin Instrucao\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[15] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[14\] " "Pin Instrucao\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[14] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[13\] " "Pin Instrucao\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[13] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[12\] " "Pin Instrucao\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[12] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[11\] " "Pin Instrucao\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[11] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[10\] " "Pin Instrucao\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[10] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[9\] " "Pin Instrucao\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[9] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[8\] " "Pin Instrucao\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[8] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[7\] " "Pin Instrucao\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[7] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[6\] " "Pin Instrucao\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[6] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[5\] " "Pin Instrucao\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[5] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[4\] " "Pin Instrucao\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[4] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[3\] " "Pin Instrucao\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[2\] " "Pin Instrucao\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[1\] " "Pin Instrucao\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instrucao\[0\] " "Pin Instrucao\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instrucao[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instrucao[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[3\] " "Pin R0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 176 368 384 352 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[2\] " "Pin R0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 176 368 384 352 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[1\] " "Pin R0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 176 368 384 352 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[0\] " "Pin R0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 176 368 384 352 "R0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[3\] " "Pin R1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 192 384 400 368 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[2\] " "Pin R1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 192 384 400 368 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[1\] " "Pin R1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 192 384 400 368 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[0\] " "Pin R1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 192 384 400 368 "R1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[3\] " "Pin R2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[3] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 208 400 416 384 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[2\] " "Pin R2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[2] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 208 400 416 384 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[1\] " "Pin R2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[1] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 208 400 416 384 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[0\] " "Pin R2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2[0] } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 208 400 416 384 "R2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock14 " "Pin Clock14 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock14 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 1064 -304 -128 1080 "Clock14" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 1064 -1056 -880 1080 "Clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1619129091402 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1619129091402 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1619129091581 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARQ_Lab1.sdc " "Synopsys Design Constraints File file not found: 'ARQ_Lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1619129091584 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1619129091586 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1619129091593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN P26 (CLK7, LVDSCLK3n, Input)) " "Automatically promoted node Clock (placed in PIN P26 (CLK7, LVDSCLK3n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619129091636 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst16\|endereco_instrucao\[1\] " "Destination node PC:inst16\|endereco_instrucao\[1\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst16|endereco_instrucao[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1619129091636 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst16\|endereco_instrucao\[2\] " "Destination node PC:inst16\|endereco_instrucao\[2\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst16|endereco_instrucao[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1619129091636 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst16\|endereco_instrucao\[3\] " "Destination node PC:inst16\|endereco_instrucao\[3\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst16|endereco_instrucao[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1619129091636 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst16\|endereco_instrucao\[4\] " "Destination node PC:inst16\|endereco_instrucao\[4\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst16|endereco_instrucao[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1619129091636 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst16\|endereco_instrucao\[5\] " "Destination node PC:inst16\|endereco_instrucao\[5\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst16|endereco_instrucao[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1619129091636 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1619129091636 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 1064 -1056 -880 1080 "Clock" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619129091636 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock14 (placed in PIN AF14 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node Clock14 (placed in PIN AF14 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619129091637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "8_3AND:inst4\|inst " "Destination node 8_3AND:inst4\|inst" {  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { { 128 408 472 176 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8_3AND:inst4|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1619129091637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "8_3AND:inst4\|inst2 " "Destination node 8_3AND:inst4\|inst2" {  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { { 184 408 472 232 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8_3AND:inst4|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1619129091637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "8_3AND:inst4\|inst3 " "Destination node 8_3AND:inst4\|inst3" {  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { { 240 408 472 288 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8_3AND:inst4|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1619129091637 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1619129091637 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock14 } } } { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 1064 -304 -128 1080 "Clock14" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619129091637 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decodificador:inst\|WideOr13~2  " "Automatically promoted node Decodificador:inst\|WideOr13~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619129091639 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decodificador:inst\|Enable_Write " "Destination node Decodificador:inst\|Enable_Write" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decodificador:inst|Enable_Write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1619129091639 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1619129091639 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decodificador:inst|WideOr13~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619129091639 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "8_3AND:inst4\|inst  " "Automatically promoted node 8_3AND:inst4\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619129091640 ""}  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { { 128 408 472 176 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8_3AND:inst4|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619129091640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "8_3AND:inst4\|inst2  " "Automatically promoted node 8_3AND:inst4\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619129091640 ""}  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { { 184 408 472 232 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8_3AND:inst4|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619129091640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "8_3AND:inst4\|inst3  " "Automatically promoted node 8_3AND:inst4\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619129091640 ""}  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { { 240 408 472 288 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 8_3AND:inst4|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619129091640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decodificador:inst\|Selector23~2  " "Automatically promoted node Decodificador:inst\|Selector23~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1619129091641 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decodificador:inst|Selector23~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619129091641 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1619129091757 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619129091758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619129091758 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619129091761 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619129091762 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1619129091762 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1619129091763 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1619129091764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1619129091798 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1619129091800 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1619129091800 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.3V 0 40 0 " "Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 0 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1619129091804 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1619129091804 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1619129091804 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619129091807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619129091807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619129091807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619129091807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619129091807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619129091807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 56 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619129091807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1619129091807 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1619129091807 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1619129091807 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619129091863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1619129094391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619129094533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1619129094544 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1619129095692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619129095692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1619129095753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1619129096939 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1619129096939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619129097647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1619129097649 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1619129097649 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1619129097659 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619129097663 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "40 " "Found 40 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Write_Enable 0 " "Pin \"Write_Enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cout 0 " "Pin \"Cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N 0 " "Pin \"N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z 0 " "Pin \"Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Clear 0 " "Pin \"Clear\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[5\] 0 " "Pin \"Enderecoteste\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[4\] 0 " "Pin \"Enderecoteste\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[3\] 0 " "Pin \"Enderecoteste\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[2\] 0 " "Pin \"Enderecoteste\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[1\] 0 " "Pin \"Enderecoteste\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Enderecoteste\[0\] 0 " "Pin \"Enderecoteste\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[16\] 0 " "Pin \"Instrucao\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[15\] 0 " "Pin \"Instrucao\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[14\] 0 " "Pin \"Instrucao\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[13\] 0 " "Pin \"Instrucao\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[12\] 0 " "Pin \"Instrucao\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[11\] 0 " "Pin \"Instrucao\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[10\] 0 " "Pin \"Instrucao\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[9\] 0 " "Pin \"Instrucao\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[8\] 0 " "Pin \"Instrucao\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[7\] 0 " "Pin \"Instrucao\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[6\] 0 " "Pin \"Instrucao\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[5\] 0 " "Pin \"Instrucao\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[4\] 0 " "Pin \"Instrucao\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[3\] 0 " "Pin \"Instrucao\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[2\] 0 " "Pin \"Instrucao\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[1\] 0 " "Pin \"Instrucao\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instrucao\[0\] 0 " "Pin \"Instrucao\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[3\] 0 " "Pin \"R0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[2\] 0 " "Pin \"R0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[1\] 0 " "Pin \"R0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[0\] 0 " "Pin \"R0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[3\] 0 " "Pin \"R1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[2\] 0 " "Pin \"R1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[1\] 0 " "Pin \"R1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[0\] 0 " "Pin \"R1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[3\] 0 " "Pin \"R2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[2\] 0 " "Pin \"R2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[1\] 0 " "Pin \"R2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[0\] 0 " "Pin \"R2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1619129097671 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1619129097671 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619129097809 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619129097826 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619129097971 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619129098427 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1619129098554 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/output_files/ARQ_Lab1.fit.smsg " "Generated suppressed messages file C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/output_files/ARQ_Lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1619129098663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619129098837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 19:04:58 2021 " "Processing ended: Thu Apr 22 19:04:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619129098837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619129098837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619129098837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1619129098837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1619129099961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619129099962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 19:04:59 2021 " "Processing started: Thu Apr 22 19:04:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619129099962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1619129099962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ARQ_Lab1 -c ARQ_Lab1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ARQ_Lab1 -c ARQ_Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1619129099962 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1619129101442 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1619129101505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619129102116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 19:05:02 2021 " "Processing ended: Thu Apr 22 19:05:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619129102116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619129102116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619129102116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1619129102116 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1619129102710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1619129103525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619129103526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 19:05:03 2021 " "Processing started: Thu Apr 22 19:05:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619129103526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619129103526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ARQ_Lab1 -c ARQ_Lab1 " "Command: quartus_sta ARQ_Lab1 -c ARQ_Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619129103526 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1619129103665 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1619129103868 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1619129103904 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1619129103904 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1619129103985 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARQ_Lab1.sdc " "Synopsys Design Constraints File file not found: 'ARQ_Lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1619129104002 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1619129104002 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock14 Clock14 " "create_clock -period 1.000 -name Clock14 Clock14" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PC:inst16\|endereco_instrucao\[0\] PC:inst16\|endereco_instrucao\[0\] " "create_clock -period 1.000 -name PC:inst16\|endereco_instrucao\[0\] PC:inst16\|endereco_instrucao\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104003 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104003 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1619129104005 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1619129104015 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1619129104021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.015 " "Worst-case setup slack is -7.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.015       -61.800 Clock14  " "   -7.015       -61.800 Clock14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.015       -26.932 PC:inst16\|endereco_instrucao\[0\]  " "   -4.015       -26.932 PC:inst16\|endereco_instrucao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.220       -13.832 Clock  " "   -2.220       -13.832 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619129104024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.631 " "Worst-case hold slack is -2.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.631       -19.597 PC:inst16\|endereco_instrucao\[0\]  " "   -2.631       -19.597 PC:inst16\|endereco_instrucao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.402        -5.771 Clock14  " "   -1.402        -5.771 Clock14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590         0.000 Clock  " "    0.590         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619129104027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.294 " "Worst-case recovery slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294         0.000 Clock14  " "    0.294         0.000 Clock14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619129104029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.474 " "Worst-case removal slack is -0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474        -4.425 Clock14  " "   -0.474        -4.425 Clock14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619129104031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -16.380 Clock14  " "   -1.380       -16.380 Clock14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -14.380 Clock  " "   -1.380       -14.380 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.200        -2.800 PC:inst16\|endereco_instrucao\[0\]  " "   -0.200        -2.800 PC:inst16\|endereco_instrucao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619129104034 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1619129104116 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1619129104117 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1619129104131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.758 " "Worst-case setup slack is -2.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.758       -19.295 Clock14  " "   -2.758       -19.295 Clock14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.793        -9.221 PC:inst16\|endereco_instrucao\[0\]  " "   -1.793        -9.221 PC:inst16\|endereco_instrucao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602        -2.874 Clock  " "   -0.602        -2.874 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619129104136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.498 " "Worst-case hold slack is -1.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.498       -11.005 PC:inst16\|endereco_instrucao\[0\]  " "   -1.498       -11.005 PC:inst16\|endereco_instrucao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.390       -10.968 Clock14  " "   -1.390       -10.968 Clock14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430         0.000 Clock  " "    0.430         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619129104142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.646 " "Worst-case recovery slack is 0.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646         0.000 Clock14  " "    0.646         0.000 Clock14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619129104147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.476 " "Worst-case removal slack is -0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476        -5.030 Clock14  " "   -0.476        -5.030 Clock14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619129104152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -16.380 Clock14  " "   -1.380       -16.380 Clock14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -14.380 Clock  " "   -1.380       -14.380 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192         0.000 PC:inst16\|endereco_instrucao\[0\]  " "    0.192         0.000 PC:inst16\|endereco_instrucao\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1619129104157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1619129104157 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1619129104266 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1619129104296 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1619129104296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619129104380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 19:05:04 2021 " "Processing ended: Thu Apr 22 19:05:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619129104380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619129104380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619129104380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619129104380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619129105621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619129105621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 19:05:05 2021 " "Processing started: Thu Apr 22 19:05:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619129105621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619129105621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ARQ_Lab1 -c ARQ_Lab1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ARQ_Lab1 -c ARQ_Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619129105622 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARQ_Lab1.vo C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/simulation/modelsim/ simulation " "Generated file ARQ_Lab1.vo in folder \"C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1619129106005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619129106041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 19:05:06 2021 " "Processing ended: Thu Apr 22 19:05:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619129106041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619129106041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619129106041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619129106041 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus II Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619129106656 ""}
