#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x154e07650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x154e04b80 .scope module, "tb_ring_cntr" "tb_ring_cntr" 3 2;
 .timescale -9 -9;
P_0x6000004bc880 .param/l "N" 1 3 4, +C4<00000000000000000000000000000100>;
P_0x6000004bc8c0 .param/l "t" 1 3 3, +C4<00000000000000000000000000001010>;
v0x6000018bc5a0_0 .var "clk", 0 0;
v0x6000018bc630_0 .var "rst", 0 0;
v0x6000018bc6c0_0 .net "sr_cntr", 3 0, v0x6000018bc120_0;  1 drivers
v0x6000018bc750_0 .net "tr_cntr", 3 0, v0x6000018bc2d0_0;  1 drivers
S_0x154e04cf0 .scope module, "DUT" "ring_cntr" 3 16, 4 2 0, S_0x154e04b80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "sr_cntr";
    .port_info 1 /OUTPUT 4 "tr_cntr";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
P_0x600003fbe4c0 .param/l "N" 0 4 2, +C4<00000000000000000000000000000100>;
v0x6000018bc360_0 .net "clk", 0 0, v0x6000018bc5a0_0;  1 drivers
v0x6000018bc3f0_0 .net "rst", 0 0, v0x6000018bc630_0;  1 drivers
v0x6000018bc480_0 .net "sr_cntr", 3 0, v0x6000018bc120_0;  alias, 1 drivers
v0x6000018bc510_0 .net "tr_cntr", 3 0, v0x6000018bc2d0_0;  alias, 1 drivers
S_0x154e05460 .scope module, "SIMPLE" "simp_ring_cntr" 4 20, 5 2 0, S_0x154e04cf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "sr_cntr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
P_0x600003fbe540 .param/l "N" 0 5 2, +C4<00000000000000000000000000000100>;
v0x6000018bc000_0 .net "clk", 0 0, v0x6000018bc5a0_0;  alias, 1 drivers
v0x6000018bc090_0 .net "rst", 0 0, v0x6000018bc630_0;  alias, 1 drivers
v0x6000018bc120_0 .var "sr_cntr", 3 0;
E_0x600003fbe5c0 .event posedge, v0x6000018bc000_0;
S_0x154e055d0 .scope module, "TWISTED" "twist_ring_cntr" 4 28, 6 2 0, S_0x154e04cf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "tr_cntr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
P_0x600003fbe600 .param/l "N" 0 6 2, +C4<00000000000000000000000000000100>;
v0x6000018bc1b0_0 .net "clk", 0 0, v0x6000018bc5a0_0;  alias, 1 drivers
v0x6000018bc240_0 .net "rst", 0 0, v0x6000018bc630_0;  alias, 1 drivers
v0x6000018bc2d0_0 .var "tr_cntr", 3 0;
    .scope S_0x154e05460;
T_0 ;
    %wait E_0x600003fbe5c0;
    %load/vec4 v0x6000018bc090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000018bc120_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000018bc120_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x6000018bc120_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000018bc120_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x154e055d0;
T_1 ;
    %wait E_0x600003fbe5c0;
    %load/vec4 v0x6000018bc240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000018bc2d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000018bc2d0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x6000018bc2d0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000018bc2d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x154e04b80;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x6000018bc5a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %store/vec4 v0x6000018bc5a0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x154e04b80;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000018bc630_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000018bc630_0, 0, 1;
    %vpi_call/w 3 30 "$display", "clk = %0t, rst = %0d --- Counter Start ---", $time, v0x6000018bc630_0 {0 0 0};
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600003fbe5c0;
    %vpi_call/w 3 33 "$display", "clk = %0t, Simple RC = %b, Twisted RC = %b", $time, v0x6000018bc6c0_0, v0x6000018bc750_0 {0 0 0};
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x154e04b80;
T_4 ;
    %vpi_call/w 3 40 "$dumpfile", "tb_ring_cntr.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x154e04b80 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tb_ring_cntr.sv";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/ring_cntr/ring_cntr.sv";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/ring_cntr/simp_ring_cntr.sv";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/ring_cntr/twist_ring_cntr.sv";
