<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Sat Apr 27 14:36:26 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt midi_final_proj_2_impl_1.tw1 midi_final_proj_2_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock baud_sync/lscc_pll_inst/inputclk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]
create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "baud_sync/lscc_pll_inst/inputclk"</big></U></B>

create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
 Clock baud_sync/lscc_pll_inst/inputclk |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From baud_sync/lscc_pll_inst/inputclk  |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          31.666 ns |         31.580 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
 Clock baud_sync/lscc_pll_inst/inputclk |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL                                                              
                                        |                     0.251 ns |           slack = -27.779 ns 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL"</big></U></B>

create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
--------------------------------------------------------------------------------------------------------------
Clock baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL|                    |       Period       |     Frequency      
--------------------------------------------------------------------------------------------------------------
 From baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL|             Target |          32.128 ns |         31.125 MHz 
                                               | Actual (all paths) |          11.729 ns |         85.259 MHz 
--------------------------------------------------------------------------------------------------------------

Clock Domain Crossing
-------------------------------------------------------------------------------------------------------------
Clock baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL|   Worst Time Between Edges   |           Comment            
-------------------------------------------------------------------------------------------------------------
 From baud_sync/lscc_pll_inst/inputclk         |                         ---- |                      No path 
-------------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 99.382%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 48 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 637.298 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red>create_clock -name {baud_sync/lscc_pll_</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red>inst/inputclk} -period 20.8333333333333</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red> [get_nets inputclk]</FONT></A>                    |    <FONT COLOR=red>0.251 ns </FONT>|  <FONT COLOR=red>-27.779 ns </FONT>|   <FONT COLOR=red>24</FONT>   |   <FONT COLOR=red>31.667 ns </FONT>|  <FONT COLOR=red>31.579 MHz </FONT>|       <FONT COLOR=red>68</FONT>       |       <FONT COLOR=red>48</FONT>       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_generated_clock -name {baud_sync</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -sour</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>ce [get_pins {baud_sync/lscc_pll_inst/u</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>_PLL_B/REFERENCECLK}] -multiply_by 83 -</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>divide_by 128 [get_pins {baud_sync/lscc</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>_pll_inst/u_PLL_B/OUTGLOBAL }] </A>         |   32.128 ns |   20.399 ns |   11   |   11.729 ns |  85.259 MHz |       62       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{sound_out/counter_192__i29/SR   sound_out/counter_192__i30/SR}              
                                         |  -27.780 ns 
{sound_out/counter_192__i27/SR   sound_out/counter_192__i28/SR}              
                                         |  -27.780 ns 
{sound_out/counter_192__i9/SR   sound_out/counter_192__i10/SR}              
                                         |  -27.780 ns 
{sound_out/counter_192__i1/SR   sound_out/counter_192__i2/SR}              
                                         |  -27.780 ns 
{sound_out/counter_192__i25/SR   sound_out/counter_192__i26/SR}              
                                         |  -27.780 ns 
{sound_out/counter_192__i23/SR   sound_out/counter_192__i24/SR}              
                                         |  -27.780 ns 
{sound_out/counter_192__i7/SR   sound_out/counter_192__i8/SR}              
                                         |  -27.780 ns 
{sound_out/counter_192__i21/SR   sound_out/counter_192__i22/SR}              
                                         |  -27.780 ns 
{sound_out/counter_192__i5/SR   sound_out/counter_192__i6/SR}              
                                         |  -27.780 ns 
{sound_out/counter_192__i3/SR   sound_out/counter_192__i4/SR}              
                                         |  -27.780 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          48 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {baud_sync/lscc_pll_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>inst/inputclk} -period 20.8333333333333</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1> [get_nets inputclk]</A>                    |    0.000 ns |    2.979 ns |    2   |        ---- |        ---- |       68       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {baud_sync</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -sour</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>ce [get_pins {baud_sync/lscc_pll_inst/u</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>_PLL_B/REFERENCECLK}] -multiply_by 83 -</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>divide_by 128 [get_pins {baud_sync/lscc</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>_pll_inst/u_PLL_B/OUTGLOBAL }] </A>         |    0.000 ns |    2.772 ns |    2   |        ---- |        ---- |       62       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
midi_in/byte_sig_i0/D                    |    2.772 ns 
midi_in/byte_sig_i5/D                    |    2.772 ns 
midi_in/byte_sig_i4/D                    |    2.772 ns 
midi_in/byte_sig_i3/D                    |    2.772 ns 
midi_in/byte_sig_i2/D                    |    2.772 ns 
midi_in/byte_sig_i1/D                    |    2.772 ns 
midi_in/byte_sig_i7/D                    |    2.772 ns 
midi_in/byte_sig_i6/D                    |    2.772 ns 
midi_in/data_r_61/D                      |    2.772 ns 
sound_out/counter_192__i5/D              |    2.979 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
midi_in/data_60/PADDI                   |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 2 Start or End Points      |           Type           
-------------------------------------------------------------------
serial                                  |                     input
sample                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         2
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]</A>
----------------------------------------------------------------------
68 endpoints scored, 48 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.00333333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i2/Q
Path End         : {sound_out/counter_192__i29/SR   sound_out/counter_192__i30/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 24
Delay Ratio      : 52.8% (route), 47.2% (logic)
Clock Skew       : -1.372 ns
Setup Constraint : 0.251 ns 
Path Slack       : -27.779 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                1.088
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1896.391

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                         2.460
+ Data Path Delay                                                                26.129
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1924.171

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/data_byte_i0_i2/CK->midi_parse/data_byte_i0_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.851  39      
note_sig[2]                                               NET DELAY        1.232         5.083  1       
sound_out/get_frequency/i1313_2_lut_3_lut/A->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         5.560  6       
sound_out/get_frequency/n1425                             NET DELAY        0.858         6.418  1       
sound_out/get_frequency/i101_3_lut/B->sound_out/get_frequency/i101_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         6.895  1       
sound_out/get_frequency/n71                               NET DELAY        0.500         7.395  1       
sound_out/get_frequency/i102_4_lut/A->sound_out/get_frequency/i102_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         7.872  1       
sound_out/get_frequency/n102                              NET DELAY        0.500         8.372  1       
sound_out/get_frequency/i1_4_lut/B->sound_out/get_frequency/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.849  1       
sound_out/frequency[1]                                    NET DELAY        0.500         9.349  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477         9.826  1       
sound_out/n4                                              NET DELAY        0.500        10.326  1       
sound_out/counter_31__I_0_i6_4_lut/A->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.803  1       
sound_out/n6                                              NET DELAY        0.500        11.303  1       
sound_out/counter_31__I_0_i8_3_lut/A->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        11.780  1       
sound_out/n8                                              NET DELAY        0.500        12.280  1       
sound_out/counter_31__I_0_i10_3_lut/A->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        12.757  1       
sound_out/n10                                             NET DELAY        0.500        13.257  1       
sound_out/counter_31__I_0_i12_3_lut/A->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        13.734  1       
sound_out/n12                                             NET DELAY        0.500        14.234  1       
sound_out/counter_31__I_0_i14_4_lut/A->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.711  1       
sound_out/n14                                             NET DELAY        0.500        15.211  1       
sound_out/counter_31__I_0_i16_3_lut/A->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        15.688  1       
sound_out/n16                                             NET DELAY        0.500        16.188  1       
sound_out/counter_31__I_0_i18_3_lut/A->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        16.665  1       
sound_out/n18                                             NET DELAY        0.500        17.165  1       
sound_out/counter_31__I_0_i20_3_lut/A->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.642  1       
sound_out/n20                                             NET DELAY        0.500        18.142  1       
sound_out/counter_31__I_0_i22_3_lut/A->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        18.619  1       
sound_out/n22                                             NET DELAY        0.500        19.119  1       
sound_out/counter_31__I_0_i24_3_lut/A->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.596  1       
sound_out/n24_adj_209                                     NET DELAY        0.500        20.096  1       
sound_out/counter_31__I_0_i26_3_lut/A->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        20.573  1       
sound_out/n26                                             NET DELAY        0.500        21.073  1       
sound_out/counter_31__I_0_i28_3_lut/A->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        21.550  1       
sound_out/n28                                             NET DELAY        0.500        22.050  1       
sound_out/counter_31__I_0_i30_3_lut/A->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.527  1       
sound_out/n30                                             NET DELAY        0.500        23.027  1       
sound_out/counter_31__I_0_i32_3_lut/A->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        23.504  1       
sound_out/n32                                             NET DELAY        0.500        24.004  1       
sound_out/counter_31__I_0_i34_3_lut/A->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.481  1       
sound_out/n34                                             NET DELAY        0.500        24.981  1       
sound_out/counter_31__I_0_i36_4_lut/A->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        25.458  1       
sound_out/n36                                             NET DELAY        0.500        25.958  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        26.435  2       
sound_out/sample_N_171                                    NET DELAY        0.638        27.073  1       
sound_out/i663_2_lut/B->sound_out/i663_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450        27.523  17      
sound_out/n776                                            NET DELAY        1.066        28.589  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i2/Q
Path End         : {sound_out/counter_192__i27/SR   sound_out/counter_192__i28/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 24
Delay Ratio      : 52.8% (route), 47.2% (logic)
Clock Skew       : -1.372 ns
Setup Constraint : 0.251 ns 
Path Slack       : -27.779 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                1.088
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1896.391

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                         2.460
+ Data Path Delay                                                                26.129
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1924.171

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/data_byte_i0_i2/CK->midi_parse/data_byte_i0_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.851  39      
note_sig[2]                                               NET DELAY        1.232         5.083  1       
sound_out/get_frequency/i1313_2_lut_3_lut/A->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         5.560  6       
sound_out/get_frequency/n1425                             NET DELAY        0.858         6.418  1       
sound_out/get_frequency/i101_3_lut/B->sound_out/get_frequency/i101_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         6.895  1       
sound_out/get_frequency/n71                               NET DELAY        0.500         7.395  1       
sound_out/get_frequency/i102_4_lut/A->sound_out/get_frequency/i102_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         7.872  1       
sound_out/get_frequency/n102                              NET DELAY        0.500         8.372  1       
sound_out/get_frequency/i1_4_lut/B->sound_out/get_frequency/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.849  1       
sound_out/frequency[1]                                    NET DELAY        0.500         9.349  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477         9.826  1       
sound_out/n4                                              NET DELAY        0.500        10.326  1       
sound_out/counter_31__I_0_i6_4_lut/A->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.803  1       
sound_out/n6                                              NET DELAY        0.500        11.303  1       
sound_out/counter_31__I_0_i8_3_lut/A->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        11.780  1       
sound_out/n8                                              NET DELAY        0.500        12.280  1       
sound_out/counter_31__I_0_i10_3_lut/A->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        12.757  1       
sound_out/n10                                             NET DELAY        0.500        13.257  1       
sound_out/counter_31__I_0_i12_3_lut/A->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        13.734  1       
sound_out/n12                                             NET DELAY        0.500        14.234  1       
sound_out/counter_31__I_0_i14_4_lut/A->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.711  1       
sound_out/n14                                             NET DELAY        0.500        15.211  1       
sound_out/counter_31__I_0_i16_3_lut/A->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        15.688  1       
sound_out/n16                                             NET DELAY        0.500        16.188  1       
sound_out/counter_31__I_0_i18_3_lut/A->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        16.665  1       
sound_out/n18                                             NET DELAY        0.500        17.165  1       
sound_out/counter_31__I_0_i20_3_lut/A->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.642  1       
sound_out/n20                                             NET DELAY        0.500        18.142  1       
sound_out/counter_31__I_0_i22_3_lut/A->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        18.619  1       
sound_out/n22                                             NET DELAY        0.500        19.119  1       
sound_out/counter_31__I_0_i24_3_lut/A->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.596  1       
sound_out/n24_adj_209                                     NET DELAY        0.500        20.096  1       
sound_out/counter_31__I_0_i26_3_lut/A->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        20.573  1       
sound_out/n26                                             NET DELAY        0.500        21.073  1       
sound_out/counter_31__I_0_i28_3_lut/A->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        21.550  1       
sound_out/n28                                             NET DELAY        0.500        22.050  1       
sound_out/counter_31__I_0_i30_3_lut/A->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.527  1       
sound_out/n30                                             NET DELAY        0.500        23.027  1       
sound_out/counter_31__I_0_i32_3_lut/A->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        23.504  1       
sound_out/n32                                             NET DELAY        0.500        24.004  1       
sound_out/counter_31__I_0_i34_3_lut/A->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.481  1       
sound_out/n34                                             NET DELAY        0.500        24.981  1       
sound_out/counter_31__I_0_i36_4_lut/A->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        25.458  1       
sound_out/n36                                             NET DELAY        0.500        25.958  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        26.435  2       
sound_out/sample_N_171                                    NET DELAY        0.638        27.073  1       
sound_out/i663_2_lut/B->sound_out/i663_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450        27.523  17      
sound_out/n776                                            NET DELAY        1.066        28.589  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i2/Q
Path End         : {sound_out/counter_192__i9/SR   sound_out/counter_192__i10/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 24
Delay Ratio      : 52.8% (route), 47.2% (logic)
Clock Skew       : -1.372 ns
Setup Constraint : 0.251 ns 
Path Slack       : -27.779 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                1.088
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1896.391

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                         2.460
+ Data Path Delay                                                                26.129
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1924.171

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/data_byte_i0_i2/CK->midi_parse/data_byte_i0_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.851  39      
note_sig[2]                                               NET DELAY        1.232         5.083  1       
sound_out/get_frequency/i1313_2_lut_3_lut/A->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         5.560  6       
sound_out/get_frequency/n1425                             NET DELAY        0.858         6.418  1       
sound_out/get_frequency/i101_3_lut/B->sound_out/get_frequency/i101_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         6.895  1       
sound_out/get_frequency/n71                               NET DELAY        0.500         7.395  1       
sound_out/get_frequency/i102_4_lut/A->sound_out/get_frequency/i102_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         7.872  1       
sound_out/get_frequency/n102                              NET DELAY        0.500         8.372  1       
sound_out/get_frequency/i1_4_lut/B->sound_out/get_frequency/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.849  1       
sound_out/frequency[1]                                    NET DELAY        0.500         9.349  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477         9.826  1       
sound_out/n4                                              NET DELAY        0.500        10.326  1       
sound_out/counter_31__I_0_i6_4_lut/A->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.803  1       
sound_out/n6                                              NET DELAY        0.500        11.303  1       
sound_out/counter_31__I_0_i8_3_lut/A->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        11.780  1       
sound_out/n8                                              NET DELAY        0.500        12.280  1       
sound_out/counter_31__I_0_i10_3_lut/A->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        12.757  1       
sound_out/n10                                             NET DELAY        0.500        13.257  1       
sound_out/counter_31__I_0_i12_3_lut/A->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        13.734  1       
sound_out/n12                                             NET DELAY        0.500        14.234  1       
sound_out/counter_31__I_0_i14_4_lut/A->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.711  1       
sound_out/n14                                             NET DELAY        0.500        15.211  1       
sound_out/counter_31__I_0_i16_3_lut/A->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        15.688  1       
sound_out/n16                                             NET DELAY        0.500        16.188  1       
sound_out/counter_31__I_0_i18_3_lut/A->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        16.665  1       
sound_out/n18                                             NET DELAY        0.500        17.165  1       
sound_out/counter_31__I_0_i20_3_lut/A->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.642  1       
sound_out/n20                                             NET DELAY        0.500        18.142  1       
sound_out/counter_31__I_0_i22_3_lut/A->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        18.619  1       
sound_out/n22                                             NET DELAY        0.500        19.119  1       
sound_out/counter_31__I_0_i24_3_lut/A->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.596  1       
sound_out/n24_adj_209                                     NET DELAY        0.500        20.096  1       
sound_out/counter_31__I_0_i26_3_lut/A->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        20.573  1       
sound_out/n26                                             NET DELAY        0.500        21.073  1       
sound_out/counter_31__I_0_i28_3_lut/A->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        21.550  1       
sound_out/n28                                             NET DELAY        0.500        22.050  1       
sound_out/counter_31__I_0_i30_3_lut/A->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.527  1       
sound_out/n30                                             NET DELAY        0.500        23.027  1       
sound_out/counter_31__I_0_i32_3_lut/A->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        23.504  1       
sound_out/n32                                             NET DELAY        0.500        24.004  1       
sound_out/counter_31__I_0_i34_3_lut/A->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.481  1       
sound_out/n34                                             NET DELAY        0.500        24.981  1       
sound_out/counter_31__I_0_i36_4_lut/A->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        25.458  1       
sound_out/n36                                             NET DELAY        0.500        25.958  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        26.435  2       
sound_out/sample_N_171                                    NET DELAY        0.638        27.073  1       
sound_out/i663_2_lut/B->sound_out/i663_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450        27.523  17      
sound_out/n776                                            NET DELAY        1.066        28.589  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i2/Q
Path End         : {sound_out/counter_192__i1/SR   sound_out/counter_192__i2/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 24
Delay Ratio      : 52.8% (route), 47.2% (logic)
Clock Skew       : -1.372 ns
Setup Constraint : 0.251 ns 
Path Slack       : -27.779 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                1.088
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1896.391

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                         2.460
+ Data Path Delay                                                                26.129
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1924.171

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/data_byte_i0_i2/CK->midi_parse/data_byte_i0_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.851  39      
note_sig[2]                                               NET DELAY        1.232         5.083  1       
sound_out/get_frequency/i1313_2_lut_3_lut/A->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         5.560  6       
sound_out/get_frequency/n1425                             NET DELAY        0.858         6.418  1       
sound_out/get_frequency/i101_3_lut/B->sound_out/get_frequency/i101_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         6.895  1       
sound_out/get_frequency/n71                               NET DELAY        0.500         7.395  1       
sound_out/get_frequency/i102_4_lut/A->sound_out/get_frequency/i102_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         7.872  1       
sound_out/get_frequency/n102                              NET DELAY        0.500         8.372  1       
sound_out/get_frequency/i1_4_lut/B->sound_out/get_frequency/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.849  1       
sound_out/frequency[1]                                    NET DELAY        0.500         9.349  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477         9.826  1       
sound_out/n4                                              NET DELAY        0.500        10.326  1       
sound_out/counter_31__I_0_i6_4_lut/A->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.803  1       
sound_out/n6                                              NET DELAY        0.500        11.303  1       
sound_out/counter_31__I_0_i8_3_lut/A->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        11.780  1       
sound_out/n8                                              NET DELAY        0.500        12.280  1       
sound_out/counter_31__I_0_i10_3_lut/A->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        12.757  1       
sound_out/n10                                             NET DELAY        0.500        13.257  1       
sound_out/counter_31__I_0_i12_3_lut/A->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        13.734  1       
sound_out/n12                                             NET DELAY        0.500        14.234  1       
sound_out/counter_31__I_0_i14_4_lut/A->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.711  1       
sound_out/n14                                             NET DELAY        0.500        15.211  1       
sound_out/counter_31__I_0_i16_3_lut/A->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        15.688  1       
sound_out/n16                                             NET DELAY        0.500        16.188  1       
sound_out/counter_31__I_0_i18_3_lut/A->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        16.665  1       
sound_out/n18                                             NET DELAY        0.500        17.165  1       
sound_out/counter_31__I_0_i20_3_lut/A->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.642  1       
sound_out/n20                                             NET DELAY        0.500        18.142  1       
sound_out/counter_31__I_0_i22_3_lut/A->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        18.619  1       
sound_out/n22                                             NET DELAY        0.500        19.119  1       
sound_out/counter_31__I_0_i24_3_lut/A->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.596  1       
sound_out/n24_adj_209                                     NET DELAY        0.500        20.096  1       
sound_out/counter_31__I_0_i26_3_lut/A->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        20.573  1       
sound_out/n26                                             NET DELAY        0.500        21.073  1       
sound_out/counter_31__I_0_i28_3_lut/A->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        21.550  1       
sound_out/n28                                             NET DELAY        0.500        22.050  1       
sound_out/counter_31__I_0_i30_3_lut/A->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.527  1       
sound_out/n30                                             NET DELAY        0.500        23.027  1       
sound_out/counter_31__I_0_i32_3_lut/A->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        23.504  1       
sound_out/n32                                             NET DELAY        0.500        24.004  1       
sound_out/counter_31__I_0_i34_3_lut/A->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.481  1       
sound_out/n34                                             NET DELAY        0.500        24.981  1       
sound_out/counter_31__I_0_i36_4_lut/A->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        25.458  1       
sound_out/n36                                             NET DELAY        0.500        25.958  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        26.435  2       
sound_out/sample_N_171                                    NET DELAY        0.638        27.073  1       
sound_out/i663_2_lut/B->sound_out/i663_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450        27.523  17      
sound_out/n776                                            NET DELAY        1.066        28.589  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i2/Q
Path End         : {sound_out/counter_192__i25/SR   sound_out/counter_192__i26/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 24
Delay Ratio      : 52.8% (route), 47.2% (logic)
Clock Skew       : -1.372 ns
Setup Constraint : 0.251 ns 
Path Slack       : -27.779 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                1.088
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1896.391

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                         2.460
+ Data Path Delay                                                                26.129
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1924.171

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/data_byte_i0_i2/CK->midi_parse/data_byte_i0_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.851  39      
note_sig[2]                                               NET DELAY        1.232         5.083  1       
sound_out/get_frequency/i1313_2_lut_3_lut/A->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         5.560  6       
sound_out/get_frequency/n1425                             NET DELAY        0.858         6.418  1       
sound_out/get_frequency/i101_3_lut/B->sound_out/get_frequency/i101_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         6.895  1       
sound_out/get_frequency/n71                               NET DELAY        0.500         7.395  1       
sound_out/get_frequency/i102_4_lut/A->sound_out/get_frequency/i102_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         7.872  1       
sound_out/get_frequency/n102                              NET DELAY        0.500         8.372  1       
sound_out/get_frequency/i1_4_lut/B->sound_out/get_frequency/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.849  1       
sound_out/frequency[1]                                    NET DELAY        0.500         9.349  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477         9.826  1       
sound_out/n4                                              NET DELAY        0.500        10.326  1       
sound_out/counter_31__I_0_i6_4_lut/A->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.803  1       
sound_out/n6                                              NET DELAY        0.500        11.303  1       
sound_out/counter_31__I_0_i8_3_lut/A->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        11.780  1       
sound_out/n8                                              NET DELAY        0.500        12.280  1       
sound_out/counter_31__I_0_i10_3_lut/A->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        12.757  1       
sound_out/n10                                             NET DELAY        0.500        13.257  1       
sound_out/counter_31__I_0_i12_3_lut/A->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        13.734  1       
sound_out/n12                                             NET DELAY        0.500        14.234  1       
sound_out/counter_31__I_0_i14_4_lut/A->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.711  1       
sound_out/n14                                             NET DELAY        0.500        15.211  1       
sound_out/counter_31__I_0_i16_3_lut/A->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        15.688  1       
sound_out/n16                                             NET DELAY        0.500        16.188  1       
sound_out/counter_31__I_0_i18_3_lut/A->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        16.665  1       
sound_out/n18                                             NET DELAY        0.500        17.165  1       
sound_out/counter_31__I_0_i20_3_lut/A->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.642  1       
sound_out/n20                                             NET DELAY        0.500        18.142  1       
sound_out/counter_31__I_0_i22_3_lut/A->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        18.619  1       
sound_out/n22                                             NET DELAY        0.500        19.119  1       
sound_out/counter_31__I_0_i24_3_lut/A->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.596  1       
sound_out/n24_adj_209                                     NET DELAY        0.500        20.096  1       
sound_out/counter_31__I_0_i26_3_lut/A->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        20.573  1       
sound_out/n26                                             NET DELAY        0.500        21.073  1       
sound_out/counter_31__I_0_i28_3_lut/A->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        21.550  1       
sound_out/n28                                             NET DELAY        0.500        22.050  1       
sound_out/counter_31__I_0_i30_3_lut/A->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.527  1       
sound_out/n30                                             NET DELAY        0.500        23.027  1       
sound_out/counter_31__I_0_i32_3_lut/A->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        23.504  1       
sound_out/n32                                             NET DELAY        0.500        24.004  1       
sound_out/counter_31__I_0_i34_3_lut/A->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.481  1       
sound_out/n34                                             NET DELAY        0.500        24.981  1       
sound_out/counter_31__I_0_i36_4_lut/A->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        25.458  1       
sound_out/n36                                             NET DELAY        0.500        25.958  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        26.435  2       
sound_out/sample_N_171                                    NET DELAY        0.638        27.073  1       
sound_out/i663_2_lut/B->sound_out/i663_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450        27.523  17      
sound_out/n776                                            NET DELAY        1.066        28.589  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i2/Q
Path End         : {sound_out/counter_192__i23/SR   sound_out/counter_192__i24/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 24
Delay Ratio      : 52.8% (route), 47.2% (logic)
Clock Skew       : -1.372 ns
Setup Constraint : 0.251 ns 
Path Slack       : -27.779 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                1.088
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1896.391

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                         2.460
+ Data Path Delay                                                                26.129
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1924.171

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/data_byte_i0_i2/CK->midi_parse/data_byte_i0_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.851  39      
note_sig[2]                                               NET DELAY        1.232         5.083  1       
sound_out/get_frequency/i1313_2_lut_3_lut/A->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         5.560  6       
sound_out/get_frequency/n1425                             NET DELAY        0.858         6.418  1       
sound_out/get_frequency/i101_3_lut/B->sound_out/get_frequency/i101_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         6.895  1       
sound_out/get_frequency/n71                               NET DELAY        0.500         7.395  1       
sound_out/get_frequency/i102_4_lut/A->sound_out/get_frequency/i102_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         7.872  1       
sound_out/get_frequency/n102                              NET DELAY        0.500         8.372  1       
sound_out/get_frequency/i1_4_lut/B->sound_out/get_frequency/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.849  1       
sound_out/frequency[1]                                    NET DELAY        0.500         9.349  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477         9.826  1       
sound_out/n4                                              NET DELAY        0.500        10.326  1       
sound_out/counter_31__I_0_i6_4_lut/A->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.803  1       
sound_out/n6                                              NET DELAY        0.500        11.303  1       
sound_out/counter_31__I_0_i8_3_lut/A->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        11.780  1       
sound_out/n8                                              NET DELAY        0.500        12.280  1       
sound_out/counter_31__I_0_i10_3_lut/A->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        12.757  1       
sound_out/n10                                             NET DELAY        0.500        13.257  1       
sound_out/counter_31__I_0_i12_3_lut/A->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        13.734  1       
sound_out/n12                                             NET DELAY        0.500        14.234  1       
sound_out/counter_31__I_0_i14_4_lut/A->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.711  1       
sound_out/n14                                             NET DELAY        0.500        15.211  1       
sound_out/counter_31__I_0_i16_3_lut/A->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        15.688  1       
sound_out/n16                                             NET DELAY        0.500        16.188  1       
sound_out/counter_31__I_0_i18_3_lut/A->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        16.665  1       
sound_out/n18                                             NET DELAY        0.500        17.165  1       
sound_out/counter_31__I_0_i20_3_lut/A->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.642  1       
sound_out/n20                                             NET DELAY        0.500        18.142  1       
sound_out/counter_31__I_0_i22_3_lut/A->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        18.619  1       
sound_out/n22                                             NET DELAY        0.500        19.119  1       
sound_out/counter_31__I_0_i24_3_lut/A->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.596  1       
sound_out/n24_adj_209                                     NET DELAY        0.500        20.096  1       
sound_out/counter_31__I_0_i26_3_lut/A->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        20.573  1       
sound_out/n26                                             NET DELAY        0.500        21.073  1       
sound_out/counter_31__I_0_i28_3_lut/A->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        21.550  1       
sound_out/n28                                             NET DELAY        0.500        22.050  1       
sound_out/counter_31__I_0_i30_3_lut/A->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.527  1       
sound_out/n30                                             NET DELAY        0.500        23.027  1       
sound_out/counter_31__I_0_i32_3_lut/A->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        23.504  1       
sound_out/n32                                             NET DELAY        0.500        24.004  1       
sound_out/counter_31__I_0_i34_3_lut/A->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.481  1       
sound_out/n34                                             NET DELAY        0.500        24.981  1       
sound_out/counter_31__I_0_i36_4_lut/A->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        25.458  1       
sound_out/n36                                             NET DELAY        0.500        25.958  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        26.435  2       
sound_out/sample_N_171                                    NET DELAY        0.638        27.073  1       
sound_out/i663_2_lut/B->sound_out/i663_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450        27.523  17      
sound_out/n776                                            NET DELAY        1.066        28.589  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i2/Q
Path End         : {sound_out/counter_192__i7/SR   sound_out/counter_192__i8/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 24
Delay Ratio      : 52.8% (route), 47.2% (logic)
Clock Skew       : -1.372 ns
Setup Constraint : 0.251 ns 
Path Slack       : -27.779 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                1.088
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1896.391

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                         2.460
+ Data Path Delay                                                                26.129
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1924.171

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/data_byte_i0_i2/CK->midi_parse/data_byte_i0_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.851  39      
note_sig[2]                                               NET DELAY        1.232         5.083  1       
sound_out/get_frequency/i1313_2_lut_3_lut/A->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         5.560  6       
sound_out/get_frequency/n1425                             NET DELAY        0.858         6.418  1       
sound_out/get_frequency/i101_3_lut/B->sound_out/get_frequency/i101_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         6.895  1       
sound_out/get_frequency/n71                               NET DELAY        0.500         7.395  1       
sound_out/get_frequency/i102_4_lut/A->sound_out/get_frequency/i102_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         7.872  1       
sound_out/get_frequency/n102                              NET DELAY        0.500         8.372  1       
sound_out/get_frequency/i1_4_lut/B->sound_out/get_frequency/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.849  1       
sound_out/frequency[1]                                    NET DELAY        0.500         9.349  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477         9.826  1       
sound_out/n4                                              NET DELAY        0.500        10.326  1       
sound_out/counter_31__I_0_i6_4_lut/A->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.803  1       
sound_out/n6                                              NET DELAY        0.500        11.303  1       
sound_out/counter_31__I_0_i8_3_lut/A->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        11.780  1       
sound_out/n8                                              NET DELAY        0.500        12.280  1       
sound_out/counter_31__I_0_i10_3_lut/A->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        12.757  1       
sound_out/n10                                             NET DELAY        0.500        13.257  1       
sound_out/counter_31__I_0_i12_3_lut/A->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        13.734  1       
sound_out/n12                                             NET DELAY        0.500        14.234  1       
sound_out/counter_31__I_0_i14_4_lut/A->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.711  1       
sound_out/n14                                             NET DELAY        0.500        15.211  1       
sound_out/counter_31__I_0_i16_3_lut/A->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        15.688  1       
sound_out/n16                                             NET DELAY        0.500        16.188  1       
sound_out/counter_31__I_0_i18_3_lut/A->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        16.665  1       
sound_out/n18                                             NET DELAY        0.500        17.165  1       
sound_out/counter_31__I_0_i20_3_lut/A->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.642  1       
sound_out/n20                                             NET DELAY        0.500        18.142  1       
sound_out/counter_31__I_0_i22_3_lut/A->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        18.619  1       
sound_out/n22                                             NET DELAY        0.500        19.119  1       
sound_out/counter_31__I_0_i24_3_lut/A->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.596  1       
sound_out/n24_adj_209                                     NET DELAY        0.500        20.096  1       
sound_out/counter_31__I_0_i26_3_lut/A->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        20.573  1       
sound_out/n26                                             NET DELAY        0.500        21.073  1       
sound_out/counter_31__I_0_i28_3_lut/A->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        21.550  1       
sound_out/n28                                             NET DELAY        0.500        22.050  1       
sound_out/counter_31__I_0_i30_3_lut/A->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.527  1       
sound_out/n30                                             NET DELAY        0.500        23.027  1       
sound_out/counter_31__I_0_i32_3_lut/A->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        23.504  1       
sound_out/n32                                             NET DELAY        0.500        24.004  1       
sound_out/counter_31__I_0_i34_3_lut/A->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.481  1       
sound_out/n34                                             NET DELAY        0.500        24.981  1       
sound_out/counter_31__I_0_i36_4_lut/A->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        25.458  1       
sound_out/n36                                             NET DELAY        0.500        25.958  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        26.435  2       
sound_out/sample_N_171                                    NET DELAY        0.638        27.073  1       
sound_out/i663_2_lut/B->sound_out/i663_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450        27.523  17      
sound_out/n776                                            NET DELAY        1.066        28.589  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i2/Q
Path End         : {sound_out/counter_192__i21/SR   sound_out/counter_192__i22/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 24
Delay Ratio      : 52.8% (route), 47.2% (logic)
Clock Skew       : -1.372 ns
Setup Constraint : 0.251 ns 
Path Slack       : -27.779 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                1.088
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1896.391

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                         2.460
+ Data Path Delay                                                                26.129
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1924.171

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/data_byte_i0_i2/CK->midi_parse/data_byte_i0_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.851  39      
note_sig[2]                                               NET DELAY        1.232         5.083  1       
sound_out/get_frequency/i1313_2_lut_3_lut/A->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         5.560  6       
sound_out/get_frequency/n1425                             NET DELAY        0.858         6.418  1       
sound_out/get_frequency/i101_3_lut/B->sound_out/get_frequency/i101_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         6.895  1       
sound_out/get_frequency/n71                               NET DELAY        0.500         7.395  1       
sound_out/get_frequency/i102_4_lut/A->sound_out/get_frequency/i102_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         7.872  1       
sound_out/get_frequency/n102                              NET DELAY        0.500         8.372  1       
sound_out/get_frequency/i1_4_lut/B->sound_out/get_frequency/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.849  1       
sound_out/frequency[1]                                    NET DELAY        0.500         9.349  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477         9.826  1       
sound_out/n4                                              NET DELAY        0.500        10.326  1       
sound_out/counter_31__I_0_i6_4_lut/A->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.803  1       
sound_out/n6                                              NET DELAY        0.500        11.303  1       
sound_out/counter_31__I_0_i8_3_lut/A->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        11.780  1       
sound_out/n8                                              NET DELAY        0.500        12.280  1       
sound_out/counter_31__I_0_i10_3_lut/A->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        12.757  1       
sound_out/n10                                             NET DELAY        0.500        13.257  1       
sound_out/counter_31__I_0_i12_3_lut/A->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        13.734  1       
sound_out/n12                                             NET DELAY        0.500        14.234  1       
sound_out/counter_31__I_0_i14_4_lut/A->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.711  1       
sound_out/n14                                             NET DELAY        0.500        15.211  1       
sound_out/counter_31__I_0_i16_3_lut/A->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        15.688  1       
sound_out/n16                                             NET DELAY        0.500        16.188  1       
sound_out/counter_31__I_0_i18_3_lut/A->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        16.665  1       
sound_out/n18                                             NET DELAY        0.500        17.165  1       
sound_out/counter_31__I_0_i20_3_lut/A->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.642  1       
sound_out/n20                                             NET DELAY        0.500        18.142  1       
sound_out/counter_31__I_0_i22_3_lut/A->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        18.619  1       
sound_out/n22                                             NET DELAY        0.500        19.119  1       
sound_out/counter_31__I_0_i24_3_lut/A->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.596  1       
sound_out/n24_adj_209                                     NET DELAY        0.500        20.096  1       
sound_out/counter_31__I_0_i26_3_lut/A->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        20.573  1       
sound_out/n26                                             NET DELAY        0.500        21.073  1       
sound_out/counter_31__I_0_i28_3_lut/A->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        21.550  1       
sound_out/n28                                             NET DELAY        0.500        22.050  1       
sound_out/counter_31__I_0_i30_3_lut/A->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.527  1       
sound_out/n30                                             NET DELAY        0.500        23.027  1       
sound_out/counter_31__I_0_i32_3_lut/A->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        23.504  1       
sound_out/n32                                             NET DELAY        0.500        24.004  1       
sound_out/counter_31__I_0_i34_3_lut/A->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.481  1       
sound_out/n34                                             NET DELAY        0.500        24.981  1       
sound_out/counter_31__I_0_i36_4_lut/A->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        25.458  1       
sound_out/n36                                             NET DELAY        0.500        25.958  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        26.435  2       
sound_out/sample_N_171                                    NET DELAY        0.638        27.073  1       
sound_out/i663_2_lut/B->sound_out/i663_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450        27.523  17      
sound_out/n776                                            NET DELAY        1.066        28.589  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i2/Q
Path End         : {sound_out/counter_192__i5/SR   sound_out/counter_192__i6/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 24
Delay Ratio      : 52.8% (route), 47.2% (logic)
Clock Skew       : -1.372 ns
Setup Constraint : 0.251 ns 
Path Slack       : -27.779 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                1.088
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1896.391

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                         2.460
+ Data Path Delay                                                                26.129
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1924.171

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/data_byte_i0_i2/CK->midi_parse/data_byte_i0_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.851  39      
note_sig[2]                                               NET DELAY        1.232         5.083  1       
sound_out/get_frequency/i1313_2_lut_3_lut/A->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         5.560  6       
sound_out/get_frequency/n1425                             NET DELAY        0.858         6.418  1       
sound_out/get_frequency/i101_3_lut/B->sound_out/get_frequency/i101_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         6.895  1       
sound_out/get_frequency/n71                               NET DELAY        0.500         7.395  1       
sound_out/get_frequency/i102_4_lut/A->sound_out/get_frequency/i102_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         7.872  1       
sound_out/get_frequency/n102                              NET DELAY        0.500         8.372  1       
sound_out/get_frequency/i1_4_lut/B->sound_out/get_frequency/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.849  1       
sound_out/frequency[1]                                    NET DELAY        0.500         9.349  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477         9.826  1       
sound_out/n4                                              NET DELAY        0.500        10.326  1       
sound_out/counter_31__I_0_i6_4_lut/A->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.803  1       
sound_out/n6                                              NET DELAY        0.500        11.303  1       
sound_out/counter_31__I_0_i8_3_lut/A->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        11.780  1       
sound_out/n8                                              NET DELAY        0.500        12.280  1       
sound_out/counter_31__I_0_i10_3_lut/A->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        12.757  1       
sound_out/n10                                             NET DELAY        0.500        13.257  1       
sound_out/counter_31__I_0_i12_3_lut/A->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        13.734  1       
sound_out/n12                                             NET DELAY        0.500        14.234  1       
sound_out/counter_31__I_0_i14_4_lut/A->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.711  1       
sound_out/n14                                             NET DELAY        0.500        15.211  1       
sound_out/counter_31__I_0_i16_3_lut/A->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        15.688  1       
sound_out/n16                                             NET DELAY        0.500        16.188  1       
sound_out/counter_31__I_0_i18_3_lut/A->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        16.665  1       
sound_out/n18                                             NET DELAY        0.500        17.165  1       
sound_out/counter_31__I_0_i20_3_lut/A->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.642  1       
sound_out/n20                                             NET DELAY        0.500        18.142  1       
sound_out/counter_31__I_0_i22_3_lut/A->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        18.619  1       
sound_out/n22                                             NET DELAY        0.500        19.119  1       
sound_out/counter_31__I_0_i24_3_lut/A->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.596  1       
sound_out/n24_adj_209                                     NET DELAY        0.500        20.096  1       
sound_out/counter_31__I_0_i26_3_lut/A->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        20.573  1       
sound_out/n26                                             NET DELAY        0.500        21.073  1       
sound_out/counter_31__I_0_i28_3_lut/A->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        21.550  1       
sound_out/n28                                             NET DELAY        0.500        22.050  1       
sound_out/counter_31__I_0_i30_3_lut/A->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.527  1       
sound_out/n30                                             NET DELAY        0.500        23.027  1       
sound_out/counter_31__I_0_i32_3_lut/A->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        23.504  1       
sound_out/n32                                             NET DELAY        0.500        24.004  1       
sound_out/counter_31__I_0_i34_3_lut/A->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.481  1       
sound_out/n34                                             NET DELAY        0.500        24.981  1       
sound_out/counter_31__I_0_i36_4_lut/A->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        25.458  1       
sound_out/n36                                             NET DELAY        0.500        25.958  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        26.435  2       
sound_out/sample_N_171                                    NET DELAY        0.638        27.073  1       
sound_out/i663_2_lut/B->sound_out/i663_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450        27.523  17      
sound_out/n776                                            NET DELAY        1.066        28.589  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/data_byte_i0_i2/Q
Path End         : {sound_out/counter_192__i3/SR   sound_out/counter_192__i4/SR}
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 24
Delay Ratio      : 52.8% (route), 47.2% (logic)
Clock Skew       : -1.372 ns
Setup Constraint : 0.251 ns 
Path Slack       : -27.779 ns  (Failed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#92)   1895.833
+ Destination Clock Source Latency                                            0.000
- Destination Clock Uncertainty                                               0.000
+ Destination Clock Path Delay                                                1.088
- Setup Time                                                                  0.530
------------------------------------------------------------------------   --------
End-of-path required time( ns )                                            1896.391

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#60)   1895.582
+ Master Clock Source Latency                                                     0.000
+ Source Clock Path Delay                                                         2.460
+ Data Path Delay                                                                26.129
----------------------------------------------------------------------------   --------
End-of-path arrival time( ns )                                                 1924.171

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/data_byte_i0_i2/CK->midi_parse/data_byte_i0_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.851  39      
note_sig[2]                                               NET DELAY        1.232         5.083  1       
sound_out/get_frequency/i1313_2_lut_3_lut/A->sound_out/get_frequency/i1313_2_lut_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         5.560  6       
sound_out/get_frequency/n1425                             NET DELAY        0.858         6.418  1       
sound_out/get_frequency/i101_3_lut/B->sound_out/get_frequency/i101_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         6.895  1       
sound_out/get_frequency/n71                               NET DELAY        0.500         7.395  1       
sound_out/get_frequency/i102_4_lut/A->sound_out/get_frequency/i102_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477         7.872  1       
sound_out/get_frequency/n102                              NET DELAY        0.500         8.372  1       
sound_out/get_frequency/i1_4_lut/B->sound_out/get_frequency/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.849  1       
sound_out/frequency[1]                                    NET DELAY        0.500         9.349  1       
sound_out/counter_31__I_0_i4_4_lut/C->sound_out/counter_31__I_0_i4_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477         9.826  1       
sound_out/n4                                              NET DELAY        0.500        10.326  1       
sound_out/counter_31__I_0_i6_4_lut/A->sound_out/counter_31__I_0_i6_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        10.803  1       
sound_out/n6                                              NET DELAY        0.500        11.303  1       
sound_out/counter_31__I_0_i8_3_lut/A->sound_out/counter_31__I_0_i8_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        11.780  1       
sound_out/n8                                              NET DELAY        0.500        12.280  1       
sound_out/counter_31__I_0_i10_3_lut/A->sound_out/counter_31__I_0_i10_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        12.757  1       
sound_out/n10                                             NET DELAY        0.500        13.257  1       
sound_out/counter_31__I_0_i12_3_lut/A->sound_out/counter_31__I_0_i12_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        13.734  1       
sound_out/n12                                             NET DELAY        0.500        14.234  1       
sound_out/counter_31__I_0_i14_4_lut/A->sound_out/counter_31__I_0_i14_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        14.711  1       
sound_out/n14                                             NET DELAY        0.500        15.211  1       
sound_out/counter_31__I_0_i16_3_lut/A->sound_out/counter_31__I_0_i16_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        15.688  1       
sound_out/n16                                             NET DELAY        0.500        16.188  1       
sound_out/counter_31__I_0_i18_3_lut/A->sound_out/counter_31__I_0_i18_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        16.665  1       
sound_out/n18                                             NET DELAY        0.500        17.165  1       
sound_out/counter_31__I_0_i20_3_lut/A->sound_out/counter_31__I_0_i20_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        17.642  1       
sound_out/n20                                             NET DELAY        0.500        18.142  1       
sound_out/counter_31__I_0_i22_3_lut/A->sound_out/counter_31__I_0_i22_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        18.619  1       
sound_out/n22                                             NET DELAY        0.500        19.119  1       
sound_out/counter_31__I_0_i24_3_lut/A->sound_out/counter_31__I_0_i24_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        19.596  1       
sound_out/n24_adj_209                                     NET DELAY        0.500        20.096  1       
sound_out/counter_31__I_0_i26_3_lut/A->sound_out/counter_31__I_0_i26_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        20.573  1       
sound_out/n26                                             NET DELAY        0.500        21.073  1       
sound_out/counter_31__I_0_i28_3_lut/A->sound_out/counter_31__I_0_i28_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        21.550  1       
sound_out/n28                                             NET DELAY        0.500        22.050  1       
sound_out/counter_31__I_0_i30_3_lut/A->sound_out/counter_31__I_0_i30_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        22.527  1       
sound_out/n30                                             NET DELAY        0.500        23.027  1       
sound_out/counter_31__I_0_i32_3_lut/A->sound_out/counter_31__I_0_i32_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        23.504  1       
sound_out/n32                                             NET DELAY        0.500        24.004  1       
sound_out/counter_31__I_0_i34_3_lut/A->sound_out/counter_31__I_0_i34_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        24.481  1       
sound_out/n34                                             NET DELAY        0.500        24.981  1       
sound_out/counter_31__I_0_i36_4_lut/A->sound_out/counter_31__I_0_i36_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.477        25.458  1       
sound_out/n36                                             NET DELAY        0.500        25.958  1       
sound_out/i1277_4_lut/C->sound_out/i1277_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY   0.477        26.435  2       
sound_out/sample_N_171                                    NET DELAY        0.638        27.073  1       
sound_out/i663_2_lut/B->sound_out/i663_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450        27.523  17      
sound_out/n776                                            NET DELAY        1.066        28.589  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
62 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i0/Q
Path End         : midi_in/clock_counter_i0_i8/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 11
Delay Ratio      : 59.7% (route), 40.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 20.399 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     34.389

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                      2.460
+ Data Path Delay                                                             11.530
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                13.990

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
midi_in/clock_counter_i0_i0/CK->midi_in/clock_counter_i0_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.851  4       
clock_counter[0]                                          NET DELAY            0.777         4.628  1       
midi_in/add_45_add_4_1/B1->midi_in/add_45_add_4_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.986  2       
midi_in/n2703                                             NET DELAY            0.638         5.624  1       
midi_in/add_45_add_4_3/CI0->midi_in/add_45_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.902  2       
midi_in/n3998                                             NET DELAY            0.638         6.540  1       
midi_in/add_45_add_4_3/CI1->midi_in/add_45_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.818  2       
midi_in/n2705                                             NET DELAY            0.638         7.456  1       
midi_in/add_45_add_4_5/CI0->midi_in/add_45_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.734  2       
midi_in/n4001                                             NET DELAY            0.638         8.372  1       
midi_in/add_45_add_4_5/CI1->midi_in/add_45_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.650  2       
midi_in/n2707                                             NET DELAY            0.638         9.288  1       
midi_in/add_45_add_4_7/CI0->midi_in/add_45_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.566  2       
midi_in/n4004                                             NET DELAY            0.638        10.204  1       
midi_in/add_45_add_4_7/CI1->midi_in/add_45_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.482  2       
midi_in/n2709                                             NET DELAY            0.638        11.120  1       
midi_in/add_45_add_4_9/CI0->midi_in/add_45_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.398  2       
midi_in/n4007                                             NET DELAY            0.638        12.036  1       
midi_in/add_45_add_4_9/D1->midi_in/add_45_add_4_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        12.513  1       
midi_in/n57[8]                                            NET DELAY            0.500        13.013  1       
midi_in/i1250_2_lut/A->midi_in/i1250_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        13.490  1       
midi_in/n172[8]                                           NET DELAY            0.500        13.990  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i0/Q
Path End         : midi_in/clock_counter_i0_i9/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 11
Delay Ratio      : 61.2% (route), 38.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 20.460 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     34.389

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                      2.460
+ Data Path Delay                                                             11.469
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                13.929

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
midi_in/clock_counter_i0_i0/CK->midi_in/clock_counter_i0_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.851  4       
clock_counter[0]                                          NET DELAY            0.777         4.628  1       
midi_in/add_45_add_4_1/B1->midi_in/add_45_add_4_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.986  2       
midi_in/n2703                                             NET DELAY            0.638         5.624  1       
midi_in/add_45_add_4_3/CI0->midi_in/add_45_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.902  2       
midi_in/n3998                                             NET DELAY            0.638         6.540  1       
midi_in/add_45_add_4_3/CI1->midi_in/add_45_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.818  2       
midi_in/n2705                                             NET DELAY            0.638         7.456  1       
midi_in/add_45_add_4_5/CI0->midi_in/add_45_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.734  2       
midi_in/n4001                                             NET DELAY            0.638         8.372  1       
midi_in/add_45_add_4_5/CI1->midi_in/add_45_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.650  2       
midi_in/n2707                                             NET DELAY            0.638         9.288  1       
midi_in/add_45_add_4_7/CI0->midi_in/add_45_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.566  2       
midi_in/n4004                                             NET DELAY            0.638        10.204  1       
midi_in/add_45_add_4_7/CI1->midi_in/add_45_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.482  2       
midi_in/n2709                                             NET DELAY            0.638        11.120  1       
midi_in/add_45_add_4_9/CI0->midi_in/add_45_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        11.398  2       
midi_in/n4007                                             NET DELAY            0.638        12.036  1       
midi_in/add_45_add_4_9/CI1->midi_in/add_45_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        12.314  2       
midi_in/n2711                                             NET DELAY            0.638        12.952  1       
midi_in/add_45_add_4_11/D0->midi_in/add_45_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        13.429  1       
midi_in/n57[9]                                            NET DELAY            0.500        13.929  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i0/Q
Path End         : midi_in/clock_counter_i0_i7/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 10
Delay Ratio      : 58.8% (route), 41.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 21.315 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     34.389

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                      2.460
+ Data Path Delay                                                             10.614
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                13.074

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
midi_in/clock_counter_i0_i0/CK->midi_in/clock_counter_i0_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.851  4       
clock_counter[0]                                          NET DELAY            0.777         4.628  1       
midi_in/add_45_add_4_1/B1->midi_in/add_45_add_4_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.986  2       
midi_in/n2703                                             NET DELAY            0.638         5.624  1       
midi_in/add_45_add_4_3/CI0->midi_in/add_45_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.902  2       
midi_in/n3998                                             NET DELAY            0.638         6.540  1       
midi_in/add_45_add_4_3/CI1->midi_in/add_45_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.818  2       
midi_in/n2705                                             NET DELAY            0.638         7.456  1       
midi_in/add_45_add_4_5/CI0->midi_in/add_45_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.734  2       
midi_in/n4001                                             NET DELAY            0.638         8.372  1       
midi_in/add_45_add_4_5/CI1->midi_in/add_45_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.650  2       
midi_in/n2707                                             NET DELAY            0.638         9.288  1       
midi_in/add_45_add_4_7/CI0->midi_in/add_45_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.566  2       
midi_in/n4004                                             NET DELAY            0.638        10.204  1       
midi_in/add_45_add_4_7/CI1->midi_in/add_45_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.482  2       
midi_in/n2709                                             NET DELAY            0.638        11.120  1       
midi_in/add_45_add_4_9/D0->midi_in/add_45_add_4_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        11.597  1       
midi_in/n57[7]                                            NET DELAY            0.500        12.097  1       
midi_in/i1251_2_lut/A->midi_in/i1251_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        12.574  1       
midi_in/n172[7]                                           NET DELAY            0.500        13.074  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i0/Q
Path End         : midi_in/clock_counter_i0_i6/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 9
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 22.231 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     34.389

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                      2.460
+ Data Path Delay                                                              9.698
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                12.158

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
midi_in/clock_counter_i0_i0/CK->midi_in/clock_counter_i0_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.851  4       
clock_counter[0]                                          NET DELAY            0.777         4.628  1       
midi_in/add_45_add_4_1/B1->midi_in/add_45_add_4_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.986  2       
midi_in/n2703                                             NET DELAY            0.638         5.624  1       
midi_in/add_45_add_4_3/CI0->midi_in/add_45_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.902  2       
midi_in/n3998                                             NET DELAY            0.638         6.540  1       
midi_in/add_45_add_4_3/CI1->midi_in/add_45_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.818  2       
midi_in/n2705                                             NET DELAY            0.638         7.456  1       
midi_in/add_45_add_4_5/CI0->midi_in/add_45_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.734  2       
midi_in/n4001                                             NET DELAY            0.638         8.372  1       
midi_in/add_45_add_4_5/CI1->midi_in/add_45_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.650  2       
midi_in/n2707                                             NET DELAY            0.638         9.288  1       
midi_in/add_45_add_4_7/CI0->midi_in/add_45_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         9.566  2       
midi_in/n4004                                             NET DELAY            0.638        10.204  1       
midi_in/add_45_add_4_7/D1->midi_in/add_45_add_4_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        10.681  1       
midi_in/n57[6]                                            NET DELAY            0.500        11.181  1       
midi_in/i1252_2_lut/A->midi_in/i1252_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        11.658  1       
midi_in/n172[6]                                           NET DELAY            0.500        12.158  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i0/Q
Path End         : midi_in/clock_counter_i0_i5/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 8
Delay Ratio      : 56.6% (route), 43.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 23.147 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     34.389

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                      2.460
+ Data Path Delay                                                              8.782
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                11.242

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
midi_in/clock_counter_i0_i0/CK->midi_in/clock_counter_i0_i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         3.851  4       
clock_counter[0]                                          NET DELAY            0.777         4.628  1       
midi_in/add_45_add_4_1/B1->midi_in/add_45_add_4_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         4.986  2       
midi_in/n2703                                             NET DELAY            0.638         5.624  1       
midi_in/add_45_add_4_3/CI0->midi_in/add_45_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         5.902  2       
midi_in/n3998                                             NET DELAY            0.638         6.540  1       
midi_in/add_45_add_4_3/CI1->midi_in/add_45_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         6.818  2       
midi_in/n2705                                             NET DELAY            0.638         7.456  1       
midi_in/add_45_add_4_5/CI0->midi_in/add_45_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         7.734  2       
midi_in/n4001                                             NET DELAY            0.638         8.372  1       
midi_in/add_45_add_4_5/CI1->midi_in/add_45_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.650  2       
midi_in/n2707                                             NET DELAY            0.638         9.288  1       
midi_in/add_45_add_4_7/D0->midi_in/add_45_add_4_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477         9.765  1       
midi_in/n57[5]                                            NET DELAY            0.500        10.265  1       
midi_in/i1253_2_lut/A->midi_in/i1253_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        10.742  1       
midi_in/n172[5]                                           NET DELAY            0.500        11.242  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i2/Q
Path End         : midi_in/bit_index_i1/SR
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 54.2% (route), 45.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 23.419 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
- Setup Time                                                                         0.530
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     34.058

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                      2.460
+ Data Path Delay                                                              8.179
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                10.639

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i2/CK->midi_in/clock_counter_i0_i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.851  3       
midi_in/clock_counter[2]                                  NET DELAY        0.719         4.570  1       
midi_in/i1_2_lut/B->midi_in/i1_2_lut/Z    SLICE           B0_TO_F0_DELAY   0.477         5.047  3       
n626                                                      NET DELAY        0.719         5.766  1       
midi_in/i1_4_lut/A->midi_in/i1_4_lut/Z    SLICE           A0_TO_F0_DELAY   0.477         6.243  3       
midi_in/n583                                              NET DELAY        0.719         6.962  1       
midi_in/i2_3_lut/C->midi_in/i2_3_lut/Z    SLICE           C0_TO_F0_DELAY   0.477         7.439  6       
midi_in/n19                                               NET DELAY        0.858         8.297  1       
midi_in/i3356_3_lut_4_lut/B->midi_in/i3356_3_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.774  4       
n650                                                      NET DELAY        0.777         9.551  1       
midi_in/i686_3_lut/A->midi_in/i686_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.450        10.001  2       
n799                                                      NET DELAY        0.638        10.639  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i2/Q
Path End         : midi_in/bit_index_i2/SR
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 54.2% (route), 45.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 23.419 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
- Setup Time                                                                         0.530
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     34.058

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                      2.460
+ Data Path Delay                                                              8.179
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                10.639

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i2/CK->midi_in/clock_counter_i0_i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.851  3       
midi_in/clock_counter[2]                                  NET DELAY        0.719         4.570  1       
midi_in/i1_2_lut/B->midi_in/i1_2_lut/Z    SLICE           B0_TO_F0_DELAY   0.477         5.047  3       
n626                                                      NET DELAY        0.719         5.766  1       
midi_in/i1_4_lut/A->midi_in/i1_4_lut/Z    SLICE           A0_TO_F0_DELAY   0.477         6.243  3       
midi_in/n583                                              NET DELAY        0.719         6.962  1       
midi_in/i2_3_lut/C->midi_in/i2_3_lut/Z    SLICE           C0_TO_F0_DELAY   0.477         7.439  6       
midi_in/n19                                               NET DELAY        0.858         8.297  1       
midi_in/i3356_3_lut_4_lut/B->midi_in/i3356_3_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.774  4       
n650                                                      NET DELAY        0.777         9.551  1       
midi_in/i686_3_lut/A->midi_in/i686_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.450        10.001  2       
n799                                                      NET DELAY        0.638        10.639  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i2/Q
Path End         : midi_in/bit_index_i0/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 53.2% (route), 46.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 23.861 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     34.389

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                      2.460
+ Data Path Delay                                                              8.068
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                10.528

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i2/CK->midi_in/clock_counter_i0_i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.851  3       
midi_in/clock_counter[2]                                  NET DELAY        0.719         4.570  1       
midi_in/i1_2_lut/B->midi_in/i1_2_lut/Z    SLICE           B0_TO_F0_DELAY   0.477         5.047  3       
n626                                                      NET DELAY        0.719         5.766  1       
midi_in/i1_4_lut/A->midi_in/i1_4_lut/Z    SLICE           A0_TO_F0_DELAY   0.477         6.243  3       
midi_in/n583                                              NET DELAY        0.719         6.962  1       
midi_in/i2_3_lut/C->midi_in/i2_3_lut/Z    SLICE           C0_TO_F0_DELAY   0.477         7.439  6       
midi_in/n19                                               NET DELAY        0.858         8.297  1       
midi_in/i3356_3_lut_4_lut/B->midi_in/i3356_3_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.774  4       
n650                                                      NET DELAY        0.777         9.551  1       
i773_3_lut/A->i773_3_lut/Z                SLICE           A0_TO_F0_DELAY   0.477        10.028  1       
n886                                                      NET DELAY        0.500        10.528  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i2/Q
Path End         : midi_in/byte_sig_i7/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 53.2% (route), 46.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 23.861 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     34.389

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                      2.460
+ Data Path Delay                                                              8.068
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                10.528

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i2/CK->midi_in/clock_counter_i0_i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.851  3       
midi_in/clock_counter[2]                                  NET DELAY        0.719         4.570  1       
midi_in/i1_2_lut/B->midi_in/i1_2_lut/Z    SLICE           B0_TO_F0_DELAY   0.477         5.047  3       
n626                                                      NET DELAY        0.719         5.766  1       
midi_in/i1_4_lut/A->midi_in/i1_4_lut/Z    SLICE           A0_TO_F0_DELAY   0.477         6.243  3       
midi_in/n583                                              NET DELAY        0.719         6.962  1       
midi_in/i2_3_lut/C->midi_in/i2_3_lut/Z    SLICE           C0_TO_F0_DELAY   0.477         7.439  6       
midi_in/n19                                               NET DELAY        0.858         8.297  1       
midi_in/i1_2_lut_4_lut/B->midi_in/i1_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.774  4       
n616                                                      NET DELAY        0.777         9.551  1       
i736_4_lut/D->i736_4_lut/Z                SLICE           D0_TO_F0_DELAY   0.477        10.028  1       
n849                                                      NET DELAY        0.500        10.528  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/clock_counter_i0_i2/Q
Path End         : midi_in/byte_sig_i5/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 53.2% (route), 46.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 32.128 ns 
Path Slack       : 23.861 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    32.128
+ Master Clock Source Latency                                                        0.000
- Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
- Setup Time                                                                         0.199
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                     34.389

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                  0.000
+ Source Clock Path Delay                                                      2.460
+ Data Path Delay                                                              8.068
---------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                                10.528

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_in/clock_counter_i0_i2/CK->midi_in/clock_counter_i0_i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.851  3       
midi_in/clock_counter[2]                                  NET DELAY        0.719         4.570  1       
midi_in/i1_2_lut/B->midi_in/i1_2_lut/Z    SLICE           B0_TO_F0_DELAY   0.477         5.047  3       
n626                                                      NET DELAY        0.719         5.766  1       
midi_in/i1_4_lut/A->midi_in/i1_4_lut/Z    SLICE           A0_TO_F0_DELAY   0.477         6.243  3       
midi_in/n583                                              NET DELAY        0.719         6.962  1       
midi_in/i2_3_lut/C->midi_in/i2_3_lut/Z    SLICE           C0_TO_F0_DELAY   0.477         7.439  6       
midi_in/n19                                               NET DELAY        0.858         8.297  1       
midi_in/i1_2_lut_4_lut/B->midi_in/i1_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.477         8.774  4       
n616                                                      NET DELAY        0.777         9.551  1       
i734_4_lut/D->i734_4_lut/Z                SLICE           D0_TO_F0_DELAY   0.477        10.028  1       
n847                                                      NET DELAY        0.500        10.528  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {baud_sync/lscc_pll_inst/inputclk} -period 20.8333333333333 [get_nets inputclk]</A>
----------------------------------------------------------------------
68 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/sample_sig_17/Q
Path End         : sound_out/sample_sig_17/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 38.2% (route), 61.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.979 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              1.088
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             1.088

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            1.088
+ Data Path Delay                                                    2.979
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       4.067

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
sound_out/sample_sig_17/CK->sound_out/sample_sig_17/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.479  2       
sample_c                                                  NET DELAY        0.638         3.117  1       
sound_out/sample_I_0_2_lut/A->sound_out/sample_I_0_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.450         3.567  1       
sound_out/sample_N_170                                    NET DELAY        0.500         4.067  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i31/Q
Path End         : sound_out/counter_192__i31/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 38.2% (route), 61.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.979 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              1.088
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             1.088

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            1.088
+ Data Path Delay                                                    2.979
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       4.067

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
sound_out/counter_192__i31/CK->sound_out/counter_192__i31/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.479  2       
sound_out/counter[31]                                     NET DELAY        0.638         3.117  1       
sound_out/counter_192_add_4_33/C0->sound_out/counter_192_add_4_33/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.567  1       
sound_out/n133[31]                                        NET DELAY        0.500         4.067  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i11/Q
Path End         : sound_out/counter_192__i11/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 38.2% (route), 61.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.979 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              1.088
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             1.088

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            1.088
+ Data Path Delay                                                    2.979
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       4.067

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i11/CK   sound_out/counter_192__i12/CK}->sound_out/counter_192__i11/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.479  2       
sound_out/counter[11]                                     NET DELAY        0.638         3.117  1       
sound_out/counter_192_add_4_13/C0->sound_out/counter_192_add_4_13/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.567  1       
sound_out/n133[11]                                        NET DELAY        0.500         4.067  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i12/Q
Path End         : sound_out/counter_192__i12/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 38.2% (route), 61.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.979 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              1.088
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             1.088

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            1.088
+ Data Path Delay                                                    2.979
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       4.067

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i11/CK   sound_out/counter_192__i12/CK}->sound_out/counter_192__i12/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         2.479  2       
sound_out/counter[12]                                     NET DELAY        0.638         3.117  1       
sound_out/counter_192_add_4_13/C1->sound_out/counter_192_add_4_13/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         3.567  1       
sound_out/n133[12]                                        NET DELAY        0.500         4.067  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i13/Q
Path End         : sound_out/counter_192__i13/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 38.2% (route), 61.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.979 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              1.088
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             1.088

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            1.088
+ Data Path Delay                                                    2.979
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       4.067

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i13/CK   sound_out/counter_192__i14/CK}->sound_out/counter_192__i13/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.479  2       
sound_out/counter[13]                                     NET DELAY        0.638         3.117  1       
sound_out/counter_192_add_4_15/C0->sound_out/counter_192_add_4_15/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.567  1       
sound_out/n133[13]                                        NET DELAY        0.500         4.067  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i14/Q
Path End         : sound_out/counter_192__i14/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 38.2% (route), 61.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.979 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              1.088
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             1.088

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            1.088
+ Data Path Delay                                                    2.979
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       4.067

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i13/CK   sound_out/counter_192__i14/CK}->sound_out/counter_192__i14/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         2.479  2       
sound_out/counter[14]                                     NET DELAY        0.638         3.117  1       
sound_out/counter_192_add_4_15/C1->sound_out/counter_192_add_4_15/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         3.567  1       
sound_out/n133[14]                                        NET DELAY        0.500         4.067  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i15/Q
Path End         : sound_out/counter_192__i15/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 38.2% (route), 61.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.979 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              1.088
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             1.088

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            1.088
+ Data Path Delay                                                    2.979
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       4.067

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i15/CK   sound_out/counter_192__i16/CK}->sound_out/counter_192__i15/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.479  2       
sound_out/counter[15]                                     NET DELAY        0.638         3.117  1       
sound_out/counter_192_add_4_17/C0->sound_out/counter_192_add_4_17/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.567  1       
sound_out/n133[15]                                        NET DELAY        0.500         4.067  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i16/Q
Path End         : sound_out/counter_192__i16/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 38.2% (route), 61.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.979 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              1.088
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             1.088

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            1.088
+ Data Path Delay                                                    2.979
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       4.067

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i15/CK   sound_out/counter_192__i16/CK}->sound_out/counter_192__i16/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         2.479  2       
sound_out/counter[16]                                     NET DELAY        0.638         3.117  1       
sound_out/counter_192_add_4_17/C1->sound_out/counter_192_add_4_17/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         3.567  1       
sound_out/n133[16]                                        NET DELAY        0.500         4.067  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i0/Q
Path End         : sound_out/counter_192__i0/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 38.2% (route), 61.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.979 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              1.088
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             1.088

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            1.088
+ Data Path Delay                                                    2.979
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       4.067

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
sound_out/counter_192__i0/CK->sound_out/counter_192__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         2.479  2       
sound_out/counter[0]                                      NET DELAY        0.638         3.117  1       
sound_out/counter_192_add_4_1/C1->sound_out/counter_192_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         3.567  1       
sound_out/n133[0]                                         NET DELAY        0.500         4.067  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : sound_out/counter_192__i17/Q
Path End         : sound_out/counter_192__i17/D
Source Clock     : baud_sync/lscc_pll_inst/inputclk
Destination Clock: baud_sync/lscc_pll_inst/inputclk
Logic Level      : 2
Delay Ratio      : 38.2% (route), 61.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.979 ns  (Passed)

  Destination Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)     0.000
+ Destination Clock Source Latency                                          0.000
+ Destination Clock Uncertainty                                             0.000
+ Destination Clock Path Delay                                              1.088
+ Hold Time                                                                -0.000
-----------------------------------------------------------------------   -------
End-of-path required time( ns )                                             1.088

  Source Clock Arrival Time (baud_sync/lscc_pll_inst/inputclk:R#1)   0.000
+ Source Clock Source Latency                                        0.000
+ Source Clock Path Delay                                            1.088
+ Data Path Delay                                                    2.979
------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                       4.067

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{sound_out/counter_192__i17/CK   sound_out/counter_192__i18/CK}->sound_out/counter_192__i17/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         2.479  2       
sound_out/counter[17]                                     NET DELAY        0.638         3.117  1       
sound_out/counter_192_add_4_19/C0->sound_out/counter_192_add_4_19/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         3.567  1       
sound_out/n133[17]                                        NET DELAY        0.500         4.067  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 83 -divide_by 128 [get_pins {baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
62 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/data_60/DI0
Path End         : midi_in/data_r_61/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.772 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                      2.460

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.460
+ Data Path Delay                                                             2.772
---------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                5.232

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name          Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ------------------  -----  ------------  ------  
midi_in/data_60/INCLK->midi_in/data_60/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.883         3.343  9       
data                                                      NET DELAY           0.939         4.282  1       
SLICE_35/A0->SLICE_35/F0                  SLICE           A0_TO_F0_DELAY      0.450         4.732  1       
data/sig_000/FeedThruLUT                                  NET DELAY           0.500         5.232  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/data_60/DI0
Path End         : midi_in/byte_sig_i0/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.772 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                      2.460

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.460
+ Data Path Delay                                                             2.772
---------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                5.232

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name          Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ------------------  -----  ------------  ------  
midi_in/data_60/INCLK->midi_in/data_60/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.883         3.343  9       
data                                                      NET DELAY           0.939         4.282  1       
i770_4_lut/A->i770_4_lut/Z                SLICE           A0_TO_F0_DELAY      0.450         4.732  1       
n883                                                      NET DELAY           0.500         5.232  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/data_60/DI0
Path End         : midi_in/byte_sig_i7/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.772 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                      2.460

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.460
+ Data Path Delay                                                             2.772
---------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                5.232

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name          Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ------------------  -----  ------------  ------  
midi_in/data_60/INCLK->midi_in/data_60/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.883         3.343  9       
data                                                      NET DELAY           0.939         4.282  1       
i736_4_lut/A->i736_4_lut/Z                SLICE           A0_TO_F0_DELAY      0.450         4.732  1       
n849                                                      NET DELAY           0.500         5.232  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/data_60/DI0
Path End         : midi_in/byte_sig_i6/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.772 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                      2.460

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.460
+ Data Path Delay                                                             2.772
---------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                5.232

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name          Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ------------------  -----  ------------  ------  
midi_in/data_60/INCLK->midi_in/data_60/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.883         3.343  9       
data                                                      NET DELAY           0.939         4.282  1       
i735_4_lut/A->i735_4_lut/Z                SLICE           A0_TO_F0_DELAY      0.450         4.732  1       
n848                                                      NET DELAY           0.500         5.232  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/data_60/DI0
Path End         : midi_in/byte_sig_i5/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.772 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                      2.460

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.460
+ Data Path Delay                                                             2.772
---------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                5.232

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name          Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ------------------  -----  ------------  ------  
midi_in/data_60/INCLK->midi_in/data_60/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.883         3.343  9       
data                                                      NET DELAY           0.939         4.282  1       
i734_4_lut/A->i734_4_lut/Z                SLICE           A0_TO_F0_DELAY      0.450         4.732  1       
n847                                                      NET DELAY           0.500         5.232  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/data_60/DI0
Path End         : midi_in/byte_sig_i4/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.772 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                      2.460

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.460
+ Data Path Delay                                                             2.772
---------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                5.232

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name          Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ------------------  -----  ------------  ------  
midi_in/data_60/INCLK->midi_in/data_60/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.883         3.343  9       
data                                                      NET DELAY           0.939         4.282  1       
i733_4_lut/A->i733_4_lut/Z                SLICE           A0_TO_F0_DELAY      0.450         4.732  1       
n846                                                      NET DELAY           0.500         5.232  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/data_60/DI0
Path End         : midi_in/byte_sig_i3/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.772 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                      2.460

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.460
+ Data Path Delay                                                             2.772
---------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                5.232

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name          Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ------------------  -----  ------------  ------  
midi_in/data_60/INCLK->midi_in/data_60/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.883         3.343  9       
data                                                      NET DELAY           0.939         4.282  1       
i732_4_lut/A->i732_4_lut/Z                SLICE           A0_TO_F0_DELAY      0.450         4.732  1       
n845                                                      NET DELAY           0.500         5.232  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/data_60/DI0
Path End         : midi_in/byte_sig_i2/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.772 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                      2.460

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.460
+ Data Path Delay                                                             2.772
---------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                5.232

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name          Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ------------------  -----  ------------  ------  
midi_in/data_60/INCLK->midi_in/data_60/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.883         3.343  9       
data                                                      NET DELAY           0.939         4.282  1       
i731_4_lut/A->i731_4_lut/Z                SLICE           A0_TO_F0_DELAY      0.450         4.732  1       
n844                                                      NET DELAY           0.500         5.232  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_in/data_60/DI0
Path End         : midi_in/byte_sig_i1/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.772 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                      2.460

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.460
+ Data Path Delay                                                             2.772
---------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                5.232

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name          Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ------------------  -----  ------------  ------  
midi_in/data_60/INCLK->midi_in/data_60/DI0
                                          IOLOGIC         INCLK_TO_DI0_DELAY  0.883         3.343  9       
data                                                      NET DELAY           0.939         4.282  1       
i730_4_lut/A->i730_4_lut/Z                SLICE           A0_TO_F0_DELAY      0.450         4.732  1       
n843                                                      NET DELAY           0.500         5.232  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : midi_parse/status_byte_i0_i4/Q
Path End         : midi_parse/on_off_sig_29/D
Source Clock     : baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 38.2% (route), 61.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.979 ns  (Passed)

  Destination Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                        0.000
+ Destination Clock Uncertainty                                                      0.000
+ Destination Clock Path Delay                                                       2.460
+ Hold Time                                                                         -0.000
--------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                      2.460

  Source Clock Arrival Time (baud_sync.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)   0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                     2.460
+ Data Path Delay                                                             2.979
---------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                                5.439

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
midi_parse/status_byte_i0_i4/CK->midi_parse/status_byte_i0_i4/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.851  2       
status_byte[4]                                            NET DELAY        0.638         4.489  1       
i12_4_lut_adj_14/B->i12_4_lut_adj_14/Z    SLICE           B0_TO_F0_DELAY   0.450         4.939  1       
n3194                                                     NET DELAY        0.500         5.439  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HFOSC           CLOCK LATENCY  0.000         0.000  19      
inputclk                                                  NET DELAY      1.088         1.088  1       
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         1.088  37      
baud_sync/lscc_pll_inst/u_PLL_B/REFERENCECLK->baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         1.238  37      
outclk                                                    NET DELAY      1.222         2.460  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>

