Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Fri Apr 29 02:01:40 2022
| Host              : DESKTOP-ICG9OBG running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fine_sync_timing_summary_routed.rpt -pb fine_sync_timing_summary_routed.pb -rpx fine_sync_timing_summary_routed.rpx -warn_on_violation
| Design            : fine_sync
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    198.842        0.000                      0                  675        0.058        0.000                      0                  675      129.725        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 130.000}      260.000         3.846           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               198.842        0.000                      0                  460        0.058        0.000                      0                  460      129.725        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                    231.276        0.000                      0                  215       22.743        0.000                      0                  215  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      198.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      129.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.842ns  (required time - arrival time)
  Source:                 i_NRS_index[0]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row2[0]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 2.847ns (55.574%)  route 2.276ns (44.426%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            28.000ns
  Output Delay:           28.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    D17                                               0.000    28.000 r  i_NRS_index[0] (IN)
                         net (fo=0)                   0.000    28.000    i_NRS_index_IBUF[0]_inst/I
    D17                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554    28.554 r  i_NRS_index_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.554    i_NRS_index_IBUF[0]_inst/OUT
    D17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    28.554 r  i_NRS_index_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.276    30.830    o_RM_row2_OBUF[0]
    H8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.293    33.123 r  o_RM_row2_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.123    o_RM_row2[0]
    H8                                                                r  o_RM_row2[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -28.000   231.965    
  -------------------------------------------------------------------
                         required time                        231.965    
                         arrival time                         -33.123    
  -------------------------------------------------------------------
                         slack                                198.842    

Slack (MET) :             199.132ns  (required time - arrival time)
  Source:                 i_NRS_index[1]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row2[1]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 2.848ns (58.927%)  route 1.985ns (41.073%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            28.000ns
  Output Delay:           28.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    C17                                               0.000    28.000 r  i_NRS_index[1] (IN)
                         net (fo=0)                   0.000    28.000    i_NRS_index_IBUF[1]_inst/I
    C17                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.551    28.551 r  i_NRS_index_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.551    i_NRS_index_IBUF[1]_inst/OUT
    C17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    28.551 r  i_NRS_index_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.985    30.536    o_RM_row2_OBUF[1]
    G8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.297    32.833 r  o_RM_row2_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.833    o_RM_row2[1]
    G8                                                                r  o_RM_row2[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -28.000   231.965    
  -------------------------------------------------------------------
                         required time                        231.965    
                         arrival time                         -32.833    
  -------------------------------------------------------------------
                         slack                                199.132    

Slack (MET) :             199.134ns  (required time - arrival time)
  Source:                 i_NRS_index[2]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row2[2]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 2.869ns (59.388%)  route 1.962ns (40.612%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            28.000ns
  Output Delay:           28.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    D16                                               0.000    28.000 r  i_NRS_index[2] (IN)
                         net (fo=0)                   0.000    28.000    i_NRS_index_IBUF[2]_inst/I
    D16                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.568    28.568 r  i_NRS_index_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.568    i_NRS_index_IBUF[2]_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    28.568 r  i_NRS_index_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.962    30.530    o_RM_row2_OBUF[2]
    H7                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.301    32.831 r  o_RM_row2_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.831    o_RM_row2[2]
    H7                                                                r  o_RM_row2[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -28.000   231.965    
  -------------------------------------------------------------------
                         required time                        231.965    
                         arrival time                         -32.831    
  -------------------------------------------------------------------
                         slack                                199.134    

Slack (MET) :             199.199ns  (required time - arrival time)
  Source:                 i_NRS_index[3]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row2[3]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 2.872ns (60.260%)  route 1.894ns (39.740%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            28.000ns
  Output Delay:           28.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    C16                                               0.000    28.000 r  i_NRS_index[3] (IN)
                         net (fo=0)                   0.000    28.000    i_NRS_index_IBUF[3]_inst/I
    C16                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.569    28.569 r  i_NRS_index_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.569    i_NRS_index_IBUF[3]_inst/OUT
    C16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    28.569 r  i_NRS_index_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.894    30.463    o_RM_row2_OBUF[3]
    G7                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.303    32.766 r  o_RM_row2_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.766    o_RM_row2[3]
    G7                                                                r  o_RM_row2[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -28.000   231.965    
  -------------------------------------------------------------------
                         required time                        231.965    
                         arrival time                         -32.766    
  -------------------------------------------------------------------
                         slack                                199.199    

Slack (MET) :             200.583ns  (required time - arrival time)
  Source:                 i_NRS_index[2]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row1[2]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 1.538ns (45.478%)  route 1.844ns (54.522%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            28.000ns
  Output Delay:           28.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    D16                                               0.000    28.000 r  i_NRS_index[2] (IN)
                         net (fo=0)                   0.000    28.000    i_NRS_index_IBUF[2]_inst/I
    D16                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.568    28.568 r  i_NRS_index_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.568    i_NRS_index_IBUF[2]_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    28.568 r  i_NRS_index_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.844    30.412    o_RM_row2_OBUF[2]
    A15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.970    31.382 r  o_RM_row1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    31.382    o_RM_row1[2]
    A15                                                               r  o_RM_row1[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -28.000   231.965    
  -------------------------------------------------------------------
                         required time                        231.965    
                         arrival time                         -31.382    
  -------------------------------------------------------------------
                         slack                                200.583    

Slack (MET) :             200.587ns  (required time - arrival time)
  Source:                 i_NRS_index[3]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row1[3]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 1.537ns (45.502%)  route 1.841ns (54.498%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            28.000ns
  Output Delay:           28.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    C16                                               0.000    28.000 r  i_NRS_index[3] (IN)
                         net (fo=0)                   0.000    28.000    i_NRS_index_IBUF[3]_inst/I
    C16                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.569    28.569 r  i_NRS_index_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.569    i_NRS_index_IBUF[3]_inst/OUT
    C16                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    28.569 r  i_NRS_index_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.841    30.410    o_RM_row2_OBUF[3]
    A14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.968    31.378 r  o_RM_row1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.378    o_RM_row1[3]
    A14                                                               r  o_RM_row1[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -28.000   231.965    
  -------------------------------------------------------------------
                         required time                        231.965    
                         arrival time                         -31.378    
  -------------------------------------------------------------------
                         slack                                200.587    

Slack (MET) :             200.592ns  (required time - arrival time)
  Source:                 i_NRS_index[0]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row1[0]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 1.516ns (44.966%)  route 1.856ns (55.034%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            28.000ns
  Output Delay:           28.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    D17                                               0.000    28.000 r  i_NRS_index[0] (IN)
                         net (fo=0)                   0.000    28.000    i_NRS_index_IBUF[0]_inst/I
    D17                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.554    28.554 r  i_NRS_index_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.554    i_NRS_index_IBUF[0]_inst/OUT
    D17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    28.554 r  i_NRS_index_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.856    30.410    o_RM_row2_OBUF[0]
    B14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.963    31.372 r  o_RM_row1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.372    o_RM_row1[0]
    B14                                                               r  o_RM_row1[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -28.000   231.965    
  -------------------------------------------------------------------
                         required time                        231.965    
                         arrival time                         -31.372    
  -------------------------------------------------------------------
                         slack                                200.592    

Slack (MET) :             200.604ns  (required time - arrival time)
  Source:                 i_NRS_index[1]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row1[1]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 1.514ns (45.046%)  route 1.847ns (54.954%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            28.000ns
  Output Delay:           28.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    C17                                               0.000    28.000 r  i_NRS_index[1] (IN)
                         net (fo=0)                   0.000    28.000    i_NRS_index_IBUF[1]_inst/I
    C17                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.551    28.551 r  i_NRS_index_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.551    i_NRS_index_IBUF[1]_inst/OUT
    C17                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    28.551 r  i_NRS_index_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.847    30.398    o_RM_row2_OBUF[1]
    B13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.963    31.361 r  o_RM_row1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.361    o_RM_row1[1]
    B13                                                               r  o_RM_row1[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -28.000   231.965    
  -------------------------------------------------------------------
                         required time                        231.965    
                         arrival time                         -31.361    
  -------------------------------------------------------------------
                         slack                                200.604    

Slack (MET) :             222.467ns  (required time - arrival time)
  Source:                 u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_rfo[16]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 3.475ns (48.893%)  route 3.632ns (51.107%))
  Logic Levels:           9  (CARRY8=3 LUT2=2 LUT4=1 LUT5=2 OBUF=1)
  Output Delay:           28.000ns
  Clock Path Skew:        -2.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.519ns (routing 0.699ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.519     2.391    u_fine_sync_arctan1/u_fine_sync_nrdivider/clk_IBUF_BUFG
    SLICE_X72Y290        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y290        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.470 f  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[5]/Q
                         net (fo=21, routed)          1.264     3.734    u_fine_sync_arctan1/u_fine_sync_nrdivider/Q[0]
    SLICE_X95Y311        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.833 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.051     3.884    u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[18]_inst_i_10_n_0
    SLICE_X95Y311        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     4.030 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[18]_inst_i_7/O
                         net (fo=24, routed)          0.153     4.183    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_core13_in
    SLICE_X96Y311        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     4.280 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[8]_inst_i_29/O
                         net (fo=10, routed)          0.233     4.513    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[10]_0
    SLICE_X94Y312        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.663 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[16]_inst_i_58/O
                         net (fo=1, routed)           0.244     4.907    u_fine_sync_arctan1/u_fine_sync_nrdivider/p_0_out[1]
    SLICE_X94Y313        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     5.060 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[16]_inst_i_36/CO[7]
                         net (fo=1, routed)           0.026     5.086    u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[16]_inst_i_36_n_0
    SLICE_X94Y314        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.162 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[16]_inst_i_18/O[1]
                         net (fo=2, routed)           0.386     5.548    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[10]_1[1]
    SLICE_X98Y314        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.695 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           0.147     5.842    u_fine_sync_arctan1/u_fine_sync_nrdivider/value1[11]
    SLICE_X97Y314        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[7])
                                                      0.183     6.025 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[16]_inst_i_1/O[7]
                         net (fo=1, routed)           1.128     7.153    o_rfo_OBUF[16]
    E3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.345     9.497 r  o_rfo_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.497    o_rfo[16]
    E3                                                                r  o_rfo[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -28.000   231.965    
  -------------------------------------------------------------------
                         required time                        231.965    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                222.467    

Slack (MET) :             222.741ns  (required time - arrival time)
  Source:                 u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_rfo[18]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.470ns (50.785%)  route 3.363ns (49.215%))
  Logic Levels:           11  (CARRY8=6 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           28.000ns
  Clock Path Skew:        -2.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.519ns (routing 0.699ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.519     2.391    u_fine_sync_arctan1/u_fine_sync_nrdivider/clk_IBUF_BUFG
    SLICE_X72Y290        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y290        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.470 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[5]/Q
                         net (fo=21, routed)          0.937     3.407    u_fine_sync_arctan1/u_fine_sync_nrdivider/Q[0]
    SLICE_X96Y314        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.530 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/i__carry_i_3__1/O
                         net (fo=1, routed)           0.022     3.552    u_fine_sync_arctan1/u_fine_sync_nrdivider_n_56
    SLICE_X96Y314        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.711 r  u_fine_sync_arctan1/r_core1_inferred__1/i__carry/CO[7]
                         net (fo=1, routed)           0.026     3.737    u_fine_sync_arctan1/r_core1_inferred__1/i__carry_n_0
    SLICE_X96Y315        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.793 r  u_fine_sync_arctan1/r_core1_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.522     4.315    u_fine_sync_arctan1/p_2_in[12]
    SLICE_X96Y313        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099     4.414 f  u_fine_sync_arctan1/r_core0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.238     4.652    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_core02_in[10]
    SLICE_X94Y315        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.691 f  u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[16]_inst_i_29/O
                         net (fo=4, routed)           0.069     4.760    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[10]_4
    SLICE_X94Y315        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.909 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[16]_inst_i_42/O
                         net (fo=1, routed)           0.185     5.094    u_fine_sync_arctan1/u_fine_sync_nrdivider/p_0_out[13]
    SLICE_X94Y314        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[6])
                                                      0.170     5.264 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[16]_inst_i_18/O[6]
                         net (fo=2, routed)           0.364     5.628    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_quotient_reg[10]_1[6]
    SLICE_X98Y314        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     5.725 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.201     5.926    u_fine_sync_arctan1/u_fine_sync_nrdivider/value1[16]
    SLICE_X97Y314        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051     5.977 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[16]_inst_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.003    u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[16]_inst_i_1_n_0
    SLICE_X97Y315        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.079 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/o_rfo_OBUF[18]_inst_i_1/O[1]
                         net (fo=1, routed)           0.773     6.852    o_rfo_OBUF[18]
    A3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.372     9.224 r  o_rfo_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.224    o_rfo[18]
    A3                                                                r  o_rfo[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -28.000   231.965    
  -------------------------------------------------------------------
                         required time                        231.965    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                222.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_getData1/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.075ns (54.744%)  route 0.062ns (45.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      0.842ns (routing 0.387ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.433ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.842     1.159    u_getData1/CLK
    SLICE_X71Y293        FDCE                                         r  u_getData1/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y293        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.198 r  u_getData1/r_counter_reg[0]/Q
                         net (fo=6, routed)           0.054     1.252    u_getData1/r_counter_reg[0]
    SLICE_X71Y292        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.036     1.288 r  u_getData1/r_counter[4]_i_2/O
                         net (fo=1, routed)           0.008     1.296    u_getData1/p_0_in__0[4]
    SLICE_X71Y292        FDCE                                         r  u_getData1/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.972     1.513    u_getData1/CLK
    SLICE_X71Y292        FDCE                                         r  u_getData1/r_counter_reg[4]/C
                         clock pessimism             -0.322     1.191    
    SLICE_X71Y292        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.238    u_getData1/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_fine_sync_accumulator1/r_Oreal_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oreal_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.071ns (61.739%)  route 0.044ns (38.261%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Net Delay (Source):      0.852ns (routing 0.387ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.433ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.852     1.169    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X72Y287        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y287        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.208 r  u_fine_sync_accumulator1/r_Oreal_reg[15]/Q
                         net (fo=22, routed)          0.029     1.237    u_fine_sync_accumulator1/r_Oreal_reg[15]_0[0]
    SLICE_X72Y287        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.252 r  u_fine_sync_accumulator1/r_Oreal0__45_carry__0_i_1/O
                         net (fo=1, routed)           0.008     1.260    u_fine_sync_accumulator1/r_Oreal0__45_carry__0_i_1_n_0
    SLICE_X72Y287        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.277 r  u_fine_sync_accumulator1/r_Oreal0__45_carry__0/O[7]
                         net (fo=1, routed)           0.007     1.284    u_fine_sync_accumulator1/r_Oreal0[15]
    SLICE_X72Y287        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.970     1.511    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X72Y287        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[15]/C
                         clock pessimism             -0.336     1.175    
    SLICE_X72Y287        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.221    u_fine_sync_accumulator1/r_Oreal_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_getData1/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.076ns (65.517%)  route 0.040ns (34.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Net Delay (Source):      0.842ns (routing 0.387ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.433ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.842     1.159    u_getData1/CLK
    SLICE_X71Y293        FDCE                                         r  u_getData1/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y293        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.198 r  u_getData1/r_counter_reg[0]/Q
                         net (fo=6, routed)           0.031     1.229    u_getData1/r_counter_reg[0]
    SLICE_X71Y293        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     1.266 r  u_getData1/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.009     1.275    u_getData1/p_0_in__0[3]
    SLICE_X71Y293        FDCE                                         r  u_getData1/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.960     1.501    u_getData1/CLK
    SLICE_X71Y293        FDCE                                         r  u_getData1/r_counter_reg[3]/C
                         clock pessimism             -0.336     1.165    
    SLICE_X71Y293        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.212    u_getData1/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_fine_sync_accumulator1/r_Oreal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oreal_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.070ns (59.829%)  route 0.047ns (40.171%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Net Delay (Source):      0.852ns (routing 0.387ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.433ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.852     1.169    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X72Y287        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y287        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.208 r  u_fine_sync_accumulator1/r_Oreal_reg[13]/Q
                         net (fo=5, routed)           0.040     1.248    u_fine_sync_accumulator1/r_Oreal_reg_n_0_[13]
    SLICE_X72Y287        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.031     1.279 r  u_fine_sync_accumulator1/r_Oreal0__45_carry__0/O[6]
                         net (fo=1, routed)           0.007     1.286    u_fine_sync_accumulator1/r_Oreal0[14]
    SLICE_X72Y287        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.970     1.511    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X72Y287        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[14]/C
                         clock pessimism             -0.336     1.175    
    SLICE_X72Y287        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.221    u_fine_sync_accumulator1/r_Oreal_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_fine_sync_accumulator1/r_Oreal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oreal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.071ns (60.170%)  route 0.047ns (39.831%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.433ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.845     1.162    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X72Y286        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y286        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.201 r  u_fine_sync_accumulator1/r_Oreal_reg[7]/Q
                         net (fo=8, routed)           0.032     1.233    u_fine_sync_accumulator1/r_Oreal_reg_n_0_[7]
    SLICE_X72Y286        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.248 r  u_fine_sync_accumulator1/r_Oreal0__45_carry_i_1/O
                         net (fo=1, routed)           0.008     1.256    u_fine_sync_accumulator1/r_Oreal0__45_carry_i_1_n_0
    SLICE_X72Y286        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.273 r  u_fine_sync_accumulator1/r_Oreal0__45_carry/O[7]
                         net (fo=1, routed)           0.007     1.280    u_fine_sync_accumulator1/r_Oreal0[7]
    SLICE_X72Y286        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.961     1.502    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X72Y286        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[7]/C
                         clock pessimism             -0.334     1.168    
    SLICE_X72Y286        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.214    u_fine_sync_accumulator1/r_Oreal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.071ns (59.664%)  route 0.048ns (40.336%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Net Delay (Source):      0.847ns (routing 0.387ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.433ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.847     1.164    u_fine_sync_arctan1/u_fine_sync_nrdivider/clk_IBUF_BUFG
    SLICE_X73Y289        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y289        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.202 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[9]/Q
                         net (fo=2, routed)           0.027     1.229    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder[9]
    SLICE_X73Y289        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.243 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/interNum_carry__0_i_5/O
                         net (fo=1, routed)           0.014     1.257    u_fine_sync_arctan1/u_fine_sync_nrdivider/u_fixed_add1/r_remainder_reg[14][2]
    SLICE_X73Y289        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.276 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/u_fixed_add1/interNum_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.283    u_fine_sync_arctan1/u_fine_sync_nrdivider/interNum[10]
    SLICE_X73Y289        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.964     1.505    u_fine_sync_arctan1/u_fine_sync_nrdivider/clk_IBUF_BUFG
    SLICE_X73Y289        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[10]/C
                         clock pessimism             -0.335     1.170    
    SLICE_X73Y289        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.216    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.071ns (59.664%)  route 0.048ns (40.336%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Net Delay (Source):      0.846ns (routing 0.387ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.433ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.846     1.163    u_fine_sync_arctan1/u_fine_sync_nrdivider/clk_IBUF_BUFG
    SLICE_X73Y288        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y288        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.201 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[1]/Q
                         net (fo=2, routed)           0.027     1.228    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder[1]
    SLICE_X73Y288        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.242 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/interNum_carry_i_7/O
                         net (fo=1, routed)           0.014     1.256    u_fine_sync_arctan1/u_fine_sync_nrdivider/u_fixed_add1/S[2]
    SLICE_X73Y288        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.275 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/u_fixed_add1/interNum_carry/O[2]
                         net (fo=1, routed)           0.007     1.282    u_fine_sync_arctan1/u_fine_sync_nrdivider/interNum[2]
    SLICE_X73Y288        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.963     1.504    u_fine_sync_arctan1/u_fine_sync_nrdivider/clk_IBUF_BUFG
    SLICE_X73Y288        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[2]/C
                         clock pessimism             -0.335     1.169    
    SLICE_X73Y288        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.215    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_fine_sync_accumulator1/r_Oreal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oreal_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.088ns (64.234%)  route 0.049ns (35.766%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.433ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.845     1.162    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X72Y286        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y286        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.201 r  u_fine_sync_accumulator1/r_Oreal_reg[7]/Q
                         net (fo=8, routed)           0.039     1.240    u_fine_sync_accumulator1/r_Oreal_reg_n_0_[7]
    SLICE_X72Y286        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.030     1.270 r  u_fine_sync_accumulator1/r_Oreal0__45_carry/CO[7]
                         net (fo=1, routed)           0.003     1.273    u_fine_sync_accumulator1/r_Oreal0__45_carry_n_0
    SLICE_X72Y287        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.019     1.292 r  u_fine_sync_accumulator1/r_Oreal0__45_carry__0/O[0]
                         net (fo=1, routed)           0.007     1.299    u_fine_sync_accumulator1/r_Oreal0[8]
    SLICE_X72Y287        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.966     1.507    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X72Y287        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[8]/C
                         clock pessimism             -0.322     1.185    
    SLICE_X72Y287        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.231    u_fine_sync_accumulator1/r_Oreal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_fine_sync_accumulator1/r_Oreal_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oreal_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.089ns (67.939%)  route 0.042ns (32.061%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Net Delay (Source):      0.849ns (routing 0.387ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.433ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.849     1.166    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X72Y287        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y287        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.205 r  u_fine_sync_accumulator1/r_Oreal_reg[11]/Q
                         net (fo=7, routed)           0.035     1.240    u_fine_sync_accumulator1/r_Oreal_reg_n_0_[11]
    SLICE_X72Y287        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.050     1.290 r  u_fine_sync_accumulator1/r_Oreal0__45_carry__0/O[4]
                         net (fo=1, routed)           0.007     1.297    u_fine_sync_accumulator1/r_Oreal0[12]
    SLICE_X72Y287        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.970     1.511    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X72Y287        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[12]/C
                         clock pessimism             -0.328     1.183    
    SLICE_X72Y287        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.229    u_fine_sync_accumulator1/r_Oreal_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_fine_sync_accumulator1/r_Oreal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oreal_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.070ns (58.333%)  route 0.050ns (41.667%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.961ns (routing 0.433ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.845     1.162    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X72Y286        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y286        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.201 r  u_fine_sync_accumulator1/r_Oreal_reg[5]/Q
                         net (fo=5, routed)           0.043     1.244    u_fine_sync_accumulator1/r_Oreal_reg_n_0_[5]
    SLICE_X72Y286        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.031     1.275 r  u_fine_sync_accumulator1/r_Oreal0__45_carry/O[6]
                         net (fo=1, routed)           0.007     1.282    u_fine_sync_accumulator1/r_Oreal0[6]
    SLICE_X72Y286        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.961     1.502    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X72Y286        FDCE                                         r  u_fine_sync_accumulator1/r_Oreal_reg[6]/C
                         clock pessimism             -0.334     1.168    
    SLICE_X72Y286        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.214    u_fine_sync_accumulator1/r_Oreal_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 130.000 }
Period(ns):         260.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         260.000     258.710    BUFGCE_X1Y122  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C    n/a            0.550         260.000     259.450    SLICE_X72Y292  u_getData1/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X72Y292  u_getData1/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X71Y292  u_getData1/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X71Y291  u_getData1/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X71Y291  u_getData1/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X71Y291  u_getData1/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X71Y291  u_getData1/FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X67Y291  u_getData1/r_I_N1_registered_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X67Y298  u_getData1/r_I_N1_registered_reg[10]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y293  u_getData1/r_I_N1_registered_reg[12]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y293  u_getData1/r_I_N1_registered_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y293  u_getData1/r_I_N2_registered_reg[15]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y293  u_getData1/r_I_N2_registered_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y293  u_getData1/r_I_R1_registered_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y293  u_getData1/r_I_R1_registered_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y293  u_getData1/r_I_R1_registered_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y293  u_getData1/r_I_R1_registered_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X72Y286  u_fine_sync_accumulator1/r_Oreal_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X72Y286  u_fine_sync_accumulator1/r_Oreal_reg[1]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         130.000     129.725    SLICE_X72Y292  u_getData1/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X72Y292  u_getData1/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X71Y292  u_getData1/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y291  u_getData1/r_I_N1_registered_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y298  u_getData1/r_I_N1_registered_reg[10]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y297  u_getData1/r_I_N1_registered_reg[11]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y297  u_getData1/r_I_N1_registered_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y297  u_getData1/r_I_N1_registered_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y297  u_getData1/r_I_N1_registered_reg[6]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y297  u_getData1/r_I_N1_registered_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      231.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       22.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             231.276ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_Q_N2_registered_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.562ns (22.311%)  route 1.956ns (77.689%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 261.896 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.314ns (routing 0.635ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    D7                                                0.000    28.000 r  reset (IN)
                         net (fo=0)                   0.000    28.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.562    28.562 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.562    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    28.562 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         1.956    30.518    u_getData1/reset_IBUF
    SLICE_X66Y271        FDCE                                         f  u_getData1/r_Q_N2_registered_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.314   261.895    u_getData1/CLK
    SLICE_X66Y271        FDCE                                         r  u_getData1/r_Q_N2_registered_reg[0]/C
                         clock pessimism              0.000   261.895    
                         clock uncertainty           -0.035   261.860    
    SLICE_X66Y271        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066   261.794    u_getData1/r_Q_N2_registered_reg[0]
  -------------------------------------------------------------------
                         required time                        261.794    
                         arrival time                         -30.518    
  -------------------------------------------------------------------
                         slack                                231.276    

Slack (MET) :             231.276ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_Q_N2_registered_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.562ns (22.311%)  route 1.956ns (77.689%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 261.896 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.314ns (routing 0.635ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    D7                                                0.000    28.000 r  reset (IN)
                         net (fo=0)                   0.000    28.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.562    28.562 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.562    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    28.562 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         1.956    30.518    u_getData1/reset_IBUF
    SLICE_X66Y271        FDCE                                         f  u_getData1/r_Q_N2_registered_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.314   261.895    u_getData1/CLK
    SLICE_X66Y271        FDCE                                         r  u_getData1/r_Q_N2_registered_reg[15]/C
                         clock pessimism              0.000   261.895    
                         clock uncertainty           -0.035   261.860    
    SLICE_X66Y271        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066   261.794    u_getData1/r_Q_N2_registered_reg[15]
  -------------------------------------------------------------------
                         required time                        261.794    
                         arrival time                         -30.518    
  -------------------------------------------------------------------
                         slack                                231.276    

Slack (MET) :             231.372ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_Q_N1_registered_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.562ns (23.176%)  route 1.862ns (76.824%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 261.898 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.316ns (routing 0.635ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    D7                                                0.000    28.000 r  reset (IN)
                         net (fo=0)                   0.000    28.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.562    28.562 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.562    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    28.562 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         1.862    30.424    u_getData1/reset_IBUF
    SLICE_X66Y273        FDCE                                         f  u_getData1/r_Q_N1_registered_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.316   261.897    u_getData1/CLK
    SLICE_X66Y273        FDCE                                         r  u_getData1/r_Q_N1_registered_reg[13]/C
                         clock pessimism              0.000   261.897    
                         clock uncertainty           -0.035   261.862    
    SLICE_X66Y273        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066   261.796    u_getData1/r_Q_N1_registered_reg[13]
  -------------------------------------------------------------------
                         required time                        261.796    
                         arrival time                         -30.424    
  -------------------------------------------------------------------
                         slack                                231.372    

Slack (MET) :             231.372ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_Q_R1_registered_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.562ns (23.176%)  route 1.862ns (76.824%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 261.898 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.316ns (routing 0.635ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    D7                                                0.000    28.000 r  reset (IN)
                         net (fo=0)                   0.000    28.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.562    28.562 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.562    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    28.562 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         1.862    30.424    u_getData1/reset_IBUF
    SLICE_X66Y273        FDCE                                         f  u_getData1/r_Q_R1_registered_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.316   261.897    u_getData1/CLK
    SLICE_X66Y273        FDCE                                         r  u_getData1/r_Q_R1_registered_reg[3]/C
                         clock pessimism              0.000   261.897    
                         clock uncertainty           -0.035   261.862    
    SLICE_X66Y273        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066   261.796    u_getData1/r_Q_R1_registered_reg[3]
  -------------------------------------------------------------------
                         required time                        261.796    
                         arrival time                         -30.424    
  -------------------------------------------------------------------
                         slack                                231.372    

Slack (MET) :             231.376ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_Q_N2_registered_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.562ns (23.234%)  route 1.856ns (76.766%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 261.896 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.314ns (routing 0.635ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    D7                                                0.000    28.000 r  reset (IN)
                         net (fo=0)                   0.000    28.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.562    28.562 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.562    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    28.562 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         1.856    30.418    u_getData1/reset_IBUF
    SLICE_X67Y272        FDCE                                         f  u_getData1/r_Q_N2_registered_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.314   261.895    u_getData1/CLK
    SLICE_X67Y272        FDCE                                         r  u_getData1/r_Q_N2_registered_reg[12]/C
                         clock pessimism              0.000   261.895    
                         clock uncertainty           -0.035   261.860    
    SLICE_X67Y272        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066   261.794    u_getData1/r_Q_N2_registered_reg[12]
  -------------------------------------------------------------------
                         required time                        261.794    
                         arrival time                         -30.418    
  -------------------------------------------------------------------
                         slack                                231.376    

Slack (MET) :             231.380ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_Q_N2_registered_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.562ns (23.224%)  route 1.857ns (76.776%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 261.901 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.319ns (routing 0.635ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    D7                                                0.000    28.000 r  reset (IN)
                         net (fo=0)                   0.000    28.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.562    28.562 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.562    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    28.562 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         1.857    30.419    u_getData1/reset_IBUF
    SLICE_X67Y271        FDCE                                         f  u_getData1/r_Q_N2_registered_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.319   261.900    u_getData1/CLK
    SLICE_X67Y271        FDCE                                         r  u_getData1/r_Q_N2_registered_reg[8]/C
                         clock pessimism              0.000   261.900    
                         clock uncertainty           -0.035   261.865    
    SLICE_X67Y271        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066   261.799    u_getData1/r_Q_N2_registered_reg[8]
  -------------------------------------------------------------------
                         required time                        261.799    
                         arrival time                         -30.419    
  -------------------------------------------------------------------
                         slack                                231.380    

Slack (MET) :             231.380ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_Q_R1_registered_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.562ns (23.224%)  route 1.857ns (76.776%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 261.901 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.319ns (routing 0.635ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    D7                                                0.000    28.000 r  reset (IN)
                         net (fo=0)                   0.000    28.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.562    28.562 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.562    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    28.562 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         1.857    30.419    u_getData1/reset_IBUF
    SLICE_X67Y271        FDCE                                         f  u_getData1/r_Q_R1_registered_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.319   261.900    u_getData1/CLK
    SLICE_X67Y271        FDCE                                         r  u_getData1/r_Q_R1_registered_reg[5]/C
                         clock pessimism              0.000   261.900    
                         clock uncertainty           -0.035   261.865    
    SLICE_X67Y271        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066   261.799    u_getData1/r_Q_R1_registered_reg[5]
  -------------------------------------------------------------------
                         required time                        261.799    
                         arrival time                         -30.419    
  -------------------------------------------------------------------
                         slack                                231.380    

Slack (MET) :             231.382ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_Q_N1_registered_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.562ns (23.253%)  route 1.854ns (76.747%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 261.900 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.318ns (routing 0.635ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    D7                                                0.000    28.000 r  reset (IN)
                         net (fo=0)                   0.000    28.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.562    28.562 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.562    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    28.562 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         1.854    30.416    u_getData1/reset_IBUF
    SLICE_X67Y271        FDCE                                         f  u_getData1/r_Q_N1_registered_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.318   261.899    u_getData1/CLK
    SLICE_X67Y271        FDCE                                         r  u_getData1/r_Q_N1_registered_reg[11]/C
                         clock pessimism              0.000   261.899    
                         clock uncertainty           -0.035   261.864    
    SLICE_X67Y271        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066   261.798    u_getData1/r_Q_N1_registered_reg[11]
  -------------------------------------------------------------------
                         required time                        261.798    
                         arrival time                         -30.416    
  -------------------------------------------------------------------
                         slack                                231.382    

Slack (MET) :             231.382ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_Q_N1_registered_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.562ns (23.253%)  route 1.854ns (76.747%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 261.900 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.318ns (routing 0.635ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    D7                                                0.000    28.000 r  reset (IN)
                         net (fo=0)                   0.000    28.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.562    28.562 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.562    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    28.562 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         1.854    30.416    u_getData1/reset_IBUF
    SLICE_X67Y271        FDCE                                         f  u_getData1/r_Q_N1_registered_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.318   261.899    u_getData1/CLK
    SLICE_X67Y271        FDCE                                         r  u_getData1/r_Q_N1_registered_reg[12]/C
                         clock pessimism              0.000   261.899    
                         clock uncertainty           -0.035   261.864    
    SLICE_X67Y271        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066   261.798    u_getData1/r_Q_N1_registered_reg[12]
  -------------------------------------------------------------------
                         required time                        261.798    
                         arrival time                         -30.416    
  -------------------------------------------------------------------
                         slack                                231.382    

Slack (MET) :             231.382ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_Q_N1_registered_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.562ns (23.253%)  route 1.854ns (76.747%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 261.900 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.318ns (routing 0.635ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 28.000    28.000    
    D7                                                0.000    28.000 r  reset (IN)
                         net (fo=0)                   0.000    28.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.562    28.562 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    28.562    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    28.562 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         1.854    30.416    u_getData1/reset_IBUF
    SLICE_X67Y271        FDCE                                         f  u_getData1/r_Q_N1_registered_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.318   261.899    u_getData1/CLK
    SLICE_X67Y271        FDCE                                         r  u_getData1/r_Q_N1_registered_reg[6]/C
                         clock pessimism              0.000   261.899    
                         clock uncertainty           -0.035   261.864    
    SLICE_X67Y271        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066   261.798    u_getData1/r_Q_N1_registered_reg[6]
  -------------------------------------------------------------------
                         required time                        261.798    
                         arrival time                         -30.416    
  -------------------------------------------------------------------
                         slack                                231.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.743ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_N1_registered_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.311ns (28.474%)  route 0.782ns (71.526%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            24.000ns
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.511ns (routing 0.699ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 24.000    24.000    
    D7                                                0.000    24.000 r  reset (IN)
                         net (fo=0)                   0.000    24.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.311    24.311 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    24.311    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    24.311 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.782    25.093    u_getData1/reset_IBUF
    SLICE_X67Y298        FDCE                                         f  u_getData1/r_I_N1_registered_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.511     2.383    u_getData1/CLK
    SLICE_X67Y298        FDCE                                         r  u_getData1/r_I_N1_registered_reg[10]/C
                         clock pessimism              0.000     2.383    
    SLICE_X67Y298        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.032     2.351    u_getData1/r_I_N1_registered_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                          25.093    
  -------------------------------------------------------------------
                         slack                                 22.743    

Slack (MET) :             22.743ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_N2_registered_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.311ns (28.474%)  route 0.782ns (71.526%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            24.000ns
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.511ns (routing 0.699ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 24.000    24.000    
    D7                                                0.000    24.000 r  reset (IN)
                         net (fo=0)                   0.000    24.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.311    24.311 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    24.311    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    24.311 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.782    25.093    u_getData1/reset_IBUF
    SLICE_X67Y298        FDCE                                         f  u_getData1/r_I_N2_registered_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.511     2.383    u_getData1/CLK
    SLICE_X67Y298        FDCE                                         r  u_getData1/r_I_N2_registered_reg[0]/C
                         clock pessimism              0.000     2.383    
    SLICE_X67Y298        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.032     2.351    u_getData1/r_I_N2_registered_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                          25.093    
  -------------------------------------------------------------------
                         slack                                 22.743    

Slack (MET) :             22.743ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_N2_registered_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.311ns (28.474%)  route 0.782ns (71.526%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            24.000ns
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.511ns (routing 0.699ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 24.000    24.000    
    D7                                                0.000    24.000 r  reset (IN)
                         net (fo=0)                   0.000    24.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.311    24.311 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    24.311    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    24.311 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.782    25.093    u_getData1/reset_IBUF
    SLICE_X67Y298        FDCE                                         f  u_getData1/r_I_N2_registered_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.511     2.383    u_getData1/CLK
    SLICE_X67Y298        FDCE                                         r  u_getData1/r_I_N2_registered_reg[4]/C
                         clock pessimism              0.000     2.383    
    SLICE_X67Y298        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.032     2.351    u_getData1/r_I_N2_registered_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                          25.093    
  -------------------------------------------------------------------
                         slack                                 22.743    

Slack (MET) :             22.743ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_N2_registered_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.311ns (28.474%)  route 0.782ns (71.526%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            24.000ns
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.511ns (routing 0.699ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 24.000    24.000    
    D7                                                0.000    24.000 r  reset (IN)
                         net (fo=0)                   0.000    24.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.311    24.311 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    24.311    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    24.311 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.782    25.093    u_getData1/reset_IBUF
    SLICE_X67Y298        FDCE                                         f  u_getData1/r_I_N2_registered_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.511     2.383    u_getData1/CLK
    SLICE_X67Y298        FDCE                                         r  u_getData1/r_I_N2_registered_reg[5]/C
                         clock pessimism              0.000     2.383    
    SLICE_X67Y298        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.032     2.351    u_getData1/r_I_N2_registered_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                          25.093    
  -------------------------------------------------------------------
                         slack                                 22.743    

Slack (MET) :             22.781ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.311ns (27.396%)  route 0.825ns (72.604%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            24.000ns
  Clock Path Skew:        2.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.699ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 24.000    24.000    
    D7                                                0.000    24.000 r  reset (IN)
                         net (fo=0)                   0.000    24.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.311    24.311 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    24.311    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    24.311 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.825    25.136    u_getData1/reset_IBUF
    SLICE_X71Y293        FDCE                                         f  u_getData1/r_counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.516     2.388    u_getData1/CLK
    SLICE_X71Y293        FDCE                                         r  u_getData1/r_counter_reg[0]/C
                         clock pessimism              0.000     2.388    
    SLICE_X71Y293        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.032     2.356    u_getData1/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                          25.136    
  -------------------------------------------------------------------
                         slack                                 22.781    

Slack (MET) :             22.781ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.311ns (27.396%)  route 0.825ns (72.604%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            24.000ns
  Clock Path Skew:        2.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.699ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 24.000    24.000    
    D7                                                0.000    24.000 r  reset (IN)
                         net (fo=0)                   0.000    24.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.311    24.311 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    24.311    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    24.311 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.825    25.136    u_getData1/reset_IBUF
    SLICE_X71Y293        FDCE                                         f  u_getData1/r_counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.516     2.388    u_getData1/CLK
    SLICE_X71Y293        FDCE                                         r  u_getData1/r_counter_reg[3]/C
                         clock pessimism              0.000     2.388    
    SLICE_X71Y293        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.032     2.356    u_getData1/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                          25.136    
  -------------------------------------------------------------------
                         slack                                 22.781    

Slack (MET) :             22.789ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.311ns (26.510%)  route 0.863ns (73.490%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            24.000ns
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.546ns (routing 0.699ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 24.000    24.000    
    D7                                                0.000    24.000 r  reset (IN)
                         net (fo=0)                   0.000    24.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.311    24.311 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    24.311    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    24.311 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.863    25.174    u_getData1/reset_IBUF
    SLICE_X72Y292        FDPE                                         f  u_getData1/FSM_onehot_current_state_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.546     2.418    u_getData1/CLK
    SLICE_X72Y292        FDPE                                         r  u_getData1/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.000     2.418    
    SLICE_X72Y292        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.032     2.386    u_getData1/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                          25.174    
  -------------------------------------------------------------------
                         slack                                 22.789    

Slack (MET) :             22.789ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_N1_registered_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.311ns (27.039%)  route 0.840ns (72.961%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            24.000ns
  Clock Path Skew:        2.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.523ns (routing 0.699ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 24.000    24.000    
    D7                                                0.000    24.000 r  reset (IN)
                         net (fo=0)                   0.000    24.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.311    24.311 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    24.311    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    24.311 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.840    25.151    u_getData1/reset_IBUF
    SLICE_X67Y294        FDCE                                         f  u_getData1/r_I_N1_registered_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.523     2.395    u_getData1/CLK
    SLICE_X67Y294        FDCE                                         r  u_getData1/r_I_N1_registered_reg[9]/C
                         clock pessimism              0.000     2.395    
    SLICE_X67Y294        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.032     2.363    u_getData1/r_I_N1_registered_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                          25.151    
  -------------------------------------------------------------------
                         slack                                 22.789    

Slack (MET) :             22.789ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_N2_registered_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.311ns (27.039%)  route 0.840ns (72.961%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            24.000ns
  Clock Path Skew:        2.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.523ns (routing 0.699ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 24.000    24.000    
    D7                                                0.000    24.000 r  reset (IN)
                         net (fo=0)                   0.000    24.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.311    24.311 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    24.311    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    24.311 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.840    25.151    u_getData1/reset_IBUF
    SLICE_X67Y294        FDCE                                         f  u_getData1/r_I_N2_registered_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.523     2.395    u_getData1/CLK
    SLICE_X67Y294        FDCE                                         r  u_getData1/r_I_N2_registered_reg[9]/C
                         clock pessimism              0.000     2.395    
    SLICE_X67Y294        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.032     2.363    u_getData1/r_I_N2_registered_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                          25.151    
  -------------------------------------------------------------------
                         slack                                 22.789    

Slack (MET) :             22.790ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_N1_registered_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.311ns (27.063%)  route 0.839ns (72.937%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            24.000ns
  Clock Path Skew:        2.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.521ns (routing 0.699ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 24.000    24.000    
    D7                                                0.000    24.000 r  reset (IN)
                         net (fo=0)                   0.000    24.000    reset_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.311    24.311 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    24.311    reset_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000    24.311 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.839    25.150    u_getData1/reset_IBUF
    SLICE_X67Y294        FDCE                                         f  u_getData1/r_I_N1_registered_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.521     2.393    u_getData1/CLK
    SLICE_X67Y294        FDCE                                         r  u_getData1/r_I_N1_registered_reg[13]/C
                         clock pessimism              0.000     2.393    
    SLICE_X67Y294        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.032     2.361    u_getData1/r_I_N1_registered_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                          25.150    
  -------------------------------------------------------------------
                         slack                                 22.790    





