{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747612000094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747612000095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 18 17:46:39 2025 " "Processing started: Sun May 18 17:46:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747612000095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747612000095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU_HDL -c Topmodule " "Command: quartus_sta ALU_HDL -c Topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747612000095 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747612000212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747612000736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747612000736 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612000780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612000780 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1747612001191 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Topmodule.sdc " "Synopsys Design Constraints File file not found: 'Topmodule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1747612001214 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612001214 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747612001215 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q " "create_clock -period 1.000 -name UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747612001215 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747612001215 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1747612001216 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747612001216 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747612001217 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747612001227 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747612001253 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747612001253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.807 " "Worst-case setup slack is -4.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.807             -25.152 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q  " "   -4.807             -25.152 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.448             -75.060 clk  " "   -4.448             -75.060 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612001265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.375 " "Worst-case hold slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 clk  " "    0.375               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.788               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q  " "    2.788               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612001268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747612001277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747612001280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -22.516 clk  " "   -0.394             -22.516 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q  " "    0.333               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612001287 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747612001308 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747612001339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747612001877 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747612001936 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747612001943 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747612001943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.892 " "Worst-case setup slack is -4.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.892             -25.699 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q  " "   -4.892             -25.699 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.346             -75.391 clk  " "   -4.346             -75.391 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612001952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 clk  " "    0.363               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.810               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q  " "    2.810               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612001957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747612001964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747612001969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -20.431 clk  " "   -0.394             -20.431 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q  " "    0.328               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612001978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612001978 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747612001989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747612002118 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747612002563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747612002615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747612002616 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747612002616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.557 " "Worst-case setup slack is -2.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.557             -26.390 clk  " "   -2.557             -26.390 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.349             -11.765 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q  " "   -2.349             -11.765 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612002619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.617               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q  " "    1.617               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612002629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747612002634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747612002644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.400 " "Worst-case minimum pulse width slack is -0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400             -15.173 clk  " "   -0.400             -15.173 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q  " "    0.354               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612002646 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747612002656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747612002782 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747612002784 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747612002784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.240 " "Worst-case setup slack is -2.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.240             -11.309 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q  " "   -2.240             -11.309 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.088             -22.355 clk  " "   -2.088             -22.355 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612002786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clk  " "    0.173               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.598               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q  " "    1.598               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612002796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747612002813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747612002817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.437 " "Worst-case minimum pulse width slack is -0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437             -18.316 clk  " "   -0.437             -18.316 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q  " "    0.377               0.000 UART:uart_inst\|reg_n:data_ready_reg\|Flip_Flop_D:reg_loop\[0\].ff\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747612002830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747612002830 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747612004074 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747612004075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5211 " "Peak virtual memory: 5211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747612004155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 18 17:46:44 2025 " "Processing ended: Sun May 18 17:46:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747612004155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747612004155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747612004155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747612004155 ""}
