
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_RMGWKL in circuit ff_inv (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XP7VY6 in circuit ff_inv (1)(1 instance)

Subcircuit summary:
Circuit 1: ff_inv                          |Circuit 2: ff_inv                          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ff_inv                          |Circuit 2: ff_inv                          
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
out                                        |out                                        
in                                         |in                                         
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ff_inv and ff_inv are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_SALWK2 in circuit sc_inv (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_SKDPWJ in circuit sc_inv (1)(1 instance)

Subcircuit summary:
Circuit 1: sc_inv                          |Circuit 2: sc_inv                          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sc_inv                          |Circuit 2: sc_inv                          
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
in                                         |in                                         
out                                        |out                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sc_inv and sc_inv are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_C4HEJZ in circuit cc_inv_4 (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_E6W7WZ in circuit cc_inv_4 (1)(1 instance)

Subcircuit summary:
Circuit 1: cc_inv_4                        |Circuit 2: cc_inv_4                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cc_inv_4                        |Circuit 2: cc_inv_4                        
-------------------------------------------|-------------------------------------------
in                                         |in                                         
gnd                                        |gnd                                        
out                                        |out                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cc_inv_4 and cc_inv_4 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_SALLWN in circuit cc_inv_dt05 (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_6QYSWZ in circuit cc_inv_dt05 (1)(2 instances)

Subcircuit summary:
Circuit 1: cc_inv_dt05                     |Circuit 2: cc_inv_dt05                     
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
sky130_fd_pr__pfet_01v8 (2)                |sky130_fd_pr__pfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cc_inv_dt05                     |Circuit 2: cc_inv_dt05                     
-------------------------------------------|-------------------------------------------
sw_p                                       |sw_p                                       
sw_n                                       |sw_n                                       
gnd                                        |gnd                                        
vdd                                        |vdd                                        
out                                        |out                                        
in                                         |in                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cc_inv_dt05 and cc_inv_dt05 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_AXGLWN in circuit cc_inv_dt05_long (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_XPYS9A in circuit cc_inv_dt05_long (1)(2 instances)

Subcircuit summary:
Circuit 1: cc_inv_dt05_long                |Circuit 2: cc_inv_dt05_long                
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
sky130_fd_pr__pfet_01v8 (2)                |sky130_fd_pr__pfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: cc_inv_dt05_long                |Circuit 2: cc_inv_dt05_long                
-------------------------------------------|-------------------------------------------
sw_p                                       |sw_p                                       
sw_n                                       |sw_n                                       
gnd                                        |gnd                                        
vdd                                        |vdd                                        
in                                         |in                                         
out                                        |out                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cc_inv_dt05_long and cc_inv_dt05_long are equivalent.

Subcircuit summary:
Circuit 1: nauta_ota_dtrim2b               |Circuit 2: nauta_ota_dtrim2b               
-------------------------------------------|-------------------------------------------
ff_inv (2)                                 |ff_inv (2)                                 
sc_inv (2)                                 |sc_inv (2)                                 
cc_inv_4 (2)                               |cc_inv_4 (2)                               
cc_inv_dt05 (2)                            |cc_inv_dt05 (2)                            
cc_inv_dt05_long (2)                       |cc_inv_dt05_long (2)                       
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nauta_ota_dtrim2b               |Circuit 2: nauta_ota_dtrim2b               
-------------------------------------------|-------------------------------------------
out_p                                      |out_p                                      
out_n                                      |out_n                                      
in_n                                       |in_n                                       
in_p                                       |in_p                                       
sw_p_B1                                    |sw_p_B1                                    
sw_p_A1                                    |sw_p_A1                                    
sw_n_B1                                    |sw_n_B1                                    
sw_n_A1                                    |sw_n_A1                                    
sw_p_B05                                   |sw_p_B05                                   
sw_p_A05                                   |sw_p_A05                                   
sw_n_B05                                   |sw_n_B05                                   
sw_n_A05                                   |sw_n_A05                                   
vdd                                        |vdd                                        
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nauta_ota_dtrim2b and nauta_ota_dtrim2b are equivalent.

Cell tt_um_nurirfansyah_nauta (0) disconnected node: clk
Cell tt_um_nurirfansyah_nauta (0) disconnected node: ena
Cell tt_um_nurirfansyah_nauta (0) disconnected node: rst_n
Cell tt_um_nurirfansyah_nauta (0) disconnected node: ua[4]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: ua[5]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: ua[6]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: ua[7]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_in[0]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_in[1]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_in[2]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_in[3]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_in[4]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_in[5]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_in[6]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_in[7]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_oe[0]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_oe[1]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_oe[2]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_oe[3]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_oe[4]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_oe[5]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_oe[6]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_oe[7]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uo_out[1]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uo_out[2]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uo_out[3]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uo_out[4]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uo_out[5]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uo_out[6]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uo_out[7]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_out[0]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_out[1]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_out[2]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_out[3]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_out[4]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_out[5]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_out[6]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uio_out[7]
Cell tt_um_nurirfansyah_nauta (0) disconnected node: uo_out[0]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: clk
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: ena
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: rst_n
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: ua[4]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: ua[5]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: ua[6]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: ua[7]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_in[0]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_in[1]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_in[2]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_in[3]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_in[4]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_in[5]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_in[6]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_in[7]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_oe[0]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_oe[1]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_oe[2]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_oe[3]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_oe[4]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_oe[5]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_oe[6]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_oe[7]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_out[0]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_out[1]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_out[2]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_out[3]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_out[4]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_out[5]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_out[6]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uio_out[7]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uo_out[0]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uo_out[1]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uo_out[2]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uo_out[3]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uo_out[4]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uo_out[5]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uo_out[6]
Cell tt_um_sky25a_nurirfansyah_nauta (1) disconnected node: uo_out[7]
Subcircuit summary:
Circuit 1: tt_um_nurirfansyah_nauta        |Circuit 2: tt_um_sky25a_nurirfansyah_nauta 
-------------------------------------------|-------------------------------------------
nauta_ota_dtrim2b (1)                      |nauta_ota_dtrim2b (1)                      
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: tt_um_nurirfansyah_nauta        |Circuit 2: tt_um_sky25a_nurirfansyah_nauta 
-------------------------------------------|-------------------------------------------
ua[3]                                      |ua[3]                                      
ua[0]                                      |ua[0]                                      
ua[2]                                      |ua[2]                                      
ua[1]                                      |ua[1]                                      
ui_in[0]                                   |ui_in[0]                                   
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
VGND                                       |VGND                                       
VDPWR                                      |VDPWR                                      
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ua[4]                                      |ua[4]                                      
ua[5]                                      |ua[5]                                      
ua[6]                                      |ua[6]                                      
ua[7]                                      |ua[7]                                      
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uio_oe[0]                                  |uio_oe[0]                                  
uio_oe[1]                                  |uio_oe[1]                                  
uio_oe[2]                                  |uio_oe[2]                                  
uio_oe[3]                                  |uio_oe[3]                                  
uio_oe[4]                                  |uio_oe[4]                                  
uio_oe[5]                                  |uio_oe[5]                                  
uio_oe[6]                                  |uio_oe[6]                                  
uio_oe[7]                                  |uio_oe[7]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
uio_out[0]                                 |uio_out[0]                                 
uio_out[1]                                 |uio_out[1]                                 
uio_out[2]                                 |uio_out[2]                                 
uio_out[3]                                 |uio_out[3]                                 
uio_out[4]                                 |uio_out[4]                                 
uio_out[5]                                 |uio_out[5]                                 
uio_out[6]                                 |uio_out[6]                                 
uio_out[7]                                 |uio_out[7]                                 
uo_out[0]                                  |uo_out[0]                                  
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes tt_um_nurirfansyah_nauta and tt_um_sky25a_nurirfansyah_nauta are equivalent.

Final result: Circuits match uniquely.
.
