Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.1 (lin64) Build 248050 Wed Mar 27 17:11:51 MDT 2013
| Date         : Tue Aug  6 14:09:08 2013
| Host         : nf-test104.cl.cam.ac.uk running 64-bit unknown
| Command      : report_utilization -file nf10_input_arbiter_utilization_synth.rpt -pb nf10_input_arbiter_utilization_synth.pb
| Design       : nf10_input_arbiter
| Device       : xc7vx690t
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GTX Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Loced | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 2810 |     0 |    433200 |  0.64 |
|   LUT as Logic          | 2810 |     0 |    433200 |  0.64 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 4285 |     0 |    866400 |  0.49 |
|   Register as Flip Flop | 4285 |     0 |    866400 |  0.49 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    0 |     0 |    216600 |  0.00 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis for a more realistic count.


2. Memory
---------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Loced | Available | Util% |
+-----------------+------+-------+-----------+-------+
| RAMB36/FIFO36   |   30 |     0 |      1470 |  2.04 |
|   RAMB36E1 only |   30 |       |           |       |
| RAMB18/FIFO18   |    0 |     0 |      2940 |  0.00 |
+-----------------+------+-------+-----------+-------+


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Loced | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      3600 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Loced | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  | 2517 |     0 |       850 | 296.11 |
| Bonded IPADs                |    0 |     0 |       110 |   0.00 |
| Bonded OPADs                |    0 |     0 |        72 |   0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        36 |   0.00 |
| GTHE2_COMMON                |    0 |     0 |         9 |   0.00 |
| IBUFGDS                     |    0 |     0 |       816 |   0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |   0.00 |
| IN_FIFO                     |    0 |     0 |        80 |   0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |   0.00 |
| PHASER_REF                  |    0 |     0 |        20 |   0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |   0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |   0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |   0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |   0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |   0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        40 |   0.00 |
| ILOGIC                      |    0 |     0 |       850 |   0.00 |
| OLOGIC                      |    0 |     0 |       850 |   0.00 |
+-----------------------------+------+-------+-----------+--------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.12 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+
| Ref Name | Used |
+----------+------+
| FDRE     | 4285 |
| LUT3     | 2111 |
| IBUF     | 2093 |
| LUT5     |  871 |
| OBUF     |  424 |
| LUT6     |   48 |
| RAMB36E1 |   30 |
| LUT4     |   30 |
| LUT2     |   28 |
| LUT1     |   17 |
| BUFG     |    1 |
+----------+------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


