// Seed: 2878280584
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  reg id_3;
  wor id_4 = 1'b0;
  assign module_1.id_0 = 0;
  always_latch id_3 <= 1'b0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri id_6,
    input wor id_7,
    output wor id_8,
    input wire id_9,
    output wand id_10,
    input tri id_11,
    output uwire id_12,
    output uwire id_13,
    input wor id_14,
    input wor id_15,
    input uwire id_16,
    output uwire id_17,
    input tri1 id_18
);
  tri id_20 = 1;
  module_0 modCall_1 (
      id_20,
      id_20
  );
  wire id_21;
endmodule
