F:/MyTemporary/Github/GLPP2024/IRRoute/IPCores/ZPLL/rtl/ZPLL.v {1 {vlog -work work -stats=none F:/MyTemporary/Github/GLPP2024/IRRoute/IPCores/ZPLL/rtl/ZPLL.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
-- Compiling module ZPLL
-- Compiling module ZPLL_ipgen_lscc_pll

Top level modules:
	ZPLL

} {} {}} F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZResetGenerator.v {1 {vlog -work work -stats=none F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZResetGenerator.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
-- Compiling module ZResetGenerator

Top level modules:
	ZResetGenerator

} {} {}} F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZUART_Tx.v {1 {vlog -work work -stats=none F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZUART_Tx.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
-- Compiling module ZUART_Tx

Top level modules:
	ZUART_Tx

} {} {}} F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZOctalRAMCfg.v {1 {vlog -work work -stats=none F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZOctalRAMCfg.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
-- Compiling module ZOctalRAMCfg

Top level modules:
	ZOctalRAMCfg

} {} {}} F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZHyperRAMMux_B.v {1 {vlog -work work -stats=none F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZHyperRAMMux_B.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
-- Compiling module ZHyperRAMMux_B

Top level modules:
	ZHyperRAMMux_B

} {} {}} F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZIRSensor_Controller.v {1 {vlog -work work -stats=none F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZIRSensor_Controller.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
-- Compiling module ZIRSensor_Controller

Top level modules:
	ZIRSensor_Controller

} {} {}} F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZIRCfg_Data.v {1 {vlog -work work -stats=none F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZIRCfg_Data.v
Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
-- Compiling module ZIRCfg_Data

Top level modules:
	ZIRCfg_Data

} {} {}}
