# 8-bit ALU in Verilog

## Overview
Designed an 8-bit Arithmetic Logic Unit using RTL Verilog.

## Operations
ADD, SUB, AND, OR, XOR, NOT, SHIFT LEFT, SHIFT RIGHT

## Files
alu.v      - RTL design
alu_tb.v   - Testbench

## Tools
ModelSim / Vivado simulation

## Skills Practiced
RTL Design, Combinational Logic, Testbench Verification, Waveform Debugging

## Verification
Verified using self-checking testbench and waveform analysis.

