Metric,Value
design__instance__count,143731
design__instance__area,3.66146E+6
design__instance_unmapped__count,0
synthesis__check_error__count,99
design__max_slew_violation__count__corner:nom_tt_025C_1v80,10412
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1621
design__max_cap_violation__count__corner:nom_tt_025C_1v80,52
power__internal__total,0.0006273852195590734
power__switching__total,0.0012378616956993937
power__leakage__total,7.369215495600656E-7
power__total,0.0018659838242456317
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-3.037976178832065
clock__skew__worst_setup__corner:nom_tt_025C_1v80,1.2238286286336073
timing__hold__ws__corner:nom_tt_025C_1v80,2.680319153601469
timing__setup__ws__corner:nom_tt_025C_1v80,32.7733476300457
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,3.114805
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,32.773346
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,12777
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1621
design__max_cap_violation__count__corner:nom_ss_100C_1v60,206
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-3.339761450812844
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.54802575140174
timing__hold__ws__corner:nom_ss_100C_1v60,4.387487830567527
timing__setup__ws__corner:nom_ss_100C_1v60,26.908334100312427
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,4.387488
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,26.908335
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,9699
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1621
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,11
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.9547982674747164
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.0698233712833478
timing__hold__ws__corner:nom_ff_n40C_1v95,1.8471287244791639
timing__setup__ws__corner:nom_ff_n40C_1v95,34.971912577927945
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,1.892329
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,34.971912
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,8104
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1621
design__max_cap_violation__count__corner:min_tt_025C_1v80,36
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.9524201696887125
clock__skew__worst_setup__corner:min_tt_025C_1v80,1.1421082181042075
timing__hold__ws__corner:min_tt_025C_1v80,2.7984761966511456
timing__setup__ws__corner:min_tt_025C_1v80,32.92928334324578
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,3.103502
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,32.929283
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,10573
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1621
design__max_cap_violation__count__corner:min_ss_100C_1v60,171
clock__skew__worst_hold__corner:min_ss_100C_1v60,-3.2218975066499587
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.424010283330034
timing__hold__ws__corner:min_ss_100C_1v60,4.218629120995328
timing__setup__ws__corner:min_ss_100C_1v60,27.239693938148807
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,4.218629
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,27.239695
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,7271
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1621
design__max_cap_violation__count__corner:min_ff_n40C_1v95,3
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.8444158944417683
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.0008603118461132
timing__hold__ws__corner:min_ff_n40C_1v95,1.906736156267892
timing__setup__ws__corner:min_ff_n40C_1v95,35.03936084902754
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,1.925718
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,35.039360
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,12618
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1621
design__max_cap_violation__count__corner:max_tt_025C_1v80,64
clock__skew__worst_hold__corner:max_tt_025C_1v80,-3.1482923825708746
clock__skew__worst_setup__corner:max_tt_025C_1v80,1.2802768096941124
timing__hold__ws__corner:max_tt_025C_1v80,2.5240681370534834
timing__setup__ws__corner:max_tt_025C_1v80,32.681350106731294
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,3.127011
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,32.681351
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,15274
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1621
design__max_cap_violation__count__corner:max_ss_100C_1v60,250
clock__skew__worst_hold__corner:max_ss_100C_1v60,-3.402265232510129
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.6161108464462703
timing__hold__ws__corner:max_ss_100C_1v60,4.533388015519586
timing__setup__ws__corner:max_ss_100C_1v60,26.654441186433207
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,4.533388
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,26.654442
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,11710
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1621
design__max_cap_violation__count__corner:max_ff_n40C_1v95,21
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-3.053803518718749
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.1067440610560508
timing__hold__ws__corner:max_ff_n40C_1v95,1.7687567466867335
timing__setup__ws__corner:max_ff_n40C_1v95,34.95654353811879
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,1.885216
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,34.956543
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
design__max_slew_violation__count,15274
design__max_fanout_violation__count,1621
design__max_cap_violation__count,250
clock__skew__worst_hold,-2.8444158944417683
clock__skew__worst_setup,1.0008603118461132
timing__hold__ws,1.7687567466867335
timing__setup__ws,26.654441186433207
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,1.885216
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,26.654442
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 2920.0 3520.0
design__core__bbox,5.52 10.88 2914.1 3508.8
flow__warnings__count,1
flow__errors__count,0
design__io,645
design__die__area,1.02784E+7
design__core__area,1.0174E+7
design__instance__count__stdcell,143718
design__instance__area__stdcell,315531
design__instance__count__macros,13
design__instance__area__macros,3.34592E+6
design__instance__utilization,0.359884
design__instance__utilization__stdcell,0.046211
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vccd2,0
design__power_grid_violation__count__net:vdda1,0
design__power_grid_violation__count__net:vdda2,0
design__power_grid_violation__count__net:vssa1,0
design__power_grid_violation__count__net:vssa2,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vssd2,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,41.12
design__instance__displacement__mean,0
design__instance__displacement__max,8.24
route__wirelength__estimated,3.99295E+6
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,4
antenna__violating__nets,203
antenna__violating__pins,235
route__antenna_violation__count,203
route__net,10222
route__net__special,8
route__drc_errors__iter:1,7859
route__wirelength__iter:1,4502389
route__drc_errors__iter:2,791
route__wirelength__iter:2,4496619
route__drc_errors__iter:3,375
route__wirelength__iter:3,4495944
route__drc_errors__iter:4,2
route__wirelength__iter:4,4496079
route__drc_errors__iter:5,0
route__wirelength__iter:5,4496077
route__drc_errors,0
route__wirelength,4496077
route__vias,161260
route__vias__singlecut,161260
route__vias__multicut,0
design__disconnected_pin__count,296
design__critical_disconnected_pin__count,0
route__wirelength__max,7086.27
timing__unannotated_net__count__corner:nom_tt_025C_1v80,498
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,498
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,498
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,498
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,498
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,498
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,498
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,498
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,498
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,498
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79963
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000372219
design_powergrid__voltage__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vccd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vdda2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000375574
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,6.42371E-7
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000375574
design_powergrid__voltage__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssd2__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa1__corner:nom_tt_025C_1v80,0
design_powergrid__voltage__worst__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__average__net:vssa2__corner:nom_tt_025C_1v80,0
design_powergrid__drop__worst__net:vssa2__corner:nom_tt_025C_1v80,0
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,7.2099999999999995784426796985311369780902168713510036468505859375E-7
ir__drop__worst,0.0003719999999999999890955282300097906045266427099704742431640625
design__xor_difference__count,0
magic__drc_error__count,8
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
