// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module FetchUnit(	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
  input         clk,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
                resetn,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
  output [31:0] io_preFetch_pcNext,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
  input         io_preFetch_data_valid,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
  input  [31:0] io_preFetch_data_bits,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
  input         io_jinfo_jwen,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
  input  [31:0] io_jinfo_jwaddr,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
  input         io_binfo_bwen,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
  input  [31:0] io_binfo_bwaddr,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
  input         io_cp0_isex,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
                io_cp0_eret,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
  input  [31:0] io_cp0_eretpc,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
  input         io_slotSignal_decode,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
                io_slotSignal_execute,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
                io_ctrl_stall,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
                io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
  output [31:0] io_out_pc,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
                io_out_debug_pc,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
  output        io_out_slot,	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
  output [31:0] io_out_inst	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
);

  reg  [31:0] pcReg;	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:33:26
  wire [31:0] _pcNextTmp_T = pcReg + 32'h4;	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:33:26, :34:25
  wire        dontgo = ~io_preFetch_data_valid | io_ctrl_stall | io_ctrl_ex;	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:35:{19,51}
  always @(posedge clk) begin	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
    if (resetn)	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
      pcReg <= 32'hBFBFFFFC;	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:33:26
    else if (io_cp0_isex)	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
      pcReg <= 32'hBFC00380;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:33:26
    else if (io_cp0_eret)	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
      pcReg <= io_cp0_eretpc;	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:33:26
    else if (~dontgo) begin	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:35:51
      if (io_jinfo_jwen)	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
        pcReg <= io_jinfo_jwaddr;	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:33:26
      else if (io_binfo_bwen)	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
        pcReg <= io_binfo_bwaddr;	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:33:26
      else	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:9:14
        pcReg <= _pcNextTmp_T;	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:33:26, :34:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
        pcReg = _RANDOM[/*Zero width*/ 1'b0];	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7, :33:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_preFetch_pcNext =
    io_cp0_isex
      ? 32'hBFC00380
      : io_cp0_eret
          ? io_cp0_eretpc
          : dontgo
              ? pcReg
              : io_jinfo_jwen
                  ? io_jinfo_jwaddr
                  : io_binfo_bwen ? io_binfo_bwaddr : _pcNextTmp_T;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7, :33:26, :34:25, :35:51
  assign io_out_pc = _pcNextTmp_T;	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7, :34:25
  assign io_out_debug_pc = pcReg;	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7, :33:26
  assign io_out_slot = io_slotSignal_decode | io_slotSignal_execute;	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7, :51:43
  assign io_out_inst = io_preFetch_data_valid ? io_preFetch_data_bits : 32'h0;	// src/main/scala/cpu/core/pipeline/components/fetch/FetchUnit.scala:8:7, :52:46, :53:25
endmodule

module Decoder(	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:10:7
  input  [31:0] io_rawInst,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:14
  output        io_instInfo_wb,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:14
  output [3:0]  io_instInfo_fu,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:14
                io_instInfo_fuop,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:14
  output [4:0]  io_instInfo_rd,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:14
  output        io_instInfo_op1,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:14
                io_instInfo_op2,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:14
  output [31:0] io_instInfo_imm,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:14
  output [4:0]  io_rsaddr,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:14
                io_rtaddr,	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:14
  output        io_isex	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:11:14
);

  wire             _res_T_1 = io_rawInst == 32'h0;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:143:39
  wire [16:0]      _GEN = {io_rawInst[31:26], io_rawInst[10:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_3 = _GEN == 17'h20;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_5 = io_rawInst[31:26] == 6'h8;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_7 = _GEN == 17'h21;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_9 = io_rawInst[31:26] == 6'h9;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_11 = _GEN == 17'h22;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_13 = _GEN == 17'h23;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_15 = _GEN == 17'h2A;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_17 = io_rawInst[31:26] == 6'hA;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_19 = _GEN == 17'h2B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_21 = io_rawInst[31:26] == 6'hB;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [21:0]      _GEN_0 = {io_rawInst[31:26], io_rawInst[15:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_23 = _GEN_0 == 22'h1A;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_25 = _GEN_0 == 22'h1B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_27 = _GEN_0 == 22'h18;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_29 = _GEN_0 == 22'h19;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_31 = _GEN == 17'h24;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_33 = io_rawInst[31:26] == 6'hC;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_35 = io_rawInst[31:21] == 11'h1E0;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_37 = _GEN == 17'h27;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_39 = _GEN == 17'h25;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_41 = io_rawInst[31:26] == 6'hD;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_43 = _GEN == 17'h26;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_45 = io_rawInst[31:26] == 6'hE;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_47 = _GEN == 17'h4;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [16:0]      _GEN_1 = {io_rawInst[31:21], io_rawInst[5:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_49 = _GEN_1 == 17'h0;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:143:39
  wire             _res_T_51 = _GEN == 17'h7;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_53 = _GEN_1 == 17'h3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_55 = _GEN == 17'h6;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_57 = _GEN_1 == 17'h2;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_59 = io_rawInst[31:26] == 6'h4;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_61 = io_rawInst[31:26] == 6'h5;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [10:0]      _GEN_2 = {io_rawInst[31:26], io_rawInst[20:16]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_63 = _GEN_2 == 11'h21;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_65 = _GEN_2 == 11'hE0;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_67 = _GEN_2 == 11'hC0;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_69 = _GEN_2 == 11'h20;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_71 = _GEN_2 == 11'h30;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_73 = _GEN_2 == 11'h31;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_75 = io_rawInst[31:26] == 6'h2;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_77 = io_rawInst[31:26] == 6'h3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_79 =
    {io_rawInst[31:26], io_rawInst[20:11], io_rawInst[5:0]} == 22'h8;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_81 =
    {io_rawInst[31:26], io_rawInst[20:16], io_rawInst[5:0]} == 17'h9;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [26:0]      _GEN_3 = {io_rawInst[31:16], io_rawInst[10:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_83 = _GEN_3 == 27'h10;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_85 = _GEN_3 == 27'h12;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [26:0]      _GEN_4 = {io_rawInst[31:26], io_rawInst[20:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_87 = _GEN_4 == 27'h11;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_89 = _GEN_4 == 27'h13;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [11:0]      _GEN_5 = {io_rawInst[31:26], io_rawInst[5:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_91 = _GEN_5 == 12'hD;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_93 = _GEN_5 == 12'hC;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_95 = io_rawInst[31:26] == 6'h20;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_97 = io_rawInst[31:26] == 6'h24;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_99 = io_rawInst[31:26] == 6'h21;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_101 = io_rawInst[31:26] == 6'h25;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_103 = io_rawInst[31:26] == 6'h23;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_105 = io_rawInst[31:26] == 6'h22;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_107 = io_rawInst[31:26] == 6'h26;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_109 = io_rawInst[31:26] == 6'h28;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_111 = io_rawInst[31:26] == 6'h29;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_113 = io_rawInst[31:26] == 6'h2B;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_115 = io_rawInst[31:26] == 6'h2A;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_117 = io_rawInst[31:26] == 6'h2E;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_119 = io_rawInst == 32'h42000018;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [18:0]      _GEN_6 = {io_rawInst[31:21], io_rawInst[10:3]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_247 = _GEN_6 == 19'h20000;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _res_T_124 = _GEN_6 == 19'h20400;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire             _GEN_7 =
    _res_T_95 | _res_T_97 | _res_T_99 | _res_T_101 | _res_T_103 | _res_T_105 | _res_T_107
    | _res_T_109 | _res_T_111 | _res_T_113 | _res_T_115 | _res_T_117;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_8 = _res_T_91 | _res_T_93;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_9 = _res_T_83 | _res_T_85 | _res_T_87 | _res_T_89;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_10 = _res_T_71 | _res_T_73;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_11 =
    _res_T_59 | _res_T_61 | _res_T_63 | _res_T_65 | _res_T_67 | _res_T_69;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire [2:0]       res_1 =
    _res_T_1 | _res_T_3
      ? 3'h0
      : _res_T_5
          ? 3'h2
          : _res_T_7
              ? 3'h0
              : _res_T_9
                  ? 3'h2
                  : _res_T_11 | _res_T_13 | _res_T_15
                      ? 3'h0
                      : _res_T_17
                          ? 3'h2
                          : _res_T_19
                              ? 3'h0
                              : _res_T_21
                                  ? 3'h2
                                  : _res_T_23 | _res_T_25 | _res_T_27 | _res_T_29
                                    | _res_T_31
                                      ? 3'h0
                                      : _res_T_33
                                          ? 3'h3
                                          : _res_T_35
                                              ? 3'h4
                                              : _res_T_37 | _res_T_39
                                                  ? 3'h0
                                                  : _res_T_41
                                                      ? 3'h3
                                                      : _res_T_43
                                                          ? 3'h0
                                                          : _res_T_45
                                                              ? 3'h3
                                                              : _res_T_47
                                                                  ? 3'h0
                                                                  : _res_T_49
                                                                      ? 3'h1
                                                                      : _res_T_51
                                                                          ? 3'h0
                                                                          : _res_T_53
                                                                              ? 3'h1
                                                                              : _res_T_55
                                                                                  ? 3'h0
                                                                                  : _res_T_57
                                                                                      ? 3'h1
                                                                                      : _GEN_11
                                                                                          ? 3'h2
                                                                                          : _GEN_10
                                                                                              ? 3'h6
                                                                                              : _res_T_75
                                                                                                | _res_T_77
                                                                                                  ? 3'h5
                                                                                                  : _res_T_79
                                                                                                    | _res_T_81
                                                                                                    | _GEN_9
                                                                                                      ? 3'h0
                                                                                                      : _GEN_8
                                                                                                          ? 3'h7
                                                                                                          : {1'h0,
                                                                                                             _GEN_7,
                                                                                                             1'h0};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_12 = _res_T_55 | _res_T_57;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_13 =
    _res_T_31 | _res_T_33 | _res_T_35 | _res_T_37 | _res_T_39 | _res_T_41 | _res_T_43
    | _res_T_45 | _res_T_47 | _res_T_49 | _res_T_51 | _res_T_53 | _GEN_12;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_14 = _res_T_27 | _res_T_29;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _GEN_15 = _res_T_19 | _res_T_21;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire             _io_instInfo_imm_T_26 = res_1 == 3'h1;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:100:33
  wire             _io_instInfo_imm_T_28 = res_1 == 3'h2;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:100:33
  wire             _io_instInfo_imm_T_30 = res_1 == 3'h3;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:100:33
  wire             _GEN_16 = _io_instInfo_imm_T_30 | _io_instInfo_imm_T_28;	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:100:33
  wire             _io_instInfo_imm_T_34 = res_1 == 3'h6;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:100:33
  wire             _io_instInfo_imm_T_36 = res_1 == 3'h4;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:100:33
  wire [7:0][31:0] _GEN_17 =
    {{32'h0},
     {{{16{io_rawInst[15]}}, io_rawInst[15:0]}},
     {{{6{io_rawInst[25]}}, io_rawInst[25:0]}},
     {{io_rawInst[15:0], 16'h0}},
     {{16'h0, io_rawInst[15:0]}},
     {{{16{io_rawInst[15]}}, io_rawInst[15:0]}},
     {{27'h0, io_rawInst[10:6]}},
     {{21'h0, io_rawInst[10:0]}}};	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:100:33, :130:38, :143:39, :145:32, :146:32, :147:34, :149:34, src/main/scala/cpu/utils/Functions.scala:10:{15,20,38}, :14:{15,20}, :18:8
  assign io_instInfo_wb =
    ~_res_T_1
    & (_res_T_3 | _res_T_5 | _res_T_7 | _res_T_9 | _res_T_11 | _res_T_13 | _res_T_15
       | _res_T_17 | _res_T_19 | _res_T_21 | _res_T_23 | _res_T_25 | ~_GEN_14
       & (_GEN_13 | ~_GEN_11
          & (_GEN_10 | ~_res_T_75
             & (_res_T_77 | ~_res_T_79
                & (_res_T_81 | _res_T_83 | _res_T_85 | ~(_res_T_87 | _res_T_89 | _GEN_8)
                   & (_res_T_95 | _res_T_97 | _res_T_99 | _res_T_101 | _res_T_103
                      | _res_T_105 | _res_T_107
                      | ~(_res_T_109 | _res_T_111 | _res_T_113 | _res_T_115 | _res_T_117
                          | _res_T_119) & _res_T_247))))));	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:10:7
  assign io_instInfo_fu =
    _res_T_1
      ? 4'h0
      : _res_T_3 | _res_T_5 | _res_T_7 | _res_T_9 | _res_T_11 | _res_T_13 | _res_T_15
        | _res_T_17 | _GEN_15
          ? 4'h1
          : _res_T_23 | _res_T_25 | _GEN_14
              ? 4'h4
              : _GEN_13
                  ? 4'h1
                  : _res_T_59 | _res_T_61 | _res_T_63 | _res_T_65 | _res_T_67 | _res_T_69
                    | _GEN_10
                      ? 4'h2
                      : _res_T_75 | _res_T_77 | _res_T_79 | _res_T_81
                          ? 4'h3
                          : _GEN_9
                              ? 4'h5
                              : _GEN_8
                                  ? 4'h7
                                  : _GEN_7
                                      ? 4'h6
                                      : _res_T_119 | _res_T_247 | _res_T_124
                                          ? 4'h7
                                          : 4'h0;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:10:7
  assign io_instInfo_fuop =
    _res_T_1
      ? 4'h0
      : _res_T_3 | _res_T_5
          ? 4'hE
          : _res_T_7 | _res_T_9
              ? 4'h2
              : _res_T_11
                  ? 4'hF
                  : _res_T_13
                      ? 4'h3
                      : _res_T_15 | _res_T_17
                          ? 4'hD
                          : _GEN_15
                              ? 4'h5
                              : _res_T_23
                                  ? 4'hA
                                  : _res_T_25
                                      ? 4'h2
                                      : _res_T_27
                                          ? 4'h9
                                          : _res_T_29
                                              ? 4'h1
                                              : _res_T_31 | _res_T_33
                                                  ? 4'h4
                                                  : _res_T_35
                                                      ? 4'h7
                                                      : _res_T_37
                                                          ? 4'h6
                                                          : _res_T_39 | _res_T_41
                                                              ? 4'h7
                                                              : _res_T_43 | _res_T_45
                                                                  ? 4'h8
                                                                  : _res_T_47 | _res_T_49
                                                                      ? 4'h9
                                                                      : _res_T_51
                                                                        | _res_T_53
                                                                          ? 4'hB
                                                                          : _GEN_12
                                                                              ? 4'hA
                                                                              : _res_T_59
                                                                                  ? 4'h1
                                                                                  : _res_T_61
                                                                                      ? 4'h2
                                                                                      : _res_T_63
                                                                                          ? 4'h3
                                                                                          : _res_T_65
                                                                                              ? 4'h4
                                                                                              : _res_T_67
                                                                                                  ? 4'h5
                                                                                                  : _res_T_69
                                                                                                      ? 4'h6
                                                                                                      : _res_T_71
                                                                                                          ? 4'hE
                                                                                                          : _res_T_73
                                                                                                              ? 4'hB
                                                                                                              : _res_T_75
                                                                                                                  ? 4'h1
                                                                                                                  : _res_T_77
                                                                                                                      ? 4'h9
                                                                                                                      : _res_T_79
                                                                                                                          ? 4'h5
                                                                                                                          : _res_T_81
                                                                                                                              ? 4'hD
                                                                                                                              : _res_T_83
                                                                                                                                  ? 4'hA
                                                                                                                                  : _res_T_85
                                                                                                                                      ? 4'h8
                                                                                                                                      : _res_T_87
                                                                                                                                          ? 4'hB
                                                                                                                                          : _res_T_89
                                                                                                                                              ? 4'h9
                                                                                                                                              : _res_T_91
                                                                                                                                                  ? 4'h1
                                                                                                                                                  : _res_T_93
                                                                                                                                                      ? 4'h2
                                                                                                                                                      : _res_T_95
                                                                                                                                                          ? 4'h4
                                                                                                                                                          : _res_T_97
                                                                                                                                                              ? 4'h5
                                                                                                                                                              : _res_T_99
                                                                                                                                                                  ? 4'h6
                                                                                                                                                                  : _res_T_101
                                                                                                                                                                      ? 4'h7
                                                                                                                                                                      : _res_T_103
                                                                                                                                                                          ? 4'h3
                                                                                                                                                                          : _res_T_105
                                                                                                                                                                              ? 4'h1
                                                                                                                                                                              : _res_T_107
                                                                                                                                                                                  ? 4'h2
                                                                                                                                                                                  : _res_T_109
                                                                                                                                                                                      ? 4'h8
                                                                                                                                                                                      : _res_T_111
                                                                                                                                                                                          ? 4'h9
                                                                                                                                                                                          : _res_T_113
                                                                                                                                                                                              ? 4'hA
                                                                                                                                                                                              : _res_T_115
                                                                                                                                                                                                  ? 4'hB
                                                                                                                                                                                                  : _res_T_117
                                                                                                                                                                                                      ? 4'hC
                                                                                                                                                                                                      : {1'h0,
                                                                                                                                                                                                         _res_T_119
                                                                                                                                                                                                           ? 3'h3
                                                                                                                                                                                                           : _res_T_247
                                                                                                                                                                                                               ? 3'h4
                                                                                                                                                                                                               : _res_T_124
                                                                                                                                                                                                                   ? 3'h5
                                                                                                                                                                                                                   : 3'h0};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:10:7
  assign io_instInfo_rd =
    res_1 == 3'h5 | _io_instInfo_imm_T_34
      ? 5'h1F
      : _io_instInfo_imm_T_36 | _GEN_16
          ? io_rawInst[20:16]
          : _io_instInfo_imm_T_26 | res_1 == 3'h0 ? io_rawInst[15:11] : 5'h0;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:10:7, :100:33, :129:20, :130:38, :132:21
  assign io_instInfo_op1 =
    ~(_io_instInfo_imm_T_36 | _io_instInfo_imm_T_34 | _GEN_16) & _io_instInfo_imm_T_26;	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:10:7, :100:33
  assign io_instInfo_op2 =
    _io_instInfo_imm_T_36 | _io_instInfo_imm_T_30 | _io_instInfo_imm_T_28;	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:10:7, :100:33, :110:33
  assign io_instInfo_imm = _GEN_17[res_1];	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:10:7, :100:33, :130:38, :143:39
  assign io_rsaddr = io_rawInst[25:21];	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:10:7, :128:20
  assign io_rtaddr = io_rawInst[20:16];	// src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:10:7, :129:20
  assign io_isex =
    ~(_res_T_1 | _res_T_3 | _res_T_5 | _res_T_7 | _res_T_9 | _res_T_11 | _res_T_13
      | _res_T_15 | _res_T_17 | _res_T_19 | _res_T_21 | _res_T_23 | _res_T_25 | _res_T_27
      | _res_T_29 | _res_T_31 | _res_T_33 | _res_T_35 | _res_T_37 | _res_T_39 | _res_T_41
      | _res_T_43 | _res_T_45 | _res_T_47 | _res_T_49 | _res_T_51 | _res_T_53 | _res_T_55
      | _res_T_57 | _res_T_59 | _res_T_61 | _res_T_63 | _res_T_65 | _res_T_67 | _res_T_69
      | _res_T_71 | _res_T_73 | _res_T_75 | _res_T_77 | _res_T_79 | _res_T_81 | _res_T_83
      | _res_T_85 | _res_T_87 | _res_T_89 | _res_T_91 | _res_T_93 | _res_T_95 | _res_T_97
      | _res_T_99 | _res_T_101 | _res_T_103 | _res_T_105 | _res_T_107 | _res_T_109
      | _res_T_111 | _res_T_113 | _res_T_115 | _res_T_117 | _res_T_119 | _res_T_247
      | _res_T_124);	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/cpu/core/pipeline/components/decode/Decoder.scala:10:7, :155:14
endmodule

module RegFile(	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
  input         clk,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
                resetn,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
                io_wb_wen,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:14
  input  [31:0] io_wb_wdata,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:14
  input  [4:0]  io_wb_waddr,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:14
                io_rsaddr,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:14
                io_rtaddr,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:14
  output [31:0] io_rsdata,	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:14
                io_rtdata	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:9:14
);

  reg  [31:0]       reg_0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_1;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_2;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_3;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_4;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_5;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_6;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_7;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_8;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_9;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_10;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_11;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_12;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_13;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_14;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_15;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_16;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_17;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_18;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_19;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_20;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_21;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_22;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_23;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_24;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_25;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_26;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_27;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_28;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_29;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_30;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  reg  [31:0]       reg_31;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
  wire [31:0][31:0] _GEN =
    {{reg_31},
     {reg_30},
     {reg_29},
     {reg_28},
     {reg_27},
     {reg_26},
     {reg_25},
     {reg_24},
     {reg_23},
     {reg_22},
     {reg_21},
     {reg_20},
     {reg_19},
     {reg_18},
     {reg_17},
     {reg_16},
     {reg_15},
     {reg_14},
     {reg_13},
     {reg_12},
     {reg_11},
     {reg_10},
     {reg_9},
     {reg_8},
     {reg_7},
     {reg_6},
     {reg_5},
     {reg_4},
     {reg_3},
     {reg_2},
     {reg_1},
     {reg_0}};	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20, :17:13
  always @(posedge clk) begin	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
    if (resetn) begin	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
      reg_0 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_1 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_2 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_3 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_4 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_5 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_6 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_7 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_8 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_9 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_10 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_11 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_12 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_13 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_14 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_15 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_16 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_17 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_18 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_19 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_20 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_21 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_22 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_23 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_24 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_25 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_26 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_27 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_28 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_29 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_30 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
      reg_31 <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:{20,28}
    end
    else begin	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
      if (io_wb_wen & io_wb_waddr == 5'h0)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_0 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h1)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_1 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h2)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_2 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h3)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_3 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h4)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_4 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h5)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_5 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h6)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_6 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h7)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_7 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h8)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_8 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h9)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_9 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'hA)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_10 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'hB)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_11 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'hC)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_12 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'hD)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_13 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'hE)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_14 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'hF)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_15 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h10)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_16 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h11)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_17 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h12)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_18 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h13)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_19 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h14)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_20 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h15)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_21 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h16)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_22 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h17)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_23 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h18)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_24 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h19)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_25 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h1A)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_26 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h1B)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_27 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h1C)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_28 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h1D)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_29 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & io_wb_waddr == 5'h1E)	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20, :19:19, :20:22
        reg_30 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
      if (io_wb_wen & (&io_wb_waddr))	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20, :19:19, :20:22
        reg_31 <= io_wb_wdata;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:16:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
        end	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
        reg_0 = _RANDOM[5'h0];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_1 = _RANDOM[5'h1];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_2 = _RANDOM[5'h2];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_3 = _RANDOM[5'h3];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_4 = _RANDOM[5'h4];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_5 = _RANDOM[5'h5];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_6 = _RANDOM[5'h6];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_7 = _RANDOM[5'h7];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_8 = _RANDOM[5'h8];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_9 = _RANDOM[5'h9];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_10 = _RANDOM[5'hA];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_11 = _RANDOM[5'hB];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_12 = _RANDOM[5'hC];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_13 = _RANDOM[5'hD];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_14 = _RANDOM[5'hE];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_15 = _RANDOM[5'hF];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_16 = _RANDOM[5'h10];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_17 = _RANDOM[5'h11];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_18 = _RANDOM[5'h12];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_19 = _RANDOM[5'h13];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_20 = _RANDOM[5'h14];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_21 = _RANDOM[5'h15];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_22 = _RANDOM[5'h16];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_23 = _RANDOM[5'h17];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_24 = _RANDOM[5'h18];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_25 = _RANDOM[5'h19];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_26 = _RANDOM[5'h1A];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_27 = _RANDOM[5'h1B];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_28 = _RANDOM[5'h1C];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_29 = _RANDOM[5'h1D];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_30 = _RANDOM[5'h1E];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
        reg_31 = _RANDOM[5'h1F];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :16:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rsdata = _GEN[io_rsaddr];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :17:13
  assign io_rtdata = _GEN[io_rtaddr];	// src/main/scala/cpu/core/pipeline/components/decode/RegFile.scala:8:7, :17:13, :18:13
endmodule

module JumpCtrl(	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:8:7
  input         io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:9:14
  input  [3:0]  io_inst_fu,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:9:14
                io_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:9:14
  input  [31:0] io_inst_imm,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:9:14
                io_regData,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:9:14
                io_pc,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:9:14
  output        io_isex,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:9:14
                io_out_jwen,	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:9:14
  output [31:0] io_out_jwaddr	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:9:14
);

  wire [31:0] io_out_jwaddr_0;	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:23:23
  wire        valid = io_inst_fu == 4'h3;	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:17:27
  wire        io_isex_0 = valid & (|(io_out_jwaddr_0[1:0]));	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:17:27, :21:{26,42,49}, :23:23
  assign io_out_jwaddr_0 =
    io_inst_fuop[2] ? io_regData : {io_pc[31:28], io_inst_imm[25:0], 2'h0};	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:18:{19,32,55,60}, :19:29, :23:23
  assign io_isex = io_isex_0;	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:8:7, :21:26
  assign io_out_jwen = valid & ~io_ctrl_ex & ~io_isex_0;	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:8:7, :17:27, :21:26, :22:{29,41,44}
  assign io_out_jwaddr = io_out_jwaddr_0;	// src/main/scala/cpu/core/pipeline/components/decode/JumpCtrl.scala:8:7, :23:23
endmodule

module DecodeUnit(	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7
  input         clk,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7
                resetn,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7
                io_wb_wen,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input  [31:0] io_wb_wdata,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input  [4:0]  io_wb_waddr,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  output        io_jinfo_jwen,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  output [31:0] io_jinfo_jwaddr,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  output        io_ctrlreq_block,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_fetch_isJmp,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input         io_exeDHazard_wen,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input  [4:0]  io_exeDHazard_waddr,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input  [31:0] io_exeDHazard_wdata,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input         io_exeDHazard_isload,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_memDHazard_wen,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input  [4:0]  io_memDHazard_waddr,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input  [31:0] io_memDHazard_wdata,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input         io_wbDHazard_wen,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input  [4:0]  io_wbDHazard_waddr,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input  [31:0] io_wbDHazard_wdata,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input         io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input  [31:0] io_in_pc,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_in_debug_pc,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input         io_in_slot,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_in_exInfo_en,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_in_exInfo_eret,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input  [4:0]  io_in_exInfo_excode,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  input  [31:0] io_in_exInfo_badvaddr,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_in_exInfo_pc,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_in_inst,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  output [31:0] io_out_pc,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_out_debug_pc,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  output        io_out_slot,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_out_exInfo_en,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_out_exInfo_eret,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  output [4:0]  io_out_exInfo_excode,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  output [31:0] io_out_exInfo_badvaddr,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_out_exInfo_pc,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  output        io_out_inst_wb,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  output [3:0]  io_out_inst_fu,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_out_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  output [4:0]  io_out_inst_rd,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  output        io_out_inst_op1,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_out_inst_op2,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  output [31:0] io_out_inst_imm,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_out_op1,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
                io_out_op2,	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
  output [4:0]  io_out_rtaddr	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:9:14
);

  wire        _JumpCtrl_io_isex;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:26:23
  wire [31:0] _JumpCtrl_io_out_jwaddr;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:26:23
  wire [31:0] _RegFile_io_rsdata;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:25:23
  wire [31:0] _RegFile_io_rtdata;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:25:23
  wire [3:0]  _Decoder_io_instInfo_fu;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23
  wire [3:0]  _Decoder_io_instInfo_fuop;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23
  wire [31:0] _Decoder_io_instInfo_imm;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23
  wire [4:0]  _Decoder_io_rsaddr;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23
  wire [4:0]  _Decoder_io_rtaddr;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23
  wire        _Decoder_io_isex;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23
  wire        _io_ctrlreq_block_T = io_exeDHazard_waddr == _Decoder_io_rsaddr;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23, :35:49
  wire [31:0] rsdata =
    io_exeDHazard_wen & _io_ctrlreq_block_T
      ? io_exeDHazard_wdata
      : io_memDHazard_wen & io_memDHazard_waddr == _Decoder_io_rsaddr
          ? io_memDHazard_wdata
          : io_wbDHazard_wen & io_wbDHazard_waddr == _Decoder_io_rsaddr
              ? io_wbDHazard_wdata
              : _RegFile_io_rsdata;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23, :25:23, :35:{26,49}, :36:{26,49}, :37:{25,47}
  wire        _io_ctrlreq_block_T_1 = io_exeDHazard_waddr == _Decoder_io_rtaddr;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23, :43:49
  wire        _GEN = _Decoder_io_instInfo_fu == 4'h7;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23, :69:20
  wire        _GEN_0 = _Decoder_io_instInfo_fuop == 4'h2;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23, :68:59, :70:24
  wire        _GEN_1 = _Decoder_io_instInfo_fuop == 4'h1;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23, :75:24
  wire        _GEN_2 = _GEN & (_GEN_1 | _GEN_0);	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:66:29, :69:{20,32}, :70:{24,41}, :71:21, :75:{24,39}, :76:21
  Decoder Decoder (	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23
    .io_rawInst       (io_in_inst),
    .io_instInfo_wb   (io_out_inst_wb),
    .io_instInfo_fu   (_Decoder_io_instInfo_fu),
    .io_instInfo_fuop (_Decoder_io_instInfo_fuop),
    .io_instInfo_rd   (io_out_inst_rd),
    .io_instInfo_op1  (io_out_inst_op1),
    .io_instInfo_op2  (io_out_inst_op2),
    .io_instInfo_imm  (_Decoder_io_instInfo_imm),
    .io_rsaddr        (_Decoder_io_rsaddr),
    .io_rtaddr        (_Decoder_io_rtaddr),
    .io_isex          (_Decoder_io_isex)
  );
  RegFile RegFile (	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:25:23
    .clk       (clk),
    .resetn       (resetn),
    .io_wb_wen   (io_wb_wen),
    .io_wb_wdata (io_wb_wdata),
    .io_wb_waddr (io_wb_waddr),
    .io_rsaddr   (_Decoder_io_rsaddr),	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23
    .io_rtaddr   (_Decoder_io_rtaddr),	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23
    .io_rsdata   (_RegFile_io_rsdata),
    .io_rtdata   (_RegFile_io_rtdata)
  );
  JumpCtrl JumpCtrl (	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:26:23
    .io_ctrl_ex    (io_ctrl_ex),
    .io_inst_fu    (_Decoder_io_instInfo_fu),	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23
    .io_inst_fuop  (_Decoder_io_instInfo_fuop),	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23
    .io_inst_imm   (_Decoder_io_instInfo_imm),	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:24:23
    .io_regData    (rsdata),	// src/main/scala/chisel3/util/Mux.scala:126:16
    .io_pc         (io_in_pc),
    .io_isex       (_JumpCtrl_io_isex),
    .io_out_jwen   (io_jinfo_jwen),
    .io_out_jwaddr (_JumpCtrl_io_out_jwaddr)
  );
  assign io_jinfo_jwaddr = _JumpCtrl_io_out_jwaddr;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7, :26:23
  assign io_ctrlreq_block =
    io_exeDHazard_isload & (_io_ctrlreq_block_T | _io_ctrlreq_block_T_1);	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7, :35:49, :43:49, :96:44, :97:41
  assign io_fetch_isJmp =
    _Decoder_io_instInfo_fu == 4'h3 | _Decoder_io_instInfo_fu == 4'h2;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7, :24:23, :68:{33,44,59}
  assign io_out_pc = io_in_pc;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7
  assign io_out_debug_pc = io_in_debug_pc;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7
  assign io_out_slot = io_in_slot;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7
  assign io_out_exInfo_en =
    _Decoder_io_isex | _JumpCtrl_io_isex | _GEN_2 | io_in_exInfo_en;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7, :24:23, :26:23, :66:29, :69:32, :70:41, :71:21, :75:39, :76:21, :84:18, :85:21, :90:22, :91:19
  assign io_out_exInfo_eret =
    _GEN & _Decoder_io_instInfo_fuop == 4'h3 | io_in_exInfo_eret;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7, :24:23, :66:29, :68:33, :69:{20,32}, :80:{24,38}, :81:19
  assign io_out_exInfo_excode =
    _Decoder_io_isex
      ? 5'hA
      : _JumpCtrl_io_isex
          ? 5'h4
          : _GEN
              ? (_GEN_1 ? 5'h9 : _GEN_0 ? 5'h8 : io_in_exInfo_excode)
              : io_in_exInfo_excode;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7, :24:23, :26:23, :66:29, :69:{20,32}, :70:{24,41}, :72:21, :75:{24,39}, :77:21, :84:18, :86:21, :90:22, :92:19
  assign io_out_exInfo_badvaddr =
    _JumpCtrl_io_isex ? _JumpCtrl_io_out_jwaddr : io_in_exInfo_badvaddr;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7, :26:23, :66:29, :84:18, :88:21
  assign io_out_exInfo_pc =
    _JumpCtrl_io_isex
      ? _JumpCtrl_io_out_jwaddr
      : _GEN_2 ? io_in_debug_pc : io_in_exInfo_pc;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7, :26:23, :66:29, :69:32, :70:41, :71:21, :73:21, :75:39, :76:21, :78:21, :84:18, :87:21
  assign io_out_inst_fu = _Decoder_io_instInfo_fu;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7, :24:23
  assign io_out_inst_fuop = _Decoder_io_instInfo_fuop;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7, :24:23
  assign io_out_inst_imm = _Decoder_io_instInfo_imm;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7, :24:23
  assign io_out_op1 = rsdata;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7
  assign io_out_op2 =
    io_exeDHazard_wen & _io_ctrlreq_block_T_1
      ? io_exeDHazard_wdata
      : io_memDHazard_wen & io_memDHazard_waddr == _Decoder_io_rtaddr
          ? io_memDHazard_wdata
          : io_wbDHazard_wen & io_wbDHazard_waddr == _Decoder_io_rtaddr
              ? io_wbDHazard_wdata
              : _RegFile_io_rtdata;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7, :24:23, :25:23, :43:{26,49}, :44:{26,49}, :45:{25,47}
  assign io_out_rtaddr = _Decoder_io_rtaddr;	// src/main/scala/cpu/core/pipeline/components/decode/DecodeUnit.scala:8:7, :24:23
endmodule

module ALU(	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:9:7
  input  [3:0]  io_inst_fu,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:10:14
                io_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:10:14
  input         io_inst_op1,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:10:14
                io_inst_op2,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:10:14
  input  [31:0] io_inst_imm,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:10:14
                io_op1,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:10:14
                io_op2,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:10:14
  output        io_ex,	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:10:14
  output [31:0] io_out	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:10:14
);

  wire              en = io_inst_fu == 4'h1;	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:17:23
  wire [31:0]       op1 = io_inst_op1 ? io_inst_imm : io_op1;	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:18:40
  wire [31:0]       op2 = io_inst_op2 ? io_inst_imm : io_op2;	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:24:40
  wire [31:0]       _signop2_T = io_inst_fuop[0] ? 32'h0 - op2 : op2;	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:24:40, :32:29, :33:16, :36:33, :53:33
  wire [32:0]       _calcRes_T = {op1[31], op1} + {_signop2_T[31], _signop2_T};	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:18:40, :36:33, :37:25, src/main/scala/cpu/utils/Functions.scala:10:38
  wire [31:0]       orRes = op1 | op2;	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:18:40, :24:40, :42:21
  wire [62:0]       lshift = {31'h0, op2} << op1[4:0];	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:18:40, :24:40, :45:{21,27}, src/main/scala/cpu/utils/Functions.scala:14:20
  wire [31:0]       _GEN = {27'h0, op1[4:0]};	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:18:40, :45:27, :46:21
  wire [15:0][31:0] _GEN_0 =
    {{_calcRes_T[31:0]},
     {_calcRes_T[31:0]},
     {{31'h0, $signed(_calcRes_T) < 33'sh0}},
     {32'h0},
     {$signed($signed(op2) >>> _GEN)},
     {op2 >> _GEN},
     {lshift[31:0]},
     {op1 ^ op2},
     {orRes},
     {~orRes},
     {{31'h0, op1 < op2}},
     {op1 & op2},
     {_calcRes_T[31:0]},
     {_calcRes_T[31:0]},
     {32'h0},
     {32'h0}};	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:18:40, :24:40, :33:16, :37:25, :38:24, :42:21, :43:21, :44:21, :45:21, :46:21, :47:29, :48:44, :49:32, :53:33, :58:21, src/main/scala/cpu/utils/Functions.scala:14:20
  assign io_ex = en & (&(io_inst_fuop[3:1])) & (_calcRes_T[32] ^ _calcRes_T[31]);	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:9:7, :17:23, :37:25, :39:31, :40:{13,25,34}, :72:15
  assign io_out = en ? _GEN_0[io_inst_fuop] : 32'h0;	// src/main/scala/cpu/core/pipeline/components/execute/ALU.scala:9:7, :17:23, :51:16, :53:33
endmodule

module Mul(	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
  input         clk,	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
                resetn,	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
                io_en,	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:21:14
  input  [31:0] io_op1,	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:21:14
                io_op2,	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:21:14
  input         io_isSigned,	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:21:14
  output        io_ready,	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:21:14
  output [63:0] io_wdata	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:21:14
);

  reg [1:0]  cnt;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:51:22
  reg [63:0] signed_0;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:53:27
  reg [63:0] unsigned_0;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:54:27
  always @(posedge clk) begin	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
    if (resetn) begin	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
      cnt <= 2'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:51:22
      signed_0 <= 64'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:53:27
      unsigned_0 <= 64'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:53:27, :54:27
    end
    else begin	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
      if (io_en & ~(cnt[1]))	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:51:22, :52:{22,25}, :59:21
        cnt <= cnt + 2'h1;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:51:22, :52:40
      else	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:52:22
        cnt <= 2'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:51:22
      if (io_en) begin	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:21:14
        signed_0 <= {{32{io_op1[31]}}, io_op1} * {{32{io_op2[31]}}, io_op2};	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:53:27, :56:34
        unsigned_0 <= {32'h0, io_op1} * {32'h0, io_op2};	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:54:27, :57:26
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
      automatic logic [31:0] _RANDOM[0:4];	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
        end	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
        cnt = _RANDOM[3'h0][1:0];	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7, :51:22
        signed_0 = {_RANDOM[3'h0][31:2], _RANDOM[3'h1], _RANDOM[3'h2][1:0]};	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7, :51:22, :53:27
        unsigned_0 = {_RANDOM[3'h2][31:2], _RANDOM[3'h3], _RANDOM[3'h4][1:0]};	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7, :53:27, :54:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_ready = cnt[1];	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7, :51:22, :59:21
  assign io_wdata = io_isSigned ? signed_0 : unsigned_0;	// src/main/scala/cpu/core/pipeline/components/execute/Mul.scala:20:7, :53:27, :54:27, :60:20
endmodule

module Div(	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
  input         clk,	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
                resetn,	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
                io_en,	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:14
  input  [31:0] io_op1,	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:14
                io_op2,	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:14
  input         io_isSigned,	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:14
  output        io_ready,	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:14
  output [63:0] io_wdata	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:14
);

  reg [3:0]  cnt;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:107:22
  reg [31:0] quotient;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:122:28
  reg [31:0] remainder;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:123:28
  always @(posedge clk) begin	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
    if (resetn) begin	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
      cnt <= 4'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:107:22
      quotient <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:122:28
      remainder <= 32'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:122:28, :123:28
    end
    else begin	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
      if (io_en & ~(cnt[3]))	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:107:22, :108:{22,25}, :130:21
        cnt <= cnt + 4'h1;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:107:22, :108:40
      else	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:108:22
        cnt <= 4'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:107:22
      if (io_en) begin	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:49:14
        automatic logic [31:0] dividendAbs =
          io_op1[31] & io_isSigned ? 32'h0 - io_op1 : io_op1;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:108:25, :110:{32,37}, :113:{26,44}, :122:28
        automatic logic [31:0] divisorAbs =
          io_op2[31] & io_isSigned ? 32'h0 - io_op2 : io_op2;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:108:25, :111:{32,37}, :114:{26,42}, :122:28
        automatic logic [31:0] quotientAbs = dividendAbs / divisorAbs;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:113:26, :114:26, :119:36
        automatic logic [31:0] _remainderAbs_T_1 = dividendAbs - quotientAbs * divisorAbs;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:113:26, :114:26, :119:36, :120:{36,50}
        quotient <=
          (io_op1[31] ^ io_op2[31]) & io_isSigned ? 32'h0 - quotientAbs : quotientAbs;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:108:25, :110:32, :111:32, :116:{39,53}, :119:36, :122:28, :126:{23,41}
        remainder <=
          io_op1[31] & io_isSigned ? 32'h0 - _remainderAbs_T_1 : _remainderAbs_T_1;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:108:25, :110:32, :117:38, :120:36, :122:28, :123:28, :127:{23,42}
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
      automatic logic [31:0] _RANDOM[0:2];	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
        end	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
        cnt = _RANDOM[2'h0][3:0];	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7, :107:22
        quotient = {_RANDOM[2'h0][31:4], _RANDOM[2'h1][3:0]};	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7, :107:22, :122:28
        remainder = {_RANDOM[2'h1][31:4], _RANDOM[2'h2][3:0]};	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7, :122:28, :123:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_ready = cnt[3];	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7, :107:22, :130:21
  assign io_wdata = {remainder, quotient};	// src/main/scala/cpu/core/pipeline/components/execute/Div.scala:48:7, :122:28, :123:28, :131:20
endmodule

module MulDiv(	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:9:7
  input         clk,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:9:7
                resetn,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:9:7
  input  [3:0]  io_inst_fu,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:10:14
                io_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:10:14
  input         io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:10:14
  input  [31:0] io_op1,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:10:14
                io_op2,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:10:14
  output        io_block,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:10:14
                io_wen,	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:10:14
  output [63:0] io_wdata	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:10:14
);

  wire        _Div_io_ready;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:20:19
  wire [63:0] _Div_io_wdata;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:20:19
  wire        _Mul_io_ready;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:19:19
  wire [63:0] _Mul_io_wdata;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:19:19
  wire        en = io_inst_fu == 4'h4;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:22:29
  wire        isSigned = io_inst_fuop[3] & ~io_ctrl_ex;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:23:{31,46,49}
  wire        ready = io_inst_fuop[0] ? _Mul_io_ready : _Div_io_ready;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:19:19, :20:19, :24:31, :35:18
  Mul Mul (	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:19:19
    .clk       (clk),
    .resetn       (resetn),
    .io_en       (en & io_inst_fuop[0] & ~io_ctrl_ex),	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:22:29, :23:49, :24:31, :25:32
    .io_op1      (io_op1),
    .io_op2      (io_op2),
    .io_isSigned (isSigned),	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:23:46
    .io_ready    (_Mul_io_ready),
    .io_wdata    (_Mul_io_wdata)
  );
  Div Div (	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:20:19
    .clk       (clk),
    .resetn       (resetn),
    .io_en       (en & ~(io_inst_fuop[0]) & ~io_ctrl_ex),	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:22:29, :23:49, :24:31, :26:{26,33}
    .io_op1      (io_op1),
    .io_op2      (io_op2),
    .io_isSigned (isSigned),	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:23:46
    .io_ready    (_Div_io_ready),
    .io_wdata    (_Div_io_wdata)
  );
  assign io_block = en & ~ready & ~io_ctrl_ex;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:9:7, :22:29, :23:49, :35:18, :37:{21,28}
  assign io_wen = en & ready;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:9:7, :22:29, :35:18, :38:18
  assign io_wdata = io_inst_fuop[0] ? _Mul_io_wdata : _Div_io_wdata;	// src/main/scala/cpu/core/pipeline/components/execute/MulDiv.scala:9:7, :19:19, :20:19, :24:31, :36:18
endmodule

module Hilo(	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
  input         clk,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
                resetn,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
                io_wen,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:14
  input  [63:0] io_wdata,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:14
  input  [31:0] io_movdata,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:14
  input  [3:0]  io_inst_fu,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:14
                io_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:14
  input         io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:14
  output [31:0] io_hi,	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:14
                io_lo	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:14
);

  reg [63:0] reg_0;	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:18:22
  always @(posedge clk) begin	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
    if (resetn)	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
      reg_0 <= 64'h0;	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:18:22
    else if (io_inst_fu == 4'h5 & io_inst_fuop[0] & ~io_ctrl_ex) begin	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:19:{19,46,60,63}
      if (io_inst_fuop[1])	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:21:20
        reg_0 <= {io_movdata, reg_0[31:0]};	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:18:22, :22:{10,26}
      else	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:21:20
        reg_0 <= {reg_0[63:32], io_movdata};	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:18:22, :23:{10,14}
    end
    else if (io_wen)	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:9:14
      reg_0 <= io_wdata;	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:18:22
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
        end	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
        reg_0 = {_RANDOM[1'h0], _RANDOM[1'h1]};	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7, :18:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_hi = reg_0[63:32];	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7, :18:22, :26:15
  assign io_lo = reg_0[31:0];	// src/main/scala/cpu/core/pipeline/components/execute/Hilo.scala:8:7, :18:22, :27:15
endmodule

module BranchCtrl(	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:8:7
  input         io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:14
  input  [3:0]  io_inst_fu,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:14
                io_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:14
  input  [31:0] io_inst_imm,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:14
                io_pc,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:14
                io_op1,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:14
                io_op2,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:14
  output        io_binfo_bwen,	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:14
  output [31:0] io_binfo_bwaddr	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:9:14
);

  wire gezRes = $signed(io_op1) > -32'sh1;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:23:20
  wire ltzRes = $signed(io_op1) < 32'sh0;	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:23:20, :26:20
  assign io_binfo_bwen =
    ~io_ctrl_ex & io_inst_fu == 4'h2
    & (io_inst_fuop == 4'hE
         ? ltzRes
         : io_inst_fuop == 4'hB
             ? gezRes
             : io_inst_fuop == 4'h6
                 ? ltzRes
                 : io_inst_fuop == 4'h5
                     ? $signed(io_op1) < 32'sh1
                     : io_inst_fuop == 4'h4
                         ? $signed(io_op1) > 32'sh0
                         : io_inst_fuop == 4'h3
                             ? gezRes
                             : io_inst_fuop == 4'h2
                                 ? io_op1 != io_op2
                                 : io_inst_fuop == 4'h1 & io_op1 == io_op2);	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:8:7, :21:20, :22:20, :23:20, :24:20, :25:20, :26:20, :28:20, :29:{17,29}, :30:37
  assign io_binfo_bwaddr = io_pc + {io_inst_imm[29:0], 2'h0};	// src/main/scala/cpu/core/pipeline/components/execute/BranchCtrl.scala:8:7, :30:37, :42:28
endmodule

module MemReq(	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7
  output        io_dCache_sram_en,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  output [3:0]  io_dCache_sram_wen,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  output [31:0] io_dCache_sram_addr,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
                io_dCache_sram_wdata,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  input  [31:0] io_op1,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
                io_op2,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  input         io_inst_wb,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  input  [3:0]  io_inst_fu,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
                io_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  input  [31:0] io_inst_imm,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  input         io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  output        io_exLoad,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
                io_exStore,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  output [31:0] io_badvaddr,	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
  output [1:0]  io_memByte	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:11:14
);

  wire             io_exStore_0;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:102:20
  wire             io_exLoad_0;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:95:19
  wire [3:0][3:0]  _GEN = '{4'h8, 4'h4, 4'h2, 4'h1};	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:40:42
  wire             en = io_inst_fu == 4'h6;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:28:28
  wire [31:0]      _vaddr_T = io_op1 + io_inst_imm;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:29:24
  wire             io_dCache_sram_en_0 = en & ~io_exLoad_0 & ~io_exStore_0 & ~io_ctrl_ex;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:28:28, :33:{32,46,58,61}, :95:19, :102:20
  wire             _io_dCache_sram_wdata_T_25 = _vaddr_T[1:0] == 2'h2;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:29:24, :30:22, :40:42
  wire             _io_dCache_sram_wdata_T_23 = _vaddr_T[1:0] == 2'h1;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:29:24, :30:22, :40:42, :54:43
  wire             _io_dCache_sram_wdata_T_29 = io_inst_fuop == 4'h8;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:38:33, :40:42
  wire             _io_exStore_T_6 = io_inst_fuop == 4'h9;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:38:33
  wire             _io_exStore_T_4 = io_inst_fuop == 4'hA;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:38:33
  wire             _io_dCache_sram_wdata_T_33 = io_inst_fuop == 4'hB;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:38:33
  wire             _io_dCache_sram_wdata_T_35 = io_inst_fuop == 4'hC;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:38:33, :48:22
  wire [3:0][31:0] _GEN_0 =
    {{io_op2},
     {{8'h0, io_op2[31:8]}},
     {{16'h0, io_op2[31:16]}},
     {{24'h0, io_op2[31:24]}}};	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:40:42, :54:43, :77:41, :79:{25,43}, :80:{25,43}, :81:{25,42}
  wire [3:0][31:0] _GEN_1 =
    {{{io_op2[7:0], 24'h0}}, {{io_op2[15:0], 16'h0}}, {{io_op2[23:0], 8'h0}}, {io_op2}};	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:40:42, :54:43, :75:31, :76:31, :79:25, :80:25, :81:25, :85:41, :88:{25,32}, :89:25, :90:25
  assign io_exLoad_0 =
    en
    & (io_inst_fuop == 4'h7 | io_inst_fuop == 4'h6
         ? _vaddr_T[0]
         : io_inst_fuop == 4'h3 & (|(_vaddr_T[1:0])));	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:28:28, :29:24, :30:22, :48:22, :95:{19,54}, :97:33, :98:26
  assign io_exStore_0 =
    en & (_io_exStore_T_6 ? _vaddr_T[0] : _io_exStore_T_4 & (|(_vaddr_T[1:0])));	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:28:28, :29:24, :30:22, :38:33, :98:26, :102:{20,55}, :104:32
  assign io_dCache_sram_en = io_dCache_sram_en_0;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :33:58
  assign io_dCache_sram_wen =
    io_inst_wb | ~io_dCache_sram_en_0
      ? 4'h0
      : _io_dCache_sram_wdata_T_35
          ? ((&(_vaddr_T[1:0]))
               ? 4'h8
               : _io_dCache_sram_wdata_T_25 ? 4'hC : {3'h7, ~_io_dCache_sram_wdata_T_23})
          : _io_dCache_sram_wdata_T_33
              ? ((&(_vaddr_T[1:0]))
                   ? 4'hF
                   : {1'h0,
                      _io_dCache_sram_wdata_T_25
                        ? 3'h7
                        : {1'h0, _io_dCache_sram_wdata_T_23, 1'h1}})
              : _io_exStore_T_4
                  ? 4'hF
                  : _io_exStore_T_6
                      ? (_vaddr_T[1] ? 4'hC : 4'h3)
                      : _io_dCache_sram_wdata_T_29 ? _GEN[_vaddr_T[1:0]] : 4'h0;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :29:24, :30:22, :33:{32,58}, :35:28, :36:{16,19}, :38:33, :40:42, :48:22, :49:18, :54:43, :62:43
  assign io_dCache_sram_addr = _vaddr_T;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :29:24
  assign io_dCache_sram_wdata =
    _io_dCache_sram_wdata_T_35
      ? _GEN_1[_vaddr_T[1:0]]
      : _io_dCache_sram_wdata_T_33
          ? _GEN_0[_vaddr_T[1:0]]
          : _io_exStore_T_6
              ? {2{io_op2[15:0]}}
              : _io_dCache_sram_wdata_T_29 ? {2{{2{io_op2[7:0]}}}} : io_op2;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :29:24, :30:22, :38:33, :40:42, :54:43, :73:58, :75:{21,31}, :76:{21,31}, :77:41, :85:41
  assign io_exLoad = io_exLoad_0;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :95:19
  assign io_exStore = io_exStore_0;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :102:20
  assign io_badvaddr = _vaddr_T;	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :29:24
  assign io_memByte = _vaddr_T[1:0];	// src/main/scala/cpu/core/pipeline/components/execute/MemReq.scala:10:7, :29:24, :30:22
endmodule

module ExecuteUnit(	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7
  input         clk,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7
                resetn,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7
  output        io_dCache_sram_en,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [3:0]  io_dCache_sram_wen,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [31:0] io_dCache_sram_addr,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_dCache_sram_wdata,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output        io_binfo_bwen,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [31:0] io_binfo_bwaddr,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output        io_dHazard_wen,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [4:0]  io_dHazard_waddr,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [31:0] io_dHazard_wdata,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output        io_dHazard_isload,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_ctrlreq_block,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_ctrlreq_branchPause,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  input         io_ctrl_ex,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [4:0]  io_rCp0_addr,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [2:0]  io_rCp0_sel,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  input  [31:0] io_rCp0_data,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output        io_fetch_isBr,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  input  [31:0] io_in_pc,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_in_debug_pc,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  input         io_in_slot,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_in_exInfo_en,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_in_exInfo_eret,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  input  [4:0]  io_in_exInfo_excode,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  input  [31:0] io_in_exInfo_badvaddr,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_in_exInfo_pc,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  input         io_in_inst_wb,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  input  [3:0]  io_in_inst_fu,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_in_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  input  [4:0]  io_in_inst_rd,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  input         io_in_inst_op1,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_in_inst_op2,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  input  [31:0] io_in_inst_imm,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_in_op1,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_in_op2,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  input  [4:0]  io_in_rtaddr,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [31:0] io_out_debug_pc,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output        io_out_slot,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_out_exInfo_en,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_out_exInfo_eret,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [4:0]  io_out_exInfo_excode,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [31:0] io_out_exInfo_badvaddr,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_out_exInfo_pc,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output        io_out_inst_wb,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [3:0]  io_out_inst_fu,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
                io_out_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [4:0]  io_out_inst_rd,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [1:0]  io_out_memByte,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [2:0]  io_out_exSel,	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
  output [31:0] io_out_data	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:11:14
);

  wire        _MemReq_io_exLoad;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:33:22
  wire        _MemReq_io_exStore;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:33:22
  wire [31:0] _MemReq_io_badvaddr;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:33:22
  wire        _BranchCtrl_io_binfo_bwen;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:32:22
  wire [31:0] _Hilo_io_hi;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:31:22
  wire [31:0] _Hilo_io_lo;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:31:22
  wire        _MulDiv_io_wen;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:30:22
  wire [63:0] _MulDiv_io_wdata;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:30:22
  wire        _ALU_io_ex;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:29:22
  wire [31:0] _ALU_io_out;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:29:22
  wire        cp0ismfc0 = io_in_inst_fuop == 4'h4;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:72:35
  wire [31:0] data =
    io_in_inst_fu == 4'h2 | io_in_inst_fu == 4'h3
      ? io_in_pc + 32'h4
      : io_in_inst_fu == 4'h5
          ? (io_in_inst_fuop == 4'h8
               ? _Hilo_io_lo
               : io_in_inst_fuop == 4'hA ? _Hilo_io_hi : 32'h0)
          : io_in_inst_fu == 4'h7
              ? (cp0ismfc0 ? io_rCp0_data : io_in_op2)
              : io_in_inst_fu == 4'h6
                  ? io_in_op2
                  : io_in_inst_fu == 4'h1 ? _ALU_io_out : 32'h0;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:29:22, :31:22, :72:35, :78:25, :79:43, :83:20, :88:48
  wire [4:0]  rd = io_in_inst_fu == 4'h7 & cp0ismfc0 ? io_in_rtaddr : io_in_inst_rd;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:72:35, :79:43, :98:15, :99:{19,30}
  wire        _GEN = _MemReq_io_exLoad | _MemReq_io_exStore;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:33:22, :37:27, :116:29, :117:21, :120:30, :121:21
  ALU ALU (	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:29:22
    .io_inst_fu   (io_in_inst_fu),
    .io_inst_fuop (io_in_inst_fuop),
    .io_inst_op1  (io_in_inst_op1),
    .io_inst_op2  (io_in_inst_op2),
    .io_inst_imm  (io_in_inst_imm),
    .io_op1       (io_in_op1),
    .io_op2       (io_in_op2),
    .io_ex        (_ALU_io_ex),
    .io_out       (_ALU_io_out)
  );
  MulDiv MulDiv (	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:30:22
    .clk        (clk),
    .resetn        (resetn),
    .io_inst_fu   (io_in_inst_fu),
    .io_inst_fuop (io_in_inst_fuop),
    .io_ctrl_ex   (io_ctrl_ex),
    .io_op1       (io_in_op1),
    .io_op2       (io_in_op2),
    .io_block     (io_ctrlreq_block),
    .io_wen       (_MulDiv_io_wen),
    .io_wdata     (_MulDiv_io_wdata)
  );
  Hilo Hilo (	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:31:22
    .clk        (clk),
    .resetn        (resetn),
    .io_wen       (_MulDiv_io_wen),	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:30:22
    .io_wdata     (_MulDiv_io_wdata),	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:30:22
    .io_movdata   (io_in_op1),
    .io_inst_fu   (io_in_inst_fu),
    .io_inst_fuop (io_in_inst_fuop),
    .io_ctrl_ex   (io_ctrl_ex),
    .io_hi        (_Hilo_io_hi),
    .io_lo        (_Hilo_io_lo)
  );
  BranchCtrl BranchCtrl (	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:32:22
    .io_ctrl_ex      (io_ctrl_ex),
    .io_inst_fu      (io_in_inst_fu),
    .io_inst_fuop    (io_in_inst_fuop),
    .io_inst_imm     (io_in_inst_imm),
    .io_pc           (io_in_pc),
    .io_op1          (io_in_op1),
    .io_op2          (io_in_op2),
    .io_binfo_bwen   (_BranchCtrl_io_binfo_bwen),
    .io_binfo_bwaddr (io_binfo_bwaddr)
  );
  MemReq MemReq (	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:33:22
    .io_dCache_sram_en    (io_dCache_sram_en),
    .io_dCache_sram_wen   (io_dCache_sram_wen),
    .io_dCache_sram_addr  (io_dCache_sram_addr),
    .io_dCache_sram_wdata (io_dCache_sram_wdata),
    .io_op1               (io_in_op1),
    .io_op2               (io_in_op2),
    .io_inst_wb           (io_in_inst_wb),
    .io_inst_fu           (io_in_inst_fu),
    .io_inst_fuop         (io_in_inst_fuop),
    .io_inst_imm          (io_in_inst_imm),
    .io_ctrl_ex           (io_ctrl_ex),
    .io_exLoad            (_MemReq_io_exLoad),
    .io_exStore           (_MemReq_io_exStore),
    .io_badvaddr          (_MemReq_io_badvaddr),
    .io_memByte           (io_out_memByte)
  );
  assign io_binfo_bwen = _BranchCtrl_io_binfo_bwen;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7, :32:22
  assign io_dHazard_wen = io_in_inst_wb;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7
  assign io_dHazard_waddr = rd;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7, :98:15
  assign io_dHazard_wdata = data;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7, :79:43
  assign io_dHazard_isload = io_in_inst_fu == 4'h6 & io_in_inst_wb;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7, :79:43, :107:{38,49}
  assign io_ctrlreq_branchPause = _BranchCtrl_io_binfo_bwen;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7, :32:22
  assign io_rCp0_addr = io_in_inst_rd;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7
  assign io_rCp0_sel = io_in_inst_imm[2:0];	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7, :73:33
  assign io_fetch_isBr = io_in_inst_fu == 4'h2 & _BranchCtrl_io_binfo_bwen;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7, :32:22, :79:43, :126:{34,45}
  assign io_out_debug_pc = io_in_debug_pc;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7
  assign io_out_slot = io_in_slot;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7
  assign io_out_exInfo_en = _ALU_io_ex | _GEN | io_in_exInfo_en;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7, :29:22, :37:27, :113:16, :114:19, :116:29, :117:21, :120:30, :121:21
  assign io_out_exInfo_eret = io_in_exInfo_eret;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7
  assign io_out_exInfo_excode =
    _ALU_io_ex
      ? 5'hC
      : _MemReq_io_exLoad ? 5'h4 : _MemReq_io_exStore ? 5'h5 : io_in_exInfo_excode;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7, :29:22, :33:22, :37:27, :113:16, :115:19, :116:29, :118:21, :120:30, :122:21
  assign io_out_exInfo_badvaddr =
    _ALU_io_ex | ~_GEN ? io_in_exInfo_badvaddr : _MemReq_io_badvaddr;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7, :29:22, :33:22, :37:27, :113:16, :116:29, :117:21, :120:30, :121:21
  assign io_out_exInfo_pc = io_in_exInfo_pc;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7
  assign io_out_inst_wb = io_in_inst_wb;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7
  assign io_out_inst_fu = io_in_inst_fu;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7
  assign io_out_inst_fuop = io_in_inst_fuop;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7
  assign io_out_inst_rd = rd;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7, :98:15
  assign io_out_exSel = io_in_inst_imm[2:0];	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7, :73:33
  assign io_out_data = data;	// src/main/scala/cpu/core/pipeline/components/execute/ExecuteUnit.scala:10:7, :79:43
endmodule

module LoadAccess(	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:10:7
  input  [31:0] io_dCache_sram_rdata,	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:11:14
  input         io_inst_wb,	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:11:14
  input  [3:0]  io_inst_fu,	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:11:14
                io_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:11:14
  input  [31:0] io_data,	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:11:14
  input  [1:0]  io_memByte,	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:11:14
  output [31:0] io_out	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:11:14
);

  wire [31:0]      _word_T_17 =
    {{24{io_dCache_sram_rdata[31]}}, io_dCache_sram_rdata[31:24]};	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:29:42, src/main/scala/cpu/utils/Functions.scala:10:{15,20,38}
  wire [3:0][31:0] _GEN =
    {{_word_T_17},
     {{{24{io_dCache_sram_rdata[23]}}, io_dCache_sram_rdata[23:16]}},
     {{{24{io_dCache_sram_rdata[15]}}, io_dCache_sram_rdata[15:8]}},
     {{{24{io_dCache_sram_rdata[7]}}, io_dCache_sram_rdata[7:0]}}};	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:24:45, :26:42, :27:42, :28:42, src/main/scala/cpu/utils/Functions.scala:10:{15,20,38}
  wire [3:0][7:0]  _GEN_0 =
    {{io_dCache_sram_rdata[31:24]},
     {io_dCache_sram_rdata[23:16]},
     {io_dCache_sram_rdata[15:8]},
     {io_dCache_sram_rdata[7:0]}};	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:24:45, :26:42, :27:42, :28:42, :29:42, :32:46, src/main/scala/cpu/utils/Functions.scala:14:15
  wire [31:0]      _word_T_41 = {24'h0, _GEN_0[io_memByte]};	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:24:45, :32:46, src/main/scala/cpu/utils/Functions.scala:10:20, :14:15
  wire [31:0]      _word_T_51 =
    io_memByte[1]
      ? {{16{io_dCache_sram_rdata[31]}}, io_dCache_sram_rdata[31:16]}
      : {{16{io_dCache_sram_rdata[15]}}, io_dCache_sram_rdata[15:0]};	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:40:22, :41:21, :42:29, :43:29, src/main/scala/cpu/utils/Functions.scala:10:{15,20,38}
  wire [31:0]      _word_T_59 =
    {16'h0, io_memByte[1] ? io_dCache_sram_rdata[31:16] : io_dCache_sram_rdata[15:0]};	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:41:21, :42:29, :43:29, :45:23, src/main/scala/cpu/utils/Functions.scala:10:20, :14:15
  wire             _word_T_60 = io_inst_fuop == 4'h4;	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:22:33
  wire             _word_T_62 = io_inst_fuop == 4'h5;	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:22:33
  wire             _word_T_64 = io_inst_fuop == 4'h6;	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:22:33, :54:16
  wire             _word_T_66 = io_inst_fuop == 4'h7;	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:22:33
  wire [31:0]      word =
    io_inst_fuop[2]
      ? (_word_T_66
           ? _word_T_59
           : _word_T_64
               ? _word_T_51
               : _word_T_62 ? _word_T_41 : _word_T_60 ? _GEN[io_memByte] : 32'h0)
      : io_dCache_sram_rdata;	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:19:17, :20:18, :22:33, :24:45, :32:46, :40:22, :45:23, src/main/scala/cpu/utils/Functions.scala:14:15
  wire [3:0][31:0] _GEN_1 =
    {{io_inst_fuop[2]
        ? (_word_T_66
             ? _word_T_59
             : _word_T_64
                 ? _word_T_51
                 : _word_T_62 ? _word_T_41 : _word_T_60 ? _word_T_17 : 32'h0)
        : io_dCache_sram_rdata},
     {{word[23:0], io_data[7:0]}},
     {{word[15:0], io_data[15:0]}},
     {{word[7:0], io_data[23:0]}}};	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:19:17, :20:18, :22:33, :24:45, :32:46, :40:22, :45:23, :57:46, :59:{27,32,47}, :60:{27,32,48}, :61:{27,32,48}, src/main/scala/cpu/utils/Functions.scala:10:15, :14:15
  wire [3:0][31:0] _GEN_2 =
    {{{io_data[31:8], word[31:24]}},
     {{io_data[31:16], word[31:16]}},
     {{io_data[31:24], word[31:8]}},
     {word}};	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:19:17, :24:45, :65:46, :68:{27,35,49}, :69:{27,35,49}, :70:{27,35,48}
  assign io_out =
    io_inst_fu == 4'h6 & io_inst_wb
      ? (io_inst_fuop == 4'h2
           ? _GEN_2[io_memByte]
           : io_inst_fuop == 4'h1 ? _GEN_1[io_memByte] : word)
      : io_data;	// src/main/scala/cpu/core/pipeline/components/memory/LoadAccess.scala:10:7, :19:17, :24:45, :53:17, :54:{16,27}, :55:34, :57:46, :65:46
endmodule

module MemoryUnit(	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  input  [31:0] io_dCache_sram_rdata,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  output        io_dHazard_wen,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  output [4:0]  io_dHazard_waddr,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  output [31:0] io_dHazard_wdata,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  input  [31:0] io_in_debug_pc,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  input         io_in_slot,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
                io_in_exInfo_en,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
                io_in_exInfo_eret,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  input  [4:0]  io_in_exInfo_excode,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  input  [31:0] io_in_exInfo_badvaddr,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
                io_in_exInfo_pc,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  input         io_in_inst_wb,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  input  [3:0]  io_in_inst_fu,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
                io_in_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  input  [4:0]  io_in_inst_rd,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  input  [1:0]  io_in_memByte,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  input  [2:0]  io_in_exSel,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  input  [31:0] io_in_data,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  output [31:0] io_out_debug_pc,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  output        io_out_slot,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
                io_out_exInfo_en,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
                io_out_exInfo_eret,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  output [4:0]  io_out_exInfo_excode,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  output [31:0] io_out_exInfo_badvaddr,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
                io_out_exInfo_pc,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  output        io_out_inst_wb,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  output [3:0]  io_out_inst_fu,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
                io_out_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  output [4:0]  io_out_inst_rd,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  output [2:0]  io_out_exSel,	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
  output [31:0] io_out_data	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:11:14
);

  wire [31:0] _LoadAccess_io_out;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:24:20
  LoadAccess LoadAccess (	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:24:20
    .io_dCache_sram_rdata (io_dCache_sram_rdata),
    .io_inst_wb           (io_in_inst_wb),
    .io_inst_fu           (io_in_inst_fu),
    .io_inst_fuop         (io_in_inst_fuop),
    .io_data              (io_in_data),
    .io_memByte           (io_in_memByte),
    .io_out               (_LoadAccess_io_out)
  );
  assign io_dHazard_wen = io_in_inst_wb;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  assign io_dHazard_waddr = io_in_inst_rd;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  assign io_dHazard_wdata = _LoadAccess_io_out;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7, :24:20
  assign io_out_debug_pc = io_in_debug_pc;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  assign io_out_slot = io_in_slot;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  assign io_out_exInfo_en = io_in_exInfo_en;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  assign io_out_exInfo_eret = io_in_exInfo_eret;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  assign io_out_exInfo_excode = io_in_exInfo_excode;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  assign io_out_exInfo_badvaddr = io_in_exInfo_badvaddr;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  assign io_out_exInfo_pc = io_in_exInfo_pc;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  assign io_out_inst_wb = io_in_inst_wb;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  assign io_out_inst_fu = io_in_inst_fu;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  assign io_out_inst_fuop = io_in_inst_fuop;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  assign io_out_inst_rd = io_in_inst_rd;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  assign io_out_exSel = io_in_exSel;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7
  assign io_out_data = _LoadAccess_io_out;	// src/main/scala/cpu/core/pipeline/components/memory/MemoryUnit.scala:10:7, :24:20
endmodule

module WriteBackUnit(	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  output        io_dHazard_wen,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output [4:0]  io_dHazard_waddr,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output [31:0] io_dHazard_wdata,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output        io_ctrlreq_clear,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
                io_cp0_exout_en,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
                io_cp0_exout_slot,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
                io_cp0_exout_eret,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output [4:0]  io_cp0_exout_excode,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output [31:0] io_cp0_exout_badvaddr,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
                io_cp0_exout_pc,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output        io_cp0_wCp0_en,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output [31:0] io_cp0_wCp0_data,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output [4:0]  io_cp0_wCp0_addr,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output [2:0]  io_cp0_wCp0_sel,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  input         io_cp0_exres_en,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
                io_cp0_exres_eret,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
                io_exe_slot,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
                io_exe_ex,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
                io_mem_slot,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
                io_mem_ex,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  input  [31:0] io_in_debug_pc,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  input         io_in_slot,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
                io_in_exInfo_en,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
                io_in_exInfo_eret,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  input  [4:0]  io_in_exInfo_excode,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  input  [31:0] io_in_exInfo_badvaddr,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
                io_in_exInfo_pc,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  input         io_in_inst_wb,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  input  [3:0]  io_in_inst_fu,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
                io_in_inst_fuop,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  input  [4:0]  io_in_inst_rd,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  input  [2:0]  io_in_exSel,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  input  [31:0] io_in_data,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output        io_out_wen,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output [31:0] io_out_wdata,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output [4:0]  io_out_waddr,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output [31:0] io_debug_wb_pc,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output [3:0]  io_debug_wb_rf_wen,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output [4:0]  io_debug_wb_rf_wnum,	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
  output [31:0] io_debug_wb_rf_wdata	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:9:14
);

  wire io_out_wen_0 = ~io_cp0_exres_en & io_in_inst_wb;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:38:{19,36}
  assign io_dHazard_wen = io_in_inst_wb;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  assign io_dHazard_waddr = io_in_inst_rd;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  assign io_dHazard_wdata = io_in_data;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  assign io_ctrlreq_clear = io_cp0_exres_en | io_cp0_exres_eret;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7, :60:39
  assign io_cp0_exout_en =
    ~(io_exe_slot & io_exe_ex | io_mem_slot & io_mem_ex) & io_in_exInfo_en;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7, :43:27, :48:{21,35,51,66}, :49:15
  assign io_cp0_exout_slot = io_in_slot;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  assign io_cp0_exout_eret = io_in_exInfo_eret;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  assign io_cp0_exout_excode = io_in_exInfo_excode;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  assign io_cp0_exout_badvaddr = io_in_exInfo_badvaddr;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  assign io_cp0_exout_pc = io_in_exInfo_pc == 32'h0 ? io_in_debug_pc : io_in_exInfo_pc;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7, :43:27, :45:{24,33}, :46:15
  assign io_cp0_wCp0_en = io_in_inst_fu == 4'h7 & io_in_inst_fuop == 4'h5;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7, :31:29, :53:{29,48}
  assign io_cp0_wCp0_data = io_in_data;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  assign io_cp0_wCp0_addr = io_in_inst_rd;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  assign io_cp0_wCp0_sel = io_in_exSel;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  assign io_out_wen = io_out_wen_0;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7, :38:36
  assign io_out_wdata = io_in_data;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  assign io_out_waddr = io_in_inst_rd;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  assign io_debug_wb_pc = io_in_debug_pc;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  assign io_debug_wb_rf_wen = {4{io_out_wen_0}};	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7, :38:36, :64:30
  assign io_debug_wb_rf_wnum = io_in_inst_rd;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
  assign io_debug_wb_rf_wdata = io_in_data;	// src/main/scala/cpu/core/pipeline/components/writeback/WriteBackUnit.scala:8:7
endmodule

module PreFetch(	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
  input         clk,	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
                resetn,	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
  input  [31:0] io_iCache_sram_rdata,	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:9:14
  output        io_iCache_sram_en,	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:9:14
  output [31:0] io_iCache_sram_addr,	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:9:14
  input  [31:0] io_pcNext,	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:9:14
  output        io_data_valid,	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:9:14
  output [31:0] io_data_bits	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:9:14
);

  reg resetTmp;	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:19:25
  always @(posedge clk)	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
    resetTmp <= resetn;	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:19:25
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
        resetTmp = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7, :19:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_iCache_sram_en = ~resetn;	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7, :14:27
  assign io_iCache_sram_addr = io_pcNext;	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
  assign io_data_valid = ~resetTmp;	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7, :19:25, :21:20
  assign io_data_bits = io_iCache_sram_rdata;	// src/main/scala/cpu/core/pipeline/components/fetch/PreFetch.scala:8:7
endmodule

module StallFlushCtrl(	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:8:7
  input        io_idreq_block,	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:9:14
               io_exereq_block,	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:9:14
               io_exereq_branchPause,	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:9:14
               io_wbreq_clear,	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:9:14
  output [4:0] io_stall,	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:9:14
               io_flush	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:9:14
);

  assign io_stall =
    {io_idreq_block | io_exereq_block,
     io_idreq_block | io_exereq_block,
     io_exereq_block,
     2'h0};	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:8:7, :34:37, :37:26, :49:18
  assign io_flush =
    {1'h0,
     io_exereq_branchPause | io_wbreq_clear,
     io_idreq_block | io_wbreq_clear,
     io_exereq_block | io_wbreq_clear,
     io_wbreq_clear};	// src/main/scala/cpu/core/pipeline/components/ctrl/StallFlushCtrl.scala:8:7, :9:14, :38:59, :41:49, :44:38, :50:18
endmodule

module ExCtrl(	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:8:7
  input        io_exID_en,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:9:14
               io_exID_eret,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:9:14
               io_exEXE_en,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:9:14
               io_exEXE_eret,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:9:14
               io_exMEM_en,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:9:14
               io_exMEM_eret,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:9:14
               io_exWB_en,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:9:14
               io_exWB_eret,	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:9:14
  output [4:0] io_out	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:9:14
);

  assign io_out =
    {io_exID_en | io_exEXE_en | io_exMEM_en | io_exWB_en | io_exID_eret | io_exEXE_eret
       | io_exMEM_eret | io_exWB_eret,
     io_exEXE_en | io_exMEM_en | io_exWB_en | io_exID_eret | io_exEXE_eret | io_exMEM_eret
       | io_exWB_eret,
     io_exMEM_en | io_exWB_en | io_exEXE_eret | io_exMEM_eret | io_exWB_eret,
     io_exWB_en | io_exMEM_eret | io_exWB_eret,
     io_exWB_eret};	// src/main/scala/cpu/core/pipeline/components/ctrl/ExCtrl.scala:8:7, :29:79, :30:69, :31:49, :32:29, :34:17
endmodule

module CP0(	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
  input         clk,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
                resetn,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
                io_wb_en,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
                io_wb_slot,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
                io_wb_eret,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
  input  [4:0]  io_wb_excode,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
  input  [31:0] io_wb_badvaddr,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
                io_wb_pc,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
  input         io_write_en,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
  input  [31:0] io_write_data,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
  input  [4:0]  io_write_addr,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
  input  [2:0]  io_write_sel,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
  input  [4:0]  io_read_addr,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
  input  [2:0]  io_read_sel,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
  output [31:0] io_read_data,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
  output        io_fetch_isex,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
                io_fetch_eret,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
  output [31:0] io_fetch_eretpc,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
  output        io_exInfo_en,	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
                io_exInfo_eret	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
);

  reg  [31:0] rBadVAddr;	// src/main/scala/cpu/common/BundlesCP0.scala:19:30
  reg  [31:0] rCount;	// src/main/scala/cpu/common/BundlesCP0.scala:24:30
  reg  [31:0] rCompare;	// src/main/scala/cpu/common/BundlesCP0.scala:29:30
  reg  [8:0]  rStatus_x1;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30
  reg         rStatus_Bev;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30
  reg  [5:0]  rStatus_x2;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30
  reg         rStatus_IM_0;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30
  reg         rStatus_IM_1;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30
  reg         rStatus_IM_2;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30
  reg         rStatus_IM_3;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30
  reg         rStatus_IM_4;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30
  reg         rStatus_IM_5;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30
  reg         rStatus_IM_6;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30
  reg         rStatus_IM_7;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30
  reg  [5:0]  rStatus_x3;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30
  reg         rStatus_EXL;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30
  reg         rStatus_IE;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30
  reg         rCause_BD;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
  reg         rCause_TI;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
  reg  [13:0] rCause_x1;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
  reg         rCause_IP_0;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
  reg         rCause_IP_1;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
  reg         rCause_IP_2;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
  reg         rCause_IP_3;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
  reg         rCause_IP_4;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
  reg         rCause_IP_5;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
  reg         rCause_IP_6;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
  reg         rCause_IP_7;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
  reg         rCause_x2;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
  reg  [4:0]  rCause_ExcCode;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
  reg  [1:0]  rCause_x3;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
  reg  [31:0] rEPC;	// src/main/scala/cpu/common/BundlesCP0.scala:67:30
  reg         tick;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:53:21
  wire        _GEN = io_wb_eret & (|(rEPC[1:0]));	// src/main/scala/cpu/common/BundlesCP0.scala:67:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:69:{19,30,37}
  wire        except_eret = ~_GEN & io_wb_eret;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:67:27, :69:{19,50}, :71:21
  wire        hasInt =
    (|({rCause_IP_7,
        rCause_IP_6,
        rCause_IP_5,
        rCause_IP_4,
        rCause_IP_3,
        rCause_IP_2,
        rCause_IP_1,
        rCause_IP_0}
       & {rStatus_IM_7,
          rStatus_IM_6,
          rStatus_IM_5,
          rStatus_IM_4,
          rStatus_IM_3,
          rStatus_IM_2,
          rStatus_IM_1,
          rStatus_IM_0})) & rStatus_IE & ~rStatus_EXL;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:78:{21,34,51,65}, :79:{29,32}
  wire        except_en = hasInt | _GEN | io_wb_en;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:67:27, :69:{19,50}, :70:21, :79:29, :80:16, :81:19
  wire [7:0]  readpos = {io_read_addr, io_read_sel};	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:106:20
  always @(posedge clk) begin	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
    if (resetn) begin	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
      rBadVAddr <= 32'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:19:30
      rCount <= 32'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:19:30, :24:30
      rCompare <= 32'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:19:30, :29:30
      rStatus_x1 <= 9'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :44:40
      rStatus_Bev <= 1'h1;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :45:14
      rStatus_x2 <= 6'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :44:40
      rStatus_IM_0 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :44:40
      rStatus_IM_1 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :44:40
      rStatus_IM_2 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :44:40
      rStatus_IM_3 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :44:40
      rStatus_IM_4 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :44:40
      rStatus_IM_5 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :44:40
      rStatus_IM_6 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :44:40
      rStatus_IM_7 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :44:40
      rStatus_x3 <= 6'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :44:40
      rStatus_EXL <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :44:40
      rStatus_IE <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, :44:40
      rCause_BD <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:44:40, :62:30
      rCause_TI <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:44:40, :62:30
      rCause_x1 <= 14'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:62:{30,43}
      rCause_IP_0 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:44:40, :62:30
      rCause_IP_1 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:44:40, :62:30
      rCause_IP_2 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:44:40, :62:30
      rCause_IP_3 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:44:40, :62:30
      rCause_IP_4 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:44:40, :62:30
      rCause_IP_5 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:44:40, :62:30
      rCause_IP_6 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:44:40, :62:30
      rCause_IP_7 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:44:40, :62:30
      rCause_x2 <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:44:40, :62:30
      rCause_ExcCode <= 5'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:62:{30,43}
      rCause_x3 <= 2'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:62:{30,43}
      rEPC <= 32'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:19:30, :67:30
      tick <= 1'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:44:40, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:53:21
    end
    else begin	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
      automatic logic [7:0] writepos;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:43:21
      automatic logic       _GEN_0;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:46:21
      automatic logic       _GEN_1;	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:44:21, :46:35
      automatic logic       _GEN_2;	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:44:21, :46:35
      automatic logic       _GEN_3;	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:44:21, :46:35
      writepos = {io_write_addr, io_write_sel};	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:43:21
      _GEN_0 = writepos == 8'h58;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:43:21, :46:21
      _GEN_1 = io_write_en & writepos == 8'h60;	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:43:21, :44:21, :46:{21,35}
      _GEN_2 = _GEN_1 ? io_write_data[1] : rStatus_EXL;	// src/main/scala/cpu/common/BundlesCP0.scala:13:{10,27}, :43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:44:21, :46:35
      _GEN_3 = io_write_en & writepos == 8'h68;	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:43:21, :44:21, :46:{21,35}
      if (except_en) begin	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:67:27, :69:50, :70:21, :80:16, :81:19
        rBadVAddr <= _GEN ? rEPC : io_wb_badvaddr;	// src/main/scala/cpu/common/BundlesCP0.scala:19:30, :67:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:67:27, :69:{19,50}, :73:21
        rStatus_EXL <= ~rStatus_EXL | _GEN_2;	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:44:21, :46:35, :79:32, :91:28, :92:23
        rCause_ExcCode <= hasInt ? 5'h0 : _GEN ? 5'h4 : io_wb_excode;	// src/main/scala/cpu/common/BundlesCP0.scala:62:{30,43}, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:67:27, :69:{19,50}, :72:21, :79:29, :80:16, :82:19
      end
      else begin	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:67:27, :69:50, :70:21, :80:16, :81:19
        if (io_write_en & writepos == 8'h40)	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :19:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:43:21, :44:21, :46:{21,35}
          rBadVAddr <= io_write_data;	// src/main/scala/cpu/common/BundlesCP0.scala:19:30
        rStatus_EXL <= ~except_eret & _GEN_2;	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:44:21, :46:35, :67:27, :69:50, :71:21, :96:27, :97:21
        if (_GEN_3)	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:44:21, :46:35
          rCause_ExcCode <= io_write_data[6:2];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :62:30
      end
      if (tick & writepos != 8'h48)	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:43:21, :46:21, :53:21, :55:{13,25}
        rCount <= rCount + 32'h1;	// src/main/scala/cpu/common/BundlesCP0.scala:24:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:55:69
      else if (io_write_en & writepos == 8'h48)	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :24:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:43:21, :44:21, :46:{21,35}
        rCount <= io_write_data;	// src/main/scala/cpu/common/BundlesCP0.scala:24:30
      if (io_write_en & _GEN_0)	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :29:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:44:21, :46:{21,35}
        rCompare <= io_write_data;	// src/main/scala/cpu/common/BundlesCP0.scala:29:30
      if (_GEN_1) begin	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:44:21, :46:35
        rStatus_x1 <= io_write_data[31:23];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :43:30
        rStatus_Bev <= io_write_data[22];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :43:30
        rStatus_x2 <= io_write_data[21:16];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :43:30
        rStatus_IM_0 <= io_write_data[8];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :43:30
        rStatus_IM_1 <= io_write_data[9];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :43:30
        rStatus_IM_2 <= io_write_data[10];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :43:30
        rStatus_IM_3 <= io_write_data[11];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :43:30
        rStatus_IM_4 <= io_write_data[12];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :43:30
        rStatus_IM_5 <= io_write_data[13];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :43:30
        rStatus_IM_6 <= io_write_data[14];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :43:30
        rStatus_IM_7 <= io_write_data[15];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :43:30
        rStatus_x3 <= io_write_data[7:2];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :43:30
        rStatus_IE <= io_write_data[0];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :43:30
      end
      if (except_en & ~rStatus_EXL) begin	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:44:21, :67:27, :69:50, :70:21, :79:32, :80:16, :81:19, :88:19, :91:28, :93:23
        rCause_BD <= io_wb_slot;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
        if (io_wb_slot)	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:13:14
          rEPC <= (_GEN ? rEPC : io_wb_pc) - 32'h4;	// src/main/scala/cpu/common/BundlesCP0.scala:67:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:67:27, :69:{19,50}, :74:21, :94:53
        else if (~_GEN)	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:67:27, :69:{19,50}, :71:21
          rEPC <= io_wb_pc;	// src/main/scala/cpu/common/BundlesCP0.scala:67:30
      end
      else begin	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:44:21, :88:19, :91:28, :93:23
        if (_GEN_3)	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:44:21, :46:35
          rCause_BD <= io_write_data[31];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :62:30
        if (io_write_en & writepos == 8'h70)	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :67:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:43:21, :44:21, :46:{21,35}
          rEPC <= io_write_data;	// src/main/scala/cpu/common/BundlesCP0.scala:67:30
      end
      rCause_TI <=
        ~(_GEN_0 & io_write_en)
        & (rCount == rCompare & (|rCompare) | (_GEN_3 ? io_write_data[30] : rCause_TI));	// src/main/scala/cpu/common/BundlesCP0.scala:13:{10,27}, :24:30, :29:30, :62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:44:21, :46:{21,35}, :58:{19,36,52,61}, :59:19, :61:{35,51}, :62:19
      if (_GEN_3) begin	// src/main/scala/cpu/common/BundlesCP0.scala:13:10, :62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:44:21, :46:35
        rCause_x1 <= io_write_data[29:16];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :62:30
        rCause_IP_0 <= io_write_data[8];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :62:30
        rCause_IP_1 <= io_write_data[9];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :62:30
        rCause_IP_2 <= io_write_data[10];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :62:30
        rCause_IP_3 <= io_write_data[11];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :62:30
        rCause_IP_4 <= io_write_data[12];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :62:30
        rCause_IP_5 <= io_write_data[13];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :62:30
        rCause_IP_6 <= io_write_data[14];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :62:30
        rCause_x2 <= io_write_data[7];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :62:30
        rCause_x3 <= io_write_data[1:0];	// src/main/scala/cpu/common/BundlesCP0.scala:13:27, :62:30
      end
      rCause_IP_7 <= rCause_TI;	// src/main/scala/cpu/common/BundlesCP0.scala:62:30
      tick <= ~tick;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:53:21, :54:11
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
      automatic logic [31:0] _RANDOM[0:6];	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        end	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rBadVAddr = _RANDOM[3'h0];	// src/main/scala/cpu/common/BundlesCP0.scala:19:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCount = _RANDOM[3'h1];	// src/main/scala/cpu/common/BundlesCP0.scala:24:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCompare = _RANDOM[3'h2];	// src/main/scala/cpu/common/BundlesCP0.scala:29:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rStatus_x1 = _RANDOM[3'h3][8:0];	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rStatus_Bev = _RANDOM[3'h3][9];	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rStatus_x2 = _RANDOM[3'h3][15:10];	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rStatus_IM_0 = _RANDOM[3'h3][16];	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rStatus_IM_1 = _RANDOM[3'h3][17];	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rStatus_IM_2 = _RANDOM[3'h3][18];	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rStatus_IM_3 = _RANDOM[3'h3][19];	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rStatus_IM_4 = _RANDOM[3'h3][20];	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rStatus_IM_5 = _RANDOM[3'h3][21];	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rStatus_IM_6 = _RANDOM[3'h3][22];	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rStatus_IM_7 = _RANDOM[3'h3][23];	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rStatus_x3 = _RANDOM[3'h3][29:24];	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rStatus_EXL = _RANDOM[3'h3][30];	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rStatus_IE = _RANDOM[3'h3][31];	// src/main/scala/cpu/common/BundlesCP0.scala:43:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCause_BD = _RANDOM[3'h4][0];	// src/main/scala/cpu/common/BundlesCP0.scala:62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCause_TI = _RANDOM[3'h4][1];	// src/main/scala/cpu/common/BundlesCP0.scala:62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCause_x1 = _RANDOM[3'h4][15:2];	// src/main/scala/cpu/common/BundlesCP0.scala:62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCause_IP_0 = _RANDOM[3'h4][16];	// src/main/scala/cpu/common/BundlesCP0.scala:62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCause_IP_1 = _RANDOM[3'h4][17];	// src/main/scala/cpu/common/BundlesCP0.scala:62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCause_IP_2 = _RANDOM[3'h4][18];	// src/main/scala/cpu/common/BundlesCP0.scala:62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCause_IP_3 = _RANDOM[3'h4][19];	// src/main/scala/cpu/common/BundlesCP0.scala:62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCause_IP_4 = _RANDOM[3'h4][20];	// src/main/scala/cpu/common/BundlesCP0.scala:62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCause_IP_5 = _RANDOM[3'h4][21];	// src/main/scala/cpu/common/BundlesCP0.scala:62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCause_IP_6 = _RANDOM[3'h4][22];	// src/main/scala/cpu/common/BundlesCP0.scala:62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCause_IP_7 = _RANDOM[3'h4][23];	// src/main/scala/cpu/common/BundlesCP0.scala:62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCause_x2 = _RANDOM[3'h4][24];	// src/main/scala/cpu/common/BundlesCP0.scala:62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCause_ExcCode = _RANDOM[3'h4][29:25];	// src/main/scala/cpu/common/BundlesCP0.scala:62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rCause_x3 = _RANDOM[3'h4][31:30];	// src/main/scala/cpu/common/BundlesCP0.scala:62:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        rEPC = _RANDOM[3'h5];	// src/main/scala/cpu/common/BundlesCP0.scala:67:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
        tick = _RANDOM[3'h6][0];	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7, :53:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_read_data =
    readpos == 8'h70
      ? rEPC
      : readpos == 8'h68
          ? {rCause_BD,
             rCause_TI,
             rCause_x1,
             rCause_IP_7,
             rCause_IP_6,
             rCause_IP_5,
             rCause_IP_4,
             rCause_IP_3,
             rCause_IP_2,
             rCause_IP_1,
             rCause_IP_0,
             rCause_x2,
             rCause_ExcCode,
             rCause_x3}
          : readpos == 8'h60
              ? {rStatus_x1,
                 rStatus_Bev,
                 rStatus_x2,
                 rStatus_IM_7,
                 rStatus_IM_6,
                 rStatus_IM_5,
                 rStatus_IM_4,
                 rStatus_IM_3,
                 rStatus_IM_2,
                 rStatus_IM_1,
                 rStatus_IM_0,
                 rStatus_x3,
                 rStatus_EXL,
                 rStatus_IE}
              : readpos == 8'h58
                  ? rCompare
                  : readpos == 8'h48 ? rCount : readpos == 8'h40 ? rBadVAddr : 32'h0;	// src/main/scala/cpu/common/BundlesCP0.scala:19:30, :24:30, :29:30, :43:30, :62:30, :67:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7, :46:21, :106:20, :107:42, :108:39
  assign io_fetch_isex = except_en;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7, :67:27, :69:50, :70:21, :80:16, :81:19
  assign io_fetch_eret = except_eret;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7, :67:27, :69:50, :71:21
  assign io_fetch_eretpc = rEPC;	// src/main/scala/cpu/common/BundlesCP0.scala:67:30, src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7
  assign io_exInfo_en = except_en;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7, :67:27, :69:50, :70:21, :80:16, :81:19
  assign io_exInfo_eret = except_eret;	// src/main/scala/cpu/core/pipeline/components/cp0/CP0.scala:12:7, :67:27, :69:50, :71:21
endmodule

module CoreTop(	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
  input         clk,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
                resetn,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
  input  [31:0] io_iCache_sram_rdata,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:20:14
  output        io_iCache_sram_en,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:20:14
  output [31:0] io_iCache_sram_addr,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:20:14
  input  [31:0] io_dCache_sram_rdata,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:20:14
  output        io_dCache_sram_en,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:20:14
  output [3:0]  io_dCache_sram_wen,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:20:14
  output [31:0] io_dCache_sram_addr,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:20:14
                io_dCache_sram_wdata,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:20:14
                io_debug_wb_pc,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:20:14
  output [3:0]  io_debug_wb_rf_wen,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:20:14
  output [4:0]  io_debug_wb_rf_wnum,	// src/main/scala/cpu/core/pipeline/CoreTop.scala:20:14
  output [31:0] io_debug_wb_rf_wdata	// src/main/scala/cpu/core/pipeline/CoreTop.scala:20:14
);

  wire [31:0] _cp0Unit_io_read_data;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
  wire        _cp0Unit_io_fetch_isex;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
  wire        _cp0Unit_io_fetch_eret;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
  wire [31:0] _cp0Unit_io_fetch_eretpc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
  wire        _cp0Unit_io_exInfo_en;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
  wire        _cp0Unit_io_exInfo_eret;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
  wire [4:0]  _exCtrlUnit_io_out;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:36:28
  wire [4:0]  _sfCtrlUnit_io_stall;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28
  wire [4:0]  _sfCtrlUnit_io_flush;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28
  wire        _preFetchUnit_io_data_valid;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:28
  wire [31:0] _preFetchUnit_io_data_bits;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:28
  wire        _writebackUnit_io_dHazard_wen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire [4:0]  _writebackUnit_io_dHazard_waddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire [31:0] _writebackUnit_io_dHazard_wdata;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire        _writebackUnit_io_ctrlreq_clear;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire        _writebackUnit_io_cp0_exout_en;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire        _writebackUnit_io_cp0_exout_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire        _writebackUnit_io_cp0_exout_eret;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire [4:0]  _writebackUnit_io_cp0_exout_excode;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire [31:0] _writebackUnit_io_cp0_exout_badvaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire [31:0] _writebackUnit_io_cp0_exout_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire        _writebackUnit_io_cp0_wCp0_en;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire [31:0] _writebackUnit_io_cp0_wCp0_data;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire [4:0]  _writebackUnit_io_cp0_wCp0_addr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire [2:0]  _writebackUnit_io_cp0_wCp0_sel;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire        _writebackUnit_io_out_wen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire [31:0] _writebackUnit_io_out_wdata;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire [4:0]  _writebackUnit_io_out_waddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
  wire        _memoryUnit_io_dHazard_wen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire [4:0]  _memoryUnit_io_dHazard_waddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire [31:0] _memoryUnit_io_dHazard_wdata;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire [31:0] _memoryUnit_io_out_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire        _memoryUnit_io_out_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire        _memoryUnit_io_out_exInfo_en;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire        _memoryUnit_io_out_exInfo_eret;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire [4:0]  _memoryUnit_io_out_exInfo_excode;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire [31:0] _memoryUnit_io_out_exInfo_badvaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire [31:0] _memoryUnit_io_out_exInfo_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire        _memoryUnit_io_out_inst_wb;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire [3:0]  _memoryUnit_io_out_inst_fu;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire [3:0]  _memoryUnit_io_out_inst_fuop;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire [4:0]  _memoryUnit_io_out_inst_rd;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire [2:0]  _memoryUnit_io_out_exSel;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire [31:0] _memoryUnit_io_out_data;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
  wire        _executeUnit_io_binfo_bwen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [31:0] _executeUnit_io_binfo_bwaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire        _executeUnit_io_dHazard_wen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [4:0]  _executeUnit_io_dHazard_waddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [31:0] _executeUnit_io_dHazard_wdata;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire        _executeUnit_io_dHazard_isload;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire        _executeUnit_io_ctrlreq_block;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire        _executeUnit_io_ctrlreq_branchPause;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [4:0]  _executeUnit_io_rCp0_addr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [2:0]  _executeUnit_io_rCp0_sel;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire        _executeUnit_io_fetch_isBr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [31:0] _executeUnit_io_out_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire        _executeUnit_io_out_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire        _executeUnit_io_out_exInfo_en;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire        _executeUnit_io_out_exInfo_eret;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [4:0]  _executeUnit_io_out_exInfo_excode;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [31:0] _executeUnit_io_out_exInfo_badvaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [31:0] _executeUnit_io_out_exInfo_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire        _executeUnit_io_out_inst_wb;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [3:0]  _executeUnit_io_out_inst_fu;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [3:0]  _executeUnit_io_out_inst_fuop;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [4:0]  _executeUnit_io_out_inst_rd;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [1:0]  _executeUnit_io_out_memByte;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [2:0]  _executeUnit_io_out_exSel;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire [31:0] _executeUnit_io_out_data;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
  wire        _decodeUnit_io_jinfo_jwen;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire [31:0] _decodeUnit_io_jinfo_jwaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire        _decodeUnit_io_ctrlreq_block;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire        _decodeUnit_io_fetch_isJmp;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire [31:0] _decodeUnit_io_out_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire [31:0] _decodeUnit_io_out_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire        _decodeUnit_io_out_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire        _decodeUnit_io_out_exInfo_en;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire        _decodeUnit_io_out_exInfo_eret;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire [4:0]  _decodeUnit_io_out_exInfo_excode;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire [31:0] _decodeUnit_io_out_exInfo_badvaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire [31:0] _decodeUnit_io_out_exInfo_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire        _decodeUnit_io_out_inst_wb;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire [3:0]  _decodeUnit_io_out_inst_fu;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire [3:0]  _decodeUnit_io_out_inst_fuop;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire [4:0]  _decodeUnit_io_out_inst_rd;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire        _decodeUnit_io_out_inst_op1;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire        _decodeUnit_io_out_inst_op2;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire [31:0] _decodeUnit_io_out_inst_imm;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire [31:0] _decodeUnit_io_out_op1;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire [31:0] _decodeUnit_io_out_op2;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire [4:0]  _decodeUnit_io_out_rtaddr;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
  wire [31:0] _fetchUnit_io_preFetch_pcNext;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29
  wire [31:0] _fetchUnit_io_out_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29
  wire [31:0] _fetchUnit_io_out_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29
  wire        _fetchUnit_io_out_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29
  wire [31:0] _fetchUnit_io_out_inst;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29
  reg  [31:0] reg_pc;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_debug_pc;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_slot;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_exInfo_en;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_exInfo_eret;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [4:0]  reg_exInfo_excode;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_exInfo_badvaddr;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_exInfo_pc;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_inst;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_1_pc;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_1_debug_pc;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_1_slot;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_1_exInfo_en;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_1_exInfo_eret;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [4:0]  reg_1_exInfo_excode;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_1_exInfo_badvaddr;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_1_exInfo_pc;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_1_inst_wb;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [3:0]  reg_1_inst_fu;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [3:0]  reg_1_inst_fuop;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [4:0]  reg_1_inst_rd;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_1_inst_op1;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_1_inst_op2;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_1_inst_imm;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_1_op1;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_1_op2;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [4:0]  reg_1_rtaddr;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_2_debug_pc;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_2_slot;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_2_exInfo_en;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_2_exInfo_eret;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [4:0]  reg_2_exInfo_excode;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_2_exInfo_badvaddr;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_2_exInfo_pc;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_2_inst_wb;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [3:0]  reg_2_inst_fu;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [3:0]  reg_2_inst_fuop;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [4:0]  reg_2_inst_rd;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [1:0]  reg_2_memByte;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [2:0]  reg_2_exSel;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_2_data;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_3_debug_pc;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_3_slot;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_3_exInfo_en;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_3_exInfo_eret;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [4:0]  reg_3_exInfo_excode;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_3_exInfo_badvaddr;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_3_exInfo_pc;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg         reg_3_inst_wb;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [3:0]  reg_3_inst_fu;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [3:0]  reg_3_inst_fuop;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [4:0]  reg_3_inst_rd;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [2:0]  reg_3_exSel;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  reg  [31:0] reg_3_data;	// src/main/scala/cpu/utils/StageConnect.scala:10:26
  always @(posedge clk) begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
    if (resetn) begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
      reg_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_debug_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_slot <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_exInfo_en <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_exInfo_eret <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_exInfo_excode <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_exInfo_badvaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_exInfo_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_inst <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_debug_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_slot <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_exInfo_en <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_exInfo_eret <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_exInfo_excode <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_exInfo_badvaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_exInfo_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_inst_wb <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_inst_fu <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26
      reg_1_inst_fuop <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26
      reg_1_inst_rd <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_inst_op1 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_inst_op2 <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_inst_imm <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_op1 <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_op2 <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_1_rtaddr <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_2_debug_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_2_slot <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_2_exInfo_en <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_2_exInfo_eret <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_2_exInfo_excode <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_2_exInfo_badvaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_2_exInfo_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_2_inst_wb <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_2_inst_fu <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26
      reg_2_inst_fuop <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26
      reg_2_inst_rd <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_2_memByte <= 2'h0;	// src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26
      reg_2_exSel <= 3'h0;	// src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26
      reg_2_data <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_3_debug_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_3_slot <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_3_exInfo_en <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_3_exInfo_eret <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_3_exInfo_excode <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_3_exInfo_badvaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_3_exInfo_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_3_inst_wb <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, :28:29, :29:29, :30:29, :31:29, :35:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_3_inst_fu <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26
      reg_3_inst_fuop <= 4'h0;	// src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26
      reg_3_inst_rd <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_3_exSel <= 3'h0;	// src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26
      reg_3_data <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
    end
    else begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
      automatic logic flushSignal;	// src/main/scala/cpu/utils/StageConnect.scala:18:34
      automatic logic flushSignal_1;	// src/main/scala/cpu/utils/StageConnect.scala:18:34
      automatic logic flushSignal_2;	// src/main/scala/cpu/utils/StageConnect.scala:18:34
      automatic logic flushSignal_3;	// src/main/scala/cpu/utils/StageConnect.scala:18:34
      flushSignal = _sfCtrlUnit_io_flush[3] | _exCtrlUnit_io_out[3];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :36:28, :77:15, :89:13, src/main/scala/cpu/utils/StageConnect.scala:18:34
      flushSignal_1 = _sfCtrlUnit_io_flush[2] | _exCtrlUnit_io_out[2];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :36:28, :78:15, :90:13, src/main/scala/cpu/utils/StageConnect.scala:18:34
      flushSignal_2 = _sfCtrlUnit_io_flush[1] | _exCtrlUnit_io_out[1];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :36:28, :79:15, :91:13, src/main/scala/cpu/utils/StageConnect.scala:18:34
      flushSignal_3 = _sfCtrlUnit_io_flush[0] | _exCtrlUnit_io_out[0];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :36:28, :80:15, :92:13, src/main/scala/cpu/utils/StageConnect.scala:18:34
      if (_sfCtrlUnit_io_stall[3] | flushSignal) begin	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :71:15, src/main/scala/cpu/utils/StageConnect.scala:18:34
      end
      else begin	// src/main/scala/chisel3/util/Mux.scala:126:16
        reg_pc <= _fetchUnit_io_out_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_debug_pc <= _fetchUnit_io_out_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_slot <= _fetchUnit_io_out_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29, src/main/scala/cpu/utils/StageConnect.scala:10:26
      end
      reg_exInfo_en <= _sfCtrlUnit_io_stall[3] & reg_exInfo_en;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :71:15, src/main/scala/cpu/utils/StageConnect.scala:10:26
      reg_exInfo_eret <= _sfCtrlUnit_io_stall[3] & reg_exInfo_eret;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :71:15, src/main/scala/cpu/utils/StageConnect.scala:10:26
      if (_sfCtrlUnit_io_stall[3]) begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :71:15
      end
      else begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:71:15
        reg_exInfo_excode <= 5'h0;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_exInfo_badvaddr <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_exInfo_pc <= 32'h0;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_inst <= flushSignal ? 32'h0 : _fetchUnit_io_out_inst;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
      end
      if (_sfCtrlUnit_io_stall[2] | flushSignal_1) begin	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :72:15, src/main/scala/cpu/utils/StageConnect.scala:18:34
      end
      else begin	// src/main/scala/chisel3/util/Mux.scala:126:16
        reg_1_pc <= _decodeUnit_io_out_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_debug_pc <= _decodeUnit_io_out_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_slot <= _decodeUnit_io_out_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29, src/main/scala/cpu/utils/StageConnect.scala:10:26
      end
      if (_sfCtrlUnit_io_stall[2]) begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :72:15
      end
      else begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:72:15
        reg_1_exInfo_en <= ~flushSignal_1 & _decodeUnit_io_out_exInfo_en;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_1_exInfo_eret <= ~flushSignal_1 & _decodeUnit_io_out_exInfo_eret;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_1_exInfo_excode <= flushSignal_1 ? 5'h0 : _decodeUnit_io_out_exInfo_excode;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :28:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_1_exInfo_badvaddr <=
          flushSignal_1 ? 32'h0 : _decodeUnit_io_out_exInfo_badvaddr;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :28:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_1_exInfo_pc <= flushSignal_1 ? 32'h0 : _decodeUnit_io_out_exInfo_pc;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :28:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_1_inst_wb <= ~flushSignal_1 & _decodeUnit_io_out_inst_wb;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_1_inst_fu <= flushSignal_1 ? 4'h0 : _decodeUnit_io_out_inst_fu;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29, src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26, :18:34
        reg_1_inst_fuop <= flushSignal_1 ? 4'h0 : _decodeUnit_io_out_inst_fuop;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29, src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26, :18:34
        reg_1_inst_rd <= flushSignal_1 ? 5'h0 : _decodeUnit_io_out_inst_rd;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :28:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_1_inst_op1 <= ~flushSignal_1 & _decodeUnit_io_out_inst_op1;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_1_inst_op2 <= ~flushSignal_1 & _decodeUnit_io_out_inst_op2;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_1_inst_imm <= flushSignal_1 ? 32'h0 : _decodeUnit_io_out_inst_imm;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :28:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_1_op1 <= flushSignal_1 ? 32'h0 : _decodeUnit_io_out_op1;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :28:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_1_op2 <= flushSignal_1 ? 32'h0 : _decodeUnit_io_out_op2;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :28:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_1_rtaddr <= flushSignal_1 ? 5'h0 : _decodeUnit_io_out_rtaddr;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :28:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
      end
      if (_sfCtrlUnit_io_stall[1] | flushSignal_2) begin	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :73:15, src/main/scala/cpu/utils/StageConnect.scala:18:34
      end
      else begin	// src/main/scala/chisel3/util/Mux.scala:126:16
        reg_2_debug_pc <= _executeUnit_io_out_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_slot <= _executeUnit_io_out_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29, src/main/scala/cpu/utils/StageConnect.scala:10:26
      end
      if (_sfCtrlUnit_io_stall[1]) begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :73:15
      end
      else begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:73:15
        reg_2_exInfo_en <= ~flushSignal_2 & _executeUnit_io_out_exInfo_en;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_2_exInfo_eret <= ~flushSignal_2 & _executeUnit_io_out_exInfo_eret;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_2_exInfo_excode <= flushSignal_2 ? 5'h0 : _executeUnit_io_out_exInfo_excode;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :29:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_2_exInfo_badvaddr <=
          flushSignal_2 ? 32'h0 : _executeUnit_io_out_exInfo_badvaddr;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :29:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_2_exInfo_pc <= flushSignal_2 ? 32'h0 : _executeUnit_io_out_exInfo_pc;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :29:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_2_inst_wb <= ~flushSignal_2 & _executeUnit_io_out_inst_wb;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_2_inst_fu <= flushSignal_2 ? 4'h0 : _executeUnit_io_out_inst_fu;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29, src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26, :18:34
        reg_2_inst_fuop <= flushSignal_2 ? 4'h0 : _executeUnit_io_out_inst_fuop;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29, src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26, :18:34
        reg_2_inst_rd <= flushSignal_2 ? 5'h0 : _executeUnit_io_out_inst_rd;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :29:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_2_memByte <= flushSignal_2 ? 2'h0 : _executeUnit_io_out_memByte;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29, src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26, :18:34
        reg_2_exSel <= flushSignal_2 ? 3'h0 : _executeUnit_io_out_exSel;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29, src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26, :18:34
        reg_2_data <= flushSignal_2 ? 32'h0 : _executeUnit_io_out_data;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :29:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
      end
      if (_sfCtrlUnit_io_stall[0] | flushSignal_3) begin	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :74:15, src/main/scala/cpu/utils/StageConnect.scala:18:34
      end
      else begin	// src/main/scala/chisel3/util/Mux.scala:126:16
        reg_3_debug_pc <= _memoryUnit_io_out_debug_pc;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_3_slot <= _memoryUnit_io_out_slot;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29, src/main/scala/cpu/utils/StageConnect.scala:10:26
      end
      if (_sfCtrlUnit_io_stall[0]) begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :74:15
      end
      else begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:74:15
        reg_3_exInfo_en <= ~flushSignal_3 & _memoryUnit_io_out_exInfo_en;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_3_exInfo_eret <= ~flushSignal_3 & _memoryUnit_io_out_exInfo_eret;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_3_exInfo_excode <= flushSignal_3 ? 5'h0 : _memoryUnit_io_out_exInfo_excode;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :30:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_3_exInfo_badvaddr <=
          flushSignal_3 ? 32'h0 : _memoryUnit_io_out_exInfo_badvaddr;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :30:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_3_exInfo_pc <= flushSignal_3 ? 32'h0 : _memoryUnit_io_out_exInfo_pc;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :30:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_3_inst_wb <= ~flushSignal_3 & _memoryUnit_io_out_inst_wb;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_3_inst_fu <= flushSignal_3 ? 4'h0 : _memoryUnit_io_out_inst_fu;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29, src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26, :18:34
        reg_3_inst_fuop <= flushSignal_3 ? 4'h0 : _memoryUnit_io_out_inst_fuop;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29, src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26, :18:34
        reg_3_inst_rd <= flushSignal_3 ? 5'h0 : _memoryUnit_io_out_inst_rd;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :30:29, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
        reg_3_exSel <= flushSignal_3 ? 3'h0 : _memoryUnit_io_out_exSel;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29, src/main/scala/cpu/utils/StageConnect.scala:9:31, :10:26, :18:34
        reg_3_data <= flushSignal_3 ? 32'h0 : _memoryUnit_io_out_data;	// src/main/scala/chisel3/util/Mux.scala:126:16, src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, :20:14, :27:29, :30:29, :34:28, src/main/scala/cpu/utils/StageConnect.scala:10:26, :18:34
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
      automatic logic [31:0] _RANDOM[0:25];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
        for (logic [4:0] i = 5'h0; i < 5'h1A; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
        end	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
        reg_pc = _RANDOM[5'h0];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_debug_pc = _RANDOM[5'h1];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_slot = _RANDOM[5'h2][0];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_exInfo_en = _RANDOM[5'h2][1];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_exInfo_eret = _RANDOM[5'h2][3];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_exInfo_excode = _RANDOM[5'h2][8:4];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_exInfo_badvaddr = {_RANDOM[5'h2][31:9], _RANDOM[5'h3][8:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_exInfo_pc = {_RANDOM[5'h3][31:9], _RANDOM[5'h4][8:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_inst = {_RANDOM[5'h4][31:9], _RANDOM[5'h5][8:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_pc = {_RANDOM[5'h5][31:9], _RANDOM[5'h6][8:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_debug_pc = {_RANDOM[5'h6][31:9], _RANDOM[5'h7][8:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_slot = _RANDOM[5'h7][9];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_exInfo_en = _RANDOM[5'h7][10];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_exInfo_eret = _RANDOM[5'h7][12];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_exInfo_excode = _RANDOM[5'h7][17:13];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_exInfo_badvaddr = {_RANDOM[5'h7][31:18], _RANDOM[5'h8][17:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_exInfo_pc = {_RANDOM[5'h8][31:18], _RANDOM[5'h9][17:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_inst_wb = _RANDOM[5'h9][18];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_inst_fu = _RANDOM[5'h9][22:19];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_inst_fuop = _RANDOM[5'h9][26:23];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_inst_rd = _RANDOM[5'h9][31:27];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_inst_op1 = _RANDOM[5'hA][0];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_inst_op2 = _RANDOM[5'hA][1];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_inst_imm = {_RANDOM[5'hA][31:2], _RANDOM[5'hB][1:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_op1 = {_RANDOM[5'hB][31:2], _RANDOM[5'hC][1:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_op2 = {_RANDOM[5'hC][31:2], _RANDOM[5'hD][1:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_1_rtaddr = _RANDOM[5'hD][11:7];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_debug_pc = {_RANDOM[5'hE][31:12], _RANDOM[5'hF][11:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_slot = _RANDOM[5'hF][12];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_exInfo_en = _RANDOM[5'hF][13];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_exInfo_eret = _RANDOM[5'hF][15];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_exInfo_excode = _RANDOM[5'hF][20:16];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_exInfo_badvaddr = {_RANDOM[5'hF][31:21], _RANDOM[5'h10][20:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_exInfo_pc = {_RANDOM[5'h10][31:21], _RANDOM[5'h11][20:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_inst_wb = _RANDOM[5'h11][21];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_inst_fu = _RANDOM[5'h11][25:22];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_inst_fuop = _RANDOM[5'h11][29:26];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_inst_rd = {_RANDOM[5'h11][31:30], _RANDOM[5'h12][2:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_memByte = _RANDOM[5'h12][4:3];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_exSel = _RANDOM[5'h12][7:5];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_2_data = {_RANDOM[5'h12][31:18], _RANDOM[5'h13][17:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_3_debug_pc = {_RANDOM[5'h14][31:18], _RANDOM[5'h15][17:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_3_slot = _RANDOM[5'h15][18];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_3_exInfo_en = _RANDOM[5'h15][19];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_3_exInfo_eret = _RANDOM[5'h15][21];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_3_exInfo_excode = _RANDOM[5'h15][26:22];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_3_exInfo_badvaddr = {_RANDOM[5'h15][31:27], _RANDOM[5'h16][26:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_3_exInfo_pc = {_RANDOM[5'h16][31:27], _RANDOM[5'h17][26:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_3_inst_wb = _RANDOM[5'h17][27];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_3_inst_fu = _RANDOM[5'h17][31:28];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_3_inst_fuop = _RANDOM[5'h18][3:0];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_3_inst_rd = _RANDOM[5'h18][8:4];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_3_exSel = _RANDOM[5'h18][11:9];	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
        reg_3_data = {_RANDOM[5'h18][31:22], _RANDOM[5'h19][21:0]};	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7, src/main/scala/cpu/utils/StageConnect.scala:10:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/cpu/core/pipeline/CoreTop.scala:19:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FetchUnit fetchUnit (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29
    .clk                  (clk),
    .resetn                  (resetn),
    .io_preFetch_pcNext     (_fetchUnit_io_preFetch_pcNext),
    .io_preFetch_data_valid (_preFetchUnit_io_data_valid),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:28
    .io_preFetch_data_bits  (_preFetchUnit_io_data_bits),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:28
    .io_jinfo_jwen          (_decodeUnit_io_jinfo_jwen),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
    .io_jinfo_jwaddr        (_decodeUnit_io_jinfo_jwaddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
    .io_binfo_bwen          (_executeUnit_io_binfo_bwen),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_binfo_bwaddr        (_executeUnit_io_binfo_bwaddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_cp0_isex            (_cp0Unit_io_fetch_isex),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
    .io_cp0_eret            (_cp0Unit_io_fetch_eret),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
    .io_cp0_eretpc          (_cp0Unit_io_fetch_eretpc),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
    .io_slotSignal_decode   (_decodeUnit_io_fetch_isJmp),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
    .io_slotSignal_execute  (_executeUnit_io_fetch_isBr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_ctrl_stall          (_sfCtrlUnit_io_stall[4]),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28, :70:15
    .io_ctrl_ex             (_exCtrlUnit_io_out[4]),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:36:28, :88:13
    .io_out_pc              (_fetchUnit_io_out_pc),
    .io_out_debug_pc        (_fetchUnit_io_out_debug_pc),
    .io_out_slot            (_fetchUnit_io_out_slot),
    .io_out_inst            (_fetchUnit_io_out_inst)
  );
  DecodeUnit decodeUnit (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
    .clk                  (clk),
    .resetn                  (resetn),
    .io_wb_wen              (_writebackUnit_io_out_wen),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_wb_wdata            (_writebackUnit_io_out_wdata),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_wb_waddr            (_writebackUnit_io_out_waddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_jinfo_jwen          (_decodeUnit_io_jinfo_jwen),
    .io_jinfo_jwaddr        (_decodeUnit_io_jinfo_jwaddr),
    .io_ctrlreq_block       (_decodeUnit_io_ctrlreq_block),
    .io_fetch_isJmp         (_decodeUnit_io_fetch_isJmp),
    .io_exeDHazard_wen      (_executeUnit_io_dHazard_wen),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_exeDHazard_waddr    (_executeUnit_io_dHazard_waddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_exeDHazard_wdata    (_executeUnit_io_dHazard_wdata),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_exeDHazard_isload   (_executeUnit_io_dHazard_isload),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_memDHazard_wen      (_memoryUnit_io_dHazard_wen),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
    .io_memDHazard_waddr    (_memoryUnit_io_dHazard_waddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
    .io_memDHazard_wdata    (_memoryUnit_io_dHazard_wdata),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
    .io_wbDHazard_wen       (_writebackUnit_io_dHazard_wen),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_wbDHazard_waddr     (_writebackUnit_io_dHazard_waddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_wbDHazard_wdata     (_writebackUnit_io_dHazard_wdata),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_ctrl_ex             (_exCtrlUnit_io_out[3]),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:36:28, :89:13
    .io_in_pc               (reg_pc),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_debug_pc         (reg_debug_pc),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_slot             (reg_slot),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_en        (reg_exInfo_en),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_eret      (reg_exInfo_eret),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_excode    (reg_exInfo_excode),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_badvaddr  (reg_exInfo_badvaddr),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_pc        (reg_exInfo_pc),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst             (reg_inst),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_out_pc              (_decodeUnit_io_out_pc),
    .io_out_debug_pc        (_decodeUnit_io_out_debug_pc),
    .io_out_slot            (_decodeUnit_io_out_slot),
    .io_out_exInfo_en       (_decodeUnit_io_out_exInfo_en),
    .io_out_exInfo_eret     (_decodeUnit_io_out_exInfo_eret),
    .io_out_exInfo_excode   (_decodeUnit_io_out_exInfo_excode),
    .io_out_exInfo_badvaddr (_decodeUnit_io_out_exInfo_badvaddr),
    .io_out_exInfo_pc       (_decodeUnit_io_out_exInfo_pc),
    .io_out_inst_wb         (_decodeUnit_io_out_inst_wb),
    .io_out_inst_fu         (_decodeUnit_io_out_inst_fu),
    .io_out_inst_fuop       (_decodeUnit_io_out_inst_fuop),
    .io_out_inst_rd         (_decodeUnit_io_out_inst_rd),
    .io_out_inst_op1        (_decodeUnit_io_out_inst_op1),
    .io_out_inst_op2        (_decodeUnit_io_out_inst_op2),
    .io_out_inst_imm        (_decodeUnit_io_out_inst_imm),
    .io_out_op1             (_decodeUnit_io_out_op1),
    .io_out_op2             (_decodeUnit_io_out_op2),
    .io_out_rtaddr          (_decodeUnit_io_out_rtaddr)
  );
  ExecuteUnit executeUnit (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .clk                  (clk),
    .resetn                  (resetn),
    .io_dCache_sram_en      (io_dCache_sram_en),
    .io_dCache_sram_wen     (io_dCache_sram_wen),
    .io_dCache_sram_addr    (io_dCache_sram_addr),
    .io_dCache_sram_wdata   (io_dCache_sram_wdata),
    .io_binfo_bwen          (_executeUnit_io_binfo_bwen),
    .io_binfo_bwaddr        (_executeUnit_io_binfo_bwaddr),
    .io_dHazard_wen         (_executeUnit_io_dHazard_wen),
    .io_dHazard_waddr       (_executeUnit_io_dHazard_waddr),
    .io_dHazard_wdata       (_executeUnit_io_dHazard_wdata),
    .io_dHazard_isload      (_executeUnit_io_dHazard_isload),
    .io_ctrlreq_block       (_executeUnit_io_ctrlreq_block),
    .io_ctrlreq_branchPause (_executeUnit_io_ctrlreq_branchPause),
    .io_ctrl_ex             (_exCtrlUnit_io_out[2]),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:36:28, :90:13
    .io_rCp0_addr           (_executeUnit_io_rCp0_addr),
    .io_rCp0_sel            (_executeUnit_io_rCp0_sel),
    .io_rCp0_data           (_cp0Unit_io_read_data),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
    .io_fetch_isBr          (_executeUnit_io_fetch_isBr),
    .io_in_pc               (reg_1_pc),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_debug_pc         (reg_1_debug_pc),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_slot             (reg_1_slot),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_en        (reg_1_exInfo_en),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_eret      (reg_1_exInfo_eret),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_excode    (reg_1_exInfo_excode),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_badvaddr  (reg_1_exInfo_badvaddr),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_pc        (reg_1_exInfo_pc),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_wb          (reg_1_inst_wb),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_fu          (reg_1_inst_fu),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_fuop        (reg_1_inst_fuop),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_rd          (reg_1_inst_rd),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_op1         (reg_1_inst_op1),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_op2         (reg_1_inst_op2),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_imm         (reg_1_inst_imm),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_op1              (reg_1_op1),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_op2              (reg_1_op2),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_rtaddr           (reg_1_rtaddr),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_out_debug_pc        (_executeUnit_io_out_debug_pc),
    .io_out_slot            (_executeUnit_io_out_slot),
    .io_out_exInfo_en       (_executeUnit_io_out_exInfo_en),
    .io_out_exInfo_eret     (_executeUnit_io_out_exInfo_eret),
    .io_out_exInfo_excode   (_executeUnit_io_out_exInfo_excode),
    .io_out_exInfo_badvaddr (_executeUnit_io_out_exInfo_badvaddr),
    .io_out_exInfo_pc       (_executeUnit_io_out_exInfo_pc),
    .io_out_inst_wb         (_executeUnit_io_out_inst_wb),
    .io_out_inst_fu         (_executeUnit_io_out_inst_fu),
    .io_out_inst_fuop       (_executeUnit_io_out_inst_fuop),
    .io_out_inst_rd         (_executeUnit_io_out_inst_rd),
    .io_out_memByte         (_executeUnit_io_out_memByte),
    .io_out_exSel           (_executeUnit_io_out_exSel),
    .io_out_data            (_executeUnit_io_out_data)
  );
  MemoryUnit memoryUnit (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
    .io_dCache_sram_rdata   (io_dCache_sram_rdata),
    .io_dHazard_wen         (_memoryUnit_io_dHazard_wen),
    .io_dHazard_waddr       (_memoryUnit_io_dHazard_waddr),
    .io_dHazard_wdata       (_memoryUnit_io_dHazard_wdata),
    .io_in_debug_pc         (reg_2_debug_pc),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_slot             (reg_2_slot),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_en        (reg_2_exInfo_en),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_eret      (reg_2_exInfo_eret),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_excode    (reg_2_exInfo_excode),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_badvaddr  (reg_2_exInfo_badvaddr),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_pc        (reg_2_exInfo_pc),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_wb          (reg_2_inst_wb),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_fu          (reg_2_inst_fu),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_fuop        (reg_2_inst_fuop),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_rd          (reg_2_inst_rd),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_memByte          (reg_2_memByte),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exSel            (reg_2_exSel),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_data             (reg_2_data),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_out_debug_pc        (_memoryUnit_io_out_debug_pc),
    .io_out_slot            (_memoryUnit_io_out_slot),
    .io_out_exInfo_en       (_memoryUnit_io_out_exInfo_en),
    .io_out_exInfo_eret     (_memoryUnit_io_out_exInfo_eret),
    .io_out_exInfo_excode   (_memoryUnit_io_out_exInfo_excode),
    .io_out_exInfo_badvaddr (_memoryUnit_io_out_exInfo_badvaddr),
    .io_out_exInfo_pc       (_memoryUnit_io_out_exInfo_pc),
    .io_out_inst_wb         (_memoryUnit_io_out_inst_wb),
    .io_out_inst_fu         (_memoryUnit_io_out_inst_fu),
    .io_out_inst_fuop       (_memoryUnit_io_out_inst_fuop),
    .io_out_inst_rd         (_memoryUnit_io_out_inst_rd),
    .io_out_exSel           (_memoryUnit_io_out_exSel),
    .io_out_data            (_memoryUnit_io_out_data)
  );
  WriteBackUnit writebackUnit (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_dHazard_wen        (_writebackUnit_io_dHazard_wen),
    .io_dHazard_waddr      (_writebackUnit_io_dHazard_waddr),
    .io_dHazard_wdata      (_writebackUnit_io_dHazard_wdata),
    .io_ctrlreq_clear      (_writebackUnit_io_ctrlreq_clear),
    .io_cp0_exout_en       (_writebackUnit_io_cp0_exout_en),
    .io_cp0_exout_slot     (_writebackUnit_io_cp0_exout_slot),
    .io_cp0_exout_eret     (_writebackUnit_io_cp0_exout_eret),
    .io_cp0_exout_excode   (_writebackUnit_io_cp0_exout_excode),
    .io_cp0_exout_badvaddr (_writebackUnit_io_cp0_exout_badvaddr),
    .io_cp0_exout_pc       (_writebackUnit_io_cp0_exout_pc),
    .io_cp0_wCp0_en        (_writebackUnit_io_cp0_wCp0_en),
    .io_cp0_wCp0_data      (_writebackUnit_io_cp0_wCp0_data),
    .io_cp0_wCp0_addr      (_writebackUnit_io_cp0_wCp0_addr),
    .io_cp0_wCp0_sel       (_writebackUnit_io_cp0_wCp0_sel),
    .io_cp0_exres_en       (_cp0Unit_io_exInfo_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
    .io_cp0_exres_eret     (_cp0Unit_io_exInfo_eret),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
    .io_exe_slot           (_executeUnit_io_out_slot),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_exe_ex             (_executeUnit_io_out_exInfo_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_mem_slot           (_memoryUnit_io_out_slot),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
    .io_mem_ex             (_memoryUnit_io_out_exInfo_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
    .io_in_debug_pc        (reg_3_debug_pc),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_slot            (reg_3_slot),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_en       (reg_3_exInfo_en),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_eret     (reg_3_exInfo_eret),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_excode   (reg_3_exInfo_excode),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_badvaddr (reg_3_exInfo_badvaddr),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exInfo_pc       (reg_3_exInfo_pc),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_wb         (reg_3_inst_wb),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_fu         (reg_3_inst_fu),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_fuop       (reg_3_inst_fuop),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_inst_rd         (reg_3_inst_rd),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_exSel           (reg_3_exSel),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_in_data            (reg_3_data),	// src/main/scala/cpu/utils/StageConnect.scala:10:26
    .io_out_wen            (_writebackUnit_io_out_wen),
    .io_out_wdata          (_writebackUnit_io_out_wdata),
    .io_out_waddr          (_writebackUnit_io_out_waddr),
    .io_debug_wb_pc        (io_debug_wb_pc),
    .io_debug_wb_rf_wen    (io_debug_wb_rf_wen),
    .io_debug_wb_rf_wnum   (io_debug_wb_rf_wnum),
    .io_debug_wb_rf_wdata  (io_debug_wb_rf_wdata)
  );
  PreFetch preFetchUnit (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:34:28
    .clk                (clk),
    .resetn                (resetn),
    .io_iCache_sram_rdata (io_iCache_sram_rdata),
    .io_iCache_sram_en    (io_iCache_sram_en),
    .io_iCache_sram_addr  (io_iCache_sram_addr),
    .io_pcNext            (_fetchUnit_io_preFetch_pcNext),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:27:29
    .io_data_valid        (_preFetchUnit_io_data_valid),
    .io_data_bits         (_preFetchUnit_io_data_bits)
  );
  StallFlushCtrl sfCtrlUnit (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:35:28
    .io_idreq_block        (_decodeUnit_io_ctrlreq_block),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
    .io_exereq_block       (_executeUnit_io_ctrlreq_block),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_exereq_branchPause (_executeUnit_io_ctrlreq_branchPause),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_wbreq_clear        (_writebackUnit_io_ctrlreq_clear),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_stall              (_sfCtrlUnit_io_stall),
    .io_flush              (_sfCtrlUnit_io_flush)
  );
  ExCtrl exCtrlUnit (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:36:28
    .io_exID_en    (_decodeUnit_io_out_exInfo_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
    .io_exID_eret  (_decodeUnit_io_out_exInfo_eret),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:28:29
    .io_exEXE_en   (_executeUnit_io_out_exInfo_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_exEXE_eret (_executeUnit_io_out_exInfo_eret),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_exMEM_en   (_memoryUnit_io_out_exInfo_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
    .io_exMEM_eret (_memoryUnit_io_out_exInfo_eret),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:30:29
    .io_exWB_en    (_cp0Unit_io_exInfo_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
    .io_exWB_eret  (_cp0Unit_io_exInfo_eret),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
    .io_out        (_exCtrlUnit_io_out)
  );
  CP0 cp0Unit (	// src/main/scala/cpu/core/pipeline/CoreTop.scala:37:28
    .clk           (clk),
    .resetn           (resetn),
    .io_wb_en        (_writebackUnit_io_cp0_exout_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_wb_slot      (_writebackUnit_io_cp0_exout_slot),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_wb_eret      (_writebackUnit_io_cp0_exout_eret),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_wb_excode    (_writebackUnit_io_cp0_exout_excode),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_wb_badvaddr  (_writebackUnit_io_cp0_exout_badvaddr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_wb_pc        (_writebackUnit_io_cp0_exout_pc),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_write_en     (_writebackUnit_io_cp0_wCp0_en),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_write_data   (_writebackUnit_io_cp0_wCp0_data),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_write_addr   (_writebackUnit_io_cp0_wCp0_addr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_write_sel    (_writebackUnit_io_cp0_wCp0_sel),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:31:29
    .io_read_addr    (_executeUnit_io_rCp0_addr),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_read_sel     (_executeUnit_io_rCp0_sel),	// src/main/scala/cpu/core/pipeline/CoreTop.scala:29:29
    .io_read_data    (_cp0Unit_io_read_data),
    .io_fetch_isex   (_cp0Unit_io_fetch_isex),
    .io_fetch_eret   (_cp0Unit_io_fetch_eret),
    .io_fetch_eretpc (_cp0Unit_io_fetch_eretpc),
    .io_exInfo_en    (_cp0Unit_io_exInfo_en),
    .io_exInfo_eret  (_cp0Unit_io_exInfo_eret)
  );
endmodule

module mycpu_top(	// src/main/scala/cpu/mycpu_top.scala:16:7
  input         clk,	// src/main/scala/cpu/mycpu_top.scala:16:7
                resetn,	// src/main/scala/cpu/mycpu_top.scala:16:7
  input  [31:0] inst_sram_rdata,	// src/main/scala/cpu/mycpu_top.scala:17:18
  output        inst_sram_en,	// src/main/scala/cpu/mycpu_top.scala:17:18
  output [3:0]  inst_sram_wen,	// src/main/scala/cpu/mycpu_top.scala:17:18
  output [31:0] inst_sram_addr,	// src/main/scala/cpu/mycpu_top.scala:17:18
                inst_sram_wdata,	// src/main/scala/cpu/mycpu_top.scala:17:18
  input  [31:0] data_sram_rdata,	// src/main/scala/cpu/mycpu_top.scala:17:18
  output        data_sram_en,	// src/main/scala/cpu/mycpu_top.scala:17:18
  output [3:0]  data_sram_wen,	// src/main/scala/cpu/mycpu_top.scala:17:18
  output [31:0] data_sram_addr,	// src/main/scala/cpu/mycpu_top.scala:17:18
                data_sram_wdata,	// src/main/scala/cpu/mycpu_top.scala:17:18
                debug_wb_pc,	// src/main/scala/cpu/mycpu_top.scala:17:18
  output [3:0]  debug_wb_rf_wen,	// src/main/scala/cpu/mycpu_top.scala:17:18
  output [4:0]  debug_wb_rf_wnum,	// src/main/scala/cpu/mycpu_top.scala:17:18
  output [31:0] debug_wb_rf_wdata	// src/main/scala/cpu/mycpu_top.scala:17:18
);

  CoreTop core (	// src/main/scala/cpu/mycpu_top.scala:35:22
    .clk                (clk),
    .resetn                (~resetn),	// src/main/scala/cpu/mycpu_top.scala:36:16
    .io_iCache_sram_rdata (inst_sram_rdata),
    .io_iCache_sram_en    (inst_sram_en),
    .io_iCache_sram_addr  (inst_sram_addr),
    .io_dCache_sram_rdata (data_sram_rdata),
    .io_dCache_sram_en    (data_sram_en),
    .io_dCache_sram_wen   (data_sram_wen),
    .io_dCache_sram_addr  (data_sram_addr),
    .io_dCache_sram_wdata (data_sram_wdata),
    .io_debug_wb_pc       (debug_wb_pc),
    .io_debug_wb_rf_wen   (debug_wb_rf_wen),
    .io_debug_wb_rf_wnum  (debug_wb_rf_wnum),
    .io_debug_wb_rf_wdata (debug_wb_rf_wdata)
  );
  assign inst_sram_wen = 4'h0;	// src/main/scala/cpu/mycpu_top.scala:16:7, :35:22
  assign inst_sram_wdata = 32'h0;	// src/main/scala/cpu/mycpu_top.scala:16:7, :35:22
endmodule

