

================================================================
== Vitis HLS Report for 'Conv_Pipeline_Input_Channel'
================================================================
* Date:           Wed Mar 30 16:10:57 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        conv_core
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   196620|  20.000 ns|  1.966 ms|    2|  196620|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- Input_Channel  |        0|   196618|        17|          3|          1|  0 ~ 65535|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 3, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 20 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 21 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 22 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%W_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W"   --->   Operation 23 'read' 'W_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp9_read = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %tmp9"   --->   Operation 24 'read' 'tmp9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1057_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln1057_1"   --->   Operation 25 'read' 'zext_ln1057_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%CHout_cast6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %CHout_cast6"   --->   Operation 26 'read' 'CHout_cast6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln59_cast_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %trunc_ln59_cast"   --->   Operation 27 'read' 'trunc_ln59_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%CHin_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %CHin"   --->   Operation 28 'read' 'CHin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sum_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_1"   --->   Operation 29 'read' 'sum_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1057_1_cast = zext i16 %zext_ln1057_1_read"   --->   Operation 30 'zext' 'zext_ln1057_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%CHout_cast6_cast = zext i16 %CHout_cast6_read"   --->   Operation 31 'zext' 'CHout_cast6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln59_cast_cast = sext i62 %trunc_ln59_cast_read"   --->   Operation 32 'sext' 'trunc_ln59_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2147483647, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %lhs_V"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %sum_1_read, i32 %sum"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %ret"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%cin_1 = load i16 %lhs_V" [../conv_core.cpp:59]   --->   Operation 38 'load' 'cin_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.10ns)   --->   "%icmp_ln1057 = icmp_eq  i16 %cin_1, i16 %CHin_read"   --->   Operation 40 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.85ns)   --->   "%cin = add i16 %cin_1, i16 1" [../conv_core.cpp:59]   --->   Operation 42 'add' 'cin' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln1057, void %.split, void %._crit_edge.loopexit.exitStub" [../conv_core.cpp:59]   --->   Operation 43 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_cast = zext i16 %cin_1" [../conv_core.cpp:59]   --->   Operation 44 'zext' 'indvar_cast' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.08ns)   --->   "%add_ln66 = add i63 %indvar_cast, i63 %trunc_ln59_cast_cast" [../conv_core.cpp:66]   --->   Operation 45 'add' 'add_ln66' <Predicate = (!icmp_ln1057)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i63 %add_ln66" [../conv_core.cpp:66]   --->   Operation 46 'sext' 'sext_ln66_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln66_1" [../conv_core.cpp:66]   --->   Operation 47 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln59 = store i16 %cin, i16 %lhs_V" [../conv_core.cpp:59]   --->   Operation 48 'store' 'store_ln59' <Predicate = (!icmp_ln1057)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ret_load = load i32 %ret"   --->   Operation 49 'load' 'ret_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 50 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../conv_core.cpp:66]   --->   Operation 50 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 51 [1/1] (1.01ns)   --->   "%add_ln1524 = add i32 %ret_load, i32 %CHout_cast6_cast"   --->   Operation 51 'add' 'add_ln1524' <Predicate = (!icmp_ln1057)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.01ns)   --->   "%add_ln573 = add i32 %zext_ln1057_1_cast, i32 %ret_load"   --->   Operation 52 'add' 'add_ln573' <Predicate = (!icmp_ln1057)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i32 %add_ln573"   --->   Operation 53 'zext' 'zext_ln573' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.09ns)   --->   "%add_ln573_1 = add i48 %zext_ln573, i48 %tmp9_read"   --->   Operation 54 'add' 'add_ln573_1' <Predicate = (!icmp_ln1057)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %add_ln573_1, i2 0" [../conv_core.cpp:66]   --->   Operation 55 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i50 %shl_ln3" [../conv_core.cpp:66]   --->   Operation 56 'zext' 'zext_ln66' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.08ns)   --->   "%add_ln66_1 = add i64 %zext_ln66, i64 %W_read" [../conv_core.cpp:66]   --->   Operation 57 'add' 'add_ln66_1' <Predicate = (!icmp_ln1057)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln66_1, i32 2, i32 63" [../conv_core.cpp:66]   --->   Operation 58 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i62 %trunc_ln5" [../conv_core.cpp:66]   --->   Operation 59 'sext' 'sext_ln66' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln66" [../conv_core.cpp:66]   --->   Operation 60 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln1524 = store i32 %add_ln1524, i32 %ret"   --->   Operation 61 'store' 'store_ln1524' <Predicate = (!icmp_ln1057)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 62 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../conv_core.cpp:66]   --->   Operation 62 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 63 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:66]   --->   Operation 63 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln1057)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 64 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../conv_core.cpp:66]   --->   Operation 64 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 65 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:66]   --->   Operation 65 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 66 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../conv_core.cpp:66]   --->   Operation 66 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 67 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:66]   --->   Operation 67 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 68 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../conv_core.cpp:66]   --->   Operation 68 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 69 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:66]   --->   Operation 69 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 70 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../conv_core.cpp:66]   --->   Operation 70 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 71 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:66]   --->   Operation 71 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 72 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [../conv_core.cpp:66]   --->   Operation 72 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 73 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:66]   --->   Operation 73 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 74 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [../conv_core.cpp:66]   --->   Operation 74 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 75 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [../conv_core.cpp:66]   --->   Operation 75 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 76 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [../conv_core.cpp:66]   --->   Operation 76 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i32 %gmem_addr_read" [../conv_core.cpp:66]   --->   Operation 77 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i32 %gmem_addr_1_read" [../conv_core.cpp:66]   --->   Operation 78 'bitcast' 'bitcast_ln66_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [3/3] (7.01ns)   --->   "%tp = fmul i32 %bitcast_ln66, i32 %bitcast_ln66_1" [../conv_core.cpp:66]   --->   Operation 79 'fmul' 'tp' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 80 [2/3] (7.01ns)   --->   "%tp = fmul i32 %bitcast_ln66, i32 %bitcast_ln66_1" [../conv_core.cpp:66]   --->   Operation 80 'fmul' 'tp' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 81 [1/3] (7.01ns)   --->   "%tp = fmul i32 %bitcast_ln66, i32 %bitcast_ln66_1" [../conv_core.cpp:66]   --->   Operation 81 'fmul' 'tp' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [../conv_core.cpp:67]   --->   Operation 82 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [4/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_load_1, i32 %tp" [../conv_core.cpp:67]   --->   Operation 83 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 90 'load' 'sum_load' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_2_out, i32 %sum_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 84 [3/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_load_1, i32 %tp" [../conv_core.cpp:67]   --->   Operation 84 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 85 [2/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_load_1, i32 %tp" [../conv_core.cpp:67]   --->   Operation 85 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.86>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [../conv_core.cpp:49]   --->   Operation 86 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [1/4] (6.43ns)   --->   "%sum_2 = fadd i32 %sum_load_1, i32 %tp" [../conv_core.cpp:67]   --->   Operation 87 'fadd' 'sum_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln67 = store i32 %sum_2, i32 %sum" [../conv_core.cpp:67]   --->   Operation 88 'store' 'store_ln67' <Predicate = true> <Delay = 0.42>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 89 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('lhs.V') [12]  (0 ns)
	'load' operation ('cin', ../conv_core.cpp:59) on local variable 'lhs.V' [29]  (0 ns)
	'add' operation ('cin', ../conv_core.cpp:59) [33]  (0.853 ns)
	'store' operation ('store_ln59', ../conv_core.cpp:59) of variable 'cin', ../conv_core.cpp:59 on local variable 'lhs.V' [61]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', ../conv_core.cpp:66) on port 'gmem' (../conv_core.cpp:66) [43]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', ../conv_core.cpp:66) on port 'gmem' (../conv_core.cpp:66) [43]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', ../conv_core.cpp:66) on port 'gmem' (../conv_core.cpp:66) [43]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', ../conv_core.cpp:66) on port 'gmem' (../conv_core.cpp:66) [43]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', ../conv_core.cpp:66) on port 'gmem' (../conv_core.cpp:66) [43]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', ../conv_core.cpp:66) on port 'gmem' (../conv_core.cpp:66) [43]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', ../conv_core.cpp:66) on port 'gmem' (../conv_core.cpp:66) [43]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', ../conv_core.cpp:66) on port 'gmem' (../conv_core.cpp:66) [44]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', ../conv_core.cpp:66) on port 'gmem' (../conv_core.cpp:66) [57]  (7.3 ns)

 <State 11>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tp', ../conv_core.cpp:66) [59]  (7.02 ns)

 <State 12>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tp', ../conv_core.cpp:66) [59]  (7.02 ns)

 <State 13>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tp', ../conv_core.cpp:66) [59]  (7.02 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'load' operation ('sum_load_1', ../conv_core.cpp:67) on local variable 'sum' [37]  (0 ns)
	'fadd' operation ('sum', ../conv_core.cpp:67) [60]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', ../conv_core.cpp:67) [60]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', ../conv_core.cpp:67) [60]  (6.44 ns)

 <State 17>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('sum', ../conv_core.cpp:67) [60]  (6.44 ns)
	'store' operation ('store_ln67', ../conv_core.cpp:67) of variable 'sum', ../conv_core.cpp:67 on local variable 'sum' [62]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
