Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May 11 14:54:12 2025
| Host         : DESKTOP-5PFD2IV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file micro_timing_summary_routed.rpt -pb micro_timing_summary_routed.pb -rpx micro_timing_summary_routed.rpx -warn_on_violation
| Design       : micro
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  151         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (151)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (279)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (151)
--------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: clk_external (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (279)
--------------------------------------------------
 There are 279 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  306          inf        0.000                      0                  306           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ex_in_c_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.290ns  (logic 9.244ns (43.420%)  route 12.046ns (56.580%))
  Logic Levels:           31  (CARRY4=19 FDRE=1 LUT2=2 LUT3=7 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[5]/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ex_in_c_reg[5]/Q
                         net (fo=18, routed)          1.679     2.098    ex_in_c[5]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.299     2.397 r  mem_in_b[7]_i_5/O
                         net (fo=5, routed)           0.738     3.136    mem_in_b[7]_i_5_n_0
    SLICE_X49Y23         LUT3 (Prop_lut3_I2_O)        0.124     3.260 r  mem_in_b[6]_i_30/O
                         net (fo=12, routed)          0.602     3.862    alu_inst/data3[7]
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.149     4.011 r  mem_in_b[6]_i_17/O
                         net (fo=1, routed)           0.577     4.588    mem_in_b[6]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.322 r  mem_in_b_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.322    mem_in_b_reg[6]_i_4_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.593 r  mem_in_b_reg[6]_i_2/CO[0]
                         net (fo=12, routed)          1.057     6.650    alu_inst/data3[6]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.373     7.023 r  mem_in_b[5]_i_13/O
                         net (fo=1, routed)           0.000     7.023    mem_in_b[5]_i_13_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.556 r  mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.556    mem_in_b_reg[5]_i_6_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.673 r  mem_in_b_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.673    mem_in_b_reg[5]_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.830 r  mem_in_b_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          0.912     8.743    alu_inst/data3[5]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.332     9.075 r  mem_in_b[4]_i_13/O
                         net (fo=1, routed)           0.000     9.075    mem_in_b[4]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.608 r  mem_in_b_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.608    mem_in_b_reg[4]_i_6_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.725 r  mem_in_b_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.725    mem_in_b_reg[4]_i_3_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.882 r  mem_in_b_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.230    11.111    alu_inst/data3[4]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.332    11.443 r  mem_in_b[3]_i_13/O
                         net (fo=1, routed)           0.000    11.443    mem_in_b[3]_i_13_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.976 r  mem_in_b_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.976    mem_in_b_reg[3]_i_6_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.093 r  mem_in_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.093    mem_in_b_reg[3]_i_3_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.250 r  mem_in_b_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.219    13.469    alu_inst/data3[3]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.332    13.801 r  mem_in_b[2]_i_20/O
                         net (fo=1, routed)           0.000    13.801    mem_in_b[2]_i_20_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.202 r  mem_in_b_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.009    14.211    mem_in_b_reg[2]_i_14_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  mem_in_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.325    mem_in_b_reg[2]_i_4_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.482 r  mem_in_b_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.403    15.884    alu_inst/data3[2]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    16.213 r  mem_in_b[1]_i_13/O
                         net (fo=1, routed)           0.000    16.213    mem_in_b[1]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.746 r  mem_in_b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.746    mem_in_b_reg[1]_i_6_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.863 r  mem_in_b_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.009    16.873    mem_in_b_reg[1]_i_3_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.030 r  mem_in_b_reg[1]_i_2/CO[1]
                         net (fo=12, routed)          1.104    18.134    alu_inst/data3[1]
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.332    18.466 r  mem_in_b[0]_i_18/O
                         net (fo=1, routed)           0.000    18.466    mem_in_b[0]_i_18_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.016 r  mem_in_b_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    19.025    mem_in_b_reg[0]_i_13_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.296 r  mem_in_b_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.841    20.137    alu_inst/data3[0]
    SLICE_X52Y22         LUT6 (Prop_lut6_I5_O)        0.373    20.510 r  mem_in_b[0]_i_2/O
                         net (fo=1, routed)           0.656    21.166    mem_in_b[0]_i_2_n_0
    SLICE_X53Y22         LUT5 (Prop_lut5_I4_O)        0.124    21.290 r  mem_in_b[0]_i_1/O
                         net (fo=1, routed)           0.000    21.290    mem_in_b[0]_i_1_n_0
    SLICE_X53Y22         FDRE                                         r  mem_in_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.403ns  (logic 7.926ns (43.070%)  route 10.477ns (56.930%))
  Logic Levels:           27  (CARRY4=17 FDRE=1 LUT2=2 LUT3=6 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[5]/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ex_in_c_reg[5]/Q
                         net (fo=18, routed)          1.679     2.098    ex_in_c[5]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.299     2.397 r  mem_in_b[7]_i_5/O
                         net (fo=5, routed)           0.738     3.136    mem_in_b[7]_i_5_n_0
    SLICE_X49Y23         LUT3 (Prop_lut3_I2_O)        0.124     3.260 r  mem_in_b[6]_i_30/O
                         net (fo=12, routed)          0.602     3.862    alu_inst/data3[7]
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.149     4.011 r  mem_in_b[6]_i_17/O
                         net (fo=1, routed)           0.577     4.588    mem_in_b[6]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.322 r  mem_in_b_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.322    mem_in_b_reg[6]_i_4_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.593 r  mem_in_b_reg[6]_i_2/CO[0]
                         net (fo=12, routed)          1.057     6.650    alu_inst/data3[6]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.373     7.023 r  mem_in_b[5]_i_13/O
                         net (fo=1, routed)           0.000     7.023    mem_in_b[5]_i_13_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.556 r  mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.556    mem_in_b_reg[5]_i_6_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.673 r  mem_in_b_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.673    mem_in_b_reg[5]_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.830 r  mem_in_b_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          0.912     8.743    alu_inst/data3[5]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.332     9.075 r  mem_in_b[4]_i_13/O
                         net (fo=1, routed)           0.000     9.075    mem_in_b[4]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.608 r  mem_in_b_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.608    mem_in_b_reg[4]_i_6_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.725 r  mem_in_b_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.725    mem_in_b_reg[4]_i_3_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.882 r  mem_in_b_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.230    11.111    alu_inst/data3[4]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.332    11.443 r  mem_in_b[3]_i_13/O
                         net (fo=1, routed)           0.000    11.443    mem_in_b[3]_i_13_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.976 r  mem_in_b_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.976    mem_in_b_reg[3]_i_6_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.093 r  mem_in_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.093    mem_in_b_reg[3]_i_3_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.250 r  mem_in_b_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.219    13.469    alu_inst/data3[3]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.332    13.801 r  mem_in_b[2]_i_20/O
                         net (fo=1, routed)           0.000    13.801    mem_in_b[2]_i_20_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.202 r  mem_in_b_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.009    14.211    mem_in_b_reg[2]_i_14_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  mem_in_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.325    mem_in_b_reg[2]_i_4_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.482 r  mem_in_b_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.403    15.884    alu_inst/data3[2]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    16.213 r  mem_in_b[1]_i_13/O
                         net (fo=1, routed)           0.000    16.213    mem_in_b[1]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.746 r  mem_in_b_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.746    mem_in_b_reg[1]_i_6_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.863 r  mem_in_b_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.009    16.873    mem_in_b_reg[1]_i_3_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.030 r  mem_in_b_reg[1]_i_2/CO[1]
                         net (fo=12, routed)          1.041    18.071    alu_inst/data3[1]
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.332    18.403 r  mem_in_b[1]_i_1/O
                         net (fo=1, routed)           0.000    18.403    mem_in_b[1]_i_1_n_0
    SLICE_X53Y22         FDRE                                         r  mem_in_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.998ns  (logic 6.787ns (42.423%)  route 9.211ns (57.577%))
  Logic Levels:           23  (CARRY4=14 FDRE=1 LUT2=2 LUT3=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[5]/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ex_in_c_reg[5]/Q
                         net (fo=18, routed)          1.679     2.098    ex_in_c[5]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.299     2.397 r  mem_in_b[7]_i_5/O
                         net (fo=5, routed)           0.738     3.136    mem_in_b[7]_i_5_n_0
    SLICE_X49Y23         LUT3 (Prop_lut3_I2_O)        0.124     3.260 r  mem_in_b[6]_i_30/O
                         net (fo=12, routed)          0.602     3.862    alu_inst/data3[7]
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.149     4.011 r  mem_in_b[6]_i_17/O
                         net (fo=1, routed)           0.577     4.588    mem_in_b[6]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.322 r  mem_in_b_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.322    mem_in_b_reg[6]_i_4_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.593 r  mem_in_b_reg[6]_i_2/CO[0]
                         net (fo=12, routed)          1.057     6.650    alu_inst/data3[6]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.373     7.023 r  mem_in_b[5]_i_13/O
                         net (fo=1, routed)           0.000     7.023    mem_in_b[5]_i_13_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.556 r  mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.556    mem_in_b_reg[5]_i_6_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.673 r  mem_in_b_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.673    mem_in_b_reg[5]_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.830 r  mem_in_b_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          0.912     8.743    alu_inst/data3[5]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.332     9.075 r  mem_in_b[4]_i_13/O
                         net (fo=1, routed)           0.000     9.075    mem_in_b[4]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.608 r  mem_in_b_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.608    mem_in_b_reg[4]_i_6_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.725 r  mem_in_b_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.725    mem_in_b_reg[4]_i_3_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.882 r  mem_in_b_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.230    11.111    alu_inst/data3[4]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.332    11.443 r  mem_in_b[3]_i_13/O
                         net (fo=1, routed)           0.000    11.443    mem_in_b[3]_i_13_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.976 r  mem_in_b_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.976    mem_in_b_reg[3]_i_6_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.093 r  mem_in_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.093    mem_in_b_reg[3]_i_3_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.250 r  mem_in_b_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.219    13.469    alu_inst/data3[3]
    SLICE_X53Y24         LUT3 (Prop_lut3_I0_O)        0.332    13.801 r  mem_in_b[2]_i_20/O
                         net (fo=1, routed)           0.000    13.801    mem_in_b[2]_i_20_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.202 r  mem_in_b_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.009    14.211    mem_in_b_reg[2]_i_14_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  mem_in_b_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.325    mem_in_b_reg[2]_i_4_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.482 r  mem_in_b_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.188    15.669    alu_inst/data3[2]
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.329    15.998 r  mem_in_b[2]_i_1/O
                         net (fo=1, routed)           0.000    15.998    mem_in_b[2]_i_1_n_0
    SLICE_X53Y22         FDRE                                         r  mem_in_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.542ns  (logic 5.786ns (42.727%)  route 7.756ns (57.273%))
  Logic Levels:           19  (CARRY4=11 FDRE=1 LUT2=2 LUT3=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[5]/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ex_in_c_reg[5]/Q
                         net (fo=18, routed)          1.679     2.098    ex_in_c[5]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.299     2.397 r  mem_in_b[7]_i_5/O
                         net (fo=5, routed)           0.738     3.136    mem_in_b[7]_i_5_n_0
    SLICE_X49Y23         LUT3 (Prop_lut3_I2_O)        0.124     3.260 r  mem_in_b[6]_i_30/O
                         net (fo=12, routed)          0.602     3.862    alu_inst/data3[7]
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.149     4.011 r  mem_in_b[6]_i_17/O
                         net (fo=1, routed)           0.577     4.588    mem_in_b[6]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.322 r  mem_in_b_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.322    mem_in_b_reg[6]_i_4_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.593 r  mem_in_b_reg[6]_i_2/CO[0]
                         net (fo=12, routed)          1.057     6.650    alu_inst/data3[6]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.373     7.023 r  mem_in_b[5]_i_13/O
                         net (fo=1, routed)           0.000     7.023    mem_in_b[5]_i_13_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.556 r  mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.556    mem_in_b_reg[5]_i_6_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.673 r  mem_in_b_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.673    mem_in_b_reg[5]_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.830 r  mem_in_b_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          0.912     8.743    alu_inst/data3[5]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.332     9.075 r  mem_in_b[4]_i_13/O
                         net (fo=1, routed)           0.000     9.075    mem_in_b[4]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.608 r  mem_in_b_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.608    mem_in_b_reg[4]_i_6_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.725 r  mem_in_b_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.725    mem_in_b_reg[4]_i_3_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.882 r  mem_in_b_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.230    11.111    alu_inst/data3[4]
    SLICE_X52Y25         LUT3 (Prop_lut3_I0_O)        0.332    11.443 r  mem_in_b[3]_i_13/O
                         net (fo=1, routed)           0.000    11.443    mem_in_b[3]_i_13_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.976 r  mem_in_b_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.976    mem_in_b_reg[3]_i_6_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.093 r  mem_in_b_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.093    mem_in_b_reg[3]_i_3_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.250 r  mem_in_b_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          0.960    13.210    alu_inst/data3[3]
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.332    13.542 r  mem_in_b[3]_i_1/O
                         net (fo=1, routed)           0.000    13.542    mem_in_b[3]_i_1_n_0
    SLICE_X51Y24         FDRE                                         r  mem_in_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.520ns  (logic 4.647ns (40.340%)  route 6.873ns (59.660%))
  Logic Levels:           15  (CARRY4=8 FDRE=1 LUT2=2 LUT3=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[5]/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ex_in_c_reg[5]/Q
                         net (fo=18, routed)          1.679     2.098    ex_in_c[5]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.299     2.397 r  mem_in_b[7]_i_5/O
                         net (fo=5, routed)           0.738     3.136    mem_in_b[7]_i_5_n_0
    SLICE_X49Y23         LUT3 (Prop_lut3_I2_O)        0.124     3.260 r  mem_in_b[6]_i_30/O
                         net (fo=12, routed)          0.602     3.862    alu_inst/data3[7]
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.149     4.011 r  mem_in_b[6]_i_17/O
                         net (fo=1, routed)           0.577     4.588    mem_in_b[6]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.322 r  mem_in_b_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.322    mem_in_b_reg[6]_i_4_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.593 r  mem_in_b_reg[6]_i_2/CO[0]
                         net (fo=12, routed)          1.057     6.650    alu_inst/data3[6]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.373     7.023 r  mem_in_b[5]_i_13/O
                         net (fo=1, routed)           0.000     7.023    mem_in_b[5]_i_13_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.556 r  mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.556    mem_in_b_reg[5]_i_6_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.673 r  mem_in_b_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.673    mem_in_b_reg[5]_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.830 r  mem_in_b_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          0.912     8.743    alu_inst/data3[5]
    SLICE_X50Y25         LUT3 (Prop_lut3_I0_O)        0.332     9.075 r  mem_in_b[4]_i_13/O
                         net (fo=1, routed)           0.000     9.075    mem_in_b[4]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.608 r  mem_in_b_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.608    mem_in_b_reg[4]_i_6_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.725 r  mem_in_b_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.725    mem_in_b_reg[4]_i_3_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.882 r  mem_in_b_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.306    11.188    alu_inst/data3[4]
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.332    11.520 r  mem_in_b[4]_i_1/O
                         net (fo=1, routed)           0.000    11.520    mem_in_b[4]_i_1_n_0
    SLICE_X51Y24         FDRE                                         r  mem_in_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.697ns  (logic 3.508ns (40.336%)  route 5.189ns (59.664%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT3=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[5]/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  ex_in_c_reg[5]/Q
                         net (fo=18, routed)          1.679     2.098    ex_in_c[5]
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.299     2.397 r  mem_in_b[7]_i_5/O
                         net (fo=5, routed)           0.738     3.136    mem_in_b[7]_i_5_n_0
    SLICE_X49Y23         LUT3 (Prop_lut3_I2_O)        0.124     3.260 r  mem_in_b[6]_i_30/O
                         net (fo=12, routed)          0.602     3.862    alu_inst/data3[7]
    SLICE_X49Y22         LUT2 (Prop_lut2_I1_O)        0.149     4.011 r  mem_in_b[6]_i_17/O
                         net (fo=1, routed)           0.577     4.588    mem_in_b[6]_i_17_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     5.322 r  mem_in_b_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.322    mem_in_b_reg[6]_i_4_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.593 r  mem_in_b_reg[6]_i_2/CO[0]
                         net (fo=12, routed)          1.057     6.650    alu_inst/data3[6]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.373     7.023 r  mem_in_b[5]_i_13/O
                         net (fo=1, routed)           0.000     7.023    mem_in_b[5]_i_13_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.556 r  mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.556    mem_in_b_reg[5]_i_6_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.673 r  mem_in_b_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.673    mem_in_b_reg[5]_i_3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.830 r  mem_in_b_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          0.534     8.365    alu_inst/data3[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I1_O)        0.332     8.697 r  mem_in_b[5]_i_1/O
                         net (fo=1, routed)           0.000     8.697    mem_in_b[5]_i_1_n_0
    SLICE_X51Y24         FDRE                                         r  mem_in_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.606ns  (logic 4.533ns (52.681%)  route 4.072ns (47.319%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  rom_inst/dout_reg[27]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rom_inst/dout_reg[27]/Q
                         net (fo=2, routed)           1.168     1.686    seven_seg_inst/D[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.152     1.838 r  seven_seg_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.844     2.682    seven_seg_inst/sel0[3]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.332     3.014 r  seven_seg_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.060     5.074    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.606 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.606    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.337ns  (logic 4.522ns (54.242%)  route 3.815ns (45.758%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  rom_inst/dout_reg[27]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  rom_inst/dout_reg[27]/Q
                         net (fo=2, routed)           1.168     1.686    seven_seg_inst/D[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.152     1.838 f  seven_seg_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.679     2.517    seven_seg_inst/sel0[3]
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.332     2.849 r  seven_seg_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.968     4.817    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.337 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.337    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.325ns  (logic 4.513ns (54.204%)  route 3.813ns (45.796%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  rom_inst/dout_reg[27]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  rom_inst/dout_reg[27]/Q
                         net (fo=2, routed)           1.168     1.686    seven_seg_inst/D[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.152     1.838 f  seven_seg_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.679     2.517    seven_seg_inst/sel0[3]
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.332     2.849 r  seven_seg_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.966     4.815    seg_OBUF[2]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.325 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.325    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.218ns  (logic 4.537ns (55.207%)  route 3.681ns (44.793%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  rom_inst/dout_reg[27]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rom_inst/dout_reg[27]/Q
                         net (fo=2, routed)           1.168     1.686    seven_seg_inst/D[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.152     1.838 r  seven_seg_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.846     2.684    seven_seg_inst/sel0[3]
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.332     3.016 r  seven_seg_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.683    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.218 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.218    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 registers_inst/regs_reg[1][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_in_b_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE                         0.000     0.000 r  registers_inst/regs_reg[1][6]/C
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  registers_inst/regs_reg[1][6]/Q
                         net (fo=1, routed)           0.051     0.215    registers_inst/regs_reg[1]_1[6]
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.045     0.260 r  registers_inst/ex_in_b[6]_i_1/O
                         net (fo=1, routed)           0.000     0.260    register_a[6]
    SLICE_X51Y22         FDRE                                         r  ex_in_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_a_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.360%)  route 0.123ns (46.640%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE                         0.000     0.000 r  ex_in_a_reg[0]/C
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ex_in_a_reg[0]/Q
                         net (fo=2, routed)           0.123     0.264    ex_in_a[0]
    SLICE_X56Y22         FDRE                                         r  mem_in_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_inst/internal_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_in_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  pc_inst/internal_counter_reg[7]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pc_inst/internal_counter_reg[7]/Q
                         net (fo=3, routed)           0.128     0.269    program_counter[7]
    SLICE_X62Y26         FDRE                                         r  pc_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_inst/internal_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  pc_in_reg[5]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pc_in_reg[5]/Q
                         net (fo=1, routed)           0.086     0.227    pc_inst/internal_counter_reg[7]_0[5]
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.045     0.272 r  pc_inst/internal_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.272    pc_inst/p_0_in__0[5]
    SLICE_X63Y25         FDRE                                         r  pc_inst/internal_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_in_b_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_w_c_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE                         0.000     0.000 r  mem_in_b_reg[4]/C
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_in_b_reg[4]/Q
                         net (fo=1, routed)           0.103     0.244    mem_in_b[4]
    SLICE_X51Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.289 r  reg_w_c[4]_i_1/O
                         net (fo=1, routed)           0.000     0.289    p_1_in[4]
    SLICE_X51Y23         FDRE                                         r  reg_w_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_inst/internal_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_inst/internal_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.179%)  route 0.123ns (39.821%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  pc_inst/internal_counter_reg[7]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pc_inst/internal_counter_reg[7]/Q
                         net (fo=3, routed)           0.123     0.264    pc_inst/Q[7]
    SLICE_X63Y26         LUT5 (Prop_lut5_I4_O)        0.045     0.309 r  pc_inst/internal_counter[7]_i_2/O
                         net (fo=1, routed)           0.000     0.309    pc_inst/p_0_in__0[7]
    SLICE_X63Y26         FDRE                                         r  pc_inst/internal_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_inst/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.533%)  route 0.169ns (54.467%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  pc_inst/internal_counter_reg[2]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pc_inst/internal_counter_reg[2]/Q
                         net (fo=6, routed)           0.169     0.310    pc_leds_OBUF[2]
    SLICE_X62Y26         FDRE                                         r  pc_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_fetched_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.148ns (47.422%)  route 0.164ns (52.578%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  rom_inst/dout_reg[26]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rom_inst/dout_reg[26]/Q
                         net (fo=3, routed)           0.164     0.312    rom_output[26]
    SLICE_X60Y23         FDRE                                         r  rom_fetched_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_b_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.285%)  route 0.106ns (33.715%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE                         0.000     0.000 r  ex_in_b_reg[5]/C
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ex_in_b_reg[5]/Q
                         net (fo=11, routed)          0.106     0.270    ex_in_b[5]
    SLICE_X51Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  mem_in_b[5]_i_1/O
                         net (fo=1, routed)           0.000     0.315    mem_in_b[5]_i_1_n_0
    SLICE_X51Y24         FDRE                                         r  mem_in_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_inst/internal_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.141ns (44.651%)  route 0.175ns (55.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  pc_inst/internal_counter_reg[0]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pc_inst/internal_counter_reg[0]/Q
                         net (fo=12, routed)          0.175     0.316    pc_leds_OBUF[0]
    SLICE_X62Y26         FDRE                                         r  pc_in_reg[0]/D
  -------------------------------------------------------------------    -------------------





