
build/ch.elf:     file format elf32-littlearm
build/ch.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08000141

Program Header:
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x00001858 memsz 0x00001858 flags rwx
    LOAD off    0x00020800 vaddr 0x20000800 paddr 0x08001858 align 2**16
         filesz 0x00000000 memsz 0x00000260 flags rw-
    LOAD off    0x00020000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x00004000 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 startup       00000140  08000000  08000000  00010000  2**7
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001718  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .textalign    00000000  08001858  08001858  00011858  2**0
                  CONTENTS
  3 .mstack       00000400  20000000  20000000  00020000  2**0
                  ALLOC
  4 .pstack       00000400  20000400  20000400  00020000  2**0
                  ALLOC
  5 .data         00000000  20000800  20000800  00011858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000260  20000800  08001858  00020800  2**3
                  ALLOC
  7 .ram0_init    00000000  20000a60  20000a60  00011858  2**2
                  CONTENTS
  8 .ram0         00000000  20000a60  20000a60  00011858  2**2
                  CONTENTS
  9 .ram1_init    00000000  00000000  00000000  00011858  2**2
                  CONTENTS
 10 .ram1         00000000  00000000  00000000  00011858  2**2
                  CONTENTS
 11 .ram2_init    00000000  00000000  00000000  00011858  2**2
                  CONTENTS
 12 .ram2         00000000  00000000  00000000  00011858  2**2
                  CONTENTS
 13 .ram3_init    00000000  00000000  00000000  00011858  2**2
                  CONTENTS
 14 .ram3         00000000  00000000  00000000  00011858  2**2
                  CONTENTS
 15 .ram4_init    00000000  00000000  00000000  00011858  2**2
                  CONTENTS
 16 .ram4         00000000  00000000  00000000  00011858  2**2
                  CONTENTS
 17 .ram5_init    00000000  00000000  00000000  00011858  2**2
                  CONTENTS
 18 .ram5         00000000  00000000  00000000  00011858  2**2
                  CONTENTS
 19 .ram6_init    00000000  00000000  00000000  00011858  2**2
                  CONTENTS
 20 .ram6         00000000  00000000  00000000  00011858  2**2
                  CONTENTS
 21 .ram7_init    00000000  00000000  00000000  00011858  2**2
                  CONTENTS
 22 .ram7         00000000  00000000  00000000  00011858  2**2
                  CONTENTS
 23 .heap         000035a0  20000a60  20000a60  00020000  2**0
                  ALLOC
 24 .ARM.attributes 0000002d  00000000  00000000  00011858  2**0
                  CONTENTS, READONLY
 25 .comment      0000006e  00000000  00000000  00011885  2**0
                  CONTENTS, READONLY
 26 .debug_info   00006238  00000000  00000000  000118f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_abbrev 00000942  00000000  00000000  00017b2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_loc    00001f75  00000000  00000000  0001846d  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_aranges 00000198  00000000  00000000  0001a3e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_ranges 00001080  00000000  00000000  0001a57a  2**0
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_line   000019a6  00000000  00000000  0001b5fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_str    000017c3  00000000  00000000  0001cfa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_frame  0000051c  00000000  00000000  0001e764  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08000000 l    d  startup	00000000 startup
08000140 l    d  .text	00000000 .text
08001858 l    d  .textalign	00000000 .textalign
20000000 l    d  .mstack	00000000 .mstack
20000400 l    d  .pstack	00000000 .pstack
20000800 l    d  .data	00000000 .data
20000800 l    d  .bss	00000000 .bss
20000a60 l    d  .ram0_init	00000000 .ram0_init
20000a60 l    d  .ram0	00000000 .ram0
00000000 l    d  .ram1_init	00000000 .ram1_init
00000000 l    d  .ram1	00000000 .ram1
00000000 l    d  .ram2_init	00000000 .ram2_init
00000000 l    d  .ram2	00000000 .ram2
00000000 l    d  .ram3_init	00000000 .ram3_init
00000000 l    d  .ram3	00000000 .ram3
00000000 l    d  .ram4_init	00000000 .ram4_init
00000000 l    d  .ram4	00000000 .ram4
00000000 l    d  .ram5_init	00000000 .ram5_init
00000000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
20000a60 l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 
08000240 l     F .text	00000002 _idle_thread
08000250 l     F .text	00000038 chCoreAlloc
08000290 l     F .text	00000010 notify1
080002a0 l     F .text	00000054 _port_irq_epilogue
08000300 l     F .text	000000a0 VectorB0
080003a0 l     F .text	00000030 Vector84
080003d0 l     F .text	00000030 Vector80
08000400 l     F .text	00000030 Vector7C
08000430 l     F .text	00000030 Vector78
08000460 l     F .text	00000030 Vector74
08000490 l     F .text	00000030 Vector70
080004c0 l     F .text	00000028 Vector6C
080004f0 l     F .text	00000012 SVC_Handler
08000510 l     F .text	00000044 chTMStopMeasurementX
08000560 l     F .text	0000006c wakeup
080005d0 l     F .text	00000002 _unhandled_exception
080005d0 l     F .text	00000002 Vector34
080005d0 l     F .text	00000002 PendSV_Handler
080005d0 l     F .text	00000002 SysTick_Handler
080005d0 l     F .text	00000002 Vector40
080005d0 l     F .text	00000002 Vector44
080005d0 l     F .text	00000002 Vector48
080005d0 l     F .text	00000002 Vector4C
080005d0 l     F .text	00000002 Vector50
080005d0 l     F .text	00000002 Vector54
080005d0 l     F .text	00000002 Vector58
080005d0 l     F .text	00000002 Vector5C
080005d0 l     F .text	00000002 Vector60
080005d0 l     F .text	00000002 Vector64
080005d0 l     F .text	00000002 Vector68
080005d0 l     F .text	00000002 DebugMon_Handler
080005d0 l     F .text	00000002 Vector28
080005d0 l     F .text	00000002 Vector24
080005d0 l     F .text	00000002 Vector20
080005d0 l     F .text	00000002 Vector1C
080005d0 l     F .text	00000002 UsageFault_Handler
080005d0 l     F .text	00000002 BusFault_Handler
080005d0 l     F .text	00000002 HardFault_Handler
080005d0 l     F .text	00000002 Vector8C
080005d0 l     F .text	00000002 Vector90
080005d0 l     F .text	00000002 Vector94
080005d0 l     F .text	00000002 Vector98
080005d0 l     F .text	00000002 Vector9C
080005d0 l     F .text	00000002 VectorA0
080005d0 l     F .text	00000002 VectorA4
080005d0 l     F .text	00000002 VectorA8
080005d0 l     F .text	00000002 VectorAC
080005d0 l     F .text	00000002 MemManage_Handler
080005d0 l     F .text	00000002 VectorB4
080005d0 l     F .text	00000002 VectorB8
080005d0 l     F .text	00000002 VectorBC
080005d0 l     F .text	00000002 VectorC0
080005d0 l     F .text	00000002 VectorC4
080005d0 l     F .text	00000002 VectorC8
080005d0 l     F .text	00000002 VectorCC
080005d0 l     F .text	00000002 VectorD0
080005d0 l     F .text	00000002 NMI_Handler
080005d0 l     F .text	00000002 VectorD8
080005d0 l     F .text	00000002 VectorDC
080005d0 l     F .text	00000002 VectorE0
080005d0 l     F .text	00000002 VectorE4
080005d0 l     F .text	00000002 VectorE8
080005d0 l     F .text	00000002 VectorEC
080005d0 l     F .text	00000002 VectorF0
080005d0 l     F .text	00000002 VectorF4
080005d0 l     F .text	00000002 VectorF8
080005d0 l     F .text	00000002 VectorFC
080005d0 l     F .text	00000002 Vector100
080005d0 l     F .text	00000002 Vector104
080005d0 l     F .text	00000002 Vector108
080005d0 l     F .text	00000002 Vector10C
080005d0 l     F .text	00000002 Vector110
080005d0 l     F .text	00000002 Vector114
080005d0 l     F .text	00000002 Vector118
080005d0 l     F .text	00000002 Vector11C
080005d0 l     F .text	00000002 Vector120
080005d0 l     F .text	00000002 Vector124
080005d0 l     F .text	00000002 Vector128
080005d0 l     F .text	00000002 Vector12C
080005d0 l     F .text	00000002 Vector130
080005d0 l     F .text	00000002 Vector134
080005d0 l     F .text	00000002 Vector138
080005d0 l     F .text	00000002 Vector13C
080005e0 l     F .text	00000024 chSchGoSleepS
08000610 l     F .text	00000138 chSchGoSleepTimeoutS
08000750 l     F .text	00000028 chThdEnqueueTimeoutS
08000780 l     F .text	00000084 chOQWriteTimeout
08000810 l     F .text	00000006 writet
08000820 l     F .text	0000000a write
08000830 l     F .text	00000052 chOQPutTimeout
08000890 l     F .text	00000006 putt
080008a0 l     F .text	0000000a put
080008b0 l     F .text	00000076 chIQReadTimeout
08000930 l     F .text	00000006 readt
08000940 l     F .text	0000000a read
08000950 l     F .text	0000004e chIQGetTimeout
080009a0 l     F .text	00000006 gett
080009b0 l     F .text	0000000a get
080013b0 l     F .text	00000110 adc_lld_serve_rx_interrupt
08001160 l     F .text	000001b8 VectorD4
08001320 l     F .text	00000088 Vector88
20000800 l     O .bss	00000150 ch
08001700 l     O .text	00000020 vmt
08001720 l     O .text	0000008c _stm32_dma_streams
20000950 l     O .bss	00000038 _stm32_dma_isr_redir
080017b0 l     O .text	00000080 ram_areas
08001830 l     O .text	00000016 ch_debug
20000988 l     O .bss	00000034 ADCD1
200009bc l     O .bss	00000004 endmem
200009c0 l     O .bss	00000004 dma_streams_mask
200009c4 l     O .bss	00000004 nextmem
200009c8 l     O .bss	00000020 default_heap
00000000 l    df *ABS*	00000000 build/obj/crt0_v7m.o
08000162 l       .text	00000000 msloop
08000170 l       .text	00000000 psloop
08000180 l       .text	00000000 dloop
08000194 l       .text	00000000 bloop
080001aa l       .text	00000000 initloop
080001b6 l       .text	00000000 endinitloop
080001be l       .text	00000000 finiloop
080001ca l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 build/obj/chcoreasm_v7m.o
0000000c l       *ABS*	00000000 CONTEXT_OFFSET
e000ed04 l       *ABS*	00000000 SCB_ICSR
10000000 l       *ABS*	00000000 ICSR_PENDSVSET
00000000 l    df *ABS*	00000000 
080014c0 g     F .text	00000048 chThdExit
00000000 g       startup	00000000 __ram4_start__
00000000 g       .ram5	00000000 __ram5_clear__
20000a60 g       .ram0_init	00000000 __ram0_init__
00000000 g       .ram1	00000000 __ram1_free__
00000000 g       startup	00000000 __ram6_start__
08000000 g     O startup	00000140 _vectors
08001858 g       .text	00000000 __exidx_end
20000a60 g       .ram0	00000000 __ram0_free__
20000a60 g       .heap	00000000 __heap_base__
08001630 g     F .text	000000c8 .hidden _pal_lld_setgroupmode.constprop.2
08001858 g       *ABS*	00000000 __ram3_init_text__
00000000 g       *ABS*	00000000 __ram5_end__
00000000 g       .ram5	00000000 __ram5_noinit__
00000000 g       *ABS*	00000000 __ram5_size__
08001130 g     F .text	00000028 .hidden chSchReadyI
08000140 g       startup	00000000 __fini_array_end
20000800 g       .pstack	00000000 __main_thread_stack_end__
20000800 g       .bss	00000000 _bss_start
20004000 g       .heap	00000000 __heap_end__
00000000 g       *ABS*	00000000 __ram1_size__
00000000 g       .ram1	00000000 __ram1_clear__
00000000 g       .ram7	00000000 __ram7_free__
00000000 g       *ABS*	00000000 __ram4_size__
00000000 g       *ABS*	00000000 __ram1_end__
00000000 g       *ABS*	00000000 __ram4_end__
08001858 g       .text	00000000 __exidx_start
08001858 g       *ABS*	00000000 __ram0_init_text__
08001858 g       *ABS*	00000000 __ram1_init_text__
00004000 g       *ABS*	00000000 __ram0_size__
08001858 g       *ABS*	00000000 __ram5_init_text__
20000a60 g       .bss	00000000 _bss_end
08000140 g     F .text	00000000 Reset_Handler
00000000 g       .ram4	00000000 __ram4_clear__
00000000 g       .ram5	00000000 __ram5_free__
08001858 g       *ABS*	00000000 __ram6_init_text__
00000000 g       .ram3	00000000 __ram3_clear__
08001580 g     F .text	00000002 __default_exit
00000000 g       *ABS*	00000000 __ram6_end__
080015b0 g     F .text	0000000c .hidden chTMStartMeasurementX.constprop.22
00000000 g       .ram6_init	00000000 __ram6_init__
080010f0 g     F .text	0000003c chSchDoReschedule
00000000 g       .ram7_init	00000000 __ram7_init__
00000000 g       .ram6	00000000 __ram6_free__
00000000 g       .ram2	00000000 __ram2_noinit__
00000000 g       .ram6	00000000 __ram6_noinit__
00000000 g       .ram4_init	00000000 __ram4_init__
00000000 g       .ram7	00000000 __ram7_clear__
20000800 g       .data	00000000 _data_start
00000000 g       *ABS*	00000000 __ram7_size__
08000210 g     F .text	00000000 _port_switch
080015a0 g     F .text	00000002 __core_init
00000000 g       .ram4	00000000 __ram4_noinit__
08001590 g     F .text	00000002 __late_init
00000000 g       startup	00000000 __ram7_start__
00000000 g       .ram6	00000000 __ram6_clear__
20000800 g       .data	00000000 _data_end
00000000 g       *ABS*	00000000 __ram3_size__
00000000 g       startup	00000000 _text
08000140 g       startup	00000000 __fini_array_start
00000000 g       .ram2	00000000 __ram2_clear__
00000000 g       *ABS*	00000000 __ram3_end__
00000000 g       *ABS*	00000000 __ram2_size__
00000000 g       startup	00000000 __ram1_start__
080009c0 g     F .text	00000630 main
00000000 g       *ABS*	00000000 __ram6_size__
08001858 g       *ABS*	00000000 __ram2_init_text__
00000000 g       .ram3	00000000 __ram3_free__
08000140 g       startup	00000000 __init_array_end
08001858 g       *ABS*	00000000 __ram4_init_text__
00000000 g       .ram1	00000000 __ram1_noinit__
08000220 g     F .text	00000000 _port_thread_start
00000000 g       .ram2_init	00000000 __ram2_init__
00000000 g       *ABS*	00000000 __ram2_end__
20000400 g       .pstack	00000000 __process_stack_base__
20000a60 g       .ram0	00000000 __ram0_clear__
00000000 g       .ram3	00000000 __ram3_noinit__
20000a60 g       .ram0	00000000 __ram0_noinit__
08001510 g     F .text	00000064 __init_ram_areas
080015c0 g     F .text	00000064 .hidden chEvtBroadcastFlagsI.constprop.18
00000000 g       startup	00000000 __ram2_start__
08000230 g     F .text	00000000 _port_switch_from_isr
00000000 g       *ABS*	00000000 __ram7_end__
20000400 g       .mstack	00000000 __main_stack_end__
00000000 g       .ram5_init	00000000 __ram5_init__
20000400 g       .pstack	00000000 __main_thread_stack_base__
08001858 g       *ABS*	00000000 __ram7_init_text__
00000000 g       .ram3_init	00000000 __ram3_init__
20000000 g       startup	00000000 __ram0_start__
08000234 g       .text	00000000 _port_exit_from_isr
00000000 g       .ram1_init	00000000 __ram1_init__
08000140 g       startup	00000000 __init_array_start
08001858 g       *ABS*	00000000 _textdata_start
200009e8 g     O .bss	00000078 .hidden SD1
00000000 g       startup	00000000 __ram5_start__
00000000 g       .ram2	00000000 __ram2_free__
00000000 g       .ram4	00000000 __ram4_free__
20004000 g       *ABS*	00000000 __ram0_end__
20000000 g       .mstack	00000000 __main_stack_base__
00000400 g       *ABS*	00000000 __main_stack_size__
00000000 g       .ram7	00000000 __ram7_noinit__
20000800 g       .pstack	00000000 __process_stack_end__
08000ff0 g     F .text	000000fc __early_init
00000000 g       startup	00000000 __ram3_start__
00000400 g       *ABS*	00000000 __process_stack_size__


