{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415469576090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415469576090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 08 11:59:35 2014 " "Processing started: Sat Nov 08 11:59:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415469576090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415469576090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415469576090 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415469576730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/stagetracker.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/stagetracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 StageTracker " "Found entity 1: StageTracker" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/selectcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/selectcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SelectController " "Found entity 1: SelectController" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576792 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DecodeInstruction.v(21) " "Verilog HDL information at DecodeInstruction.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1415469576792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/decodeinstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/decodeinstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeInstruction " "Found entity 1: DecodeInstruction" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576792 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ControlSignalGenerator.v(92) " "Verilog HDL Module Instantiation warning at ControlSignalGenerator.v(92): ignored dangling comma in List of Port Connections" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" 92 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415469576792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/controlsignalgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/controlsignalgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlSignalGenerator " "Found entity 1: ControlSignalGenerator" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/clockcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/clockcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockCounter " "Found entity 1: ClockCounter" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ClockCounter.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ClockCounter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/personal datapath vfiles/instructionaddressgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/personal datapath vfiles/instructionaddressgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "../Personal Datapath VFILES/InstructionAddressGenerator.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Personal Datapath VFILES/InstructionAddressGenerator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/formal datapath vfiles/sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/formal datapath vfiles/sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "../Formal Datapath VFILES/SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/SevenSegmentDisplayDecoder.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/formal datapath vfiles/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/formal datapath vfiles/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../Formal Datapath VFILES/ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/ROM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/formal datapath vfiles/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/formal datapath vfiles/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Formal Datapath VFILES/RegisterFile.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RegisterFile.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/formal datapath vfiles/reg_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/formal datapath vfiles/reg_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32b " "Found entity 1: reg_32b" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/formal datapath vfiles/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/formal datapath vfiles/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/formal datapath vfiles/immediateblock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/formal datapath vfiles/immediateblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmediateBlock " "Found entity 1: ImmediateBlock" {  } { { "../Formal Datapath VFILES/ImmediateBlock.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/ImmediateBlock.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file masterverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterVerilog " "Found entity 1: MasterVerilog" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/pushbutton_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/pushbutton_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Found entity 1: PushButton_Debouncer" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/PushButton_Debouncer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/mux_nto1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/mux_nto1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Muxn " "Found entity 1: Muxn" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/MUX_NTO1.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/MUX_NTO1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayMux " "Found entity 1: DisplayMux" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/DisplayMux.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/arithmeticlogicalunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/arithmeticlogicalunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicalUnit " "Found entity 1: ArithmeticLogicalUnit" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/memoryinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab1/desktop/csc317-project(11082014)b/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/memoryinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Found entity 1: MemoryInterface" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/MemoryInterface.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/MemoryInterface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469576839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469576839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WillWriteTo_Memory_H_RF_L ControlSignalGenerator.v(78) " "Verilog HDL Implicit Net warning at ControlSignalGenerator.v(78): created implicit net for \"WillWriteTo_Memory_H_RF_L\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469576839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable RAM.v(22) " "Verilog HDL Implicit Net warning at RAM.v(22): created implicit net for \"enable\"" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469576839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Instruction_Rsrc1 Processor.v(156) " "Verilog HDL Implicit Net warning at Processor.v(156): created implicit net for \"Instruction_Rsrc1\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469576839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Instruction_Rsrc2 Processor.v(156) " "Verilog HDL Implicit Net warning at Processor.v(156): created implicit net for \"Instruction_Rsrc2\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469576839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Instruction_Rdst Processor.v(157) " "Verilog HDL Implicit Net warning at Processor.v(157): created implicit net for \"Instruction_Rdst\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469576839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Instruction_Format Processor.v(158) " "Verilog HDL Implicit Net warning at Processor.v(158): created implicit net for \"Instruction_Format\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469576839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MuxMA_Out Processor.v(201) " "Verilog HDL Implicit Net warning at Processor.v(201): created implicit net for \"MuxMA_Out\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469576839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_Temp Processor.v(237) " "Verilog HDL Implicit Net warning at Processor.v(237): created implicit net for \"PC_Temp\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469576839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OP_Code Processor.v(259) " "Verilog HDL Implicit Net warning at Processor.v(259): created implicit net for \"OP_Code\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469576839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MasterVerilog " "Elaborating entity \"MasterVerilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415469576886 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "green\[8..7\] MasterVerilog.v(9) " "Output port \"green\[8..7\]\" at MasterVerilog.v(9) has no driver" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415469576886 "|MasterVerilog"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PushButton_Debouncer PushButton_Debouncer:debounceit0 " "Elaborating entity \"PushButton_Debouncer\" for hierarchy \"PushButton_Debouncer:debounceit0\"" {  } { { "MasterVerilog.v" "debounceit0" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PushButton_Debouncer.v(51) " "Verilog HDL assignment warning at PushButton_Debouncer.v(51): truncated value with size 32 to match size of target (16)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/PushButton_Debouncer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415469576886 "|MasterVerilog|PushButton_Debouncer:debounceit0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInterface MemoryInterface:Memory " "Elaborating entity \"MemoryInterface\" for hierarchy \"MemoryInterface:Memory\"" {  } { { "MasterVerilog.v" "Memory" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM MemoryInterface:Memory\|ROM:ROM1 " "Elaborating entity \"ROM\" for hierarchy \"MemoryInterface:Memory\|ROM:ROM1\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/MemoryInterface.v" "ROM1" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/MemoryInterface.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "../Formal Datapath VFILES/ROM.v" "altsyncram_component" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/ROM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "../Formal Datapath VFILES/ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/ROM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file InstructionTestSet(11062014).mif " "Parameter \"init_file\" = \"InstructionTestSet(11062014).mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469576933 ""}  } { { "../Formal Datapath VFILES/ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/ROM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415469576933 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 715 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 718 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 721 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 724 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 727 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 730 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 733 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 736 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 739 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 742 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 745 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 748 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 751 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 754 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 757 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 760 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 763 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 766 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 769 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 772 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 775 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 778 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 781 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 784 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[24\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[24\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 787 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[25\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[25\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 790 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[26\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[26\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 793 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[27\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[27\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 796 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[28\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[28\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 799 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[29\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[29\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 802 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[30\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[30\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 805 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[31\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[31\]\|INIT_FILE The value assigned is InstructionTestSet(11062014).mif and the valid value list is UNUSED\|InstructionTestSet(11062014).mif" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 808 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pl91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pl91 " "Found entity 1: altsyncram_pl91" {  } { { "db/altsyncram_pl91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_pl91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pl91 MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_pl91:auto_generated " "Elaborating entity \"altsyncram_pl91\" for hierarchy \"MemoryInterface:Memory\|ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_pl91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MemoryInterface:Memory\|RAM:RAM1 " "Elaborating entity \"RAM\" for hierarchy \"MemoryInterface:Memory\|RAM:RAM1\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/MemoryInterface.v" "RAM1" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/MemoryInterface.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:aProcessor " "Elaborating entity \"Processor\" for hierarchy \"Processor:aProcessor\"" {  } { { "MasterVerilog.v" "aProcessor" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32b Processor:aProcessor\|reg_32b:IR " "Elaborating entity \"reg_32b\" for hierarchy \"Processor:aProcessor\|reg_32b:IR\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "IR" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmediateBlock Processor:aProcessor\|ImmediateBlock:ImmediateBlock1 " "Elaborating entity \"ImmediateBlock\" for hierarchy \"Processor:aProcessor\|ImmediateBlock:ImmediateBlock1\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "ImmediateBlock1" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator Processor:aProcessor\|InstructionAddressGenerator:InstAddGen " "Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"Processor:aProcessor\|InstructionAddressGenerator:InstAddGen\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "InstAddGen" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxn Processor:aProcessor\|Muxn:MuxC " "Elaborating entity \"Muxn\" for hierarchy \"Processor:aProcessor\|Muxn:MuxC\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "MuxC" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 32 MUX_NTO1.v(15) " "Verilog HDL assignment warning at MUX_NTO1.v(15): truncated value with size 96 to match size of target (32)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/MUX_NTO1.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/MUX_NTO1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415469577042 "|MasterVerilog|Processor:aProcessor|Muxn:MuxC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxn Processor:aProcessor\|Muxn:MuxB " "Elaborating entity \"Muxn\" for hierarchy \"Processor:aProcessor\|Muxn:MuxB\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "MuxB" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 MUX_NTO1.v(15) " "Verilog HDL assignment warning at MUX_NTO1.v(15): truncated value with size 64 to match size of target (32)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/MUX_NTO1.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/MUX_NTO1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415469577042 "|MasterVerilog|Processor:aProcessor|Muxn:MuxB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:aProcessor\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:aProcessor\|RegisterFile:RegFile\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "RegFile" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlSignalGenerator Processor:aProcessor\|ControlSignalGenerator:CSG " "Elaborating entity \"ControlSignalGenerator\" for hierarchy \"Processor:aProcessor\|ControlSignalGenerator:CSG\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "CSG" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeInstruction Processor:aProcessor\|ControlSignalGenerator:CSG\|DecodeInstruction:DecodeInst " "Elaborating entity \"DecodeInstruction\" for hierarchy \"Processor:aProcessor\|ControlSignalGenerator:CSG\|DecodeInstruction:DecodeInst\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" "DecodeInst" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577057 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instruction_Format DecodeInstruction.v(40) " "Verilog HDL Always Construct warning at DecodeInstruction.v(40): variable \"Instruction_Format\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415469577057 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|DecodeInstruction:DecodeInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DecodeInstruction.v(47) " "Verilog HDL assignment warning at DecodeInstruction.v(47): truncated value with size 32 to match size of target (1)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415469577057 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|DecodeInstruction:DecodeInst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NOP_FLAG DecodeInstruction.v(21) " "Verilog HDL Always Construct warning at DecodeInstruction.v(21): inferring latch(es) for variable \"NOP_FLAG\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577057 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NOP_FLAG DecodeInstruction.v(26) " "Inferred latch for \"NOP_FLAG\" at DecodeInstruction.v(26)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577057 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|DecodeInstruction:DecodeInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockCounter Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator " "Elaborating entity \"ClockCounter\" for hierarchy \"Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" "StageGenerator" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StageTracker Processor:aProcessor\|ControlSignalGenerator:CSG\|StageTracker:EnableSignals " "Elaborating entity \"StageTracker\" for hierarchy \"Processor:aProcessor\|ControlSignalGenerator:CSG\|StageTracker:EnableSignals\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" "EnableSignals" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577073 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NOP_FLAG StageTracker.v(46) " "Verilog HDL Always Construct warning at StageTracker.v(46): variable \"NOP_FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WillWriteTo_Memory_H_RF_L StageTracker.v(105) " "Verilog HDL Always Construct warning at StageTracker.v(105): variable \"WillWriteTo_Memory_H_RF_L\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WillWriteTo_Memory_H_RF_L StageTracker.v(127) " "Verilog HDL Always Construct warning at StageTracker.v(127): variable \"WillWriteTo_Memory_H_RF_L\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NOP_FLAG StageTracker.v(159) " "Verilog HDL Always Construct warning at StageTracker.v(159): variable \"NOP_FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR_Enable StageTracker.v(45) " "Verilog HDL Always Construct warning at StageTracker.v(45): inferring latch(es) for variable \"IR_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_Enable StageTracker.v(45) " "Verilog HDL Always Construct warning at StageTracker.v(45): inferring latch(es) for variable \"PC_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RA_Enable StageTracker.v(45) " "Verilog HDL Always Construct warning at StageTracker.v(45): inferring latch(es) for variable \"RA_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RB_Enable StageTracker.v(45) " "Verilog HDL Always Construct warning at StageTracker.v(45): inferring latch(es) for variable \"RB_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RZ_Enable StageTracker.v(45) " "Verilog HDL Always Construct warning at StageTracker.v(45): inferring latch(es) for variable \"RZ_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RM_Enable StageTracker.v(45) " "Verilog HDL Always Construct warning at StageTracker.v(45): inferring latch(es) for variable \"RM_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RY_Enable StageTracker.v(45) " "Verilog HDL Always Construct warning at StageTracker.v(45): inferring latch(es) for variable \"RY_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ROM1_Read StageTracker.v(45) " "Verilog HDL Always Construct warning at StageTracker.v(45): inferring latch(es) for variable \"ROM1_Read\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM1_Write_L StageTracker.v(45) " "Verilog HDL Always Construct warning at StageTracker.v(45): inferring latch(es) for variable \"RAM1_Write_L\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF_WRITE StageTracker.v(45) " "Verilog HDL Always Construct warning at StageTracker.v(45): inferring latch(es) for variable \"RF_WRITE\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|StageTracker:EnableSignals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectController Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals " "Elaborating entity \"SelectController\" for hierarchy \"Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" "SelectSignals" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577073 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instruction_Format SelectController.v(64) " "Verilog HDL Always Construct warning at SelectController.v(64): variable \"Instruction_Format\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instruction_Format SelectController.v(517) " "Verilog HDL Always Construct warning at SelectController.v(517): variable \"Instruction_Format\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instruction_Format SelectController.v(614) " "Verilog HDL Always Construct warning at SelectController.v(614): variable \"Instruction_Format\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 614 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Extend SelectController.v(59) " "Verilog HDL Always Construct warning at SelectController.v(59): inferring latch(es) for variable \"Extend\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_Select SelectController.v(59) " "Verilog HDL Always Construct warning at SelectController.v(59): inferring latch(es) for variable \"PC_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INC_Select SelectController.v(59) " "Verilog HDL Always Construct warning at SelectController.v(59): inferring latch(es) for variable \"INC_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C_Select SelectController.v(59) " "Verilog HDL Always Construct warning at SelectController.v(59): inferring latch(es) for variable \"C_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_Select SelectController.v(59) " "Verilog HDL Always Construct warning at SelectController.v(59): inferring latch(es) for variable \"B_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Op SelectController.v(59) " "Verilog HDL Always Construct warning at SelectController.v(59): inferring latch(es) for variable \"ALU_Op\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MA_Select SelectController.v(59) " "Verilog HDL Always Construct warning at SelectController.v(59): inferring latch(es) for variable \"MA_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Select SelectController.v(59) " "Verilog HDL Always Construct warning at SelectController.v(59): inferring latch(es) for variable \"Y_Select\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WillWriteTo_Memory_H_RF_L SelectController.v(59) " "Verilog HDL Always Construct warning at SelectController.v(59): inferring latch(es) for variable \"WillWriteTo_Memory_H_RF_L\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WillWriteTo_Memory_H_RF_L SelectController.v(517) " "Inferred latch for \"WillWriteTo_Memory_H_RF_L\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Select\[0\] SelectController.v(517) " "Inferred latch for \"Y_Select\[0\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Select\[1\] SelectController.v(517) " "Inferred latch for \"Y_Select\[1\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MA_Select SelectController.v(517) " "Inferred latch for \"MA_Select\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[0\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[0\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[1\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[1\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[2\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[2\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[3\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[3\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[4\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[4\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[5\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[5\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[6\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[6\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[7\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[7\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[8\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[8\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[9\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[9\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[10\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[10\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[11\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[11\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[12\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[12\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[13\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[13\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[14\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[14\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[15\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[15\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[16\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[16\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[17\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[17\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[18\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[18\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[19\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[19\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[20\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[20\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[21\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[21\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[22\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[22\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[23\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[23\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[24\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[24\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[25\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[25\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[26\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[26\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[27\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[27\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[28\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[28\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[29\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[29\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[30\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[30\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Op\[31\] SelectController.v(517) " "Inferred latch for \"ALU_Op\[31\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Select SelectController.v(517) " "Inferred latch for \"B_Select\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_Select\[0\] SelectController.v(517) " "Inferred latch for \"C_Select\[0\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_Select\[1\] SelectController.v(517) " "Inferred latch for \"C_Select\[1\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INC_Select SelectController.v(517) " "Inferred latch for \"INC_Select\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Select SelectController.v(517) " "Inferred latch for \"PC_Select\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extend\[0\] SelectController.v(517) " "Inferred latch for \"Extend\[0\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extend\[1\] SelectController.v(517) " "Inferred latch for \"Extend\[1\]\" at SelectController.v(517)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ControlSignalGenerator:CSG|SelectController:SelectSignals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticLogicalUnit Processor:aProcessor\|ArithmeticLogicalUnit:ALU " "Elaborating entity \"ArithmeticLogicalUnit\" for hierarchy \"Processor:aProcessor\|ArithmeticLogicalUnit:ALU\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "ALU" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ArithmeticLogicalUnit.v(95) " "Verilog HDL assignment warning at ArithmeticLogicalUnit.v(95): truncated value with size 32 to match size of target (1)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CARRY_FLAG ArithmeticLogicalUnit.v(247) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(247): variable \"CARRY_FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415469577073 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CARRY_FLAG ArithmeticLogicalUnit.v(265) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(265): variable \"CARRY_FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ArithmeticLogicalUnit.v(25) " "Verilog HDL Case Statement warning at ArithmeticLogicalUnit.v(25): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 25 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NOP_FLAG ArithmeticLogicalUnit.v(364) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(364): variable \"NOP_FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 364 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NOP_FLAG ArithmeticLogicalUnit.v(378) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(378): variable \"NOP_FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 378 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CARRY_FLAG ArithmeticLogicalUnit.v(22) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(22): inferring latch(es) for variable \"CARRY_FLAG\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVERFLOW_FLAG ArithmeticLogicalUnit.v(22) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(22): inferring latch(es) for variable \"OVERFLOW_FLAG\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZERO_FLAG ArithmeticLogicalUnit.v(22) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(22): inferring latch(es) for variable \"ZERO_FLAG\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NEGATIVE_FLAG ArithmeticLogicalUnit.v(22) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(22): inferring latch(es) for variable \"NEGATIVE_FLAG\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CCR_Enable ArithmeticLogicalUnit.v(22) " "Verilog HDL Always Construct warning at ArithmeticLogicalUnit.v(22): inferring latch(es) for variable \"CCR_Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "INR_FLAG ArithmeticLogicalUnit.v(15) " "Output port \"INR_FLAG\" at ArithmeticLogicalUnit.v(15) has no driver" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Enable ArithmeticLogicalUnit.v(22) " "Inferred latch for \"CCR_Enable\" at ArithmeticLogicalUnit.v(22)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEGATIVE_FLAG ArithmeticLogicalUnit.v(22) " "Inferred latch for \"NEGATIVE_FLAG\" at ArithmeticLogicalUnit.v(22)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZERO_FLAG ArithmeticLogicalUnit.v(22) " "Inferred latch for \"ZERO_FLAG\" at ArithmeticLogicalUnit.v(22)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVERFLOW_FLAG ArithmeticLogicalUnit.v(22) " "Inferred latch for \"OVERFLOW_FLAG\" at ArithmeticLogicalUnit.v(22)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CARRY_FLAG ArithmeticLogicalUnit.v(22) " "Inferred latch for \"CARRY_FLAG\" at ArithmeticLogicalUnit.v(22)" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415469577089 "|MasterVerilog|Processor:aProcessor|ArithmeticLogicalUnit:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayMux Processor:aProcessor\|DisplayMux:displayAll " "Elaborating entity \"DisplayMux\" for hierarchy \"Processor:aProcessor\|DisplayMux:displayAll\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "displayAll" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577385 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HexDisplay32Bits DisplayMux.v(82) " "Verilog HDL Always Construct warning at DisplayMux.v(82): inferring latch(es) for variable \"HexDisplay32Bits\", which holds its previous value in one or more paths through the always construct" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/DisplayMux.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415469577385 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:uHEX0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:uHEX0\"" {  } { { "MasterVerilog.v" "uHEX0" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469577401 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAM1_Out_Enable " "Net \"RAM1_Out_Enable\" is missing source, defaulting to GND" {  } { { "MasterVerilog.v" "RAM1_Out_Enable" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415469577603 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415469577603 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAM1_Out_Enable " "Net \"RAM1_Out_Enable\" is missing source, defaulting to GND" {  } { { "MasterVerilog.v" "RAM1_Out_Enable" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415469577603 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415469577603 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAM1_Out_Enable " "Net \"RAM1_Out_Enable\" is missing source, defaulting to GND" {  } { { "MasterVerilog.v" "RAM1_Out_Enable" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415469577603 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415469577603 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAM1_Out_Enable " "Net \"RAM1_Out_Enable\" is missing source, defaulting to GND" {  } { { "MasterVerilog.v" "RAM1_Out_Enable" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415469577603 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415469577603 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RAM1_Out_Enable " "Net \"RAM1_Out_Enable\" is missing source, defaulting to GND" {  } { { "MasterVerilog.v" "RAM1_Out_Enable" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 43 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415469577603 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415469577603 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[0\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[0\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[1\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[1\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[2\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[2\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[3\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[3\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[4\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[4\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[5\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[5\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[6\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[6\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[7\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[7\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[8\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[8\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[9\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[9\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[10\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[10\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[11\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[11\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[12\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[12\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[13\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[13\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[14\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[14\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[15\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[15\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[16\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[16\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[17\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[17\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[18\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[18\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[19\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[19\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[20\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[20\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[21\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[21\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[22\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[22\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[23\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[23\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[24\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[24\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[25\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[25\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[26\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[26\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[27\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[27\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[28\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[28\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[29\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[29\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[30\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[30\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MemoryInterface:Memory\|RAM:RAM1\|dataOut\[31\] " "Converted tri-state buffer \"MemoryInterface:Memory\|RAM:RAM1\|dataOut\[31\]\" feeding internal logic into a wire" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1415469577775 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1415469577775 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_0 " "Inferred RAM node \"Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1415469578009 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_1 " "Inferred RAM node \"Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1415469578009 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Processor:aProcessor\|RegisterFile:RegFile\|R_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415469580365 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415469580365 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1415469580365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:aProcessor\|RegisterFile:RegFile\|altsyncram:R_rtl_0 " "Elaborated megafunction instantiation \"Processor:aProcessor\|RegisterFile:RegFile\|altsyncram:R_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:aProcessor\|RegisterFile:RegFile\|altsyncram:R_rtl_0 " "Instantiated megafunction \"Processor:aProcessor\|RegisterFile:RegFile\|altsyncram:R_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580396 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415469580396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_37i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_37i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_37i1 " "Found entity 1: altsyncram_37i1" {  } { { "db/altsyncram_37i1.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/db/altsyncram_37i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415469580458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415469580458 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1415469580911 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[5\] Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|B_Select " "Duplicate LATCH primitive \"Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[5\]\" merged with LATCH primitive \"Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|B_Select\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415469580989 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1415469580989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|C_Select\[0\] " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|C_Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[1\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415469580989 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415469580989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|B_Select " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|B_Select has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[1\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415469580989 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415469580989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[0\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415469580989 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415469580989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[1\] " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[0\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415469580989 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415469580989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[2\] " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[0\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415469580989 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415469580989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[3\] " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[0\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415469580989 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415469580989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|Extend\[0\] " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|Extend\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[0\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415469580989 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415469580989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|Y_Select\[0\] " "Latch Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|Y_Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|reg_32b:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|reg_32b:IR\|Q\[0\]" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415469580989 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415469580989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processor:aProcessor\|ArithmeticLogicalUnit:ALU\|CARRY_FLAG " "Latch Processor:aProcessor\|ArithmeticLogicalUnit:ALU\|CARRY_FLAG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[3\] " "Ports D and ENA on the latch are fed by the same signal Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[3\]" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 517 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415469580989 ""}  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415469580989 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] GND " "Pin \"green\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[8\] GND " "Pin \"green\[8\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|green[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[8\] GND " "Pin \"red\[8\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[9\] GND " "Pin \"red\[9\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[10\] GND " "Pin \"red\[10\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[11\] GND " "Pin \"red\[11\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[12\] GND " "Pin \"red\[12\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[13\] GND " "Pin \"red\[13\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[14\] GND " "Pin \"red\[14\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[15\] GND " "Pin \"red\[15\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[16\] GND " "Pin \"red\[16\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[17\] GND " "Pin \"red\[17\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415469581940 "|MasterVerilog|red[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1415469581940 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1415469586277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.map.smsg " "Generated suppressed messages file C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1415469586433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415469586714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469586714 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50 " "No output dependent on input pin \"clk_50\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469587026 "|MasterVerilog|clk_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469587026 "|MasterVerilog|switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469587026 "|MasterVerilog|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469587026 "|MasterVerilog|switch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[8\] " "No output dependent on input pin \"switch\[8\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469587026 "|MasterVerilog|switch[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[9\] " "No output dependent on input pin \"switch\[9\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469587026 "|MasterVerilog|switch[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[10\] " "No output dependent on input pin \"switch\[10\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469587026 "|MasterVerilog|switch[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[11\] " "No output dependent on input pin \"switch\[11\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469587026 "|MasterVerilog|switch[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[12\] " "No output dependent on input pin \"switch\[12\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469587026 "|MasterVerilog|switch[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushBut\[2\] " "No output dependent on input pin \"pushBut\[2\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project(11082014)b/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415469587026 "|MasterVerilog|pushBut[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1415469587026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3355 " "Implemented 3355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415469587026 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415469587026 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3152 " "Implemented 3152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415469587026 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1415469587026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415469587026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 186 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415469587072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 08 11:59:47 2014 " "Processing ended: Sat Nov 08 11:59:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415469587072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415469587072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415469587072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415469587072 ""}
