
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001333                       # Number of seconds simulated
sim_ticks                                  1332803862                       # Number of ticks simulated
final_tick                                 1332803862                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 226209                       # Simulator instruction rate (inst/s)
host_op_rate                                   226208                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              108259897                       # Simulator tick rate (ticks/s)
host_mem_usage                                 697728                       # Number of bytes of host memory used
host_seconds                                    12.31                       # Real time elapsed on the host
sim_insts                                     2784884                       # Number of instructions simulated
sim_ops                                       2784884                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        118976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        376512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         13632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             606016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       118976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        13632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         5760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        149248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst           1859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data            103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9469                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         89267448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        282496180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         10228062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          4273697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          1248496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          3985583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           720286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          3361335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            96038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          3217278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           480191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4945964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            96038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          3361335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           144057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4225678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           384153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4129640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           288114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3361335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          1920763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4513792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           720286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4417754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          4321716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4273697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           960381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4081621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           528210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          3985583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           576229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4081621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             454692560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     89267448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     10228062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      1248496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       720286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        96038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       480191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        96038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       144057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       384153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       288114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      1920763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       720286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      4321716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       960381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       528210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       576229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        111980468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        89267448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       282496180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        10228062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         4273697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         1248496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         3985583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          720286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         3361335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           96038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         3217278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          480191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4945964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           96038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         3361335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          144057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4225678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          384153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4129640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          288114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3361335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         1920763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4513792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          720286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4417754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         4321716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4273697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          960381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4081621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          528210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         3985583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          576229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4081621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            454692560                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132260                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73675                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5649                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              87033                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66261                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           76.133191                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26401                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               79                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3624                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2885                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            739                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          251                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1242                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     179794                       # DTB read hits
system.cpu00.dtb.read_misses                      610                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 180404                       # DTB read accesses
system.cpu00.dtb.write_hits                    127619                       # DTB write hits
system.cpu00.dtb.write_misses                    1074                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128693                       # DTB write accesses
system.cpu00.dtb.data_hits                     307413                       # DTB hits
system.cpu00.dtb.data_misses                     1684                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 309097                       # DTB accesses
system.cpu00.itb.fetch_hits                    148818                       # ITB hits
system.cpu00.itb.fetch_misses                     154                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                148972                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               3571                       # Number of system calls
system.cpu00.numCycles                         973473                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            80403                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1187918                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132260                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95547                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      694498                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12660                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                496                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         5951                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          532                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  148818                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2561                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           788210                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.507109                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.757435                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 570997     72.44%     72.44% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16360      2.08%     74.52% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17277      2.19%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16863      2.14%     78.85% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37832      4.80%     83.65% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15744      2.00%     85.65% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18723      2.38%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11283      1.43%     89.45% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83131     10.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             788210                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.135864                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.220289                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  87873                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              532837                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129995                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               32914                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4591                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26462                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1785                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1124186                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7321                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4591                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 103629                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 86829                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       212867                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147277                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              233017                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1104900                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2589                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                21716                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 1434                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               199129                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757072                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1368037                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1209972                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155778                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668948                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  88124                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4016                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1653                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  146553                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179180                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135193                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           31902                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12125                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   967435                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2732                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  950456                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1681                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        100118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        50159                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          356                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       788210                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.205841                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.959518                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            491954     62.41%     62.41% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             72775      9.23%     71.65% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60137      7.63%     79.28% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45032      5.71%     84.99% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43395      5.51%     90.50% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28310      3.59%     94.09% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             27094      3.44%     97.52% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11487      1.46%     98.98% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              8026      1.02%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        788210                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4989     16.35%     16.35% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.43%     29.78% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.78% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  64      0.21%     29.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.99% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5910     19.37%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     49.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9483     31.08%     80.45% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                5966     19.55%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              550942     57.97%     57.97% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12785      1.35%     59.31% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.31% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35720      3.76%     63.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.07% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37109      3.90%     66.97% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.98% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             183614     19.32%     86.29% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130262     13.71%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               950456                       # Type of FU issued
system.cpu00.iq.rate                         0.976356                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30509                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032099                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2478095                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          947459                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813333                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243217                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123246                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116962                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               856031                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                124934                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21052                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18176                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15667                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          221                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         8754                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4591                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 21766                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               57624                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1077743                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1590                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179180                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135193                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1565                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  104                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               57426                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1550                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3123                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4673                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              942809                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              180422                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7647                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107576                       # number of nop insts executed
system.cpu00.iew.exec_refs                     309124                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110360                       # Number of branches executed
system.cpu00.iew.exec_stores                   128702                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.968500                       # Inst execution rate
system.cpu00.iew.wb_sent                       933915                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930295                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545424                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  776862                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.955645                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.702086                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        103978                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2376                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3910                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       771912                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.254947                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.337688                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       523810     67.86%     67.86% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51257      6.64%     74.50% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51241      6.64%     81.14% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30111      3.90%     85.04% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35492      4.60%     89.64% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8863      1.15%     90.78% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12879      1.67%     92.45% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         4992      0.65%     93.10% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53267      6.90%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       771912                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968709                       # Number of instructions committed
system.cpu00.commit.committedOps               968709                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280530                       # Number of memory references committed
system.cpu00.commit.loads                      161004                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100156                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792176                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22221                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98661     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503353     51.96%     62.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162042     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119527     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968709                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53267                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1787354                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2161793                       # The number of ROB writes
system.cpu00.timesIdled                          1387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        185263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      99639                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870048                       # Number of Instructions Simulated
system.cpu00.committedOps                      870048                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.118873                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.118873                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.893757                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.893757                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1138869                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612537                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151795                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102907                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  5090                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2255                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           11250                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         124.512325                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            229879                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           11378                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           20.203814                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        86323968                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   124.512325                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.972753                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.972753                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1096483                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1096483                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       142289                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        142289                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        85379                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        85379                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          956                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          956                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1101                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1101                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       227668                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         227668                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       227668                       # number of overall hits
system.cpu00.dcache.overall_hits::total        227668                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8198                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8198                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        33023                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33023                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          236                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          236                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           22                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        41221                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        41221                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        41221                       # number of overall misses
system.cpu00.dcache.overall_misses::total        41221                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    399905370                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    399905370                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5422908200                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5422908200                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2359800                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2359800                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       363906                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       363906                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5822813570                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5822813570                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5822813570                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5822813570                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150487                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150487                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118402                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118402                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268889                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268889                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268889                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268889                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.054476                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.054476                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.278906                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.278906                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.197987                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.197987                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.019590                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.153301                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.153301                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.153301                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.153301                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 48780.845328                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 48780.845328                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 164216.097871                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 164216.097871                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  9999.152542                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  9999.152542                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 16541.181818                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 16541.181818                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 141258.425802                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 141258.425802                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 141258.425802                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 141258.425802                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       147847                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2674                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    55.290576                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8397                       # number of writebacks
system.cpu00.dcache.writebacks::total            8397                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         2834                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         2834                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        26738                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        26738                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          128                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        29572                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        29572                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        29572                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        29572                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5364                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5364                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6285                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6285                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          108                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        11649                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        11649                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        11649                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        11649                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    231986970                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    231986970                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1147687357                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1147687357                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       833382                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       833382                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       336582                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       336582                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1379674327                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1379674327                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1379674327                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1379674327                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.035644                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.035644                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.053082                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.053082                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.090604                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.090604                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.019590                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.043323                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.043323                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.043323                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.043323                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 43248.875839                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 43248.875839                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 182607.375815                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 182607.375815                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  7716.500000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7716.500000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 15299.181818                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 15299.181818                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 118437.147137                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 118437.147137                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 118437.147137                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 118437.147137                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7370                       # number of replacements
system.cpu00.icache.tags.tagsinuse         473.128988                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            139909                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7882                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.750444                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       802358082                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   473.128988                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.924080                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.924080                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305504                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305504                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       139909                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        139909                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       139909                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         139909                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       139909                       # number of overall hits
system.cpu00.icache.overall_hits::total        139909                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8902                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8902                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8902                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8902                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8902                       # number of overall misses
system.cpu00.icache.overall_misses::total         8902                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    659618735                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    659618735                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    659618735                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    659618735                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    659618735                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    659618735                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148811                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148811                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148811                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148811                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148811                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148811                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059821                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059821                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059821                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059821                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059821                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059821                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 74097.813413                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 74097.813413                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 74097.813413                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 74097.813413                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 74097.813413                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 74097.813413                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          913                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              23                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    39.695652                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7370                       # number of writebacks
system.cpu00.icache.writebacks::total            7370                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1020                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1020                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1020                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1020                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1020                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1020                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7882                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7882                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7882                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7882                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7882                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7882                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    477398705                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    477398705                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    477398705                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    477398705                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    477398705                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    477398705                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052967                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052967                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052967                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052967                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052967                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052967                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 60568.219361                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 60568.219361                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 60568.219361                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 60568.219361                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 60568.219361                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 60568.219361                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 24572                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           20317                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             883                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              17922                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 12585                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           70.220957                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  1910                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            93                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             92                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      21649                       # DTB read hits
system.cpu01.dtb.read_misses                      357                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  22006                       # DTB read accesses
system.cpu01.dtb.write_hits                      7328                       # DTB write hits
system.cpu01.dtb.write_misses                      24                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  7352                       # DTB write accesses
system.cpu01.dtb.data_hits                      28977                       # DTB hits
system.cpu01.dtb.data_misses                      381                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  29358                       # DTB accesses
system.cpu01.itb.fetch_hits                     21224                       # ITB hits
system.cpu01.itb.fetch_misses                      64                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 21288                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                          93338                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             9834                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       148624                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     24572                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            14496                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       53932                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  1975                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                148                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1948                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   21224                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 425                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            66935                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.220423                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.943969                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  37974     56.73%     56.73% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1128      1.69%     58.42% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   2253      3.37%     61.78% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   4876      7.28%     69.07% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   6637      9.92%     78.98% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    645      0.96%     79.95% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   3289      4.91%     84.86% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   2209      3.30%     88.16% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   7924     11.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              66935                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.263258                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.592320                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  11496                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               31059                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   21577                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2131                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  662                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               1901                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 331                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               138252                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1234                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  662                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  12763                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  7242                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        21388                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   22376                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                2494                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               135447                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 328                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  403                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                  474                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  187                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands             91584                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              170328                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         157526                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12796                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               78114                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  13470                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              590                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          571                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    8368                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              22027                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              8203                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            2814                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2945                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   118164                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1021                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  116073                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             315                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         14444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined         7212                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           78                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        66935                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.734115                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.285809                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             36247     54.15%     54.15% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              4304      6.43%     60.58% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              4946      7.39%     67.97% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              5896      8.81%     76.78% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              4006      5.98%     82.77% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              3354      5.01%     87.78% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              6589      9.84%     97.62% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7               883      1.32%     98.94% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               710      1.06%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         66935                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1038     23.44%     23.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     23.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     23.44% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  66      1.49%     24.93% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     24.93% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     24.93% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                342      7.72%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     32.66% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 2029     45.82%     78.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 953     21.52%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               80786     69.60%     69.60% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                220      0.19%     69.79% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     69.79% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2934      2.53%     72.32% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     72.32% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     72.32% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1928      1.66%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.98% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              22677     19.54%     93.52% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              7524      6.48%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               116073                       # Type of FU issued
system.cpu01.iq.rate                         1.243577                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      4428                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.038148                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           280136                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          120165                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       103152                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23688                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13488                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10398                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               108319                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12178                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            239                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         2285                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         1334                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          734                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  662                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  2113                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1232                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            131978                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             138                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               22027                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               8203                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              558                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1203                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          148                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          501                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                649                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              115052                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               22006                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1021                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       12793                       # number of nop insts executed
system.cpu01.iew.exec_refs                      29358                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  21437                       # Number of branches executed
system.cpu01.iew.exec_stores                     7352                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.232638                       # Inst execution rate
system.cpu01.iew.wb_sent                       114171                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      113550                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   63176                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   78370                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.216546                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.806125                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         15054                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           943                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             558                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        64653                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.805485                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.681665                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        36606     56.62%     56.62% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         7232     11.19%     67.81% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3079      4.76%     72.57% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1758      2.72%     75.29% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         3459      5.35%     80.64% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         3539      5.47%     86.11% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          677      1.05%     87.16% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         3951      6.11%     93.27% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         4352      6.73%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        64653                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             116730                       # Number of instructions committed
system.cpu01.commit.committedOps               116730                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        26611                       # Number of memory references committed
system.cpu01.commit.loads                       19742                       # Number of loads committed
system.cpu01.commit.membars                       436                       # Number of memory barriers committed
system.cpu01.commit.branches                    19830                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   99224                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1425                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        11993     10.27%     10.27% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          72734     62.31%     72.58% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           155      0.13%     72.72% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     72.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.47%     75.18% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.64%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.83% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         20178     17.29%     94.11% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         6872      5.89%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          116730                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                4352                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     190993                       # The number of ROB reads
system.cpu01.rob.rob_writes                    265838                       # The number of ROB writes
system.cpu01.timesIdled                           259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         26403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     940349                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    104741                       # Number of Instructions Simulated
system.cpu01.committedOps                      104741                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.891131                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.891131                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.122169                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.122169                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 149939                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 78113                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11134                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8175                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   307                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  100                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             376                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          37.936510                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             25593                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             491                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           52.124236                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    37.936510                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.296379                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.296379                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          111173                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         111173                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        19323                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         19323                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         5648                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         5648                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           40                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           24                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        24971                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          24971                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        24971                       # number of overall hits
system.cpu01.dcache.overall_hits::total         24971                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         1389                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1389                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1178                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1178                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           18                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           18                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2567                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2567                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2567                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2567                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     99840654                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     99840654                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     87009482                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     87009482                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       278208                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       278208                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       172638                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       172638                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        31050                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        31050                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    186850136                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    186850136                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    186850136                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    186850136                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        20712                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        20712                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         6826                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         6826                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           42                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        27538                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        27538                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        27538                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        27538                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.067063                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.067063                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.172575                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.172575                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.310345                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.310345                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.093217                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.093217                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.093217                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.093217                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 71879.520518                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 71879.520518                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 73862.039049                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 73862.039049                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data        15456                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total        15456                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         9591                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         9591                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 72789.301130                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 72789.301130                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 72789.301130                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 72789.301130                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2158                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    22.247423                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          199                       # number of writebacks
system.cpu01.dcache.writebacks::total             199                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data          912                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total          912                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          701                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          701                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            6                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1613                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1613                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1613                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1613                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          477                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          477                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          477                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          477                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           12                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           18                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          954                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          954                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          954                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          954                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     29732238                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     29732238                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     26507989                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     26507989                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        81972                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        81972                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       151524                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       151524                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        29808                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        29808                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     56240227                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     56240227                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     56240227                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     56240227                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.023030                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.023030                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.069880                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.069880                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.206897                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.206897                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.034643                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.034643                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.034643                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.034643                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 62331.735849                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 62331.735849                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 55572.303983                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 55572.303983                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         6831                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6831                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         8418                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         8418                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 58952.019916                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 58952.019916                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 58952.019916                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 58952.019916                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             258                       # number of replacements
system.cpu01.icache.tags.tagsinuse         123.649041                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             20330                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             713                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           28.513324                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   123.649041                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.241502                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.241502                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           43147                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          43147                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        20330                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         20330                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        20330                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          20330                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        20330                       # number of overall hits
system.cpu01.icache.overall_hits::total         20330                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          887                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          887                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          887                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          887                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          887                       # number of overall misses
system.cpu01.icache.overall_misses::total          887                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     92868062                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     92868062                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     92868062                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     92868062                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     92868062                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     92868062                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        21217                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        21217                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        21217                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        21217                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        21217                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        21217                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.041806                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.041806                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.041806                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.041806                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.041806                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.041806                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 104699.055242                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 104699.055242                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 104699.055242                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 104699.055242                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 104699.055242                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 104699.055242                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          258                       # number of writebacks
system.cpu01.icache.writebacks::total             258                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          174                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          174                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          174                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          174                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          174                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          174                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          713                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          713                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          713                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          713                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          713                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          713                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     66096752                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     66096752                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     66096752                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     66096752                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     66096752                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     66096752                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.033605                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.033605                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.033605                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.033605                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.033605                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.033605                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 92702.316971                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 92702.316971                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 92702.316971                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 92702.316971                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 92702.316971                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 92702.316971                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 58083                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           42554                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1898                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              37511                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 30676                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           81.778678                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  7000                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           145                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits               33                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            112                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      50040                       # DTB read hits
system.cpu02.dtb.read_misses                      461                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  50501                       # DTB read accesses
system.cpu02.dtb.write_hits                     16973                       # DTB write hits
system.cpu02.dtb.write_misses                      28                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                 17001                       # DTB write accesses
system.cpu02.dtb.data_hits                      67013                       # DTB hits
system.cpu02.dtb.data_misses                      489                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  67502                       # DTB accesses
system.cpu02.itb.fetch_hits                     52933                       # ITB hits
system.cpu02.itb.fetch_misses                      71                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 53004                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         161875                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            12163                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       330960                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     58083                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            37709                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       98356                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  4157                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        40238                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2103                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   52933                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 639                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           154992                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.135336                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.842187                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  87905     56.72%     56.72% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   3376      2.18%     58.89% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   5679      3.66%     62.56% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   9918      6.40%     68.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  17184     11.09%     80.04% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   2597      1.68%     81.72% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   9446      6.09%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   3021      1.95%     89.76% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  15866     10.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             154992                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.358814                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      2.044541                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  15036                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               41659                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   52816                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                3796                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1447                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               7568                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 653                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               307358                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                2855                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1447                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  17552                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                 10272                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        28300                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   53987                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                3196                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               299717                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 302                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  534                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  382                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  442                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            195803                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              351555                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         338782                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12766                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps              159812                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  35991                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts             1005                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          988                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   12647                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              52202                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             19917                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            6501                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           4831                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   254352                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              1940                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  245230                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             594                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         41042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        20854                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          414                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       154992                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.582211                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.220902                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             88586     57.16%     57.16% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              9223      5.95%     63.11% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             12743      8.22%     71.33% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             12507      8.07%     79.40% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              8972      5.79%     85.19% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              7180      4.63%     89.82% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             11115      7.17%     96.99% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              2806      1.81%     98.80% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              1860      1.20%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        154992                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1475     21.58%     21.58% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    1      0.01%     21.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  76      1.11%     22.71% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     22.71% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     22.71% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                317      4.64%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     27.34% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 2972     43.48%     70.83% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                1994     29.17%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              170748     69.63%     69.63% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                181      0.07%     69.70% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     69.70% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2922      1.19%     70.89% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     70.89% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     70.89% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1930      0.79%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.68% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              51781     21.12%     92.80% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             17664      7.20%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               245230                       # Type of FU issued
system.cpu02.iq.rate                         1.514934                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      6835                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.027872                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           629201                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          284023                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       229715                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23680                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13382                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10386                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               239879                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12182                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           2499                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         7438                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         5383                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          783                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1447                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  5226                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1754                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            290220                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             380                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               52202                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts              19917                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              951                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   39                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1704                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          477                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          998                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               1475                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              242630                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               50501                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2600                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       33928                       # number of nop insts executed
system.cpu02.iew.exec_refs                      67502                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  49432                       # Number of branches executed
system.cpu02.iew.exec_stores                    17001                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.498873                       # Inst execution rate
system.cpu02.iew.wb_sent                       241375                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      240101                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  134191                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  164962                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     1.483249                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.813466                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         43672                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls          1526                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            1267                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples       108487                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.254943                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.948124                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        52796     48.67%     48.67% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        13914     12.83%     61.49% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         6406      5.90%     67.40% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         3433      3.16%     70.56% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         4567      4.21%     74.77% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         6839      6.30%     81.07% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         1340      1.24%     82.31% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         6432      5.93%     88.24% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        12760     11.76%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total       108487                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             244632                       # Number of instructions committed
system.cpu02.commit.committedOps               244632                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        59298                       # Number of memory references committed
system.cpu02.commit.loads                       44764                       # Number of loads committed
system.cpu02.commit.membars                       759                       # Number of memory barriers committed
system.cpu02.commit.branches                    44772                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  209341                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               5176                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        29386     12.01%     12.01% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         150250     61.42%     73.43% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           113      0.05%     73.48% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     73.48% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      1.18%     74.65% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     74.65% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     74.65% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      0.78%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.44% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         45523     18.61%     94.05% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite        14562      5.95%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          244632                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               12760                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     382536                       # The number of ROB reads
system.cpu02.rob.rob_writes                    582881                       # The number of ROB writes
system.cpu02.timesIdled                           120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          6883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     911236                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    215250                       # Number of Instructions Simulated
system.cpu02.committedOps                      215250                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.752033                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.752033                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.329730                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.329730                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 309708                       # number of integer regfile reads
system.cpu02.int_regfile_writes                172430                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11125                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8145                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                  1849                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  763                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements            1068                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          36.279621                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             56554                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1189                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           47.564340                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    36.279621                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.283435                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.283435                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          247482                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         247482                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        43455                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         43455                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        12921                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        12921                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data          299                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          299                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data          237                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          237                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        56376                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          56376                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        56376                       # number of overall hits
system.cpu02.dcache.overall_hits::total         56376                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2989                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2989                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         1256                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         1256                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data          106                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          106                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data          118                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         4245                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         4245                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         4245                       # number of overall misses
system.cpu02.dcache.overall_misses::total         4245                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    106964766                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    106964766                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     88925892                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     88925892                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data      1034586                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total      1034586                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data      1208466                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total      1208466                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        65826                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        65826                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    195890658                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    195890658                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    195890658                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    195890658                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        46444                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        46444                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data        14177                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total        14177                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data          405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          405                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          355                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        60621                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        60621                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        60621                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        60621                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.064357                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.064357                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.088594                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.088594                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.261728                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.261728                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.332394                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.332394                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.070025                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.070025                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.070025                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.070025                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 35786.137839                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 35786.137839                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 70800.869427                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 70800.869427                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  9760.245283                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  9760.245283                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 10241.237288                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 10241.237288                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 46146.209187                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 46146.209187                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 46146.209187                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 46146.209187                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2058                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             101                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    20.376238                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          258                       # number of writebacks
system.cpu02.dcache.writebacks::total             258                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1321                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1321                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          667                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          667                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           13                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1988                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1988                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1988                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1988                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1668                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1668                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          589                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          589                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           93                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           93                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data          117                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         2257                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         2257                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         2257                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         2257                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     36868770                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     36868770                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     26664483                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     26664483                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       670680                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       670680                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data      1066878                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total      1066878                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        62100                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        62100                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     63533253                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     63533253                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     63533253                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     63533253                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.035914                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.035914                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.041546                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.041546                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.229630                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.229630                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.329577                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.329577                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.037231                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.037231                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.037231                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.037231                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 22103.579137                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 22103.579137                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 45270.769100                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 45270.769100                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  7211.612903                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7211.612903                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  9118.615385                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  9118.615385                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 28149.425343                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 28149.425343                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 28149.425343                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 28149.425343                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             904                       # number of replacements
system.cpu02.icache.tags.tagsinuse         121.164808                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             51364                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            1368                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           37.546784                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   121.164808                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.236650                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.236650                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses          107234                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses         107234                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        51364                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         51364                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        51364                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          51364                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        51364                       # number of overall hits
system.cpu02.icache.overall_hits::total         51364                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1569                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1569                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1569                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1569                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1569                       # number of overall misses
system.cpu02.icache.overall_misses::total         1569                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     41864094                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     41864094                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     41864094                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     41864094                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     41864094                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     41864094                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        52933                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        52933                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        52933                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        52933                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        52933                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        52933                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.029641                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.029641                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.029641                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.029641                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.029641                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.029641                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 26682.022945                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 26682.022945                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 26682.022945                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 26682.022945                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 26682.022945                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 26682.022945                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    21.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          904                       # number of writebacks
system.cpu02.icache.writebacks::total             904                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          201                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          201                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          201                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          201                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         1368                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         1368                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         1368                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         1368                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         1368                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         1368                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     33212322                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     33212322                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     33212322                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     33212322                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     33212322                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     33212322                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.025844                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.025844                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.025844                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.025844                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.025844                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.025844                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 24278.013158                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 24278.013158                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 24278.013158                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 24278.013158                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 24278.013158                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 24278.013158                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  7237                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            5717                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             664                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               5875                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  1903                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           32.391489                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   563                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            70                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             70                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                       6176                       # DTB read hits
system.cpu03.dtb.read_misses                      318                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                   6494                       # DTB read accesses
system.cpu03.dtb.write_hits                      3228                       # DTB write hits
system.cpu03.dtb.write_misses                      26                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  3254                       # DTB write accesses
system.cpu03.dtb.data_hits                       9404                       # DTB hits
system.cpu03.dtb.data_misses                      344                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                   9748                       # DTB accesses
system.cpu03.itb.fetch_hits                      5972                       # ITB hits
system.cpu03.itb.fetch_misses                      73                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                  6045                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          72438                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             4663                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        55956                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      7237                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             2466                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       19177                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1489                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        38777                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         1894                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    5972                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 272                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            65405                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.855531                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.300189                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  56145     85.84%     85.84% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    531      0.81%     86.65% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    628      0.96%     87.61% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    764      1.17%     88.78% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   1168      1.79%     90.57% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    309      0.47%     91.04% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    422      0.65%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    376      0.57%     92.26% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   5062      7.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              65405                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.099906                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.772467                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   6734                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               12220                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    5982                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1184                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  508                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                620                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 244                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                47825                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 980                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  508                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   7417                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  6737                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         3695                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    6422                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                1849                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                45823                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 295                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  455                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  824                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                   57                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             33838                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups               65384                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          52504                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12876                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               22228                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  11610                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              103                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    4266                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               6278                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              4016                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             252                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            113                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    41218                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               100                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   38904                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             287                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         12431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         6236                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        65405                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.594817                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.662135                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             55710     85.18%     85.18% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1813      2.77%     87.95% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              1343      2.05%     90.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              1060      1.62%     91.62% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              1359      2.08%     93.70% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5               944      1.44%     95.14% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              1792      2.74%     97.88% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               755      1.15%     99.04% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               629      0.96%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         65405                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                   957     48.46%     48.46% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     48.46% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     48.46% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  78      3.95%     52.41% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     52.41% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     52.41% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                374     18.94%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     71.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  447     22.63%     93.97% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 119      6.03%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               23731     61.00%     61.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                192      0.49%     61.50% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     61.50% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2951      7.59%     69.09% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     69.09% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     69.09% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1927      4.95%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.04% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               6734     17.31%     91.35% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              3365      8.65%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                38904                       # Type of FU issued
system.cpu03.iq.rate                         0.537066                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      1975                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.050766                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           121330                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           40139                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        26047                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             24145                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13630                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10420                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                28436                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12439                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            205                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1819                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1200                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          869                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  508                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  1817                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1173                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             42824                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             180                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                6278                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               4016                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               79                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1154                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          108                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          408                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                516                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               37979                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                6494                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             925                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        1506                       # number of nop insts executed
system.cpu03.iew.exec_refs                       9748                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   4931                       # Number of branches executed
system.cpu03.iew.exec_stores                     3254                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.524297                       # Inst execution rate
system.cpu03.iew.wb_sent                        37008                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       36467                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   21498                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   30448                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.503424                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.706056                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         12578                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             428                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        24722                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.204878                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.507376                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        18479     74.75%     74.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1          913      3.69%     78.44% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1135      4.59%     83.03% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          617      2.50%     85.53% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          624      2.52%     88.05% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5          245      0.99%     89.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          209      0.85%     89.89% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          222      0.90%     90.79% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         2278      9.21%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        24722                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              29787                       # Number of instructions committed
system.cpu03.commit.committedOps                29787                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         7275                       # Number of memory references committed
system.cpu03.commit.loads                        4459                       # Number of loads committed
system.cpu03.commit.membars                        16                       # Number of memory barriers committed
system.cpu03.commit.branches                     3535                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   24237                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                221                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          904      3.03%      3.03% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          16680     56.00%     59.03% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           113      0.38%     59.41% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     59.41% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      9.66%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      6.45%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          4475     15.02%     90.54% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2817      9.46%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           29787                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                2278                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      63977                       # The number of ROB reads
system.cpu03.rob.rob_writes                     86621                       # The number of ROB writes
system.cpu03.timesIdled                           121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          7033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    1000673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     28887                       # Number of Instructions Simulated
system.cpu03.committedOps                       28887                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.507633                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.507633                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.398782                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.398782                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  44549                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 20276                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11166                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8178                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   108                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             303                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          34.259449                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              6253                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             412                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           15.177184                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    34.259449                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.267652                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.267652                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           32499                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          32499                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         3948                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3948                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         2312                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2312                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           23                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           12                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data         6260                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           6260                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         6260                       # number of overall hits
system.cpu03.dcache.overall_hits::total          6260                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1220                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1220                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          482                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          482                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           10                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         1702                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         1702                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         1702                       # number of overall misses
system.cpu03.dcache.overall_misses::total         1702                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     93297798                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     93297798                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     64094588                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     64094588                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       165186                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       165186                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       132894                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       132894                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    157392386                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    157392386                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    157392386                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    157392386                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         5168                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5168                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         2794                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2794                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         7962                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7962                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         7962                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7962                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.236068                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.236068                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.172513                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.172513                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.213765                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.213765                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.213765                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.213765                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 76473.604918                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 76473.604918                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 132976.323651                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 132976.323651                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 41296.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 41296.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 13289.400000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 13289.400000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 92474.962397                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 92474.962397                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 92474.962397                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 92474.962397                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2045                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs              94                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    21.755319                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          167                       # number of writebacks
system.cpu03.dcache.writebacks::total             167                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          866                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          866                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          359                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          359                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1225                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1225                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1225                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1225                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          354                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          123                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          123                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           10                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          477                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          477                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          477                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          477                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     26065854                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     26065854                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     16390655                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     16390655                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        14904                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       120474                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       120474                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     42456509                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     42456509                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     42456509                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     42456509                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.068498                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.068498                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.044023                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.044023                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.059910                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.059910                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.059910                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.059910                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 73632.355932                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 73632.355932                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 133257.357724                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 133257.357724                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 12047.400000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 12047.400000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 89007.356394                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 89007.356394                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 89007.356394                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 89007.356394                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              84                       # number of replacements
system.cpu03.icache.tags.tagsinuse         109.428374                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              5415                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             482                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           11.234440                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   109.428374                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.213727                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.213727                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           12420                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          12420                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         5415                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          5415                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         5415                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           5415                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         5415                       # number of overall hits
system.cpu03.icache.overall_hits::total          5415                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          554                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          554                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          554                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          554                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          554                       # number of overall misses
system.cpu03.icache.overall_misses::total          554                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     26245944                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     26245944                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     26245944                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     26245944                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     26245944                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     26245944                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         5969                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         5969                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         5969                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         5969                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         5969                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         5969                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.092813                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.092813                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.092813                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.092813                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.092813                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.092813                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 47375.350181                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 47375.350181                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 47375.350181                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 47375.350181                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 47375.350181                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 47375.350181                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu03.icache.writebacks::total              84                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           72                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           72                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           72                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          482                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          482                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          482                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          482                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          482                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          482                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     21068046                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     21068046                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     21068046                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     21068046                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     21068046                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     21068046                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.080751                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.080751                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.080751                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.080751                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.080751                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.080751                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 43709.639004                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 43709.639004                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 43709.639004                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 43709.639004                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 43709.639004                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 43709.639004                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  7154                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            5676                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             623                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               5800                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  1921                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           33.120690                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   560                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            71                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             71                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                       6074                       # DTB read hits
system.cpu04.dtb.read_misses                      302                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                   6376                       # DTB read accesses
system.cpu04.dtb.write_hits                      3177                       # DTB write hits
system.cpu04.dtb.write_misses                      25                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3202                       # DTB write accesses
system.cpu04.dtb.data_hits                       9251                       # DTB hits
system.cpu04.dtb.data_misses                      327                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                   9578                       # DTB accesses
system.cpu04.itb.fetch_hits                      5900                       # ITB hits
system.cpu04.itb.fetch_misses                      71                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                  5971                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          72746                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             4211                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        55149                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      7154                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             2481                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       19490                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1405                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        40088                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         1965                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    5900                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 242                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            66501                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.829296                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.266680                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  57341     86.23%     86.23% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    536      0.81%     87.03% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    618      0.93%     87.96% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    766      1.15%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   1165      1.75%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    318      0.48%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    433      0.65%     91.99% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    361      0.54%     92.54% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   4963      7.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              66501                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.098342                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.758104                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   6281                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               12572                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    5916                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1159                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  485                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                594                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 225                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                47226                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 935                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  485                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   6955                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  6896                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         3951                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    6327                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                1799                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                45191                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 310                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  450                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  745                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                   73                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             33459                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups               64604                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          51906                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12694                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  11373                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               96                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4185                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6109                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              3919                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             265                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            130                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    40670                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   38424                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             271                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         12080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         6087                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        66501                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.577796                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.641468                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             56977     85.68%     85.68% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1726      2.60%     88.27% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1294      1.95%     90.22% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              1086      1.63%     91.85% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1357      2.04%     93.89% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5               901      1.35%     95.25% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              1821      2.74%     97.99% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               719      1.08%     99.07% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               620      0.93%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         66501                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                   961     48.78%     48.78% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     48.78% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     48.78% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  81      4.11%     52.89% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     52.89% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     52.89% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                365     18.53%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     71.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  448     22.74%     94.16% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 115      5.84%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               23455     61.04%     61.05% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                195      0.51%     61.56% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     61.56% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2925      7.61%     69.17% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     69.17% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     69.17% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1928      5.02%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.19% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               6612     17.21%     91.40% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              3305      8.60%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                38424                       # Type of FU issued
system.cpu04.iq.rate                         0.528194                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      1970                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.051270                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           121625                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           39465                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        25678                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23965                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13402                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10379                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                28038                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12352                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            204                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1696                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1129                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          905                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  485                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1799                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1221                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             42229                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             130                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6109                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               3919                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1197                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          115                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          367                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                482                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               37555                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6376                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             869                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        1462                       # number of nop insts executed
system.cpu04.iew.exec_refs                       9578                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   4852                       # Number of branches executed
system.cpu04.iew.exec_stores                     3202                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.516248                       # Inst execution rate
system.cpu04.iew.wb_sent                        36566                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       36057                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   21401                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   30421                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.495656                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.703494                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         12286                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             406                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        24546                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.204432                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.512451                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        18387     74.91%     74.91% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1          894      3.64%     78.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1108      4.51%     83.06% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          605      2.46%     85.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          598      2.44%     87.97% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5          252      1.03%     88.99% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          207      0.84%     89.84% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          215      0.88%     90.71% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2280      9.29%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        24546                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              29564                       # Number of instructions committed
system.cpu04.commit.committedOps                29564                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         7203                       # Number of memory references committed
system.cpu04.commit.loads                        4413                       # Number of loads committed
system.cpu04.commit.membars                        17                       # Number of memory barriers committed
system.cpu04.commit.branches                     3498                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                216                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          881      2.98%      2.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          16552     55.99%     58.97% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.38%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     59.35% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      9.73%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      6.49%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4430     14.98%     90.56% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2790      9.44%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           29564                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2280                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      63310                       # The number of ROB reads
system.cpu04.rob.rob_writes                     85553                       # The number of ROB writes
system.cpu04.timesIdled                           114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          6245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    1000365                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu04.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.535852                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.535852                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.394345                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.394345                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  44087                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 20020                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11120                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8133                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   101                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             299                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          31.469932                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6080                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             406                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           14.975369                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    31.469932                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.245859                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.245859                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           31822                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          31822                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3819                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3819                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2265                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2265                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           23                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           13                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6084                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6084                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6084                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6084                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1210                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1210                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          503                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          503                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            9                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1713                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1713                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1713                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1713                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     96892146                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     96892146                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     70298373                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     70298373                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       125442                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       125442                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       221076                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       221076                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    167190519                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    167190519                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    167190519                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    167190519                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         5029                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5029                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         7797                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7797                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         7797                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7797                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.240604                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.240604                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.181720                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.181720                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.115385                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.219700                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.219700                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.219700                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.219700                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 80076.153719                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 80076.153719                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 139758.196819                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 139758.196819                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data        41814                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total        41814                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data        24564                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total        24564                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 97601.003503                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 97601.003503                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 97601.003503                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 97601.003503                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2221                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             101                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    21.990099                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          187                       # number of writebacks
system.cpu04.dcache.writebacks::total             187                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          863                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          863                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          389                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          389                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1252                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1252                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1252                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1252                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          347                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          347                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          114                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          114                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            9                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          461                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          461                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          461                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          461                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     27047034                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     27047034                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     17139587                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     17139587                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       209898                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       209898                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     44186621                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     44186621                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     44186621                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     44186621                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.069000                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.069000                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.041185                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.041185                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.059125                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.059125                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.059125                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.059125                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 77945.342939                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 77945.342939                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 150347.254386                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 150347.254386                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data        23322                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total        23322                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 95849.503254                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 95849.503254                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 95849.503254                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 95849.503254                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              54                       # number of replacements
system.cpu04.icache.tags.tagsinuse          99.340007                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              5405                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             434                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           12.453917                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    99.340007                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.194023                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.194023                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           12234                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          12234                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         5405                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          5405                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         5405                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           5405                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         5405                       # number of overall hits
system.cpu04.icache.overall_hits::total          5405                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          495                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          495                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          495                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          495                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          495                       # number of overall misses
system.cpu04.icache.overall_misses::total          495                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     21969738                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     21969738                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     21969738                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     21969738                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     21969738                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     21969738                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         5900                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         5900                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         5900                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         5900                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         5900                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         5900                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.083898                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.083898                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.083898                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.083898                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.083898                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.083898                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 44383.309091                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 44383.309091                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 44383.309091                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 44383.309091                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 44383.309091                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 44383.309091                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu04.icache.writebacks::total              54                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           61                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           61                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           61                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          434                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          434                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          434                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     17704710                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     17704710                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     17704710                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     17704710                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     17704710                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     17704710                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.073559                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.073559                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.073559                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.073559                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.073559                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.073559                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 40794.262673                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 40794.262673                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 40794.262673                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 40794.262673                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 40794.262673                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 40794.262673                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 56684                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           42286                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1916                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              38235                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 29910                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           78.226756                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  6468                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           185                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits               33                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            152                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           38                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      48663                       # DTB read hits
system.cpu05.dtb.read_misses                      486                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  49149                       # DTB read accesses
system.cpu05.dtb.write_hits                     16507                       # DTB write hits
system.cpu05.dtb.write_misses                      41                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                 16548                       # DTB write accesses
system.cpu05.dtb.data_hits                      65170                       # DTB hits
system.cpu05.dtb.data_misses                      527                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  65697                       # DTB accesses
system.cpu05.itb.fetch_hits                     51662                       # ITB hits
system.cpu05.itb.fetch_misses                      79                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 51741                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                         160612                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            11596                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       321744                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     56684                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            36411                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       98219                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  4197                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                231                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        39590                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2009                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles          125                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   51662                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 638                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples           153868                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.091039                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.825359                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  88646     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   3092      2.01%     59.62% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   5604      3.64%     63.26% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   9808      6.37%     69.64% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                  16721     10.87%     80.50% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   2309      1.50%     82.01% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   9334      6.07%     88.07% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   3245      2.11%     90.18% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  15109      9.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total             153868                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.352925                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      2.003238                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  15083                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               42773                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   51218                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                3741                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 1463                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               6905                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 660                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               298258                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                2873                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 1463                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  17557                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                 10130                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        28477                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   52343                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                4308                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               291167                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 295                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  527                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1220                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  659                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands            191167                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              344148                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         331279                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12861                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps              156008                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  35159                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              974                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          946                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   12624                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              50717                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             19083                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            5926                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           4476                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   248155                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded              1848                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  239544                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             557                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         39633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        19942                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          349                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples       153868                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.556815                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.210298                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             88930     57.80%     57.80% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              9080      5.90%     63.70% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             12569      8.17%     71.87% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3             12104      7.87%     79.73% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              8550      5.56%     85.29% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              7033      4.57%     89.86% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             11345      7.37%     97.23% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              2477      1.61%     98.84% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              1780      1.16%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total        153868                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1429     20.87%     20.87% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     20.87% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     20.87% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  78      1.14%     22.01% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     22.01% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     22.01% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                313      4.57%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     26.58% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 3062     44.73%     71.31% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                1964     28.69%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              166846     69.65%     69.65% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                189      0.08%     69.73% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     69.73% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2943      1.23%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     70.96% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1929      0.81%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.77% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              50493     21.08%     92.84% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite             17140      7.16%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               239544                       # Type of FU issued
system.cpu05.iq.rate                         1.491445                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      6846                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.028579                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           616527                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          276099                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       223965                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23832                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13610                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10420                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               234127                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12259                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           2353                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         7198                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         4975                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          821                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 1463                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  5185                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1141                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            281924                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             411                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               50717                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts              19083                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              913                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   37                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1094                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          505                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect         1015                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1520                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              236948                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               49150                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            2596                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       31921                       # number of nop insts executed
system.cpu05.iew.exec_refs                      65698                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  48073                       # Number of branches executed
system.cpu05.iew.exec_stores                    16548                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.475282                       # Inst execution rate
system.cpu05.iew.wb_sent                       235612                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      234385                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                  130884                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  161063                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     1.459324                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.812626                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         41982                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls          1499                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts            1281                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples       108166                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     2.203770                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.915272                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        53221     49.20%     49.20% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        14225     13.15%     62.35% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         6104      5.64%     68.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         3371      3.12%     71.11% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         4413      4.08%     75.19% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         7085      6.55%     81.74% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         1231      1.14%     82.88% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         6764      6.25%     89.14% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        11752     10.86%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total       108166                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             238373                       # Number of instructions committed
system.cpu05.commit.committedOps               238373                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        57627                       # Number of memory references committed
system.cpu05.commit.loads                       43519                       # Number of loads committed
system.cpu05.commit.membars                       742                       # Number of memory barriers committed
system.cpu05.commit.branches                    43578                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  204457                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               4671                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        28007     11.75%     11.75% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         147057     61.69%     73.44% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           117      0.05%     73.49% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     73.49% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      1.21%     74.70% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     74.70% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     74.70% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      0.81%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         44261     18.57%     94.07% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite        14133      5.93%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          238373                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               11752                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     375261                       # The number of ROB reads
system.cpu05.rob.rob_writes                    566827                       # The number of ROB writes
system.cpu05.timesIdled                           136                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     912499                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    210370                       # Number of Instructions Simulated
system.cpu05.committedOps                      210370                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.763474                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.763474                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.309803                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.309803                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 303743                       # number of integer regfile reads
system.cpu05.int_regfile_writes                167779                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11154                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8175                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                  1770                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  690                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             971                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          30.928592                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             54872                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1092                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           50.249084                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    30.928592                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.241630                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.241630                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          240662                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         240662                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        42214                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         42214                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data        12295                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12295                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data          279                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          279                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data          212                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        54509                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          54509                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        54509                       # number of overall hits
system.cpu05.dcache.overall_hits::total         54509                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         3005                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         3005                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         1489                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         1489                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           88                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           88                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data          111                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         4494                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         4494                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         4494                       # number of overall misses
system.cpu05.dcache.overall_misses::total         4494                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    108771876                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    108771876                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data    115410291                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total    115410291                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       878094                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       878094                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data      1140156                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total      1140156                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        98118                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        98118                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    224182167                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    224182167                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    224182167                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    224182167                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        45219                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        45219                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data        13784                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13784                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data          323                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          323                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        59003                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        59003                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        59003                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        59003                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.066454                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.066454                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.108024                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.108024                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.239782                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.239782                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.343653                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.343653                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.076166                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.076166                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.076166                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.076166                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 36196.963727                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 36196.963727                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 77508.590329                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 77508.590329                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  9978.340909                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  9978.340909                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 10271.675676                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 10271.675676                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 49884.772363                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 49884.772363                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 49884.772363                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 49884.772363                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2753                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             103                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    26.728155                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          253                       # number of writebacks
system.cpu05.dcache.writebacks::total             253                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1414                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1414                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          841                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          841                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data           10                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         2255                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         2255                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         2255                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         2255                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data         1591                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total         1591                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          648                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          648                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           78                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           78                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data          111                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         2239                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         2239                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         2239                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         2239                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     36288756                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     36288756                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     32270870                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     32270870                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       599886                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       599886                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data      1007262                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total      1007262                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        93150                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        93150                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     68559626                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     68559626                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     68559626                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     68559626                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.035184                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.035184                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.047011                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.047011                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.212534                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.212534                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.343653                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.343653                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.037947                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.037947                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.037947                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.037947                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 22808.771842                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 22808.771842                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 49800.725309                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 49800.725309                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  7690.846154                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7690.846154                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  9074.432432                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  9074.432432                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 30620.645824                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 30620.645824                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 30620.645824                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 30620.645824                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             829                       # number of replacements
system.cpu05.icache.tags.tagsinuse         109.056210                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             50138                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1325                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           37.840000                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   109.056210                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.213000                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.213000                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          104645                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         104645                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        50138                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         50138                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        50138                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          50138                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        50138                       # number of overall hits
system.cpu05.icache.overall_hits::total         50138                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         1522                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1522                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         1522                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1522                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         1522                       # number of overall misses
system.cpu05.icache.overall_misses::total         1522                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     34762336                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     34762336                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     34762336                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     34762336                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     34762336                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     34762336                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        51660                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        51660                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        51660                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        51660                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        51660                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        51660                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.029462                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.029462                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.029462                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.029462                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.029462                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.029462                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 22839.905388                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 22839.905388                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 22839.905388                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 22839.905388                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 22839.905388                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 22839.905388                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          829                       # number of writebacks
system.cpu05.icache.writebacks::total             829                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          197                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          197                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          197                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          197                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          197                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          197                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         1325                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         1325                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         1325                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         1325                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         1325                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         1325                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     28513834                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     28513834                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     28513834                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     28513834                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     28513834                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     28513834                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.025648                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.025648                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.025648                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.025648                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.025648                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.025648                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 21519.874717                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 21519.874717                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 21519.874717                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 21519.874717                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 21519.874717                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 21519.874717                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  9111                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            7182                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             707                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               7285                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  2772                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           38.050789                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   734                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           103                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            102                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                       6614                       # DTB read hits
system.cpu06.dtb.read_misses                      340                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                   6954                       # DTB read accesses
system.cpu06.dtb.write_hits                      3390                       # DTB write hits
system.cpu06.dtb.write_misses                      31                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  3421                       # DTB write accesses
system.cpu06.dtb.data_hits                      10004                       # DTB hits
system.cpu06.dtb.data_misses                      371                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  10375                       # DTB accesses
system.cpu06.itb.fetch_hits                      6874                       # ITB hits
system.cpu06.itb.fetch_misses                      68                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                  6942                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          75271                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             4859                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        63937                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      9111                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             3507                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       20540                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  1591                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                123                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        40608                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2096                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                    6874                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 290                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            69072                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.925657                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.366994                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  58288     84.39%     84.39% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    713      1.03%     85.42% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    814      1.18%     86.60% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    806      1.17%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   1465      2.12%     89.89% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    336      0.49%     90.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    466      0.67%     91.05% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    630      0.91%     91.96% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   5554      8.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              69072                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.121043                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.849424                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   7242                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               12102                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    7424                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1147                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  549                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                800                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 257                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                55176                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1063                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  549                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   7948                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  6720                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         3892                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    7797                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                1558                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                52897                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 289                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  309                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  396                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  313                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             38606                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups               74177                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          61350                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12822                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               26300                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  12306                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              118                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    3946                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               6865                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              4145                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             303                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            187                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    47326                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               119                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   44700                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             264                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         13063                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined         6513                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        69072                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.647151                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.730844                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             58205     84.27%     84.27% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              1782      2.58%     86.85% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              1587      2.30%     89.14% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              1070      1.55%     90.69% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              1510      2.19%     92.88% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              1333      1.93%     94.81% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              1966      2.85%     97.66% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7               919      1.33%     98.99% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               700      1.01%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         69072                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                   982     49.75%     49.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     49.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     49.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  73      3.70%     53.44% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     53.44% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     53.44% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                340     17.22%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     70.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  439     22.24%     92.91% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 140      7.09%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               28898     64.65%     64.66% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                180      0.40%     65.06% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     65.06% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2952      6.60%     71.66% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     71.66% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     71.66% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1931      4.32%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.98% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               7208     16.13%     92.11% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              3527      7.89%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                44700                       # Type of FU issued
system.cpu06.iq.rate                         0.593854                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      1974                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.044161                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           136914                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           47028                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        31926                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23796                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13504                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10429                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                34435                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12235                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            208                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         1930                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         1206                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          747                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  549                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  1868                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1455                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             49642                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             152                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                6865                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               4145                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               90                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1436                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          122                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          428                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                550                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               43785                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                6954                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             915                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                        2197                       # number of nop insts executed
system.cpu06.iew.exec_refs                      10375                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   6436                       # Number of branches executed
system.cpu06.iew.exec_stores                     3421                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.581698                       # Inst execution rate
system.cpu06.iew.wb_sent                        42925                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       42355                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   25198                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   35360                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.562700                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.712613                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         13237                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             461                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        26435                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.359713                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.618317                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        18998     71.87%     71.87% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1          942      3.56%     75.43% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1430      5.41%     80.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          603      2.28%     83.12% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          896      3.39%     86.51% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5          242      0.92%     87.43% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          339      1.28%     88.71% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          375      1.42%     90.13% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         2610      9.87%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        26435                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              35944                       # Number of instructions committed
system.cpu06.commit.committedOps                35944                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         7874                       # Number of memory references committed
system.cpu06.commit.loads                        4935                       # Number of loads committed
system.cpu06.commit.membars                        21                       # Number of memory barriers committed
system.cpu06.commit.branches                     4976                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   29713                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                363                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         1566      4.36%      4.36% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          21572     60.02%     64.37% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           113      0.31%     64.69% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     64.69% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      8.01%     72.69% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     72.69% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     72.69% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      5.34%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.04% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          4956     13.79%     91.82% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         2939      8.18%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           35944                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                2610                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      72109                       # The number of ROB reads
system.cpu06.rob.rob_writes                    100382                       # The number of ROB writes
system.cpu06.timesIdled                           131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     997840                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     34382                       # Number of Instructions Simulated
system.cpu06.committedOps                       34382                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.189256                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.189256                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.456776                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.456776                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  52700                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 24647                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11164                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8180                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   125                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   56                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             287                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          29.464567                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              6753                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             396                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           17.053030                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    29.464567                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.230192                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.230192                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           35194                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          35194                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         4537                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          4537                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         2384                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2384                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           31                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data         6921                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6921                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         6921                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6921                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1175                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1175                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          530                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            5                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           12                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         1705                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         1705                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         1705                       # number of overall misses
system.cpu06.dcache.overall_misses::total         1705                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     89795358                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     89795358                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     73613271                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     73613271                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       188784                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       188784                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       192510                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       192510                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        31050                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        31050                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    163408629                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    163408629                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    163408629                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    163408629                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         5712                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         5712                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         2914                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2914                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           36                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         8626                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         8626                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         8626                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         8626                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.205707                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.205707                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.181881                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.181881                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.138889                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.138889                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.480000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.480000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.197658                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.197658                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.197658                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.197658                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 76421.581277                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 76421.581277                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 138892.964151                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 138892.964151                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 37756.800000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 37756.800000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 16042.500000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 16042.500000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 95840.838123                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 95840.838123                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 95840.838123                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 95840.838123                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         2193                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs              92                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    23.836957                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          166                       # number of writebacks
system.cpu06.dcache.writebacks::total             166                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          827                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          827                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          403                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            3                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1230                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1230                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1230                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1230                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          348                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          127                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          127                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           12                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          475                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          475                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     25391448                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     25391448                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     17544478                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     17544478                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       178848                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       178848                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        29808                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        29808                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     42935926                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     42935926                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     42935926                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     42935926                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.060924                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.060924                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.043583                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.043583                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.480000                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.055066                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.055066                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.055066                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.055066                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 72963.931034                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 72963.931034                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 138145.496063                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 138145.496063                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data        14904                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total        14904                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 90391.423158                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 90391.423158                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 90391.423158                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 90391.423158                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             108                       # number of replacements
system.cpu06.icache.tags.tagsinuse          96.279147                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              6283                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             513                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           12.247563                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    96.279147                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.188045                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.188045                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           14255                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          14255                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         6283                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          6283                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         6283                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           6283                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         6283                       # number of overall hits
system.cpu06.icache.overall_hits::total          6283                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          588                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          588                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          588                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          588                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          588                       # number of overall misses
system.cpu06.icache.overall_misses::total          588                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     23893595                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     23893595                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     23893595                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     23893595                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     23893595                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     23893595                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         6871                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         6871                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         6871                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         6871                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         6871                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         6871                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.085577                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.085577                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.085577                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.085577                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.085577                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.085577                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 40635.365646                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 40635.365646                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 40635.365646                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 40635.365646                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 40635.365646                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 40635.365646                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          108                       # number of writebacks
system.cpu06.icache.writebacks::total             108                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           75                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           75                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           75                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          513                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          513                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          513                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          513                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          513                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          513                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     19249757                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     19249757                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     19249757                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     19249757                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     19249757                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     19249757                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.074662                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.074662                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.074662                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.074662                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.074662                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.074662                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 37523.892788                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 37523.892788                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 37523.892788                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 37523.892788                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 37523.892788                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 37523.892788                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 45359                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           34445                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1721                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              31032                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 23673                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           76.285770                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  4828                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               21                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           161                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits               21                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            140                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      37429                       # DTB read hits
system.cpu07.dtb.read_misses                      441                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  37870                       # DTB read accesses
system.cpu07.dtb.write_hits                     12000                       # DTB write hits
system.cpu07.dtb.write_misses                      39                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                 12039                       # DTB write accesses
system.cpu07.dtb.data_hits                      49429                       # DTB hits
system.cpu07.dtb.data_misses                      480                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  49909                       # DTB accesses
system.cpu07.itb.fetch_hits                     41203                       # ITB hits
system.cpu07.itb.fetch_misses                      84                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 41287                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         139968                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            10641                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       258186                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     45359                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            28522                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       79333                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3775                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                351                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        39107                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2386                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles          128                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   41203                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 588                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           133833                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.929165                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.786182                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  81881     61.18%     61.18% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   2508      1.87%     63.06% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   4346      3.25%     66.30% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   7894      5.90%     72.20% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  12908      9.64%     81.85% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1659      1.24%     83.09% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   7536      5.63%     88.72% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   2647      1.98%     90.69% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  12454      9.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             133833                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.324067                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.844607                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  14368                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               35549                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   40411                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                3091                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1307                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               5180                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 602                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               237085                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2592                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1307                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  16402                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  9471                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        22662                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   41335                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                3549                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               230804                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 308                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  637                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1174                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  439                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            151818                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              274100                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         261209                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12882                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps              120841                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  30977                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              813                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          788                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   10857                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              39331                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             14556                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            4599                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           3948                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   196764                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              1511                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  188328                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             415                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         35553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        18578                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          415                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       133833                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.407187                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.145416                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             82607     61.72%     61.72% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              7111      5.31%     67.04% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             10120      7.56%     74.60% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              9566      7.15%     81.75% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              6775      5.06%     86.81% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              5240      3.92%     90.72% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              9215      6.89%     97.61% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1903      1.42%     99.03% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1296      0.97%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        133833                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1271     24.13%     24.13% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     24.13% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     24.13% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  72      1.37%     25.50% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     25.50% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     25.50% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                335      6.36%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     31.86% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 2263     42.97%     74.82% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                1326     25.18%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              131906     70.04%     70.04% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                180      0.10%     70.14% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     70.14% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2936      1.56%     71.70% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 2      0.00%     71.70% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     71.70% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1936      1.03%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.73% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              38863     20.64%     93.36% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             12501      6.64%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               188328                       # Type of FU issued
system.cpu07.iq.rate                         1.345508                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      5267                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.027967                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           492240                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          220343                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       173458                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23931                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13539                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10421                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               181273                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12318                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           1416                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         6552                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         4289                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          869                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1307                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  4652                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1312                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            223478                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             367                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               39331                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              14556                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              752                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   42                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1257                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          448                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          913                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1361                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              186175                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               37870                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2153                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       25203                       # number of nop insts executed
system.cpu07.iew.exec_refs                      49909                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  37746                       # Number of branches executed
system.cpu07.iew.exec_stores                    12039                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.330125                       # Inst execution rate
system.cpu07.iew.wb_sent                       184887                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      183879                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  103721                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  127191                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.313722                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.815474                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         37664                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls          1096                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            1141                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        89232                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.063565                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.858263                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        46609     52.23%     52.23% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        11005     12.33%     64.57% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         4691      5.26%     69.82% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         2704      3.03%     72.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         3357      3.76%     76.62% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         5760      6.46%     83.07% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          974      1.09%     84.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         5491      6.15%     90.32% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         8641      9.68%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        89232                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             184136                       # Number of instructions committed
system.cpu07.commit.committedOps               184136                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        43046                       # Number of memory references committed
system.cpu07.commit.loads                       32779                       # Number of loads committed
system.cpu07.commit.membars                       533                       # Number of memory barriers committed
system.cpu07.commit.branches                    33745                       # Number of branches committed
system.cpu07.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  157147                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               3269                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        21418     11.63%     11.63% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         114190     62.01%     73.65% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           116      0.06%     73.71% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     73.71% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2887      1.57%     75.28% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            2      0.00%     75.28% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.28% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1921      1.04%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.32% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         33312     18.09%     94.41% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite        10290      5.59%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          184136                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                8641                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     300857                       # The number of ROB reads
system.cpu07.rob.rob_writes                    449092                       # The number of ROB writes
system.cpu07.timesIdled                           152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          6135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     933143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    162722                       # Number of Instructions Simulated
system.cpu07.committedOps                      162722                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.860166                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.860166                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.162566                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.162566                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 236953                       # number of integer regfile reads
system.cpu07.int_regfile_writes                130398                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11160                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8177                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  1366                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  493                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             775                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          28.353411                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             42206                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             894                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           47.210291                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    28.353411                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.221511                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.221511                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          183576                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         183576                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        32353                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         32353                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         8823                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         8823                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          191                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          191                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          140                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          140                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        41176                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          41176                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        41176                       # number of overall hits
system.cpu07.dcache.overall_hits::total         41176                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2626                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2626                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         1217                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         1217                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           69                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           85                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           85                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         3843                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         3843                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         3843                       # number of overall misses
system.cpu07.dcache.overall_misses::total         3843                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    109555578                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    109555578                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     93652938                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     93652938                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       806058                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       806058                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       931500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       931500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        39744                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        39744                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    203208516                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    203208516                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    203208516                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    203208516                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        34979                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        34979                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data        10040                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        10040                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          225                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          225                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        45019                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        45019                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        45019                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        45019                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.075074                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.075074                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.121215                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.121215                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.265385                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.265385                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.377778                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.377778                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.085364                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.085364                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.085364                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.085364                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 41719.565118                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 41719.565118                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 76953.934265                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 76953.934265                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data        11682                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total        11682                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 10958.823529                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 10958.823529                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 52877.573770                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 52877.573770                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 52877.573770                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 52877.573770                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2293                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             113                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    20.292035                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          247                       # number of writebacks
system.cpu07.dcache.writebacks::total             247                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1312                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1312                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          667                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          667                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            6                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1979                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1979                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1979                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1979                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1314                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1314                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          550                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          550                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           63                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           85                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           85                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1864                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1864                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1864                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1864                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     36098730                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     36098730                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     27514013                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     27514013                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       514188                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       514188                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       828414                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       828414                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        37260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        37260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     63612743                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     63612743                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     63612743                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     63612743                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.037565                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.037565                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.054781                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.054781                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.242308                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.242308                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.377778                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.377778                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.041405                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.041405                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.041405                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.041405                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 27472.397260                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 27472.397260                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 50025.478182                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 50025.478182                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  8161.714286                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8161.714286                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  9746.047059                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  9746.047059                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 34127.008047                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 34127.008047                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 34127.008047                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 34127.008047                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             687                       # number of replacements
system.cpu07.icache.tags.tagsinuse         101.966876                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             39842                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1185                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           33.621941                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   101.966876                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.199154                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.199154                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           83575                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          83575                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        39842                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         39842                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        39842                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          39842                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        39842                       # number of overall hits
system.cpu07.icache.overall_hits::total         39842                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1353                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1353                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1353                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1353                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1353                       # number of overall misses
system.cpu07.icache.overall_misses::total         1353                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     32782587                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     32782587                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     32782587                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     32782587                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     32782587                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     32782587                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        41195                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        41195                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        41195                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        41195                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        41195                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        41195                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.032844                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.032844                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.032844                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.032844                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.032844                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.032844                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 24229.554324                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 24229.554324                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 24229.554324                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 24229.554324                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 24229.554324                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 24229.554324                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          687                       # number of writebacks
system.cpu07.icache.writebacks::total             687                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          168                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          168                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          168                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1185                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1185                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1185                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1185                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1185                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1185                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     26141613                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     26141613                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     26141613                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     26141613                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     26141613                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     26141613                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.028766                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.028766                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.028766                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.028766                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.028766                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.028766                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 22060.432911                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 22060.432911                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 22060.432911                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 22060.432911                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 22060.432911                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 22060.432911                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 47054                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           35300                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1772                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              31066                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 24608                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           79.212000                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  5228                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           143                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits               26                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses            117                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      40667                       # DTB read hits
system.cpu08.dtb.read_misses                      475                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  41142                       # DTB read accesses
system.cpu08.dtb.write_hits                     13348                       # DTB write hits
system.cpu08.dtb.write_misses                      38                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                 13386                       # DTB write accesses
system.cpu08.dtb.data_hits                      54015                       # DTB hits
system.cpu08.dtb.data_misses                      513                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  54528                       # DTB accesses
system.cpu08.itb.fetch_hits                     43362                       # ITB hits
system.cpu08.itb.fetch_misses                      77                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 43439                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                         144219                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            10957                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       270925                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     47054                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            29862                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       82865                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  3873                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                142                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        38928                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2278                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   43362                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 623                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           137155                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.975320                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.798601                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  82549     60.19%     60.19% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   2601      1.90%     62.08% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   4498      3.28%     65.36% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   8363      6.10%     71.46% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  13705      9.99%     81.45% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   1927      1.40%     82.86% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   7987      5.82%     88.68% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   2338      1.70%     90.39% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  13187      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             137155                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.326268                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.878567                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  14132                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               37035                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   42422                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                3310                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1328                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               5663                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 631                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               249912                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2717                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1328                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  16318                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                 10038                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        23925                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   43422                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                3196                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               243353                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 340                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  445                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  724                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  419                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            159771                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              287251                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         274366                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12878                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps              127313                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  32458                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              819                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          796                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   11149                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              42509                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             15924                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            5038                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           3927                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   206762                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              1568                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  198513                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             486                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         36910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        18796                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          362                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       137155                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.447362                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.164621                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             83092     60.58%     60.58% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              7628      5.56%     66.14% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2             10500      7.66%     73.80% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3             10407      7.59%     81.39% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              7063      5.15%     86.54% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              5428      3.96%     90.49% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              9480      6.91%     97.41% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              2064      1.50%     98.91% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              1493      1.09%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        137155                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1330     23.61%     23.61% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     23.61% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     23.61% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  72      1.28%     24.89% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     24.89% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     24.89% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                326      5.79%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     30.68% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 2413     42.84%     73.51% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1492     26.49%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              137289     69.16%     69.16% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                188      0.09%     69.26% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     69.26% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2933      1.48%     70.73% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     70.73% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     70.73% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1927      0.97%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.70% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              42263     21.29%     92.99% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             13909      7.01%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               198513                       # Type of FU issued
system.cpu08.iq.rate                         1.376469                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      5633                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.028376                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           516365                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          231554                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       183254                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23935                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13744                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10421                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               191828                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12314                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           1810                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         6716                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         4499                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          909                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1328                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  4832                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1503                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            235139                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             316                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               42509                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              15924                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              760                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   32                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1462                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          443                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          912                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1355                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              196100                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               41143                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            2413                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       26809                       # number of nop insts executed
system.cpu08.iew.exec_refs                      54529                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  39339                       # Number of branches executed
system.cpu08.iew.exec_stores                    13386                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.359738                       # Inst execution rate
system.cpu08.iew.wb_sent                       194749                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      193675                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                  108599                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  133160                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.342923                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.815553                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         38772                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls          1206                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            1164                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        92571                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.099567                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.889236                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        47945     51.79%     51.79% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        11499     12.42%     64.21% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         4864      5.25%     69.47% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         2900      3.13%     72.60% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         3343      3.61%     76.21% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         5941      6.42%     82.63% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          923      1.00%     83.63% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         5431      5.87%     89.49% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         9725     10.51%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        92571                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             194359                       # Number of instructions committed
system.cpu08.commit.committedOps               194359                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        47218                       # Number of memory references committed
system.cpu08.commit.loads                       35793                       # Number of loads committed
system.cpu08.commit.membars                       596                       # Number of memory barriers committed
system.cpu08.commit.branches                    35212                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  165781                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               3706                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        22943     11.80%     11.80% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         118663     61.05%     72.86% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.06%     72.92% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     72.92% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      1.48%     74.40% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     74.40% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     74.40% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      0.99%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         36389     18.72%     94.11% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite        11451      5.89%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          194359                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                9725                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     314534                       # The number of ROB reads
system.cpu08.rob.rob_writes                    471919                       # The number of ROB writes
system.cpu08.timesIdled                           147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          7064                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     928892                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    171420                       # Number of Instructions Simulated
system.cpu08.committedOps                      171420                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.841320                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.841320                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.188609                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.188609                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 248806                       # number of integer regfile reads
system.cpu08.int_regfile_writes                137704                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11152                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8173                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  1481                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  566                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             856                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          27.065908                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             45154                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             972                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           46.454733                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    27.065908                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.211452                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.211452                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          199514                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         199514                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        35004                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         35004                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         9982                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         9982                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          213                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          213                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          166                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        44986                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          44986                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        44986                       # number of overall hits
system.cpu08.dcache.overall_hits::total         44986                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2741                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2741                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         1180                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1180                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           83                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           83                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           97                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           97                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         3921                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3921                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         3921                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3921                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    115132158                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    115132158                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     91583769                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     91583769                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       881820                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       881820                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data      1193562                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total      1193562                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    206715927                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    206715927                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    206715927                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    206715927                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        37745                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        37745                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data        11162                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        11162                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          263                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          263                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        48907                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        48907                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        48907                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        48907                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.072619                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.072619                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.105716                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.105716                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.280405                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.280405                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.368821                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.368821                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.080173                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.080173                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.080173                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.080173                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 42003.705947                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 42003.705947                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 77613.363559                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 77613.363559                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 10624.337349                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 10624.337349                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 12304.762887                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 12304.762887                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 52720.205815                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 52720.205815                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 52720.205815                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 52720.205815                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2280                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets           98                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             106                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    21.509434                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets           98                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          237                       # number of writebacks
system.cpu08.dcache.writebacks::total             237                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1342                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1342                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          647                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          647                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data           13                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1989                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1989                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1989                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1989                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1399                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1399                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          533                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          533                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           70                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           70                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           96                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           96                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1932                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1932                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1932                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1932                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     36573174                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     36573174                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     26418569                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     26418569                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       616032                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       616032                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data      1074330                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total      1074330                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     62991743                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     62991743                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     62991743                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     62991743                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.037065                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.037065                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.047751                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.047751                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.236486                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.236486                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.365019                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.365019                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.039504                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.039504                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.039504                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.039504                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 26142.368835                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 26142.368835                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 49565.795497                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 49565.795497                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  8800.457143                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8800.457143                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data 11190.937500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total 11190.937500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 32604.421843                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 32604.421843                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 32604.421843                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 32604.421843                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             750                       # number of replacements
system.cpu08.icache.tags.tagsinuse          97.142589                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             41944                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1239                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           33.853107                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    97.142589                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.189732                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.189732                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           87957                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          87957                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        41944                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         41944                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        41944                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          41944                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        41944                       # number of overall hits
system.cpu08.icache.overall_hits::total         41944                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1415                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1415                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1415                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1415                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1415                       # number of overall misses
system.cpu08.icache.overall_misses::total         1415                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     35328689                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     35328689                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     35328689                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     35328689                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     35328689                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     35328689                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        43359                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        43359                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        43359                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        43359                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        43359                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        43359                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.032635                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.032635                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.032635                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.032635                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.032635                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.032635                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 24967.271378                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 24967.271378                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 24967.271378                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 24967.271378                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 24967.271378                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 24967.271378                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          750                       # number of writebacks
system.cpu08.icache.writebacks::total             750                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          176                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          176                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          176                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          176                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         1239                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         1239                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         1239                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         1239                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         1239                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         1239                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     28685231                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     28685231                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     28685231                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     28685231                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     28685231                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     28685231                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.028575                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.028575                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.028575                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.028575                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.028575                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.028575                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 23151.921711                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 23151.921711                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 23151.921711                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 23151.921711                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 23151.921711                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 23151.921711                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  7869                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            6118                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             746                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               6418                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2038                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           31.754441                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   638                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           110                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            109                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                       6560                       # DTB read hits
system.cpu09.dtb.read_misses                      368                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                   6928                       # DTB read accesses
system.cpu09.dtb.write_hits                      3412                       # DTB write hits
system.cpu09.dtb.write_misses                      35                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  3447                       # DTB write accesses
system.cpu09.dtb.data_hits                       9972                       # DTB hits
system.cpu09.dtb.data_misses                      403                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  10375                       # DTB accesses
system.cpu09.itb.fetch_hits                      6527                       # ITB hits
system.cpu09.itb.fetch_misses                      85                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                  6612                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          75287                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             5541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        59330                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      7869                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             2677                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       19454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1679                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        40609                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2548                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    6527                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 305                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            69055                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.859170                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.305100                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  59236     85.78%     85.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    602      0.87%     86.65% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    636      0.92%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    796      1.15%     88.73% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   1202      1.74%     90.47% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    355      0.51%     90.98% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    484      0.70%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    371      0.54%     92.22% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5373      7.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              69055                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.104520                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.788051                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   7859                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               12358                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    6491                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1167                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  571                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                718                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 282                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                50577                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1119                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  571                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   8568                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  6512                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         4182                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    6871                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                1742                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                48364                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 288                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  318                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  737                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  147                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             35781                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               68706                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          55680                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           13017                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  12720                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              111                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    3922                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               6792                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4191                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             289                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            236                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    43430                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               112                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   40696                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             266                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         13513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6941                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        69055                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.589327                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.664023                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             58997     85.43%     85.43% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1873      2.71%     88.15% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1393      2.02%     90.16% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              1063      1.54%     91.70% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1391      2.01%     93.72% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5               984      1.42%     95.14% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              1844      2.67%     97.81% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               780      1.13%     98.94% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               730      1.06%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         69055                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                   970     48.82%     48.82% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     48.82% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     48.82% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  70      3.52%     52.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     52.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     52.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                337     16.96%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     69.30% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  465     23.40%     92.70% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 145      7.30%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               24841     61.04%     61.05% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                189      0.46%     61.51% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     61.51% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2961      7.28%     68.79% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 2      0.00%     68.80% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     68.80% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1938      4.76%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.56% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               7200     17.69%     91.25% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              3561      8.75%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                40696                       # Type of FU issued
system.cpu09.iq.rate                         0.540545                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      1987                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.048825                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           128614                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           43317                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        27685                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             24086                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13763                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10460                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                30284                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12395                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            225                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2050                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1237                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          858                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  571                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  1906                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1109                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             45066                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             168                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                6792                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4191                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               85                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1090                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          127                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          446                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                573                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               39710                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                6928                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             986                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        1524                       # number of nop insts executed
system.cpu09.iew.exec_refs                      10375                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   5217                       # Number of branches executed
system.cpu09.iew.exec_stores                     3447                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.527448                       # Inst execution rate
system.cpu09.iew.wb_sent                        38771                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       38145                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   22472                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   31892                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.506661                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.704628                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         13647                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             478                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        26334                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.175173                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.480294                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        19820     75.26%     75.26% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1          968      3.68%     78.94% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1194      4.53%     83.47% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          634      2.41%     85.88% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          656      2.49%     88.37% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5          248      0.94%     89.31% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          214      0.81%     90.13% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          259      0.98%     91.11% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2341      8.89%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        26334                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              30947                       # Number of instructions committed
system.cpu09.commit.committedOps                30947                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         7696                       # Number of memory references committed
system.cpu09.commit.loads                        4742                       # Number of loads committed
system.cpu09.commit.membars                        21                       # Number of memory barriers committed
system.cpu09.commit.branches                     3733                       # Number of branches committed
system.cpu09.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                250                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          922      2.98%      2.98% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          17384     56.17%     59.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           114      0.37%     59.52% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     59.52% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2887      9.33%     68.85% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            2      0.01%     68.86% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     68.86% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1921      6.21%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          4763     15.39%     90.45% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           30947                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2341                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      67625                       # The number of ROB reads
system.cpu09.rob.rob_writes                     91296                       # The number of ROB writes
system.cpu09.timesIdled                           147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          6232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     997824                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu09.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.507143                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.507143                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.398860                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.398860                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  46832                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 21531                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11195                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8210                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   128                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   53                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             292                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          25.663918                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6761                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             402                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           16.818408                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    25.663918                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.200499                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.200499                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           34573                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          34573                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         4419                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4419                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2403                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2403                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           26                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           17                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6822                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6822                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6822                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6822                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1127                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1127                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          526                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          526                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            5                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            8                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1653                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1653                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1653                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1653                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     90752940                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     90752940                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     72223466                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     72223466                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        88182                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        88182                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       163944                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       163944                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    162976406                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    162976406                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    162976406                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    162976406                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         5546                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5546                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         8475                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8475                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         8475                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8475                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.203210                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.203210                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.179583                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.179583                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.320000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.320000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.195044                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.195044                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.195044                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.195044                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 80526.122449                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 80526.122449                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 137306.969582                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 137306.969582                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 17636.400000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 17636.400000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data        20493                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total        20493                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 98594.316999                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 98594.316999                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 98594.316999                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 98594.316999                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2370                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              99                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    23.939394                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          143                       # number of writebacks
system.cpu09.dcache.writebacks::total             143                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          783                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          783                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          395                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          395                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            3                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1178                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1178                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1178                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1178                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          344                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          131                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            8                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          475                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          475                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     26709210                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     26709210                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     17564345                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     17564345                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total         9936                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       154008                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       154008                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     44273555                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     44273555                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     44273555                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     44273555                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.062027                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.062027                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.044725                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.044725                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.320000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.320000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.056047                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.056047                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.056047                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.056047                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 77643.052326                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 77643.052326                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 134078.969466                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 134078.969466                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         4968                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4968                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data        19251                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total        19251                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 93207.484211                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 93207.484211                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 93207.484211                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 93207.484211                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             123                       # number of replacements
system.cpu09.icache.tags.tagsinuse          86.153512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              5888                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             554                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           10.628159                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    86.153512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.168269                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.168269                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           13606                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          13606                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         5888                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          5888                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         5888                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           5888                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         5888                       # number of overall hits
system.cpu09.icache.overall_hits::total          5888                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          638                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          638                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          638                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          638                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          638                       # number of overall misses
system.cpu09.icache.overall_misses::total          638                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     24066233                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     24066233                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     24066233                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     24066233                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     24066233                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     24066233                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         6526                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         6526                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         6526                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         6526                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         6526                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         6526                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.097763                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.097763                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.097763                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.097763                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.097763                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.097763                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 37721.368339                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 37721.368339                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 37721.368339                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 37721.368339                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 37721.368339                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 37721.368339                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          123                       # number of writebacks
system.cpu09.icache.writebacks::total             123                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           84                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           84                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           84                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          554                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          554                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          554                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          554                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          554                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          554                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     19352843                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     19352843                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     19352843                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     19352843                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     19352843                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     19352843                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.084891                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.084891                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.084891                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.084891                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.084891                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.084891                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 34932.929603                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 34932.929603                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 34932.929603                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 34932.929603                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 34932.929603                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 34932.929603                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 40315                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           31077                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1538                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              29953                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 21197                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           70.767536                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  4080                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           122                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            105                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      33373                       # DTB read hits
system.cpu10.dtb.read_misses                      398                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  33771                       # DTB read accesses
system.cpu10.dtb.write_hits                     10388                       # DTB write hits
system.cpu10.dtb.write_misses                      37                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                 10425                       # DTB write accesses
system.cpu10.dtb.data_hits                      43761                       # DTB hits
system.cpu10.dtb.data_misses                      435                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  44196                       # DTB accesses
system.cpu10.itb.fetch_hits                     37756                       # ITB hits
system.cpu10.itb.fetch_misses                      78                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 37834                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                         129852                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            11345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       226695                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     40315                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            25294                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       65506                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  3371                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        39285                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2075                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   37756                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 599                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           120009                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.888983                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.742918                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  73941     61.61%     61.61% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   2188      1.82%     63.44% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   3205      2.67%     66.11% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   7950      6.62%     72.73% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  11540      9.62%     82.35% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   1652      1.38%     83.72% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   7530      6.27%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1377      1.15%     91.15% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  10626      8.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             120009                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.310469                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.745795                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  13833                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               25883                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   37439                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2447                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1122                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               4428                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 582                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               209814                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                2491                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1122                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  15520                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  8074                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        14863                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   38108                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                3037                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               204918                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 286                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  391                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1046                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  496                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands            134634                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              241313                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         228513                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12793                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps              109738                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  24896                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              519                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          490                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    7776                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              34549                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             12199                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            3031                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           2058                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   174566                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               942                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  168823                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             444                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         27744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        13560                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          196                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       120009                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.406753                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.156594                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             74317     61.93%     61.93% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              5659      4.72%     66.64% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              9805      8.17%     74.81% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              9508      7.92%     82.73% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              4862      4.05%     86.79% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              4086      3.40%     90.19% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              8598      7.16%     97.36% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1828      1.52%     98.88% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              1346      1.12%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        120009                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1291     30.97%     30.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     30.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     30.97% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  82      1.97%     32.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     32.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     32.93% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                312      7.48%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     40.42% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1484     35.60%     76.01% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                1000     23.99%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              118353     70.10%     70.11% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                184      0.11%     70.22% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     70.22% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2926      1.73%     71.95% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     71.95% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     71.95% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1937      1.15%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.10% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              34583     20.48%     93.58% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite             10836      6.42%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               168823                       # Type of FU issued
system.cpu10.iq.rate                         1.300119                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      4169                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.024695                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           438553                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          189864                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       154349                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23715                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13440                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10410                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               160799                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12189                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           1526                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         4909                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         3298                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          811                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1122                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  3616                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1318                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            198182                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             285                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               34549                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts              12199                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              456                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   35                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1268                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          379                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          791                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               1170                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              166840                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               33771                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1983                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       22674                       # number of nop insts executed
system.cpu10.iew.exec_refs                      44196                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  34483                       # Number of branches executed
system.cpu10.iew.exec_stores                    10425                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.284847                       # Inst execution rate
system.cpu10.iew.wb_sent                       165657                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      164759                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   94560                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  114379                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.268821                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.826725                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         28968                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           746                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             975                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        76464                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.191698                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.930377                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        38678     50.58%     50.58% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         9544     12.48%     63.06% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         3994      5.22%     68.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         2030      2.65%     70.94% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         2351      3.07%     74.02% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         5864      7.67%     81.69% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          728      0.95%     82.64% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         5328      6.97%     89.61% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         7947     10.39%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        76464                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             167586                       # Number of instructions committed
system.cpu10.commit.committedOps               167586                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        38541                       # Number of memory references committed
system.cpu10.commit.loads                       29640                       # Number of loads committed
system.cpu10.commit.membars                       362                       # Number of memory barriers committed
system.cpu10.commit.branches                    31236                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  142563                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               2905                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        19826     11.83%     11.83% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         103923     62.01%     73.84% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.07%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     73.91% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      1.72%     75.63% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     75.63% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     75.63% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      1.15%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         30002     17.90%     94.68% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         8922      5.32%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          167586                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                7947                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     263758                       # The number of ROB reads
system.cpu10.rob.rob_writes                    397359                       # The number of ROB writes
system.cpu10.timesIdled                           162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          9843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     943259                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    147764                       # Number of Instructions Simulated
system.cpu10.committedOps                      147764                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.878780                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.878780                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.137942                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.137942                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 209012                       # number of integer regfile reads
system.cpu10.int_regfile_writes                115440                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11146                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8159                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                  1101                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  481                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             773                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          24.263040                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             36481                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             891                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           40.943883                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    24.263040                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.189555                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.189555                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          161437                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         161437                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        28709                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         28709                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         7758                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         7758                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data          184                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data          146                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          146                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        36467                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          36467                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        36467                       # number of overall hits
system.cpu10.dcache.overall_hits::total         36467                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2174                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2174                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          919                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          919                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           64                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           64                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           76                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           76                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         3093                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3093                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         3093                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3093                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    102882312                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    102882312                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     83197791                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     83197791                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       624726                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       624726                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       849528                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       849528                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    186080103                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    186080103                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    186080103                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    186080103                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        30883                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        30883                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         8677                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         8677                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data          222                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          222                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        39560                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        39560                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        39560                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        39560                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.070395                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.070395                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.105912                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.105912                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.258065                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.258065                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.342342                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.342342                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.078185                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.078185                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.078185                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.078185                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 47323.970561                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 47323.970561                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 90530.784548                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 90530.784548                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  9761.343750                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  9761.343750                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data        11178                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total        11178                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 60161.688652                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 60161.688652                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 60161.688652                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 60161.688652                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2324                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             113                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    20.566372                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          268                       # number of writebacks
system.cpu10.dcache.writebacks::total             268                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1094                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1094                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          550                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          550                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            6                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1644                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1644                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1644                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1644                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data         1080                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total         1080                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          369                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          369                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           58                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           75                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           75                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1449                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1449                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1449                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1449                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     33777432                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     33777432                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     22213152                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     22213152                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       460782                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       460782                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       756378                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       756378                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     55990584                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     55990584                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     55990584                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     55990584                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.034971                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.034971                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.042526                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.042526                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.233871                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.233871                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.337838                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.337838                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.036628                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.036628                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.036628                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.036628                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 31275.400000                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 31275.400000                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 60198.243902                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 60198.243902                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  7944.517241                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7944.517241                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data 10085.040000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 10085.040000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 38640.844720                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 38640.844720                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 38640.844720                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 38640.844720                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             682                       # number of replacements
system.cpu10.icache.tags.tagsinuse          89.094149                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             36388                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            1169                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           31.127459                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    89.094149                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.174012                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.174012                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           76681                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          76681                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        36388                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         36388                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        36388                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          36388                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        36388                       # number of overall hits
system.cpu10.icache.overall_hits::total         36388                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1368                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1368                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1368                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1368                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1368                       # number of overall misses
system.cpu10.icache.overall_misses::total         1368                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     49606722                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     49606722                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     49606722                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     49606722                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     49606722                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     49606722                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        37756                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        37756                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        37756                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        37756                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        37756                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        37756                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.036233                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.036233                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.036233                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.036233                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.036233                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.036233                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 36262.223684                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 36262.223684                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 36262.223684                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 36262.223684                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 36262.223684                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 36262.223684                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs     1.500000                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          682                       # number of writebacks
system.cpu10.icache.writebacks::total             682                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          199                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          199                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          199                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          199                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          199                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          199                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         1169                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         1169                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         1169                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         1169                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         1169                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         1169                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     35667756                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     35667756                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     35667756                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     35667756                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     35667756                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     35667756                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.030962                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.030962                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.030962                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.030962                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.030962                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.030962                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 30511.339607                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 30511.339607                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 30511.339607                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 30511.339607                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 30511.339607                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 30511.339607                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 50580                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           37526                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1808                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              33662                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 26708                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           79.341691                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  5839                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           141                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               27                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            114                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      43395                       # DTB read hits
system.cpu11.dtb.read_misses                      478                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  43873                       # DTB read accesses
system.cpu11.dtb.write_hits                     14504                       # DTB write hits
system.cpu11.dtb.write_misses                      39                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                 14543                       # DTB write accesses
system.cpu11.dtb.data_hits                      57899                       # DTB hits
system.cpu11.dtb.data_misses                      517                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  58416                       # DTB accesses
system.cpu11.itb.fetch_hits                     46891                       # ITB hits
system.cpu11.itb.fetch_misses                      77                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 46968                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         150050                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            11493                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       288592                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     50580                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            32574                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       86928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3957                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        39762                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         1965                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   46891                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 625                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           142247                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.028809                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.798716                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  83600     58.77%     58.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2811      1.98%     60.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   4760      3.35%     64.09% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   9199      6.47%     70.56% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  14922     10.49%     81.05% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   2258      1.59%     82.64% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   8791      6.18%     88.82% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   2308      1.62%     90.44% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  13598      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             142247                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.337088                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.923306                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  14386                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               37393                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   45900                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                3459                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1347                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               6305                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 659                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               266457                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2845                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1347                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  16664                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                 10497                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        23735                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   46965                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3277                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               259852                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 308                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  680                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  865                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  228                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            169986                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              304528                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         291747                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12774                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps              137656                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  32330                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              857                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          829                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                   11747                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              45314                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             17023                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            5262                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           3736                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   220696                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              1631                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  212542                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             508                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         36910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        18602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          363                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       142247                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.494176                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.181842                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             84338     59.29%     59.29% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              7994      5.62%     64.91% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2             11382      8.00%     72.91% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             11542      8.11%     81.03% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              7217      5.07%     86.10% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              5714      4.02%     90.12% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             10283      7.23%     97.34% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              2194      1.54%     98.89% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1583      1.11%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        142247                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1469     24.84%     24.84% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     24.84% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     24.84% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  96      1.62%     26.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     26.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     26.46% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                327      5.53%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     31.99% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 2421     40.94%     72.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                1601     27.07%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              147353     69.33%     69.33% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                189      0.09%     69.42% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     69.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2932      1.38%     70.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     70.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     70.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1927      0.91%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.71% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              45028     21.19%     92.89% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             15109      7.11%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               212542                       # Type of FU issued
system.cpu11.iq.rate                         1.416475                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      5914                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.027825                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           549850                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          245878                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       197405                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23903                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13424                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10399                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               206140                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12312                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           2164                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         6664                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         4625                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          822                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1347                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  4796                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1478                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            251644                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             367                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               45314                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              17023                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              794                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   38                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1429                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          421                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          968                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1389                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              210164                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               43873                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2378                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       29317                       # number of nop insts executed
system.cpu11.iew.exec_refs                      58416                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  42706                       # Number of branches executed
system.cpu11.iew.exec_stores                    14543                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.400626                       # Inst execution rate
system.cpu11.iew.wb_sent                       208928                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      207804                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  116709                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  142629                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.384898                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.818270                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         39233                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls          1268                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            1177                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        96777                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.176778                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.924870                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        48845     50.47%     50.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        12266     12.67%     63.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         5128      5.30%     68.44% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         2901      3.00%     71.44% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         3548      3.67%     75.11% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         6521      6.74%     81.85% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          999      1.03%     82.88% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         5906      6.10%     88.98% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        10663     11.02%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        96777                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             210662                       # Number of instructions committed
system.cpu11.commit.committedOps               210662                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        51048                       # Number of memory references committed
system.cpu11.commit.loads                       38650                       # Number of loads committed
system.cpu11.commit.membars                       628                       # Number of memory barriers committed
system.cpu11.commit.branches                    38464                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  179768                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               4219                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        25249     11.99%     11.99% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         128797     61.14%     73.12% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           115      0.05%     73.18% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     73.18% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      1.37%     74.55% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      0.91%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         39278     18.65%     94.10% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite        12425      5.90%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          210662                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               10663                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     334579                       # The number of ROB reads
system.cpu11.rob.rob_writes                    505494                       # The number of ROB writes
system.cpu11.timesIdled                           128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          7803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     923061                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    185417                       # Number of Instructions Simulated
system.cpu11.committedOps                      185417                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.809257                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.809257                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.235701                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.235701                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 266172                       # number of integer regfile reads
system.cpu11.int_regfile_writes                147993                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11142                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8155                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                  1612                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  693                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements            1003                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          22.483265                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             48302                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1119                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           43.165326                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    22.483265                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.175651                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.175651                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          213369                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         213369                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        37306                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         37306                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data        11005                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        11005                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          259                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          259                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          212                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        48311                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          48311                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        48311                       # number of overall hits
system.cpu11.dcache.overall_hits::total         48311                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2852                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2852                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         1070                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         1070                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           95                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           95                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data          106                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3922                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3922                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3922                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3922                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    113476572                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    113476572                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     88101199                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     88101199                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       998568                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       998568                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data      1192320                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total      1192320                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        14904                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        14904                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    201577771                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    201577771                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    201577771                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    201577771                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        40158                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        40158                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data        12075                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        12075                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          318                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          318                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        52233                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        52233                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        52233                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        52233                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.071019                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.071019                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.088613                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.088613                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.268362                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.268362                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.075087                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.075087                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.075087                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.075087                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 39788.419355                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 39788.419355                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 82337.569159                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 82337.569159                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 10511.242105                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 10511.242105                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 11248.301887                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 11248.301887                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 51396.677970                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 51396.677970                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 51396.677970                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 51396.677970                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2131                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             107                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    19.915888                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          280                       # number of writebacks
system.cpu11.dcache.writebacks::total             280                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1388                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1388                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          610                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          610                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           14                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1998                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1998                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1998                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1998                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1464                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1464                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          460                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          460                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           81                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data          104                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total          104                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1924                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1924                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1924                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1924                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     36969372                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     36969372                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     24806449                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     24806449                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       680616                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       680616                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data      1064394                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total      1064394                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        13662                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        13662                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     61775821                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     61775821                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     61775821                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     61775821                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.036456                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.036456                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.038095                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.038095                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.228814                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.228814                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.327044                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.327044                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.036835                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.036835                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.036835                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.036835                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 25252.303279                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 25252.303279                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 53927.063043                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 53927.063043                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  8402.666667                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8402.666667                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 10234.557692                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 10234.557692                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 32108.015073                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 32108.015073                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 32108.015073                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 32108.015073                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             798                       # number of replacements
system.cpu11.icache.tags.tagsinuse          83.878077                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             45410                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1285                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           35.338521                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    83.878077                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.163824                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.163824                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           95063                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          95063                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        45410                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         45410                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        45410                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          45410                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        45410                       # number of overall hits
system.cpu11.icache.overall_hits::total         45410                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1479                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1479                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1479                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1479                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1479                       # number of overall misses
system.cpu11.icache.overall_misses::total         1479                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     39865716                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     39865716                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     39865716                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     39865716                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     39865716                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     39865716                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        46889                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        46889                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        46889                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        46889                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        46889                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        46889                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.031543                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.031543                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.031543                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.031543                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.031543                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.031543                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 26954.507099                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 26954.507099                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 26954.507099                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 26954.507099                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 26954.507099                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 26954.507099                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          798                       # number of writebacks
system.cpu11.icache.writebacks::total             798                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          194                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          194                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          194                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          194                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1285                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1285                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1285                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1285                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1285                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1285                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     31688388                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     31688388                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     31688388                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     31688388                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     31688388                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     31688388                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.027405                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.027405                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.027405                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.027405                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.027405                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.027405                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 24660.224125                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 24660.224125                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 24660.224125                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 24660.224125                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 24660.224125                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 24660.224125                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 28053                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           20547                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1342                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              19658                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 13457                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           68.455591                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  3286                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           110                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                8                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            102                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      23666                       # DTB read hits
system.cpu12.dtb.read_misses                      422                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  24088                       # DTB read accesses
system.cpu12.dtb.write_hits                      8536                       # DTB write hits
system.cpu12.dtb.write_misses                      32                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  8568                       # DTB write accesses
system.cpu12.dtb.data_hits                      32202                       # DTB hits
system.cpu12.dtb.data_misses                      454                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  32656                       # DTB accesses
system.cpu12.itb.fetch_hits                     25778                       # ITB hits
system.cpu12.itb.fetch_misses                      77                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 25855                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          79122                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            11029                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       166228                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     28053                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            16751                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       48785                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  2967                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                132                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2252                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   25778                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 542                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            63756                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.607253                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.026958                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  31061     48.72%     48.72% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   1858      2.91%     51.63% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   2589      4.06%     55.69% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   4680      7.34%     63.03% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   7430     11.65%     74.69% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   1313      2.06%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   4354      6.83%     83.58% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1025      1.61%     85.18% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   9446     14.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              63756                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.354554                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.100907                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  13247                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               21753                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   25674                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2084                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  988                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               3537                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 514                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               150786                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                2180                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  988                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  14664                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  7905                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        11109                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   26270                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2810                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               146472                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 302                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  571                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1126                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  403                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             97917                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              176579                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         163718                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12854                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               76298                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  21619                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              386                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          356                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    6573                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              24654                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             10038                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            2141                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1302                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   125528                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               673                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  120732                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             372                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         24094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        11634                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          158                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        63756                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.893657                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.344126                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             31306     49.10%     49.10% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              4643      7.28%     56.39% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              6482     10.17%     66.55% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              5929      9.30%     75.85% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              3892      6.10%     81.96% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              3264      5.12%     87.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              5420      8.50%     95.58% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1630      2.56%     98.13% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              1190      1.87%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         63756                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1193     34.59%     34.59% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     34.59% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     34.59% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  78      2.26%     36.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     36.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     36.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                315      9.13%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     45.98% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1134     32.88%     78.86% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 729     21.14%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               81964     67.89%     67.89% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                188      0.16%     68.05% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     68.05% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2934      2.43%     70.48% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     70.48% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     70.48% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1928      1.60%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.08% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              24780     20.52%     92.60% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              8934      7.40%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               120732                       # Type of FU issued
system.cpu12.iq.rate                         1.525897                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      3449                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.028567                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           285259                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          136713                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       106561                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23782                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13628                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10405                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               111946                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12231                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           1190                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         4271                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         2839                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          793                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  988                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  3371                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 993                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            140753                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             247                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               24654                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts              10038                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              338                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 955                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          272                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          730                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1002                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              118975                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               24088                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1757                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       14552                       # number of nop insts executed
system.cpu12.iew.exec_refs                      32656                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  23026                       # Number of branches executed
system.cpu12.iew.exec_stores                     8568                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.503691                       # Inst execution rate
system.cpu12.iew.wb_sent                       117853                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      116966                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   66372                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   83395                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.478299                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.795875                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         25134                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             847                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        60040                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.904913                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.857084                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        34462     57.40%     57.40% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         5921      9.86%     67.26% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3412      5.68%     72.94% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1623      2.70%     75.65% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         1815      3.02%     78.67% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         3043      5.07%     83.74% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          612      1.02%     84.76% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         2606      4.34%     89.10% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         6546     10.90%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        60040                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             114371                       # Number of instructions committed
system.cpu12.commit.committedOps               114371                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        27582                       # Number of memory references committed
system.cpu12.commit.loads                       20383                       # Number of loads committed
system.cpu12.commit.membars                       250                       # Number of memory barriers committed
system.cpu12.commit.branches                    20190                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   97095                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               2257                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        12268     10.73%     10.73% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          69346     60.63%     71.36% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.10%     71.46% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     71.46% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      2.52%     73.98% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     73.98% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     73.98% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.68%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.65% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         20633     18.04%     93.70% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         7211      6.30%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          114371                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                6546                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     191699                       # The number of ROB reads
system.cpu12.rob.rob_writes                    282708                       # The number of ROB writes
system.cpu12.timesIdled                           196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                         15366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     955380                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    102107                       # Number of Instructions Simulated
system.cpu12.committedOps                      102107                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.774893                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.774893                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.290501                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.290501                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 147405                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 80142                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11144                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8170                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   748                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  358                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             707                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          21.470134                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             25879                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             823                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           31.444714                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    21.470134                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.167735                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.167735                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          117000                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         117000                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        19722                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         19722                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         6263                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         6263                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          135                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          135                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          112                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          112                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        25985                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          25985                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        25985                       # number of overall hits
system.cpu12.dcache.overall_hits::total         25985                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1872                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1872                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          769                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          769                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           52                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           54                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2641                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2641                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2641                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2641                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    103498344                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    103498344                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     84221193                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     84221193                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       510462                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       510462                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       587466                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       587466                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    187719537                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    187719537                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    187719537                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    187719537                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        21594                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        21594                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         7032                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         7032                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        28626                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        28626                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        28626                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        28626                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.086691                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.086691                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.109357                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.109357                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.278075                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.278075                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.325301                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.325301                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.092259                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.092259                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.092259                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.092259                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 55287.576923                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 55287.576923                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 109520.407022                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 109520.407022                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  9816.576923                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  9816.576923                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data        10879                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total        10879                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 71078.961378                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 71078.961378                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 71078.961378                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 71078.961378                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2131                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             104                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    20.490385                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          289                       # number of writebacks
system.cpu12.dcache.writebacks::total             289                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          986                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          986                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          494                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          494                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data           10                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1480                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1480                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1480                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1480                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          886                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          886                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          275                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          275                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           42                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           42                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           54                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           54                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1161                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1161                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1161                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1161                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     33348942                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     33348942                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     21270476                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     21270476                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       350244                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       350244                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       520398                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       520398                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     54619418                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     54619418                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     54619418                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     54619418                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.041030                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.041030                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.039107                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.039107                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.224599                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.224599                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.325301                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.325301                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.040558                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.040558                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.040558                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.040558                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 37639.889391                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 37639.889391                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 77347.185455                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 77347.185455                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  8339.142857                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8339.142857                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         9637                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         9637                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 47045.149009                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 47045.149009                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 47045.149009                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 47045.149009                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             591                       # number of replacements
system.cpu12.icache.tags.tagsinuse          79.993017                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             24531                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1067                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           22.990628                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    79.993017                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.156236                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.156236                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           52613                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          52613                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        24531                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         24531                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        24531                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          24531                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        24531                       # number of overall hits
system.cpu12.icache.overall_hits::total         24531                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1242                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1242                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1242                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1242                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1242                       # number of overall misses
system.cpu12.icache.overall_misses::total         1242                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     60671700                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     60671700                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     60671700                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     60671700                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     60671700                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     60671700                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        25773                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        25773                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        25773                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        25773                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        25773                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        25773                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.048190                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.048190                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.048190                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.048190                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.048190                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.048190                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst        48850                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total        48850                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst        48850                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total        48850                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst        48850                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total        48850                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          591                       # number of writebacks
system.cpu12.icache.writebacks::total             591                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          175                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          175                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          175                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1067                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1067                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1067                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1067                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1067                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1067                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     44979030                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     44979030                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     44979030                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     44979030                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     44979030                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     44979030                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.041400                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.041400                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.041400                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.041400                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.041400                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.041400                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 42154.667291                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 42154.667291                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 42154.667291                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 42154.667291                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 42154.667291                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 42154.667291                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 40137                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           31431                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1461                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              29666                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 21159                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           71.324075                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  3827                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           108                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits               12                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             96                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      32606                       # DTB read hits
system.cpu13.dtb.read_misses                      440                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  33046                       # DTB read accesses
system.cpu13.dtb.write_hits                      9640                       # DTB write hits
system.cpu13.dtb.write_misses                      36                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  9676                       # DTB write accesses
system.cpu13.dtb.data_hits                      42246                       # DTB hits
system.cpu13.dtb.data_misses                      476                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  42722                       # DTB accesses
system.cpu13.itb.fetch_hits                     37534                       # ITB hits
system.cpu13.itb.fetch_misses                      74                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 37608                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          84249                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10001                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       223311                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     40137                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            24998                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       62951                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  3219                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2326                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   37534                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 567                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            77024                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.899239                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.923915                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  31608     41.04%     41.04% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2029      2.63%     43.67% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   2987      3.88%     47.55% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   8087     10.50%     58.05% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  11515     14.95%     73.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1551      2.01%     75.01% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   7750     10.06%     85.07% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1244      1.62%     86.69% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  10253     13.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              77024                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.476409                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.650607                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  12783                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               23556                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   37241                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2365                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1069                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               4155                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 558                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               206387                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2422                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1069                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  14375                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  8989                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        12457                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   37924                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                2200                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               201524                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 308                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  367                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  438                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  383                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            132191                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              236843                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         223961                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12875                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps              107945                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  24246                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              461                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          430                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    7408                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              33647                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             11405                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            2679                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1665                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   171659                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               827                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  166009                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             417                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         27062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        13566                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          197                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        77024                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       2.155289                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.349111                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             32242     41.86%     41.86% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              5174      6.72%     48.58% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              9929     12.89%     61.47% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              9550     12.40%     73.87% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              4516      5.86%     79.73% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              3745      4.86%     84.59% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              8826     11.46%     96.05% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1754      2.28%     98.33% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1288      1.67%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         77024                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1229     31.79%     31.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     31.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     31.79% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  77      1.99%     33.78% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     33.78% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     33.78% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                315      8.15%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     41.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1366     35.33%     77.26% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 879     22.74%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              117078     70.53%     70.53% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                186      0.11%     70.64% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     70.64% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2925      1.76%     72.40% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     72.40% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     72.40% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1937      1.17%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.57% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              33797     20.36%     93.93% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             10082      6.07%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               166009                       # Type of FU issued
system.cpu13.iq.rate                         1.970457                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      3866                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.023288                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           389228                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          185920                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       151396                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             24097                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13678                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10413                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               157477                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12394                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           1405                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         4848                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3234                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          945                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1069                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  3507                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1611                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            194990                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             296                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               33647                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              11405                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              399                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1577                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          320                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          773                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1093                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              164090                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               33046                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1919                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       22504                       # number of nop insts executed
system.cpu13.iew.exec_refs                      42722                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  34369                       # Number of branches executed
system.cpu13.iew.exec_stores                     9676                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.947679                       # Inst execution rate
system.cpu13.iew.wb_sent                       162759                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      161809                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   93630                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  112396                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.920604                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.833037                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         28443                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           630                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             921                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        72820                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.268759                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.947587                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        35627     48.92%     48.92% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         9480     13.02%     61.94% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         3772      5.18%     67.12% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1847      2.54%     69.66% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2094      2.88%     72.54% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         6231      8.56%     81.09% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          682      0.94%     82.03% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         5673      7.79%     89.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         7414     10.18%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        72820                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             165211                       # Number of instructions committed
system.cpu13.commit.committedOps               165211                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        36970                       # Number of memory references committed
system.cpu13.commit.loads                       28799                       # Number of loads committed
system.cpu13.commit.membars                       306                       # Number of memory barriers committed
system.cpu13.commit.branches                    31242                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  140317                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               2664                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        19791     11.98%     11.98% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         103215     62.47%     74.45% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.07%     74.52% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     74.52% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      1.74%     76.27% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     76.27% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.16%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.43% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         29105     17.62%     95.04% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         8187      4.96%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          165211                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                7414                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     257734                       # The number of ROB reads
system.cpu13.rob.rob_writes                    391496                       # The number of ROB writes
system.cpu13.timesIdled                           144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          7225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     948933                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    145424                       # Number of Instructions Simulated
system.cpu13.committedOps                      145424                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.579334                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.579334                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.726121                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.726121                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 204974                       # number of integer regfile reads
system.cpu13.int_regfile_writes                113098                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11143                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8167                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   917                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  425                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             766                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          19.593366                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             34668                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             879                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           39.440273                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    19.593366                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.153073                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.153073                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          113                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          155295                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         155295                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        28069                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         28069                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         7101                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         7101                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          162                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          162                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          133                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          133                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        35170                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          35170                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        35170                       # number of overall hits
system.cpu13.dcache.overall_hits::total         35170                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2067                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2067                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          872                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          872                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           56                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           62                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         2939                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         2939                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         2939                       # number of overall misses
system.cpu13.dcache.overall_misses::total         2939                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    104432328                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    104432328                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     85305456                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     85305456                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       716634                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       716634                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       699246                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       699246                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    189737784                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    189737784                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    189737784                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    189737784                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        30136                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        30136                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         7973                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         7973                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          195                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          195                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        38109                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        38109                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        38109                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        38109                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.068589                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.068589                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.109369                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.109369                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.256881                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.256881                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.317949                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.317949                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.077121                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.077121                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.077121                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.077121                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 50523.622642                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 50523.622642                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 97827.357798                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 97827.357798                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 12797.035714                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 12797.035714                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 11278.161290                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 11278.161290                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 64558.619939                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 64558.619939                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 64558.619939                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 64558.619939                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2395                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          100                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             114                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    21.008772                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          100                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          265                       # number of writebacks
system.cpu13.dcache.writebacks::total             265                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1073                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1073                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          550                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          550                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            7                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1623                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1623                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1623                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1623                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          994                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          994                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          322                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          322                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           49                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           62                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1316                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1316                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1316                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1316                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     33437124                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     33437124                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     21510184                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     21510184                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       466992                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       466992                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       622242                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       622242                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     54947308                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     54947308                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     54947308                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     54947308                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.032984                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.032984                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.040386                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.040386                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.224771                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.224771                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.317949                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.317949                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.034533                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.034533                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.034533                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.034533                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 33638.957746                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 33638.957746                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 66801.813665                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 66801.813665                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  9530.448980                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9530.448980                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 10036.161290                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 10036.161290                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 41753.273556                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 41753.273556                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 41753.273556                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 41753.273556                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             642                       # number of replacements
system.cpu13.icache.tags.tagsinuse          75.151023                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             36242                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1123                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           32.272484                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    75.151023                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.146779                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.146779                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           76185                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          76185                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        36242                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         36242                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        36242                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          36242                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        36242                       # number of overall hits
system.cpu13.icache.overall_hits::total         36242                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1289                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1289                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1289                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1289                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1289                       # number of overall misses
system.cpu13.icache.overall_misses::total         1289                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     35152326                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     35152326                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     35152326                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     35152326                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     35152326                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     35152326                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        37531                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        37531                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        37531                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        37531                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        37531                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        37531                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.034345                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.034345                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.034345                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.034345                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.034345                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.034345                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 27271.005431                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 27271.005431                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 27271.005431                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 27271.005431                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 27271.005431                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 27271.005431                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          642                       # number of writebacks
system.cpu13.icache.writebacks::total             642                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          166                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          166                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          166                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          166                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          166                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          166                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1123                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1123                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1123                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1123                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1123                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1123                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     28736154                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     28736154                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     28736154                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     28736154                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     28736154                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     28736154                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.029922                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.029922                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.029922                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.029922                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.029922                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.029922                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 25588.739092                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 25588.739092                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 25588.739092                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 25588.739092                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 25588.739092                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 25588.739092                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 53298                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           39406                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1843                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              35297                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 28169                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           79.805649                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  6197                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           137                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits               30                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            107                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      45685                       # DTB read hits
system.cpu14.dtb.read_misses                      460                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  46145                       # DTB read accesses
system.cpu14.dtb.write_hits                     15205                       # DTB write hits
system.cpu14.dtb.write_misses                      42                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                 15247                       # DTB write accesses
system.cpu14.dtb.data_hits                      60890                       # DTB hits
system.cpu14.dtb.data_misses                      502                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  61392                       # DTB accesses
system.cpu14.itb.fetch_hits                     49479                       # ITB hits
system.cpu14.itb.fetch_misses                      78                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 49557                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                         150846                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            11708                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       302763                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     53298                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            34396                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       89389                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  4037                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        38263                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2286                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   49479                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 648                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples           143794                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.105533                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.816958                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  82178     57.15%     57.15% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   2889      2.01%     59.16% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   4955      3.45%     62.60% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   9732      6.77%     69.37% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                  15814     11.00%     80.37% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   2411      1.68%     82.05% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   9350      6.50%     88.55% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   2363      1.64%     90.19% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  14102      9.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total             143794                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.353327                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      2.007100                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  14781                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               37097                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   48831                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                3460                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 1362                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               6727                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 682                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               280364                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                2980                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 1362                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  17082                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  9540                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        23768                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   49851                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                3928                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               273377                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 331                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  662                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1351                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  417                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands            178467                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              319406                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         306624                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12775                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps              145085                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  33382                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              863                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          842                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                   11839                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              47533                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             17912                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            5495                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           3736                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   232213                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded              1654                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  223870                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             545                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         38345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        19148                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          372                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       143794                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.556880                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.209046                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             82899     57.65%     57.65% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              8203      5.70%     63.36% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2             12235      8.51%     71.86% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3             12225      8.50%     80.37% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              7498      5.21%     85.58% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              5764      4.01%     89.59% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             10833      7.53%     97.12% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              2384      1.66%     98.78% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              1753      1.22%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total        143794                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1507     24.91%     24.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     24.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     24.91% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  80      1.32%     26.24% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     26.24% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     26.24% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                314      5.19%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     31.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 2475     40.92%     72.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                1673     27.66%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              155654     69.53%     69.53% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                185      0.08%     69.61% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     69.61% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2935      1.31%     70.92% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     70.92% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     70.92% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1930      0.86%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.79% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              47306     21.13%     92.92% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite             15856      7.08%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               223870                       # Type of FU issued
system.cpu14.iq.rate                         1.484096                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      6049                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.027020                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           574170                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          258788                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       208565                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23958                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13494                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10419                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               217587                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12328                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           2293                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         6786                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         4980                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          944                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 1362                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  5166                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 893                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            265066                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             293                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               47533                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts              17912                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              797                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   54                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 826                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          445                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          958                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1403                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              221443                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               46145                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2427                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       31199                       # number of nop insts executed
system.cpu14.iew.exec_refs                      61392                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  45318                       # Number of branches executed
system.cpu14.iew.exec_stores                    15247                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.468007                       # Inst execution rate
system.cpu14.iew.wb_sent                       220099                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      218984                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                  123267                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  150475                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.451706                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.819186                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         40953                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls          1282                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            1187                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        99614                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.233602                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.941685                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        49057     49.25%     49.25% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        12902     12.95%     62.20% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         5420      5.44%     67.64% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         3028      3.04%     70.68% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         3609      3.62%     74.30% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         7035      7.06%     81.37% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         1067      1.07%     82.44% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         6309      6.33%     88.77% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        11187     11.23%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        99614                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             222498                       # Number of instructions committed
system.cpu14.commit.committedOps               222498                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        53679                       # Number of memory references committed
system.cpu14.commit.loads                       40747                       # Number of loads committed
system.cpu14.commit.membars                       642                       # Number of memory barriers committed
system.cpu14.commit.branches                    40924                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  189867                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               4513                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        26980     12.13%     12.13% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         136257     61.24%     73.37% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           115      0.05%     73.42% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     73.42% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      1.29%     74.71% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     74.71% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     74.71% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      0.86%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.57% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         41389     18.60%     94.18% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite        12959      5.82%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          222498                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               11187                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     350448                       # The number of ROB reads
system.cpu14.rob.rob_writes                    532821                       # The number of ROB writes
system.cpu14.timesIdled                           139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          7052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     922265                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    195522                       # Number of Instructions Simulated
system.cpu14.committedOps                      195522                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.771504                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.771504                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.296170                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.296170                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 280276                       # number of integer regfile reads
system.cpu14.int_regfile_writes                156237                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11153                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8168                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                  1674                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  733                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             982                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          18.484996                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             50915                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            1100                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           46.286364                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    18.484996                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.144414                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.144414                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          223669                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         223669                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        39411                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         39411                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data        11413                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        11413                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          271                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          271                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data          226                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          226                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        50824                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          50824                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        50824                       # number of overall hits
system.cpu14.dcache.overall_hits::total         50824                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2768                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2768                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         1177                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         1177                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           96                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data          113                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         3945                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         3945                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         3945                       # number of overall misses
system.cpu14.dcache.overall_misses::total         3945                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    108833976                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    108833976                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     89954264                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     89954264                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       974970                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       974970                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data      1224612                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total      1224612                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        40986                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        40986                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    198788240                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    198788240                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    198788240                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    198788240                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        42179                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        42179                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data        12590                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        12590                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          339                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          339                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        54769                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        54769                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        54769                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        54769                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.065625                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.065625                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.093487                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.093487                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.261580                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.261580                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.072030                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.072030                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.072030                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.072030                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 39318.632948                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 39318.632948                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 76426.732370                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 76426.732370                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 10155.937500                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 10155.937500                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 10837.274336                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 10837.274336                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 50389.921420                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 50389.921420                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 50389.921420                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 50389.921420                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2227                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    20.620370                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          261                       # number of writebacks
system.cpu14.dcache.writebacks::total             261                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1285                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1285                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          651                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          651                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data           10                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1936                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1936                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1936                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1936                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data         1483                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total         1483                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          526                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          526                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           86                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           86                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data          113                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         2009                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         2009                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         2009                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         2009                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     36015516                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     36015516                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     25088383                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     25088383                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       683100                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       683100                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data      1087992                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total      1087992                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        37260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        37260                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     61103899                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     61103899                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     61103899                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     61103899                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.035160                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.035160                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.041779                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.041779                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.234332                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.234332                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.036681                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.036681                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.036681                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.036681                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 24285.580580                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 24285.580580                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 47696.545627                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 47696.545627                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  7943.023256                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7943.023256                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  9628.247788                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  9628.247788                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 30415.081633                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 30415.081633                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 30415.081633                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 30415.081633                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             829                       # number of replacements
system.cpu14.icache.tags.tagsinuse          70.441739                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             47967                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1319                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           36.366187                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    70.441739                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.137582                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.137582                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          100275                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         100275                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        47967                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         47967                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        47967                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          47967                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        47967                       # number of overall hits
system.cpu14.icache.overall_hits::total         47967                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1511                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1511                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1511                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1511                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1511                       # number of overall misses
system.cpu14.icache.overall_misses::total         1511                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     36119844                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     36119844                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     36119844                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     36119844                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     36119844                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     36119844                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        49478                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        49478                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        49478                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        49478                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        49478                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        49478                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.030539                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.030539                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.030539                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.030539                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.030539                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.030539                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 23904.595632                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 23904.595632                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 23904.595632                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 23904.595632                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 23904.595632                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 23904.595632                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          829                       # number of writebacks
system.cpu14.icache.writebacks::total             829                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          192                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          192                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          192                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         1319                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         1319                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         1319                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         1319                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         1319                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         1319                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     29598102                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     29598102                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     29598102                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     29598102                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     29598102                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     29598102                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.026658                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.026658                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.026658                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.026658                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.026658                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.026658                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 22439.804397                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 22439.804397                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 22439.804397                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 22439.804397                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 22439.804397                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 22439.804397                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 40666                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           31431                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1487                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              27581                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 20871                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           75.671658                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  4066                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           135                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits               12                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            123                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      34116                       # DTB read hits
system.cpu15.dtb.read_misses                      467                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  34583                       # DTB read accesses
system.cpu15.dtb.write_hits                     10925                       # DTB write hits
system.cpu15.dtb.write_misses                      36                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                 10961                       # DTB write accesses
system.cpu15.dtb.data_hits                      45041                       # DTB hits
system.cpu15.dtb.data_misses                      503                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  45544                       # DTB accesses
system.cpu15.itb.fetch_hits                     36196                       # ITB hits
system.cpu15.itb.fetch_misses                      76                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 36272                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         133713                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             9431                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       232571                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     40666                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            24949                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       75334                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3279                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        38438                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         1918                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles          160                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   36196                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 553                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           127061                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.830389                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.769751                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  80919     63.69%     63.69% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   1972      1.55%     65.24% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   4021      3.16%     68.40% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   6752      5.31%     73.72% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  11428      8.99%     82.71% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1221      0.96%     83.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   6435      5.06%     88.74% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   2630      2.07%     90.81% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  11683      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             127061                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.304129                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.739330                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  12451                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               36378                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   35778                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2894                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1122                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               4326                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 538                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               214276                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2317                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1122                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  14309                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  8445                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        24297                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   36721                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3729                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               209100                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 328                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  602                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                 1318                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  408                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            138305                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              251192                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         238383                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12802                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps              113012                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  25293                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              775                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          748                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                   10063                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              35636                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             12810                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            4142                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           3891                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   179206                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              1383                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  173088                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             408                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         28475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        14400                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          240                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       127061                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.362243                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.121777                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             79935     62.91%     62.91% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              6929      5.45%     68.36% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              8911      7.01%     75.38% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              8284      6.52%     81.90% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              6409      5.04%     86.94% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              5427      4.27%     91.21% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              8521      6.71%     97.92% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1572      1.24%     99.16% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1073      0.84%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        127061                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1191     22.44%     22.44% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     22.44% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     22.44% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  77      1.45%     23.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     23.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     23.89% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                314      5.92%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     29.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 2397     45.16%     74.96% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1329     25.04%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              121141     69.99%     69.99% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                185      0.11%     70.10% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     70.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2935      1.70%     71.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     71.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     71.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1931      1.12%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.91% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              35560     20.54%     93.45% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             11332      6.55%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               173088                       # Type of FU issued
system.cpu15.iq.rate                         1.294474                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      5308                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.030666                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           455409                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          195520                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       158846                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23544                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13588                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10415                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               166298                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12094                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            960                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         5045                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3255                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          640                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1122                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  4202                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 841                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            202728                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             317                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               35636                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              12810                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              704                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   24                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 810                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          340                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          819                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1159                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              171182                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               34583                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            1906                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       22139                       # number of nop insts executed
system.cpu15.iew.exec_refs                      45544                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  34281                       # Number of branches executed
system.cpu15.iew.exec_stores                    10961                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.280220                       # Inst execution rate
system.cpu15.iew.wb_sent                       170204                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      169261                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   94532                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  116299                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.265853                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.812836                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         29773                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          1143                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             970                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        84194                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.037057                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.830137                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        43716     51.92%     51.92% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        10835     12.87%     64.79% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         4547      5.40%     70.19% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         2633      3.13%     73.32% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         3445      4.09%     77.41% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         5136      6.10%     83.51% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          791      0.94%     84.45% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         5254      6.24%     90.69% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         7837      9.31%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        84194                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             171508                       # Number of instructions committed
system.cpu15.commit.committedOps               171508                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        40146                       # Number of memory references committed
system.cpu15.commit.loads                       30591                       # Number of loads committed
system.cpu15.commit.membars                       556                       # Number of memory barriers committed
system.cpu15.commit.branches                    30948                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  146451                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               2740                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        19398     11.31%     11.31% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         106482     62.09%     73.40% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.07%     73.46% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     73.46% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      1.68%     75.14% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     75.14% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     75.14% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.12%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.26% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         31147     18.16%     94.42% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         9568      5.58%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          171508                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                7837                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     276156                       # The number of ROB reads
system.cpu15.rob.rob_writes                    406989                       # The number of ROB writes
system.cpu15.timesIdled                           122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          6652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     939398                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    152114                       # Number of Instructions Simulated
system.cpu15.committedOps                      152114                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.879032                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.879032                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.137616                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.137616                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 219756                       # number of integer regfile reads
system.cpu15.int_regfile_writes                119462                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11149                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8175                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                  1096                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  329                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             658                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          17.381736                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             38103                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             774                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           49.228682                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    17.381736                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.135795                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.135795                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          170051                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         170051                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        29805                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         29805                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         8082                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         8082                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          134                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           95                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           95                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        37887                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          37887                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        37887                       # number of overall hits
system.cpu15.dcache.overall_hits::total         37887                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2621                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2621                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         1323                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1323                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           47                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           53                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3944                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3944                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3944                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3944                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    109396602                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    109396602                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     91776279                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     91776279                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       542754                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       542754                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       550206                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       550206                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        77004                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        77004                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    201172881                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    201172881                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    201172881                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    201172881                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        32426                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        32426                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         9405                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         9405                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        41831                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        41831                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        41831                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        41831                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.080830                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.080830                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.140670                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.140670                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.259669                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.259669                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.358108                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.358108                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.094284                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.094284                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.094284                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.094284                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 41738.497520                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 41738.497520                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 69369.825397                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 69369.825397                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 11547.957447                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 11547.957447                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 10381.245283                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 10381.245283                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 51007.322769                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 51007.322769                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 51007.322769                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 51007.322769                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         1926                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs              96                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    20.062500                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          246                       # number of writebacks
system.cpu15.dcache.writebacks::total             246                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1411                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1411                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          744                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          744                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            9                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         2155                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         2155                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         2155                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         2155                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1210                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1210                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          579                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          579                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           38                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           53                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           53                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1789                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1789                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1789                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1789                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     33916536                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     33916536                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     28230644                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     28230644                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       295596                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       295596                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       489348                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       489348                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        72036                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        72036                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     62147180                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     62147180                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     62147180                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     62147180                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.037316                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.037316                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.061563                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.061563                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.209945                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.209945                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.358108                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.358108                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.042767                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.042767                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.042767                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.042767                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 28030.195041                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 28030.195041                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 48757.588946                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 48757.588946                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  7778.842105                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7778.842105                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  9232.981132                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  9232.981132                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 34738.501956                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 34738.501956                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 34738.501956                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 34738.501956                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             562                       # number of replacements
system.cpu15.icache.tags.tagsinuse          66.195861                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             34990                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1049                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           33.355577                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    66.195861                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.129289                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.129289                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           73433                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          73433                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        34990                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         34990                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        34990                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          34990                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        34990                       # number of overall hits
system.cpu15.icache.overall_hits::total         34990                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1202                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1202                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1202                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1202                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1202                       # number of overall misses
system.cpu15.icache.overall_misses::total         1202                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     34261810                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     34261810                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     34261810                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     34261810                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     34261810                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     34261810                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        36192                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        36192                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        36192                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        36192                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        36192                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        36192                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.033212                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.033212                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.033212                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.033212                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.033212                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.033212                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 28504.001664                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 28504.001664                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 28504.001664                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 28504.001664                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 28504.001664                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 28504.001664                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          562                       # number of writebacks
system.cpu15.icache.writebacks::total             562                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          153                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          153                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          153                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          153                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1049                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1049                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1049                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1049                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1049                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1049                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     27271834                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     27271834                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     27271834                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     27271834                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     27271834                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     27271834                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.028984                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.028984                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.028984                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.028984                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.028984                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.028984                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 25997.935176                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 25997.935176                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 25997.935176                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 25997.935176                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 25997.935176                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 25997.935176                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         1                       # number of replacements
system.l2.tags.tagsinuse                  4346.253695                       # Cycle average of tags in use
system.l2.tags.total_refs                       43697                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8743                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.997941                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2421.588155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1264.063776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      504.259474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       65.601318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.733556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.991145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.062887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        2.243154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.963117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.199009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        4.780358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.705449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        3.658650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.091642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.589806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.286104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.961336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.805800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.764090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.293456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        4.152733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        4.238116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        4.084418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        1.526925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.156090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst       11.442038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        3.913429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        1.775231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.424467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        1.224421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        2.595803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        1.257816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.819927                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.073901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.038576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.015389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.002002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.132637                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8742                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          649                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5422                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2604                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.266785                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    543428                       # Number of tag accesses
system.l2.tags.data_accesses                   543428                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11862                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11862                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6945                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6945                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  123                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 20                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1067                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               66                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               43                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               56                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1904                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5980                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst          1306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           426                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst          1278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           462                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          1161                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          1178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           508                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst          1066                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          1217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           930                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          1050                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst          1253                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          1005                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              19682                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          172                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          413                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          348                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9510                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5980                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                5507                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 468                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 251                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                1306                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 595                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 426                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 211                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 394                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 235                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                1278                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 533                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 462                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 215                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                1161                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 432                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                1178                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 469                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 508                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 208                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                1066                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 447                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1217                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 527                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 930                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 420                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                1050                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 401                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                1253                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 567                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1005                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 396                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31096                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5980                       # number of overall hits
system.l2.overall_hits::cpu00.data               5507                       # number of overall hits
system.l2.overall_hits::cpu01.inst                468                       # number of overall hits
system.l2.overall_hits::cpu01.data                251                       # number of overall hits
system.l2.overall_hits::cpu02.inst               1306                       # number of overall hits
system.l2.overall_hits::cpu02.data                595                       # number of overall hits
system.l2.overall_hits::cpu03.inst                426                       # number of overall hits
system.l2.overall_hits::cpu03.data                211                       # number of overall hits
system.l2.overall_hits::cpu04.inst                394                       # number of overall hits
system.l2.overall_hits::cpu04.data                235                       # number of overall hits
system.l2.overall_hits::cpu05.inst               1278                       # number of overall hits
system.l2.overall_hits::cpu05.data                533                       # number of overall hits
system.l2.overall_hits::cpu06.inst                462                       # number of overall hits
system.l2.overall_hits::cpu06.data                215                       # number of overall hits
system.l2.overall_hits::cpu07.inst               1161                       # number of overall hits
system.l2.overall_hits::cpu07.data                432                       # number of overall hits
system.l2.overall_hits::cpu08.inst               1178                       # number of overall hits
system.l2.overall_hits::cpu08.data                469                       # number of overall hits
system.l2.overall_hits::cpu09.inst                508                       # number of overall hits
system.l2.overall_hits::cpu09.data                208                       # number of overall hits
system.l2.overall_hits::cpu10.inst               1066                       # number of overall hits
system.l2.overall_hits::cpu10.data                447                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1217                       # number of overall hits
system.l2.overall_hits::cpu11.data                527                       # number of overall hits
system.l2.overall_hits::cpu12.inst                930                       # number of overall hits
system.l2.overall_hits::cpu12.data                420                       # number of overall hits
system.l2.overall_hits::cpu13.inst               1050                       # number of overall hits
system.l2.overall_hits::cpu13.data                401                       # number of overall hits
system.l2.overall_hits::cpu14.inst               1253                       # number of overall hits
system.l2.overall_hits::cpu14.data                567                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1005                       # number of overall hits
system.l2.overall_hits::cpu15.data                396                       # number of overall hits
system.l2.overall_hits::total                   31096                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           309                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data           271                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data           306                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data           252                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           243                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data           132                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            62                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data           195                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data           338                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2254                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              153                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             70                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5889                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1902                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst          103                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           68                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst          137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           73                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           66                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3025                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           33                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1346                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1902                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5901                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               245                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                62                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                56                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                47                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                51                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                61                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                46                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                99                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                68                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst               137                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                66                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                44                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                90                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10260                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1902                       # number of overall misses
system.l2.overall_misses::cpu00.data             5901                       # number of overall misses
system.l2.overall_misses::cpu01.inst              245                       # number of overall misses
system.l2.overall_misses::cpu01.data               93                       # number of overall misses
system.l2.overall_misses::cpu02.inst               62                       # number of overall misses
system.l2.overall_misses::cpu02.data               87                       # number of overall misses
system.l2.overall_misses::cpu03.inst               56                       # number of overall misses
system.l2.overall_misses::cpu03.data               72                       # number of overall misses
system.l2.overall_misses::cpu04.inst               40                       # number of overall misses
system.l2.overall_misses::cpu04.data               72                       # number of overall misses
system.l2.overall_misses::cpu05.inst               47                       # number of overall misses
system.l2.overall_misses::cpu05.data              107                       # number of overall misses
system.l2.overall_misses::cpu06.inst               51                       # number of overall misses
system.l2.overall_misses::cpu06.data               77                       # number of overall misses
system.l2.overall_misses::cpu07.inst               24                       # number of overall misses
system.l2.overall_misses::cpu07.data               91                       # number of overall misses
system.l2.overall_misses::cpu08.inst               61                       # number of overall misses
system.l2.overall_misses::cpu08.data               94                       # number of overall misses
system.l2.overall_misses::cpu09.inst               46                       # number of overall misses
system.l2.overall_misses::cpu09.data               77                       # number of overall misses
system.l2.overall_misses::cpu10.inst              103                       # number of overall misses
system.l2.overall_misses::cpu10.data               99                       # number of overall misses
system.l2.overall_misses::cpu11.inst               68                       # number of overall misses
system.l2.overall_misses::cpu11.data               96                       # number of overall misses
system.l2.overall_misses::cpu12.inst              137                       # number of overall misses
system.l2.overall_misses::cpu12.data               97                       # number of overall misses
system.l2.overall_misses::cpu13.inst               73                       # number of overall misses
system.l2.overall_misses::cpu13.data               93                       # number of overall misses
system.l2.overall_misses::cpu14.inst               66                       # number of overall misses
system.l2.overall_misses::cpu14.data               89                       # number of overall misses
system.l2.overall_misses::cpu15.inst               44                       # number of overall misses
system.l2.overall_misses::cpu15.data               90                       # number of overall misses
system.l2.overall_misses::total                 10260                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       226044                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        53406                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        17388                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        17388                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        73278                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        36018                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        37260                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        52164                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        34776                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        18630                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        52164                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        55890                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        36018                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       710424                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        17388                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        17388                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu11.data        16146                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu14.data        38502                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        89424                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1116012762                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11017782                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     11006604                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      8998290                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      8603334                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     14959890                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data      9069084                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11681010                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11041380                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      9052938                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11694672                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     12788874                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11487258                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     11069946                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     11046348                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11037654                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1280567826                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    415109934                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     52450902                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     12284622                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     10742058                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      7170066                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      7500438                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      8477892                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      3496230                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     10221660                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      8667918                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     19707597                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     13018644                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     28084104                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     13332870                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     11572956                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      7999722                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    629837613                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    175213908                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data      8841798                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      7610976                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      6715494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      6663330                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      8038224                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data      6893100                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      7668108                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8505216                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7042140                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      9447894                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      8091630                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      8767278                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      8147520                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data      7837020                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      7817148                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    293300784                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    415109934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1291226670                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     52450902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     19859580                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     12284622                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     18617580                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     10742058                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     15713784                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      7170066                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     15266664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      7500438                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     22998114                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      8477892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     15962184                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      3496230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     19349118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     10221660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19546596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      8667918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     16095078                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     19707597                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     21142566                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     13018644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     20880504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     28084104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     20254536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     13332870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     19217466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     11572956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     18883368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      7999722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     18854802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2203706223                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    415109934                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1291226670                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     52450902                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     19859580                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     12284622                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     18617580                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     10742058                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     15713784                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      7170066                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     15266664                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      7500438                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     22998114                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      8477892                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     15962184                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      3496230                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     19349118                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     10221660                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19546596                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      8667918                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     16095078                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     19707597                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     21142566                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     13018644                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     20880504                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     28084104                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     20254536                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     13332870                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     19217466                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     11572956                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     18883368                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      7999722                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     18854802                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2203706223                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11862                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11862                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6945                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6945                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          313                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data          280                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data          314                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data          263                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          249                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data          137                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data          201                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data          345                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2377                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            173                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data           86                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data           88                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data           93                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst         1368                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst         1325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          513                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1185                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         1239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         1169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         1067                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1123                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         1319                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         1049                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22707                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          230                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          504                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          453                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10856                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7882                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           11408                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             713                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             344                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            1368                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             682                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             482                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             283                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             434                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             307                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            1325                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             640                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             513                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             292                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1185                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             523                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            1239                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             563                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             554                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             285                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            1169                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             546                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1285                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             623                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            1067                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             517                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1123                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             494                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            1319                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             656                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1049                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             486                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41356                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7882                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          11408                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            713                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            344                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           1368                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            682                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            482                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            283                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            434                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            307                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           1325                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            640                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            513                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            292                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1185                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            523                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           1239                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            563                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            554                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            285                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           1169                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            546                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1285                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            623                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           1067                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            517                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1123                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            494                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           1319                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            656                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1049                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            486                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41356                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.361111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.987220                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.967857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.974522                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.958175                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.975904                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.300000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.894737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.963504                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.898551                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.970149                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.979710                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.948254                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.950000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.823529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.956522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.884393                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.827038                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.456140                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.477064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.455556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.476744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.514706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.511364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.509091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.490909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.473118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.462185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.468254                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.495575                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.509259                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.481818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.482143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.755678                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.241309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.343619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.045322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.116183                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.092166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.035472                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.099415                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.020253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.049233                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.083032                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.088109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.052918                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.128397                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.065004                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.050038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.041945                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.133219                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.152510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.178261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.061082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.160622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.140271                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.073413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.156863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.084746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.088300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.171875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.103044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.074447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.101485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.098446                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.065934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.096257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.123987                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.241309                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.517269                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.343619                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.270349                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.045322                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.127566                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.116183                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.254417                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.092166                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.234528                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.035472                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.167187                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.099415                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.263699                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.020253                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.173996                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.049233                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.166963                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.083032                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.270175                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.088109                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.181319                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.052918                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.154093                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.128397                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.187621                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.065004                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.188259                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.050038                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.135671                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.041945                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.185185                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.248090                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.241309                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.517269                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.343619                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.270349                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.045322                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.127566                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.116183                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.254417                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.092166                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.234528                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.035472                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.167187                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.099415                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.263699                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.020253                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.173996                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.049233                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.166963                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.083032                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.270175                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.088109                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.181319                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.052918                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.154093                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.128397                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.187621                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.065004                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.188259                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.050038                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.135671                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.041945                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.185185                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.248090                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        17388                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   172.834951                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data    64.162362                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data         8694                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data   239.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   142.928571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   153.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data   613.694118                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data   263.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data   465.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   841.354839                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data   286.615385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data   106.562130                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   315.183673                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data         8694                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data  1580.727273                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu11.data   733.909091                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu14.data  1925.100000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   584.470588                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 218740.251274                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 211880.423077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 211665.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 219470.487805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 209837.414634                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 213712.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 201535.200000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 208589.464286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data       204470                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 205748.590909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 212630.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 216760.576271                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 205129.607143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 201271.745455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 208421.660377                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data       204401                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 217450.811004                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 218249.176656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 214085.314286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 198139.064516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 191822.464286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 179251.650000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 159583.787234                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 166233.176471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 145676.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 167568.196721                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst       188433                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 191335.893204                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 191450.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 204993.459854                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 182642.054795                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 175347.818182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 181811.863636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 208210.781157                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 219291.499374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 215653.609756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 217456.457143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 216628.838710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 214946.129032                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 217249.297297                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 215409.375000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 219088.800000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 212630.400000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 213398.181818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 214724.863636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 218692.702703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 213836.048780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 214408.421053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data       217695                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data       217143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 217905.485884                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 218249.176656                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 218814.890696                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 214085.314286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 213543.870968                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 198139.064516                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 213995.172414                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 191822.464286                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data       218247                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 179251.650000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data       212037                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 159583.787234                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 214935.644860                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 166233.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 207301.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 145676.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 212627.670330                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 167568.196721                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 207942.510638                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst       188433                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 209026.987013                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 191335.893204                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 213561.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 191450.647059                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 217505.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 204993.459854                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 208809.649485                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 182642.054795                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 206639.419355                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 175347.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 212172.674157                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 181811.863636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 209497.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 214786.181579                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 218249.176656                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 218814.890696                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 214085.314286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 213543.870968                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 198139.064516                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 213995.172414                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 191822.464286                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data       218247                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 179251.650000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data       212037                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 159583.787234                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 214935.644860                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 166233.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 207301.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 145676.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 212627.670330                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 167568.196721                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 207942.510638                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst       188433                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 209026.987013                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 191335.893204                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 213561.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 191450.647059                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 217505.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 204993.459854                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 208809.649485                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 182642.054795                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 206639.419355                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 175347.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 212172.674157                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 181811.863636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 209497.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 214786.181579                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 45                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             4744                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         9                       # number of cycles access was blocked
system.l2.blocked::no_targets                      38                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs              5                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   124.842105                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           693                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           42                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 735                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                735                       # number of overall MSHR hits
system.l2.UpgradeReq_mshr_misses::cpu00.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          309                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data          271                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data          306                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data          252                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          243                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data          132                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data          195                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data          338                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2254                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          153                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           70                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5889                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1859                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          213                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           40                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           90                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           20                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2332                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          796                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1304                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9525                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9525                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       169400                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      4365358                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data      3866612                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        26694                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data      4346300                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        43252                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      3591548                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      3453590                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        43314                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data      1209898                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data      1879096                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data       572140                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       884256                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data      2777530                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data      4814021                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     32043009                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        28320                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        14498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data       243462                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        14118                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data       195208                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        28128                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data       156686                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data       271110                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        26904                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data       199586                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data       308870                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data       127182                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data       152994                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data       284720                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data       114088                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2165874                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1094324108                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10792672                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     10783955                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      8823608                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      8430051                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     14657221                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      8877520                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     11441567                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     10816167                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      8866739                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     11462258                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     12537038                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     11248700                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10836234                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     10818995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     10805576                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1255522409                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    399246783                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     45744380                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      5584495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      3218360                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst       429044                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      2144364                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst       428530                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       642852                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      1714852                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      1287002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      8612387                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      3219854                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst     19373241                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      4297702                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      2367008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2575356                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    500886210                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    171290577                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data      8381819                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      7101669                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      6236182                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      6042874                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      7523886                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      6259671                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      7519434                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7735394                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      6246724                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      8820152                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      7316987                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      7947806                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      7527553                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      7088113                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      7515627                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    280554468                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    399246783                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1265614685                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     45744380                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     19174491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      5584495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     17885624                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      3218360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     15059790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       429044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     14472925                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      2144364                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     22181107                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       428530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     15137191                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       642852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     18961001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      1714852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18551561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      1287002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     15113463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      8612387                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     20282410                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      3219854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     19854025                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst     19373241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     19196506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      4297702                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     18363787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      2367008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     17907108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2575356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     18321203                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2036963087                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    399246783                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1265614685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     45744380                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     19174491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      5584495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     17885624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      3218360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     15059790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       429044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     14472925                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      2144364                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     22181107                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       428530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     15137191                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       642852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     18961001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      1714852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18551561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      1287002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     15113463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      8612387                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     20282410                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      3219854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     19854025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst     19373241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     19196506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      4297702                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     18363787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      2367008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     17907108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2575356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     18321203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2036963087                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.361111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.987220                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.967857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.974522                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.428571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.958175                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.975904                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.300000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.894737                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.963504                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.898551                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.970149                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.979710                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.948254                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.950000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.823529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.956522                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.884393                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.827038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.456140                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.477064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.455556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.476744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.514706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.511364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.509091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.490909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.473118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.462185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.468254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.495575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.509259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.481818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.482143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.755678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.235854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.298738                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.019006                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.031120                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.004608                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.007547                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.003899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.002532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.006457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.010830                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.034217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.011673                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.084349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.017809                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.008340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.011439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.102700                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.151937                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.169565                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.057592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.150259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.126697                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.069444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.142157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.084746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.079470                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.151042                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.096019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.068410                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.091584                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.090674                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.060440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.093583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.120118                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.235854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.517006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.298738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.264535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.019006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.124633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.031120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.247350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.004608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.224756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.007547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.164062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.003899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.253425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.002532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.173996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.006457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.159858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.010830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.256140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.034217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.175824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.011673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.149278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.084349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.179884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.017809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.182186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.008340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.131098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.011439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.183128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.230317                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.235854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.517006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.298738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.264535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.019006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.124633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.031120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.247350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.004608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.224756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.007547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.164062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.003899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.253425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.002532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.173996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.006457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.159858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.010830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.256140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.034217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.175824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.011673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.149278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.084349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.179884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.017809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.182186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.008340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.131098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.011439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.183128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.230317                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 13030.769231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 14127.372168                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 14267.940959                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        13347                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 14203.594771                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 14417.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 14252.174603                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 14212.304527                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        14438                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 14234.094118                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 14235.575758                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 14303.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 14262.193548                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 14243.743590                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 14242.665680                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14216.064330                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        14160                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        14498                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data 14321.294118                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data        14118                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 13943.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data        14064                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data 14244.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 14268.947368                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        13452                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 14256.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 14039.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 14131.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 13908.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data        14236                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data        14261                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 14156.039216                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 214489.241082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 207551.384615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 207383.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 215209.951220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data       205611                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 209388.871429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 197278.222222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 204313.696429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 200299.388889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 201516.795455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 208404.690909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 212492.169492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 200869.642857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 197022.436364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 204131.981132                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 200103.259259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213197.895908                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214764.272727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214762.347418                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 214788.269231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 214557.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst       214522                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 214436.400000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst       214265                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst       214284                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 214356.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 214500.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 215309.675000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 214656.933333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 215258.233333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 214885.100000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215182.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst       214613                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214788.254717                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 215189.167085                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214918.435897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 215202.090909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 215040.758621                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 215816.928571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214968.171429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 215850.724138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 214840.971429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 214872.055556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 215404.275862                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 215125.658537                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 215205.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 214805.567568                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 215072.942857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 214791.303030                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 214732.200000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 215149.131902                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214764.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214583.703798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214762.347418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 210708.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 214788.269231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 210419.105882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 214557.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 215139.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       214522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 209752.536232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 214436.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 211248.638095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst       214265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 204556.635135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst       214284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 208362.648352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 214356.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 206128.455556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 214500.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 207033.739726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 215309.675000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 211275.104167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 214656.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 213484.139785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 215258.233333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 206414.043011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 214885.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 204042.077778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215182.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 208222.186047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst       214613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 205856.213483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213854.392336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214764.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214583.703798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214762.347418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 210708.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 214788.269231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 210419.105882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 214557.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 215139.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       214522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 209752.536232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 214436.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 211248.638095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst       214265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 204556.635135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst       214284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 208362.648352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 214356.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 206128.455556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 214500.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 207033.739726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 215309.675000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 211275.104167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 214656.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 213484.139785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 215258.233333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 206414.043011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 214885.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 204042.077778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215182.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 208222.186047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst       214613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 205856.213483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213854.392336                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3636                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3551                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            910                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5992                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5833                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3636                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       606016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  606016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2157                       # Total snoops (count)
system.membus.snoop_fanout::samples             15512                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15512    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15512                       # Request fanout histogram
system.membus.reqLayer0.occupancy            19595134                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47345000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        93607                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        30100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        39881                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             43812                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15271                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9504                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3618                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           930                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4548                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           19                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8551                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8551                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22707                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21105                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        34479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         2020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         3640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         4524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         1048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         4374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         1134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         3057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         3594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         3228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         3797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         3020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         3012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         3368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         3896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         2725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         2542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         2768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         3467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         4073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                137472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       976128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1267520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        62144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        34752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       145408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        60160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        36224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        28800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        31232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        31616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       137856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        57152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        39744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        29312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       119808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        49280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       127296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        51200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        43328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        27392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       118464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        52032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       133312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        57792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       106112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        51584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       112960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        48576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       137472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        58688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       103104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        46848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4383296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13025                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            56961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.543776                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.804268                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23733     41.67%     41.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12823     22.51%     64.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4424      7.77%     71.94% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2557      4.49%     76.43% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1584      2.78%     79.21% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1416      2.49%     81.70% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1353      2.38%     84.08% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1354      2.38%     86.45% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1280      2.25%     88.70% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1214      2.13%     90.83% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  1108      1.95%     92.78% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  1130      1.98%     94.76% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   825      1.45%     96.21% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   803      1.41%     97.62% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   828      1.45%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   529      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              56961                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          183860973                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29726750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          43914038                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2730166                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           2888771                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5168035                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           8052597                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1856374                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1768572                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1670753                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1722996                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          5001472                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          7850567                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1976994                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1752593                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4465258                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          6508457                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          4699067                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          6859427                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          2146891                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          1760493                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          4461747                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          5336787                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          4876615                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          7058201                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          4095500                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          4325812                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          4263531                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          4827606                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          5006846                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          7238295                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          3966421                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          5998505                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
