{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 10:00:19 2010 " "Info: Processing started: Fri Mar 19 10:00:19 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off orcs_v1 -c orcs_v1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off orcs_v1 -c orcs_v1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control:the_control\|register_file_c\[9\] register register_file:the_reg_file\|register9\[14\] 103.18 MHz 9.692 ns Internal " "Info: Clock \"clk\" has Internal fmax of 103.18 MHz between source register \"control:the_control\|register_file_c\[9\]\" and destination register \"register_file:the_reg_file\|register9\[14\]\" (period= 9.692 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.492 ns + Longest register register " "Info: + Longest register to register delay is 9.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:the_control\|register_file_c\[9\] 1 REG LCFF_X47_Y28_N5 61 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N5; Fanout = 61; REG Node = 'control:the_control\|register_file_c\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:the_control|register_file_c[9] } "NODE_NAME" } } { "control.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/control.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.413 ns) 1.802 ns register_file:the_reg_file\|Mux26~7 2 COMB LCCOMB_X44_Y32_N14 1 " "Info: 2: + IC(1.389 ns) + CELL(0.413 ns) = 1.802 ns; Loc. = LCCOMB_X44_Y32_N14; Fanout = 1; COMB Node = 'register_file:the_reg_file\|Mux26~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { control:the_control|register_file_c[9] register_file:the_reg_file|Mux26~7 } "NODE_NAME" } } { "register_file.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/register_file.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.150 ns) 2.711 ns register_file:the_reg_file\|Mux26~8 3 COMB LCCOMB_X44_Y29_N28 1 " "Info: 3: + IC(0.759 ns) + CELL(0.150 ns) = 2.711 ns; Loc. = LCCOMB_X44_Y29_N28; Fanout = 1; COMB Node = 'register_file:the_reg_file\|Mux26~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { register_file:the_reg_file|Mux26~7 register_file:the_reg_file|Mux26~8 } "NODE_NAME" } } { "register_file.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/register_file.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.275 ns) 4.192 ns register_file:the_reg_file\|Mux26~9 4 COMB LCCOMB_X48_Y31_N0 6 " "Info: 4: + IC(1.206 ns) + CELL(0.275 ns) = 4.192 ns; Loc. = LCCOMB_X48_Y31_N0; Fanout = 6; COMB Node = 'register_file:the_reg_file\|Mux26~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { register_file:the_reg_file|Mux26~8 register_file:the_reg_file|Mux26~9 } "NODE_NAME" } } { "register_file.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/register_file.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 4.599 ns alu:the_alu\|Add0~23 5 COMB LCCOMB_X48_Y31_N18 2 " "Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 4.599 ns; Loc. = LCCOMB_X48_Y31_N18; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { register_file:the_reg_file|Mux26~9 alu:the_alu|Add0~23 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.393 ns) 5.435 ns alu:the_alu\|Add0~25 6 COMB LCCOMB_X47_Y31_N28 2 " "Info: 6: + IC(0.443 ns) + CELL(0.393 ns) = 5.435 ns; Loc. = LCCOMB_X47_Y31_N28; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { alu:the_alu|Add0~23 alu:the_alu|Add0~25 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 5.581 ns alu:the_alu\|Add0~29 7 COMB LCCOMB_X47_Y31_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.146 ns) = 5.581 ns; Loc. = LCCOMB_X47_Y31_N30; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { alu:the_alu|Add0~25 alu:the_alu|Add0~29 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.652 ns alu:the_alu\|Add0~33 8 COMB LCCOMB_X47_Y30_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.652 ns; Loc. = LCCOMB_X47_Y30_N0; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:the_alu|Add0~29 alu:the_alu|Add0~33 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.723 ns alu:the_alu\|Add0~37 9 COMB LCCOMB_X47_Y30_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.723 ns; Loc. = LCCOMB_X47_Y30_N2; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:the_alu|Add0~33 alu:the_alu|Add0~37 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.794 ns alu:the_alu\|Add0~41 10 COMB LCCOMB_X47_Y30_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.794 ns; Loc. = LCCOMB_X47_Y30_N4; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:the_alu|Add0~37 alu:the_alu|Add0~41 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.865 ns alu:the_alu\|Add0~45 11 COMB LCCOMB_X47_Y30_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.865 ns; Loc. = LCCOMB_X47_Y30_N6; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:the_alu|Add0~41 alu:the_alu|Add0~45 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.936 ns alu:the_alu\|Add0~49 12 COMB LCCOMB_X47_Y30_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.936 ns; Loc. = LCCOMB_X47_Y30_N8; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:the_alu|Add0~45 alu:the_alu|Add0~49 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.007 ns alu:the_alu\|Add0~53 13 COMB LCCOMB_X47_Y30_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.007 ns; Loc. = LCCOMB_X47_Y30_N10; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:the_alu|Add0~49 alu:the_alu|Add0~53 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.078 ns alu:the_alu\|Add0~57 14 COMB LCCOMB_X47_Y30_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.078 ns; Loc. = LCCOMB_X47_Y30_N12; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:the_alu|Add0~53 alu:the_alu|Add0~57 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.488 ns alu:the_alu\|Add0~60 15 COMB LCCOMB_X47_Y30_N14 1 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 6.488 ns; Loc. = LCCOMB_X47_Y30_N14; Fanout = 1; COMB Node = 'alu:the_alu\|Add0~60'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { alu:the_alu|Add0~57 alu:the_alu|Add0~60 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.271 ns) 7.011 ns alu:the_alu\|Add0~62 16 COMB LCCOMB_X47_Y30_N26 3 " "Info: 16: + IC(0.252 ns) + CELL(0.271 ns) = 7.011 ns; Loc. = LCCOMB_X47_Y30_N26; Fanout = 3; COMB Node = 'alu:the_alu\|Add0~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { alu:the_alu|Add0~60 alu:the_alu|Add0~62 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.150 ns) 8.121 ns Mux1~1 17 COMB LCCOMB_X43_Y31_N22 17 " "Info: 17: + IC(0.960 ns) + CELL(0.150 ns) = 8.121 ns; Loc. = LCCOMB_X43_Y31_N22; Fanout = 17; COMB Node = 'Mux1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { alu:the_alu|Add0~62 Mux1~1 } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.366 ns) 9.492 ns register_file:the_reg_file\|register9\[14\] 18 REG LCFF_X42_Y30_N31 2 " "Info: 18: + IC(1.005 ns) + CELL(0.366 ns) = 9.492 ns; Loc. = LCFF_X42_Y30_N31; Fanout = 2; REG Node = 'register_file:the_reg_file\|register9\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { Mux1~1 register_file:the_reg_file|register9[14] } "NODE_NAME" } } { "register_file.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/register_file.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.221 ns ( 33.93 % ) " "Info: Total cell delay = 3.221 ns ( 33.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.271 ns ( 66.07 % ) " "Info: Total interconnect delay = 6.271 ns ( 66.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.492 ns" { control:the_control|register_file_c[9] register_file:the_reg_file|Mux26~7 register_file:the_reg_file|Mux26~8 register_file:the_reg_file|Mux26~9 alu:the_alu|Add0~23 alu:the_alu|Add0~25 alu:the_alu|Add0~29 alu:the_alu|Add0~33 alu:the_alu|Add0~37 alu:the_alu|Add0~41 alu:the_alu|Add0~45 alu:the_alu|Add0~49 alu:the_alu|Add0~53 alu:the_alu|Add0~57 alu:the_alu|Add0~60 alu:the_alu|Add0~62 Mux1~1 register_file:the_reg_file|register9[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.492 ns" { control:the_control|register_file_c[9] {} register_file:the_reg_file|Mux26~7 {} register_file:the_reg_file|Mux26~8 {} register_file:the_reg_file|Mux26~9 {} alu:the_alu|Add0~23 {} alu:the_alu|Add0~25 {} alu:the_alu|Add0~29 {} alu:the_alu|Add0~33 {} alu:the_alu|Add0~37 {} alu:the_alu|Add0~41 {} alu:the_alu|Add0~45 {} alu:the_alu|Add0~49 {} alu:the_alu|Add0~53 {} alu:the_alu|Add0~57 {} alu:the_alu|Add0~60 {} alu:the_alu|Add0~62 {} Mux1~1 {} register_file:the_reg_file|register9[14] {} } { 0.000ns 1.389ns 0.759ns 1.206ns 0.257ns 0.443ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns 0.960ns 1.005ns } { 0.000ns 0.413ns 0.150ns 0.275ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.667 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 443; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns register_file:the_reg_file\|register9\[14\] 3 REG LCFF_X42_Y30_N31 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X42_Y30_N31; Fanout = 2; REG Node = 'register_file:the_reg_file\|register9\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk~clkctrl register_file:the_reg_file|register9[14] } "NODE_NAME" } } { "register_file.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/register_file.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl register_file:the_reg_file|register9[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} register_file:the_reg_file|register9[14] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.653 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 443; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns control:the_control\|register_file_c\[9\] 3 REG LCFF_X47_Y28_N5 61 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X47_Y28_N5; Fanout = 61; REG Node = 'control:the_control\|register_file_c\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clk~clkctrl control:the_control|register_file_c[9] } "NODE_NAME" } } { "control.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/control.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl control:the_control|register_file_c[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} control:the_control|register_file_c[9] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl register_file:the_reg_file|register9[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} register_file:the_reg_file|register9[14] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl control:the_control|register_file_c[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} control:the_control|register_file_c[9] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "control.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/control.v" 199 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "register_file.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/register_file.v" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.492 ns" { control:the_control|register_file_c[9] register_file:the_reg_file|Mux26~7 register_file:the_reg_file|Mux26~8 register_file:the_reg_file|Mux26~9 alu:the_alu|Add0~23 alu:the_alu|Add0~25 alu:the_alu|Add0~29 alu:the_alu|Add0~33 alu:the_alu|Add0~37 alu:the_alu|Add0~41 alu:the_alu|Add0~45 alu:the_alu|Add0~49 alu:the_alu|Add0~53 alu:the_alu|Add0~57 alu:the_alu|Add0~60 alu:the_alu|Add0~62 Mux1~1 register_file:the_reg_file|register9[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.492 ns" { control:the_control|register_file_c[9] {} register_file:the_reg_file|Mux26~7 {} register_file:the_reg_file|Mux26~8 {} register_file:the_reg_file|Mux26~9 {} alu:the_alu|Add0~23 {} alu:the_alu|Add0~25 {} alu:the_alu|Add0~29 {} alu:the_alu|Add0~33 {} alu:the_alu|Add0~37 {} alu:the_alu|Add0~41 {} alu:the_alu|Add0~45 {} alu:the_alu|Add0~49 {} alu:the_alu|Add0~53 {} alu:the_alu|Add0~57 {} alu:the_alu|Add0~60 {} alu:the_alu|Add0~62 {} Mux1~1 {} register_file:the_reg_file|register9[14] {} } { 0.000ns 1.389ns 0.759ns 1.206ns 0.257ns 0.443ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns 0.960ns 1.005ns } { 0.000ns 0.413ns 0.150ns 0.275ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.150ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl register_file:the_reg_file|register9[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} register_file:the_reg_file|register9[14] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl control:the_control|register_file_c[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} control:the_control|register_file_c[9] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:the_control\|instruction_register1\[3\] reset_n clk 2.619 ns register " "Info: tsu for register \"control:the_control\|instruction_register1\[3\]\" (data pin = \"reset_n\", clock pin = \"clk\") is 2.619 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.336 ns + Longest pin register " "Info: + Longest pin to register delay is 5.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset_n 1 PIN PIN_P1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 3; PIN Node = 'reset_n'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.930 ns) + CELL(0.438 ns) 3.367 ns control:the_control\|instruction_register1\[3\]~0 2 COMB LCCOMB_X45_Y26_N10 12 " "Info: 2: + IC(1.930 ns) + CELL(0.438 ns) = 3.367 ns; Loc. = LCCOMB_X45_Y26_N10; Fanout = 12; COMB Node = 'control:the_control\|instruction_register1\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.368 ns" { reset_n control:the_control|instruction_register1[3]~0 } "NODE_NAME" } } { "control.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/control.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.660 ns) 5.336 ns control:the_control\|instruction_register1\[3\] 3 REG LCFF_X46_Y33_N13 29 " "Info: 3: + IC(1.309 ns) + CELL(0.660 ns) = 5.336 ns; Loc. = LCFF_X46_Y33_N13; Fanout = 29; REG Node = 'control:the_control\|instruction_register1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { control:the_control|instruction_register1[3]~0 control:the_control|instruction_register1[3] } "NODE_NAME" } } { "control.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/control.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.097 ns ( 39.30 % ) " "Info: Total cell delay = 2.097 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.239 ns ( 60.70 % ) " "Info: Total interconnect delay = 3.239 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.336 ns" { reset_n control:the_control|instruction_register1[3]~0 control:the_control|instruction_register1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.336 ns" { reset_n {} reset_n~combout {} control:the_control|instruction_register1[3]~0 {} control:the_control|instruction_register1[3] {} } { 0.000ns 0.000ns 1.930ns 1.309ns } { 0.000ns 0.999ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "control.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/control.v" 199 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 443; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns control:the_control\|instruction_register1\[3\] 3 REG LCFF_X46_Y33_N13 29 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X46_Y33_N13; Fanout = 29; REG Node = 'control:the_control\|instruction_register1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl control:the_control|instruction_register1[3] } "NODE_NAME" } } { "control.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/control.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl control:the_control|instruction_register1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} control:the_control|instruction_register1[3] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.336 ns" { reset_n control:the_control|instruction_register1[3]~0 control:the_control|instruction_register1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.336 ns" { reset_n {} reset_n~combout {} control:the_control|instruction_register1[3]~0 {} control:the_control|instruction_register1[3] {} } { 0.000ns 0.000ns 1.930ns 1.309ns } { 0.000ns 0.999ns 0.438ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl control:the_control|instruction_register1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} control:the_control|instruction_register1[3] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk input_to_reg_file\[12\] control:the_control\|register_file_c\[9\] 16.482 ns register " "Info: tco from clock \"clk\" to destination pin \"input_to_reg_file\[12\]\" through register \"control:the_control\|register_file_c\[9\]\" is 16.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.653 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 443; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns control:the_control\|register_file_c\[9\] 3 REG LCFF_X47_Y28_N5 61 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X47_Y28_N5; Fanout = 61; REG Node = 'control:the_control\|register_file_c\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clk~clkctrl control:the_control|register_file_c[9] } "NODE_NAME" } } { "control.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/control.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl control:the_control|register_file_c[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} control:the_control|register_file_c[9] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "control.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/control.v" 199 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.579 ns + Longest register pin " "Info: + Longest register to pin delay is 13.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:the_control\|register_file_c\[9\] 1 REG LCFF_X47_Y28_N5 61 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y28_N5; Fanout = 61; REG Node = 'control:the_control\|register_file_c\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:the_control|register_file_c[9] } "NODE_NAME" } } { "control.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/control.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.413 ns) 1.802 ns register_file:the_reg_file\|Mux26~7 2 COMB LCCOMB_X44_Y32_N14 1 " "Info: 2: + IC(1.389 ns) + CELL(0.413 ns) = 1.802 ns; Loc. = LCCOMB_X44_Y32_N14; Fanout = 1; COMB Node = 'register_file:the_reg_file\|Mux26~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { control:the_control|register_file_c[9] register_file:the_reg_file|Mux26~7 } "NODE_NAME" } } { "register_file.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/register_file.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.150 ns) 2.711 ns register_file:the_reg_file\|Mux26~8 3 COMB LCCOMB_X44_Y29_N28 1 " "Info: 3: + IC(0.759 ns) + CELL(0.150 ns) = 2.711 ns; Loc. = LCCOMB_X44_Y29_N28; Fanout = 1; COMB Node = 'register_file:the_reg_file\|Mux26~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { register_file:the_reg_file|Mux26~7 register_file:the_reg_file|Mux26~8 } "NODE_NAME" } } { "register_file.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/register_file.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.275 ns) 4.192 ns register_file:the_reg_file\|Mux26~9 4 COMB LCCOMB_X48_Y31_N0 6 " "Info: 4: + IC(1.206 ns) + CELL(0.275 ns) = 4.192 ns; Loc. = LCCOMB_X48_Y31_N0; Fanout = 6; COMB Node = 'register_file:the_reg_file\|Mux26~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { register_file:the_reg_file|Mux26~8 register_file:the_reg_file|Mux26~9 } "NODE_NAME" } } { "register_file.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/register_file.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 4.599 ns alu:the_alu\|Add0~23 5 COMB LCCOMB_X48_Y31_N18 2 " "Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 4.599 ns; Loc. = LCCOMB_X48_Y31_N18; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { register_file:the_reg_file|Mux26~9 alu:the_alu|Add0~23 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.393 ns) 5.435 ns alu:the_alu\|Add0~25 6 COMB LCCOMB_X47_Y31_N28 2 " "Info: 6: + IC(0.443 ns) + CELL(0.393 ns) = 5.435 ns; Loc. = LCCOMB_X47_Y31_N28; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { alu:the_alu|Add0~23 alu:the_alu|Add0~25 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 5.581 ns alu:the_alu\|Add0~29 7 COMB LCCOMB_X47_Y31_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.146 ns) = 5.581 ns; Loc. = LCCOMB_X47_Y31_N30; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { alu:the_alu|Add0~25 alu:the_alu|Add0~29 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.652 ns alu:the_alu\|Add0~33 8 COMB LCCOMB_X47_Y30_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.652 ns; Loc. = LCCOMB_X47_Y30_N0; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:the_alu|Add0~29 alu:the_alu|Add0~33 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.723 ns alu:the_alu\|Add0~37 9 COMB LCCOMB_X47_Y30_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.723 ns; Loc. = LCCOMB_X47_Y30_N2; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:the_alu|Add0~33 alu:the_alu|Add0~37 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.794 ns alu:the_alu\|Add0~41 10 COMB LCCOMB_X47_Y30_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.794 ns; Loc. = LCCOMB_X47_Y30_N4; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:the_alu|Add0~37 alu:the_alu|Add0~41 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.865 ns alu:the_alu\|Add0~45 11 COMB LCCOMB_X47_Y30_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.865 ns; Loc. = LCCOMB_X47_Y30_N6; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:the_alu|Add0~41 alu:the_alu|Add0~45 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.936 ns alu:the_alu\|Add0~49 12 COMB LCCOMB_X47_Y30_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.936 ns; Loc. = LCCOMB_X47_Y30_N8; Fanout = 2; COMB Node = 'alu:the_alu\|Add0~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:the_alu|Add0~45 alu:the_alu|Add0~49 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.346 ns alu:the_alu\|Add0~52 13 COMB LCCOMB_X47_Y30_N10 1 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 6.346 ns; Loc. = LCCOMB_X47_Y30_N10; Fanout = 1; COMB Node = 'alu:the_alu\|Add0~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { alu:the_alu|Add0~49 alu:the_alu|Add0~52 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.743 ns alu:the_alu\|Add0~54 14 COMB LCCOMB_X47_Y30_N30 3 " "Info: 14: + IC(0.247 ns) + CELL(0.150 ns) = 6.743 ns; Loc. = LCCOMB_X47_Y30_N30; Fanout = 3; COMB Node = 'alu:the_alu\|Add0~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { alu:the_alu|Add0~52 alu:the_alu|Add0~54 } "NODE_NAME" } } { "alu.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/alu.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.150 ns) 7.859 ns Mux3~1 15 COMB LCCOMB_X43_Y29_N2 17 " "Info: 15: + IC(0.966 ns) + CELL(0.150 ns) = 7.859 ns; Loc. = LCCOMB_X43_Y29_N2; Fanout = 17; COMB Node = 'Mux3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { alu:the_alu|Add0~54 Mux3~1 } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.078 ns) + CELL(2.642 ns) 13.579 ns input_to_reg_file\[12\] 16 PIN PIN_N18 0 " "Info: 16: + IC(3.078 ns) + CELL(2.642 ns) = 13.579 ns; Loc. = PIN_N18; Fanout = 0; PIN Node = 'input_to_reg_file\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { Mux3~1 input_to_reg_file[12] } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.234 ns ( 38.54 % ) " "Info: Total cell delay = 5.234 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.345 ns ( 61.46 % ) " "Info: Total interconnect delay = 8.345 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.579 ns" { control:the_control|register_file_c[9] register_file:the_reg_file|Mux26~7 register_file:the_reg_file|Mux26~8 register_file:the_reg_file|Mux26~9 alu:the_alu|Add0~23 alu:the_alu|Add0~25 alu:the_alu|Add0~29 alu:the_alu|Add0~33 alu:the_alu|Add0~37 alu:the_alu|Add0~41 alu:the_alu|Add0~45 alu:the_alu|Add0~49 alu:the_alu|Add0~52 alu:the_alu|Add0~54 Mux3~1 input_to_reg_file[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.579 ns" { control:the_control|register_file_c[9] {} register_file:the_reg_file|Mux26~7 {} register_file:the_reg_file|Mux26~8 {} register_file:the_reg_file|Mux26~9 {} alu:the_alu|Add0~23 {} alu:the_alu|Add0~25 {} alu:the_alu|Add0~29 {} alu:the_alu|Add0~33 {} alu:the_alu|Add0~37 {} alu:the_alu|Add0~41 {} alu:the_alu|Add0~45 {} alu:the_alu|Add0~49 {} alu:the_alu|Add0~52 {} alu:the_alu|Add0~54 {} Mux3~1 {} input_to_reg_file[12] {} } { 0.000ns 1.389ns 0.759ns 1.206ns 0.257ns 0.443ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.247ns 0.966ns 3.078ns } { 0.000ns 0.413ns 0.150ns 0.275ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { clk clk~clkctrl control:the_control|register_file_c[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { clk {} clk~combout {} clk~clkctrl {} control:the_control|register_file_c[9] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.579 ns" { control:the_control|register_file_c[9] register_file:the_reg_file|Mux26~7 register_file:the_reg_file|Mux26~8 register_file:the_reg_file|Mux26~9 alu:the_alu|Add0~23 alu:the_alu|Add0~25 alu:the_alu|Add0~29 alu:the_alu|Add0~33 alu:the_alu|Add0~37 alu:the_alu|Add0~41 alu:the_alu|Add0~45 alu:the_alu|Add0~49 alu:the_alu|Add0~52 alu:the_alu|Add0~54 Mux3~1 input_to_reg_file[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.579 ns" { control:the_control|register_file_c[9] {} register_file:the_reg_file|Mux26~7 {} register_file:the_reg_file|Mux26~8 {} register_file:the_reg_file|Mux26~9 {} alu:the_alu|Add0~23 {} alu:the_alu|Add0~25 {} alu:the_alu|Add0~29 {} alu:the_alu|Add0~33 {} alu:the_alu|Add0~37 {} alu:the_alu|Add0~41 {} alu:the_alu|Add0~45 {} alu:the_alu|Add0~49 {} alu:the_alu|Add0~52 {} alu:the_alu|Add0~54 {} Mux3~1 {} input_to_reg_file[12] {} } { 0.000ns 1.389ns 0.759ns 1.206ns 0.257ns 0.443ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.247ns 0.966ns 3.078ns } { 0.000ns 0.413ns 0.150ns 0.275ns 0.150ns 0.393ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:the_control\|instruction_register2\[7\] reset_n clk -1.343 ns register " "Info: th for register \"control:the_control\|instruction_register2\[7\]\" (data pin = \"reset_n\", clock pin = \"clk\") is -1.343 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.652 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 443 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 443; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.652 ns control:the_control\|instruction_register2\[7\] 3 REG LCFF_X45_Y26_N17 2 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X45_Y26_N17; Fanout = 2; REG Node = 'control:the_control\|instruction_register2\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { clk~clkctrl control:the_control|instruction_register2[7] } "NODE_NAME" } } { "control.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/control.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.92 % ) " "Info: Total cell delay = 1.536 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.116 ns ( 42.08 % ) " "Info: Total interconnect delay = 1.116 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl control:the_control|instruction_register2[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} control:the_control|instruction_register2[7] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "control.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/control.v" 199 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.261 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset_n 1 PIN PIN_P1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 3; PIN Node = 'reset_n'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "orcs_v1.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/orcs_v1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.933 ns) + CELL(0.437 ns) 3.369 ns control:the_control\|instruction_register2\[0\]~0 2 COMB LCCOMB_X45_Y26_N28 16 " "Info: 2: + IC(1.933 ns) + CELL(0.437 ns) = 3.369 ns; Loc. = LCCOMB_X45_Y26_N28; Fanout = 16; COMB Node = 'control:the_control\|instruction_register2\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.370 ns" { reset_n control:the_control|instruction_register2[0]~0 } "NODE_NAME" } } { "control.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/control.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.660 ns) 4.261 ns control:the_control\|instruction_register2\[7\] 3 REG LCFF_X45_Y26_N17 2 " "Info: 3: + IC(0.232 ns) + CELL(0.660 ns) = 4.261 ns; Loc. = LCFF_X45_Y26_N17; Fanout = 2; REG Node = 'control:the_control\|instruction_register2\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { control:the_control|instruction_register2[0]~0 control:the_control|instruction_register2[7] } "NODE_NAME" } } { "control.v" "" { Text "H:/TEACHING/ECE278/SPRING_2010/HARDWARE_VERSION/control.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.096 ns ( 49.19 % ) " "Info: Total cell delay = 2.096 ns ( 49.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.165 ns ( 50.81 % ) " "Info: Total interconnect delay = 2.165 ns ( 50.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.261 ns" { reset_n control:the_control|instruction_register2[0]~0 control:the_control|instruction_register2[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.261 ns" { reset_n {} reset_n~combout {} control:the_control|instruction_register2[0]~0 {} control:the_control|instruction_register2[7] {} } { 0.000ns 0.000ns 1.933ns 0.232ns } { 0.000ns 0.999ns 0.437ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { clk clk~clkctrl control:the_control|instruction_register2[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { clk {} clk~combout {} clk~clkctrl {} control:the_control|instruction_register2[7] {} } { 0.000ns 0.000ns 0.118ns 0.998ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.261 ns" { reset_n control:the_control|instruction_register2[0]~0 control:the_control|instruction_register2[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.261 ns" { reset_n {} reset_n~combout {} control:the_control|instruction_register2[0]~0 {} control:the_control|instruction_register2[7] {} } { 0.000ns 0.000ns 1.933ns 0.232ns } { 0.000ns 0.999ns 0.437ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 19 10:00:22 2010 " "Info: Processing ended: Fri Mar 19 10:00:22 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
