Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_11 -L c_reg_fd_v12_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_7 -L xbip_dsp48_addsub_v3_0_7 -L xbip_addsub_v3_0_7 -L c_addsub_v12_0_16 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'a' [C:/Users/dunge/Desktop/SR/Lab6/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:196]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'x' [C:/Users/dunge/Desktop/SR/Lab6/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:207]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'x' [C:/Users/dunge/Desktop/SR/Lab6/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:241]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'y' [C:/Users/dunge/Desktop/SR/Lab6/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v:242]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 9 for port 'd' [C:/Users/dunge/Desktop/SR/delay_line/delay_line.srcs/sources_1/new/delay_line.v:48]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 9 for port 'q' [C:/Users/dunge/Desktop/SR/delay_line/delay_line.srcs/sources_1/new/delay_line.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_viv_comp
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_19.dsp_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_viv_comp
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package xbip_addsub_v3_0_7.xbip_addsub_v3_0_7_viv_comp
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg
Compiling package c_addsub_v12_0_16.c_addsub_v12_0_16_pkg_legacy
Compiling package c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv_comp
Compiling architecture xilinx of entity mult_gen_v12_0_19.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.mult_gen_v12_0_19_viv [\mult_gen_v12_0_19_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_19.mult_gen_v12_0_19 [\mult_gen_v12_0_19(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_7.c_reg_fd_v12_0_7_viv [\c_reg_fd_v12_0_7_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_16.c_addsub_v12_0_16_lut6_legacy [\c_addsub_v12_0_16_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_fabric_legacy [\c_addsub_v12_0_16_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_legacy [\c_addsub_v12_0_16_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_16.c_addsub_v12_0_16_viv [\c_addsub_v12_0_16_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_16.c_addsub_v12_0_16 [\c_addsub_v12_0_16(c_xdevicefami...]
Compiling architecture c_add_arch of entity xil_defaultlib.c_add [c_add_default]
Compiling module xil_defaultlib.regist
Compiling module xil_defaultlib.delay_line_4_default
Compiling module xil_defaultlib.delay_line_default
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
