
*** Running vivado
    with args -log top_DataSource_Scrambler_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_DataSource_Scrambler_0_1.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_DataSource_Scrambler_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 474.414 ; gain = 180.836
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Vivado23/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_DataSource_Scrambler_0_1
Command: synth_design -top top_DataSource_Scrambler_0_1 -part xc7k325tffg900-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28808
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 941.871 ; gain = 444.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_DataSource_Scrambler_0_1' [f:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.gen/sources_1/bd/top/ip/top_DataSource_Scrambler_0_1/synth/top_DataSource_Scrambler_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'DataSource_Scrambler' [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/DataSource_Scrambler.v:46]
INFO: [Synth 8-6157] synthesizing module 'CLKdivide' [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/CLKdivide.v:22]
INFO: [Synth 8-6157] synthesizing module 'Detect_Rise_Positive' [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/Detect_Rise_Positive.v:22]
INFO: [Synth 8-6157] synthesizing module 'Positive' [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/Positive.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Positive' (0#1) [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/Positive.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Detect_Rise_Positive' (0#1) [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/Detect_Rise_Positive.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CLKdivide' (0#1) [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/CLKdivide.v:22]
INFO: [Synth 8-6157] synthesizing module 'HeaderProcess' [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/HeaderProcess.v:22]
INFO: [Synth 8-6155] done synthesizing module 'HeaderProcess' (0#1) [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/HeaderProcess.v:22]
INFO: [Synth 8-6157] synthesizing module 'sigSource' [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/sigSource.v:22]
INFO: [Synth 8-6157] synthesizing module 'RS_Gen' [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/RS_Gen.v:22]
INFO: [Synth 8-6157] synthesizing module 'MATLAB_Function' [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/MATLAB_Function.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MATLAB_Function' (0#1) [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/MATLAB_Function.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RS_Gen' (0#1) [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/RS_Gen.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sigSource' (0#1) [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/sigSource.v:22]
INFO: [Synth 8-6157] synthesizing module 'myScrambler' [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/myScrambler.v:22]
INFO: [Synth 8-6155] done synthesizing module 'myScrambler' (0#1) [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/myScrambler.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DataSource_Scrambler' (0#1) [F:/Git_Repository/DVB-S/HDL_Gen/DVBS/DataSource_Scrambler.v:46]
INFO: [Synth 8-6155] done synthesizing module 'top_DataSource_Scrambler_0_1' (0#1) [f:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.gen/sources_1/bd/top/ip/top_DataSource_Scrambler_0_1/synth/top_DataSource_Scrambler_0_1.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1108.789 ; gain = 611.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1108.789 ; gain = 611.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1108.789 ; gain = 611.500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1357.340 ; gain = 860.051
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 21    
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   15 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 33    
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:02:49 . Memory (MB): peak = 1450.809 ; gain = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+----------------------------------+---------------+----------------+
|Module Name | RTL Object                       | Depth x Width | Implemented As | 
+------------+----------------------------------+---------------+----------------+
|sigSource   | alpha1_D_Lookup_Table_table_data | 32768x8       | LUT            | 
|sigSource   | alpha1_D_Lookup_Table_table_data | 32768x8       | LUT            | 
|sigSource   | alpha1_D_Lookup_Table_table_data | 32768x8       | LUT            | 
+------------+----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:02:50 . Memory (MB): peak = 1450.809 ; gain = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:50 ; elapsed = 00:02:50 . Memory (MB): peak = 1450.809 ; gain = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:54 ; elapsed = 00:02:55 . Memory (MB): peak = 1450.809 ; gain = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:54 ; elapsed = 00:02:55 . Memory (MB): peak = 1450.809 ; gain = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1450.809 ; gain = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1450.809 ; gain = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1450.809 ; gain = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1450.809 ; gain = 953.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     3|
|3     |LUT2   |   159|
|4     |LUT3   |    12|
|5     |LUT4   |    43|
|6     |LUT5   |    32|
|7     |LUT6   |  2677|
|8     |MUXF7  |  1272|
|9     |MUXF8  |   120|
|10    |FDCE   |   113|
|11    |FDPE   |     6|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+---------------------+------+
|      |Instance                     |Module               |Cells |
+------+-----------------------------+---------------------+------+
|1     |top                          |                     |  4449|
|2     |  inst                       |DataSource_Scrambler |  4449|
|3     |    u_CLKdivide              |CLKdivide            |    62|
|4     |      u_Detect_Rise_Positive |Detect_Rise_Positive |    11|
|5     |    u_HeaderProcess          |HeaderProcess        |    57|
|6     |    u_myScrambler            |myScrambler          |    40|
|7     |    u_sigSource              |sigSource            |  4285|
|8     |      u_RS_Gen               |RS_Gen               |    38|
|9     |        u_MATLAB_Function    |MATLAB_Function      |    33|
+------+-----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1450.809 ; gain = 953.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1450.809 ; gain = 953.520
Synthesis Optimization Complete : Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 1450.809 ; gain = 953.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1450.809 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_DataSource_Scrambler_0_1' is not ideal for floorplanning, since the cellview 'sigSource' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1450.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: abe8dda4
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:58 ; elapsed = 00:02:59 . Memory (MB): peak = 1450.809 ; gain = 963.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1776.855 ; gain = 0.016
INFO: [Common 17-1381] The checkpoint 'F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_DataSource_Scrambler_0_1_synth_1/top_DataSource_Scrambler_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1776.855 ; gain = 326.047
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_DataSource_Scrambler_0_1, cache-ID = 7685371928d48a4b
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1780.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git_Repository/DVB-S/FPGA_BU01/FPGA_BU01.runs/top_DataSource_Scrambler_0_1_synth_1/top_DataSource_Scrambler_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_DataSource_Scrambler_0_1_utilization_synth.rpt -pb top_DataSource_Scrambler_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 31 21:07:27 2024...
