
---------- Begin Simulation Statistics ----------
simSeconds                                   0.371475                       # Number of seconds simulated (Second)
simTicks                                 371474860000                       # Number of ticks simulated (Tick)
finalTick                                371474860000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1315.69                       # Real time elapsed on the host (Second)
hostTickRate                                282342555                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     674876                       # Number of bytes of host memory used (Byte)
simInsts                                    100000001                       # Number of instructions simulated (Count)
simOps                                      184218798                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    76006                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     140017                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        371474860                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                         100000001                       # Number of instructions committed (Count)
system.cpu.numOps                           184218798                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                       4342                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               3.714749                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.269197                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       97640478     53.00%     53.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult        114699      0.06%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             8      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu             8      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             6      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc            1      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc           23      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     53.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead       2082677      1.13%     54.20% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite     84380898     45.80%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total       184218798                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                10658288                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          10650037                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1442                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             10650215                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                10648824                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999869                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    2710                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             211                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              189                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       83749424                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          83749424                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      83749471                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         83749471                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      2631189                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         2631189                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      2631213                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        2631213                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 350372997000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 350372997000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 350372997000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 350372997000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     86380613                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      86380613                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     86380684                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     86380684                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.030460                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.030460                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.030461                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.030461                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 133161.470727                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 133161.470727                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 133160.256125                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 133160.256125                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1314881                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1314881                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1315134                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1315134                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1315134                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1315134                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1316055                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1316055                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1316065                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1316065                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 168013603000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 168013603000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 168014921000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 168014921000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.015236                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.015236                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.015236                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.015236                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 127664.575569                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 127664.575569                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 127664.606991                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 127664.606991                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                1315041                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           34                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           34                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           34                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           34                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2043838                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2043838                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          193                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           193                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     22492000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     22492000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2044031                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2044031                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000094                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000094                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 116538.860104                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 116538.860104                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           19                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           19                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          174                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          174                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     20207000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     20207000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000085                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000085                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 116132.183908                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 116132.183908                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data           47                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total            47                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           24                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           24                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data           71                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           71                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.338028                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.338028                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data           10                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           10                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      1318000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1318000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.140845                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.140845                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data       131800                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total       131800                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           34                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           34                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           34                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           34                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data     81705586                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       81705586                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      2630996                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      2630996                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 350350505000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 350350505000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     84336582                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     84336582                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.031196                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.031196                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 133162.690099                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 133162.690099                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      1315115                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1315115                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1315881                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1315881                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 167993396000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 167993396000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.015603                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.015603                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 127666.100506                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 127666.100506                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1016.778675                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             85065604                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1316065                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              64.636324                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              255000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1016.778675                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.992948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.992948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          324                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          664                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          174077569                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         174077569                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            45070999                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            2086480                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions            169167                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst       31997306                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          31997306                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      31997306                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         31997306                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          449                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             449                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          449                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            449                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     41207000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     41207000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     41207000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     41207000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     31997755                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      31997755                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     31997755                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     31997755                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000014                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000014                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000014                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 91775.055679                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 91775.055679                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 91775.055679                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 91775.055679                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          385                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               385                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          449                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          449                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          449                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          449                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     40309000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     40309000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     40309000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     40309000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 89775.055679                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 89775.055679                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 89775.055679                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 89775.055679                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    385                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     31997306                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        31997306                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          449                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           449                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     41207000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     41207000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     31997755                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     31997755                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000014                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 91775.055679                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 91775.055679                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          449                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          449                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     40309000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     40309000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 89775.055679                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 89775.055679                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            63.998469                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             31997755                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                449                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           71264.487751                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              123000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    63.998469                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999976                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999976                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           64                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           63995959                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          63995959                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.dtb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.dtb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.dtb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.dtb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.dtb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.dtb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.itb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.itb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.itb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.itb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.itb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.itb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.itb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_dtb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_dtb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_dtb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_dtb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_dtb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_itb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_itb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_itb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_itb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_itb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_itb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_itb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_itb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  184218798                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    18                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    167                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                     35                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       202                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   167                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                    35                       # number of overall hits (Count)
system.l2.overallHits::total                      202                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  282                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1316030                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1316312                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 282                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1316030                       # number of overall misses (Count)
system.l2.overallMisses::total                1316312                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        34624000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    164065699000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       164100323000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       34624000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   164065699000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      164100323000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                449                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1316065                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1316514                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               449                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1316065                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1316514                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.628062                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999973                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999847                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.628062                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999973                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999847                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 122780.141844                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 124667.142086                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    124666.737825                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 122780.141844                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 124667.142086                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   124666.737825                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1299513                       # number of writebacks (Count)
system.l2.writebacks::total                   1299513                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                  7                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     8                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 7                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    8                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst              281                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1316023                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1316304                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             281                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1316023                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1316304                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     28796000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 137744473000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   137773269000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     28796000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 137744473000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  137773269000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.625835                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999968                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999840                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.625835                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999968                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999840                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 102476.868327                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 104667.223141                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 104666.755552                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 102476.868327                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 104667.223141                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 104666.755552                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                        1299979                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             167                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                167                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           282                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              282                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     34624000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     34624000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          449                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            449                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.628062                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.628062                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 122780.141844                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 122780.141844                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst          281                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          281                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     28796000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     28796000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.625835                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.625835                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 102476.868327                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 102476.868327                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  4                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     4                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          1315877                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1315877                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 164045646000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   164045646000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1315881                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1315881                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.999997                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999997                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 124666.398151                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 124666.398151                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      1315877                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1315877                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 137728106000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 137728106000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999997                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 104666.398151                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 104666.398151                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data             31                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                31                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          153                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             153                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     20053000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     20053000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          184                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           184                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.831522                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.831522                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 131065.359477                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 131065.359477                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data            7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data          146                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          146                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     16367000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     16367000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.793478                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.793478                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 112102.739726                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 112102.739726                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          356                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              356                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          356                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          356                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1314881                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1314881                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1314881                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1314881                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16051.006611                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      2631871                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1316363                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.999350                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      102000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.629191                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         5.657750                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     16044.719671                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000345                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.979292                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.979676                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16384                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   36                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  324                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3236                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                12788                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   22371395                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  22371395                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   5198052.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1124.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   5264092.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000901676750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       261072                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       261073                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             7956869                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            4955126                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1316304                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1299513                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   5265216                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  5198052                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.69                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               5265216                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              5198052                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1316066                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 1316066                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1316166                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                 1316169                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     233                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     233                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     133                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     131                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                 255199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                 255199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 261012                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 261023                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 261066                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 261070                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 261069                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 261072                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 261086                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 261087                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 261086                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 261081                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 261080                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 261079                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 261077                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 261078                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 261076                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 261074                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                 255265                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                 255255                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       261073                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      20.167601                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     19.905443                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    120.114133                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047       261072    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        261073                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       261072                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      19.910281                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     19.905603                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.418001                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               61      0.02%      0.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                6      0.00%      0.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            11605      4.45%      4.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                8      0.00%      4.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20           249378     95.52%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                9      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        261072                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               336973824                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            332675328                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              907124169.85633957                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              895552738.07761848                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  371474807000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     142011.01                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        71936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    336901888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    332673664                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 193649.712930775451                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 906930520.143408894539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 895548258.635860323906                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1124                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      5264092                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      5198052                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     48731000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 241360042750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 8740090753500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     43354.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     45850.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1681416.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        71936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    336901888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      336973824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        71936                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        71936                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    332675328                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    332675328                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          281                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1316023                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1316304                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1299513                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1299513                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         193650                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      906930520                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         907124170                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       193650                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        193650                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    895552738                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        895552738                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    895552738                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        193650                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     906930520                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1802676908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              5265216                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             5198026                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       329104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       329180                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       328868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       329156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       329216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       329240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       329092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       329060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       329136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       329164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       328992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       328924                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       328928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       328952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       329076                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       329128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       324892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       324908                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       324716                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       324844                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       324998                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       325040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       324932                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       324944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       324960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       324968                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       324852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       324736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       324736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       324736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       324852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       324912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            142685973750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           26326080000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       241408773750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                27099.74                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           45849.74                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             4741120                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            4669186                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.83                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1052934                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   635.981363                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   505.157508                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   371.763757                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        25469      2.42%      2.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        19892      1.89%      4.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       418730     39.77%     44.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         8132      0.77%     44.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        55508      5.27%     50.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         8280      0.79%     50.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        42533      4.04%     54.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        10698      1.02%     55.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       463692     44.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1052934                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             336973824                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten          332673664                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              907.124170                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              895.548259                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   14.08                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.09                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      3759167160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1998037140                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    18799020240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   13568184180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 29323859760.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  85533348420                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  70618263360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  223599880260                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   601.924664                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 179984960250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  12404340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 179085559750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      3758795880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1997847390                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    18794622000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   13565485440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 29323859760.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  85561719600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  70594371840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  223596701910                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   601.916108                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 179922542250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  12404340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 179147977750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 427                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1299513                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               337                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1315877                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1315877                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            427                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      3932458                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3932458                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    669649152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                669649152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1316304                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1316304    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1316304                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         23408362000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        22793773000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2616154                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1299856                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                633                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2614394                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          385                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              626                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1315881                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1315881                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            449                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           184                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1283                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3947171                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                3948454                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       213504                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673522176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               673735680                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1299979                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 332675328                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2616493                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000073                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.008521                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2616303     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     190      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2616493                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 371474860000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        13154068000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           4041999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       11844591993                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       2631940                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1315426                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             129                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          129                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                       153737668                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       217737192                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
