$date
	Sun Apr  3 16:11:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_mux_sext $end
$var wire 32 ! LoadStoreAddress [31:0] $end
$var wire 12 " LoadStore12Address [11:0] $end
$var reg 12 # Load12Address [11:0] $end
$var reg 1 $ LoadStoresel $end
$var reg 12 % Store12Address [11:0] $end
$scope module LoadStoremux $end
$var wire 12 & Load12Address [11:0] $end
$var wire 1 $ LoadStoresel $end
$var wire 12 ' Store12Address [11:0] $end
$var reg 12 ( LoadStore12Address [11:0] $end
$upscope $end
$scope module twelve2thirtytwo_mux $end
$var wire 12 ) LoadStore12Address [11:0] $end
$var wire 32 * LoadStoreAddress [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100001 *
b100001 )
b100001 (
b110001110000 '
b100001 &
b110001110000 %
0$
b100001 #
b100001 "
b100001 !
$end
#10
b11111111111111111111110001110000 !
b11111111111111111111110001110000 *
b110001110000 "
b110001110000 (
b110001110000 )
1$
#20
b1001 #
b1001 &
