$date
	Sun Oct 23 07:56:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#183102
b1010 &
b1010 %
1$
b1010 !
1"
#183103
0"
#183106
b101 &
b101 %
#183110
b10000 &
b10000 %
#183114
b1000 &
b1000 %
#183118
b100 &
b100 %
#183122
b10 &
b10 %
#183126
b1 &
1#
b1 %
#183130
b0 &
b0 %
0#
0$
#1200115
b1011 !
1"
#1200118
b1011 &
b1011 %
1$
#1200119
0"
#1200122
b100010 &
b100010 %
#1200126
b10001 &
b10001 %
#1200130
b110100 &
b110100 %
#1200134
b11010 &
b11010 %
#1200138
b1101 &
b1101 %
#1200142
b101000 &
b101000 %
#1200146
b10100 &
b10100 %
#1200150
b1010 &
b1010 %
#1200154
b101 &
b101 %
#1200158
b10000 &
b10000 %
#1200162
b1000 &
b1000 %
#1200166
b100 &
b100 %
#1200170
b10 &
b10 %
#1200174
b1 &
1#
b1 %
#1200178
b0 &
b0 %
0#
0$
#2208090
b101 &
b101 %
1$
b101 !
1"
#2208091
0"
#2208094
b10000 &
b10000 %
#2208098
b1000 &
b1000 %
#2208102
b100 &
b100 %
#2208106
b10 &
b10 %
#2208110
b1 &
1#
b1 %
#2208114
b0 &
b0 %
0#
0$
#4500012
