/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az121-246
+ date
Thu Mar  4 05:01:25 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1614834086
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[58132,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az121-246

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 04 2021 (04:53:39)
Run date:          Mar 04 2021 (05:01:26+0000)
Run host:          fv-az121-246.r3zmnl2hxayupdnylm4u1ubkwe.cx.internal.cloudapp.net (pid=6928)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az121-246
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121292KB, total=7121292KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=66aef320-fbe2-714a-a0f7-e7f10fac6730, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1039-azure, OSVersion="#41~18.04.1-Ubuntu SMP Mon Jan 18 14:00:01 UTC 2021", HostName=fv-az121-246, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
  Memory has type "local" depth 0
    size 7292203008 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00313891 sec
      iterations=10000000... time=0.0313862 sec
      iterations=100000000... time=0.339485 sec
      iterations=300000000... time=0.956623 sec
      iterations=600000000... time=1.95558 sec
      iterations=600000000... time=1.45012 sec
      result: 2.37406 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00327481 sec
      iterations=10000000... time=0.033302 sec
      iterations=100000000... time=0.342111 sec
      iterations=300000000... time=1.02467 sec
      result: 9.36888 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00196821 sec
      iterations=10000000... time=0.0199937 sec
      iterations=100000000... time=0.20406 sec
      iterations=500000000... time=1.0188 sec
      result: 7.85241 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.463939 sec
      iterations=2... time=0.911342 sec
      iterations=4... time=1.73449 sec
      result: 2.47622 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000155401 sec
      iterations=10000... time=0.0016134 sec
      iterations=100000... time=0.0167066 sec
      iterations=1000000... time=0.160669 sec
      iterations=7000000... time=1.13351 sec
      result: 1.6193 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000472502 sec
      iterations=10000... time=0.00512462 sec
      iterations=100000... time=0.0483019 sec
      iterations=1000000... time=0.482215 sec
      iterations=2000000... time=0.9849 sec
      iterations=4000000... time=1.95082 sec
      result: 4.87705 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.00988523 sec
      iterations=10000... time=0.100359 sec
      iterations=100000... time=0.994664 sec
      iterations=200000... time=1.99993 sec
      result: 99.9967 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0125087 sec
      iterations=10000... time=0.119824 sec
      iterations=90000... time=1.13921 sec
      result: 126.579 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=3.1e-05 sec
      iterations=1000... time=0.000306501 sec
      iterations=10000... time=0.00309231 sec
      iterations=100000... time=0.0325745 sec
      iterations=1000000... time=0.320398 sec
      iterations=3000000... time=0.977837 sec
      iterations=6000000... time=1.93717 sec
      result: 76.1192 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.6e-06 sec
      iterations=10... time=4.6301e-05 sec
      iterations=100... time=0.000443001 sec
      iterations=1000... time=0.00451861 sec
      iterations=10000... time=0.045377 sec
      iterations=100000... time=0.468533 sec
      iterations=200000... time=0.930257 sec
      iterations=400000... time=1.89287 sec
      result: 41.5471 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00370511 sec
      iterations=10... time=0.0384537 sec
      iterations=100... time=0.41665 sec
      iterations=300... time=1.26252 sec
      result: 9.34358 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.114581 sec
      iterations=10... time=1.18485 sec
      result: 9.06224 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.9e-06 sec
      iterations=10000... time=3.2e-05 sec
      iterations=100000... time=0.000361701 sec
      iterations=1000000... time=0.00312531 sec
      iterations=10000000... time=0.0315608 sec
      iterations=100000000... time=0.327966 sec
      iterations=300000000... time=0.988198 sec
      iterations=600000000... time=1.96412 sec
      result: 0.409191 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.24e-05 sec
      iterations=10000... time=0.000191901 sec
      iterations=100000... time=0.00255301 sec
      iterations=1000000... time=0.0198908 sec
      iterations=10000000... time=0.198818 sec
      iterations=60000000... time=1.20778 sec
      result: 2.5162 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.0001195 sec
      iterations=10000... time=0.000647302 sec
      iterations=100000... time=0.00567182 sec
      iterations=1000000... time=0.0633327 sec
      iterations=10000000... time=0.651329 sec
      iterations=20000000... time=1.30004 sec
      result: 8.12524 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000170101 sec
      iterations=10000... time=0.0013944 sec
      iterations=100000... time=0.0132355 sec
      iterations=1000000... time=0.136719 sec
      iterations=8000000... time=1.14444 sec
      result: 17.8819 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=6.3e-06 sec
      iterations=100... time=6.08e-05 sec
      iterations=1000... time=0.000606601 sec
      iterations=10000... time=0.00615682 sec
      iterations=100000... time=0.062783 sec
      iterations=1000000... time=0.634749 sec
      iterations=2000000... time=1.28216 sec
      result: 38.3353 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.5e-06 sec
      iterations=10... time=9.45e-05 sec
      iterations=100... time=0.000946703 sec
      iterations=1000... time=0.00939983 sec
      iterations=10000... time=0.094817 sec
      iterations=100000... time=0.980369 sec
      iterations=200000... time=1.85529 sec
      result: 21.1943 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00677222 sec
      iterations=10... time=0.0689891 sec
      iterations=100... time=0.713615 sec
      iterations=200... time=1.4063 sec
      result: 5.59222 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.194865 sec
      iterations=6... time=1.17798 sec
      result: 5.46904 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0743434 sec
      iterations=10... time=0.748812 sec
      iterations=20... time=1.49671 sec
      result: 14.348 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.08e-05 sec
      iterations=10... time=0.000224401 sec
      iterations=100... time=0.00268071 sec
      iterations=1000... time=0.0245001 sec
      iterations=10000... time=0.248899 sec
      iterations=40000... time=0.951804 sec
      iterations=80000... time=1.91619 sec
      result: 0.0721431 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=4.75e-05 sec
      iterations=10... time=0.000577002 sec
      iterations=100... time=0.00405051 sec
      iterations=1000... time=0.0414709 sec
      iterations=10000... time=0.438121 sec
      iterations=30000... time=1.26498 sec
      result: 0.288551 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00665382 sec
      iterations=10... time=0.0683338 sec
      iterations=100... time=0.694868 sec
      iterations=200... time=1.38395 sec
      result: 0.355558 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.196283 sec
      iterations=6... time=1.16438 sec
      result: 0.344853 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00309051 sec
      iterations=10000000... time=0.0321637 sec
      iterations=100000000... time=0.322792 sec
      iterations=300000000... time=0.981508 sec
      iterations=600000000... time=1.95744 sec
      iterations=600000000... time=1.44931 sec
      result: 2.36164 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00358731 sec
      iterations=10000000... time=0.0374271 sec
      iterations=100000000... time=0.341866 sec
      iterations=300000000... time=1.0243 sec
      result: 9.3723 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00194481 sec
      iterations=10000000... time=0.0194734 sec
      iterations=100000000... time=0.200491 sec
      iterations=500000000... time=1.01702 sec
      result: 7.86615 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.215081 sec
      iterations=5... time=1.10667 sec
      result: 4.85125 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000155101 sec
      iterations=10000... time=0.00158215 sec
      iterations=100000... time=0.0159785 sec
      iterations=1000000... time=0.166134 sec
      iterations=7000000... time=1.16396 sec
      result: 1.6628 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000532201 sec
      iterations=10000... time=0.00534462 sec
      iterations=100000... time=0.0498324 sec
      iterations=1000000... time=0.531894 sec
      iterations=2000000... time=1.03047 sec
      result: 5.15233 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.00957638 sec
      iterations=10000... time=0.0968974 sec
      iterations=100000... time=0.970377 sec
      iterations=200000... time=2.00572 sec
      result: 100.286 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0106312 sec
      iterations=10000... time=0.112449 sec
      iterations=100000... time=1.10669 sec
      result: 110.669 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.4e-06 sec
      iterations=10... time=3.95e-06 sec
      iterations=100... time=6.97e-05 sec
      iterations=1000... time=0.000389552 sec
      iterations=10000... time=0.00332151 sec
      iterations=100000... time=0.0331596 sec
      iterations=1000000... time=0.319965 sec
      iterations=3000000... time=0.95669 sec
      iterations=6000000... time=1.9416 sec
      result: 75.9457 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.45e-06 sec
      iterations=10... time=4.885e-05 sec
      iterations=100... time=0.000479452 sec
      iterations=1000... time=0.00479756 sec
      iterations=10000... time=0.0492244 sec
      iterations=100000... time=0.501858 sec
      iterations=200000... time=0.994614 sec
      iterations=400000... time=1.9938 sec
      result: 39.4438 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00394096 sec
      iterations=10... time=0.0415424 sec
      iterations=100... time=0.409368 sec
      iterations=300... time=1.00897 sec
      result: 11.6916 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.118939 sec
      iterations=9... time=1.00289 sec
      result: 9.63586 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.3e-06 sec
      iterations=10000... time=3.185e-05 sec
      iterations=100000... time=0.000309551 sec
      iterations=1000000... time=0.00313366 sec
      iterations=10000000... time=0.0317616 sec
      iterations=100000000... time=0.323472 sec
      iterations=300000000... time=0.977335 sec
      iterations=600000000... time=1.93022 sec
      result: 0.402129 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.21e-05 sec
      iterations=10000... time=0.000191551 sec
      iterations=100000... time=0.00192121 sec
      iterations=1000000... time=0.0196842 sec
      iterations=10000000... time=0.204201 sec
      iterations=50000000... time=1.01016 sec
      result: 2.5254 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.0001899 sec
      iterations=10000... time=0.000733452 sec
      iterations=100000... time=0.00565442 sec
      iterations=1000000... time=0.0592845 sec
      iterations=10000000... time=0.601991 sec
      iterations=20000000... time=1.18149 sec
      result: 7.38434 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000248251 sec
      iterations=10000... time=0.00200051 sec
      iterations=100000... time=0.0185041 sec
      iterations=1000000... time=0.169699 sec
      iterations=6000000... time=1.22651 sec
      result: 25.5522 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.25e-06 sec
      iterations=10... time=5.3e-06 sec
      iterations=100... time=4.675e-05 sec
      iterations=1000... time=0.000492502 sec
      iterations=10000... time=0.00494116 sec
      iterations=100000... time=0.0488325 sec
      iterations=1000000... time=0.484636 sec
      iterations=2000000... time=0.968269 sec
      iterations=4000000... time=1.9382 sec
      result: 50.7193 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.7e-06 sec
      iterations=10... time=9.63e-05 sec
      iterations=100... time=0.00102005 sec
      iterations=1000... time=0.00966568 sec
      iterations=10000... time=0.106693 sec
      iterations=100000... time=0.97944 sec
      iterations=200000... time=1.93335 sec
      result: 20.3386 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00680182 sec
      iterations=10... time=0.0669079 sec
      iterations=100... time=0.673283 sec
      iterations=200... time=1.35098 sec
      result: 5.82122 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.187393 sec
      iterations=6... time=1.12756 sec
      result: 5.71362 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0737654 sec
      iterations=10... time=0.755776 sec
      iterations=20... time=1.50115 sec
      result: 14.3056 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=7.4e-06 sec
      iterations=10... time=2.975e-05 sec
      iterations=100... time=0.000283101 sec
      iterations=1000... time=0.00260876 sec
      iterations=10000... time=0.0280386 sec
      iterations=100000... time=0.296259 sec
      iterations=400000... time=1.14079 sec
      result: 0.255613 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.6e-05 sec
      iterations=10... time=0.00014055 sec
      iterations=100... time=0.0012934 sec
      iterations=1000... time=0.0129686 sec
      iterations=10000... time=0.134776 sec
      iterations=80000... time=1.0506 sec
      result: 0.444087 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00149055 sec
      iterations=10... time=0.0162173 sec
      iterations=100... time=0.164856 sec
      iterations=700... time=1.2132 sec
      result: 1.4196 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0493782 sec
      iterations=10... time=0.506703 sec
      iterations=20... time=1.04564 sec
      result: 1.28005 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Mar  4 05:03:49 UTC 2021
+ echo Done.
Done.
  Elapsed time: 143.8 s
