// Seed: 1550563259
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    output supply1 id_2
    , id_4
);
  always begin : LABEL_0
    id_4 <= (id_4) == (id_4);
    $display(id_4);
  end
  assign module_1.id_7 = 0;
endmodule
macromodule module_1 (
    input tri0 id_0,
    output tri id_1,
    output supply0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input wire id_5,
    output supply1 id_6,
    output supply1 id_7,
    input wor id_8,
    input wor id_9,
    output supply1 id_10,
    input tri1 id_11,
    input uwire id_12,
    input wor id_13,
    output wor id_14,
    output tri1 id_15
);
  wire id_17;
  always id_17 = id_17;
  assign id_2 = id_8;
  module_0 modCall_1 (
      id_6,
      id_14,
      id_3
  );
endmodule
