$date
	Tue Sep  4 09:23:30 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module hadder_tb $end
$var wire 1 ! t_c $end
$var wire 1 " t_s $end
$var reg 1 # t_a $end
$var reg 1 $ t_b $end
$scope module my_hadder $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ! c $end
$var wire 1 " s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#5
1"
1$
1&
#10
0$
0&
1#
1%
#15
0"
1!
1$
1&
#20
0!
0$
0&
0#
0%
