{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429303050449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429303050451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 16:37:30 2015 " "Processing started: Fri Apr 17 16:37:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429303050451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429303050451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429303050452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1429303050974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5_Mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab5_Mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_mem-SYN " "Found design unit 1: lab5_mem-SYN" {  } { { "Lab5_Mem.vhd" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052207 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Mem " "Found entity 1: Lab5_Mem" {  } { { "Lab5_Mem.vhd" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429303052207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5_Reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Lab5_Reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab5_Reg-Lab5_Reg_B " "Found design unit 1: Lab5_Reg-Lab5_Reg_B" {  } { { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052212 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Reg " "Found entity 1: Lab5_Reg" {  } { { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429303052212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5_IR.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Lab5_IR.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab5_IR-Lab5_IR_B " "Found design unit 1: Lab5_IR-Lab5_IR_B" {  } { { "Lab5_IR.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_IR.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052218 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab5_IR " "Found entity 1: Lab5_IR" {  } { { "Lab5_IR.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_IR.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429303052218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5_Mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Lab5_Mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab5_Mux-Lab5_Mux_B " "Found design unit 1: Lab5_Mux-Lab5_Mux_B" {  } { { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052224 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Mux " "Found entity 1: Lab5_Mux" {  } { { "Lab5_Mux.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Mux.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429303052224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5_AddSub.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file Lab5_AddSub.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 One_Bit_Full_Adder-One_Bit_Full_Adder_B " "Found design unit 1: One_Bit_Full_Adder-One_Bit_Full_Adder_B" {  } { { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052230 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Lab5_AddSub-Lab5_AddSub_B " "Found design unit 2: Lab5_AddSub-Lab5_AddSub_B" {  } { { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052230 ""} { "Info" "ISGN_ENTITY_NAME" "1 One_Bit_Full_Adder " "Found entity 1: One_Bit_Full_Adder" {  } { { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052230 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab5_AddSub " "Found entity 2: Lab5_AddSub" {  } { { "Lab5_AddSub.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429303052230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5_Ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Lab5_Ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab5_Ctrl-Lab5_Ctrl_B " "Found design unit 1: Lab5_Ctrl-Lab5_Ctrl_B" {  } { { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052237 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Ctrl " "Found entity 1: Lab5_Ctrl" {  } { { "Lab5_Ctrl.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429303052237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Lab5b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab5b-Lab5b_B " "Found design unit 1: Lab5b-Lab5b_B" {  } { { "Lab5b.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5b.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052242 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab5b " "Found entity 1: Lab5b" {  } { { "Lab5b.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5b.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429303052242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5_Decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Lab5_Decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab5_Decoder-Lab5_Decoder_B " "Found design unit 1: Lab5_Decoder-Lab5_Decoder_B" {  } { { "Lab5_Decoder.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Decoder.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052248 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Decoder " "Found entity 1: Lab5_Decoder" {  } { { "Lab5_Decoder.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Decoder.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429303052248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5_Ctrl_tst.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Lab5_Ctrl_tst.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab5_Ctrl_tst-Lab5_Ctrl_tst_B " "Found design unit 1: Lab5_Ctrl_tst-Lab5_Ctrl_tst_B" {  } { { "Lab5_Ctrl_tst.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl_tst.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052254 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Ctrl_tst " "Found entity 1: Lab5_Ctrl_tst" {  } { { "Lab5_Ctrl_tst.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Ctrl_tst.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429303052254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5_Processor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Lab5_Processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab5_Processor-Lab5_Processor_B " "Found design unit 1: Lab5_Processor-Lab5_Processor_B" {  } { { "Lab5_Processor.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Processor.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052262 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Processor " "Found entity 1: Lab5_Processor" {  } { { "Lab5_Processor.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Processor.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429303052262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5a.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Lab5a.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab5a-Lab5a_B " "Found design unit 1: Lab5a-Lab5a_B" {  } { { "Lab5a.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5a.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052267 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab5a " "Found entity 1: Lab5a" {  } { { "Lab5a.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5a.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429303052267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5_Counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Lab5_Counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab5_Counter-Lab5_Counter_B " "Found design unit 1: Lab5_Counter-Lab5_Counter_B" {  } { { "Lab5_Counter.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Counter.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052271 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Counter " "Found entity 1: Lab5_Counter" {  } { { "Lab5_Counter.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Counter.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429303052271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5_Main.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Lab5_Main.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab5_Main-Lab5_Main_B " "Found design unit 1: Lab5_Main-Lab5_Main_B" {  } { { "Lab5_Main.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Main.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052277 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Main " "Found entity 1: Lab5_Main" {  } { { "Lab5_Main.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Main.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429303052277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429303052277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5_Processor " "Elaborating entity \"Lab5_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429303052543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_Ctrl Lab5_Ctrl:Ctrl " "Elaborating entity \"Lab5_Ctrl\" for hierarchy \"Lab5_Ctrl:Ctrl\"" {  } { { "Lab5_Processor.vhdl" "Ctrl" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Processor.vhdl" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429303052583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_Decoder Lab5_Decoder:DecX " "Elaborating entity \"Lab5_Decoder\" for hierarchy \"Lab5_Decoder:DecX\"" {  } { { "Lab5_Processor.vhdl" "DecX" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Processor.vhdl" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429303052617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_IR Lab5_IR:IR " "Elaborating entity \"Lab5_IR\" for hierarchy \"Lab5_IR:IR\"" {  } { { "Lab5_Processor.vhdl" "IR" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Processor.vhdl" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429303052653 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load Lab5_IR.vhdl(33) " "VHDL Process Statement warning at Lab5_IR.vhdl(33): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_IR.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_IR.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1429303052674 "|Lab5a|Lab5_Processor:Proc|Lab5_IR:IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_Reg Lab5_Reg:Reg0 " "Elaborating entity \"Lab5_Reg\" for hierarchy \"Lab5_Reg:Reg0\"" {  } { { "Lab5_Processor.vhdl" "Reg0" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Processor.vhdl" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429303052677 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load Lab5_Reg.vhdl(34) " "VHDL Process Statement warning at Lab5_Reg.vhdl(34): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab5_Reg.vhdl" "" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Reg.vhdl" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1429303052705 "|Lab5a|Lab5_Processor:Proc|Lab5_Reg:Reg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_Mux Lab5_Mux:Mux " "Elaborating entity \"Lab5_Mux\" for hierarchy \"Lab5_Mux:Mux\"" {  } { { "Lab5_Processor.vhdl" "Mux" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Processor.vhdl" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429303052728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5_AddSub Lab5_AddSub:Adder " "Elaborating entity \"Lab5_AddSub\" for hierarchy \"Lab5_AddSub:Adder\"" {  } { { "Lab5_Processor.vhdl" "Adder" { Text "/users/rcbarke/ECE327/Lab5/Lab5_Processor.vhdl" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429303052760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "One_Bit_Full_Adder Lab5_AddSub:Adder\|One_Bit_Full_Adder:\\Gen_Adder:0:AdderX " "Elaborating entity \"One_Bit_Full_Adder\" for hierarchy \"Lab5_AddSub:Adder\|One_Bit_Full_Adder:\\Gen_Adder:0:AdderX\"" {  } { { "Lab5_AddSub.vhdl" "\\Gen_Adder:0:AdderX" { Text "/users/rcbarke/ECE327/Lab5/Lab5_AddSub.vhdl" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429303052786 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1429303053873 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429303054502 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429303054502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "542 " "Implemented 542 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429303054678 ""} { "Info" "ICUT_CUT_TM_OPINS" "186 " "Implemented 186 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429303054678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "337 " "Implemented 337 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429303054678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429303054678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429303054706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 16:37:34 2015 " "Processing ended: Fri Apr 17 16:37:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429303054706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429303054706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429303054706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429303054706 ""}
