# system info nco on 2023.03.28.00:04:34
system_info:
name,value
DEVICE,5CEBA4F23C8
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1679987073
#
#
# Files generated for nco on 2023.03.28.00:04:34
files:
filepath,kind,attributes,module,is_top
simulation/nco.v,VERILOG,,nco,true
simulation/submodules/mentor/sid_2c_1p.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/sid_2c_1p.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/sid_2c_1p.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/sid_2c_1p.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_nco_mob_rw.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_nco_mob_rw.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_nco_mob_rw.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_nco_mob_rw.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_gar.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_gar.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_gar.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_gar.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_nco_isdr.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_nco_isdr.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_nco_isdr.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_nco_isdr.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/segment_arr_tdl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/segment_arr_tdl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/segment_arr_tdl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/segment_arr_tdl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/segment_sel.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/segment_sel.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/segment_sel.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/segment_sel.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_dxx_g.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_dxx_g.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_dxx_g.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_dxx_g.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_dxx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_dxx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_xnqg.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_xnqg.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_xnqg.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_xnqg.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/mentor/asj_altqmcpipe.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/aldec/asj_altqmcpipe.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/synopsys/asj_altqmcpipe.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/cadence/asj_altqmcpipe.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,nco_nco_ii_0,false
simulation/submodules/nco_nco_ii_0_sin.hex,HEX,,nco_nco_ii_0,false
simulation/submodules/nco_nco_ii_0_cos.hex,HEX,,nco_nco_ii_0,false
simulation/submodules/nco_nco_ii_0.v,VERILOG,,nco_nco_ii_0,false
simulation/submodules/nco_nco_ii_0_tb.vhd,OTHER,,nco_nco_ii_0,false
simulation/submodules/c_model/model_wrapper.cpp,OTHER,,nco_nco_ii_0,false
simulation/submodules/c_model/nco_model.cpp,OTHER,,nco_nco_ii_0,false
simulation/submodules/c_model/nco_model.h,OTHER,,nco_nco_ii_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nco.nco_ii_0,nco_nco_ii_0
