                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.0 #6037 (May 26 2011) (Linux)
                              4 ; This file was generated Thu Oct 18 21:21:39 2018
                              5 ;--------------------------------------------------------
                              6 	.module cmd_if
                              7 	.optsdcc -mmcs51 --model-small
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl _TF2
                             13 	.globl _TI
                             14 	.globl _RI
                             15 	.globl _EX12
                             16 	.globl _EX11
                             17 	.globl _EX10
                             18 	.globl _EX9
                             19 	.globl _EX8
                             20 	.globl _ES1
                             21 	.globl _PS1
                             22 	.globl _EX6
                             23 	.globl _EX5
                             24 	.globl _EX4
                             25 	.globl _EX3
                             26 	.globl _EX2
                             27 	.globl _EX7
                             28 	.globl _EA
                             29 	.globl _WDT
                             30 	.globl _ET2
                             31 	.globl _ES
                             32 	.globl _ET1
                             33 	.globl _EX1
                             34 	.globl _ET0
                             35 	.globl _EX0
                             36 	.globl _TF1
                             37 	.globl _TR1
                             38 	.globl _TF0
                             39 	.globl _TR0
                             40 	.globl _IE1
                             41 	.globl _IT1
                             42 	.globl _IE0
                             43 	.globl _IT0
                             44 	.globl _P3_7
                             45 	.globl _P3_6
                             46 	.globl _P3_5
                             47 	.globl _P3_4
                             48 	.globl _P3_3
                             49 	.globl _P3_2
                             50 	.globl _P3_1
                             51 	.globl _P3_0
                             52 	.globl _P2_7
                             53 	.globl _P2_6
                             54 	.globl _P2_5
                             55 	.globl _P2_4
                             56 	.globl _P2_3
                             57 	.globl _P2_2
                             58 	.globl _P2_1
                             59 	.globl _P2_0
                             60 	.globl _P1_7
                             61 	.globl _P1_6
                             62 	.globl _P1_5
                             63 	.globl _P1_4
                             64 	.globl _P1_3
                             65 	.globl _P1_2
                             66 	.globl _P1_1
                             67 	.globl _P1_0
                             68 	.globl _P0_7
                             69 	.globl _P0_6
                             70 	.globl _P0_5
                             71 	.globl _P0_4
                             72 	.globl _P0_3
                             73 	.globl _P0_2
                             74 	.globl _P0_1
                             75 	.globl _P0_0
                             76 	.globl _DMAC
                             77 	.globl _DMATA
                             78 	.globl _DMASA
                             79 	.globl _TMR2
                             80 	.globl _TMR1
                             81 	.globl _TMR0
                             82 	.globl _SRST
                             83 	.globl _B
                             84 	.globl _EIE
                             85 	.globl _ACC
                             86 	.globl _ADCON
                             87 	.globl _PSW
                             88 	.globl _TH2
                             89 	.globl _TL2
                             90 	.globl _RCAP2H
                             91 	.globl _RCAP2L
                             92 	.globl _T2CON
                             93 	.globl _CCEN
                             94 	.globl _IRCON
                             95 	.globl _S0RELH
                             96 	.globl _IP1
                             97 	.globl _IEN1
                             98 	.globl _DMAM1
                             99 	.globl _DMAM0
                            100 	.globl _DMASEL
                            101 	.globl _DMAC2
                            102 	.globl _DMAC1
                            103 	.globl _DMAC0
                            104 	.globl _P3
                            105 	.globl _S0RELL
                            106 	.globl _IP0
                            107 	.globl _IEN0
                            108 	.globl _DMAT2
                            109 	.globl _DMAT1
                            110 	.globl _DMAT0
                            111 	.globl _DMAS2
                            112 	.globl _DMAS1
                            113 	.globl _DMAS0
                            114 	.globl _P2
                            115 	.globl _IEN2
                            116 	.globl _SBUF
                            117 	.globl _SCON
                            118 	.globl _PSBANK
                            119 	.globl _DPS
                            120 	.globl _P1
                            121 	.globl _CKCON
                            122 	.globl _TH1
                            123 	.globl _TH0
                            124 	.globl _TL1
                            125 	.globl _TL0
                            126 	.globl _TMOD
                            127 	.globl _TCON
                            128 	.globl _PCON
                            129 	.globl _WDTREL
                            130 	.globl _DPH
                            131 	.globl _DPL
                            132 	.globl _P0
                            133 	.globl _sq_thrs_ratio_tb
                            134 	.globl _train_save_tb
                            135 	.globl _tx_tb
                            136 	.globl _UPHY_ANAREG_REV_0
                            137 	.globl _dfe_sm_save
                            138 	.globl _dfe_sm_dc
                            139 	.globl _dfe_sm
                            140 	.globl _cds28
                            141 	.globl _lnx_calx_align90_gm
                            142 	.globl _lnx_calx_align90_dac
                            143 	.globl _lnx_calx_align90_dummy_clk
                            144 	.globl _lnx_calx_eom_dpher
                            145 	.globl _lnx_calx_vdda_dll_eom_sel
                            146 	.globl _lnx_calx_dll_eom_gmsel
                            147 	.globl _lnx_calx_vdda_dll_sel
                            148 	.globl _lnx_calx_dll_gmsel
                            149 	.globl _lnx_calx_rxdcc_dll_hg
                            150 	.globl _lnx_calx_rxdcc_dll
                            151 	.globl _lnx_calx_txdcc_hg
                            152 	.globl _lnx_calx_txdcc
                            153 	.globl _lnx_calx_txdcc_pdiv_hg
                            154 	.globl _lnx_calx_txdcc_pdiv
                            155 	.globl _lnx_spdoft_tx_preset_index_lane
                            156 	.globl _lnx_cal_sellv_rxeomclk
                            157 	.globl _lnx_cal_sellv_rxsampler
                            158 	.globl _lnx_cal_sellv_txpre
                            159 	.globl _lnx_cal_sellv_rxdataclk
                            160 	.globl _lnx_cal_sellv_txclk
                            161 	.globl _lnx_cal_sellv_txdata
                            162 	.globl _lnx_cal_align90_gm
                            163 	.globl _lnx_cal_align90_dac
                            164 	.globl _lnx_cal_align90_dummy_clk
                            165 	.globl _lnx_cal_eom_dpher
                            166 	.globl _lnx_cal_vdda_dll_eom_sel
                            167 	.globl _lnx_cal_dll_eom_gmsel
                            168 	.globl _lnx_cal_vdda_dll_sel
                            169 	.globl _lnx_cal_dll_gmsel
                            170 	.globl _lnx_cal_rxdcc_eom_hg
                            171 	.globl _lnx_cal_rxdcc_eom
                            172 	.globl _lnx_cal_rxdcc_data_hg
                            173 	.globl _lnx_cal_rxdcc_data
                            174 	.globl _lnx_cal_rxdcc_dll_hg
                            175 	.globl _lnx_cal_rxdcc_dll
                            176 	.globl _lnx_cal_txdcc_hg
                            177 	.globl _lnx_cal_txdcc
                            178 	.globl _lnx_cal_txdcc_pdiv_hg
                            179 	.globl _lnx_cal_txdcc_pdiv
                            180 	.globl _cmx_cal_sllp_dac_fine_ring
                            181 	.globl _cmx_cal_pll_sllp_dac_coarse_ring
                            182 	.globl _cmx_cal_pll_speed_ring
                            183 	.globl _cmx_cal_plldcc
                            184 	.globl _cmx_cal_lccap_lsb
                            185 	.globl _cmx_cal_lccap_msb
                            186 	.globl _cmx_cal_lcvco_dac_msb
                            187 	.globl _cmx_cal_lcvco_dac_lsb
                            188 	.globl _cmx_cal_lcvco_dac
                            189 	.globl _local_tx_preset_tb
                            190 	.globl _train_g0_index
                            191 	.globl _train_g1_index
                            192 	.globl _train_gn1_index
                            193 	.globl _phase_save
                            194 	.globl _txffe_save
                            195 	.globl _rc_save
                            196 	.globl _phy_mode_lane_table
                            197 	.globl _speedtable
                            198 	.globl _min_gen
                            199 	.globl _max_gen
                            200 	.globl _phy_mode_cmn_table
                            201 	.globl _ring_speedtable
                            202 	.globl _lc_speedtable
                            203 	.globl _TXTRAIN_IF_REG0
                            204 	.globl _CDS_READ_MISC1
                            205 	.globl _CDS_READ_MISC0
                            206 	.globl _DFE_READ_F0D_RIGHT_ODD
                            207 	.globl _DFE_READ_F0D_RIGHT_EVEN
                            208 	.globl _DFE_READ_F0D_LEFT_ODD
                            209 	.globl _DFE_READ_F0D_LEFT_EVEN
                            210 	.globl _DFE_READ_F0D_ODD
                            211 	.globl _DFE_READ_F0D_EVEN
                            212 	.globl _DFE_READ_F0B_ODD
                            213 	.globl _DFE_READ_F0B_EVEN
                            214 	.globl _DFE_READ_F0A_ODD
                            215 	.globl _DFE_READ_F0A_EVEN
                            216 	.globl _DFE_READ_ODD_REG8
                            217 	.globl _DFE_READ_EVEN_REG8
                            218 	.globl _DFE_READ_ODD_REG7
                            219 	.globl _DFE_READ_ODD_REG6
                            220 	.globl _DFE_READ_ODD_REG5
                            221 	.globl _DFE_READ_ODD_REG4
                            222 	.globl _DFE_READ_ODD_REG3
                            223 	.globl _DFE_READ_ODD_REG2
                            224 	.globl _DFE_READ_ODD_REG1
                            225 	.globl _DFE_READ_ODD_REG0
                            226 	.globl _DFE_READ_EVEN_REG7
                            227 	.globl _DFE_READ_EVEN_REG6
                            228 	.globl _DFE_READ_EVEN_REG5
                            229 	.globl _DFE_READ_EVEN_REG4
                            230 	.globl _DFE_READ_EVEN_REG3
                            231 	.globl _DFE_READ_EVEN_REG2
                            232 	.globl _DFE_READ_EVEN_REG1
                            233 	.globl _DFE_READ_EVEN_REG0
                            234 	.globl _TX_TRAIN_IF_REG8
                            235 	.globl _TX_TRAIN_CTRL_LANE
                            236 	.globl _TX_TRAIN_IF_REG7
                            237 	.globl _TX_TRAIN_IF_REG6
                            238 	.globl _TX_TRAIN_IF_REG5
                            239 	.globl _TX_TRAIN_IF_REG4
                            240 	.globl _TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE
                            241 	.globl _TRX_TRAIN_IF_INTERRUPT_MASK0_LANE
                            242 	.globl _TRX_TRAIN_IF_INTERRUPT_LANE
                            243 	.globl _TX_AMP_CTRL_REG0
                            244 	.globl _TX_DRV_RD_OUT_REG0
                            245 	.globl _LINK_TRAIN_MODE0
                            246 	.globl _TX_EMPH_CTRL_REG0
                            247 	.globl _TX_TRAIN_DEFAULT_REG5
                            248 	.globl _TX_TRAIN_DEFAULT_REG4
                            249 	.globl _TX_TRAIN_DEFAULT_REG3
                            250 	.globl _TX_TRAIN_DEFAULT_REG2
                            251 	.globl _TX_TRAIN_DEFAULT_REG1
                            252 	.globl _TX_TRAIN_DEFAULT_REG0
                            253 	.globl _TX_TRAIN_DRIVER_REG2
                            254 	.globl _TX_TRAIN_DRIVER_REG1
                            255 	.globl _TX_TRAIN_DRIVER_REG0
                            256 	.globl _TX_TRAIN_PATTTERN_REG0
                            257 	.globl _TX_TRAIN_IF_REG3
                            258 	.globl _TX_TRAIN_IF_REG2
                            259 	.globl _TX_TRAIN_IF_REG1
                            260 	.globl _TX_TRAIN_IF_REG0
                            261 	.globl _DME_DEC_REG1
                            262 	.globl _DME_DEC_REG0
                            263 	.globl _DME_ENC_REG2
                            264 	.globl _DME_ENC_REG1
                            265 	.globl _DME_ENC_REG0
                            266 	.globl _END_XDAT_CMN
                            267 	.globl _MCU_INFO_13
                            268 	.globl _MCU_INFO_12
                            269 	.globl _MCU_INFO_5
                            270 	.globl _MCU_INFO_4
                            271 	.globl _SYNC_INFO
                            272 	.globl _CDS_EYE_CLK_THR
                            273 	.globl _TX_SAVE_4
                            274 	.globl _TX_SAVE_3
                            275 	.globl _TX_SAVE_2
                            276 	.globl _TX_SAVE_1
                            277 	.globl _TX_SAVE_0
                            278 	.globl _ETH_PRESET1_TB
                            279 	.globl _ETH_PRESET0_TB
                            280 	.globl _SAS_PRESET2_TB
                            281 	.globl _SAS_PRESET1_TB
                            282 	.globl _SAS_PRESET0_TB
                            283 	.globl _G_SELLV_RXSAMPLER
                            284 	.globl _G_SELLV_RXDATACLK
                            285 	.globl _G_SELLV_RXEOMCLK
                            286 	.globl _G_SELLV_TXPRE
                            287 	.globl _G_SELLV_TXDATA
                            288 	.globl _G_SELLV_TXCLK
                            289 	.globl _TIMER_SEL3
                            290 	.globl _TIMER_SEL2
                            291 	.globl _TIMER_SEL1
                            292 	.globl _MCU_CONFIG1
                            293 	.globl _LOOP_CNTS
                            294 	.globl _CAL_DATA1
                            295 	.globl _MCU_CONFIG
                            296 	.globl _CAL_STATUS_READ
                            297 	.globl _CAL_TIME_OUT_AND_DIS
                            298 	.globl _CON_CAL_STEP_SIZE5
                            299 	.globl _CON_CAL_STEP_SIZE4
                            300 	.globl _CON_CAL_STEP_SIZE3
                            301 	.globl _CON_CAL_STEP_SIZE2
                            302 	.globl _CON_CAL_STEP_SIZE1
                            303 	.globl _CONTROL_CONFIG9
                            304 	.globl _CONTROL_CONFIG8
                            305 	.globl _TRAIN_IF_CONFIG
                            306 	.globl _CAL_DATA0
                            307 	.globl _CONTROL_CONFIG7
                            308 	.globl _CONTROL_CONFIG6
                            309 	.globl _CONTROL_CONFIG5
                            310 	.globl _CONTROL_CONFIG4
                            311 	.globl _CONTROL_CONFIG3
                            312 	.globl _CONTROL_CONFIG2
                            313 	.globl _CONTROL_CONFIG1
                            314 	.globl _CONTROL_CONFIG0
                            315 	.globl _FW_REV
                            316 	.globl _CID_REG1
                            317 	.globl _CID_REG0
                            318 	.globl _CMN_MCU_REG
                            319 	.globl _SET_LANE_ISR
                            320 	.globl _CMN_ISR_MASK_1
                            321 	.globl _CMN_ISR_1
                            322 	.globl _CMN_MCU_TIMER3_CONTROL
                            323 	.globl _CMN_MCU_TIMER2_CONTROL
                            324 	.globl _CMN_MCU_TIMER1_CONTROL
                            325 	.globl _CMN_MCU_TIMER0_CONTROL
                            326 	.globl _CMN_MCU_TIMER_CTRL_5_LANE
                            327 	.globl _CMN_MCU_TIMER_CTRL_4_LANE
                            328 	.globl _CMN_MCU_TIMER_CTRL_3_LANE
                            329 	.globl _CMN_MCU_TIMER_CTRL_2_LANE
                            330 	.globl _CMN_MCU_TIMER_CONTROL
                            331 	.globl _CMN_CACHE_DEBUG1
                            332 	.globl _CMN_MCU_GPIO
                            333 	.globl _CMN_ISR_CLEAR_2
                            334 	.globl _CMN_ISR_MASK_2
                            335 	.globl _CMN_ISR_2
                            336 	.globl _MCU_INT_ADDR
                            337 	.globl _CMN_CACHE_DEBUG0
                            338 	.globl _MCU_SDT_CMN
                            339 	.globl _XDATA_MEM_CHECKSUM_CMN_2
                            340 	.globl _XDATA_MEM_CHECKSUM_CMN_1
                            341 	.globl _XDATA_MEM_CHECKSUM_CMN_0
                            342 	.globl _TEST5
                            343 	.globl _PM_CMN_REG2
                            344 	.globl _INPUT_CMN_PIN_REG3
                            345 	.globl __FIELDNAME_
                            346 	.globl _CMN_CALIBRATION
                            347 	.globl _OUTPUT_CMN_PIN_REG0
                            348 	.globl _SPD_CMN_REG1
                            349 	.globl _CLKGEN_CMN_REG1
                            350 	.globl _PLLCAL_REG1
                            351 	.globl _PLLCAL_REG0
                            352 	.globl _ANA_TSEN_CONTROL
                            353 	.globl _INPUT_CMN_PIN_REG2
                            354 	.globl _INPUT_CMN_PIN_REG1
                            355 	.globl _INPUT_CMN_PIN_REG0
                            356 	.globl _PM_CMN_REG1
                            357 	.globl _SYSTEM
                            358 	.globl _TEST4
                            359 	.globl _TEST3
                            360 	.globl _TEST2
                            361 	.globl _TEST1
                            362 	.globl _TEST0
                            363 	.globl _MCU_SYNC2
                            364 	.globl _MCU_SYNC1
                            365 	.globl _MEM_IRQ_CLEAR
                            366 	.globl _APB_CONTROL_REG
                            367 	.globl _ANA_IF_CMN_REG0
                            368 	.globl _MEM_IRQ_MASK
                            369 	.globl _MEM_IRQ
                            370 	.globl _ANA_IF_CMN_REG1
                            371 	.globl _MEM_CMN_ECC_ERR_ADDRESS0
                            372 	.globl _MCU_INFO_3
                            373 	.globl _MCU_INFO_2
                            374 	.globl _MCU_INFO_1
                            375 	.globl _MCU_INFO_0
                            376 	.globl _MEMORY_CONTROL_4
                            377 	.globl _MEMORY_CONTROL_3
                            378 	.globl _MEMORY_CONTROL_2
                            379 	.globl _MEMORY_CONTROL_1
                            380 	.globl _MEMORY_CONTROL_0
                            381 	.globl _MCU_DEBUG1
                            382 	.globl _MCU_DEBUG0
                            383 	.globl _MCU_CONTROL_4
                            384 	.globl _MCU_CONTROL_3
                            385 	.globl _MCU_CONTROL_2
                            386 	.globl _MCU_CONTROL_1
                            387 	.globl _MCU_CONTROL_0
                            388 	.globl _GLOB_L1_SUBSTATES_CFG
                            389 	.globl _GLOB_PIPE_REVISION
                            390 	.globl _GLOB_BIST_DATA_HI
                            391 	.globl _GLOB_BIST_SEQR_CFG
                            392 	.globl _GLOB_BIST_RESULT
                            393 	.globl _GLOB_BIST_MASK
                            394 	.globl _GLOB_BIST_START
                            395 	.globl _GLOB_BIST_LANE_TYPE
                            396 	.globl _GLOB_BIST_CTRL
                            397 	.globl _GLOB_DP_BAL_CFG4
                            398 	.globl _GLOB_DP_BAL_CFG2
                            399 	.globl _GLOB_DP_BAL_CFG0
                            400 	.globl _GLOB_PM_DP_CTRL
                            401 	.globl _GLOB_COUNTER_HI
                            402 	.globl _GLOB_COUNTER_CTRL
                            403 	.globl _GLOB_PM_CFG0
                            404 	.globl _GLOB_DP_SAL_CFG5
                            405 	.globl _GLOB_DP_SAL_CFG3
                            406 	.globl _GLOB_DP_SAL_CFG1
                            407 	.globl _GLOB_DP_SAL_CFG
                            408 	.globl _GLOB_MISC_CTRL
                            409 	.globl _GLOB_CLK_SRC_HI
                            410 	.globl _GLOB_CLK_SRC_LO
                            411 	.globl _GLOB_RST_CLK_CTRL
                            412 	.globl _DFE_STATIC_REG6
                            413 	.globl _DFE_STATIC_REG5
                            414 	.globl _DFE_STATIC_REG4
                            415 	.globl _DFE_STATIC_REG3
                            416 	.globl _DFE_STATIC_REG1
                            417 	.globl _DFE_STATIC_REG0
                            418 	.globl _RX_CMN_0
                            419 	.globl _SRIS_REG1
                            420 	.globl _SRIS_REG0
                            421 	.globl _DTX_PHY_ALIGN_REG2
                            422 	.globl _DTX_PHY_ALIGN_REG1
                            423 	.globl _DTX_PHY_ALIGN_REG0
                            424 	.globl _DTX_REG4
                            425 	.globl _DTX_REG3
                            426 	.globl _DTX_REG2
                            427 	.globl _DTX_REG1
                            428 	.globl _DTX_REG0
                            429 	.globl _TX_CMN_REG
                            430 	.globl _END_XDAT_LANE
                            431 	.globl _TRAIN_CONTROL_17
                            432 	.globl _TRAIN_CONTROL_16
                            433 	.globl _TRAIN_CONTROL_15
                            434 	.globl _TRAIN_CONTROL_14
                            435 	.globl _TRAIN_CONTROL_13
                            436 	.globl _ESM_ERR_N_CNT_LOW_LANE
                            437 	.globl _ESM_POP_N_CNT_LOW_LANE
                            438 	.globl _TRAIN_CONTROL_12
                            439 	.globl _TRAIN_CONTROL_11
                            440 	.globl _TRAIN_CONTROL_10
                            441 	.globl _TRAIN_CONTROL_9
                            442 	.globl _TRAIN_CONTROL_8
                            443 	.globl _TRAIN_CONTROL_7
                            444 	.globl _TRAIN_CONTROL_6
                            445 	.globl _TRAIN_CONTROL_5
                            446 	.globl _TRAIN_CONTROL_4
                            447 	.globl _TRAIN_CONTROL_3
                            448 	.globl _ESM_ERR_POP_CNT_HIGH_LANE
                            449 	.globl _ESM_ERR_P_CNT_LOW_LANE
                            450 	.globl _ESM_POP_P_CNT_LOW_LANE
                            451 	.globl _CDS_CTRL_REG1
                            452 	.globl _CDS_CTRL_REG0
                            453 	.globl _DFE_CONTROL_11
                            454 	.globl _DFE_CONTROL_10
                            455 	.globl _DFE_CONTROL_9
                            456 	.globl _DFE_CONTROL_8
                            457 	.globl _DFE_CONTROL_7
                            458 	.globl _DFE_TEST_5
                            459 	.globl _DFE_TEST_4
                            460 	.globl _DFE_TEST_1
                            461 	.globl _DFE_TEST_0
                            462 	.globl _DFE_CONTROL_6
                            463 	.globl _TRAIN_PARA_3
                            464 	.globl _TRAIN_PARA_2
                            465 	.globl _TRAIN_PARA_1
                            466 	.globl _TRAIN_PARA_0
                            467 	.globl _DLL_CAL
                            468 	.globl _RPTA_CONFIG_1
                            469 	.globl _RPTA_CONFIG_0
                            470 	.globl _TRAIN_CONTROL_2
                            471 	.globl _TRAIN_CONTROL_1
                            472 	.globl _TRAIN_CONTROL_0
                            473 	.globl _DFE_CONTROL_5
                            474 	.globl _DFE_CONTROL_4
                            475 	.globl _DFE_CONTROL_3
                            476 	.globl _DFE_CONTROL_2
                            477 	.globl _DFE_CONTROL_1
                            478 	.globl _DFE_CONTROL_0
                            479 	.globl _TRX_TRAIN_IF_TIMERS_ENABLE_LANE
                            480 	.globl _TRX_TRAIN_IF_TIMERS2_LANE
                            481 	.globl _TRX_TRAIN_IF_TIMERS1_LANE
                            482 	.globl _PHY_LOCAL_VALUE_LANE
                            483 	.globl _PHY_REMOTE_CTRL_VALUE_LANE
                            484 	.globl _PHY_REMOTE_CTRL_COMMAND_LANE
                            485 	.globl _CAL_SAVE_DATA3_LANE
                            486 	.globl _CAL_SAVE_DATA2_LANE
                            487 	.globl _CAL_SAVE_DATA1_LANE
                            488 	.globl _CAL_CTRL4_LANE
                            489 	.globl _CAL_CTRL3_LANE
                            490 	.globl _CAL_CTRL2_LANE
                            491 	.globl _CAL_CTRL1_LANE
                            492 	.globl _LANE_MARGIN_REG0
                            493 	.globl _EOM_VLD_REG4
                            494 	.globl _EOM_REG0
                            495 	.globl _EOM_ERR_REG3
                            496 	.globl _EOM_ERR_REG2
                            497 	.globl _EOM_ERR_REG1
                            498 	.globl _EOM_ERR_REG0
                            499 	.globl _EOM_VLD_REG3
                            500 	.globl _EOM_VLD_REG2
                            501 	.globl _EOM_VLD_REG1
                            502 	.globl _EOM_VLD_REG0
                            503 	.globl _DFE_STATIC_LANE_REG6
                            504 	.globl _DFE_STATIC_LANE_REG5
                            505 	.globl _DFE_STATIC_LANE_REG4
                            506 	.globl _DFE_STATIC_LANE_REG3
                            507 	.globl _DFE_STATIC_LANE_REG1
                            508 	.globl _DFE_STATIC_LANE_REG0
                            509 	.globl _DFE_DCE_REG0
                            510 	.globl _CAL_OFST_REG2
                            511 	.globl _CAL_OFST_REG1
                            512 	.globl _CAL_OFST_REG0
                            513 	.globl _DFE_READ_ODD_2C_REG8
                            514 	.globl _DFE_READ_EVEN_2C_REG8
                            515 	.globl _DFE_READ_ODD_2C_REG7
                            516 	.globl _DFE_READ_ODD_2C_REG6
                            517 	.globl _DFE_READ_ODD_2C_REG5
                            518 	.globl _DFE_READ_ODD_2C_REG4
                            519 	.globl _DFE_READ_ODD_2C_REG3
                            520 	.globl _DFE_READ_ODD_2C_REG2
                            521 	.globl _DFE_READ_ODD_2C_REG1
                            522 	.globl _DFE_READ_ODD_2C_REG0
                            523 	.globl _DFE_READ_EVEN_2C_REG7
                            524 	.globl _DFE_READ_EVEN_2C_REG6
                            525 	.globl _DFE_READ_EVEN_2C_REG5
                            526 	.globl _DFE_READ_EVEN_2C_REG4
                            527 	.globl _DFE_READ_EVEN_2C_REG3
                            528 	.globl _DFE_READ_EVEN_2C_REG2
                            529 	.globl _DFE_READ_EVEN_2C_REG1
                            530 	.globl _DFE_READ_EVEN_2C_REG0
                            531 	.globl _DFE_READ_ODD_SM_REG8
                            532 	.globl _DFE_READ_EVEN_SM_REG8
                            533 	.globl _DFE_READ_ODD_SM_REG7
                            534 	.globl _DFE_READ_ODD_SM_REG6
                            535 	.globl _DFE_READ_ODD_SM_REG5
                            536 	.globl _DFE_READ_ODD_SM_REG4
                            537 	.globl _DFE_READ_ODD_SM_REG3
                            538 	.globl _DFE_READ_ODD_SM_REG2
                            539 	.globl _DFE_READ_ODD_SM_REG1
                            540 	.globl _DFE_READ_ODD_SM_REG0
                            541 	.globl _DFE_READ_EVEN_SM_REG7
                            542 	.globl _DFE_READ_EVEN_SM_REG6
                            543 	.globl _DFE_READ_EVEN_SM_REG5
                            544 	.globl _DFE_READ_EVEN_SM_REG4
                            545 	.globl _DFE_READ_EVEN_SM_REG3
                            546 	.globl _DFE_READ_EVEN_SM_REG2
                            547 	.globl _DFE_READ_EVEN_SM_REG1
                            548 	.globl _DFE_READ_EVEN_SM_REG0
                            549 	.globl _DFE_FEXT_ODD_REG7
                            550 	.globl _DFE_FEXT_ODD_REG6
                            551 	.globl _DFE_FEXT_ODD_REG5
                            552 	.globl _DFE_FEXT_ODD_REG4
                            553 	.globl _DFE_FEXT_ODD_REG3
                            554 	.globl _DFE_FEXT_ODD_REG2
                            555 	.globl _DFE_FEXT_ODD_REG1
                            556 	.globl _DFE_FEXT_ODD_REG0
                            557 	.globl _DFE_FEXT_EVEN_REG7
                            558 	.globl _DFE_FEXT_EVEN_REG6
                            559 	.globl _DFE_FEXT_EVEN_REG5
                            560 	.globl _DFE_FEXT_EVEN_REG4
                            561 	.globl _DFE_FEXT_EVEN_REG3
                            562 	.globl _DFE_FEXT_EVEN_REG2
                            563 	.globl _DFE_FEXT_EVEN_REG1
                            564 	.globl _DFE_FEXT_EVEN_REG0
                            565 	.globl _DFE_DC_ODD_REG8
                            566 	.globl _DFE_DC_EVEN_REG8
                            567 	.globl _DFE_FEN_ODD_REG
                            568 	.globl _DFE_FEN_EVEN_REG
                            569 	.globl _DFE_STEP_REG1
                            570 	.globl _DFE_STEP_REG0
                            571 	.globl _DFE_ANA_REG1
                            572 	.globl _DFE_ANA_REG0
                            573 	.globl _DFE_CTRL_REG4
                            574 	.globl _RX_EQ_CLK_CTRL
                            575 	.globl _DFE_CTRL_REG3
                            576 	.globl _DFE_CTRL_REG2
                            577 	.globl _DFE_CTRL_REG1
                            578 	.globl _DFE_CTRL_REG0
                            579 	.globl _PT_COUNTER2
                            580 	.globl _PT_COUNTER1
                            581 	.globl _PT_COUNTER0
                            582 	.globl _PT_USER_PATTERN2
                            583 	.globl _PT_USER_PATTERN1
                            584 	.globl _PT_USER_PATTERN0
                            585 	.globl _PT_CONTROL1
                            586 	.globl _PT_CONTROL0
                            587 	.globl _XDATA_MEM_CHECKSUM_LANE1
                            588 	.globl _XDATA_MEM_CHECKSUM_LANE0
                            589 	.globl _MEM_ECC_ERR_ADDRESS0
                            590 	.globl _MCU_COMMAND0
                            591 	.globl _MCU_INT_CONTROL_13
                            592 	.globl _MCU_WDT_LANE
                            593 	.globl _MCU_IRQ_ISR_LANE
                            594 	.globl _ANA_IF_DFEO_REG0
                            595 	.globl _ANA_IF_DFEE_REG0
                            596 	.globl _ANA_IF_TRX_REG0
                            597 	.globl _EXT_INT_CONTROL
                            598 	.globl _MCU_DEBUG_LANE
                            599 	.globl _MCU_DEBUG3_LANE
                            600 	.globl _MCU_DEBUG2_LANE
                            601 	.globl _MCU_DEBUG1_LANE
                            602 	.globl _MCU_DEBUG0_LANE
                            603 	.globl _MCU_TIMER_CTRL_7_LANE
                            604 	.globl _MCU_TIMER_CTRL_6_LANE
                            605 	.globl _MCU_TIMER_CTRL_5_LANE
                            606 	.globl _MCU_TIMER_CTRL_4_LANE
                            607 	.globl _MCU_TIMER_CTRL_3_LANE
                            608 	.globl _MCU_TIMER_CTRL_2_LANE
                            609 	.globl _MCU_TIMER_CTRL_1_LANE
                            610 	.globl _MCU_MEM_REG2_LANE
                            611 	.globl _MCU_MEM_REG1_LANE
                            612 	.globl _MCU_IRQ_MASK_LANE
                            613 	.globl _MCU_IRQ_LANE
                            614 	.globl _MCU_TIMER3_CONTROL
                            615 	.globl _MCU_TIMER2_CONTROL
                            616 	.globl _MCU_TIMER1_CONTROL
                            617 	.globl _MCU_TIMER0_CONTROL
                            618 	.globl _MCU_TIMER_CONTROL
                            619 	.globl _MCU_INT12_CONTROL
                            620 	.globl _MCU_INT11_CONTROL
                            621 	.globl _MCU_INT10_CONTROL
                            622 	.globl _MCU_INT9_CONTROL
                            623 	.globl _MCU_INT8_CONTROL
                            624 	.globl _MCU_INT7_CONTROL
                            625 	.globl _MCU_INT6_CONTROL
                            626 	.globl _MCU_INT5_CONTROL
                            627 	.globl _MCU_INT4_CONTROL
                            628 	.globl _MCU_INT3_CONTROL
                            629 	.globl _MCU_INT2_CONTROL
                            630 	.globl _MCU_INT1_CONTROL
                            631 	.globl _MCU_INT0_CONTROL
                            632 	.globl _MCU_STATUS3_LANE
                            633 	.globl _MCU_STATUS2_LANE
                            634 	.globl _MCU_STATUS1_LANE
                            635 	.globl _MCU_STATUS0_LANE
                            636 	.globl _LANE_SYSTEM0
                            637 	.globl _CACHE_DEBUG1
                            638 	.globl _CACHE_DEBUG0
                            639 	.globl _MCU_GPIO
                            640 	.globl _MCU_CONTROL_LANE
                            641 	.globl _LANE_32G_PRESET_CFG16_LANE
                            642 	.globl _LANE_32G_PRESET_CFG14_LANE
                            643 	.globl _LANE_32G_PRESET_CFG12_LANE
                            644 	.globl _LANE_32G_PRESET_CFG10_LANE
                            645 	.globl _LANE_32G_PRESET_CFG8_LANE
                            646 	.globl _LANE_32G_PRESET_CFG6_LANE
                            647 	.globl _LANE_32G_PRESET_CFG4_LANE
                            648 	.globl _LANE_32G_PRESET_CFG2_LANE
                            649 	.globl _LANE_32G_PRESET_CFG0_LANE
                            650 	.globl _LANE_EQ_32G_CFG0_LANE
                            651 	.globl _LANE_16G_PRESET_CFG16_LANE
                            652 	.globl _LANE_16G_PRESET_CFG14_LANE
                            653 	.globl _LANE_16G_PRESET_CFG12_LANE
                            654 	.globl _LANE_16G_PRESET_CFG10_LANE
                            655 	.globl _LANE_16G_PRESET_CFG8_LANE
                            656 	.globl _LANE_16G_PRESET_CFG6_LANE
                            657 	.globl _LANE_16G_PRESET_CFG4_LANE
                            658 	.globl _LANE_16G_PRESET_CFG2_LANE
                            659 	.globl _LANE_16G_PRESET_CFG0_LANE
                            660 	.globl _LANE_EQ_16G_CFG0_LANE
                            661 	.globl _LANE_REMOTE_SET_LANE
                            662 	.globl _LANE_COEFF_MAX0_LANE
                            663 	.globl _LANE_PRESET_CFG16_LANE
                            664 	.globl _LANE_PRESET_CFG14_LANE
                            665 	.globl _LANE_PRESET_CFG12_LANE
                            666 	.globl _LANE_PRESET_CFG10_LANE
                            667 	.globl _LANE_PRESET_CFG8_LANE
                            668 	.globl _LANE_PRESET_CFG6_LANE
                            669 	.globl _LANE_PRESET_CFG4_LANE
                            670 	.globl _LANE_PRESET_CFG2_LANE
                            671 	.globl _LANE_PRESET_CFG0_LANE
                            672 	.globl _LANE_EQ_CFG1_LANE
                            673 	.globl _LANE_EQ_CFG0_LANE
                            674 	.globl _LANE_USB_DP_CFG2_LANE
                            675 	.globl _LANE_USB_DP_CFG1_LANE
                            676 	.globl _LANE_DP_PIE8_CFG0_LANE
                            677 	.globl _LANE_CFG_STATUS3_LANE
                            678 	.globl _LANE_CFG4
                            679 	.globl _LANE_CFG2_LANE
                            680 	.globl _LANE_CFG_STATUS2_LANE
                            681 	.globl _LANE_STATUS0
                            682 	.globl _LANE_CFG0
                            683 	.globl _SQ_REG0
                            684 	.globl _DTL_REG3
                            685 	.globl _DTL_REG2
                            686 	.globl _DTL_REG1
                            687 	.globl _DTL_REG0
                            688 	.globl _RX_LANE_INTERRUPT_REG1
                            689 	.globl _RX_CALIBRATION_REG
                            690 	.globl _INPUT_RX_PIN_REG3_LANE
                            691 	.globl _RX_DATA_PATH_REG
                            692 	.globl _RX_LANE_INTERRUPT_MASK
                            693 	.globl _RX_LANE_INTERRUPT
                            694 	.globl _CDR_LOCK_REG
                            695 	.globl _FRAME_SYNC_DET_REG6
                            696 	.globl _FRAME_SYNC_DET_REG5
                            697 	.globl _FRAME_SYNC_DET_REG4
                            698 	.globl _FRAME_SYNC_DET_REG3
                            699 	.globl _FRAME_SYNC_DET_REG2
                            700 	.globl _FRAME_SYNC_DET_REG1
                            701 	.globl _FRAME_SYNC_DET_REG0
                            702 	.globl _CLKGEN_RX_LANE_REG1_LANE
                            703 	.globl _DIG_RX_RSVD_REG0
                            704 	.globl _SPD_CTRL_RX_LANE_REG1_LANE
                            705 	.globl _INPUT_RX_PIN_REG2_LANE
                            706 	.globl _INPUT_RX_PIN_REG1_LANE
                            707 	.globl _INPUT_RX_PIN_REG0_LANE
                            708 	.globl _RX_SYSTEM_LANE
                            709 	.globl _PM_CTRL_RX_LANE_REG1_LANE
                            710 	.globl _MON_TOP
                            711 	.globl _ANALOG_TX_REALTIME_REG_1
                            712 	.globl _SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE
                            713 	.globl _PM_CTRL_INTERRUPT_ISR_REG1_LANE
                            714 	.globl __FIELDNAME__LANE
                            715 	.globl _INPUT_TX_PIN_REG5_LANE
                            716 	.globl _DIG_TX_RSVD_REG0
                            717 	.globl _TX_CALIBRATION_LANE
                            718 	.globl _INPUT_TX_PIN_REG4_LANE
                            719 	.globl _TX_SYSTEM_LANE
                            720 	.globl _SPD_CTRL_TX_LANE_REG1_LANE
                            721 	.globl _SPD_CTRL_INTERRUPT_REG2
                            722 	.globl _SPD_CTRL_INTERRUPT_REG1_LANE
                            723 	.globl _TX_SPEED_CONVERT_LANE
                            724 	.globl _CLKGEN_TX_LANE_REG1_LANE
                            725 	.globl _PM_CTRL_INTERRUPT_REG2
                            726 	.globl _PM_CTRL_INTERRUPT_REG1_LANE
                            727 	.globl _INPUT_TX_PIN_REG3_LANE
                            728 	.globl _INPUT_TX_PIN_REG2_LANE
                            729 	.globl _INPUT_TX_PIN_REG1_LANE
                            730 	.globl _INPUT_TX_PIN_REG0_LANE
                            731 	.globl _PM_CTRL_TX_LANE_REG2_LANE
                            732 	.globl _PM_CTRL_TX_LANE_REG1_LANE
                            733 	.globl _UPHY14_CMN_ANAREG_TOP_214
                            734 	.globl _UPHY14_CMN_ANAREG_TOP_213
                            735 	.globl _UPHY14_CMN_ANAREG_TOP_212
                            736 	.globl _UPHY14_CMN_ANAREG_TOP_211
                            737 	.globl _UPHY14_CMN_ANAREG_TOP_210
                            738 	.globl _UPHY14_CMN_ANAREG_TOP_209
                            739 	.globl _UPHY14_CMN_ANAREG_TOP_208
                            740 	.globl _UPHY14_CMN_ANAREG_TOP_207
                            741 	.globl _UPHY14_CMN_ANAREG_TOP_206
                            742 	.globl _UPHY14_CMN_ANAREG_TOP_205
                            743 	.globl _UPHY14_CMN_ANAREG_TOP_204
                            744 	.globl _UPHY14_CMN_ANAREG_TOP_203
                            745 	.globl _UPHY14_CMN_ANAREG_TOP_202
                            746 	.globl _UPHY14_CMN_ANAREG_TOP_201
                            747 	.globl _UPHY14_CMN_ANAREG_TOP_200
                            748 	.globl _UPHY14_CMN_ANAREG_TOP_199
                            749 	.globl _UPHY14_CMN_ANAREG_TOP_198
                            750 	.globl _UPHY14_CMN_ANAREG_TOP_197
                            751 	.globl _UPHY14_CMN_ANAREG_TOP_196
                            752 	.globl _UPHY14_CMN_ANAREG_TOP_195
                            753 	.globl _UPHY14_CMN_ANAREG_TOP_194
                            754 	.globl _UPHY14_CMN_ANAREG_TOP_193
                            755 	.globl _UPHY14_CMN_ANAREG_TOP_192
                            756 	.globl _UPHY14_CMN_ANAREG_TOP_191
                            757 	.globl _UPHY14_CMN_ANAREG_TOP_190
                            758 	.globl _UPHY14_CMN_ANAREG_TOP_189
                            759 	.globl _UPHY14_CMN_ANAREG_TOP_188
                            760 	.globl _UPHY14_CMN_ANAREG_TOP_187
                            761 	.globl _UPHY14_CMN_ANAREG_TOP_186
                            762 	.globl _UPHY14_CMN_ANAREG_TOP_185
                            763 	.globl _UPHY14_CMN_ANAREG_TOP_184
                            764 	.globl _UPHY14_CMN_ANAREG_TOP_183
                            765 	.globl _UPHY14_CMN_ANAREG_TOP_182
                            766 	.globl _UPHY14_CMN_ANAREG_TOP_181
                            767 	.globl _UPHY14_CMN_ANAREG_TOP_180
                            768 	.globl _UPHY14_CMN_ANAREG_TOP_179
                            769 	.globl _UPHY14_CMN_ANAREG_TOP_178
                            770 	.globl _UPHY14_CMN_ANAREG_TOP_177
                            771 	.globl _UPHY14_CMN_ANAREG_TOP_176
                            772 	.globl _UPHY14_CMN_ANAREG_TOP_175
                            773 	.globl _UPHY14_CMN_ANAREG_TOP_174
                            774 	.globl _UPHY14_CMN_ANAREG_TOP_173
                            775 	.globl _UPHY14_CMN_ANAREG_TOP_172
                            776 	.globl _UPHY14_CMN_ANAREG_TOP_171
                            777 	.globl _UPHY14_CMN_ANAREG_TOP_170
                            778 	.globl _UPHY14_CMN_ANAREG_TOP_169
                            779 	.globl _UPHY14_CMN_ANAREG_TOP_168
                            780 	.globl _UPHY14_CMN_ANAREG_TOP_167
                            781 	.globl _UPHY14_CMN_ANAREG_TOP_166
                            782 	.globl _UPHY14_CMN_ANAREG_TOP_165
                            783 	.globl _UPHY14_CMN_ANAREG_TOP_164
                            784 	.globl _UPHY14_CMN_ANAREG_TOP_163
                            785 	.globl _UPHY14_CMN_ANAREG_TOP_162
                            786 	.globl _UPHY14_CMN_ANAREG_TOP_161
                            787 	.globl _UPHY14_CMN_ANAREG_TOP_160
                            788 	.globl _UPHY14_CMN_ANAREG_TOP_159
                            789 	.globl _UPHY14_CMN_ANAREG_TOP_158
                            790 	.globl _UPHY14_CMN_ANAREG_TOP_157
                            791 	.globl _UPHY14_CMN_ANAREG_TOP_156
                            792 	.globl _UPHY14_CMN_ANAREG_TOP_155
                            793 	.globl _UPHY14_CMN_ANAREG_TOP_154
                            794 	.globl _UPHY14_CMN_ANAREG_TOP_153
                            795 	.globl _UPHY14_CMN_ANAREG_TOP_152
                            796 	.globl _UPHY14_CMN_ANAREG_TOP_151
                            797 	.globl _UPHY14_CMN_ANAREG_TOP_150
                            798 	.globl _UPHY14_CMN_ANAREG_TOP_149
                            799 	.globl _UPHY14_CMN_ANAREG_TOP_148
                            800 	.globl _UPHY14_CMN_ANAREG_TOP_147
                            801 	.globl _UPHY14_CMN_ANAREG_TOP_146
                            802 	.globl _UPHY14_CMN_ANAREG_TOP_145
                            803 	.globl _UPHY14_CMN_ANAREG_TOP_144
                            804 	.globl _UPHY14_CMN_ANAREG_TOP_143
                            805 	.globl _UPHY14_CMN_ANAREG_TOP_142
                            806 	.globl _UPHY14_CMN_ANAREG_TOP_141
                            807 	.globl _UPHY14_CMN_ANAREG_TOP_140
                            808 	.globl _UPHY14_CMN_ANAREG_TOP_139
                            809 	.globl _UPHY14_CMN_ANAREG_TOP_138
                            810 	.globl _UPHY14_CMN_ANAREG_TOP_137
                            811 	.globl _UPHY14_CMN_ANAREG_TOP_136
                            812 	.globl _UPHY14_CMN_ANAREG_TOP_135
                            813 	.globl _UPHY14_CMN_ANAREG_TOP_134
                            814 	.globl _UPHY14_CMN_ANAREG_TOP_133
                            815 	.globl _UPHY14_CMN_ANAREG_TOP_132
                            816 	.globl _UPHY14_CMN_ANAREG_TOP_131
                            817 	.globl _UPHY14_CMN_ANAREG_TOP_130
                            818 	.globl _UPHY14_CMN_ANAREG_TOP_129
                            819 	.globl _UPHY14_CMN_ANAREG_TOP_128
                            820 	.globl _ANA_DFEO_REG_0B
                            821 	.globl _ANA_DFEO_REG_0A
                            822 	.globl _ANA_DFEO_REG_09
                            823 	.globl _ANA_DFEO_REG_08
                            824 	.globl _ANA_DFEO_REG_07
                            825 	.globl _ANA_DFEO_REG_06
                            826 	.globl _ANA_DFEO_REG_05
                            827 	.globl _ANA_DFEO_REG_04
                            828 	.globl _ANA_DFEO_REG_03
                            829 	.globl _ANA_DFEO_REG_02
                            830 	.globl _ANA_DFEO_REG_01
                            831 	.globl _ANA_DFEO_REG_00
                            832 	.globl _ANA_DFEO_REG_27
                            833 	.globl _ANA_DFEO_REG_26
                            834 	.globl _ANA_DFEO_REG_25
                            835 	.globl _ANA_DFEO_REG_24
                            836 	.globl _ANA_DFEO_REG_23
                            837 	.globl _ANA_DFEO_REG_22
                            838 	.globl _ANA_DFEO_REG_21
                            839 	.globl _ANA_DFEO_REG_20
                            840 	.globl _ANA_DFEO_REG_1F
                            841 	.globl _ANA_DFEO_REG_1E
                            842 	.globl _ANA_DFEO_REG_1D
                            843 	.globl _ANA_DFEO_REG_1C
                            844 	.globl _ANA_DFEO_REG_1B
                            845 	.globl _ANA_DFEO_REG_1A
                            846 	.globl _ANA_DFEO_REG_19
                            847 	.globl _ANA_DFEO_REG_18
                            848 	.globl _ANA_DFEO_REG_17
                            849 	.globl _ANA_DFEO_REG_16
                            850 	.globl _ANA_DFEO_REG_15
                            851 	.globl _ANA_DFEO_REG_14
                            852 	.globl _ANA_DFEO_REG_13
                            853 	.globl _ANA_DFEO_REG_12
                            854 	.globl _ANA_DFEO_REG_11
                            855 	.globl _ANA_DFEO_REG_10
                            856 	.globl _ANA_DFEO_REG_0F
                            857 	.globl _ANA_DFEO_REG_0E
                            858 	.globl _ANA_DFEO_REG_0D
                            859 	.globl _ANA_DFEO_REG_0C
                            860 	.globl _ANA_DFEE_REG_1D
                            861 	.globl _ANA_DFEE_REG_1C
                            862 	.globl _ANA_DFEE_REG_1B
                            863 	.globl _ANA_DFEE_REG_1A
                            864 	.globl _ANA_DFEE_REG_19
                            865 	.globl _ANA_DFEE_REG_18
                            866 	.globl _ANA_DFEE_REG_17
                            867 	.globl _ANA_DFEE_REG_16
                            868 	.globl _ANA_DFEE_REG_15
                            869 	.globl _ANA_DFEE_REG_14
                            870 	.globl _ANA_DFEE_REG_13
                            871 	.globl _ANA_DFEE_REG_12
                            872 	.globl _ANA_DFEE_REG_11
                            873 	.globl _ANA_DFEE_REG_10
                            874 	.globl _ANA_DFEE_REG_0F
                            875 	.globl _ANA_DFEE_REG_0E
                            876 	.globl _ANA_DFEE_REG_0D
                            877 	.globl _ANA_DFEE_REG_0C
                            878 	.globl _ANA_DFEE_REG_0B
                            879 	.globl _ANA_DFEE_REG_0A
                            880 	.globl _ANA_DFEE_REG_09
                            881 	.globl _ANA_DFEE_REG_08
                            882 	.globl _ANA_DFEE_REG_07
                            883 	.globl _ANA_DFEE_REG_06
                            884 	.globl _ANA_DFEE_REG_05
                            885 	.globl _ANA_DFEE_REG_04
                            886 	.globl _ANA_DFEE_REG_03
                            887 	.globl _ANA_DFEE_REG_02
                            888 	.globl _ANA_DFEE_REG_01
                            889 	.globl _ANA_DFEE_REG_00
                            890 	.globl _ANA_DFEE_REG_27
                            891 	.globl _ANA_DFEE_REG_26
                            892 	.globl _ANA_DFEE_REG_25
                            893 	.globl _ANA_DFEE_REG_24
                            894 	.globl _ANA_DFEE_REG_23
                            895 	.globl _ANA_DFEE_REG_22
                            896 	.globl _ANA_DFEE_REG_21
                            897 	.globl _ANA_DFEE_REG_20
                            898 	.globl _ANA_DFEE_REG_1F
                            899 	.globl _ANA_DFEE_REG_1E
                            900 	.globl _UPHY14_TRX_ANAREG_BOT_32
                            901 	.globl _UPHY14_TRX_ANAREG_BOT_31
                            902 	.globl _UPHY14_TRX_ANAREG_BOT_30
                            903 	.globl _UPHY14_TRX_ANAREG_BOT_29
                            904 	.globl _UPHY14_TRX_ANAREG_BOT_28
                            905 	.globl _UPHY14_TRX_ANAREG_BOT_27
                            906 	.globl _UPHY14_TRX_ANAREG_BOT_26
                            907 	.globl _UPHY14_TRX_ANAREG_BOT_25
                            908 	.globl _UPHY14_TRX_ANAREG_BOT_24
                            909 	.globl _UPHY14_TRX_ANAREG_BOT_23
                            910 	.globl _UPHY14_TRX_ANAREG_BOT_22
                            911 	.globl _UPHY14_TRX_ANAREG_BOT_21
                            912 	.globl _UPHY14_TRX_ANAREG_BOT_20
                            913 	.globl _UPHY14_TRX_ANAREG_BOT_19
                            914 	.globl _UPHY14_TRX_ANAREG_BOT_18
                            915 	.globl _UPHY14_TRX_ANAREG_BOT_17
                            916 	.globl _UPHY14_TRX_ANAREG_BOT_16
                            917 	.globl _UPHY14_TRX_ANAREG_BOT_15
                            918 	.globl _UPHY14_TRX_ANAREG_BOT_14
                            919 	.globl _UPHY14_TRX_ANAREG_BOT_13
                            920 	.globl _UPHY14_TRX_ANAREG_BOT_12
                            921 	.globl _UPHY14_TRX_ANAREG_BOT_11
                            922 	.globl _UPHY14_TRX_ANAREG_BOT_10
                            923 	.globl _UPHY14_TRX_ANAREG_BOT_9
                            924 	.globl _UPHY14_TRX_ANAREG_BOT_8
                            925 	.globl _UPHY14_TRX_ANAREG_BOT_7
                            926 	.globl _UPHY14_TRX_ANAREG_BOT_6
                            927 	.globl _UPHY14_TRX_ANAREG_BOT_5
                            928 	.globl _UPHY14_TRX_ANAREG_BOT_4
                            929 	.globl _UPHY14_TRX_ANAREG_BOT_3
                            930 	.globl _UPHY14_TRX_ANAREG_BOT_2
                            931 	.globl _UPHY14_TRX_ANAREG_BOT_1
                            932 	.globl _UPHY14_TRX_ANAREG_BOT_0
                            933 	.globl _UPHY14_TRX_ANAREG_TOP_157
                            934 	.globl _UPHY14_TRX_ANAREG_TOP_156
                            935 	.globl _UPHY14_TRX_ANAREG_TOP_155
                            936 	.globl _UPHY14_TRX_ANAREG_TOP_154
                            937 	.globl _UPHY14_TRX_ANAREG_TOP_153
                            938 	.globl _UPHY14_TRX_ANAREG_TOP_152
                            939 	.globl _UPHY14_TRX_ANAREG_TOP_151
                            940 	.globl _UPHY14_TRX_ANAREG_TOP_150
                            941 	.globl _UPHY14_TRX_ANAREG_TOP_149
                            942 	.globl _UPHY14_TRX_ANAREG_TOP_148
                            943 	.globl _UPHY14_TRX_ANAREG_TOP_147
                            944 	.globl _UPHY14_TRX_ANAREG_TOP_146
                            945 	.globl _UPHY14_TRX_ANAREG_TOP_145
                            946 	.globl _UPHY14_TRX_ANAREG_TOP_144
                            947 	.globl _UPHY14_TRX_ANAREG_TOP_143
                            948 	.globl _UPHY14_TRX_ANAREG_TOP_142
                            949 	.globl _UPHY14_TRX_ANAREG_TOP_141
                            950 	.globl _UPHY14_TRX_ANAREG_TOP_140
                            951 	.globl _UPHY14_TRX_ANAREG_TOP_139
                            952 	.globl _UPHY14_TRX_ANAREG_TOP_138
                            953 	.globl _UPHY14_TRX_ANAREG_TOP_137
                            954 	.globl _UPHY14_TRX_ANAREG_TOP_136
                            955 	.globl _UPHY14_TRX_ANAREG_TOP_135
                            956 	.globl _UPHY14_TRX_ANAREG_TOP_134
                            957 	.globl _UPHY14_TRX_ANAREG_TOP_133
                            958 	.globl _UPHY14_TRX_ANAREG_TOP_132
                            959 	.globl _UPHY14_TRX_ANAREG_TOP_131
                            960 	.globl _UPHY14_TRX_ANAREG_TOP_130
                            961 	.globl _UPHY14_TRX_ANAREG_TOP_129
                            962 	.globl _UPHY14_TRX_ANAREG_TOP_128
                            963 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_143
                            964 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_142
                            965 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_141
                            966 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_140
                            967 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_139
                            968 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_138
                            969 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_137
                            970 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_136
                            971 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_135
                            972 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_134
                            973 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_133
                            974 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_132
                            975 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_131
                            976 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_130
                            977 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_129
                            978 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_128
                            979 	.globl _cmd_if
                            980 	.globl _cmd_tx_ffe
                            981 	.globl _cmd_dfe_res
                            982 	.globl _cmd_rx_ffe
                            983 	.globl _cmd_sq_thrs_ratio
                            984 	.globl _cmd_tx_slew_rate
                            985 	.globl _cmd_bypass_ctle_train
                            986 	.globl _cmd_rx_cdr_bw
                            987 	.globl _cmd_tx_margin
                            988 	.globl _cmd_remote_tx_preset_index
                            989 	.globl _cmd_tx_preset
                            990 	.globl _cmd_local_tx_preset_index
                            991 	.globl _cmd_ssc
                            992 	.globl _cmd_rx_imp_cal
                            993 	.globl _cmd_tx_imp_cal
                            994 ;--------------------------------------------------------
                            995 ; special function registers
                            996 ;--------------------------------------------------------
                            997 	.area RSEG    (ABS,DATA)
   0000                     998 	.org 0x0000
                    0080    999 _P0	=	0x0080
                    0082   1000 _DPL	=	0x0082
                    0083   1001 _DPH	=	0x0083
                    0086   1002 _WDTREL	=	0x0086
                    0087   1003 _PCON	=	0x0087
                    0088   1004 _TCON	=	0x0088
                    0089   1005 _TMOD	=	0x0089
                    008A   1006 _TL0	=	0x008a
                    008B   1007 _TL1	=	0x008b
                    008C   1008 _TH0	=	0x008c
                    008D   1009 _TH1	=	0x008d
                    008E   1010 _CKCON	=	0x008e
                    0090   1011 _P1	=	0x0090
                    0092   1012 _DPS	=	0x0092
                    0094   1013 _PSBANK	=	0x0094
                    0098   1014 _SCON	=	0x0098
                    0099   1015 _SBUF	=	0x0099
                    009A   1016 _IEN2	=	0x009a
                    00A0   1017 _P2	=	0x00a0
                    00A1   1018 _DMAS0	=	0x00a1
                    00A2   1019 _DMAS1	=	0x00a2
                    00A3   1020 _DMAS2	=	0x00a3
                    00A4   1021 _DMAT0	=	0x00a4
                    00A5   1022 _DMAT1	=	0x00a5
                    00A6   1023 _DMAT2	=	0x00a6
                    00A8   1024 _IEN0	=	0x00a8
                    00A9   1025 _IP0	=	0x00a9
                    00AA   1026 _S0RELL	=	0x00aa
                    00B0   1027 _P3	=	0x00b0
                    00B1   1028 _DMAC0	=	0x00b1
                    00B2   1029 _DMAC1	=	0x00b2
                    00B3   1030 _DMAC2	=	0x00b3
                    00B4   1031 _DMASEL	=	0x00b4
                    00B5   1032 _DMAM0	=	0x00b5
                    00B6   1033 _DMAM1	=	0x00b6
                    00B8   1034 _IEN1	=	0x00b8
                    00B9   1035 _IP1	=	0x00b9
                    00BA   1036 _S0RELH	=	0x00ba
                    00C0   1037 _IRCON	=	0x00c0
                    00C1   1038 _CCEN	=	0x00c1
                    00C8   1039 _T2CON	=	0x00c8
                    00CA   1040 _RCAP2L	=	0x00ca
                    00CB   1041 _RCAP2H	=	0x00cb
                    00CC   1042 _TL2	=	0x00cc
                    00CD   1043 _TH2	=	0x00cd
                    00D0   1044 _PSW	=	0x00d0
                    00D8   1045 _ADCON	=	0x00d8
                    00E0   1046 _ACC	=	0x00e0
                    00E8   1047 _EIE	=	0x00e8
                    00F0   1048 _B	=	0x00f0
                    00F7   1049 _SRST	=	0x00f7
                    8C8A   1050 _TMR0	=	0x8c8a
                    8D8B   1051 _TMR1	=	0x8d8b
                    CDCC   1052 _TMR2	=	0xcdcc
                    A2A1   1053 _DMASA	=	0xa2a1
                    A5A4   1054 _DMATA	=	0xa5a4
                    B2B1   1055 _DMAC	=	0xb2b1
                           1056 ;--------------------------------------------------------
                           1057 ; special function bits
                           1058 ;--------------------------------------------------------
                           1059 	.area RSEG    (ABS,DATA)
   0000                    1060 	.org 0x0000
                    0080   1061 _P0_0	=	0x0080
                    0081   1062 _P0_1	=	0x0081
                    0082   1063 _P0_2	=	0x0082
                    0083   1064 _P0_3	=	0x0083
                    0084   1065 _P0_4	=	0x0084
                    0085   1066 _P0_5	=	0x0085
                    0086   1067 _P0_6	=	0x0086
                    0087   1068 _P0_7	=	0x0087
                    0090   1069 _P1_0	=	0x0090
                    0091   1070 _P1_1	=	0x0091
                    0092   1071 _P1_2	=	0x0092
                    0093   1072 _P1_3	=	0x0093
                    0094   1073 _P1_4	=	0x0094
                    0095   1074 _P1_5	=	0x0095
                    0096   1075 _P1_6	=	0x0096
                    0097   1076 _P1_7	=	0x0097
                    00A0   1077 _P2_0	=	0x00a0
                    00A1   1078 _P2_1	=	0x00a1
                    00A2   1079 _P2_2	=	0x00a2
                    00A3   1080 _P2_3	=	0x00a3
                    00A4   1081 _P2_4	=	0x00a4
                    00A5   1082 _P2_5	=	0x00a5
                    00A6   1083 _P2_6	=	0x00a6
                    00A7   1084 _P2_7	=	0x00a7
                    00B0   1085 _P3_0	=	0x00b0
                    00B1   1086 _P3_1	=	0x00b1
                    00B2   1087 _P3_2	=	0x00b2
                    00B3   1088 _P3_3	=	0x00b3
                    00B4   1089 _P3_4	=	0x00b4
                    00B5   1090 _P3_5	=	0x00b5
                    00B6   1091 _P3_6	=	0x00b6
                    00B7   1092 _P3_7	=	0x00b7
                    0088   1093 _IT0	=	0x0088
                    0089   1094 _IE0	=	0x0089
                    008A   1095 _IT1	=	0x008a
                    008B   1096 _IE1	=	0x008b
                    008C   1097 _TR0	=	0x008c
                    008D   1098 _TF0	=	0x008d
                    008E   1099 _TR1	=	0x008e
                    008F   1100 _TF1	=	0x008f
                    00A8   1101 _EX0	=	0x00a8
                    00A9   1102 _ET0	=	0x00a9
                    00AA   1103 _EX1	=	0x00aa
                    00AB   1104 _ET1	=	0x00ab
                    00AC   1105 _ES	=	0x00ac
                    00AD   1106 _ET2	=	0x00ad
                    00AE   1107 _WDT	=	0x00ae
                    00AF   1108 _EA	=	0x00af
                    00B8   1109 _EX7	=	0x00b8
                    00B9   1110 _EX2	=	0x00b9
                    00BA   1111 _EX3	=	0x00ba
                    00BB   1112 _EX4	=	0x00bb
                    00BC   1113 _EX5	=	0x00bc
                    00BD   1114 _EX6	=	0x00bd
                    00BE   1115 _PS1	=	0x00be
                    009A   1116 _ES1	=	0x009a
                    009B   1117 _EX8	=	0x009b
                    009C   1118 _EX9	=	0x009c
                    009D   1119 _EX10	=	0x009d
                    009E   1120 _EX11	=	0x009e
                    009F   1121 _EX12	=	0x009f
                    0098   1122 _RI	=	0x0098
                    0099   1123 _TI	=	0x0099
                    00C6   1124 _TF2	=	0x00c6
                           1125 ;--------------------------------------------------------
                           1126 ; overlayable register banks
                           1127 ;--------------------------------------------------------
                           1128 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                    1129 	.ds 8
                           1130 ;--------------------------------------------------------
                           1131 ; overlayable bit register bank
                           1132 ;--------------------------------------------------------
                           1133 	.area BIT_BANK	(REL,OVR,DATA)
   0000                    1134 bits:
   0000                    1135 	.ds 1
                    8000   1136 	b0 = bits[0]
                    8100   1137 	b1 = bits[1]
                    8200   1138 	b2 = bits[2]
                    8300   1139 	b3 = bits[3]
                    8400   1140 	b4 = bits[4]
                    8500   1141 	b5 = bits[5]
                    8600   1142 	b6 = bits[6]
                    8700   1143 	b7 = bits[7]
                           1144 ;--------------------------------------------------------
                           1145 ; internal ram data
                           1146 ;--------------------------------------------------------
                           1147 	.area DSEG    (DATA)
                           1148 ;--------------------------------------------------------
                           1149 ; overlayable items in internal ram 
                           1150 ;--------------------------------------------------------
                           1151 	.area OSEG    (OVR,DATA)
                           1152 ;--------------------------------------------------------
                           1153 ; indirectly addressable internal ram data
                           1154 ;--------------------------------------------------------
                           1155 	.area ISEG    (DATA)
                           1156 ;--------------------------------------------------------
                           1157 ; absolute internal ram data
                           1158 ;--------------------------------------------------------
                           1159 	.area IABS    (ABS,DATA)
                           1160 	.area IABS    (ABS,DATA)
                           1161 ;--------------------------------------------------------
                           1162 ; bit data
                           1163 ;--------------------------------------------------------
                           1164 	.area BSEG    (BIT)
                           1165 ;--------------------------------------------------------
                           1166 ; paged external ram data
                           1167 ;--------------------------------------------------------
                           1168 	.area PSEG    (PAG,XDATA)
                           1169 ;--------------------------------------------------------
                           1170 ; external ram data
                           1171 ;--------------------------------------------------------
                           1172 	.area XSEG    (XDATA)
                    1000   1173 _UPHY14_TRX_LANEPLL_ANAREG_TOP_128	=	0x1000
                    1004   1174 _UPHY14_TRX_LANEPLL_ANAREG_TOP_129	=	0x1004
                    1008   1175 _UPHY14_TRX_LANEPLL_ANAREG_TOP_130	=	0x1008
                    100C   1176 _UPHY14_TRX_LANEPLL_ANAREG_TOP_131	=	0x100c
                    1010   1177 _UPHY14_TRX_LANEPLL_ANAREG_TOP_132	=	0x1010
                    1014   1178 _UPHY14_TRX_LANEPLL_ANAREG_TOP_133	=	0x1014
                    1018   1179 _UPHY14_TRX_LANEPLL_ANAREG_TOP_134	=	0x1018
                    101C   1180 _UPHY14_TRX_LANEPLL_ANAREG_TOP_135	=	0x101c
                    1020   1181 _UPHY14_TRX_LANEPLL_ANAREG_TOP_136	=	0x1020
                    1024   1182 _UPHY14_TRX_LANEPLL_ANAREG_TOP_137	=	0x1024
                    1028   1183 _UPHY14_TRX_LANEPLL_ANAREG_TOP_138	=	0x1028
                    102C   1184 _UPHY14_TRX_LANEPLL_ANAREG_TOP_139	=	0x102c
                    1030   1185 _UPHY14_TRX_LANEPLL_ANAREG_TOP_140	=	0x1030
                    1034   1186 _UPHY14_TRX_LANEPLL_ANAREG_TOP_141	=	0x1034
                    1038   1187 _UPHY14_TRX_LANEPLL_ANAREG_TOP_142	=	0x1038
                    103C   1188 _UPHY14_TRX_LANEPLL_ANAREG_TOP_143	=	0x103c
                    0200   1189 _UPHY14_TRX_ANAREG_TOP_128	=	0x0200
                    0204   1190 _UPHY14_TRX_ANAREG_TOP_129	=	0x0204
                    0208   1191 _UPHY14_TRX_ANAREG_TOP_130	=	0x0208
                    020C   1192 _UPHY14_TRX_ANAREG_TOP_131	=	0x020c
                    0210   1193 _UPHY14_TRX_ANAREG_TOP_132	=	0x0210
                    0214   1194 _UPHY14_TRX_ANAREG_TOP_133	=	0x0214
                    0218   1195 _UPHY14_TRX_ANAREG_TOP_134	=	0x0218
                    021C   1196 _UPHY14_TRX_ANAREG_TOP_135	=	0x021c
                    0220   1197 _UPHY14_TRX_ANAREG_TOP_136	=	0x0220
                    0224   1198 _UPHY14_TRX_ANAREG_TOP_137	=	0x0224
                    0228   1199 _UPHY14_TRX_ANAREG_TOP_138	=	0x0228
                    022C   1200 _UPHY14_TRX_ANAREG_TOP_139	=	0x022c
                    0230   1201 _UPHY14_TRX_ANAREG_TOP_140	=	0x0230
                    0234   1202 _UPHY14_TRX_ANAREG_TOP_141	=	0x0234
                    0238   1203 _UPHY14_TRX_ANAREG_TOP_142	=	0x0238
                    023C   1204 _UPHY14_TRX_ANAREG_TOP_143	=	0x023c
                    0240   1205 _UPHY14_TRX_ANAREG_TOP_144	=	0x0240
                    0244   1206 _UPHY14_TRX_ANAREG_TOP_145	=	0x0244
                    0248   1207 _UPHY14_TRX_ANAREG_TOP_146	=	0x0248
                    024C   1208 _UPHY14_TRX_ANAREG_TOP_147	=	0x024c
                    0250   1209 _UPHY14_TRX_ANAREG_TOP_148	=	0x0250
                    0254   1210 _UPHY14_TRX_ANAREG_TOP_149	=	0x0254
                    0258   1211 _UPHY14_TRX_ANAREG_TOP_150	=	0x0258
                    025C   1212 _UPHY14_TRX_ANAREG_TOP_151	=	0x025c
                    0260   1213 _UPHY14_TRX_ANAREG_TOP_152	=	0x0260
                    0264   1214 _UPHY14_TRX_ANAREG_TOP_153	=	0x0264
                    0268   1215 _UPHY14_TRX_ANAREG_TOP_154	=	0x0268
                    026C   1216 _UPHY14_TRX_ANAREG_TOP_155	=	0x026c
                    0270   1217 _UPHY14_TRX_ANAREG_TOP_156	=	0x0270
                    0274   1218 _UPHY14_TRX_ANAREG_TOP_157	=	0x0274
                    0000   1219 _UPHY14_TRX_ANAREG_BOT_0	=	0x0000
                    0004   1220 _UPHY14_TRX_ANAREG_BOT_1	=	0x0004
                    0008   1221 _UPHY14_TRX_ANAREG_BOT_2	=	0x0008
                    000C   1222 _UPHY14_TRX_ANAREG_BOT_3	=	0x000c
                    0010   1223 _UPHY14_TRX_ANAREG_BOT_4	=	0x0010
                    0014   1224 _UPHY14_TRX_ANAREG_BOT_5	=	0x0014
                    0018   1225 _UPHY14_TRX_ANAREG_BOT_6	=	0x0018
                    001C   1226 _UPHY14_TRX_ANAREG_BOT_7	=	0x001c
                    0020   1227 _UPHY14_TRX_ANAREG_BOT_8	=	0x0020
                    0024   1228 _UPHY14_TRX_ANAREG_BOT_9	=	0x0024
                    0028   1229 _UPHY14_TRX_ANAREG_BOT_10	=	0x0028
                    002C   1230 _UPHY14_TRX_ANAREG_BOT_11	=	0x002c
                    0030   1231 _UPHY14_TRX_ANAREG_BOT_12	=	0x0030
                    0034   1232 _UPHY14_TRX_ANAREG_BOT_13	=	0x0034
                    0038   1233 _UPHY14_TRX_ANAREG_BOT_14	=	0x0038
                    003C   1234 _UPHY14_TRX_ANAREG_BOT_15	=	0x003c
                    0040   1235 _UPHY14_TRX_ANAREG_BOT_16	=	0x0040
                    0044   1236 _UPHY14_TRX_ANAREG_BOT_17	=	0x0044
                    0048   1237 _UPHY14_TRX_ANAREG_BOT_18	=	0x0048
                    004C   1238 _UPHY14_TRX_ANAREG_BOT_19	=	0x004c
                    0050   1239 _UPHY14_TRX_ANAREG_BOT_20	=	0x0050
                    0054   1240 _UPHY14_TRX_ANAREG_BOT_21	=	0x0054
                    0058   1241 _UPHY14_TRX_ANAREG_BOT_22	=	0x0058
                    005C   1242 _UPHY14_TRX_ANAREG_BOT_23	=	0x005c
                    0060   1243 _UPHY14_TRX_ANAREG_BOT_24	=	0x0060
                    0064   1244 _UPHY14_TRX_ANAREG_BOT_25	=	0x0064
                    0068   1245 _UPHY14_TRX_ANAREG_BOT_26	=	0x0068
                    006C   1246 _UPHY14_TRX_ANAREG_BOT_27	=	0x006c
                    0070   1247 _UPHY14_TRX_ANAREG_BOT_28	=	0x0070
                    0074   1248 _UPHY14_TRX_ANAREG_BOT_29	=	0x0074
                    0078   1249 _UPHY14_TRX_ANAREG_BOT_30	=	0x0078
                    007C   1250 _UPHY14_TRX_ANAREG_BOT_31	=	0x007c
                    0080   1251 _UPHY14_TRX_ANAREG_BOT_32	=	0x0080
                    0478   1252 _ANA_DFEE_REG_1E	=	0x0478
                    047C   1253 _ANA_DFEE_REG_1F	=	0x047c
                    0480   1254 _ANA_DFEE_REG_20	=	0x0480
                    0484   1255 _ANA_DFEE_REG_21	=	0x0484
                    0488   1256 _ANA_DFEE_REG_22	=	0x0488
                    048C   1257 _ANA_DFEE_REG_23	=	0x048c
                    0490   1258 _ANA_DFEE_REG_24	=	0x0490
                    0494   1259 _ANA_DFEE_REG_25	=	0x0494
                    0498   1260 _ANA_DFEE_REG_26	=	0x0498
                    049C   1261 _ANA_DFEE_REG_27	=	0x049c
                    0400   1262 _ANA_DFEE_REG_00	=	0x0400
                    0404   1263 _ANA_DFEE_REG_01	=	0x0404
                    0408   1264 _ANA_DFEE_REG_02	=	0x0408
                    040C   1265 _ANA_DFEE_REG_03	=	0x040c
                    0410   1266 _ANA_DFEE_REG_04	=	0x0410
                    0414   1267 _ANA_DFEE_REG_05	=	0x0414
                    0418   1268 _ANA_DFEE_REG_06	=	0x0418
                    041C   1269 _ANA_DFEE_REG_07	=	0x041c
                    0420   1270 _ANA_DFEE_REG_08	=	0x0420
                    0424   1271 _ANA_DFEE_REG_09	=	0x0424
                    0428   1272 _ANA_DFEE_REG_0A	=	0x0428
                    042C   1273 _ANA_DFEE_REG_0B	=	0x042c
                    0430   1274 _ANA_DFEE_REG_0C	=	0x0430
                    0434   1275 _ANA_DFEE_REG_0D	=	0x0434
                    0438   1276 _ANA_DFEE_REG_0E	=	0x0438
                    043C   1277 _ANA_DFEE_REG_0F	=	0x043c
                    0440   1278 _ANA_DFEE_REG_10	=	0x0440
                    0444   1279 _ANA_DFEE_REG_11	=	0x0444
                    0448   1280 _ANA_DFEE_REG_12	=	0x0448
                    044C   1281 _ANA_DFEE_REG_13	=	0x044c
                    0450   1282 _ANA_DFEE_REG_14	=	0x0450
                    0454   1283 _ANA_DFEE_REG_15	=	0x0454
                    0458   1284 _ANA_DFEE_REG_16	=	0x0458
                    045C   1285 _ANA_DFEE_REG_17	=	0x045c
                    0460   1286 _ANA_DFEE_REG_18	=	0x0460
                    0464   1287 _ANA_DFEE_REG_19	=	0x0464
                    0468   1288 _ANA_DFEE_REG_1A	=	0x0468
                    046C   1289 _ANA_DFEE_REG_1B	=	0x046c
                    0470   1290 _ANA_DFEE_REG_1C	=	0x0470
                    0474   1291 _ANA_DFEE_REG_1D	=	0x0474
                    0830   1292 _ANA_DFEO_REG_0C	=	0x0830
                    0834   1293 _ANA_DFEO_REG_0D	=	0x0834
                    0838   1294 _ANA_DFEO_REG_0E	=	0x0838
                    083C   1295 _ANA_DFEO_REG_0F	=	0x083c
                    0840   1296 _ANA_DFEO_REG_10	=	0x0840
                    0844   1297 _ANA_DFEO_REG_11	=	0x0844
                    0848   1298 _ANA_DFEO_REG_12	=	0x0848
                    084C   1299 _ANA_DFEO_REG_13	=	0x084c
                    0850   1300 _ANA_DFEO_REG_14	=	0x0850
                    0854   1301 _ANA_DFEO_REG_15	=	0x0854
                    0858   1302 _ANA_DFEO_REG_16	=	0x0858
                    085C   1303 _ANA_DFEO_REG_17	=	0x085c
                    0860   1304 _ANA_DFEO_REG_18	=	0x0860
                    0864   1305 _ANA_DFEO_REG_19	=	0x0864
                    0868   1306 _ANA_DFEO_REG_1A	=	0x0868
                    086C   1307 _ANA_DFEO_REG_1B	=	0x086c
                    0870   1308 _ANA_DFEO_REG_1C	=	0x0870
                    0874   1309 _ANA_DFEO_REG_1D	=	0x0874
                    0878   1310 _ANA_DFEO_REG_1E	=	0x0878
                    087C   1311 _ANA_DFEO_REG_1F	=	0x087c
                    0880   1312 _ANA_DFEO_REG_20	=	0x0880
                    0884   1313 _ANA_DFEO_REG_21	=	0x0884
                    0888   1314 _ANA_DFEO_REG_22	=	0x0888
                    088C   1315 _ANA_DFEO_REG_23	=	0x088c
                    0890   1316 _ANA_DFEO_REG_24	=	0x0890
                    0894   1317 _ANA_DFEO_REG_25	=	0x0894
                    0898   1318 _ANA_DFEO_REG_26	=	0x0898
                    089C   1319 _ANA_DFEO_REG_27	=	0x089c
                    0800   1320 _ANA_DFEO_REG_00	=	0x0800
                    0804   1321 _ANA_DFEO_REG_01	=	0x0804
                    0808   1322 _ANA_DFEO_REG_02	=	0x0808
                    080C   1323 _ANA_DFEO_REG_03	=	0x080c
                    0810   1324 _ANA_DFEO_REG_04	=	0x0810
                    0814   1325 _ANA_DFEO_REG_05	=	0x0814
                    0818   1326 _ANA_DFEO_REG_06	=	0x0818
                    081C   1327 _ANA_DFEO_REG_07	=	0x081c
                    0820   1328 _ANA_DFEO_REG_08	=	0x0820
                    0824   1329 _ANA_DFEO_REG_09	=	0x0824
                    0828   1330 _ANA_DFEO_REG_0A	=	0x0828
                    082C   1331 _ANA_DFEO_REG_0B	=	0x082c
                    8200   1332 _UPHY14_CMN_ANAREG_TOP_128	=	0x8200
                    8204   1333 _UPHY14_CMN_ANAREG_TOP_129	=	0x8204
                    8208   1334 _UPHY14_CMN_ANAREG_TOP_130	=	0x8208
                    820C   1335 _UPHY14_CMN_ANAREG_TOP_131	=	0x820c
                    8210   1336 _UPHY14_CMN_ANAREG_TOP_132	=	0x8210
                    8214   1337 _UPHY14_CMN_ANAREG_TOP_133	=	0x8214
                    8218   1338 _UPHY14_CMN_ANAREG_TOP_134	=	0x8218
                    821C   1339 _UPHY14_CMN_ANAREG_TOP_135	=	0x821c
                    8220   1340 _UPHY14_CMN_ANAREG_TOP_136	=	0x8220
                    8224   1341 _UPHY14_CMN_ANAREG_TOP_137	=	0x8224
                    8228   1342 _UPHY14_CMN_ANAREG_TOP_138	=	0x8228
                    822C   1343 _UPHY14_CMN_ANAREG_TOP_139	=	0x822c
                    8230   1344 _UPHY14_CMN_ANAREG_TOP_140	=	0x8230
                    8234   1345 _UPHY14_CMN_ANAREG_TOP_141	=	0x8234
                    8238   1346 _UPHY14_CMN_ANAREG_TOP_142	=	0x8238
                    823C   1347 _UPHY14_CMN_ANAREG_TOP_143	=	0x823c
                    8240   1348 _UPHY14_CMN_ANAREG_TOP_144	=	0x8240
                    8244   1349 _UPHY14_CMN_ANAREG_TOP_145	=	0x8244
                    8248   1350 _UPHY14_CMN_ANAREG_TOP_146	=	0x8248
                    824C   1351 _UPHY14_CMN_ANAREG_TOP_147	=	0x824c
                    8250   1352 _UPHY14_CMN_ANAREG_TOP_148	=	0x8250
                    8254   1353 _UPHY14_CMN_ANAREG_TOP_149	=	0x8254
                    8258   1354 _UPHY14_CMN_ANAREG_TOP_150	=	0x8258
                    825C   1355 _UPHY14_CMN_ANAREG_TOP_151	=	0x825c
                    8260   1356 _UPHY14_CMN_ANAREG_TOP_152	=	0x8260
                    8264   1357 _UPHY14_CMN_ANAREG_TOP_153	=	0x8264
                    8268   1358 _UPHY14_CMN_ANAREG_TOP_154	=	0x8268
                    826C   1359 _UPHY14_CMN_ANAREG_TOP_155	=	0x826c
                    8270   1360 _UPHY14_CMN_ANAREG_TOP_156	=	0x8270
                    8274   1361 _UPHY14_CMN_ANAREG_TOP_157	=	0x8274
                    8278   1362 _UPHY14_CMN_ANAREG_TOP_158	=	0x8278
                    827C   1363 _UPHY14_CMN_ANAREG_TOP_159	=	0x827c
                    8280   1364 _UPHY14_CMN_ANAREG_TOP_160	=	0x8280
                    8284   1365 _UPHY14_CMN_ANAREG_TOP_161	=	0x8284
                    8288   1366 _UPHY14_CMN_ANAREG_TOP_162	=	0x8288
                    828C   1367 _UPHY14_CMN_ANAREG_TOP_163	=	0x828c
                    8290   1368 _UPHY14_CMN_ANAREG_TOP_164	=	0x8290
                    8294   1369 _UPHY14_CMN_ANAREG_TOP_165	=	0x8294
                    8298   1370 _UPHY14_CMN_ANAREG_TOP_166	=	0x8298
                    829C   1371 _UPHY14_CMN_ANAREG_TOP_167	=	0x829c
                    82A0   1372 _UPHY14_CMN_ANAREG_TOP_168	=	0x82a0
                    82A4   1373 _UPHY14_CMN_ANAREG_TOP_169	=	0x82a4
                    82A8   1374 _UPHY14_CMN_ANAREG_TOP_170	=	0x82a8
                    82AC   1375 _UPHY14_CMN_ANAREG_TOP_171	=	0x82ac
                    82B0   1376 _UPHY14_CMN_ANAREG_TOP_172	=	0x82b0
                    82B4   1377 _UPHY14_CMN_ANAREG_TOP_173	=	0x82b4
                    82B8   1378 _UPHY14_CMN_ANAREG_TOP_174	=	0x82b8
                    82BC   1379 _UPHY14_CMN_ANAREG_TOP_175	=	0x82bc
                    82C0   1380 _UPHY14_CMN_ANAREG_TOP_176	=	0x82c0
                    82C4   1381 _UPHY14_CMN_ANAREG_TOP_177	=	0x82c4
                    82C8   1382 _UPHY14_CMN_ANAREG_TOP_178	=	0x82c8
                    82CC   1383 _UPHY14_CMN_ANAREG_TOP_179	=	0x82cc
                    82D0   1384 _UPHY14_CMN_ANAREG_TOP_180	=	0x82d0
                    82D4   1385 _UPHY14_CMN_ANAREG_TOP_181	=	0x82d4
                    82D8   1386 _UPHY14_CMN_ANAREG_TOP_182	=	0x82d8
                    82DC   1387 _UPHY14_CMN_ANAREG_TOP_183	=	0x82dc
                    82E0   1388 _UPHY14_CMN_ANAREG_TOP_184	=	0x82e0
                    82E4   1389 _UPHY14_CMN_ANAREG_TOP_185	=	0x82e4
                    82E8   1390 _UPHY14_CMN_ANAREG_TOP_186	=	0x82e8
                    82EC   1391 _UPHY14_CMN_ANAREG_TOP_187	=	0x82ec
                    82F0   1392 _UPHY14_CMN_ANAREG_TOP_188	=	0x82f0
                    82F4   1393 _UPHY14_CMN_ANAREG_TOP_189	=	0x82f4
                    82F8   1394 _UPHY14_CMN_ANAREG_TOP_190	=	0x82f8
                    82FC   1395 _UPHY14_CMN_ANAREG_TOP_191	=	0x82fc
                    8300   1396 _UPHY14_CMN_ANAREG_TOP_192	=	0x8300
                    8304   1397 _UPHY14_CMN_ANAREG_TOP_193	=	0x8304
                    8308   1398 _UPHY14_CMN_ANAREG_TOP_194	=	0x8308
                    830C   1399 _UPHY14_CMN_ANAREG_TOP_195	=	0x830c
                    8310   1400 _UPHY14_CMN_ANAREG_TOP_196	=	0x8310
                    8314   1401 _UPHY14_CMN_ANAREG_TOP_197	=	0x8314
                    8318   1402 _UPHY14_CMN_ANAREG_TOP_198	=	0x8318
                    831C   1403 _UPHY14_CMN_ANAREG_TOP_199	=	0x831c
                    8320   1404 _UPHY14_CMN_ANAREG_TOP_200	=	0x8320
                    8324   1405 _UPHY14_CMN_ANAREG_TOP_201	=	0x8324
                    8328   1406 _UPHY14_CMN_ANAREG_TOP_202	=	0x8328
                    832C   1407 _UPHY14_CMN_ANAREG_TOP_203	=	0x832c
                    8330   1408 _UPHY14_CMN_ANAREG_TOP_204	=	0x8330
                    8334   1409 _UPHY14_CMN_ANAREG_TOP_205	=	0x8334
                    8338   1410 _UPHY14_CMN_ANAREG_TOP_206	=	0x8338
                    833C   1411 _UPHY14_CMN_ANAREG_TOP_207	=	0x833c
                    8340   1412 _UPHY14_CMN_ANAREG_TOP_208	=	0x8340
                    8344   1413 _UPHY14_CMN_ANAREG_TOP_209	=	0x8344
                    8348   1414 _UPHY14_CMN_ANAREG_TOP_210	=	0x8348
                    834C   1415 _UPHY14_CMN_ANAREG_TOP_211	=	0x834c
                    8350   1416 _UPHY14_CMN_ANAREG_TOP_212	=	0x8350
                    8354   1417 _UPHY14_CMN_ANAREG_TOP_213	=	0x8354
                    8358   1418 _UPHY14_CMN_ANAREG_TOP_214	=	0x8358
                    2000   1419 _PM_CTRL_TX_LANE_REG1_LANE	=	0x2000
                    2004   1420 _PM_CTRL_TX_LANE_REG2_LANE	=	0x2004
                    2008   1421 _INPUT_TX_PIN_REG0_LANE	=	0x2008
                    200C   1422 _INPUT_TX_PIN_REG1_LANE	=	0x200c
                    2010   1423 _INPUT_TX_PIN_REG2_LANE	=	0x2010
                    2014   1424 _INPUT_TX_PIN_REG3_LANE	=	0x2014
                    2018   1425 _PM_CTRL_INTERRUPT_REG1_LANE	=	0x2018
                    201C   1426 _PM_CTRL_INTERRUPT_REG2	=	0x201c
                    2020   1427 _CLKGEN_TX_LANE_REG1_LANE	=	0x2020
                    2024   1428 _TX_SPEED_CONVERT_LANE	=	0x2024
                    2028   1429 _SPD_CTRL_INTERRUPT_REG1_LANE	=	0x2028
                    202C   1430 _SPD_CTRL_INTERRUPT_REG2	=	0x202c
                    2030   1431 _SPD_CTRL_TX_LANE_REG1_LANE	=	0x2030
                    2034   1432 _TX_SYSTEM_LANE	=	0x2034
                    203C   1433 _INPUT_TX_PIN_REG4_LANE	=	0x203c
                    2040   1434 _TX_CALIBRATION_LANE	=	0x2040
                    2044   1435 _DIG_TX_RSVD_REG0	=	0x2044
                    2048   1436 _INPUT_TX_PIN_REG5_LANE	=	0x2048
                    204C   1437 __FIELDNAME__LANE	=	0x204c
                    2050   1438 _PM_CTRL_INTERRUPT_ISR_REG1_LANE	=	0x2050
                    2054   1439 _SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE	=	0x2054
                    2058   1440 _ANALOG_TX_REALTIME_REG_1	=	0x2058
                    205C   1441 _MON_TOP	=	0x205c
                    2100   1442 _PM_CTRL_RX_LANE_REG1_LANE	=	0x2100
                    2104   1443 _RX_SYSTEM_LANE	=	0x2104
                    2108   1444 _INPUT_RX_PIN_REG0_LANE	=	0x2108
                    210C   1445 _INPUT_RX_PIN_REG1_LANE	=	0x210c
                    2110   1446 _INPUT_RX_PIN_REG2_LANE	=	0x2110
                    2114   1447 _SPD_CTRL_RX_LANE_REG1_LANE	=	0x2114
                    2118   1448 _DIG_RX_RSVD_REG0	=	0x2118
                    211C   1449 _CLKGEN_RX_LANE_REG1_LANE	=	0x211c
                    2120   1450 _FRAME_SYNC_DET_REG0	=	0x2120
                    2124   1451 _FRAME_SYNC_DET_REG1	=	0x2124
                    2128   1452 _FRAME_SYNC_DET_REG2	=	0x2128
                    212C   1453 _FRAME_SYNC_DET_REG3	=	0x212c
                    2130   1454 _FRAME_SYNC_DET_REG4	=	0x2130
                    2134   1455 _FRAME_SYNC_DET_REG5	=	0x2134
                    2138   1456 _FRAME_SYNC_DET_REG6	=	0x2138
                    213C   1457 _CDR_LOCK_REG	=	0x213c
                    2140   1458 _RX_LANE_INTERRUPT	=	0x2140
                    2144   1459 _RX_LANE_INTERRUPT_MASK	=	0x2144
                    2148   1460 _RX_DATA_PATH_REG	=	0x2148
                    214C   1461 _INPUT_RX_PIN_REG3_LANE	=	0x214c
                    2150   1462 _RX_CALIBRATION_REG	=	0x2150
                    2158   1463 _RX_LANE_INTERRUPT_REG1	=	0x2158
                    2160   1464 _DTL_REG0	=	0x2160
                    2164   1465 _DTL_REG1	=	0x2164
                    2168   1466 _DTL_REG2	=	0x2168
                    216C   1467 _DTL_REG3	=	0x216c
                    2170   1468 _SQ_REG0	=	0x2170
                    4000   1469 _LANE_CFG0	=	0x4000
                    4004   1470 _LANE_STATUS0	=	0x4004
                    4008   1471 _LANE_CFG_STATUS2_LANE	=	0x4008
                    400C   1472 _LANE_CFG2_LANE	=	0x400c
                    4010   1473 _LANE_CFG4	=	0x4010
                    4014   1474 _LANE_CFG_STATUS3_LANE	=	0x4014
                    4018   1475 _LANE_DP_PIE8_CFG0_LANE	=	0x4018
                    401C   1476 _LANE_USB_DP_CFG1_LANE	=	0x401c
                    4020   1477 _LANE_USB_DP_CFG2_LANE	=	0x4020
                    4024   1478 _LANE_EQ_CFG0_LANE	=	0x4024
                    4028   1479 _LANE_EQ_CFG1_LANE	=	0x4028
                    402C   1480 _LANE_PRESET_CFG0_LANE	=	0x402c
                    4030   1481 _LANE_PRESET_CFG2_LANE	=	0x4030
                    4034   1482 _LANE_PRESET_CFG4_LANE	=	0x4034
                    4038   1483 _LANE_PRESET_CFG6_LANE	=	0x4038
                    403C   1484 _LANE_PRESET_CFG8_LANE	=	0x403c
                    4040   1485 _LANE_PRESET_CFG10_LANE	=	0x4040
                    4044   1486 _LANE_PRESET_CFG12_LANE	=	0x4044
                    4048   1487 _LANE_PRESET_CFG14_LANE	=	0x4048
                    404C   1488 _LANE_PRESET_CFG16_LANE	=	0x404c
                    4050   1489 _LANE_COEFF_MAX0_LANE	=	0x4050
                    4054   1490 _LANE_REMOTE_SET_LANE	=	0x4054
                    4058   1491 _LANE_EQ_16G_CFG0_LANE	=	0x4058
                    405C   1492 _LANE_16G_PRESET_CFG0_LANE	=	0x405c
                    4060   1493 _LANE_16G_PRESET_CFG2_LANE	=	0x4060
                    4064   1494 _LANE_16G_PRESET_CFG4_LANE	=	0x4064
                    4068   1495 _LANE_16G_PRESET_CFG6_LANE	=	0x4068
                    406C   1496 _LANE_16G_PRESET_CFG8_LANE	=	0x406c
                    4070   1497 _LANE_16G_PRESET_CFG10_LANE	=	0x4070
                    4074   1498 _LANE_16G_PRESET_CFG12_LANE	=	0x4074
                    4078   1499 _LANE_16G_PRESET_CFG14_LANE	=	0x4078
                    407C   1500 _LANE_16G_PRESET_CFG16_LANE	=	0x407c
                    4080   1501 _LANE_EQ_32G_CFG0_LANE	=	0x4080
                    4084   1502 _LANE_32G_PRESET_CFG0_LANE	=	0x4084
                    4088   1503 _LANE_32G_PRESET_CFG2_LANE	=	0x4088
                    408C   1504 _LANE_32G_PRESET_CFG4_LANE	=	0x408c
                    4090   1505 _LANE_32G_PRESET_CFG6_LANE	=	0x4090
                    4094   1506 _LANE_32G_PRESET_CFG8_LANE	=	0x4094
                    4098   1507 _LANE_32G_PRESET_CFG10_LANE	=	0x4098
                    409C   1508 _LANE_32G_PRESET_CFG12_LANE	=	0x409c
                    40A0   1509 _LANE_32G_PRESET_CFG14_LANE	=	0x40a0
                    40A4   1510 _LANE_32G_PRESET_CFG16_LANE	=	0x40a4
                    2200   1511 _MCU_CONTROL_LANE	=	0x2200
                    2204   1512 _MCU_GPIO	=	0x2204
                    2208   1513 _CACHE_DEBUG0	=	0x2208
                    220C   1514 _CACHE_DEBUG1	=	0x220c
                    2210   1515 _LANE_SYSTEM0	=	0x2210
                    2230   1516 _MCU_STATUS0_LANE	=	0x2230
                    2234   1517 _MCU_STATUS1_LANE	=	0x2234
                    2238   1518 _MCU_STATUS2_LANE	=	0x2238
                    223C   1519 _MCU_STATUS3_LANE	=	0x223c
                    2240   1520 _MCU_INT0_CONTROL	=	0x2240
                    2244   1521 _MCU_INT1_CONTROL	=	0x2244
                    2248   1522 _MCU_INT2_CONTROL	=	0x2248
                    224C   1523 _MCU_INT3_CONTROL	=	0x224c
                    2250   1524 _MCU_INT4_CONTROL	=	0x2250
                    2254   1525 _MCU_INT5_CONTROL	=	0x2254
                    2258   1526 _MCU_INT6_CONTROL	=	0x2258
                    225C   1527 _MCU_INT7_CONTROL	=	0x225c
                    2260   1528 _MCU_INT8_CONTROL	=	0x2260
                    2264   1529 _MCU_INT9_CONTROL	=	0x2264
                    2268   1530 _MCU_INT10_CONTROL	=	0x2268
                    226C   1531 _MCU_INT11_CONTROL	=	0x226c
                    2270   1532 _MCU_INT12_CONTROL	=	0x2270
                    2274   1533 _MCU_TIMER_CONTROL	=	0x2274
                    2278   1534 _MCU_TIMER0_CONTROL	=	0x2278
                    227C   1535 _MCU_TIMER1_CONTROL	=	0x227c
                    2280   1536 _MCU_TIMER2_CONTROL	=	0x2280
                    2284   1537 _MCU_TIMER3_CONTROL	=	0x2284
                    2288   1538 _MCU_IRQ_LANE	=	0x2288
                    228C   1539 _MCU_IRQ_MASK_LANE	=	0x228c
                    2290   1540 _MCU_MEM_REG1_LANE	=	0x2290
                    2294   1541 _MCU_MEM_REG2_LANE	=	0x2294
                    2298   1542 _MCU_TIMER_CTRL_1_LANE	=	0x2298
                    229C   1543 _MCU_TIMER_CTRL_2_LANE	=	0x229c
                    22A0   1544 _MCU_TIMER_CTRL_3_LANE	=	0x22a0
                    22A4   1545 _MCU_TIMER_CTRL_4_LANE	=	0x22a4
                    22A8   1546 _MCU_TIMER_CTRL_5_LANE	=	0x22a8
                    22AC   1547 _MCU_TIMER_CTRL_6_LANE	=	0x22ac
                    22B0   1548 _MCU_TIMER_CTRL_7_LANE	=	0x22b0
                    22B4   1549 _MCU_DEBUG0_LANE	=	0x22b4
                    22B8   1550 _MCU_DEBUG1_LANE	=	0x22b8
                    22BC   1551 _MCU_DEBUG2_LANE	=	0x22bc
                    22C0   1552 _MCU_DEBUG3_LANE	=	0x22c0
                    22C4   1553 _MCU_DEBUG_LANE	=	0x22c4
                    22C8   1554 _EXT_INT_CONTROL	=	0x22c8
                    22CC   1555 _ANA_IF_TRX_REG0	=	0x22cc
                    22D0   1556 _ANA_IF_DFEE_REG0	=	0x22d0
                    22D4   1557 _ANA_IF_DFEO_REG0	=	0x22d4
                    22D8   1558 _MCU_IRQ_ISR_LANE	=	0x22d8
                    22DC   1559 _MCU_WDT_LANE	=	0x22dc
                    22E0   1560 _MCU_INT_CONTROL_13	=	0x22e0
                    22E4   1561 _MCU_COMMAND0	=	0x22e4
                    22F4   1562 _MEM_ECC_ERR_ADDRESS0	=	0x22f4
                    22F8   1563 _XDATA_MEM_CHECKSUM_LANE0	=	0x22f8
                    22FC   1564 _XDATA_MEM_CHECKSUM_LANE1	=	0x22fc
                    2300   1565 _PT_CONTROL0	=	0x2300
                    2304   1566 _PT_CONTROL1	=	0x2304
                    2308   1567 _PT_USER_PATTERN0	=	0x2308
                    230C   1568 _PT_USER_PATTERN1	=	0x230c
                    2310   1569 _PT_USER_PATTERN2	=	0x2310
                    2314   1570 _PT_COUNTER0	=	0x2314
                    2318   1571 _PT_COUNTER1	=	0x2318
                    231C   1572 _PT_COUNTER2	=	0x231c
                    2400   1573 _DFE_CTRL_REG0	=	0x2400
                    2404   1574 _DFE_CTRL_REG1	=	0x2404
                    2408   1575 _DFE_CTRL_REG2	=	0x2408
                    240C   1576 _DFE_CTRL_REG3	=	0x240c
                    2410   1577 _RX_EQ_CLK_CTRL	=	0x2410
                    2414   1578 _DFE_CTRL_REG4	=	0x2414
                    2418   1579 _DFE_ANA_REG0	=	0x2418
                    241C   1580 _DFE_ANA_REG1	=	0x241c
                    2420   1581 _DFE_STEP_REG0	=	0x2420
                    2424   1582 _DFE_STEP_REG1	=	0x2424
                    2430   1583 _DFE_FEN_EVEN_REG	=	0x2430
                    2434   1584 _DFE_FEN_ODD_REG	=	0x2434
                    2438   1585 _DFE_DC_EVEN_REG8	=	0x2438
                    243C   1586 _DFE_DC_ODD_REG8	=	0x243c
                    2440   1587 _DFE_FEXT_EVEN_REG0	=	0x2440
                    2444   1588 _DFE_FEXT_EVEN_REG1	=	0x2444
                    2448   1589 _DFE_FEXT_EVEN_REG2	=	0x2448
                    244C   1590 _DFE_FEXT_EVEN_REG3	=	0x244c
                    2450   1591 _DFE_FEXT_EVEN_REG4	=	0x2450
                    2454   1592 _DFE_FEXT_EVEN_REG5	=	0x2454
                    2458   1593 _DFE_FEXT_EVEN_REG6	=	0x2458
                    245C   1594 _DFE_FEXT_EVEN_REG7	=	0x245c
                    2460   1595 _DFE_FEXT_ODD_REG0	=	0x2460
                    2464   1596 _DFE_FEXT_ODD_REG1	=	0x2464
                    2468   1597 _DFE_FEXT_ODD_REG2	=	0x2468
                    246C   1598 _DFE_FEXT_ODD_REG3	=	0x246c
                    2470   1599 _DFE_FEXT_ODD_REG4	=	0x2470
                    2474   1600 _DFE_FEXT_ODD_REG5	=	0x2474
                    2478   1601 _DFE_FEXT_ODD_REG6	=	0x2478
                    247C   1602 _DFE_FEXT_ODD_REG7	=	0x247c
                    2480   1603 _DFE_READ_EVEN_SM_REG0	=	0x2480
                    2484   1604 _DFE_READ_EVEN_SM_REG1	=	0x2484
                    2488   1605 _DFE_READ_EVEN_SM_REG2	=	0x2488
                    248C   1606 _DFE_READ_EVEN_SM_REG3	=	0x248c
                    2490   1607 _DFE_READ_EVEN_SM_REG4	=	0x2490
                    2494   1608 _DFE_READ_EVEN_SM_REG5	=	0x2494
                    2498   1609 _DFE_READ_EVEN_SM_REG6	=	0x2498
                    249C   1610 _DFE_READ_EVEN_SM_REG7	=	0x249c
                    24A0   1611 _DFE_READ_ODD_SM_REG0	=	0x24a0
                    24A4   1612 _DFE_READ_ODD_SM_REG1	=	0x24a4
                    24A8   1613 _DFE_READ_ODD_SM_REG2	=	0x24a8
                    24AC   1614 _DFE_READ_ODD_SM_REG3	=	0x24ac
                    24B0   1615 _DFE_READ_ODD_SM_REG4	=	0x24b0
                    24B4   1616 _DFE_READ_ODD_SM_REG5	=	0x24b4
                    24B8   1617 _DFE_READ_ODD_SM_REG6	=	0x24b8
                    24BC   1618 _DFE_READ_ODD_SM_REG7	=	0x24bc
                    24C0   1619 _DFE_READ_EVEN_SM_REG8	=	0x24c0
                    24C4   1620 _DFE_READ_ODD_SM_REG8	=	0x24c4
                    24D0   1621 _DFE_READ_EVEN_2C_REG0	=	0x24d0
                    24D4   1622 _DFE_READ_EVEN_2C_REG1	=	0x24d4
                    24D8   1623 _DFE_READ_EVEN_2C_REG2	=	0x24d8
                    24DC   1624 _DFE_READ_EVEN_2C_REG3	=	0x24dc
                    24E0   1625 _DFE_READ_EVEN_2C_REG4	=	0x24e0
                    24E4   1626 _DFE_READ_EVEN_2C_REG5	=	0x24e4
                    24E8   1627 _DFE_READ_EVEN_2C_REG6	=	0x24e8
                    24EC   1628 _DFE_READ_EVEN_2C_REG7	=	0x24ec
                    24F0   1629 _DFE_READ_ODD_2C_REG0	=	0x24f0
                    24F4   1630 _DFE_READ_ODD_2C_REG1	=	0x24f4
                    24F8   1631 _DFE_READ_ODD_2C_REG2	=	0x24f8
                    24FC   1632 _DFE_READ_ODD_2C_REG3	=	0x24fc
                    2500   1633 _DFE_READ_ODD_2C_REG4	=	0x2500
                    2504   1634 _DFE_READ_ODD_2C_REG5	=	0x2504
                    2508   1635 _DFE_READ_ODD_2C_REG6	=	0x2508
                    250C   1636 _DFE_READ_ODD_2C_REG7	=	0x250c
                    2510   1637 _DFE_READ_EVEN_2C_REG8	=	0x2510
                    2514   1638 _DFE_READ_ODD_2C_REG8	=	0x2514
                    2518   1639 _CAL_OFST_REG0	=	0x2518
                    251C   1640 _CAL_OFST_REG1	=	0x251c
                    2520   1641 _CAL_OFST_REG2	=	0x2520
                    2530   1642 _DFE_DCE_REG0	=	0x2530
                    2540   1643 _DFE_STATIC_LANE_REG0	=	0x2540
                    2544   1644 _DFE_STATIC_LANE_REG1	=	0x2544
                    2548   1645 _DFE_STATIC_LANE_REG3	=	0x2548
                    254C   1646 _DFE_STATIC_LANE_REG4	=	0x254c
                    2550   1647 _DFE_STATIC_LANE_REG5	=	0x2550
                    2554   1648 _DFE_STATIC_LANE_REG6	=	0x2554
                    2560   1649 _EOM_VLD_REG0	=	0x2560
                    2564   1650 _EOM_VLD_REG1	=	0x2564
                    2568   1651 _EOM_VLD_REG2	=	0x2568
                    256C   1652 _EOM_VLD_REG3	=	0x256c
                    2570   1653 _EOM_ERR_REG0	=	0x2570
                    2574   1654 _EOM_ERR_REG1	=	0x2574
                    2578   1655 _EOM_ERR_REG2	=	0x2578
                    257C   1656 _EOM_ERR_REG3	=	0x257c
                    2580   1657 _EOM_REG0	=	0x2580
                    25F0   1658 _EOM_VLD_REG4	=	0x25f0
                    25F4   1659 _LANE_MARGIN_REG0	=	0x25f4
                    6000   1660 _CAL_CTRL1_LANE	=	0x6000
                    6004   1661 _CAL_CTRL2_LANE	=	0x6004
                    6008   1662 _CAL_CTRL3_LANE	=	0x6008
                    600C   1663 _CAL_CTRL4_LANE	=	0x600c
                    6010   1664 _CAL_SAVE_DATA1_LANE	=	0x6010
                    6014   1665 _CAL_SAVE_DATA2_LANE	=	0x6014
                    6018   1666 _CAL_SAVE_DATA3_LANE	=	0x6018
                    601C   1667 _PHY_REMOTE_CTRL_COMMAND_LANE	=	0x601c
                    6020   1668 _PHY_REMOTE_CTRL_VALUE_LANE	=	0x6020
                    6024   1669 _PHY_LOCAL_VALUE_LANE	=	0x6024
                    6028   1670 _TRX_TRAIN_IF_TIMERS1_LANE	=	0x6028
                    602C   1671 _TRX_TRAIN_IF_TIMERS2_LANE	=	0x602c
                    6030   1672 _TRX_TRAIN_IF_TIMERS_ENABLE_LANE	=	0x6030
                    6034   1673 _DFE_CONTROL_0	=	0x6034
                    6038   1674 _DFE_CONTROL_1	=	0x6038
                    6040   1675 _DFE_CONTROL_2	=	0x6040
                    6044   1676 _DFE_CONTROL_3	=	0x6044
                    6048   1677 _DFE_CONTROL_4	=	0x6048
                    604C   1678 _DFE_CONTROL_5	=	0x604c
                    6050   1679 _TRAIN_CONTROL_0	=	0x6050
                    6054   1680 _TRAIN_CONTROL_1	=	0x6054
                    6058   1681 _TRAIN_CONTROL_2	=	0x6058
                    605C   1682 _RPTA_CONFIG_0	=	0x605c
                    6060   1683 _RPTA_CONFIG_1	=	0x6060
                    6064   1684 _DLL_CAL	=	0x6064
                    6068   1685 _TRAIN_PARA_0	=	0x6068
                    606C   1686 _TRAIN_PARA_1	=	0x606c
                    6070   1687 _TRAIN_PARA_2	=	0x6070
                    6074   1688 _TRAIN_PARA_3	=	0x6074
                    6078   1689 _DFE_CONTROL_6	=	0x6078
                    607C   1690 _DFE_TEST_0	=	0x607c
                    6080   1691 _DFE_TEST_1	=	0x6080
                    6084   1692 _DFE_TEST_4	=	0x6084
                    6088   1693 _DFE_TEST_5	=	0x6088
                    608C   1694 _DFE_CONTROL_7	=	0x608c
                    6090   1695 _DFE_CONTROL_8	=	0x6090
                    6094   1696 _DFE_CONTROL_9	=	0x6094
                    6098   1697 _DFE_CONTROL_10	=	0x6098
                    609C   1698 _DFE_CONTROL_11	=	0x609c
                    60A0   1699 _CDS_CTRL_REG0	=	0x60a0
                    60A4   1700 _CDS_CTRL_REG1	=	0x60a4
                    60A8   1701 _ESM_POP_P_CNT_LOW_LANE	=	0x60a8
                    60AC   1702 _ESM_ERR_P_CNT_LOW_LANE	=	0x60ac
                    60B0   1703 _ESM_ERR_POP_CNT_HIGH_LANE	=	0x60b0
                    60B4   1704 _TRAIN_CONTROL_3	=	0x60b4
                    60B8   1705 _TRAIN_CONTROL_4	=	0x60b8
                    60BC   1706 _TRAIN_CONTROL_5	=	0x60bc
                    60C0   1707 _TRAIN_CONTROL_6	=	0x60c0
                    60C4   1708 _TRAIN_CONTROL_7	=	0x60c4
                    60C8   1709 _TRAIN_CONTROL_8	=	0x60c8
                    60CC   1710 _TRAIN_CONTROL_9	=	0x60cc
                    60D0   1711 _TRAIN_CONTROL_10	=	0x60d0
                    60D4   1712 _TRAIN_CONTROL_11	=	0x60d4
                    60D8   1713 _TRAIN_CONTROL_12	=	0x60d8
                    60DC   1714 _ESM_POP_N_CNT_LOW_LANE	=	0x60dc
                    60E0   1715 _ESM_ERR_N_CNT_LOW_LANE	=	0x60e0
                    60E4   1716 _TRAIN_CONTROL_13	=	0x60e4
                    60E8   1717 _TRAIN_CONTROL_14	=	0x60e8
                    60EC   1718 _TRAIN_CONTROL_15	=	0x60ec
                    60F0   1719 _TRAIN_CONTROL_16	=	0x60f0
                    60F4   1720 _TRAIN_CONTROL_17	=	0x60f4
                    60F8   1721 _END_XDAT_LANE	=	0x60f8
                    A000   1722 _TX_CMN_REG	=	0xa000
                    A008   1723 _DTX_REG0	=	0xa008
                    A00C   1724 _DTX_REG1	=	0xa00c
                    A010   1725 _DTX_REG2	=	0xa010
                    A014   1726 _DTX_REG3	=	0xa014
                    A018   1727 _DTX_REG4	=	0xa018
                    A01C   1728 _DTX_PHY_ALIGN_REG0	=	0xa01c
                    A024   1729 _DTX_PHY_ALIGN_REG1	=	0xa024
                    A028   1730 _DTX_PHY_ALIGN_REG2	=	0xa028
                    A02C   1731 _SRIS_REG0	=	0xa02c
                    A030   1732 _SRIS_REG1	=	0xa030
                    A100   1733 _RX_CMN_0	=	0xa100
                    A110   1734 _DFE_STATIC_REG0	=	0xa110
                    A114   1735 _DFE_STATIC_REG1	=	0xa114
                    A118   1736 _DFE_STATIC_REG3	=	0xa118
                    A11C   1737 _DFE_STATIC_REG4	=	0xa11c
                    A120   1738 _DFE_STATIC_REG5	=	0xa120
                    A124   1739 _DFE_STATIC_REG6	=	0xa124
                    4200   1740 _GLOB_RST_CLK_CTRL	=	0x4200
                    4204   1741 _GLOB_CLK_SRC_LO	=	0x4204
                    4208   1742 _GLOB_CLK_SRC_HI	=	0x4208
                    420C   1743 _GLOB_MISC_CTRL	=	0x420c
                    4210   1744 _GLOB_DP_SAL_CFG	=	0x4210
                    4214   1745 _GLOB_DP_SAL_CFG1	=	0x4214
                    4218   1746 _GLOB_DP_SAL_CFG3	=	0x4218
                    421C   1747 _GLOB_DP_SAL_CFG5	=	0x421c
                    4220   1748 _GLOB_PM_CFG0	=	0x4220
                    4224   1749 _GLOB_COUNTER_CTRL	=	0x4224
                    4228   1750 _GLOB_COUNTER_HI	=	0x4228
                    422C   1751 _GLOB_PM_DP_CTRL	=	0x422c
                    4230   1752 _GLOB_DP_BAL_CFG0	=	0x4230
                    4234   1753 _GLOB_DP_BAL_CFG2	=	0x4234
                    4238   1754 _GLOB_DP_BAL_CFG4	=	0x4238
                    423C   1755 _GLOB_BIST_CTRL	=	0x423c
                    4240   1756 _GLOB_BIST_LANE_TYPE	=	0x4240
                    4244   1757 _GLOB_BIST_START	=	0x4244
                    4248   1758 _GLOB_BIST_MASK	=	0x4248
                    424C   1759 _GLOB_BIST_RESULT	=	0x424c
                    4250   1760 _GLOB_BIST_SEQR_CFG	=	0x4250
                    4254   1761 _GLOB_BIST_DATA_HI	=	0x4254
                    4258   1762 _GLOB_PIPE_REVISION	=	0x4258
                    425C   1763 _GLOB_L1_SUBSTATES_CFG	=	0x425c
                    A200   1764 _MCU_CONTROL_0	=	0xa200
                    A204   1765 _MCU_CONTROL_1	=	0xa204
                    A208   1766 _MCU_CONTROL_2	=	0xa208
                    A20C   1767 _MCU_CONTROL_3	=	0xa20c
                    A210   1768 _MCU_CONTROL_4	=	0xa210
                    A214   1769 _MCU_DEBUG0	=	0xa214
                    A218   1770 _MCU_DEBUG1	=	0xa218
                    A21C   1771 _MEMORY_CONTROL_0	=	0xa21c
                    A220   1772 _MEMORY_CONTROL_1	=	0xa220
                    A224   1773 _MEMORY_CONTROL_2	=	0xa224
                    A228   1774 _MEMORY_CONTROL_3	=	0xa228
                    A22C   1775 _MEMORY_CONTROL_4	=	0xa22c
                    A234   1776 _MCU_INFO_0	=	0xa234
                    A238   1777 _MCU_INFO_1	=	0xa238
                    A23C   1778 _MCU_INFO_2	=	0xa23c
                    A240   1779 _MCU_INFO_3	=	0xa240
                    A244   1780 _MEM_CMN_ECC_ERR_ADDRESS0	=	0xa244
                    A2E0   1781 _ANA_IF_CMN_REG1	=	0xa2e0
                    A2E4   1782 _MEM_IRQ	=	0xa2e4
                    A2E8   1783 _MEM_IRQ_MASK	=	0xa2e8
                    A2EC   1784 _ANA_IF_CMN_REG0	=	0xa2ec
                    A2F0   1785 _APB_CONTROL_REG	=	0xa2f0
                    A2F4   1786 _MEM_IRQ_CLEAR	=	0xa2f4
                    A2F8   1787 _MCU_SYNC1	=	0xa2f8
                    A2FC   1788 _MCU_SYNC2	=	0xa2fc
                    A300   1789 _TEST0	=	0xa300
                    A304   1790 _TEST1	=	0xa304
                    A308   1791 _TEST2	=	0xa308
                    A30C   1792 _TEST3	=	0xa30c
                    A310   1793 _TEST4	=	0xa310
                    A314   1794 _SYSTEM	=	0xa314
                    A318   1795 _PM_CMN_REG1	=	0xa318
                    A31C   1796 _INPUT_CMN_PIN_REG0	=	0xa31c
                    A320   1797 _INPUT_CMN_PIN_REG1	=	0xa320
                    A324   1798 _INPUT_CMN_PIN_REG2	=	0xa324
                    A328   1799 _ANA_TSEN_CONTROL	=	0xa328
                    A32C   1800 _PLLCAL_REG0	=	0xa32c
                    A330   1801 _PLLCAL_REG1	=	0xa330
                    A334   1802 _CLKGEN_CMN_REG1	=	0xa334
                    A338   1803 _SPD_CMN_REG1	=	0xa338
                    A33C   1804 _OUTPUT_CMN_PIN_REG0	=	0xa33c
                    A340   1805 _CMN_CALIBRATION	=	0xa340
                    A344   1806 __FIELDNAME_	=	0xa344
                    A348   1807 _INPUT_CMN_PIN_REG3	=	0xa348
                    A34C   1808 _PM_CMN_REG2	=	0xa34c
                    A354   1809 _TEST5	=	0xa354
                    A358   1810 _XDATA_MEM_CHECKSUM_CMN_0	=	0xa358
                    A35C   1811 _XDATA_MEM_CHECKSUM_CMN_1	=	0xa35c
                    A360   1812 _XDATA_MEM_CHECKSUM_CMN_2	=	0xa360
                    A364   1813 _MCU_SDT_CMN	=	0xa364
                    A368   1814 _CMN_CACHE_DEBUG0	=	0xa368
                    A36C   1815 _MCU_INT_ADDR	=	0xa36c
                    A370   1816 _CMN_ISR_2	=	0xa370
                    A374   1817 _CMN_ISR_MASK_2	=	0xa374
                    A378   1818 _CMN_ISR_CLEAR_2	=	0xa378
                    A37C   1819 _CMN_MCU_GPIO	=	0xa37c
                    A380   1820 _CMN_CACHE_DEBUG1	=	0xa380
                    A384   1821 _CMN_MCU_TIMER_CONTROL	=	0xa384
                    A388   1822 _CMN_MCU_TIMER_CTRL_2_LANE	=	0xa388
                    A38C   1823 _CMN_MCU_TIMER_CTRL_3_LANE	=	0xa38c
                    A390   1824 _CMN_MCU_TIMER_CTRL_4_LANE	=	0xa390
                    A394   1825 _CMN_MCU_TIMER_CTRL_5_LANE	=	0xa394
                    A398   1826 _CMN_MCU_TIMER0_CONTROL	=	0xa398
                    A39C   1827 _CMN_MCU_TIMER1_CONTROL	=	0xa39c
                    A3A0   1828 _CMN_MCU_TIMER2_CONTROL	=	0xa3a0
                    A3A4   1829 _CMN_MCU_TIMER3_CONTROL	=	0xa3a4
                    A3A8   1830 _CMN_ISR_1	=	0xa3a8
                    A3AC   1831 _CMN_ISR_MASK_1	=	0xa3ac
                    A3B0   1832 _SET_LANE_ISR	=	0xa3b0
                    A3F4   1833 _CMN_MCU_REG	=	0xa3f4
                    A3F8   1834 _CID_REG0	=	0xa3f8
                    A3FC   1835 _CID_REG1	=	0xa3fc
                    E600   1836 _FW_REV	=	0xe600
                    E604   1837 _CONTROL_CONFIG0	=	0xe604
                    E608   1838 _CONTROL_CONFIG1	=	0xe608
                    E60C   1839 _CONTROL_CONFIG2	=	0xe60c
                    E610   1840 _CONTROL_CONFIG3	=	0xe610
                    E614   1841 _CONTROL_CONFIG4	=	0xe614
                    E618   1842 _CONTROL_CONFIG5	=	0xe618
                    E61C   1843 _CONTROL_CONFIG6	=	0xe61c
                    E620   1844 _CONTROL_CONFIG7	=	0xe620
                    E624   1845 _CAL_DATA0	=	0xe624
                    E628   1846 _TRAIN_IF_CONFIG	=	0xe628
                    E62C   1847 _CONTROL_CONFIG8	=	0xe62c
                    E630   1848 _CONTROL_CONFIG9	=	0xe630
                    E634   1849 _CON_CAL_STEP_SIZE1	=	0xe634
                    E638   1850 _CON_CAL_STEP_SIZE2	=	0xe638
                    E63C   1851 _CON_CAL_STEP_SIZE3	=	0xe63c
                    E640   1852 _CON_CAL_STEP_SIZE4	=	0xe640
                    E644   1853 _CON_CAL_STEP_SIZE5	=	0xe644
                    E648   1854 _CAL_TIME_OUT_AND_DIS	=	0xe648
                    E64C   1855 _CAL_STATUS_READ	=	0xe64c
                    E650   1856 _MCU_CONFIG	=	0xe650
                    E654   1857 _CAL_DATA1	=	0xe654
                    E658   1858 _LOOP_CNTS	=	0xe658
                    E65C   1859 _MCU_CONFIG1	=	0xe65c
                    E660   1860 _TIMER_SEL1	=	0xe660
                    E664   1861 _TIMER_SEL2	=	0xe664
                    E668   1862 _TIMER_SEL3	=	0xe668
                    E66C   1863 _G_SELLV_TXCLK	=	0xe66c
                    E670   1864 _G_SELLV_TXDATA	=	0xe670
                    E674   1865 _G_SELLV_TXPRE	=	0xe674
                    E678   1866 _G_SELLV_RXEOMCLK	=	0xe678
                    E67C   1867 _G_SELLV_RXDATACLK	=	0xe67c
                    E680   1868 _G_SELLV_RXSAMPLER	=	0xe680
                    E684   1869 _SAS_PRESET0_TB	=	0xe684
                    E688   1870 _SAS_PRESET1_TB	=	0xe688
                    E68C   1871 _SAS_PRESET2_TB	=	0xe68c
                    E690   1872 _ETH_PRESET0_TB	=	0xe690
                    E694   1873 _ETH_PRESET1_TB	=	0xe694
                    E698   1874 _TX_SAVE_0	=	0xe698
                    E69C   1875 _TX_SAVE_1	=	0xe69c
                    E6A0   1876 _TX_SAVE_2	=	0xe6a0
                    E6A4   1877 _TX_SAVE_3	=	0xe6a4
                    E6A8   1878 _TX_SAVE_4	=	0xe6a8
                    E6AC   1879 _CDS_EYE_CLK_THR	=	0xe6ac
                    E6B0   1880 _SYNC_INFO	=	0xe6b0
                    E6B4   1881 _MCU_INFO_4	=	0xe6b4
                    E6B8   1882 _MCU_INFO_5	=	0xe6b8
                    E6BC   1883 _MCU_INFO_12	=	0xe6bc
                    E6C0   1884 _MCU_INFO_13	=	0xe6c0
                    E6C4   1885 _END_XDAT_CMN	=	0xe6c4
                    2600   1886 _DME_ENC_REG0	=	0x2600
                    2604   1887 _DME_ENC_REG1	=	0x2604
                    2608   1888 _DME_ENC_REG2	=	0x2608
                    260C   1889 _DME_DEC_REG0	=	0x260c
                    2610   1890 _DME_DEC_REG1	=	0x2610
                    2614   1891 _TX_TRAIN_IF_REG0	=	0x2614
                    2618   1892 _TX_TRAIN_IF_REG1	=	0x2618
                    261C   1893 _TX_TRAIN_IF_REG2	=	0x261c
                    2620   1894 _TX_TRAIN_IF_REG3	=	0x2620
                    2624   1895 _TX_TRAIN_PATTTERN_REG0	=	0x2624
                    2628   1896 _TX_TRAIN_DRIVER_REG0	=	0x2628
                    262C   1897 _TX_TRAIN_DRIVER_REG1	=	0x262c
                    2630   1898 _TX_TRAIN_DRIVER_REG2	=	0x2630
                    2634   1899 _TX_TRAIN_DEFAULT_REG0	=	0x2634
                    2638   1900 _TX_TRAIN_DEFAULT_REG1	=	0x2638
                    263C   1901 _TX_TRAIN_DEFAULT_REG2	=	0x263c
                    2640   1902 _TX_TRAIN_DEFAULT_REG3	=	0x2640
                    2644   1903 _TX_TRAIN_DEFAULT_REG4	=	0x2644
                    2648   1904 _TX_TRAIN_DEFAULT_REG5	=	0x2648
                    264C   1905 _TX_EMPH_CTRL_REG0	=	0x264c
                    2650   1906 _LINK_TRAIN_MODE0	=	0x2650
                    2654   1907 _TX_DRV_RD_OUT_REG0	=	0x2654
                    2658   1908 _TX_AMP_CTRL_REG0	=	0x2658
                    265C   1909 _TRX_TRAIN_IF_INTERRUPT_LANE	=	0x265c
                    2660   1910 _TRX_TRAIN_IF_INTERRUPT_MASK0_LANE	=	0x2660
                    2664   1911 _TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE	=	0x2664
                    2668   1912 _TX_TRAIN_IF_REG4	=	0x2668
                    266C   1913 _TX_TRAIN_IF_REG5	=	0x266c
                    2670   1914 _TX_TRAIN_IF_REG6	=	0x2670
                    2674   1915 _TX_TRAIN_IF_REG7	=	0x2674
                    2678   1916 _TX_TRAIN_CTRL_LANE	=	0x2678
                    267C   1917 _TX_TRAIN_IF_REG8	=	0x267c
                    6100   1918 _DFE_READ_EVEN_REG0	=	0x6100
                    6104   1919 _DFE_READ_EVEN_REG1	=	0x6104
                    6108   1920 _DFE_READ_EVEN_REG2	=	0x6108
                    610C   1921 _DFE_READ_EVEN_REG3	=	0x610c
                    6110   1922 _DFE_READ_EVEN_REG4	=	0x6110
                    6114   1923 _DFE_READ_EVEN_REG5	=	0x6114
                    6118   1924 _DFE_READ_EVEN_REG6	=	0x6118
                    611C   1925 _DFE_READ_EVEN_REG7	=	0x611c
                    6120   1926 _DFE_READ_ODD_REG0	=	0x6120
                    6124   1927 _DFE_READ_ODD_REG1	=	0x6124
                    6128   1928 _DFE_READ_ODD_REG2	=	0x6128
                    612C   1929 _DFE_READ_ODD_REG3	=	0x612c
                    6130   1930 _DFE_READ_ODD_REG4	=	0x6130
                    6134   1931 _DFE_READ_ODD_REG5	=	0x6134
                    6138   1932 _DFE_READ_ODD_REG6	=	0x6138
                    613C   1933 _DFE_READ_ODD_REG7	=	0x613c
                    6140   1934 _DFE_READ_EVEN_REG8	=	0x6140
                    6144   1935 _DFE_READ_ODD_REG8	=	0x6144
                    6148   1936 _DFE_READ_F0A_EVEN	=	0x6148
                    614C   1937 _DFE_READ_F0A_ODD	=	0x614c
                    6150   1938 _DFE_READ_F0B_EVEN	=	0x6150
                    6154   1939 _DFE_READ_F0B_ODD	=	0x6154
                    6158   1940 _DFE_READ_F0D_EVEN	=	0x6158
                    615C   1941 _DFE_READ_F0D_ODD	=	0x615c
                    6160   1942 _DFE_READ_F0D_LEFT_EVEN	=	0x6160
                    6164   1943 _DFE_READ_F0D_LEFT_ODD	=	0x6164
                    6168   1944 _DFE_READ_F0D_RIGHT_EVEN	=	0x6168
                    616C   1945 _DFE_READ_F0D_RIGHT_ODD	=	0x616c
                    6170   1946 _CDS_READ_MISC0	=	0x6170
                    6174   1947 _CDS_READ_MISC1	=	0x6174
                    6214   1948 _TXTRAIN_IF_REG0	=	0x6214
                    E000   1949 _lc_speedtable	=	0xe000
                    E1C0   1950 _ring_speedtable	=	0xe1c0
                    E5C0   1951 _phy_mode_cmn_table	=	0xe5c0
                    6300   1952 _max_gen	=	0x6300
                    6301   1953 _min_gen	=	0x6301
                    6304   1954 _speedtable	=	0x6304
                    65D4   1955 _phy_mode_lane_table	=	0x65d4
                    60B4   1956 _rc_save	=	0x60b4
                    60D0   1957 _txffe_save	=	0x60d0
                    60E4   1958 _phase_save	=	0x60e4
                    6030   1959 _train_gn1_index	=	0x6030
                    6031   1960 _train_g1_index	=	0x6031
                    6032   1961 _train_g0_index	=	0x6032
                    E6B0   1962 _local_tx_preset_tb	=	0xe6b0
                    E5C1   1963 _cmx_cal_lcvco_dac	=	0xe5c1
                    E5C1   1964 _cmx_cal_lcvco_dac_lsb	=	0xe5c1
                    E5C4   1965 _cmx_cal_lcvco_dac_msb	=	0xe5c4
                    E5CA   1966 _cmx_cal_lccap_msb	=	0xe5ca
                    E5C8   1967 _cmx_cal_lccap_lsb	=	0xe5c8
                    E5CC   1968 _cmx_cal_plldcc	=	0xe5cc
                    E5D0   1969 _cmx_cal_pll_speed_ring	=	0xe5d0
                    E5D4   1970 _cmx_cal_pll_sllp_dac_coarse_ring	=	0xe5d4
                    E5D8   1971 _cmx_cal_sllp_dac_fine_ring	=	0xe5d8
                    65D4   1972 _lnx_cal_txdcc_pdiv	=	0x65d4
                    65D8   1973 _lnx_cal_txdcc_pdiv_hg	=	0x65d8
                    65DA   1974 _lnx_cal_txdcc	=	0x65da
                    65DE   1975 _lnx_cal_txdcc_hg	=	0x65de
                    65E0   1976 _lnx_cal_rxdcc_dll	=	0x65e0
                    65E4   1977 _lnx_cal_rxdcc_dll_hg	=	0x65e4
                    65E6   1978 _lnx_cal_rxdcc_data	=	0x65e6
                    65F0   1979 _lnx_cal_rxdcc_data_hg	=	0x65f0
                    65F5   1980 _lnx_cal_rxdcc_eom	=	0x65f5
                    65FF   1981 _lnx_cal_rxdcc_eom_hg	=	0x65ff
                    6604   1982 _lnx_cal_dll_gmsel	=	0x6604
                    6606   1983 _lnx_cal_vdda_dll_sel	=	0x6606
                    660A   1984 _lnx_cal_dll_eom_gmsel	=	0x660a
                    660C   1985 _lnx_cal_vdda_dll_eom_sel	=	0x660c
                    6610   1986 _lnx_cal_eom_dpher	=	0x6610
                    6612   1987 _lnx_cal_align90_dummy_clk	=	0x6612
                    661A   1988 _lnx_cal_align90_dac	=	0x661a
                    6622   1989 _lnx_cal_align90_gm	=	0x6622
                    662A   1990 _lnx_cal_sellv_txdata	=	0x662a
                    6634   1991 _lnx_cal_sellv_txclk	=	0x6634
                    663E   1992 _lnx_cal_sellv_rxdataclk	=	0x663e
                    6648   1993 _lnx_cal_sellv_txpre	=	0x6648
                    6652   1994 _lnx_cal_sellv_rxsampler	=	0x6652
                    665C   1995 _lnx_cal_sellv_rxeomclk	=	0x665c
                    6666   1996 _lnx_spdoft_tx_preset_index_lane	=	0x6666
                    6490   1997 _lnx_calx_txdcc_pdiv	=	0x6490
                    6496   1998 _lnx_calx_txdcc_pdiv_hg	=	0x6496
                    6499   1999 _lnx_calx_txdcc	=	0x6499
                    649F   2000 _lnx_calx_txdcc_hg	=	0x649f
                    64A2   2001 _lnx_calx_rxdcc_dll	=	0x64a2
                    64A8   2002 _lnx_calx_rxdcc_dll_hg	=	0x64a8
                    64AB   2003 _lnx_calx_dll_gmsel	=	0x64ab
                    64AE   2004 _lnx_calx_vdda_dll_sel	=	0x64ae
                    64B4   2005 _lnx_calx_dll_eom_gmsel	=	0x64b4
                    64B7   2006 _lnx_calx_vdda_dll_eom_sel	=	0x64b7
                    64BD   2007 _lnx_calx_eom_dpher	=	0x64bd
                    64C0   2008 _lnx_calx_align90_dummy_clk	=	0x64c0
                    64CC   2009 _lnx_calx_align90_dac	=	0x64cc
                    64D8   2010 _lnx_calx_align90_gm	=	0x64d8
                    6100   2011 _cds28	=	0x6100
                    6178   2012 _dfe_sm	=	0x6178
                    61B8   2013 _dfe_sm_dc	=	0x61b8
                    61C0   2014 _dfe_sm_save	=	0x61c0
                    03FC   2015 _UPHY_ANAREG_REV_0	=	0x03fc
                    E684   2016 _tx_tb	=	0xe684
                    E698   2017 _train_save_tb	=	0xe698
                    607C   2018 _sq_thrs_ratio_tb	=	0x607c
                           2019 ;--------------------------------------------------------
                           2020 ; absolute external ram data
                           2021 ;--------------------------------------------------------
                           2022 	.area XABS    (ABS,XDATA)
                           2023 ;--------------------------------------------------------
                           2024 ; external initialized ram data
                           2025 ;--------------------------------------------------------
                           2026 	.area HOME    (CODE)
                           2027 	.area GSINIT0 (CODE)
                           2028 	.area GSINIT1 (CODE)
                           2029 	.area GSINIT2 (CODE)
                           2030 	.area GSINIT3 (CODE)
                           2031 	.area GSINIT4 (CODE)
                           2032 	.area GSINIT5 (CODE)
                           2033 	.area GSINIT  (CODE)
                           2034 	.area GSFINAL (CODE)
                           2035 	.area CSEG    (CODE)
                           2036 ;--------------------------------------------------------
                           2037 ; global & static initialisations
                           2038 ;--------------------------------------------------------
                           2039 	.area HOME    (CODE)
                           2040 	.area GSINIT  (CODE)
                           2041 	.area GSFINAL (CODE)
                           2042 	.area GSINIT  (CODE)
                           2043 ;--------------------------------------------------------
                           2044 ; Home
                           2045 ;--------------------------------------------------------
                           2046 	.area HOME    (CODE)
                           2047 	.area HOME    (CODE)
                           2048 ;--------------------------------------------------------
                           2049 ; code
                           2050 ;--------------------------------------------------------
                           2051 	.area CSEG    (CODE)
                           2052 ;------------------------------------------------------------
                           2053 ;Allocation info for local variables in function 'cmd_if'
                           2054 ;------------------------------------------------------------
                           2055 ;cmd_type                  Allocated to stack - offset 1
                           2056 ;cmd_code                  Allocated to registers r4 
                           2057 ;result                    Allocated to registers r2 
                           2058 ;gen                       Allocated to registers r3 
                           2059 ;en_debug                  Allocated to stack - offset 2
                           2060 ;------------------------------------------------------------
                           2061 ;	../../shared/src/cmd_if.c:64: void cmd_if(void) CMD_BANK {
                           2062 ;	-----------------------------------------
                           2063 ;	 function cmd_if
                           2064 ;	-----------------------------------------
   0000                    2065 _cmd_if:
                    0002   2066 	ar2 = 0x02
                    0003   2067 	ar3 = 0x03
                    0004   2068 	ar4 = 0x04
                    0005   2069 	ar5 = 0x05
                    0006   2070 	ar6 = 0x06
                    0007   2071 	ar7 = 0x07
                    0000   2072 	ar0 = 0x00
                    0001   2073 	ar1 = 0x01
   0000 C0*00              2074 	push	_bp
   0002 85 81*00           2075 	mov	_bp,sp
   0005 05 81              2076 	inc	sp
   0007 05 81              2077 	inc	sp
                           2078 ;	../../shared/src/cmd_if.c:69: reg_PHY_MCU_REMOTE_REQ_ISR_CLEAR_LANE = 1; 
                           2079 ;	../../shared/src/cmd_if.c:70: reg_PHY_MCU_REMOTE_REQ_ISR_CLEAR_LANE = 0;
   0009 90 22 D8           2080 	mov	dptr,#_MCU_IRQ_ISR_LANE
   000C E0                 2081 	movx	a,@dptr
   000D 44 20              2082 	orl	a,#0x20
   000F F0                 2083 	movx	@dptr,a
   0010 E0                 2084 	movx	a,@dptr
   0011 54 DF              2085 	anl	a,#0xdf
   0013 F0                 2086 	movx	@dptr,a
                           2087 ;	../../shared/src/cmd_if.c:72: reg_MCU_DEBUG0_LANE_7_0 = 0x14;	
   0014 90 22 B4           2088 	mov	dptr,#_MCU_DEBUG0_LANE
   0017 74 14              2089 	mov	a,#0x14
   0019 F0                 2090 	movx	@dptr,a
                           2091 ;	../../shared/src/cmd_if.c:74: if(PHY_MCU_REMOTE_REQ_LANE==0) {
   001A 90 22 E4           2092 	mov	dptr,#_MCU_COMMAND0
   001D E0                 2093 	movx	a,@dptr
   001E 20 E0 0A           2094 	jb	acc.0,00102$
                           2095 ;	../../shared/src/cmd_if.c:75: lnx_PHY_MCU_LOCAL_ACK_LANE = 0;
   0021 90 60 33           2096 	mov	dptr,#(_TRX_TRAIN_IF_TIMERS_ENABLE_LANE + 0x0003)
   0024 E0                 2097 	movx	a,@dptr
   0025 54 FE              2098 	anl	a,#0xfe
   0027 F0                 2099 	movx	@dptr,a
                           2100 ;	../../shared/src/cmd_if.c:76: return;
   0028 02s02rCE           2101 	ljmp	00163$
   002B                    2102 00102$:
                           2103 ;	../../shared/src/cmd_if.c:79: result = CMD_ST_NA;
   002B 7A 02              2104 	mov	r2,#0x02
                           2105 ;	../../shared/src/cmd_if.c:80: cmd_type = lnx_PHY_REMOTE_CTRL_COMMAND_TYPE_LANE_7_0;
   002D 90 60 1F           2106 	mov	dptr,#(_PHY_REMOTE_CTRL_COMMAND_LANE + 0x0003)
   0030 E0                 2107 	movx	a,@dptr
   0031 FB                 2108 	mov	r3,a
   0032 A8*00              2109 	mov	r0,_bp
   0034 08                 2110 	inc	r0
   0035 A6 03              2111 	mov	@r0,ar3
                           2112 ;	../../shared/src/cmd_if.c:81: cmd_code = lnx_PHY_REMOTE_CTRL_COMMAND_CODE_LANE_15_0_b0;
   0037 90 60 1C           2113 	mov	dptr,#_PHY_REMOTE_CTRL_COMMAND_LANE
   003A E0                 2114 	movx	a,@dptr
   003B FC                 2115 	mov	r4,a
                           2116 ;	../../shared/src/cmd_if.c:82: en_debug = (lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b3&0x80)==0x80;
   003C 90 60 23           2117 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0003)
   003F E0                 2118 	movx	a,@dptr
   0040 FD                 2119 	mov	r5,a
   0041 53 05 80           2120 	anl	ar5,#0x80
   0044 A8*00              2121 	mov	r0,_bp
   0046 08                 2122 	inc	r0
   0047 08                 2123 	inc	r0
   0048 E4                 2124 	clr	a
   0049 BD 80 01           2125 	cjne	r5,#0x80,00185$
   004C 04                 2126 	inc	a
   004D                    2127 00185$:
   004D F6                 2128 	mov	@r0,a
                           2129 ;	../../shared/src/cmd_if.c:84: PHY_LOCAL_VALUE_LANE.VAL = PHY_REMOTE_CTRL_VALUE_LANE.VAL; 
   004E 90 60 20           2130 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0051 E0                 2131 	movx	a,@dptr
   0052 FE                 2132 	mov	r6,a
   0053 A3                 2133 	inc	dptr
   0054 E0                 2134 	movx	a,@dptr
   0055 FF                 2135 	mov	r7,a
   0056 A3                 2136 	inc	dptr
   0057 E0                 2137 	movx	a,@dptr
   0058 FD                 2138 	mov	r5,a
   0059 A3                 2139 	inc	dptr
   005A E0                 2140 	movx	a,@dptr
   005B FB                 2141 	mov	r3,a
   005C 90 60 24           2142 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   005F EE                 2143 	mov	a,r6
   0060 F0                 2144 	movx	@dptr,a
   0061 A3                 2145 	inc	dptr
   0062 EF                 2146 	mov	a,r7
   0063 F0                 2147 	movx	@dptr,a
   0064 A3                 2148 	inc	dptr
   0065 ED                 2149 	mov	a,r5
   0066 F0                 2150 	movx	@dptr,a
   0067 A3                 2151 	inc	dptr
   0068 EB                 2152 	mov	a,r3
   0069 F0                 2153 	movx	@dptr,a
                           2154 ;	../../shared/src/cmd_if.c:86: gen = (lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b3&0xf);
   006A 90 60 23           2155 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0003)
   006D E0                 2156 	movx	a,@dptr
   006E FB                 2157 	mov	r3,a
   006F 53 03 0F           2158 	anl	ar3,#0x0F
                           2159 ;	../../shared/src/cmd_if.c:88: if(phy_mode==SERDES) { 
   0072 90 A3 16           2160 	mov	dptr,#(_SYSTEM + 0x0002)
   0075 E0                 2161 	movx	a,@dptr
   0076 54 07              2162 	anl	a,#0x07
   0078 FD                 2163 	mov	r5,a
   0079 BD 04 32           2164 	cjne	r5,#0x04,00104$
                           2165 ;	../../shared/src/cmd_if.c:89: gen = min(reg_PIN_PHY_GEN_TX_RD_LANE_3_0, cmx_PHY_GEN_MAX_3_0);
   007C 90 E6 2C           2166 	mov	dptr,#_CONTROL_CONFIG8
   007F E0                 2167 	movx	a,@dptr
   0080 54 0F              2168 	anl	a,#0x0f
   0082 FD                 2169 	mov	r5,a
   0083 90 20 33           2170 	mov	dptr,#(_SPD_CTRL_TX_LANE_REG1_LANE + 0x0003)
   0086 E0                 2171 	movx	a,@dptr
   0087 C4                 2172 	swap	a
   0088 54 0F              2173 	anl	a,#0x0f
   008A F5 82              2174 	mov	dpl,a
   008C C0 02              2175 	push	ar2
   008E C0 04              2176 	push	ar4
   0090 C0 05              2177 	push	ar5
   0092 78r00              2178 	mov	r0,#_min
   0094 79s00              2179 	mov	r1,#(_min >> 8)
   0096 7As00              2180 	mov	r2,#(_min >> 16)
   0098 12s00r00           2181 	lcall	__sdcc_banked_call
   009B AD 82              2182 	mov	r5,dpl
   009D 15 81              2183 	dec	sp
   009F 8D 03              2184 	mov	ar3,r5
                           2185 ;	../../shared/src/cmd_if.c:90: gen = get_gen_memory_index(gen);
   00A1 8B 82              2186 	mov	dpl,r3
   00A3 12s00r00           2187 	lcall	_get_gen_memory_index
   00A6 AD 82              2188 	mov	r5,dpl
   00A8 D0 04              2189 	pop	ar4
   00AA D0 02              2190 	pop	ar2
   00AC 8D 03              2191 	mov	ar3,r5
   00AE                    2192 00104$:
                           2193 ;	../../shared/src/cmd_if.c:93: if(gen>=5) 	 { 
   00AE BB 05 00           2194 	cjne	r3,#0x05,00189$
   00B1                    2195 00189$:
   00B1 40 05              2196 	jc	00106$
                           2197 ;	../../shared/src/cmd_if.c:94: result = CMD_ST_INVALID_VALUE;
   00B3 7A 04              2198 	mov	r2,#0x04
                           2199 ;	../../shared/src/cmd_if.c:95: goto finish0;
   00B5 02s02r98           2200 	ljmp	00162$
   00B8                    2201 00106$:
                           2202 ;	../../shared/src/cmd_if.c:98: if(en_debug) gen = 0x80;
   00B8 A8*00              2203 	mov	r0,_bp
   00BA 08                 2204 	inc	r0
   00BB 08                 2205 	inc	r0
   00BC E6                 2206 	mov	a,@r0
   00BD 60 02              2207 	jz	00108$
   00BF 7B 80              2208 	mov	r3,#0x80
   00C1                    2209 00108$:
                           2210 ;	../../shared/src/cmd_if.c:100: reg_MCU_DEBUG0_LANE_7_0 = 0x13;	
   00C1 C0 02              2211 	push	ar2
   00C3 90 22 B4           2212 	mov	dptr,#_MCU_DEBUG0_LANE
   00C6 74 13              2213 	mov	a,#0x13
   00C8 F0                 2214 	movx	@dptr,a
                           2215 ;	../../shared/src/cmd_if.c:101: reg_MCU_DEBUG1_LANE_7_0 = cmd_type;
   00C9 90 22 B5           2216 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0001)
   00CC A8*00              2217 	mov	r0,_bp
   00CE 08                 2218 	inc	r0
   00CF E6                 2219 	mov	a,@r0
   00D0 F0                 2220 	movx	@dptr,a
                           2221 ;	../../shared/src/cmd_if.c:102: reg_MCU_DEBUG2_LANE_7_0 = cmd_code;
   00D1 90 22 B6           2222 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0002)
   00D4 EC                 2223 	mov	a,r4
   00D5 F0                 2224 	movx	@dptr,a
                           2225 ;	../../shared/src/cmd_if.c:103: MCU_DEBUG_LANE.VAL = PHY_REMOTE_CTRL_VALUE_LANE.VAL; 
   00D6 90 60 20           2226 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   00D9 E0                 2227 	movx	a,@dptr
   00DA FD                 2228 	mov	r5,a
   00DB A3                 2229 	inc	dptr
   00DC E0                 2230 	movx	a,@dptr
   00DD FE                 2231 	mov	r6,a
   00DE A3                 2232 	inc	dptr
   00DF E0                 2233 	movx	a,@dptr
   00E0 FF                 2234 	mov	r7,a
   00E1 A3                 2235 	inc	dptr
   00E2 E0                 2236 	movx	a,@dptr
   00E3 FA                 2237 	mov	r2,a
   00E4 90 22 C4           2238 	mov	dptr,#_MCU_DEBUG_LANE
   00E7 ED                 2239 	mov	a,r5
   00E8 F0                 2240 	movx	@dptr,a
   00E9 A3                 2241 	inc	dptr
   00EA EE                 2242 	mov	a,r6
   00EB F0                 2243 	movx	@dptr,a
   00EC A3                 2244 	inc	dptr
   00ED EF                 2245 	mov	a,r7
   00EE F0                 2246 	movx	@dptr,a
   00EF A3                 2247 	inc	dptr
   00F0 EA                 2248 	mov	a,r2
   00F1 F0                 2249 	movx	@dptr,a
                           2250 ;	../../shared/src/cmd_if.c:105: if(cmd_type == CMD_TYPE_APTA) {
   00F2 A8*00              2251 	mov	r0,_bp
   00F4 08                 2252 	inc	r0
   00F5 B6 60 02           2253 	cjne	@r0,#0x60,00192$
   00F8 80 04              2254 	sjmp	00193$
   00FA                    2255 00192$:
   00FA D0 02              2256 	pop	ar2
   00FC 80 0F              2257 	sjmp	00112$
   00FE                    2258 00193$:
   00FE D0 02              2259 	pop	ar2
                           2260 ;	../../shared/src/cmd_if.c:106: if(reg_PIN_PAPTA_TRAIN_ENABLE_RD_LANE==0) goto finish0;
   0100 90 26 78           2261 	mov	dptr,#_TX_TRAIN_CTRL_LANE
   0103 E0                 2262 	movx	a,@dptr
   0104 20 E0 03           2263 	jb	acc.0,00194$
   0107 02s02r98           2264 	ljmp	00162$
   010A                    2265 00194$:
                           2266 ;	../../shared/src/cmd_if.c:107: return;
   010A 02s02rCE           2267 	ljmp	00163$
   010D                    2268 00112$:
                           2269 ;	../../shared/src/cmd_if.c:110: if(cmd_type == CMD_TYPE_ANA0) { //ana_ctrl
   010D A8*00              2270 	mov	r0,_bp
   010F 08                 2271 	inc	r0
   0110 B6 80 71           2272 	cjne	@r0,#0x80,00160$
                           2273 ;	../../shared/src/cmd_if.c:111: switch(cmd_code) {
   0113 74 0B              2274 	mov	a,#0x0B
   0115 B5 04 00           2275 	cjne	a,ar4,00197$
   0118                    2276 00197$:
   0118 50 03              2277 	jnc	00198$
   011A 02s02r98           2278 	ljmp	00162$
   011D                    2279 00198$:
   011D EC                 2280 	mov	a,r4
   011E 2C                 2281 	add	a,r4
   011F 2C                 2282 	add	a,r4
   0120 90s01r24           2283 	mov	dptr,#00199$
   0123 73                 2284 	jmp	@a+dptr
   0124                    2285 00199$:
   0124 02s01r48           2286 	ljmp	00114$
   0127 02s01r48           2287 	ljmp	00113$
   012A 02s01r81           2288 	ljmp	00121$
   012D 02s01r81           2289 	ljmp	00121$
   0130 02s01r81           2290 	ljmp	00121$
   0133 02s01r81           2291 	ljmp	00121$
   0136 02s01r58           2292 	ljmp	00116$
   0139 02s01r58           2293 	ljmp	00115$
   013C 02s01r68           2294 	ljmp	00118$
   013F 02s01r68           2295 	ljmp	00117$
   0142 02s01r78           2296 	ljmp	00120$
   0145 02s01r78           2297 	ljmp	00119$
                           2298 ;	../../shared/src/cmd_if.c:112: case CMD_TX_FFE_GET:
   0148                    2299 00113$:
                           2300 ;	../../shared/src/cmd_if.c:113: case CMD_TX_FFE_SET:		result = cmd_tx_ffe(gen, cmd_code); break;
   0148                    2301 00114$:
   0148 C0 04              2302 	push	ar4
   014A 8B 82              2303 	mov	dpl,r3
   014C 12s02rD4           2304 	lcall	_cmd_tx_ffe
   014F AD 82              2305 	mov	r5,dpl
   0151 15 81              2306 	dec	sp
   0153 8D 02              2307 	mov	ar2,r5
   0155 02s02r98           2308 	ljmp	00162$
                           2309 ;	../../shared/src/cmd_if.c:114: case CMD_TX_SLEW_RATE_GET:
   0158                    2310 00115$:
                           2311 ;	../../shared/src/cmd_if.c:115: case CMD_TX_SLEW_RATE_SET:  result = cmd_tx_slew_rate(gen, cmd_code); break;
   0158                    2312 00116$:
   0158 C0 04              2313 	push	ar4
   015A 8B 82              2314 	mov	dpl,r3
   015C 12s07r48           2315 	lcall	_cmd_tx_slew_rate
   015F AD 82              2316 	mov	r5,dpl
   0161 15 81              2317 	dec	sp
   0163 8D 02              2318 	mov	ar2,r5
   0165 02s02r98           2319 	ljmp	00162$
                           2320 ;	../../shared/src/cmd_if.c:116: case CMD_TX_SSC_GET:
   0168                    2321 00117$:
                           2322 ;	../../shared/src/cmd_if.c:117: case CMD_TX_SSC_SET:		result = cmd_ssc(gen, cmd_code); break;
   0168                    2323 00118$:
   0168 C0 04              2324 	push	ar4
   016A 8B 82              2325 	mov	dpl,r3
   016C 12s0BrE4           2326 	lcall	_cmd_ssc
   016F AD 82              2327 	mov	r5,dpl
   0171 15 81              2328 	dec	sp
   0173 8D 02              2329 	mov	ar2,r5
   0175 02s02r98           2330 	ljmp	00162$
                           2331 ;	../../shared/src/cmd_if.c:118: case CMD_TX_MARGIN_GET:
   0178                    2332 00119$:
                           2333 ;	../../shared/src/cmd_if.c:119: case CMD_TX_MARGIN_SET:		result = cmd_tx_margin(cmd_code); break;
   0178                    2334 00120$:
   0178 8C 82              2335 	mov	dpl,r4
   017A 12s0Ar78           2336 	lcall	_cmd_tx_margin
   017D AD 82              2337 	mov	r5,dpl
   017F 8D 02              2338 	mov	ar2,r5
                           2339 ;	../../shared/src/cmd_if.c:120: }		
   0181                    2340 00121$:
   0181 02s02r98           2341 	ljmp	00162$
   0184                    2342 00160$:
                           2343 ;	../../shared/src/cmd_if.c:122: else if(cmd_type == CMD_TYPE_ANA1) { //ana_ctrl
   0184 A8*00              2344 	mov	r0,_bp
   0186 08                 2345 	inc	r0
   0187 B6 81 47           2346 	cjne	@r0,#0x81,00157$
                           2347 ;	../../shared/src/cmd_if.c:123: switch(cmd_code) {
   018A 74 05              2348 	mov	a,#0x05
   018C B5 04 00           2349 	cjne	a,ar4,00202$
   018F                    2350 00202$:
   018F 50 03              2351 	jnc	00203$
   0191 02s02r98           2352 	ljmp	00162$
   0194                    2353 00203$:
   0194 EC                 2354 	mov	a,r4
   0195 2C                 2355 	add	a,r4
   0196 2C                 2356 	add	a,r4
   0197 90s01r9B           2357 	mov	dptr,#00204$
   019A 73                 2358 	jmp	@a+dptr
   019B                    2359 00204$:
   019B 02s01rAD           2360 	ljmp	00122$
   019E 02s01rAD           2361 	ljmp	00123$
   01A1 02s01rB9           2362 	ljmp	00125$
   01A4 02s01rB9           2363 	ljmp	00124$
   01A7 02s01rC5           2364 	ljmp	00126$
   01AA 02s01rC5           2365 	ljmp	00127$
                           2366 ;	../../shared/src/cmd_if.c:124: case CMD_TX_REMOTE_PRESET_INX_SET:
   01AD                    2367 00122$:
                           2368 ;	../../shared/src/cmd_if.c:125: case CMD_TX_REMOTE_PRESET_INX_GET:	result = cmd_remote_tx_preset_index(cmd_code);  break;
   01AD                    2369 00123$:
   01AD 8C 82              2370 	mov	dpl,r4
   01AF 12s0ArB1           2371 	lcall	_cmd_remote_tx_preset_index
   01B2 AD 82              2372 	mov	r5,dpl
   01B4 8D 02              2373 	mov	ar2,r5
   01B6 02s02r98           2374 	ljmp	00162$
                           2375 ;	../../shared/src/cmd_if.c:126: case CMD_TX_PRESET_GET:
   01B9                    2376 00124$:
                           2377 ;	../../shared/src/cmd_if.c:127: case CMD_TX_PRESET_SET:			result = cmd_tx_preset(cmd_code); break;
   01B9                    2378 00125$:
   01B9 8C 82              2379 	mov	dpl,r4
   01BB 12s0ArFD           2380 	lcall	_cmd_tx_preset
   01BE AD 82              2381 	mov	r5,dpl
   01C0 8D 02              2382 	mov	ar2,r5
   01C2 02s02r98           2383 	ljmp	00162$
                           2384 ;	../../shared/src/cmd_if.c:128: case CMD_TX_LOCAL_PRESET_INX_SET:
   01C5                    2385 00126$:
                           2386 ;	../../shared/src/cmd_if.c:129: case CMD_TX_LOCAL_PRESET_INX_GET:	result = cmd_local_tx_preset_index(cmd_code);   break;
   01C5                    2387 00127$:
   01C5 8C 82              2388 	mov	dpl,r4
   01C7 12s0Br8F           2389 	lcall	_cmd_local_tx_preset_index
   01CA AD 82              2390 	mov	r5,dpl
   01CC 8D 02              2391 	mov	ar2,r5
                           2392 ;	../../shared/src/cmd_if.c:130: }
   01CE 02s02r98           2393 	ljmp	00162$
   01D1                    2394 00157$:
                           2395 ;	../../shared/src/cmd_if.c:132: else if(cmd_type == CMD_TYPE_ANA2) { //ana_ctrl
   01D1 A8*00              2396 	mov	r0,_bp
   01D3 08                 2397 	inc	r0
   01D4 B6 82 66           2398 	cjne	@r0,#0x82,00154$
                           2399 ;	../../shared/src/cmd_if.c:133: switch(cmd_code) {
   01D7 74 07              2400 	mov	a,#0x07
   01D9 B5 04 00           2401 	cjne	a,ar4,00207$
   01DC                    2402 00207$:
   01DC 50 03              2403 	jnc	00208$
   01DE 02s02r98           2404 	ljmp	00162$
   01E1                    2405 00208$:
   01E1 EC                 2406 	mov	a,r4
   01E2 2C                 2407 	add	a,r4
   01E3 2C                 2408 	add	a,r4
   01E4 90s01rE8           2409 	mov	dptr,#00209$
   01E7 73                 2410 	jmp	@a+dptr
   01E8                    2411 00209$:
   01E8 02s02r00           2412 	ljmp	00130$
   01EB 02s02r00           2413 	ljmp	00129$
   01EE 02s02r10           2414 	ljmp	00132$
   01F1 02s02r10           2415 	ljmp	00131$
   01F4 02s02r1F           2416 	ljmp	00134$
   01F7 02s02r1F           2417 	ljmp	00133$
   01FA 02s02r2E           2418 	ljmp	00136$
   01FD 02s02r2E           2419 	ljmp	00135$
                           2420 ;	../../shared/src/cmd_if.c:134: case CMD_RX_CDR_BW_GET:
   0200                    2421 00129$:
                           2422 ;	../../shared/src/cmd_if.c:135: case CMD_RX_CDR_BW_SET:	 	result = cmd_rx_cdr_bw(gen, cmd_code); break;
   0200                    2423 00130$:
   0200 C0 04              2424 	push	ar4
   0202 8B 82              2425 	mov	dpl,r3
   0204 12s08rD1           2426 	lcall	_cmd_rx_cdr_bw
   0207 AD 82              2427 	mov	r5,dpl
   0209 15 81              2428 	dec	sp
   020B 8D 02              2429 	mov	ar2,r5
   020D 02s02r98           2430 	ljmp	00162$
                           2431 ;	../../shared/src/cmd_if.c:136: case CMD_RX_FFE_GET: 
   0210                    2432 00131$:
                           2433 ;	../../shared/src/cmd_if.c:137: case CMD_RX_FFE_SET:  		result = cmd_rx_ffe(gen, cmd_code); break;
   0210                    2434 00132$:
   0210 C0 04              2435 	push	ar4
   0212 8B 82              2436 	mov	dpl,r3
   0214 12s05r70           2437 	lcall	_cmd_rx_ffe
   0217 AD 82              2438 	mov	r5,dpl
   0219 15 81              2439 	dec	sp
   021B 8D 02              2440 	mov	ar2,r5
                           2441 ;	../../shared/src/cmd_if.c:138: case CMD_RX_DFE_RES_GET:
   021D 80 79              2442 	sjmp	00162$
   021F                    2443 00133$:
                           2444 ;	../../shared/src/cmd_if.c:139: case CMD_RX_DFE_RES_SET:  	result = cmd_dfe_res(gen, cmd_code); break;
   021F                    2445 00134$:
   021F C0 04              2446 	push	ar4
   0221 8B 82              2447 	mov	dpl,r3
   0223 12s04r52           2448 	lcall	_cmd_dfe_res
   0226 AD 82              2449 	mov	r5,dpl
   0228 15 81              2450 	dec	sp
   022A 8D 02              2451 	mov	ar2,r5
                           2452 ;	../../shared/src/cmd_if.c:140: case CMD_SQ_THRS_RATIO_GET:
   022C 80 6A              2453 	sjmp	00162$
   022E                    2454 00135$:
                           2455 ;	../../shared/src/cmd_if.c:141: case CMD_SQ_THRS_RATIO_SET:  result = cmd_sq_thrs_ratio(gen, cmd_code); break;
   022E                    2456 00136$:
   022E C0 04              2457 	push	ar4
   0230 8B 82              2458 	mov	dpl,r3
   0232 12s06r62           2459 	lcall	_cmd_sq_thrs_ratio
   0235 AB 82              2460 	mov	r3,dpl
   0237 15 81              2461 	dec	sp
   0239 8B 02              2462 	mov	ar2,r3
                           2463 ;	../../shared/src/cmd_if.c:142: }
   023B 80 5B              2464 	sjmp	00162$
   023D                    2465 00154$:
                           2466 ;	../../shared/src/cmd_if.c:144: else if(cmd_type == CMD_TYPE_CTRL) { 
   023D A8*00              2467 	mov	r0,_bp
   023F 08                 2468 	inc	r0
   0240 B6 83 13           2469 	cjne	@r0,#0x83,00151$
                           2470 ;	../../shared/src/cmd_if.c:145: switch(cmd_code) {
   0243 BC 00 02           2471 	cjne	r4,#0x00,00212$
   0246 80 03              2472 	sjmp	00139$
   0248                    2473 00212$:
   0248 BC 01 4D           2474 	cjne	r4,#0x01,00162$
                           2475 ;	../../shared/src/cmd_if.c:147: case CMD_BYPASS_CTLE_TRAIN_SET:	result = cmd_bypass_ctle_train(cmd_code); break;
   024B                    2476 00139$:
   024B 8C 82              2477 	mov	dpl,r4
   024D 12s08rAB           2478 	lcall	_cmd_bypass_ctle_train
   0250 AB 82              2479 	mov	r3,dpl
   0252 8B 02              2480 	mov	ar2,r3
                           2481 ;	../../shared/src/cmd_if.c:148: }
   0254 80 42              2482 	sjmp	00162$
   0256                    2483 00151$:
                           2484 ;	../../shared/src/cmd_if.c:150: else if(cmd_type == CMD_TYPE_CAL) { //cal
   0256 A8*00              2485 	mov	r0,_bp
   0258 08                 2486 	inc	r0
   0259 B6 84 3C           2487 	cjne	@r0,#0x84,00162$
                           2488 ;	../../shared/src/cmd_if.c:151: switch(cmd_code) {
   025C BC 00 02           2489 	cjne	r4,#0x00,00217$
   025F 80 05              2490 	sjmp	00141$
   0261                    2491 00217$:
                           2492 ;	../../shared/src/cmd_if.c:152: case CMD_RX_IMP_CAL: 
   0261 BC 01 34           2493 	cjne	r4,#0x01,00162$
   0264 80 1A              2494 	sjmp	00144$
   0266                    2495 00141$:
                           2496 ;	../../shared/src/cmd_if.c:153: if((lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0&0x03)==mcuid) result = cmd_rx_imp_cal(); break;
   0266 90 60 20           2497 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0269 E0                 2498 	movx	a,@dptr
   026A FB                 2499 	mov	r3,a
   026B 53 03 03           2500 	anl	ar3,#0x03
   026E 90 22 00           2501 	mov	dptr,#_MCU_CONTROL_LANE
   0271 E0                 2502 	movx	a,@dptr
   0272 FC                 2503 	mov	r4,a
   0273 EB                 2504 	mov	a,r3
   0274 B5 04 21           2505 	cjne	a,ar4,00162$
   0277 12s0Dr6A           2506 	lcall	_cmd_rx_imp_cal
   027A AB 82              2507 	mov	r3,dpl
   027C 8B 02              2508 	mov	ar2,r3
                           2509 ;	../../shared/src/cmd_if.c:154: case CMD_TX_IMP_CAL: 
   027E 80 18              2510 	sjmp	00162$
   0280                    2511 00144$:
                           2512 ;	../../shared/src/cmd_if.c:155: if((lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0&0x03)==mcuid) result = cmd_tx_imp_cal(); break;
   0280 90 60 20           2513 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0283 E0                 2514 	movx	a,@dptr
   0284 FB                 2515 	mov	r3,a
   0285 53 03 03           2516 	anl	ar3,#0x03
   0288 90 22 00           2517 	mov	dptr,#_MCU_CONTROL_LANE
   028B E0                 2518 	movx	a,@dptr
   028C FC                 2519 	mov	r4,a
   028D EB                 2520 	mov	a,r3
   028E B5 04 07           2521 	cjne	a,ar4,00162$
   0291 12s0Dr9B           2522 	lcall	_cmd_tx_imp_cal
   0294 AB 82              2523 	mov	r3,dpl
   0296 8B 02              2524 	mov	ar2,r3
                           2525 ;	../../shared/src/cmd_if.c:159: finish0:
   0298                    2526 00162$:
                           2527 ;	../../shared/src/cmd_if.c:160: lnx_PHY_LOCAL_STATUS_LANE_7_0 = result;
   0298 90 60 2E           2528 	mov	dptr,#(_TRX_TRAIN_IF_TIMERS2_LANE + 0x0002)
   029B EA                 2529 	mov	a,r2
   029C F0                 2530 	movx	@dptr,a
                           2531 ;	../../shared/src/cmd_if.c:161: lnx_PHY_MCU_LOCAL_ACK_LANE = 1;
   029D 90 60 33           2532 	mov	dptr,#(_TRX_TRAIN_IF_TIMERS_ENABLE_LANE + 0x0003)
   02A0 E0                 2533 	movx	a,@dptr
   02A1 44 01              2534 	orl	a,#0x01
   02A3 F0                 2535 	movx	@dptr,a
                           2536 ;	../../shared/src/cmd_if.c:163: reg_MCU_DEBUG0_LANE_7_0 = 15;
   02A4 90 22 B4           2537 	mov	dptr,#_MCU_DEBUG0_LANE
   02A7 74 0F              2538 	mov	a,#0x0F
   02A9 F0                 2539 	movx	@dptr,a
                           2540 ;	../../shared/src/cmd_if.c:164: reg_MCU_DEBUG1_LANE_7_0 = lnx_PHY_LOCAL_STATUS_LANE_7_0;
   02AA 90 60 2E           2541 	mov	dptr,#(_TRX_TRAIN_IF_TIMERS2_LANE + 0x0002)
   02AD E0                 2542 	movx	a,@dptr
   02AE 90 22 B5           2543 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0001)
   02B1 F0                 2544 	movx	@dptr,a
                           2545 ;	../../shared/src/cmd_if.c:165: MCU_DEBUG_LANE.VAL = PHY_LOCAL_VALUE_LANE.VAL; 
   02B2 90 60 24           2546 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   02B5 E0                 2547 	movx	a,@dptr
   02B6 FA                 2548 	mov	r2,a
   02B7 A3                 2549 	inc	dptr
   02B8 E0                 2550 	movx	a,@dptr
   02B9 FB                 2551 	mov	r3,a
   02BA A3                 2552 	inc	dptr
   02BB E0                 2553 	movx	a,@dptr
   02BC FC                 2554 	mov	r4,a
   02BD A3                 2555 	inc	dptr
   02BE E0                 2556 	movx	a,@dptr
   02BF FD                 2557 	mov	r5,a
   02C0 90 22 C4           2558 	mov	dptr,#_MCU_DEBUG_LANE
   02C3 EA                 2559 	mov	a,r2
   02C4 F0                 2560 	movx	@dptr,a
   02C5 A3                 2561 	inc	dptr
   02C6 EB                 2562 	mov	a,r3
   02C7 F0                 2563 	movx	@dptr,a
   02C8 A3                 2564 	inc	dptr
   02C9 EC                 2565 	mov	a,r4
   02CA F0                 2566 	movx	@dptr,a
   02CB A3                 2567 	inc	dptr
   02CC ED                 2568 	mov	a,r5
   02CD F0                 2569 	movx	@dptr,a
   02CE                    2570 00163$:
   02CE 85*00 81           2571 	mov	sp,_bp
   02D1 D0*00              2572 	pop	_bp
   02D3 22                 2573 	ret
                           2574 ;------------------------------------------------------------
                           2575 ;Allocation info for local variables in function 'cmd_tx_ffe'
                           2576 ;------------------------------------------------------------
                           2577 ;cmd_code                  Allocated to stack - offset -3
                           2578 ;gen                       Allocated to registers r2 
                           2579 ;------------------------------------------------------------
                           2580 ;	../../shared/src/cmd_if.c:168: uint8_t cmd_tx_ffe(uint8_t gen, uint8_t cmd_code) CMD_BANK {
                           2581 ;	-----------------------------------------
                           2582 ;	 function cmd_tx_ffe
                           2583 ;	-----------------------------------------
   02D4                    2584 _cmd_tx_ffe:
   02D4 C0*00              2585 	push	_bp
   02D6 85 81*00           2586 	mov	_bp,sp
   02D9 AA 82              2587 	mov	r2,dpl
                           2588 ;	../../shared/src/cmd_if.c:170: if(gen==0x80) {//current
   02DB BA 80 02           2589 	cjne	r2,#0x80,00130$
   02DE 80 03              2590 	sjmp	00131$
   02E0                    2591 00130$:
   02E0 02s03rD9           2592 	ljmp	00118$
   02E3                    2593 00131$:
                           2594 ;	../../shared/src/cmd_if.c:172: if(cmd_code==CMD_TX_FFE_GET) {
   02E3 E5*00              2595 	mov	a,_bp
   02E5 24 FD              2596 	add	a,#0xfd
   02E7 F8                 2597 	mov	r0,a
   02E8 B6 01 67           2598 	cjne	@r0,#0x01,00112$
                           2599 ;	../../shared/src/cmd_if.c:173: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = LINK_TRAIN_MODE0.BT.B0; //[7:4]em_po
   02EB 90 26 50           2600 	mov	dptr,#_LINK_TRAIN_MODE0
   02EE E0                 2601 	movx	a,@dptr
   02EF 90 60 24           2602 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   02F2 F0                 2603 	movx	@dptr,a
                           2604 ;	../../shared/src/cmd_if.c:174: lnx_PHY_LOCAL_VALUE_LANE_31_0_b1 = LINK_TRAIN_MODE0.BT.B1; //[7:4]em_peak [3:0]em_pre
   02F3 90 26 51           2605 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0001)
   02F6 E0                 2606 	movx	a,@dptr
   02F7 FB                 2607 	mov	r3,a
   02F8 90 60 25           2608 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0001)
   02FB F0                 2609 	movx	@dptr,a
                           2610 ;	../../shared/src/cmd_if.c:176: if(reg_ANA_TX_EM_PEAK_EN_LANE) lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 |= 0x08;
   02FC 90 26 52           2611 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0002)
   02FF E0                 2612 	movx	a,@dptr
   0300 30 E7 0D           2613 	jnb	acc.7,00102$
   0303 90 60 24           2614 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0306 E0                 2615 	movx	a,@dptr
   0307 FB                 2616 	mov	r3,a
   0308 43 03 08           2617 	orl	ar3,#0x08
   030B 90 60 24           2618 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   030E EB                 2619 	mov	a,r3
   030F F0                 2620 	movx	@dptr,a
   0310                    2621 00102$:
                           2622 ;	../../shared/src/cmd_if.c:177: if(reg_ANA_TX_EM_PRE_EN_LANE)  lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 |= 0x04; 
   0310 90 26 52           2623 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0002)
   0313 E0                 2624 	movx	a,@dptr
   0314 30 E6 0D           2625 	jnb	acc.6,00104$
   0317 90 60 24           2626 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   031A E0                 2627 	movx	a,@dptr
   031B FB                 2628 	mov	r3,a
   031C 43 03 04           2629 	orl	ar3,#0x04
   031F 90 60 24           2630 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0322 EB                 2631 	mov	a,r3
   0323 F0                 2632 	movx	@dptr,a
   0324                    2633 00104$:
                           2634 ;	../../shared/src/cmd_if.c:178: if(reg_ANA_TX_EM_PO_EN_LANE)   lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 |= 0x02;
   0324 90 26 52           2635 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0002)
   0327 E0                 2636 	movx	a,@dptr
   0328 30 E5 0D           2637 	jnb	acc.5,00106$
   032B 90 60 24           2638 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   032E E0                 2639 	movx	a,@dptr
   032F FB                 2640 	mov	r3,a
   0330 43 03 02           2641 	orl	ar3,#0x02
   0333 90 60 24           2642 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0336 EB                 2643 	mov	a,r3
   0337 F0                 2644 	movx	@dptr,a
   0338                    2645 00106$:
                           2646 ;	../../shared/src/cmd_if.c:179: if(txffe_force_en)    		   lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 |= 0x01;
   0338 90s00r00           2647 	mov	dptr,#_txffe_force_en
   033B E0                 2648 	movx	a,@dptr
   033C FB                 2649 	mov	r3,a
   033D 70 03              2650 	jnz	00137$
   033F 02s04r4C           2651 	ljmp	00119$
   0342                    2652 00137$:
   0342 90 60 24           2653 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0345 E0                 2654 	movx	a,@dptr
   0346 FB                 2655 	mov	r3,a
   0347 43 03 01           2656 	orl	ar3,#0x01
   034A 90 60 24           2657 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   034D EB                 2658 	mov	a,r3
   034E F0                 2659 	movx	@dptr,a
   034F 02s04r4C           2660 	ljmp	00119$
   0352                    2661 00112$:
                           2662 ;	../../shared/src/cmd_if.c:182: reg_TX_EM_CTRL_REG_EN_LANE = 1;
   0352 90 26 53           2663 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0003)
   0355 E0                 2664 	movx	a,@dptr
   0356 44 80              2665 	orl	a,#0x80
   0358 F0                 2666 	movx	@dptr,a
                           2667 ;	../../shared/src/cmd_if.c:183: LINK_TRAIN_MODE0.BT.B0 = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0; //[7:4]em_po
   0359 90 60 20           2668 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   035C E0                 2669 	movx	a,@dptr
   035D 90 26 50           2670 	mov	dptr,#_LINK_TRAIN_MODE0
   0360 F0                 2671 	movx	@dptr,a
                           2672 ;	../../shared/src/cmd_if.c:184: LINK_TRAIN_MODE0.BT.B1 = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b1; //[7:4]em_peak [3:0]em_pre
   0361 90 60 21           2673 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0001)
   0364 E0                 2674 	movx	a,@dptr
   0365 90 26 51           2675 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0001)
   0368 F0                 2676 	movx	@dptr,a
                           2677 ;	../../shared/src/cmd_if.c:185: if (cmx_TX_TRAIN_MODE == 1)
   0369 90 E6 28           2678 	mov	dptr,#_TRAIN_IF_CONFIG
   036C E0                 2679 	movx	a,@dptr
   036D 03                 2680 	rr	a
   036E 54 01              2681 	anl	a,#0x01
   0370 FB                 2682 	mov	r3,a
   0371 BB 01 52           2683 	cjne	r3,#0x01,00110$
                           2684 ;	../../shared/src/cmd_if.c:187: reg_ANA_TX_EM_PEAK_EN_LANE = (lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0&0x08)==0x08;
   0374 90 60 20           2685 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0377 E0                 2686 	movx	a,@dptr
   0378 FB                 2687 	mov	r3,a
   0379 53 03 08           2688 	anl	ar3,#0x08
   037C BB 08 03           2689 	cjne	r3,#0x08,00140$
   037F D3                 2690 	setb	c
   0380 80 01              2691 	sjmp	00141$
   0382                    2692 00140$:
   0382 C3                 2693 	clr	c
   0383                    2694 00141$:
   0383 92*00              2695 	mov  b0,c
   0385 E4                 2696 	clr	a
   0386 33                 2697 	rlc	a
   0387 90 26 52           2698 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0002)
   038A 13                 2699 	rrc	a
   038B E0                 2700 	movx	a,@dptr
   038C 92 E7              2701 	mov	acc.7,c
   038E F0                 2702 	movx	@dptr,a
                           2703 ;	../../shared/src/cmd_if.c:188: reg_ANA_TX_EM_PRE_EN_LANE = (lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0&0x04)==0x04;
   038F 90 60 20           2704 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0392 E0                 2705 	movx	a,@dptr
   0393 FB                 2706 	mov	r3,a
   0394 53 03 04           2707 	anl	ar3,#0x04
   0397 BB 04 03           2708 	cjne	r3,#0x04,00142$
   039A D3                 2709 	setb	c
   039B 80 01              2710 	sjmp	00143$
   039D                    2711 00142$:
   039D C3                 2712 	clr	c
   039E                    2713 00143$:
   039E 92*00              2714 	mov  b0,c
   03A0 E4                 2715 	clr	a
   03A1 33                 2716 	rlc	a
   03A2 90 26 52           2717 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0002)
   03A5 13                 2718 	rrc	a
   03A6 E0                 2719 	movx	a,@dptr
   03A7 92 E6              2720 	mov	acc.6,c
   03A9 F0                 2721 	movx	@dptr,a
                           2722 ;	../../shared/src/cmd_if.c:189: reg_ANA_TX_EM_PO_EN_LANE = (lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0&0x02)==0x02;
   03AA 90 60 20           2723 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   03AD E0                 2724 	movx	a,@dptr
   03AE FB                 2725 	mov	r3,a
   03AF 53 03 02           2726 	anl	ar3,#0x02
   03B2 BB 02 03           2727 	cjne	r3,#0x02,00144$
   03B5 D3                 2728 	setb	c
   03B6 80 01              2729 	sjmp	00145$
   03B8                    2730 00144$:
   03B8 C3                 2731 	clr	c
   03B9                    2732 00145$:
   03B9 92*00              2733 	mov  b0,c
   03BB E4                 2734 	clr	a
   03BC 33                 2735 	rlc	a
   03BD FB                 2736 	mov	r3,a
   03BE 90 26 52           2737 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0002)
   03C1 13                 2738 	rrc	a
   03C2 E0                 2739 	movx	a,@dptr
   03C3 92 E5              2740 	mov	acc.5,c
   03C5 F0                 2741 	movx	@dptr,a
   03C6                    2742 00110$:
                           2743 ;	../../shared/src/cmd_if.c:191: txffe_force_en = (lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0&0x01)==0x01;
   03C6 90 60 20           2744 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   03C9 E0                 2745 	movx	a,@dptr
   03CA FB                 2746 	mov	r3,a
   03CB 53 03 01           2747 	anl	ar3,#0x01
   03CE 90s00r00           2748 	mov	dptr,#_txffe_force_en
   03D1 E4                 2749 	clr	a
   03D2 BB 01 01           2750 	cjne	r3,#0x01,00146$
   03D5 04                 2751 	inc	a
   03D6                    2752 00146$:
   03D6 F0                 2753 	movx	@dptr,a
   03D7 80 73              2754 	sjmp	00119$
   03D9                    2755 00118$:
                           2756 ;	../../shared/src/cmd_if.c:195: if(cmd_code==CMD_TX_FFE_GET) {
   03D9 E5*00              2757 	mov	a,_bp
   03DB 24 FD              2758 	add	a,#0xfd
   03DD F8                 2759 	mov	r0,a
   03DE B6 01 26           2760 	cjne	@r0,#0x01,00115$
                           2761 ;	../../shared/src/cmd_if.c:196: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = txffe_save[gen][0]; //[7:4]em_po
   03E1 EA                 2762 	mov	a,r2
   03E2 2A                 2763 	add	a,r2
   03E3 FB                 2764 	mov	r3,a
   03E4 24 D0              2765 	add	a,#_txffe_save
   03E6 F5 82              2766 	mov	dpl,a
   03E8 E4                 2767 	clr	a
   03E9 34 60              2768 	addc	a,#(_txffe_save >> 8)
   03EB F5 83              2769 	mov	dph,a
   03ED E0                 2770 	movx	a,@dptr
   03EE 90 60 24           2771 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   03F1 F0                 2772 	movx	@dptr,a
                           2773 ;	../../shared/src/cmd_if.c:197: lnx_PHY_LOCAL_VALUE_LANE_31_0_b1 = txffe_save[gen][1];  //[7:4]em_peak [3:0]em_pre
   03F2 EB                 2774 	mov	a,r3
   03F3 24 D0              2775 	add	a,#_txffe_save
   03F5 FB                 2776 	mov	r3,a
   03F6 E4                 2777 	clr	a
   03F7 34 60              2778 	addc	a,#(_txffe_save >> 8)
   03F9 FC                 2779 	mov	r4,a
   03FA 8B 82              2780 	mov	dpl,r3
   03FC 8C 83              2781 	mov	dph,r4
   03FE A3                 2782 	inc	dptr
   03FF E0                 2783 	movx	a,@dptr
   0400 FB                 2784 	mov	r3,a
   0401 90 60 25           2785 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0001)
   0404 F0                 2786 	movx	@dptr,a
   0405 80 45              2787 	sjmp	00119$
   0407                    2788 00115$:
                           2789 ;	../../shared/src/cmd_if.c:200: txffe_save[gen][0] = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0; //[7:4]em_po
   0407 EA                 2790 	mov	a,r2
   0408 2A                 2791 	add	a,r2
   0409 FB                 2792 	mov	r3,a
   040A 24 D0              2793 	add	a,#_txffe_save
   040C FC                 2794 	mov	r4,a
   040D E4                 2795 	clr	a
   040E 34 60              2796 	addc	a,#(_txffe_save >> 8)
   0410 FD                 2797 	mov	r5,a
   0411 90 60 20           2798 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0414 E0                 2799 	movx	a,@dptr
   0415 FE                 2800 	mov	r6,a
   0416 8C 82              2801 	mov	dpl,r4
   0418 8D 83              2802 	mov	dph,r5
   041A F0                 2803 	movx	@dptr,a
                           2804 ;	../../shared/src/cmd_if.c:201: txffe_save[gen][1] = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b1; //[7:4]em_peak [3:0]em_pre
   041B EB                 2805 	mov	a,r3
   041C 24 D0              2806 	add	a,#_txffe_save
   041E FB                 2807 	mov	r3,a
   041F E4                 2808 	clr	a
   0420 34 60              2809 	addc	a,#(_txffe_save >> 8)
   0422 FC                 2810 	mov	r4,a
   0423 0B                 2811 	inc	r3
   0424 BB 00 01           2812 	cjne	r3,#0x00,00150$
   0427 0C                 2813 	inc	r4
   0428                    2814 00150$:
   0428 90 60 21           2815 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0001)
   042B E0                 2816 	movx	a,@dptr
   042C FD                 2817 	mov	r5,a
   042D 8B 82              2818 	mov	dpl,r3
   042F 8C 83              2819 	mov	dph,r4
   0431 F0                 2820 	movx	@dptr,a
                           2821 ;	../../shared/src/cmd_if.c:202: TRAIN_CONTROL_9.BT.B3 |= (0x01<<gen); //changed
   0432 90 60 CF           2822 	mov	dptr,#(_TRAIN_CONTROL_9 + 0x0003)
   0435 E0                 2823 	movx	a,@dptr
   0436 FB                 2824 	mov	r3,a
   0437 8A F0              2825 	mov	b,r2
   0439 05 F0              2826 	inc	b
   043B 74 01              2827 	mov	a,#0x01
   043D 80 02              2828 	sjmp	00153$
   043F                    2829 00151$:
   043F 25 E0              2830 	add	a,acc
   0441                    2831 00153$:
   0441 D5 F0 FB           2832 	djnz	b,00151$
   0444 FA                 2833 	mov	r2,a
   0445 42 03              2834 	orl	ar3,a
   0447 90 60 CF           2835 	mov	dptr,#(_TRAIN_CONTROL_9 + 0x0003)
   044A EB                 2836 	mov	a,r3
   044B F0                 2837 	movx	@dptr,a
   044C                    2838 00119$:
                           2839 ;	../../shared/src/cmd_if.c:205: return 0;
   044C 75 82 00           2840 	mov	dpl,#0x00
   044F D0*00              2841 	pop	_bp
   0451 22                 2842 	ret
                           2843 ;------------------------------------------------------------
                           2844 ;Allocation info for local variables in function 'cmd_dfe_res'
                           2845 ;------------------------------------------------------------
                           2846 ;cmd_code                  Allocated to stack - offset -3
                           2847 ;gen                       Allocated to registers r2 
                           2848 ;------------------------------------------------------------
                           2849 ;	../../shared/src/cmd_if.c:208: uint8_t cmd_dfe_res(uint8_t gen, uint8_t cmd_code) CMD_BANK {
                           2850 ;	-----------------------------------------
                           2851 ;	 function cmd_dfe_res
                           2852 ;	-----------------------------------------
   0452                    2853 _cmd_dfe_res:
   0452 C0*00              2854 	push	_bp
   0454 85 81*00           2855 	mov	_bp,sp
   0457 AA 82              2856 	mov	r2,dpl
                           2857 ;	../../shared/src/cmd_if.c:210: if(gen==0x80) {//current
   0459 BA 80 02           2858 	cjne	r2,#0x80,00115$
   045C 80 03              2859 	sjmp	00116$
   045E                    2860 00115$:
   045E 02s04rDC           2861 	ljmp	00108$
   0461                    2862 00116$:
                           2863 ;	../../shared/src/cmd_if.c:212: if(cmd_code==CMD_RX_DFE_RES_GET) {
   0461 E5*00              2864 	mov	a,_bp
   0463 24 FD              2865 	add	a,#0xfd
   0465 F8                 2866 	mov	r0,a
   0466 B6 05 28           2867 	cjne	@r0,#0x05,00102$
                           2868 ;	../../shared/src/cmd_if.c:213: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = UPHY14_TRX_ANAREG_BOT_20.BT.B0; //dfe_res_f0/f1/f234
   0469 90 00 50           2869 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_20
   046C E0                 2870 	movx	a,@dptr
                           2871 ;	../../shared/src/cmd_if.c:214: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 |= (UPHY14_TRX_ANAREG_BOT_21.BT.B0 & 0xe0); //FLOATING/F8TO15/F567
   046D 90 60 24           2872 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0470 F0                 2873 	movx	@dptr,a
   0471 E0                 2874 	movx	a,@dptr
   0472 FB                 2875 	mov	r3,a
   0473 90 00 54           2876 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_21
   0476 E0                 2877 	movx	a,@dptr
   0477 FC                 2878 	mov	r4,a
   0478 74 E0              2879 	mov	a,#0xE0
   047A 5C                 2880 	anl	a,r4
   047B 42 03              2881 	orl	ar3,a
   047D 90 60 24           2882 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0480 EB                 2883 	mov	a,r3
   0481 F0                 2884 	movx	@dptr,a
                           2885 ;	../../shared/src/cmd_if.c:215: lnx_PHY_LOCAL_VALUE_LANE_31_0_b1 = reg_INT_DFE_EN_LANE;
   0482 90 24 11           2886 	mov	dptr,#(_RX_EQ_CLK_CTRL + 0x0001)
   0485 E0                 2887 	movx	a,@dptr
   0486 03                 2888 	rr	a
   0487 54 01              2889 	anl	a,#0x01
   0489 FB                 2890 	mov	r3,a
   048A 90 60 25           2891 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0001)
   048D F0                 2892 	movx	@dptr,a
   048E 02s05r6A           2893 	ljmp	00109$
   0491                    2894 00102$:
                           2895 ;	../../shared/src/cmd_if.c:218: UPHY14_TRX_ANAREG_BOT_20.BT.B0 = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0; //dfe_res_f0/f1/f234
   0491 90 60 20           2896 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0494 E0                 2897 	movx	a,@dptr
   0495 90 00 50           2898 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_20
   0498 F0                 2899 	movx	@dptr,a
                           2900 ;	../../shared/src/cmd_if.c:219: UPHY14_TRX_ANAREG_BOT_21.BT.B0 &= 0x1f;
   0499 90 00 54           2901 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_21
   049C E0                 2902 	movx	a,@dptr
   049D FB                 2903 	mov	r3,a
   049E 53 03 1F           2904 	anl	ar3,#0x1F
                           2905 ;	../../shared/src/cmd_if.c:220: UPHY14_TRX_ANAREG_BOT_21.BT.B0 |= (lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0 & 0xe0); //FLOATING/F8TO15/F567
   04A1 90 00 54           2906 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_21
   04A4 EB                 2907 	mov	a,r3
   04A5 F0                 2908 	movx	@dptr,a
   04A6 E0                 2909 	movx	a,@dptr
   04A7 FB                 2910 	mov	r3,a
   04A8 90 60 20           2911 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   04AB E0                 2912 	movx	a,@dptr
   04AC FC                 2913 	mov	r4,a
   04AD 74 E0              2914 	mov	a,#0xE0
   04AF 5C                 2915 	anl	a,r4
   04B0 42 03              2916 	orl	ar3,a
   04B2 90 00 54           2917 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_21
   04B5 EB                 2918 	mov	a,r3
   04B6 F0                 2919 	movx	@dptr,a
                           2920 ;	../../shared/src/cmd_if.c:221: reg_DFE_EN_LANE = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b1 & 0x01;	dfe_dis = ~reg_DFE_EN_LANE;  dfe_dis = reg_DFE_DIS_LANE;  
   04B7 90 60 21           2921 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0001)
   04BA E0                 2922 	movx	a,@dptr
   04BB 54 01              2923 	anl	a,#0x01
   04BD 90 24 10           2924 	mov	dptr,#_RX_EQ_CLK_CTRL
   04C0 13                 2925 	rrc	a
   04C1 E0                 2926 	movx	a,@dptr
   04C2 92 E4              2927 	mov	acc.4,c
   04C4 F0                 2928 	movx	@dptr,a
   04C5 90 24 10           2929 	mov	dptr,#_RX_EQ_CLK_CTRL
   04C8 E0                 2930 	movx	a,@dptr
   04C9 C4                 2931 	swap	a
   04CA 54 01              2932 	anl	a,#0x01
   04CC 90 24 0C           2933 	mov	dptr,#_DFE_CTRL_REG3
   04CF E0                 2934 	movx	a,@dptr
   04D0 23                 2935 	rl	a
   04D1 23                 2936 	rl	a
   04D2 54 01              2937 	anl	a,#0x01
   04D4 FB                 2938 	mov	r3,a
   04D5 90s00r00           2939 	mov	dptr,#_dfe_dis
   04D8 F0                 2940 	movx	@dptr,a
   04D9 02s05r6A           2941 	ljmp	00109$
   04DC                    2942 00108$:
                           2943 ;	../../shared/src/cmd_if.c:225: if(cmd_code==CMD_RX_DFE_RES_GET) {
   04DC E5*00              2944 	mov	a,_bp
   04DE 24 FD              2945 	add	a,#0xfd
   04E0 F8                 2946 	mov	r0,a
   04E1 B6 05 36           2947 	cjne	@r0,#0x05,00105$
                           2948 ;	../../shared/src/cmd_if.c:226: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = rc_save[gen][0];//dfe_res
   04E4 EA                 2949 	mov	a,r2
   04E5 2A                 2950 	add	a,r2
   04E6 25 E0              2951 	add	a,acc
   04E8 24 B4              2952 	add	a,#_rc_save
   04EA F5 82              2953 	mov	dpl,a
   04EC E4                 2954 	clr	a
   04ED 34 60              2955 	addc	a,#(_rc_save >> 8)
   04EF F5 83              2956 	mov	dph,a
   04F1 E0                 2957 	movx	a,@dptr
   04F2 90 60 24           2958 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   04F5 F0                 2959 	movx	@dptr,a
                           2960 ;	../../shared/src/cmd_if.c:227: lnx_PHY_LOCAL_VALUE_LANE_31_0_b1 = speedtable[gen][spdoft_reg_dfe_dis_lane]==0; 
   04F6 EA                 2961 	mov	a,r2
   04F7 75 F0 50           2962 	mov	b,#0x50
   04FA A4                 2963 	mul	ab
   04FB 24 04              2964 	add	a,#_speedtable
   04FD FB                 2965 	mov	r3,a
   04FE 74 63              2966 	mov	a,#(_speedtable >> 8)
   0500 35 F0              2967 	addc	a,b
   0502 FC                 2968 	mov	r4,a
   0503 74 41              2969 	mov	a,#0x41
   0505 2B                 2970 	add	a,r3
   0506 F5 82              2971 	mov	dpl,a
   0508 E4                 2972 	clr	a
   0509 3C                 2973 	addc	a,r4
   050A F5 83              2974 	mov	dph,a
   050C E0                 2975 	movx	a,@dptr
   050D FB                 2976 	mov	r3,a
   050E E4                 2977 	clr	a
   050F BB 00 01           2978 	cjne	r3,#0x00,00121$
   0512 04                 2979 	inc	a
   0513                    2980 00121$:
   0513 FB                 2981 	mov	r3,a
   0514 90 60 25           2982 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0001)
   0517 F0                 2983 	movx	@dptr,a
   0518 80 50              2984 	sjmp	00109$
   051A                    2985 00105$:
                           2986 ;	../../shared/src/cmd_if.c:230: rc_save[gen][0] = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0; 
   051A EA                 2987 	mov	a,r2
   051B 2A                 2988 	add	a,r2
   051C 25 E0              2989 	add	a,acc
   051E 24 B4              2990 	add	a,#_rc_save
   0520 FB                 2991 	mov	r3,a
   0521 E4                 2992 	clr	a
   0522 34 60              2993 	addc	a,#(_rc_save >> 8)
   0524 FC                 2994 	mov	r4,a
   0525 90 60 20           2995 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0528 E0                 2996 	movx	a,@dptr
   0529 8B 82              2997 	mov	dpl,r3
   052B 8C 83              2998 	mov	dph,r4
   052D F0                 2999 	movx	@dptr,a
                           3000 ;	../../shared/src/cmd_if.c:231: speedtable[gen][spdoft_reg_dfe_dis_lane] = (lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b1&0x1)==0; 
   052E EA                 3001 	mov	a,r2
   052F 75 F0 50           3002 	mov	b,#0x50
   0532 A4                 3003 	mul	ab
   0533 24 04              3004 	add	a,#_speedtable
   0535 FB                 3005 	mov	r3,a
   0536 74 63              3006 	mov	a,#(_speedtable >> 8)
   0538 35 F0              3007 	addc	a,b
   053A FC                 3008 	mov	r4,a
   053B 74 41              3009 	mov	a,#0x41
   053D 2B                 3010 	add	a,r3
   053E FB                 3011 	mov	r3,a
   053F E4                 3012 	clr	a
   0540 3C                 3013 	addc	a,r4
   0541 FC                 3014 	mov	r4,a
   0542 90 60 21           3015 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0001)
   0545 E0                 3016 	movx	a,@dptr
   0546 FD                 3017 	mov	r5,a
   0547 53 05 01           3018 	anl	ar5,#0x01
   054A E4                 3019 	clr	a
   054B BD 00 01           3020 	cjne	r5,#0x00,00123$
   054E 04                 3021 	inc	a
   054F                    3022 00123$:
   054F FD                 3023 	mov	r5,a
   0550 8B 82              3024 	mov	dpl,r3
   0552 8C 83              3025 	mov	dph,r4
   0554 F0                 3026 	movx	@dptr,a
                           3027 ;	../../shared/src/cmd_if.c:232: dfe_res_save_en |= 0x01<<gen;
   0555 8A F0              3028 	mov	b,r2
   0557 05 F0              3029 	inc	b
   0559 74 01              3030 	mov	a,#0x01
   055B 80 02              3031 	sjmp	00127$
   055D                    3032 00125$:
   055D 25 E0              3033 	add	a,acc
   055F                    3034 00127$:
   055F D5 F0 FB           3035 	djnz	b,00125$
   0562 FA                 3036 	mov	r2,a
   0563 90s00r00           3037 	mov	dptr,#_dfe_res_save_en
   0566 E0                 3038 	movx	a,@dptr
   0567 FB                 3039 	mov	r3,a
   0568 4A                 3040 	orl	a,r2
   0569 F0                 3041 	movx	@dptr,a
   056A                    3042 00109$:
                           3043 ;	../../shared/src/cmd_if.c:235: return 0;
   056A 75 82 00           3044 	mov	dpl,#0x00
   056D D0*00              3045 	pop	_bp
   056F 22                 3046 	ret
                           3047 ;------------------------------------------------------------
                           3048 ;Allocation info for local variables in function 'cmd_rx_ffe'
                           3049 ;------------------------------------------------------------
                           3050 ;cmd_code                  Allocated to stack - offset -3
                           3051 ;gen                       Allocated to registers r2 
                           3052 ;------------------------------------------------------------
                           3053 ;	../../shared/src/cmd_if.c:238: uint8_t cmd_rx_ffe(uint8_t gen, uint8_t cmd_code) CMD_BANK {
                           3054 ;	-----------------------------------------
                           3055 ;	 function cmd_rx_ffe
                           3056 ;	-----------------------------------------
   0570                    3057 _cmd_rx_ffe:
   0570 C0*00              3058 	push	_bp
   0572 85 81*00           3059 	mov	_bp,sp
   0575 AA 82              3060 	mov	r2,dpl
                           3061 ;	../../shared/src/cmd_if.c:240: if(gen==0x80) {//current
   0577 BA 80 40           3062 	cjne	r2,#0x80,00108$
                           3063 ;	../../shared/src/cmd_if.c:242: if(cmd_code==CMD_RX_FFE_GET) {
   057A E5*00              3064 	mov	a,_bp
   057C 24 FD              3065 	add	a,#0xfd
   057E F8                 3066 	mov	r0,a
   057F B6 03 17           3067 	cjne	@r0,#0x03,00102$
                           3068 ;	../../shared/src/cmd_if.c:243: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = UPHY14_TRX_ANAREG_TOP_128.BT.B0; //ffe_cap1/res1
   0582 90 02 00           3069 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_128
   0585 E0                 3070 	movx	a,@dptr
   0586 FB                 3071 	mov	r3,a
   0587 90 60 24           3072 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   058A EB                 3073 	mov	a,r3
   058B F0                 3074 	movx	@dptr,a
                           3075 ;	../../shared/src/cmd_if.c:245: lnx_PHY_LOCAL_VALUE_LANE_31_0_b2 = UPHY14_TRX_ANAREG_TOP_129.BT.B0; //ffe_cap2/res2/O
   058C 90 02 04           3076 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_129
   058F E0                 3077 	movx	a,@dptr
   0590 FB                 3078 	mov	r3,a
   0591 90 60 26           3079 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0002)
   0594 EB                 3080 	mov	a,r3
   0595 F0                 3081 	movx	@dptr,a
   0596 02s06r5C           3082 	ljmp	00109$
   0599                    3083 00102$:
                           3084 ;	../../shared/src/cmd_if.c:248: UPHY14_TRX_ANAREG_TOP_128.BT.B0 = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0; //ffe_cap1/res1
   0599 90 60 20           3085 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   059C E0                 3086 	movx	a,@dptr
   059D FB                 3087 	mov	r3,a
   059E 90 02 00           3088 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_128
   05A1 EB                 3089 	mov	a,r3
   05A2 F0                 3090 	movx	@dptr,a
                           3091 ;	../../shared/src/cmd_if.c:250: UPHY14_TRX_ANAREG_BOT_0.BT.B0   = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b2; //ffe_cap2/res2/E
   05A3 90 60 22           3092 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0002)
   05A6 E0                 3093 	movx	a,@dptr
   05A7 FB                 3094 	mov	r3,a
   05A8 90 00 00           3095 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_0
   05AB EB                 3096 	mov	a,r3
   05AC F0                 3097 	movx	@dptr,a
                           3098 ;	../../shared/src/cmd_if.c:251: UPHY14_TRX_ANAREG_TOP_129.BT.B0 = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b2; //ffe_cap2/res2/O
   05AD 90 60 22           3099 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0002)
   05B0 E0                 3100 	movx	a,@dptr
   05B1 FB                 3101 	mov	r3,a
   05B2 90 02 04           3102 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_129
   05B5 EB                 3103 	mov	a,r3
   05B6 F0                 3104 	movx	@dptr,a
   05B7 02s06r5C           3105 	ljmp	00109$
   05BA                    3106 00108$:
                           3107 ;	../../shared/src/cmd_if.c:255: if(cmd_code==CMD_RX_FFE_GET) {
   05BA E5*00              3108 	mov	a,_bp
   05BC 24 FD              3109 	add	a,#0xfd
   05BE F8                 3110 	mov	r0,a
   05BF B6 03 30           3111 	cjne	@r0,#0x03,00105$
                           3112 ;	../../shared/src/cmd_if.c:256: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = rc_save[gen][1]; //ffe_cap1/res1
   05C2 EA                 3113 	mov	a,r2
   05C3 2A                 3114 	add	a,r2
   05C4 25 E0              3115 	add	a,acc
   05C6 FB                 3116 	mov	r3,a
   05C7 24 B4              3117 	add	a,#_rc_save
   05C9 FC                 3118 	mov	r4,a
   05CA E4                 3119 	clr	a
   05CB 34 60              3120 	addc	a,#(_rc_save >> 8)
   05CD FD                 3121 	mov	r5,a
   05CE 8C 82              3122 	mov	dpl,r4
   05D0 8D 83              3123 	mov	dph,r5
   05D2 A3                 3124 	inc	dptr
   05D3 E0                 3125 	movx	a,@dptr
   05D4 FC                 3126 	mov	r4,a
   05D5 90 60 24           3127 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   05D8 EC                 3128 	mov	a,r4
   05D9 F0                 3129 	movx	@dptr,a
                           3130 ;	../../shared/src/cmd_if.c:258: lnx_PHY_LOCAL_VALUE_LANE_31_0_b2 = rc_save[gen][3]; //ffe_cap2/res2/O
   05DA EB                 3131 	mov	a,r3
   05DB 24 B4              3132 	add	a,#_rc_save
   05DD FB                 3133 	mov	r3,a
   05DE E4                 3134 	clr	a
   05DF 34 60              3135 	addc	a,#(_rc_save >> 8)
   05E1 FC                 3136 	mov	r4,a
   05E2 8B 82              3137 	mov	dpl,r3
   05E4 8C 83              3138 	mov	dph,r4
   05E6 A3                 3139 	inc	dptr
   05E7 A3                 3140 	inc	dptr
   05E8 A3                 3141 	inc	dptr
   05E9 E0                 3142 	movx	a,@dptr
   05EA FB                 3143 	mov	r3,a
   05EB 90 60 26           3144 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0002)
   05EE EB                 3145 	mov	a,r3
   05EF F0                 3146 	movx	@dptr,a
   05F0 80 6A              3147 	sjmp	00109$
   05F2                    3148 00105$:
                           3149 ;	../../shared/src/cmd_if.c:261: rc_save[gen][1] = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0; //ffe_cap1/res1
   05F2 EA                 3150 	mov	a,r2
   05F3 2A                 3151 	add	a,r2
   05F4 25 E0              3152 	add	a,acc
   05F6 FB                 3153 	mov	r3,a
   05F7 24 B4              3154 	add	a,#_rc_save
   05F9 FC                 3155 	mov	r4,a
   05FA E4                 3156 	clr	a
   05FB 34 60              3157 	addc	a,#(_rc_save >> 8)
   05FD FD                 3158 	mov	r5,a
   05FE 0C                 3159 	inc	r4
   05FF BC 00 01           3160 	cjne	r4,#0x00,00121$
   0602 0D                 3161 	inc	r5
   0603                    3162 00121$:
   0603 90 60 20           3163 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0606 E0                 3164 	movx	a,@dptr
   0607 FE                 3165 	mov	r6,a
   0608 8C 82              3166 	mov	dpl,r4
   060A 8D 83              3167 	mov	dph,r5
   060C EE                 3168 	mov	a,r6
   060D F0                 3169 	movx	@dptr,a
                           3170 ;	../../shared/src/cmd_if.c:263: rc_save[gen][2] = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b2; //ffe_cap2/res2/E
   060E EB                 3171 	mov	a,r3
   060F 24 B4              3172 	add	a,#_rc_save
   0611 FC                 3173 	mov	r4,a
   0612 E4                 3174 	clr	a
   0613 34 60              3175 	addc	a,#(_rc_save >> 8)
   0615 FD                 3176 	mov	r5,a
   0616 74 02              3177 	mov	a,#0x02
   0618 2C                 3178 	add	a,r4
   0619 FC                 3179 	mov	r4,a
   061A E4                 3180 	clr	a
   061B 3D                 3181 	addc	a,r5
   061C FD                 3182 	mov	r5,a
   061D 90 60 22           3183 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0002)
   0620 E0                 3184 	movx	a,@dptr
   0621 FE                 3185 	mov	r6,a
   0622 8C 82              3186 	mov	dpl,r4
   0624 8D 83              3187 	mov	dph,r5
   0626 EE                 3188 	mov	a,r6
   0627 F0                 3189 	movx	@dptr,a
                           3190 ;	../../shared/src/cmd_if.c:264: rc_save[gen][3] = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b2; //ffe_cap2/res2/O
   0628 EB                 3191 	mov	a,r3
   0629 24 B4              3192 	add	a,#_rc_save
   062B FB                 3193 	mov	r3,a
   062C E4                 3194 	clr	a
   062D 34 60              3195 	addc	a,#(_rc_save >> 8)
   062F FC                 3196 	mov	r4,a
   0630 74 03              3197 	mov	a,#0x03
   0632 2B                 3198 	add	a,r3
   0633 FB                 3199 	mov	r3,a
   0634 E4                 3200 	clr	a
   0635 3C                 3201 	addc	a,r4
   0636 FC                 3202 	mov	r4,a
   0637 90 60 22           3203 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0002)
   063A E0                 3204 	movx	a,@dptr
   063B FD                 3205 	mov	r5,a
   063C 8B 82              3206 	mov	dpl,r3
   063E 8C 83              3207 	mov	dph,r4
   0640 ED                 3208 	mov	a,r5
   0641 F0                 3209 	movx	@dptr,a
                           3210 ;	../../shared/src/cmd_if.c:265: TRAIN_CONTROL_9.BT.B1 |= (0x01<<gen);
   0642 90 60 CD           3211 	mov	dptr,#(_TRAIN_CONTROL_9 + 0x0001)
   0645 E0                 3212 	movx	a,@dptr
   0646 FB                 3213 	mov	r3,a
   0647 8A F0              3214 	mov	b,r2
   0649 05 F0              3215 	inc	b
   064B 74 01              3216 	mov	a,#0x01
   064D 80 02              3217 	sjmp	00124$
   064F                    3218 00122$:
   064F 25 E0              3219 	add	a,acc
   0651                    3220 00124$:
   0651 D5 F0 FB           3221 	djnz	b,00122$
   0654 FA                 3222 	mov	r2,a
   0655 42 03              3223 	orl	ar3,a
   0657 90 60 CD           3224 	mov	dptr,#(_TRAIN_CONTROL_9 + 0x0001)
   065A EB                 3225 	mov	a,r3
   065B F0                 3226 	movx	@dptr,a
   065C                    3227 00109$:
                           3228 ;	../../shared/src/cmd_if.c:268: return 0;
   065C 75 82 00           3229 	mov	dpl,#0x00
   065F D0*00              3230 	pop	_bp
   0661 22                 3231 	ret
                           3232 ;------------------------------------------------------------
                           3233 ;Allocation info for local variables in function 'cmd_sq_thrs_ratio'
                           3234 ;------------------------------------------------------------
                           3235 ;cmd_code                  Allocated to stack - offset -3
                           3236 ;gen                       Allocated to registers r2 
                           3237 ;temp                      Allocated to registers r3 r4 
                           3238 ;------------------------------------------------------------
                           3239 ;	../../shared/src/cmd_if.c:272: uint8_t cmd_sq_thrs_ratio(uint8_t gen, uint8_t cmd_code) CMD_BANK {
                           3240 ;	-----------------------------------------
                           3241 ;	 function cmd_sq_thrs_ratio
                           3242 ;	-----------------------------------------
   0662                    3243 _cmd_sq_thrs_ratio:
   0662 C0*00              3244 	push	_bp
   0664 85 81*00           3245 	mov	_bp,sp
   0667 AA 82              3246 	mov	r2,dpl
                           3247 ;	../../shared/src/cmd_if.c:275: if(gen==0x80) {//current
   0669 BA 80 02           3248 	cjne	r2,#0x80,00119$
   066C 80 03              3249 	sjmp	00120$
   066E                    3250 00119$:
   066E 02s06rFD           3251 	ljmp	00111$
   0671                    3252 00120$:
                           3253 ;	../../shared/src/cmd_if.c:276: if(cmd_code==CMD_SQ_THRS_RATIO_GET) {
   0671 E5*00              3254 	mov	a,_bp
   0673 24 FD              3255 	add	a,#0xfd
   0675 F8                 3256 	mov	r0,a
   0676 B6 07 0C           3257 	cjne	@r0,#0x07,00105$
                           3258 ;	../../shared/src/cmd_if.c:277: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = sq_thrs_ratio;
   0679 90s00r00           3259 	mov	dptr,#_sq_thrs_ratio
   067C E0                 3260 	movx	a,@dptr
   067D FB                 3261 	mov	r3,a
   067E 90 60 24           3262 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0681 F0                 3263 	movx	@dptr,a
   0682 02s07r42           3264 	ljmp	00112$
   0685                    3265 00105$:
                           3266 ;	../../shared/src/cmd_if.c:280: temp = lnx_CAL_SQ_THRESH_LANE_7_0 & 0x1f;
   0685 90 60 13           3267 	mov	dptr,#(_CAL_SAVE_DATA1_LANE + 0x0003)
   0688 E0                 3268 	movx	a,@dptr
   0689 FB                 3269 	mov	r3,a
   068A 53 03 1F           3270 	anl	ar3,#0x1F
   068D 7C 00              3271 	mov	r4,#0x00
                           3272 ;	../../shared/src/cmd_if.c:281: sq_thrs_ratio = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0&0x1f;
   068F 90 60 20           3273 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0692 E0                 3274 	movx	a,@dptr
   0693 FD                 3275 	mov	r5,a
   0694 53 05 1F           3276 	anl	ar5,#0x1F
   0697 90s00r00           3277 	mov	dptr,#_sq_thrs_ratio
   069A ED                 3278 	mov	a,r5
   069B F0                 3279 	movx	@dptr,a
                           3280 ;	../../shared/src/cmd_if.c:282: if(sq_thrs_ratio==0) 
   069C ED                 3281 	mov	a,r5
   069D 70 19              3282 	jnz	00102$
                           3283 ;	../../shared/src/cmd_if.c:283: reg_SQ_THRESH_LANE_5_0 = lnx_CAL_SQ_THRESH_LANE_7_0;	
   069F 90 60 13           3284 	mov	dptr,#(_CAL_SAVE_DATA1_LANE + 0x0003)
   06A2 E0                 3285 	movx	a,@dptr
   06A3 FE                 3286 	mov	r6,a
   06A4 90 00 10           3287 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_4
   06A7 25 E0              3288 	add	a,acc
   06A9 25 E0              3289 	add	a,acc
   06AB 54 FC              3290 	anl	a,#0xfc
   06AD F5 F0              3291 	mov	b,a
   06AF E0                 3292 	movx	a,@dptr
   06B0 54 03              3293 	anl	a,#0x03
   06B2 45 F0              3294 	orl	a,b
   06B4 F0                 3295 	movx	@dptr,a
   06B5 02s07r42           3296 	ljmp	00112$
   06B8                    3297 00102$:
                           3298 ;	../../shared/src/cmd_if.c:285: temp = (temp * sq_thrs_ratio)>>5;
   06B8 7E 00              3299 	mov	r6,#0x00
   06BA C0 05              3300 	push	ar5
   06BC C0 06              3301 	push	ar6
   06BE 8B 82              3302 	mov	dpl,r3
   06C0 8C 83              3303 	mov	dph,r4
   06C2 12s00r00           3304 	lcall	__mulint
   06C5 AD 82              3305 	mov	r5,dpl
   06C7 AE 83              3306 	mov	r6,dph
   06C9 15 81              3307 	dec	sp
   06CB 15 81              3308 	dec	sp
   06CD 8D 03              3309 	mov	ar3,r5
   06CF EE                 3310 	mov	a,r6
   06D0 C4                 3311 	swap	a
   06D1 03                 3312 	rr	a
   06D2 CB                 3313 	xch	a,r3
   06D3 C4                 3314 	swap	a
   06D4 03                 3315 	rr	a
   06D5 54 07              3316 	anl	a,#0x07
   06D7 6B                 3317 	xrl	a,r3
   06D8 CB                 3318 	xch	a,r3
   06D9 54 07              3319 	anl	a,#0x07
   06DB CB                 3320 	xch	a,r3
   06DC 6B                 3321 	xrl	a,r3
   06DD CB                 3322 	xch	a,r3
   06DE FC                 3323 	mov	r4,a
                           3324 ;	../../shared/src/cmd_if.c:286: reg_SQ_THRESH_LANE_5_0 = (lnx_CAL_SQ_THRESH_LANE_7_0&0x20) | ((uint8_t)temp); 
   06DF 90 60 13           3325 	mov	dptr,#(_CAL_SAVE_DATA1_LANE + 0x0003)
   06E2 E0                 3326 	movx	a,@dptr
   06E3 FD                 3327 	mov	r5,a
   06E4 53 05 20           3328 	anl	ar5,#0x20
   06E7 EB                 3329 	mov	a,r3
   06E8 42 05              3330 	orl	ar5,a
   06EA 90 00 10           3331 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_4
   06ED ED                 3332 	mov	a,r5
   06EE 2D                 3333 	add	a,r5
   06EF 25 E0              3334 	add	a,acc
   06F1 54 FC              3335 	anl	a,#0xfc
   06F3 F5 F0              3336 	mov	b,a
   06F5 E0                 3337 	movx	a,@dptr
   06F6 54 03              3338 	anl	a,#0x03
   06F8 45 F0              3339 	orl	a,b
   06FA F0                 3340 	movx	@dptr,a
   06FB 80 45              3341 	sjmp	00112$
   06FD                    3342 00111$:
                           3343 ;	../../shared/src/cmd_if.c:291: if(cmd_code==CMD_SQ_THRS_RATIO_GET) {
   06FD E5*00              3344 	mov	a,_bp
   06FF 24 FD              3345 	add	a,#0xfd
   0701 F8                 3346 	mov	r0,a
   0702 B6 07 12           3347 	cjne	@r0,#0x07,00108$
                           3348 ;	../../shared/src/cmd_if.c:292: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = sq_thrs_ratio_tb[gen];
   0705 EA                 3349 	mov	a,r2
   0706 24 7C              3350 	add	a,#_sq_thrs_ratio_tb
   0708 F5 82              3351 	mov	dpl,a
   070A E4                 3352 	clr	a
   070B 34 60              3353 	addc	a,#(_sq_thrs_ratio_tb >> 8)
   070D F5 83              3354 	mov	dph,a
   070F E0                 3355 	movx	a,@dptr
   0710 FB                 3356 	mov	r3,a
   0711 90 60 24           3357 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0714 F0                 3358 	movx	@dptr,a
   0715 80 2B              3359 	sjmp	00112$
   0717                    3360 00108$:
                           3361 ;	../../shared/src/cmd_if.c:295: sq_thrs_ratio_tb[gen] = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0&0x1f;
   0717 EA                 3362 	mov	a,r2
   0718 24 7C              3363 	add	a,#_sq_thrs_ratio_tb
   071A FB                 3364 	mov	r3,a
   071B E4                 3365 	clr	a
   071C 34 60              3366 	addc	a,#(_sq_thrs_ratio_tb >> 8)
   071E FC                 3367 	mov	r4,a
   071F 90 60 20           3368 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0722 E0                 3369 	movx	a,@dptr
   0723 FD                 3370 	mov	r5,a
   0724 53 05 1F           3371 	anl	ar5,#0x1F
   0727 8B 82              3372 	mov	dpl,r3
   0729 8C 83              3373 	mov	dph,r4
   072B ED                 3374 	mov	a,r5
   072C F0                 3375 	movx	@dptr,a
                           3376 ;	../../shared/src/cmd_if.c:296: sq_thrs_ratio_gen_en |= (0x1 << gen);
   072D 8A F0              3377 	mov	b,r2
   072F 05 F0              3378 	inc	b
   0731 74 01              3379 	mov	a,#0x01
   0733 80 02              3380 	sjmp	00128$
   0735                    3381 00126$:
   0735 25 E0              3382 	add	a,acc
   0737                    3383 00128$:
   0737 D5 F0 FB           3384 	djnz	b,00126$
   073A FA                 3385 	mov	r2,a
   073B 90s00r00           3386 	mov	dptr,#_sq_thrs_ratio_gen_en
   073E E0                 3387 	movx	a,@dptr
   073F FB                 3388 	mov	r3,a
   0740 4A                 3389 	orl	a,r2
   0741 F0                 3390 	movx	@dptr,a
   0742                    3391 00112$:
                           3392 ;	../../shared/src/cmd_if.c:299: return 0;
   0742 75 82 00           3393 	mov	dpl,#0x00
   0745 D0*00              3394 	pop	_bp
   0747 22                 3395 	ret
                           3396 ;------------------------------------------------------------
                           3397 ;Allocation info for local variables in function 'cmd_tx_slew_rate'
                           3398 ;------------------------------------------------------------
                           3399 ;cmd_code                  Allocated to stack - offset -3
                           3400 ;gen                       Allocated to registers r2 
                           3401 ;------------------------------------------------------------
                           3402 ;	../../shared/src/cmd_if.c:302: uint8_t cmd_tx_slew_rate(uint8_t gen, uint8_t cmd_code) CMD_BANK {
                           3403 ;	-----------------------------------------
                           3404 ;	 function cmd_tx_slew_rate
                           3405 ;	-----------------------------------------
   0748                    3406 _cmd_tx_slew_rate:
   0748 C0*00              3407 	push	_bp
   074A 85 81*00           3408 	mov	_bp,sp
   074D AA 82              3409 	mov	r2,dpl
                           3410 ;	../../shared/src/cmd_if.c:304: if(gen==0x80) {//current ana
   074F BA 80 02           3411 	cjne	r2,#0x80,00118$
   0752 80 03              3412 	sjmp	00119$
   0754                    3413 00118$:
   0754 02s07rEE           3414 	ljmp	00110$
   0757                    3415 00119$:
                           3416 ;	../../shared/src/cmd_if.c:305: if(cmd_code==CMD_TX_SLEW_RATE_GET) {
   0757 E5*00              3417 	mov	a,_bp
   0759 24 FD              3418 	add	a,#0xfd
   075B F8                 3419 	mov	r0,a
   075C B6 07 2C           3420 	cjne	@r0,#0x07,00105$
                           3421 ;	../../shared/src/cmd_if.c:306: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = reg_SLEWCTRL0_LANE_1_0;
   075F 90 00 4C           3422 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_19
   0762 E0                 3423 	movx	a,@dptr
   0763 C4                 3424 	swap	a
   0764 54 03              3425 	anl	a,#0x03
   0766 FB                 3426 	mov	r3,a
   0767 90 60 24           3427 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   076A EB                 3428 	mov	a,r3
   076B F0                 3429 	movx	@dptr,a
                           3430 ;	../../shared/src/cmd_if.c:307: lnx_PHY_LOCAL_VALUE_LANE_31_0_b1 = reg_SLEWCTRL1_LANE_1_0;
   076C 90 00 4C           3431 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_19
   076F E0                 3432 	movx	a,@dptr
   0770 03                 3433 	rr	a
   0771 03                 3434 	rr	a
   0772 54 03              3435 	anl	a,#0x03
   0774 FB                 3436 	mov	r3,a
   0775 90 60 25           3437 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0001)
   0778 EB                 3438 	mov	a,r3
   0779 F0                 3439 	movx	@dptr,a
                           3440 ;	../../shared/src/cmd_if.c:308: lnx_PHY_LOCAL_VALUE_LANE_31_0_b2 = reg_SLEWRATE_EN_LANE_1_0;
   077A 90 00 4C           3441 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_19
   077D E0                 3442 	movx	a,@dptr
   077E 23                 3443 	rl	a
   077F 23                 3444 	rl	a
   0780 54 03              3445 	anl	a,#0x03
   0782 FB                 3446 	mov	r3,a
   0783 90 60 26           3447 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0002)
   0786 EB                 3448 	mov	a,r3
   0787 F0                 3449 	movx	@dptr,a
   0788 02s08rA5           3450 	ljmp	00111$
   078B                    3451 00105$:
                           3452 ;	../../shared/src/cmd_if.c:311: if(lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b2==1 || lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b2==2) return CMD_ST_INVALID_VALUE;
   078B 90 60 22           3453 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0002)
   078E E0                 3454 	movx	a,@dptr
   078F FB                 3455 	mov	r3,a
   0790 BB 01 02           3456 	cjne	r3,#0x01,00122$
   0793 80 08              3457 	sjmp	00101$
   0795                    3458 00122$:
   0795 90 60 22           3459 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0002)
   0798 E0                 3460 	movx	a,@dptr
   0799 FB                 3461 	mov	r3,a
   079A BB 02 06           3462 	cjne	r3,#0x02,00102$
   079D                    3463 00101$:
   079D 75 82 04           3464 	mov	dpl,#0x04
   07A0 02s08rA8           3465 	ljmp	00112$
   07A3                    3466 00102$:
                           3467 ;	../../shared/src/cmd_if.c:312: reg_SLEWCTRL0_LANE_1_0 = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0 & 0x3;
   07A3 90 60 20           3468 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   07A6 E0                 3469 	movx	a,@dptr
   07A7 FB                 3470 	mov	r3,a
   07A8 53 03 03           3471 	anl	ar3,#0x03
   07AB 90 00 4C           3472 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_19
   07AE EB                 3473 	mov	a,r3
   07AF C4                 3474 	swap	a
   07B0 54 30              3475 	anl	a,#(0xf0&0x30)
   07B2 F5 F0              3476 	mov	b,a
   07B4 E0                 3477 	movx	a,@dptr
   07B5 54 CF              3478 	anl	a,#0xcf
   07B7 45 F0              3479 	orl	a,b
   07B9 F0                 3480 	movx	@dptr,a
                           3481 ;	../../shared/src/cmd_if.c:313: reg_SLEWCTRL1_LANE_1_0 = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b1 & 0x3;
   07BA 90 60 21           3482 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0001)
   07BD E0                 3483 	movx	a,@dptr
   07BE FB                 3484 	mov	r3,a
   07BF 53 03 03           3485 	anl	ar3,#0x03
   07C2 90 00 4C           3486 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_19
   07C5 EB                 3487 	mov	a,r3
   07C6 2B                 3488 	add	a,r3
   07C7 25 E0              3489 	add	a,acc
   07C9 54 0C              3490 	anl	a,#0x0c
   07CB F5 F0              3491 	mov	b,a
   07CD E0                 3492 	movx	a,@dptr
   07CE 54 F3              3493 	anl	a,#0xf3
   07D0 45 F0              3494 	orl	a,b
   07D2 F0                 3495 	movx	@dptr,a
                           3496 ;	../../shared/src/cmd_if.c:314: reg_SLEWRATE_EN_LANE_1_0 = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b2 & 0x3;
   07D3 90 60 22           3497 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0002)
   07D6 E0                 3498 	movx	a,@dptr
   07D7 FB                 3499 	mov	r3,a
   07D8 53 03 03           3500 	anl	ar3,#0x03
   07DB 90 00 4C           3501 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_19
   07DE EB                 3502 	mov	a,r3
   07DF 03                 3503 	rr	a
   07E0 03                 3504 	rr	a
   07E1 54 C0              3505 	anl	a,#(0xc0&0xc0)
   07E3 F5 F0              3506 	mov	b,a
   07E5 E0                 3507 	movx	a,@dptr
   07E6 54 3F              3508 	anl	a,#0x3f
   07E8 45 F0              3509 	orl	a,b
   07EA F0                 3510 	movx	@dptr,a
   07EB 02s08rA5           3511 	ljmp	00111$
   07EE                    3512 00110$:
                           3513 ;	../../shared/src/cmd_if.c:319: if(cmd_code==CMD_TX_SLEW_RATE_SET) {
   07EE E5*00              3514 	mov	a,_bp
   07F0 24 FD              3515 	add	a,#0xfd
   07F2 F8                 3516 	mov	r0,a
   07F3 B6 06 5F           3517 	cjne	@r0,#0x06,00108$
                           3518 ;	../../shared/src/cmd_if.c:320: speedtable[gen][spdoft_slewctrl0_lane] = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0 & 0x03;
   07F6 EA                 3519 	mov	a,r2
   07F7 75 F0 50           3520 	mov	b,#0x50
   07FA A4                 3521 	mul	ab
   07FB FB                 3522 	mov	r3,a
   07FC AC F0              3523 	mov	r4,b
   07FE EB                 3524 	mov	a,r3
   07FF 24 04              3525 	add	a,#_speedtable
   0801 FD                 3526 	mov	r5,a
   0802 EC                 3527 	mov	a,r4
   0803 34 63              3528 	addc	a,#(_speedtable >> 8)
   0805 FE                 3529 	mov	r6,a
   0806 74 0E              3530 	mov	a,#0x0E
   0808 2D                 3531 	add	a,r5
   0809 FD                 3532 	mov	r5,a
   080A E4                 3533 	clr	a
   080B 3E                 3534 	addc	a,r6
   080C FE                 3535 	mov	r6,a
   080D 90 60 20           3536 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0810 E0                 3537 	movx	a,@dptr
   0811 FF                 3538 	mov	r7,a
   0812 53 07 03           3539 	anl	ar7,#0x03
   0815 8D 82              3540 	mov	dpl,r5
   0817 8E 83              3541 	mov	dph,r6
   0819 EF                 3542 	mov	a,r7
   081A F0                 3543 	movx	@dptr,a
                           3544 ;	../../shared/src/cmd_if.c:321: speedtable[gen][spdoft_slewctrl1_lane] = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b1 & 0x03;
   081B EB                 3545 	mov	a,r3
   081C 24 04              3546 	add	a,#_speedtable
   081E FD                 3547 	mov	r5,a
   081F EC                 3548 	mov	a,r4
   0820 34 63              3549 	addc	a,#(_speedtable >> 8)
   0822 FE                 3550 	mov	r6,a
   0823 74 0D              3551 	mov	a,#0x0D
   0825 2D                 3552 	add	a,r5
   0826 FD                 3553 	mov	r5,a
   0827 E4                 3554 	clr	a
   0828 3E                 3555 	addc	a,r6
   0829 FE                 3556 	mov	r6,a
   082A 90 60 21           3557 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0001)
   082D E0                 3558 	movx	a,@dptr
   082E FF                 3559 	mov	r7,a
   082F 53 07 03           3560 	anl	ar7,#0x03
   0832 8D 82              3561 	mov	dpl,r5
   0834 8E 83              3562 	mov	dph,r6
   0836 EF                 3563 	mov	a,r7
   0837 F0                 3564 	movx	@dptr,a
                           3565 ;	../../shared/src/cmd_if.c:322: speedtable[gen][spdoft_slewrate_en_lane] = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b2 & 0x3;
   0838 EB                 3566 	mov	a,r3
   0839 24 04              3567 	add	a,#_speedtable
   083B FB                 3568 	mov	r3,a
   083C EC                 3569 	mov	a,r4
   083D 34 63              3570 	addc	a,#(_speedtable >> 8)
   083F FC                 3571 	mov	r4,a
   0840 74 0C              3572 	mov	a,#0x0C
   0842 2B                 3573 	add	a,r3
   0843 FB                 3574 	mov	r3,a
   0844 E4                 3575 	clr	a
   0845 3C                 3576 	addc	a,r4
   0846 FC                 3577 	mov	r4,a
   0847 90 60 22           3578 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0002)
   084A E0                 3579 	movx	a,@dptr
   084B FD                 3580 	mov	r5,a
   084C 53 05 03           3581 	anl	ar5,#0x03
   084F 8B 82              3582 	mov	dpl,r3
   0851 8C 83              3583 	mov	dph,r4
   0853 ED                 3584 	mov	a,r5
   0854 F0                 3585 	movx	@dptr,a
   0855                    3586 00108$:
                           3587 ;	../../shared/src/cmd_if.c:324: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = speedtable[gen][spdoft_slewctrl0_lane];
   0855 EA                 3588 	mov	a,r2
   0856 75 F0 50           3589 	mov	b,#0x50
   0859 A4                 3590 	mul	ab
   085A FA                 3591 	mov	r2,a
   085B AB F0              3592 	mov	r3,b
   085D EA                 3593 	mov	a,r2
   085E 24 04              3594 	add	a,#_speedtable
   0860 FC                 3595 	mov	r4,a
   0861 EB                 3596 	mov	a,r3
   0862 34 63              3597 	addc	a,#(_speedtable >> 8)
   0864 FD                 3598 	mov	r5,a
   0865 74 0E              3599 	mov	a,#0x0E
   0867 2C                 3600 	add	a,r4
   0868 F5 82              3601 	mov	dpl,a
   086A E4                 3602 	clr	a
   086B 3D                 3603 	addc	a,r5
   086C F5 83              3604 	mov	dph,a
   086E E0                 3605 	movx	a,@dptr
   086F FC                 3606 	mov	r4,a
   0870 90 60 24           3607 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0873 EC                 3608 	mov	a,r4
   0874 F0                 3609 	movx	@dptr,a
                           3610 ;	../../shared/src/cmd_if.c:325: lnx_PHY_LOCAL_VALUE_LANE_31_0_b1 = speedtable[gen][spdoft_slewctrl1_lane];
   0875 EA                 3611 	mov	a,r2
   0876 24 04              3612 	add	a,#_speedtable
   0878 FC                 3613 	mov	r4,a
   0879 EB                 3614 	mov	a,r3
   087A 34 63              3615 	addc	a,#(_speedtable >> 8)
   087C FD                 3616 	mov	r5,a
   087D 74 0D              3617 	mov	a,#0x0D
   087F 2C                 3618 	add	a,r4
   0880 F5 82              3619 	mov	dpl,a
   0882 E4                 3620 	clr	a
   0883 3D                 3621 	addc	a,r5
   0884 F5 83              3622 	mov	dph,a
   0886 E0                 3623 	movx	a,@dptr
   0887 FC                 3624 	mov	r4,a
   0888 90 60 25           3625 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0001)
   088B EC                 3626 	mov	a,r4
   088C F0                 3627 	movx	@dptr,a
                           3628 ;	../../shared/src/cmd_if.c:326: lnx_PHY_LOCAL_VALUE_LANE_31_0_b2 = speedtable[gen][spdoft_slewrate_en_lane];
   088D EA                 3629 	mov	a,r2
   088E 24 04              3630 	add	a,#_speedtable
   0890 FA                 3631 	mov	r2,a
   0891 EB                 3632 	mov	a,r3
   0892 34 63              3633 	addc	a,#(_speedtable >> 8)
   0894 FB                 3634 	mov	r3,a
   0895 74 0C              3635 	mov	a,#0x0C
   0897 2A                 3636 	add	a,r2
   0898 F5 82              3637 	mov	dpl,a
   089A E4                 3638 	clr	a
   089B 3B                 3639 	addc	a,r3
   089C F5 83              3640 	mov	dph,a
   089E E0                 3641 	movx	a,@dptr
   089F FA                 3642 	mov	r2,a
   08A0 90 60 26           3643 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0002)
   08A3 EA                 3644 	mov	a,r2
   08A4 F0                 3645 	movx	@dptr,a
   08A5                    3646 00111$:
                           3647 ;	../../shared/src/cmd_if.c:328: return 0;
   08A5 75 82 00           3648 	mov	dpl,#0x00
   08A8                    3649 00112$:
   08A8 D0*00              3650 	pop	_bp
   08AA 22                 3651 	ret
                           3652 ;------------------------------------------------------------
                           3653 ;Allocation info for local variables in function 'cmd_bypass_ctle_train'
                           3654 ;------------------------------------------------------------
                           3655 ;cmd_code                  Allocated to registers r2 
                           3656 ;------------------------------------------------------------
                           3657 ;	../../shared/src/cmd_if.c:331: uint8_t cmd_bypass_ctle_train(uint8_t cmd_code) CMD_BANK {
                           3658 ;	-----------------------------------------
                           3659 ;	 function cmd_bypass_ctle_train
                           3660 ;	-----------------------------------------
   08AB                    3661 _cmd_bypass_ctle_train:
   08AB AA 82              3662 	mov	r2,dpl
                           3663 ;	../../shared/src/cmd_if.c:332: if(cmd_code==CMD_BYPASS_CTLE_TRAIN_GET) {
   08AD BA 01 0E           3664 	cjne	r2,#0x01,00102$
                           3665 ;	../../shared/src/cmd_if.c:333: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = lnx_BYPASS_CTLE_TRAIN_LANE;
   08B0 90 60 98           3666 	mov	dptr,#_DFE_CONTROL_10
   08B3 E0                 3667 	movx	a,@dptr
   08B4 23                 3668 	rl	a
   08B5 54 01              3669 	anl	a,#0x01
   08B7 FA                 3670 	mov	r2,a
   08B8 90 60 24           3671 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   08BB F0                 3672 	movx	@dptr,a
   08BC 80 0F              3673 	sjmp	00103$
   08BE                    3674 00102$:
                           3675 ;	../../shared/src/cmd_if.c:336: lnx_BYPASS_CTLE_TRAIN_LANE = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0 & 0x01;
   08BE 90 60 20           3676 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   08C1 E0                 3677 	movx	a,@dptr
   08C2 54 01              3678 	anl	a,#0x01
   08C4 FA                 3679 	mov	r2,a
   08C5 90 60 98           3680 	mov	dptr,#_DFE_CONTROL_10
   08C8 13                 3681 	rrc	a
   08C9 E0                 3682 	movx	a,@dptr
   08CA 92 E7              3683 	mov	acc.7,c
   08CC F0                 3684 	movx	@dptr,a
   08CD                    3685 00103$:
                           3686 ;	../../shared/src/cmd_if.c:338: return 0;
   08CD 75 82 00           3687 	mov	dpl,#0x00
   08D0 22                 3688 	ret
                           3689 ;------------------------------------------------------------
                           3690 ;Allocation info for local variables in function 'cmd_rx_cdr_bw'
                           3691 ;------------------------------------------------------------
                           3692 ;cmd_code                  Allocated to stack - offset -3
                           3693 ;gen                       Allocated to registers r2 
                           3694 ;------------------------------------------------------------
                           3695 ;	../../shared/src/cmd_if.c:341: uint8_t cmd_rx_cdr_bw(uint8_t gen, uint8_t cmd_code) CMD_BANK {
                           3696 ;	-----------------------------------------
                           3697 ;	 function cmd_rx_cdr_bw
                           3698 ;	-----------------------------------------
   08D1                    3699 _cmd_rx_cdr_bw:
   08D1 C0*00              3700 	push	_bp
   08D3 85 81*00           3701 	mov	_bp,sp
   08D6 AA 82              3702 	mov	r2,dpl
                           3703 ;	../../shared/src/cmd_if.c:343: if(gen==0x80) {//current ana
   08D8 BA 80 02           3704 	cjne	r2,#0x80,00114$
   08DB 80 03              3705 	sjmp	00115$
   08DD                    3706 00114$:
   08DD 02s09r84           3707 	ljmp	00107$
   08E0                    3708 00115$:
                           3709 ;	../../shared/src/cmd_if.c:344: if(cmd_code==CMD_RX_CDR_BW_GET) {
   08E0 E5*00              3710 	mov	a,_bp
   08E2 24 FD              3711 	add	a,#0xfd
   08E4 F8                 3712 	mov	r0,a
   08E5 B6 01 3A           3713 	cjne	@r0,#0x01,00102$
                           3714 ;	../../shared/src/cmd_if.c:345: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = reg_RX_SELMUFI_LANE_2_0|(reg_RX_SELMUFF_LANE_2_0<<4);
   08E8 90 21 65           3715 	mov	dptr,#(_DTL_REG1 + 0x0001)
   08EB E0                 3716 	movx	a,@dptr
   08EC 03                 3717 	rr	a
   08ED 03                 3718 	rr	a
   08EE 54 07              3719 	anl	a,#0x07
   08F0 FB                 3720 	mov	r3,a
   08F1 90 21 65           3721 	mov	dptr,#(_DTL_REG1 + 0x0001)
   08F4 E0                 3722 	movx	a,@dptr
   08F5 C4                 3723 	swap	a
   08F6 03                 3724 	rr	a
   08F7 54 07              3725 	anl	a,#0x07
   08F9 C4                 3726 	swap	a
   08FA 54 F0              3727 	anl	a,#0xf0
   08FC FC                 3728 	mov	r4,a
   08FD EB                 3729 	mov	a,r3
   08FE 42 04              3730 	orl	ar4,a
   0900 90 60 24           3731 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0903 EC                 3732 	mov	a,r4
   0904 F0                 3733 	movx	@dptr,a
                           3734 ;	../../shared/src/cmd_if.c:346: lnx_PHY_LOCAL_VALUE_LANE_31_0_b1 = reg_REG_SELMUPI_LANE_3_0|(reg_REG_SELMUPF_LANE_3_0<<4);
   0905 90 02 2C           3735 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_139
   0908 E0                 3736 	movx	a,@dptr
   0909 54 0F              3737 	anl	a,#0x0f
   090B FB                 3738 	mov	r3,a
   090C 90 02 30           3739 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_140
   090F E0                 3740 	movx	a,@dptr
   0910 C4                 3741 	swap	a
   0911 54 0F              3742 	anl	a,#0x0f
   0913 C4                 3743 	swap	a
   0914 54 F0              3744 	anl	a,#0xf0
   0916 FC                 3745 	mov	r4,a
   0917 EB                 3746 	mov	a,r3
   0918 42 04              3747 	orl	ar4,a
   091A 90 60 25           3748 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0001)
   091D EC                 3749 	mov	a,r4
   091E F0                 3750 	movx	@dptr,a
   091F 02s0Ar72           3751 	ljmp	00108$
   0922                    3752 00102$:
                           3753 ;	../../shared/src/cmd_if.c:349: reg_RX_SELMUFI_LANE_2_0 = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0 & 0x07;
   0922 90 60 20           3754 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0925 E0                 3755 	movx	a,@dptr
   0926 FB                 3756 	mov	r3,a
   0927 53 03 07           3757 	anl	ar3,#0x07
   092A 90 21 65           3758 	mov	dptr,#(_DTL_REG1 + 0x0001)
   092D EB                 3759 	mov	a,r3
   092E 2B                 3760 	add	a,r3
   092F 25 E0              3761 	add	a,acc
   0931 54 1C              3762 	anl	a,#0x1c
   0933 F5 F0              3763 	mov	b,a
   0935 E0                 3764 	movx	a,@dptr
   0936 54 E3              3765 	anl	a,#0xe3
   0938 45 F0              3766 	orl	a,b
   093A F0                 3767 	movx	@dptr,a
                           3768 ;	../../shared/src/cmd_if.c:350: reg_RX_SELMUFF_LANE_2_0 = (lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0 & 0x70)>>4;
   093B 90 60 20           3769 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   093E E0                 3770 	movx	a,@dptr
   093F 54 70              3771 	anl	a,#0x70
   0941 C4                 3772 	swap	a
   0942 54 0F              3773 	anl	a,#0x0f
   0944 90 21 65           3774 	mov	dptr,#(_DTL_REG1 + 0x0001)
   0947 C4                 3775 	swap	a
   0948 23                 3776 	rl	a
   0949 54 E0              3777 	anl	a,#(0xe0&0xe0)
   094B F5 F0              3778 	mov	b,a
   094D E0                 3779 	movx	a,@dptr
   094E 54 1F              3780 	anl	a,#0x1f
   0950 45 F0              3781 	orl	a,b
   0952 F0                 3782 	movx	@dptr,a
                           3783 ;	../../shared/src/cmd_if.c:351: reg_REG_SELMUPI_LANE_3_0 = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b1 & 0x0f;
   0953 90 60 21           3784 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0001)
   0956 E0                 3785 	movx	a,@dptr
   0957 FB                 3786 	mov	r3,a
   0958 53 03 0F           3787 	anl	ar3,#0x0F
   095B 90 02 2C           3788 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_139
   095E EB                 3789 	mov	a,r3
   095F 54 0F              3790 	anl	a,#0x0f
   0961 F5 F0              3791 	mov	b,a
   0963 E0                 3792 	movx	a,@dptr
   0964 54 F0              3793 	anl	a,#0xf0
   0966 45 F0              3794 	orl	a,b
   0968 F0                 3795 	movx	@dptr,a
                           3796 ;	../../shared/src/cmd_if.c:352: reg_REG_SELMUPF_LANE_3_0 = (lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b1 & 0xf0)>>4;
   0969 90 60 21           3797 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0001)
   096C E0                 3798 	movx	a,@dptr
   096D 54 F0              3799 	anl	a,#0xF0
   096F C4                 3800 	swap	a
   0970 54 0F              3801 	anl	a,#0x0f
   0972 FB                 3802 	mov	r3,a
   0973 90 02 30           3803 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_140
   0976 C4                 3804 	swap	a
   0977 54 F0              3805 	anl	a,#(0xf0&0xf0)
   0979 F5 F0              3806 	mov	b,a
   097B E0                 3807 	movx	a,@dptr
   097C 54 0F              3808 	anl	a,#0x0f
   097E 45 F0              3809 	orl	a,b
   0980 F0                 3810 	movx	@dptr,a
   0981 02s0Ar72           3811 	ljmp	00108$
   0984                    3812 00107$:
                           3813 ;	../../shared/src/cmd_if.c:356: if(cmd_code==CMD_RX_CDR_BW_SET) {
   0984 E5*00              3814 	mov	a,_bp
   0986 24 FD              3815 	add	a,#0xfd
   0988 F8                 3816 	mov	r0,a
   0989 E6                 3817 	mov	a,@r0
   098A 70 7C              3818 	jnz	00105$
                           3819 ;	../../shared/src/cmd_if.c:357: speedtable[gen][spdoft_rx_selmufi_lane] = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0 & 0x07;
   098C EA                 3820 	mov	a,r2
   098D 75 F0 50           3821 	mov	b,#0x50
   0990 A4                 3822 	mul	ab
   0991 FB                 3823 	mov	r3,a
   0992 AC F0              3824 	mov	r4,b
   0994 24 04              3825 	add	a,#_speedtable
   0996 FD                 3826 	mov	r5,a
   0997 EC                 3827 	mov	a,r4
   0998 34 63              3828 	addc	a,#(_speedtable >> 8)
   099A FE                 3829 	mov	r6,a
   099B 74 22              3830 	mov	a,#0x22
   099D 2D                 3831 	add	a,r5
   099E FD                 3832 	mov	r5,a
   099F E4                 3833 	clr	a
   09A0 3E                 3834 	addc	a,r6
   09A1 FE                 3835 	mov	r6,a
   09A2 90 60 20           3836 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   09A5 E0                 3837 	movx	a,@dptr
   09A6 FF                 3838 	mov	r7,a
   09A7 53 07 07           3839 	anl	ar7,#0x07
   09AA 8D 82              3840 	mov	dpl,r5
   09AC 8E 83              3841 	mov	dph,r6
   09AE EF                 3842 	mov	a,r7
   09AF F0                 3843 	movx	@dptr,a
                           3844 ;	../../shared/src/cmd_if.c:358: speedtable[gen][spdoft_rx_selmuff_lane] = (lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0 & 0x70)>>4;
   09B0 EB                 3845 	mov	a,r3
   09B1 24 04              3846 	add	a,#_speedtable
   09B3 FD                 3847 	mov	r5,a
   09B4 EC                 3848 	mov	a,r4
   09B5 34 63              3849 	addc	a,#(_speedtable >> 8)
   09B7 FE                 3850 	mov	r6,a
   09B8 74 23              3851 	mov	a,#0x23
   09BA 2D                 3852 	add	a,r5
   09BB FD                 3853 	mov	r5,a
   09BC E4                 3854 	clr	a
   09BD 3E                 3855 	addc	a,r6
   09BE FE                 3856 	mov	r6,a
   09BF 90 60 20           3857 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   09C2 E0                 3858 	movx	a,@dptr
   09C3 54 70              3859 	anl	a,#0x70
   09C5 C4                 3860 	swap	a
   09C6 54 0F              3861 	anl	a,#0x0f
   09C8 8D 82              3862 	mov	dpl,r5
   09CA 8E 83              3863 	mov	dph,r6
   09CC F0                 3864 	movx	@dptr,a
                           3865 ;	../../shared/src/cmd_if.c:359: speedtable[gen][spdoft_reg_selmupi_lane] = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b1 & 0x0f;
   09CD EB                 3866 	mov	a,r3
   09CE 24 04              3867 	add	a,#_speedtable
   09D0 FD                 3868 	mov	r5,a
   09D1 EC                 3869 	mov	a,r4
   09D2 34 63              3870 	addc	a,#(_speedtable >> 8)
   09D4 FE                 3871 	mov	r6,a
   09D5 74 24              3872 	mov	a,#0x24
   09D7 2D                 3873 	add	a,r5
   09D8 FD                 3874 	mov	r5,a
   09D9 E4                 3875 	clr	a
   09DA 3E                 3876 	addc	a,r6
   09DB FE                 3877 	mov	r6,a
   09DC 90 60 21           3878 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0001)
   09DF E0                 3879 	movx	a,@dptr
   09E0 FF                 3880 	mov	r7,a
   09E1 53 07 0F           3881 	anl	ar7,#0x0F
   09E4 8D 82              3882 	mov	dpl,r5
   09E6 8E 83              3883 	mov	dph,r6
   09E8 EF                 3884 	mov	a,r7
   09E9 F0                 3885 	movx	@dptr,a
                           3886 ;	../../shared/src/cmd_if.c:360: speedtable[gen][spdoft_reg_selmupf_lane] = (lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b1 & 0xf0)>>4;
   09EA EB                 3887 	mov	a,r3
   09EB 24 04              3888 	add	a,#_speedtable
   09ED FB                 3889 	mov	r3,a
   09EE EC                 3890 	mov	a,r4
   09EF 34 63              3891 	addc	a,#(_speedtable >> 8)
   09F1 FC                 3892 	mov	r4,a
   09F2 74 25              3893 	mov	a,#0x25
   09F4 2B                 3894 	add	a,r3
   09F5 FB                 3895 	mov	r3,a
   09F6 E4                 3896 	clr	a
   09F7 3C                 3897 	addc	a,r4
   09F8 FC                 3898 	mov	r4,a
   09F9 90 60 21           3899 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0001)
   09FC E0                 3900 	movx	a,@dptr
   09FD 54 F0              3901 	anl	a,#0xF0
   09FF C4                 3902 	swap	a
   0A00 54 0F              3903 	anl	a,#0x0f
   0A02 FD                 3904 	mov	r5,a
   0A03 8B 82              3905 	mov	dpl,r3
   0A05 8C 83              3906 	mov	dph,r4
   0A07 F0                 3907 	movx	@dptr,a
   0A08                    3908 00105$:
                           3909 ;	../../shared/src/cmd_if.c:362: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = speedtable[gen][spdoft_rx_selmufi_lane]|(speedtable[gen][spdoft_rx_selmuff_lane]<<4);
   0A08 EA                 3910 	mov	a,r2
   0A09 75 F0 50           3911 	mov	b,#0x50
   0A0C A4                 3912 	mul	ab
   0A0D FA                 3913 	mov	r2,a
   0A0E AB F0              3914 	mov	r3,b
   0A10 24 04              3915 	add	a,#_speedtable
   0A12 FC                 3916 	mov	r4,a
   0A13 EB                 3917 	mov	a,r3
   0A14 34 63              3918 	addc	a,#(_speedtable >> 8)
   0A16 FD                 3919 	mov	r5,a
   0A17 74 22              3920 	mov	a,#0x22
   0A19 2C                 3921 	add	a,r4
   0A1A FC                 3922 	mov	r4,a
   0A1B E4                 3923 	clr	a
   0A1C 3D                 3924 	addc	a,r5
   0A1D FD                 3925 	mov	r5,a
   0A1E EA                 3926 	mov	a,r2
   0A1F 24 04              3927 	add	a,#_speedtable
   0A21 FE                 3928 	mov	r6,a
   0A22 EB                 3929 	mov	a,r3
   0A23 34 63              3930 	addc	a,#(_speedtable >> 8)
   0A25 FF                 3931 	mov	r7,a
   0A26 74 23              3932 	mov	a,#0x23
   0A28 2E                 3933 	add	a,r6
   0A29 F5 82              3934 	mov	dpl,a
   0A2B E4                 3935 	clr	a
   0A2C 3F                 3936 	addc	a,r7
   0A2D F5 83              3937 	mov	dph,a
   0A2F E0                 3938 	movx	a,@dptr
   0A30 C4                 3939 	swap	a
   0A31 54 F0              3940 	anl	a,#0xf0
   0A33 FE                 3941 	mov	r6,a
   0A34 8C 82              3942 	mov	dpl,r4
   0A36 8D 83              3943 	mov	dph,r5
   0A38 E0                 3944 	movx	a,@dptr
   0A39 42 06              3945 	orl	ar6,a
   0A3B 90 60 24           3946 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0A3E EE                 3947 	mov	a,r6
   0A3F F0                 3948 	movx	@dptr,a
                           3949 ;	../../shared/src/cmd_if.c:363: lnx_PHY_LOCAL_VALUE_LANE_31_0_b1 = speedtable[gen][spdoft_reg_selmupi_lane]|(speedtable[gen][spdoft_reg_selmupf_lane]<<4);
   0A40 EA                 3950 	mov	a,r2
   0A41 24 04              3951 	add	a,#_speedtable
   0A43 FC                 3952 	mov	r4,a
   0A44 EB                 3953 	mov	a,r3
   0A45 34 63              3954 	addc	a,#(_speedtable >> 8)
   0A47 FD                 3955 	mov	r5,a
   0A48 74 24              3956 	mov	a,#0x24
   0A4A 2C                 3957 	add	a,r4
   0A4B FC                 3958 	mov	r4,a
   0A4C E4                 3959 	clr	a
   0A4D 3D                 3960 	addc	a,r5
   0A4E FD                 3961 	mov	r5,a
   0A4F EA                 3962 	mov	a,r2
   0A50 24 04              3963 	add	a,#_speedtable
   0A52 FA                 3964 	mov	r2,a
   0A53 EB                 3965 	mov	a,r3
   0A54 34 63              3966 	addc	a,#(_speedtable >> 8)
   0A56 FB                 3967 	mov	r3,a
   0A57 74 25              3968 	mov	a,#0x25
   0A59 2A                 3969 	add	a,r2
   0A5A F5 82              3970 	mov	dpl,a
   0A5C E4                 3971 	clr	a
   0A5D 3B                 3972 	addc	a,r3
   0A5E F5 83              3973 	mov	dph,a
   0A60 E0                 3974 	movx	a,@dptr
   0A61 C4                 3975 	swap	a
   0A62 54 F0              3976 	anl	a,#0xf0
   0A64 FA                 3977 	mov	r2,a
   0A65 8C 82              3978 	mov	dpl,r4
   0A67 8D 83              3979 	mov	dph,r5
   0A69 E0                 3980 	movx	a,@dptr
   0A6A FC                 3981 	mov	r4,a
   0A6B 42 02              3982 	orl	ar2,a
   0A6D 90 60 25           3983 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0001)
   0A70 EA                 3984 	mov	a,r2
   0A71 F0                 3985 	movx	@dptr,a
   0A72                    3986 00108$:
                           3987 ;	../../shared/src/cmd_if.c:365: return 0;
   0A72 75 82 00           3988 	mov	dpl,#0x00
   0A75 D0*00              3989 	pop	_bp
   0A77 22                 3990 	ret
                           3991 ;------------------------------------------------------------
                           3992 ;Allocation info for local variables in function 'cmd_tx_margin'
                           3993 ;------------------------------------------------------------
                           3994 ;cmd_code                  Allocated to registers r2 
                           3995 ;------------------------------------------------------------
                           3996 ;	../../shared/src/cmd_if.c:368: uint8_t cmd_tx_margin(uint8_t cmd_code) CMD_BANK {
                           3997 ;	-----------------------------------------
                           3998 ;	 function cmd_tx_margin
                           3999 ;	-----------------------------------------
   0A78                    4000 _cmd_tx_margin:
   0A78 AA 82              4001 	mov	r2,dpl
                           4002 ;	../../shared/src/cmd_if.c:370: if(phy_mode== PCIE) return CMD_ST_NA;
   0A7A 90 A3 16           4003 	mov	dptr,#(_SYSTEM + 0x0002)
   0A7D E0                 4004 	movx	a,@dptr
   0A7E 54 07              4005 	anl	a,#0x07
   0A80 FB                 4006 	mov	r3,a
   0A81 BB 03 04           4007 	cjne	r3,#0x03,00102$
   0A84 75 82 02           4008 	mov	dpl,#0x02
   0A87 22                 4009 	ret
   0A88                    4010 00102$:
                           4011 ;	../../shared/src/cmd_if.c:372: if (cmd_code==CMD_TX_MARGIN_SET) {
   0A88 BA 0A 16           4012 	cjne	r2,#0x0A,00104$
                           4013 ;	../../shared/src/cmd_if.c:373: reg_TX_MARGIN_V0_LANE_2_0 = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0&0x07;
   0A8B 90 60 20           4014 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0A8E E0                 4015 	movx	a,@dptr
   0A8F FA                 4016 	mov	r2,a
   0A90 53 02 07           4017 	anl	ar2,#0x07
   0A93 90 26 58           4018 	mov	dptr,#_TX_AMP_CTRL_REG0
   0A96 EA                 4019 	mov	a,r2
   0A97 54 07              4020 	anl	a,#0x07
   0A99 F5 F0              4021 	mov	b,a
   0A9B E0                 4022 	movx	a,@dptr
   0A9C 54 F8              4023 	anl	a,#0xf8
   0A9E 45 F0              4024 	orl	a,b
   0AA0 F0                 4025 	movx	@dptr,a
   0AA1                    4026 00104$:
                           4027 ;	../../shared/src/cmd_if.c:375: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = reg_TX_MARGIN_V0_LANE_2_0;
   0AA1 90 26 58           4028 	mov	dptr,#_TX_AMP_CTRL_REG0
   0AA4 E0                 4029 	movx	a,@dptr
   0AA5 54 07              4030 	anl	a,#0x07
   0AA7 FA                 4031 	mov	r2,a
   0AA8 90 60 24           4032 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0AAB EA                 4033 	mov	a,r2
   0AAC F0                 4034 	movx	@dptr,a
                           4035 ;	../../shared/src/cmd_if.c:377: return 0;
   0AAD 75 82 00           4036 	mov	dpl,#0x00
   0AB0 22                 4037 	ret
                           4038 ;------------------------------------------------------------
                           4039 ;Allocation info for local variables in function 'cmd_remote_tx_preset_index'
                           4040 ;------------------------------------------------------------
                           4041 ;cmd_code                  Allocated to registers r2 
                           4042 ;------------------------------------------------------------
                           4043 ;	../../shared/src/cmd_if.c:380: uint8_t cmd_remote_tx_preset_index(uint8_t cmd_code) CMD_BANK {
                           4044 ;	-----------------------------------------
                           4045 ;	 function cmd_remote_tx_preset_index
                           4046 ;	-----------------------------------------
   0AB1                    4047 _cmd_remote_tx_preset_index:
   0AB1 AA 82              4048 	mov	r2,dpl
                           4049 ;	../../shared/src/cmd_if.c:381: if(phy_mode==PCIE || phy_mode==USB) return CMD_ST_NA;	
   0AB3 90 A3 16           4050 	mov	dptr,#(_SYSTEM + 0x0002)
   0AB6 E0                 4051 	movx	a,@dptr
   0AB7 54 07              4052 	anl	a,#0x07
   0AB9 FB                 4053 	mov	r3,a
   0ABA BB 03 02           4054 	cjne	r3,#0x03,00114$
   0ABD 80 0A              4055 	sjmp	00101$
   0ABF                    4056 00114$:
   0ABF 90 A3 16           4057 	mov	dptr,#(_SYSTEM + 0x0002)
   0AC2 E0                 4058 	movx	a,@dptr
   0AC3 54 07              4059 	anl	a,#0x07
   0AC5 FB                 4060 	mov	r3,a
   0AC6 BB 05 04           4061 	cjne	r3,#0x05,00102$
   0AC9                    4062 00101$:
   0AC9 75 82 02           4063 	mov	dpl,#0x02
   0ACC 22                 4064 	ret
   0ACD                    4065 00102$:
                           4066 ;	../../shared/src/cmd_if.c:382: if( lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0 > 5 || lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0==0) return CMD_ST_INVALID_VALUE;
   0ACD 90 60 20           4067 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0AD0 E0                 4068 	movx	a,@dptr
   0AD1 FB                 4069 	mov	r3,a
   0AD2 74 05              4070 	mov	a,#0x05
   0AD4 B5 03 00           4071 	cjne	a,ar3,00117$
   0AD7                    4072 00117$:
   0AD7 40 06              4073 	jc	00104$
   0AD9 90 60 20           4074 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0ADC E0                 4075 	movx	a,@dptr
   0ADD 70 04              4076 	jnz	00105$
   0ADF                    4077 00104$:
   0ADF 75 82 04           4078 	mov	dpl,#0x04
   0AE2 22                 4079 	ret
   0AE3                    4080 00105$:
                           4081 ;	../../shared/src/cmd_if.c:384: if(cmd_code==CMD_TX_REMOTE_PRESET_INX_SET) {
   0AE3 EA                 4082 	mov	a,r2
   0AE4 70 09              4083 	jnz	00108$
                           4084 ;	../../shared/src/cmd_if.c:385: lnx_spdoft_tx_preset_index_lane = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0;
   0AE6 90 60 20           4085 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0AE9 E0                 4086 	movx	a,@dptr
   0AEA FA                 4087 	mov	r2,a
   0AEB 90 66 66           4088 	mov	dptr,#_lnx_spdoft_tx_preset_index_lane
   0AEE F0                 4089 	movx	@dptr,a
   0AEF                    4090 00108$:
                           4091 ;	../../shared/src/cmd_if.c:387: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = lnx_spdoft_tx_preset_index_lane;
   0AEF 90 66 66           4092 	mov	dptr,#_lnx_spdoft_tx_preset_index_lane
   0AF2 E0                 4093 	movx	a,@dptr
   0AF3 FA                 4094 	mov	r2,a
   0AF4 90 60 24           4095 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0AF7 EA                 4096 	mov	a,r2
   0AF8 F0                 4097 	movx	@dptr,a
                           4098 ;	../../shared/src/cmd_if.c:388: return 0;	
   0AF9 75 82 00           4099 	mov	dpl,#0x00
   0AFC 22                 4100 	ret
                           4101 ;------------------------------------------------------------
                           4102 ;Allocation info for local variables in function 'cmd_tx_preset'
                           4103 ;------------------------------------------------------------
                           4104 ;cmd_code                  Allocated to registers r2 
                           4105 ;inx                       Allocated to registers r3 
                           4106 ;------------------------------------------------------------
                           4107 ;	../../shared/src/cmd_if.c:419: uint8_t cmd_tx_preset(uint8_t cmd_code) CMD_BANK {
                           4108 ;	-----------------------------------------
                           4109 ;	 function cmd_tx_preset
                           4110 ;	-----------------------------------------
   0AFD                    4111 _cmd_tx_preset:
   0AFD AA 82              4112 	mov	r2,dpl
                           4113 ;	../../shared/src/cmd_if.c:424: if(phy_mode==PCIE || phy_mode==USB) {
   0AFF 90 A3 16           4114 	mov	dptr,#(_SYSTEM + 0x0002)
   0B02 E0                 4115 	movx	a,@dptr
   0B03 54 07              4116 	anl	a,#0x07
   0B05 FB                 4117 	mov	r3,a
   0B06 BB 03 02           4118 	cjne	r3,#0x03,00114$
   0B09 80 0A              4119 	sjmp	00101$
   0B0B                    4120 00114$:
   0B0B 90 A3 16           4121 	mov	dptr,#(_SYSTEM + 0x0002)
   0B0E E0                 4122 	movx	a,@dptr
   0B0F 54 07              4123 	anl	a,#0x07
   0B11 FB                 4124 	mov	r3,a
   0B12 BB 05 04           4125 	cjne	r3,#0x05,00102$
   0B15                    4126 00101$:
                           4127 ;	../../shared/src/cmd_if.c:425: return CMD_ST_INVALID_CMD;
   0B15 75 82 01           4128 	mov	dpl,#0x01
   0B18 22                 4129 	ret
   0B19                    4130 00102$:
                           4131 ;	../../shared/src/cmd_if.c:428: inx = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b2 & 0x0f;
   0B19 90 60 22           4132 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0002)
   0B1C E0                 4133 	movx	a,@dptr
   0B1D FB                 4134 	mov	r3,a
   0B1E 53 03 0F           4135 	anl	ar3,#0x0F
                           4136 ;	../../shared/src/cmd_if.c:429: if( inx > 5 || inx==0) return CMD_ST_INVALID_VALUE;
   0B21 74 05              4137 	mov	a,#0x05
   0B23 B5 03 00           4138 	cjne	a,ar3,00117$
   0B26                    4139 00117$:
   0B26 40 03              4140 	jc	00104$
   0B28 EB                 4141 	mov	a,r3
   0B29 70 04              4142 	jnz	00105$
   0B2B                    4143 00104$:
   0B2B 75 82 04           4144 	mov	dpl,#0x04
   0B2E 22                 4145 	ret
   0B2F                    4146 00105$:
                           4147 ;	../../shared/src/cmd_if.c:431: if(cmd_code==CMD_TX_PRESET_SET) {
   0B2F BA 02 2D           4148 	cjne	r2,#0x02,00108$
                           4149 ;	../../shared/src/cmd_if.c:432: local_tx_preset_tb[inx][1] = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b1;
   0B32 EB                 4150 	mov	a,r3
   0B33 2B                 4151 	add	a,r3
   0B34 FA                 4152 	mov	r2,a
   0B35 24 B0              4153 	add	a,#_local_tx_preset_tb
   0B37 FC                 4154 	mov	r4,a
   0B38 E4                 4155 	clr	a
   0B39 34 E6              4156 	addc	a,#(_local_tx_preset_tb >> 8)
   0B3B FD                 4157 	mov	r5,a
   0B3C 0C                 4158 	inc	r4
   0B3D BC 00 01           4159 	cjne	r4,#0x00,00122$
   0B40 0D                 4160 	inc	r5
   0B41                    4161 00122$:
   0B41 90 60 21           4162 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0001)
   0B44 E0                 4163 	movx	a,@dptr
   0B45 FE                 4164 	mov	r6,a
   0B46 8C 82              4165 	mov	dpl,r4
   0B48 8D 83              4166 	mov	dph,r5
   0B4A EE                 4167 	mov	a,r6
   0B4B F0                 4168 	movx	@dptr,a
                           4169 ;	../../shared/src/cmd_if.c:433: local_tx_preset_tb[inx][0] = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0;
   0B4C EA                 4170 	mov	a,r2
   0B4D 24 B0              4171 	add	a,#_local_tx_preset_tb
   0B4F FA                 4172 	mov	r2,a
   0B50 E4                 4173 	clr	a
   0B51 34 E6              4174 	addc	a,#(_local_tx_preset_tb >> 8)
   0B53 FC                 4175 	mov	r4,a
   0B54 90 60 20           4176 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0B57 E0                 4177 	movx	a,@dptr
   0B58 FD                 4178 	mov	r5,a
   0B59 8A 82              4179 	mov	dpl,r2
   0B5B 8C 83              4180 	mov	dph,r4
   0B5D ED                 4181 	mov	a,r5
   0B5E F0                 4182 	movx	@dptr,a
   0B5F                    4183 00108$:
                           4184 ;	../../shared/src/cmd_if.c:436: lnx_PHY_LOCAL_VALUE_LANE_31_0_b2 = inx;
   0B5F 90 60 26           4185 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0002)
   0B62 EB                 4186 	mov	a,r3
   0B63 F0                 4187 	movx	@dptr,a
                           4188 ;	../../shared/src/cmd_if.c:437: lnx_PHY_LOCAL_VALUE_LANE_31_0_b1 = local_tx_preset_tb[inx][1];
   0B64 EB                 4189 	mov	a,r3
   0B65 2B                 4190 	add	a,r3
   0B66 FB                 4191 	mov	r3,a
   0B67 24 B0              4192 	add	a,#_local_tx_preset_tb
   0B69 FA                 4193 	mov	r2,a
   0B6A E4                 4194 	clr	a
   0B6B 34 E6              4195 	addc	a,#(_local_tx_preset_tb >> 8)
   0B6D FC                 4196 	mov	r4,a
   0B6E 8A 82              4197 	mov	dpl,r2
   0B70 8C 83              4198 	mov	dph,r4
   0B72 A3                 4199 	inc	dptr
   0B73 E0                 4200 	movx	a,@dptr
   0B74 FA                 4201 	mov	r2,a
   0B75 90 60 25           4202 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0001)
   0B78 EA                 4203 	mov	a,r2
   0B79 F0                 4204 	movx	@dptr,a
                           4205 ;	../../shared/src/cmd_if.c:438: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = local_tx_preset_tb[inx][0];
   0B7A EB                 4206 	mov	a,r3
   0B7B 24 B0              4207 	add	a,#_local_tx_preset_tb
   0B7D F5 82              4208 	mov	dpl,a
   0B7F E4                 4209 	clr	a
   0B80 34 E6              4210 	addc	a,#(_local_tx_preset_tb >> 8)
   0B82 F5 83              4211 	mov	dph,a
   0B84 E0                 4212 	movx	a,@dptr
   0B85 FA                 4213 	mov	r2,a
   0B86 90 60 24           4214 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0B89 EA                 4215 	mov	a,r2
   0B8A F0                 4216 	movx	@dptr,a
                           4217 ;	../../shared/src/cmd_if.c:440: return 0;
   0B8B 75 82 00           4218 	mov	dpl,#0x00
   0B8E 22                 4219 	ret
                           4220 ;------------------------------------------------------------
                           4221 ;Allocation info for local variables in function 'cmd_local_tx_preset_index'
                           4222 ;------------------------------------------------------------
                           4223 ;cmd_code                  Allocated to registers r2 
                           4224 ;------------------------------------------------------------
                           4225 ;	../../shared/src/cmd_if.c:443: uint8_t cmd_local_tx_preset_index(uint8_t cmd_code) CMD_BANK {
                           4226 ;	-----------------------------------------
                           4227 ;	 function cmd_local_tx_preset_index
                           4228 ;	-----------------------------------------
   0B8F                    4229 _cmd_local_tx_preset_index:
   0B8F AA 82              4230 	mov	r2,dpl
                           4231 ;	../../shared/src/cmd_if.c:444: if(phy_mode==PCIE || phy_mode==USB) return CMD_ST_NA;
   0B91 90 A3 16           4232 	mov	dptr,#(_SYSTEM + 0x0002)
   0B94 E0                 4233 	movx	a,@dptr
   0B95 54 07              4234 	anl	a,#0x07
   0B97 FB                 4235 	mov	r3,a
   0B98 BB 03 02           4236 	cjne	r3,#0x03,00114$
   0B9B 80 0A              4237 	sjmp	00101$
   0B9D                    4238 00114$:
   0B9D 90 A3 16           4239 	mov	dptr,#(_SYSTEM + 0x0002)
   0BA0 E0                 4240 	movx	a,@dptr
   0BA1 54 07              4241 	anl	a,#0x07
   0BA3 FB                 4242 	mov	r3,a
   0BA4 BB 05 04           4243 	cjne	r3,#0x05,00102$
   0BA7                    4244 00101$:
   0BA7 75 82 02           4245 	mov	dpl,#0x02
   0BAA 22                 4246 	ret
   0BAB                    4247 00102$:
                           4248 ;	../../shared/src/cmd_if.c:445: if( lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0 > 5 || lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0==0) return CMD_ST_INVALID_VALUE;
   0BAB 90 60 20           4249 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0BAE E0                 4250 	movx	a,@dptr
   0BAF FB                 4251 	mov	r3,a
   0BB0 74 05              4252 	mov	a,#0x05
   0BB2 B5 03 00           4253 	cjne	a,ar3,00117$
   0BB5                    4254 00117$:
   0BB5 40 06              4255 	jc	00104$
   0BB7 90 60 20           4256 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0BBA E0                 4257 	movx	a,@dptr
   0BBB 70 04              4258 	jnz	00105$
   0BBD                    4259 00104$:
   0BBD 75 82 04           4260 	mov	dpl,#0x04
   0BC0 22                 4261 	ret
   0BC1                    4262 00105$:
                           4263 ;	../../shared/src/cmd_if.c:447: if(cmd_code==CMD_TX_LOCAL_PRESET_INX_SET) {
   0BC1 BA 04 12           4264 	cjne	r2,#0x04,00108$
                           4265 ;	../../shared/src/cmd_if.c:448: cmx_LOCAL_TX_PRESET_INDEX_3_0 = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0;
   0BC4 90 60 20           4266 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0BC7 E0                 4267 	movx	a,@dptr
   0BC8 FA                 4268 	mov	r2,a
   0BC9 90 E6 2B           4269 	mov	dptr,#(_TRAIN_IF_CONFIG + 0x0003)
   0BCC 54 0F              4270 	anl	a,#0x0f
   0BCE F5 F0              4271 	mov	b,a
   0BD0 E0                 4272 	movx	a,@dptr
   0BD1 54 F0              4273 	anl	a,#0xf0
   0BD3 45 F0              4274 	orl	a,b
   0BD5 F0                 4275 	movx	@dptr,a
   0BD6                    4276 00108$:
                           4277 ;	../../shared/src/cmd_if.c:450: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = cmx_LOCAL_TX_PRESET_INDEX_3_0;
   0BD6 90 E6 2B           4278 	mov	dptr,#(_TRAIN_IF_CONFIG + 0x0003)
   0BD9 E0                 4279 	movx	a,@dptr
   0BDA 54 0F              4280 	anl	a,#0x0f
   0BDC 90 60 24           4281 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0BDF F0                 4282 	movx	@dptr,a
                           4283 ;	../../shared/src/cmd_if.c:451: return 0;
   0BE0 75 82 00           4284 	mov	dpl,#0x00
   0BE3 22                 4285 	ret
                           4286 ;------------------------------------------------------------
                           4287 ;Allocation info for local variables in function 'cmd_ssc'
                           4288 ;------------------------------------------------------------
                           4289 ;cmd_code                  Allocated to stack - offset -3
                           4290 ;gen                       Allocated to registers r2 
                           4291 ;------------------------------------------------------------
                           4292 ;	../../shared/src/cmd_if.c:455: uint8_t cmd_ssc(uint8_t gen,  uint8_t cmd_code) CMD_BANK {
                           4293 ;	-----------------------------------------
                           4294 ;	 function cmd_ssc
                           4295 ;	-----------------------------------------
   0BE4                    4296 _cmd_ssc:
   0BE4 C0*00              4297 	push	_bp
   0BE6 85 81*00           4298 	mov	_bp,sp
   0BE9 AA 82              4299 	mov	r2,dpl
                           4300 ;	../../shared/src/cmd_if.c:457: if(gen==0x80) { //current ana
   0BEB BA 80 02           4301 	cjne	r2,#0x80,00126$
   0BEE 80 03              4302 	sjmp	00127$
   0BF0                    4303 00126$:
   0BF0 02s0CrAA           4304 	ljmp	00116$
   0BF3                    4305 00127$:
                           4306 ;	../../shared/src/cmd_if.c:459: if(cmd_code==CMD_TX_SSC_GET) {
   0BF3 E5*00              4307 	mov	a,_bp
   0BF5 24 FD              4308 	add	a,#0xfd
   0BF7 F8                 4309 	mov	r0,a
   0BF8 B6 09 45           4310 	cjne	@r0,#0x09,00111$
                           4311 ;	../../shared/src/cmd_if.c:460: lnx_PHY_LOCAL_VALUE_LANE_31_0_b2 = reg_SSC_EN_LANE;
   0BFB 90 20 0C           4312 	mov	dptr,#_INPUT_TX_PIN_REG1_LANE
   0BFE E0                 4313 	movx	a,@dptr
   0BFF 03                 4314 	rr	a
   0C00 03                 4315 	rr	a
   0C01 54 01              4316 	anl	a,#0x01
   0C03 FB                 4317 	mov	r3,a
   0C04 90 60 26           4318 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0002)
   0C07 F0                 4319 	movx	@dptr,a
                           4320 ;	../../shared/src/cmd_if.c:461: if(use_ring_pll) {
   0C08 30*00 1B           4321 	jnb	_use_ring_pll,00102$
                           4322 ;	../../shared/src/cmd_if.c:466: lnx_PHY_LOCAL_VALUE_LANE_31_0_b1 = reg_SSC_DSPREAD_TX_RING;
   0C0B 90 A0 13           4323 	mov	dptr,#(_DTX_REG2 + 0x0003)
   0C0E E0                 4324 	movx	a,@dptr
   0C0F 23                 4325 	rl	a
   0C10 23                 4326 	rl	a
   0C11 54 01              4327 	anl	a,#0x01
   0C13 90 60 25           4328 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0001)
   0C16 F0                 4329 	movx	@dptr,a
                           4330 ;	../../shared/src/cmd_if.c:467: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = reg_SSC_AMP_RING_6_0;
   0C17 90 A0 1B           4331 	mov	dptr,#(_DTX_REG4 + 0x0003)
   0C1A E0                 4332 	movx	a,@dptr
   0C1B 03                 4333 	rr	a
   0C1C 54 7F              4334 	anl	a,#0x7f
   0C1E FB                 4335 	mov	r3,a
   0C1F 90 60 24           4336 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0C22 F0                 4337 	movx	@dptr,a
   0C23 02s0Dr64           4338 	ljmp	00117$
   0C26                    4339 00102$:
                           4340 ;	../../shared/src/cmd_if.c:471: lnx_PHY_LOCAL_VALUE_LANE_31_0_b1 = reg_SSC_DSPREAD_TX;
   0C26 90 A0 0B           4341 	mov	dptr,#(_DTX_REG0 + 0x0003)
   0C29 E0                 4342 	movx	a,@dptr
   0C2A 23                 4343 	rl	a
   0C2B 23                 4344 	rl	a
   0C2C 54 01              4345 	anl	a,#0x01
   0C2E 90 60 25           4346 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0001)
   0C31 F0                 4347 	movx	@dptr,a
                           4348 ;	../../shared/src/cmd_if.c:472: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = reg_SSC_AMP_6_0;
   0C32 90 A0 12           4349 	mov	dptr,#(_DTX_REG2 + 0x0002)
   0C35 E0                 4350 	movx	a,@dptr
   0C36 54 7F              4351 	anl	a,#0x7f
   0C38 FB                 4352 	mov	r3,a
   0C39 90 60 24           4353 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0C3C F0                 4354 	movx	@dptr,a
   0C3D 02s0Dr64           4355 	ljmp	00117$
   0C40                    4356 00111$:
                           4357 ;	../../shared/src/cmd_if.c:476: reg_SSC_EN_FM_REG_LANE = 1;
   0C40 90 20 0C           4358 	mov	dptr,#_INPUT_TX_PIN_REG1_LANE
   0C43 E0                 4359 	movx	a,@dptr
   0C44 44 02              4360 	orl	a,#0x02
   0C46 F0                 4361 	movx	@dptr,a
                           4362 ;	../../shared/src/cmd_if.c:477: if(lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b2&0x01) {
   0C47 90 60 22           4363 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0002)
   0C4A E0                 4364 	movx	a,@dptr
   0C4B FB                 4365 	mov	r3,a
   0C4C 30 E0 09           4366 	jnb	acc.0,00105$
                           4367 ;	../../shared/src/cmd_if.c:478: reg_SSC_EN_LANE = 1;
   0C4F 90 20 0C           4368 	mov	dptr,#_INPUT_TX_PIN_REG1_LANE
   0C52 E0                 4369 	movx	a,@dptr
   0C53 44 04              4370 	orl	a,#0x04
   0C55 F0                 4371 	movx	@dptr,a
   0C56 80 07              4372 	sjmp	00106$
   0C58                    4373 00105$:
                           4374 ;	../../shared/src/cmd_if.c:481: reg_SSC_EN_LANE = 0;
   0C58 90 20 0C           4375 	mov	dptr,#_INPUT_TX_PIN_REG1_LANE
   0C5B E0                 4376 	movx	a,@dptr
   0C5C 54 FB              4377 	anl	a,#0xfb
   0C5E F0                 4378 	movx	@dptr,a
   0C5F                    4379 00106$:
                           4380 ;	../../shared/src/cmd_if.c:484: if(use_ring_pll) {
   0C5F 30*00 25           4381 	jnb	_use_ring_pll,00108$
                           4382 ;	../../shared/src/cmd_if.c:489: reg_SSC_DSPREAD_TX_RING	=  lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b1&0x01;
   0C62 90 60 21           4383 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0001)
   0C65 E0                 4384 	movx	a,@dptr
   0C66 54 01              4385 	anl	a,#0x01
   0C68 90 A0 13           4386 	mov	dptr,#(_DTX_REG2 + 0x0003)
   0C6B 13                 4387 	rrc	a
   0C6C E0                 4388 	movx	a,@dptr
   0C6D 92 E6              4389 	mov	acc.6,c
   0C6F F0                 4390 	movx	@dptr,a
                           4391 ;	../../shared/src/cmd_if.c:490: reg_SSC_AMP_RING_6_0 =  lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0;
   0C70 90 60 20           4392 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0C73 E0                 4393 	movx	a,@dptr
   0C74 FB                 4394 	mov	r3,a
   0C75 90 A0 1B           4395 	mov	dptr,#(_DTX_REG4 + 0x0003)
   0C78 25 E0              4396 	add	a,acc
   0C7A 54 FE              4397 	anl	a,#0xfe
   0C7C F5 F0              4398 	mov	b,a
   0C7E E0                 4399 	movx	a,@dptr
   0C7F 54 01              4400 	anl	a,#0x01
   0C81 45 F0              4401 	orl	a,b
   0C83 F0                 4402 	movx	@dptr,a
   0C84 02s0Dr64           4403 	ljmp	00117$
   0C87                    4404 00108$:
                           4405 ;	../../shared/src/cmd_if.c:494: reg_SSC_DSPREAD_TX = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b1&0x01;
   0C87 90 60 21           4406 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0001)
   0C8A E0                 4407 	movx	a,@dptr
   0C8B 54 01              4408 	anl	a,#0x01
   0C8D 90 A0 0B           4409 	mov	dptr,#(_DTX_REG0 + 0x0003)
   0C90 13                 4410 	rrc	a
   0C91 E0                 4411 	movx	a,@dptr
   0C92 92 E6              4412 	mov	acc.6,c
   0C94 F0                 4413 	movx	@dptr,a
                           4414 ;	../../shared/src/cmd_if.c:495: reg_SSC_AMP_6_0	= lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0;
   0C95 90 60 20           4415 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0C98 E0                 4416 	movx	a,@dptr
   0C99 FB                 4417 	mov	r3,a
   0C9A 90 A0 12           4418 	mov	dptr,#(_DTX_REG2 + 0x0002)
   0C9D 54 7F              4419 	anl	a,#0x7f
   0C9F F5 F0              4420 	mov	b,a
   0CA1 E0                 4421 	movx	a,@dptr
   0CA2 54 80              4422 	anl	a,#0x80
   0CA4 45 F0              4423 	orl	a,b
   0CA6 F0                 4424 	movx	@dptr,a
   0CA7 02s0Dr64           4425 	ljmp	00117$
   0CAA                    4426 00116$:
                           4427 ;	../../shared/src/cmd_if.c:500: if(cmd_code==CMD_TX_SSC_SET) {
   0CAA E5*00              4428 	mov	a,_bp
   0CAC 24 FD              4429 	add	a,#0xfd
   0CAE F8                 4430 	mov	r0,a
   0CAF B6 08 6E           4431 	cjne	@r0,#0x08,00114$
                           4432 ;	../../shared/src/cmd_if.c:501: cmx_TX_SSC_CTRL_SEL = 1; //1:cmd_if, 0:reg/pin
   0CB2 90 E6 13           4433 	mov	dptr,#(_CONTROL_CONFIG3 + 0x0003)
   0CB5 E0                 4434 	movx	a,@dptr
   0CB6 44 10              4435 	orl	a,#0x10
   0CB8 F0                 4436 	movx	@dptr,a
                           4437 ;	../../shared/src/cmd_if.c:502: train_save_tb[gen].ssc_en = ((lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b2&0x01)==0x01);
   0CB9 EA                 4438 	mov	a,r2
   0CBA 2A                 4439 	add	a,r2
   0CBB 25 E0              4440 	add	a,acc
   0CBD FB                 4441 	mov	r3,a
   0CBE 24 98              4442 	add	a,#_train_save_tb
   0CC0 FC                 4443 	mov	r4,a
   0CC1 E4                 4444 	clr	a
   0CC2 34 E6              4445 	addc	a,#(_train_save_tb >> 8)
   0CC4 FD                 4446 	mov	r5,a
   0CC5 90 60 22           4447 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0002)
   0CC8 E0                 4448 	movx	a,@dptr
   0CC9 FE                 4449 	mov	r6,a
   0CCA 53 06 01           4450 	anl	ar6,#0x01
   0CCD BE 01 03           4451 	cjne	r6,#0x01,00135$
   0CD0 D3                 4452 	setb	c
   0CD1 80 01              4453 	sjmp	00136$
   0CD3                    4454 00135$:
   0CD3 C3                 4455 	clr	c
   0CD4                    4456 00136$:
   0CD4 92*00              4457 	mov  b0,c
   0CD6 E4                 4458 	clr	a
   0CD7 33                 4459 	rlc	a
   0CD8 8C 82              4460 	mov	dpl,r4
   0CDA 8D 83              4461 	mov	dph,r5
   0CDC 13                 4462 	rrc	a
   0CDD E0                 4463 	movx	a,@dptr
   0CDE 92 E0              4464 	mov	acc.0,c
   0CE0 F0                 4465 	movx	@dptr,a
                           4466 ;	../../shared/src/cmd_if.c:503: tx_tb[gen].ssc_amp = 	lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b0;
   0CE1 EB                 4467 	mov	a,r3
   0CE2 24 84              4468 	add	a,#_tx_tb
   0CE4 FC                 4469 	mov	r4,a
   0CE5 E4                 4470 	clr	a
   0CE6 34 E6              4471 	addc	a,#(_tx_tb >> 8)
   0CE8 FD                 4472 	mov	r5,a
   0CE9 74 03              4473 	mov	a,#0x03
   0CEB 2C                 4474 	add	a,r4
   0CEC FC                 4475 	mov	r4,a
   0CED E4                 4476 	clr	a
   0CEE 3D                 4477 	addc	a,r5
   0CEF FD                 4478 	mov	r5,a
   0CF0 90 60 20           4479 	mov	dptr,#_PHY_REMOTE_CTRL_VALUE_LANE
   0CF3 E0                 4480 	movx	a,@dptr
   0CF4 FE                 4481 	mov	r6,a
   0CF5 8C 82              4482 	mov	dpl,r4
   0CF7 8D 83              4483 	mov	dph,r5
   0CF9 54 7F              4484 	anl	a,#0x7f
   0CFB F5 F0              4485 	mov	b,a
   0CFD E0                 4486 	movx	a,@dptr
   0CFE 54 80              4487 	anl	a,#0x80
   0D00 45 F0              4488 	orl	a,b
   0D02 F0                 4489 	movx	@dptr,a
                           4490 ;	../../shared/src/cmd_if.c:504: tx_tb[gen].ssc_dspread = lnx_PHY_REMOTE_CTRL_VALUE_LANE_31_0_b1;
   0D03 EB                 4491 	mov	a,r3
   0D04 24 84              4492 	add	a,#_tx_tb
   0D06 FB                 4493 	mov	r3,a
   0D07 E4                 4494 	clr	a
   0D08 34 E6              4495 	addc	a,#(_tx_tb >> 8)
   0D0A FC                 4496 	mov	r4,a
   0D0B 74 03              4497 	mov	a,#0x03
   0D0D 2B                 4498 	add	a,r3
   0D0E FB                 4499 	mov	r3,a
   0D0F E4                 4500 	clr	a
   0D10 3C                 4501 	addc	a,r4
   0D11 FC                 4502 	mov	r4,a
   0D12 90 60 21           4503 	mov	dptr,#(_PHY_REMOTE_CTRL_VALUE_LANE + 0x0001)
   0D15 E0                 4504 	movx	a,@dptr
   0D16 FD                 4505 	mov	r5,a
   0D17 8B 82              4506 	mov	dpl,r3
   0D19 8C 83              4507 	mov	dph,r4
   0D1B 13                 4508 	rrc	a
   0D1C E0                 4509 	movx	a,@dptr
   0D1D 92 E7              4510 	mov	acc.7,c
   0D1F F0                 4511 	movx	@dptr,a
   0D20                    4512 00114$:
                           4513 ;	../../shared/src/cmd_if.c:506: lnx_PHY_LOCAL_VALUE_LANE_31_0_b0 = tx_tb[gen].ssc_amp;
   0D20 EA                 4514 	mov	a,r2
   0D21 2A                 4515 	add	a,r2
   0D22 25 E0              4516 	add	a,acc
   0D24 FA                 4517 	mov	r2,a
   0D25 24 84              4518 	add	a,#_tx_tb
   0D27 FB                 4519 	mov	r3,a
   0D28 E4                 4520 	clr	a
   0D29 34 E6              4521 	addc	a,#(_tx_tb >> 8)
   0D2B FC                 4522 	mov	r4,a
   0D2C 8B 82              4523 	mov	dpl,r3
   0D2E 8C 83              4524 	mov	dph,r4
   0D30 A3                 4525 	inc	dptr
   0D31 A3                 4526 	inc	dptr
   0D32 A3                 4527 	inc	dptr
   0D33 E0                 4528 	movx	a,@dptr
   0D34 54 7F              4529 	anl	a,#0x7f
   0D36 90 60 24           4530 	mov	dptr,#_PHY_LOCAL_VALUE_LANE
   0D39 F0                 4531 	movx	@dptr,a
                           4532 ;	../../shared/src/cmd_if.c:507: lnx_PHY_LOCAL_VALUE_LANE_31_0_b1 = tx_tb[gen].ssc_dspread;
   0D3A EA                 4533 	mov	a,r2
   0D3B 24 84              4534 	add	a,#_tx_tb
   0D3D FB                 4535 	mov	r3,a
   0D3E E4                 4536 	clr	a
   0D3F 34 E6              4537 	addc	a,#(_tx_tb >> 8)
   0D41 FC                 4538 	mov	r4,a
   0D42 8B 82              4539 	mov	dpl,r3
   0D44 8C 83              4540 	mov	dph,r4
   0D46 A3                 4541 	inc	dptr
   0D47 A3                 4542 	inc	dptr
   0D48 A3                 4543 	inc	dptr
   0D49 E0                 4544 	movx	a,@dptr
   0D4A 23                 4545 	rl	a
   0D4B 54 01              4546 	anl	a,#0x01
   0D4D FB                 4547 	mov	r3,a
   0D4E 90 60 25           4548 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0001)
   0D51 F0                 4549 	movx	@dptr,a
                           4550 ;	../../shared/src/cmd_if.c:508: lnx_PHY_LOCAL_VALUE_LANE_31_0_b2 = train_save_tb[gen].ssc_en;
   0D52 EA                 4551 	mov	a,r2
   0D53 24 98              4552 	add	a,#_train_save_tb
   0D55 F5 82              4553 	mov	dpl,a
   0D57 E4                 4554 	clr	a
   0D58 34 E6              4555 	addc	a,#(_train_save_tb >> 8)
   0D5A F5 83              4556 	mov	dph,a
   0D5C E0                 4557 	movx	a,@dptr
   0D5D 54 01              4558 	anl	a,#0x01
   0D5F FA                 4559 	mov	r2,a
   0D60 90 60 26           4560 	mov	dptr,#(_PHY_LOCAL_VALUE_LANE + 0x0002)
   0D63 F0                 4561 	movx	@dptr,a
   0D64                    4562 00117$:
                           4563 ;	../../shared/src/cmd_if.c:510: return 0;
   0D64 75 82 00           4564 	mov	dpl,#0x00
   0D67 D0*00              4565 	pop	_bp
   0D69 22                 4566 	ret
                           4567 ;------------------------------------------------------------
                           4568 ;Allocation info for local variables in function 'cmd_rx_imp_cal'
                           4569 ;------------------------------------------------------------
                           4570 ;error_flg                 Allocated to registers r2 
                           4571 ;------------------------------------------------------------
                           4572 ;	../../shared/src/cmd_if.c:513: uint8_t cmd_rx_imp_cal(void) CMD_BANK {
                           4573 ;	-----------------------------------------
                           4574 ;	 function cmd_rx_imp_cal
                           4575 ;	-----------------------------------------
   0D6A                    4576 _cmd_rx_imp_cal:
                           4577 ;	../../shared/src/cmd_if.c:516: error_flg = 0;
   0D6A 7A 00              4578 	mov	r2,#0x00
                           4579 ;	../../shared/src/cmd_if.c:517: if(reg_PIN_PLL_READY_RX_LANE==0) error_flg = CMD_ST_NA;
   0D6C 90 21 02           4580 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   0D6F E0                 4581 	movx	a,@dptr
   0D70 20 E6 04           4582 	jb	acc.6,00102$
   0D73 7A 02              4583 	mov	r2,#0x02
   0D75 80 21              4584 	sjmp	00103$
   0D77                    4585 00102$:
                           4586 ;	../../shared/src/cmd_if.c:519: reg_RXIMPCAL_EN	= 1;
   0D77 90 82 00           4587 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_128
   0D7A E0                 4588 	movx	a,@dptr
   0D7B 44 04              4589 	orl	a,#0x04
   0D7D F0                 4590 	movx	@dptr,a
                           4591 ;	../../shared/src/cmd_if.c:520: rximp_cal();
   0D7E C0 02              4592 	push	ar2
   0D80 78r00              4593 	mov	r0,#_rximp_cal
   0D82 79s00              4594 	mov	r1,#(_rximp_cal >> 8)
   0D84 7As00              4595 	mov	r2,#(_rximp_cal >> 16)
   0D86 12s00r00           4596 	lcall	__sdcc_banked_call
   0D89 D0 02              4597 	pop	ar2
                           4598 ;	../../shared/src/cmd_if.c:521: reg_RXIMPCAL_EN	= 0;
   0D8B 90 82 00           4599 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_128
   0D8E E0                 4600 	movx	a,@dptr
   0D8F 54 FB              4601 	anl	a,#0xfb
   0D91 F0                 4602 	movx	@dptr,a
                           4603 ;	../../shared/src/cmd_if.c:522: PHY_STATUS = ST_NORMAL;
   0D92 90 22 30           4604 	mov	dptr,#_MCU_STATUS0_LANE
   0D95 74 2B              4605 	mov	a,#0x2B
   0D97 F0                 4606 	movx	@dptr,a
   0D98                    4607 00103$:
                           4608 ;	../../shared/src/cmd_if.c:525: return error_flg;
   0D98 8A 82              4609 	mov	dpl,r2
   0D9A 22                 4610 	ret
                           4611 ;------------------------------------------------------------
                           4612 ;Allocation info for local variables in function 'cmd_tx_imp_cal'
                           4613 ;------------------------------------------------------------
                           4614 ;error_flg                 Allocated to registers r2 
                           4615 ;------------------------------------------------------------
                           4616 ;	../../shared/src/cmd_if.c:528: uint8_t cmd_tx_imp_cal(void) CMD_BANK {
                           4617 ;	-----------------------------------------
                           4618 ;	 function cmd_tx_imp_cal
                           4619 ;	-----------------------------------------
   0D9B                    4620 _cmd_tx_imp_cal:
                           4621 ;	../../shared/src/cmd_if.c:531: error_flg = 0;
   0D9B 7A 00              4622 	mov	r2,#0x00
                           4623 ;	../../shared/src/cmd_if.c:532: if(reg_PIN_PLL_READY_RX_LANE==0) error_flg = CMD_ST_NA;
   0D9D 90 21 02           4624 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   0DA0 E0                 4625 	movx	a,@dptr
   0DA1 20 E6 04           4626 	jb	acc.6,00102$
   0DA4 7A 02              4627 	mov	r2,#0x02
   0DA6 80 21              4628 	sjmp	00103$
   0DA8                    4629 00102$:
                           4630 ;	../../shared/src/cmd_if.c:534: reg_TXIMPCAL_EN	= 1;
   0DA8 90 82 00           4631 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_128
   0DAB E0                 4632 	movx	a,@dptr
   0DAC 44 08              4633 	orl	a,#0x08
   0DAE F0                 4634 	movx	@dptr,a
                           4635 ;	../../shared/src/cmd_if.c:535: tximp_cal();
   0DAF C0 02              4636 	push	ar2
   0DB1 78r00              4637 	mov	r0,#_tximp_cal
   0DB3 79s00              4638 	mov	r1,#(_tximp_cal >> 8)
   0DB5 7As00              4639 	mov	r2,#(_tximp_cal >> 16)
   0DB7 12s00r00           4640 	lcall	__sdcc_banked_call
   0DBA D0 02              4641 	pop	ar2
                           4642 ;	../../shared/src/cmd_if.c:536: reg_TXIMPCAL_EN	= 0;
   0DBC 90 82 00           4643 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_128
   0DBF E0                 4644 	movx	a,@dptr
   0DC0 54 F7              4645 	anl	a,#0xf7
   0DC2 F0                 4646 	movx	@dptr,a
                           4647 ;	../../shared/src/cmd_if.c:537: PHY_STATUS = ST_NORMAL;
   0DC3 90 22 30           4648 	mov	dptr,#_MCU_STATUS0_LANE
   0DC6 74 2B              4649 	mov	a,#0x2B
   0DC8 F0                 4650 	movx	@dptr,a
   0DC9                    4651 00103$:
                           4652 ;	../../shared/src/cmd_if.c:540: return error_flg;
   0DC9 8A 82              4653 	mov	dpl,r2
   0DCB 22                 4654 	ret
                           4655 	.area CSEG    (CODE)
                           4656 	.area CONST   (CODE)
                           4657 	.area CABS    (ABS,CODE)
