Time resolution is 1 ps
$stop called at time : 845 ns : File "C:/Users/Aditya Sharma/Documents/Verilog/microprocessor/microprocessor.srcs/sim_1/new/tb_top.v" Line 22
