// Seed: 2512677601
`timescale 1ps / 1ps `endcelldefine  `timescale  1  ps
 / 1ps `default_nettype  id_0  `timescale 1ps /  1  ps
`define pp_3 0
`endcelldefine
`define pp_4 0
`define pp_5 0
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2
);
  assign id_3[1'd0] = 1;
endmodule
