// Seed: 1088492487
`timescale 1 ps / 1ps
module module_0;
  logic id_1;
  type_4(
      id_0, 1, 1, 1'h0
  );
  assign id_1 = id_0;
  logic id_2;
  assign id_1 = id_0;
endmodule
