Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "datapath.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "datapath"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\add32.v" into library work
Parsing module <add32>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\xor32.v" into library work
Parsing module <xor32>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\srl32.v" into library work
Parsing module <srl32>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\or32.v" into library work
Parsing module <or32>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\nor32.v" into library work
Parsing module <nor32>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\mux8to1.v" into library work
Parsing module <mux8to1>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\and32.v" into library work
Parsing module <and32>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\addsub32.v" into library work
Parsing module <addsub32>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\sign_extension.v" into library work
Parsing module <sign_extension>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\regs.v" into library work
Parsing module <regs>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\reg32.v" into library work
Parsing module <reg32>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\mux4_1_32.v" into library work
Parsing module <mux4_1_32>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\mux4_1.v" into library work
Parsing module <mux4_1>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\mux2_1.v" into library work
Parsing module <mux2_1>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\alu32.v" into library work
Parsing module <alu32>.
Analyzing Verilog file "\\mac\home\Desktop\MultiCycleCPU\datapath.v" into library work
Parsing module <datapath>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "\\mac\home\Desktop\MultiCycleCPU\datapath.v" Line 59: Port co is not connected to this instance

Elaborating module <datapath>.

Elaborating module <reg32>.

Elaborating module <mux4_1>.

Elaborating module <mux4_1_32>.

Elaborating module <regs>.

Elaborating module <sign_extension>.

Elaborating module <mux2_1>.

Elaborating module <alu32>.

Elaborating module <and32>.

Elaborating module <or32>.

Elaborating module <xor32>.

Elaborating module <nor32>.

Elaborating module <srl32>.
WARNING:HDLCompiler:1016 - "\\mac\home\Desktop\MultiCycleCPU\addsub32.v" Line 28: Port overflow is not connected to this instance

Elaborating module <addsub32>.

Elaborating module <add32>.

Elaborating module <mux8to1>.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\MultiCycleCPU\alu32.v" Line 41: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <datapath>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\datapath.v".
INFO:Xst:3210 - "\\mac\home\Desktop\MultiCycleCPU\datapath.v" line 59: Output port <co> of the instance <m9> is unconnected or connected to loadless signal.
    Summary:
Unit <datapath> synthesized.

Synthesizing Unit <reg32>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\reg32.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg32> synthesized.

Synthesizing Unit <mux4_1>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\mux4_1.v".
    Found 5-bit 4-to-1 multiplexer for signal <o> created at line 24.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4_1> synthesized.

Synthesizing Unit <mux4_1_32>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\mux4_1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 24.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4_1_32> synthesized.

Synthesizing Unit <regs>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 35.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 36.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <regs> synthesized.

Synthesizing Unit <sign_extension>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\sign_extension.v".
    Summary:
	no macro.
Unit <sign_extension> synthesized.

Synthesizing Unit <mux2_1>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\mux2_1.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2_1> synthesized.

Synthesizing Unit <alu32>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\alu32.v".
    Summary:
	no macro.
Unit <alu32> synthesized.

Synthesizing Unit <and32>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\and32.v".
    Summary:
	no macro.
Unit <and32> synthesized.

Synthesizing Unit <or32>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\or32.v".
    Summary:
	no macro.
Unit <or32> synthesized.

Synthesizing Unit <xor32>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\xor32.v".
    Summary:
Unit <xor32> synthesized.

Synthesizing Unit <nor32>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\nor32.v".
    Summary:
	no macro.
Unit <nor32> synthesized.

Synthesizing Unit <srl32>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\srl32.v".
WARNING:Xst:647 - Input <a> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <srl32> synthesized.

Synthesizing Unit <addsub32>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\addsub32.v".
INFO:Xst:3210 - "\\mac\home\Desktop\MultiCycleCPU\addsub32.v" line 28: Output port <overflow> of the instance <mod0> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <addsub32> synthesized.

Synthesizing Unit <add32>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\add32.v".
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 33-bit adder for signal <n0011> created at line 28.
    Found 33-bit adder for signal <n0004> created at line 28.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <add32> synthesized.

Synthesizing Unit <mux8to1>.
    Related source file is "\\mac\home\Desktop\MultiCycleCPU\mux8to1.v".
    Found 32-bit 8-to-1 multiplexer for signal <out> created at line 34.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux8to1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 2
# Registers                                            : 5
 32-bit register                                       : 4
 992-bit register                                      : 1
# Multiplexers                                         : 43
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 3
 1-bit xor2                                            : 1
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 33-bit adder carry in                                 : 1
# Registers                                            : 1120
 Flip-Flops                                            : 1120
# Multiplexers                                         : 43
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 3
 1-bit xor2                                            : 1
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <reg32> ...

Optimizing unit <datapath> ...

Optimizing unit <alu32> ...

Optimizing unit <regs> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block datapath, actual ratio is 4.
FlipFlop m0/Q_16 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop m0/Q_16 connected to a primary input has been replicated
FlipFlop m0/Q_17 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop m0/Q_17 connected to a primary input has been replicated
FlipFlop m0/Q_20 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop m0/Q_20 connected to a primary input has been replicated
FlipFlop m0/Q_21 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop m0/Q_21 connected to a primary input has been replicated
FlipFlop m0/Q_22 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop m0/Q_22 connected to a primary input has been replicated
FlipFlop m0/Q_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop m0/Q_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1151
 Flip-Flops                                            : 1151

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : datapath.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2127
#      LUT3                        : 1028
#      LUT4                        : 56
#      LUT5                        : 283
#      LUT6                        : 696
#      MUXCY                       : 31
#      MUXF7                       : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 1151
#      FD                          : 64
#      FDCE                        : 1087
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 181
#      IBUF                        : 52
#      OBUF                        : 129

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1119  out of  126800     0%  
 Number of Slice LUTs:                 2063  out of  63400     3%  
    Number used as Logic:              2063  out of  63400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2295
   Number with an unused Flip Flop:    1176  out of   2295    51%  
   Number with an unused LUT:           232  out of   2295    10%  
   Number of fully used LUT-FF pairs:   887  out of   2295    38%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         183
 Number of bonded IOBs:                 182  out of    210    86%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1151  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.468ns (Maximum Frequency: 154.606MHz)
   Minimum input arrival time before clock: 5.595ns
   Maximum output required time after clock: 6.090ns
   Maximum combinational path delay: 5.217ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.468ns (frequency: 154.606MHz)
  Total number of paths / destination ports: 3823128 / 2080
-------------------------------------------------------------------------
Delay:               6.468ns (Levels of Logic = 32)
  Source:            m5/register_31_736 (FF)
  Destination:       m11/Q_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m5/register_31_736 to m11/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.703  m5/register_31_736 (m5/register_31_736)
     LUT6:I0->O            1   0.097   0.556  m5/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_92 (m5/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_92)
     LUT6:I2->O            1   0.097   0.379  m5/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_4 (m5/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_4)
     LUT6:I4->O            3   0.097   0.389  m7/Mmux_out11 (A<0>)
     LUT3:I1->O            1   0.097   0.000  m9/mod5/mod0/Madd_n0004_Madd_lut<0> (m9/mod5/mod0/Madd_n0004_Madd_lut<0>)
     MUXCY:S->O            1   0.353   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<0> (m9/mod5/mod0/Madd_n0004_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<1> (m9/mod5/mod0/Madd_n0004_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<2> (m9/mod5/mod0/Madd_n0004_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<3> (m9/mod5/mod0/Madd_n0004_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<4> (m9/mod5/mod0/Madd_n0004_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<5> (m9/mod5/mod0/Madd_n0004_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<6> (m9/mod5/mod0/Madd_n0004_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<7> (m9/mod5/mod0/Madd_n0004_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<8> (m9/mod5/mod0/Madd_n0004_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<9> (m9/mod5/mod0/Madd_n0004_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<10> (m9/mod5/mod0/Madd_n0004_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<11> (m9/mod5/mod0/Madd_n0004_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<12> (m9/mod5/mod0/Madd_n0004_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<13> (m9/mod5/mod0/Madd_n0004_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<14> (m9/mod5/mod0/Madd_n0004_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<15> (m9/mod5/mod0/Madd_n0004_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<16> (m9/mod5/mod0/Madd_n0004_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<17> (m9/mod5/mod0/Madd_n0004_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<18> (m9/mod5/mod0/Madd_n0004_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<19> (m9/mod5/mod0/Madd_n0004_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<20> (m9/mod5/mod0/Madd_n0004_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<21> (m9/mod5/mod0/Madd_n0004_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<22> (m9/mod5/mod0/Madd_n0004_Madd_cy<22>)
     XORCY:CI->O           1   0.370   0.295  m9/mod5/mod0/Madd_n0004_Madd_xor<23> (m9/addsub32out<23>)
     LUT6:I5->O            3   0.097   0.703  m9/mod6/Mmux_out16 (res<23>)
     LUT6:I0->O            2   0.097   0.299  m9/res[31]_GND_8_o_equal_1_o<31>5 (m9/res[31]_GND_8_o_equal_1_o<31>4)
     LUT6:I5->O            1   0.097   0.295  m9/res[31]_GND_8_o_equal_1_o<31>7_SW1 (N156)
     LUT6:I5->O           32   0.097   0.386  ce1 (ce)
     FDCE:CE                   0.095          m11/Q_0
    ----------------------------------------
    Total                      6.468ns (2.461ns logic, 4.007ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 130923 / 3325
-------------------------------------------------------------------------
Offset:              5.595ns (Levels of Logic = 32)
  Source:            ALUSrcB<0> (PAD)
  Destination:       m11/Q_31 (FF)
  Destination Clock: clk rising

  Data Path: ALUSrcB<0> to m11/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   0.001   0.623  ALUSrcB_0_IBUF (ALUSrcB_0_IBUF)
     LUT3:I0->O            1   0.097   0.683  m5/Mmux_rdata_B110_SW1 (N153)
     LUT6:I1->O            3   0.097   0.305  m8/Mmux_o11 (B<0>)
     LUT3:I2->O            1   0.097   0.000  m9/mod5/mod0/Madd_n0004_Madd_lut<0> (m9/mod5/mod0/Madd_n0004_Madd_lut<0>)
     MUXCY:S->O            1   0.353   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<0> (m9/mod5/mod0/Madd_n0004_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<1> (m9/mod5/mod0/Madd_n0004_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<2> (m9/mod5/mod0/Madd_n0004_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<3> (m9/mod5/mod0/Madd_n0004_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<4> (m9/mod5/mod0/Madd_n0004_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<5> (m9/mod5/mod0/Madd_n0004_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<6> (m9/mod5/mod0/Madd_n0004_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<7> (m9/mod5/mod0/Madd_n0004_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<8> (m9/mod5/mod0/Madd_n0004_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<9> (m9/mod5/mod0/Madd_n0004_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<10> (m9/mod5/mod0/Madd_n0004_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<11> (m9/mod5/mod0/Madd_n0004_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<12> (m9/mod5/mod0/Madd_n0004_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<13> (m9/mod5/mod0/Madd_n0004_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<14> (m9/mod5/mod0/Madd_n0004_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<15> (m9/mod5/mod0/Madd_n0004_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<16> (m9/mod5/mod0/Madd_n0004_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<17> (m9/mod5/mod0/Madd_n0004_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<18> (m9/mod5/mod0/Madd_n0004_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<19> (m9/mod5/mod0/Madd_n0004_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<20> (m9/mod5/mod0/Madd_n0004_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<21> (m9/mod5/mod0/Madd_n0004_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<22> (m9/mod5/mod0/Madd_n0004_Madd_cy<22>)
     XORCY:CI->O           1   0.370   0.295  m9/mod5/mod0/Madd_n0004_Madd_xor<23> (m9/addsub32out<23>)
     LUT6:I5->O            3   0.097   0.703  m9/mod6/Mmux_out16 (res<23>)
     LUT6:I0->O            2   0.097   0.299  m9/res[31]_GND_8_o_equal_1_o<31>5 (m9/res[31]_GND_8_o_equal_1_o<31>4)
     LUT6:I5->O            1   0.097   0.295  m9/res[31]_GND_8_o_equal_1_o<31>7_SW1 (N156)
     LUT6:I5->O           32   0.097   0.386  ce1 (ce)
     FDCE:CE                   0.095          m11/Q_0
    ----------------------------------------
    Total                      5.595ns (2.004ns logic, 3.591ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 113670 / 129
-------------------------------------------------------------------------
Offset:              6.090ns (Levels of Logic = 32)
  Source:            m5/register_31_736 (FF)
  Destination:       zero (PAD)
  Source Clock:      clk rising

  Data Path: m5/register_31_736 to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.361   0.703  m5/register_31_736 (m5/register_31_736)
     LUT6:I0->O            1   0.097   0.556  m5/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_92 (m5/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_92)
     LUT6:I2->O            1   0.097   0.379  m5/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_4 (m5/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_4)
     LUT6:I4->O            3   0.097   0.389  m7/Mmux_out11 (A<0>)
     LUT3:I1->O            1   0.097   0.000  m9/mod5/mod0/Madd_n0004_Madd_lut<0> (m9/mod5/mod0/Madd_n0004_Madd_lut<0>)
     MUXCY:S->O            1   0.353   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<0> (m9/mod5/mod0/Madd_n0004_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<1> (m9/mod5/mod0/Madd_n0004_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<2> (m9/mod5/mod0/Madd_n0004_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<3> (m9/mod5/mod0/Madd_n0004_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<4> (m9/mod5/mod0/Madd_n0004_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<5> (m9/mod5/mod0/Madd_n0004_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<6> (m9/mod5/mod0/Madd_n0004_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<7> (m9/mod5/mod0/Madd_n0004_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<8> (m9/mod5/mod0/Madd_n0004_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<9> (m9/mod5/mod0/Madd_n0004_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<10> (m9/mod5/mod0/Madd_n0004_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<11> (m9/mod5/mod0/Madd_n0004_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<12> (m9/mod5/mod0/Madd_n0004_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<13> (m9/mod5/mod0/Madd_n0004_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<14> (m9/mod5/mod0/Madd_n0004_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<15> (m9/mod5/mod0/Madd_n0004_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<16> (m9/mod5/mod0/Madd_n0004_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<17> (m9/mod5/mod0/Madd_n0004_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<18> (m9/mod5/mod0/Madd_n0004_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<19> (m9/mod5/mod0/Madd_n0004_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<20> (m9/mod5/mod0/Madd_n0004_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<21> (m9/mod5/mod0/Madd_n0004_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<22> (m9/mod5/mod0/Madd_n0004_Madd_cy<22>)
     XORCY:CI->O           1   0.370   0.295  m9/mod5/mod0/Madd_n0004_Madd_xor<23> (m9/addsub32out<23>)
     LUT6:I5->O            3   0.097   0.703  m9/mod6/Mmux_out16 (res<23>)
     LUT6:I0->O            2   0.097   0.515  m9/res[31]_GND_8_o_equal_1_o<31>5 (m9/res[31]_GND_8_o_equal_1_o<31>4)
     LUT6:I3->O            1   0.097   0.279  m9/res[31]_GND_8_o_equal_1_o<31>7 (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      6.090ns (2.269ns logic, 3.821ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3165 / 33
-------------------------------------------------------------------------
Delay:               5.217ns (Levels of Logic = 32)
  Source:            ALUSrcB<0> (PAD)
  Destination:       zero (PAD)

  Data Path: ALUSrcB<0> to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   0.001   0.623  ALUSrcB_0_IBUF (ALUSrcB_0_IBUF)
     LUT3:I0->O            1   0.097   0.683  m5/Mmux_rdata_B110_SW1 (N153)
     LUT6:I1->O            3   0.097   0.305  m8/Mmux_o11 (B<0>)
     LUT3:I2->O            1   0.097   0.000  m9/mod5/mod0/Madd_n0004_Madd_lut<0> (m9/mod5/mod0/Madd_n0004_Madd_lut<0>)
     MUXCY:S->O            1   0.353   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<0> (m9/mod5/mod0/Madd_n0004_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<1> (m9/mod5/mod0/Madd_n0004_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<2> (m9/mod5/mod0/Madd_n0004_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<3> (m9/mod5/mod0/Madd_n0004_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<4> (m9/mod5/mod0/Madd_n0004_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<5> (m9/mod5/mod0/Madd_n0004_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<6> (m9/mod5/mod0/Madd_n0004_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<7> (m9/mod5/mod0/Madd_n0004_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<8> (m9/mod5/mod0/Madd_n0004_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<9> (m9/mod5/mod0/Madd_n0004_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<10> (m9/mod5/mod0/Madd_n0004_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<11> (m9/mod5/mod0/Madd_n0004_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<12> (m9/mod5/mod0/Madd_n0004_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<13> (m9/mod5/mod0/Madd_n0004_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<14> (m9/mod5/mod0/Madd_n0004_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<15> (m9/mod5/mod0/Madd_n0004_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<16> (m9/mod5/mod0/Madd_n0004_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<17> (m9/mod5/mod0/Madd_n0004_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<18> (m9/mod5/mod0/Madd_n0004_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<19> (m9/mod5/mod0/Madd_n0004_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<20> (m9/mod5/mod0/Madd_n0004_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<21> (m9/mod5/mod0/Madd_n0004_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  m9/mod5/mod0/Madd_n0004_Madd_cy<22> (m9/mod5/mod0/Madd_n0004_Madd_cy<22>)
     XORCY:CI->O           1   0.370   0.295  m9/mod5/mod0/Madd_n0004_Madd_xor<23> (m9/addsub32out<23>)
     LUT6:I5->O            3   0.097   0.703  m9/mod6/Mmux_out16 (res<23>)
     LUT6:I0->O            2   0.097   0.515  m9/res[31]_GND_8_o_equal_1_o<31>5 (m9/res[31]_GND_8_o_equal_1_o<31>4)
     LUT6:I3->O            1   0.097   0.279  m9/res[31]_GND_8_o_equal_1_o<31>7 (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      5.217ns (1.812ns logic, 3.405ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.468|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.48 secs
 
--> 

Total memory usage is 318948 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    7 (   0 filtered)

