csr0	csr	1.0
csr1	csr	1.0
dma_en	dma_in_cnt	3.0
dma_en	dma_out_cnt	3.0
dma_en	dma_req_d	1.0
uc_bsel_set	uc_bsel	1.0
buf0_rl	buf0	2.0
buf0_rl	set_r	1.0
buf0_rl	dma_out_cnt	1.0
buf0_rl	dma_in_cnt	1.0
dma_ack_i	set_r	1.0
dma_ack_i	dma_out_cnt	2.0
dma_ack_i	dma_in_cnt	2.0
int	dout	1.0
int_upid_set	int_stat	1.0
dma_req_hold	dma_req_r	1.0
uc_dpd	csr	1.0
ep_out	dma_req_out_d	1.0
ep_out	dma_req_hold	1.0
ep_out	dma_req_out_hold	1.0
dma_ack	dma_req_r	1.0
dma_ack	dma_ack_wr1	2.0
buf0_orig	dma_req_in_hold	1.0
buf0_orig	buf0	1.0
buf0_orig	buf0_orig_m3	1.0
buf0_orig	dma_out_left	1.0
buf0_orig	dma_req_in_d	1.0
dma_in_cnt	dma_in_cnt	2.0
dma_in_cnt	dma_in_buf_sz1	1.0
dma_in_cnt	dma_req_in_d	1.0
dma_in_cnt	dma_req_in_hold2	1.0
out_to_small	int_stat	1.0
out_to_small	csr1	1.0
out_to_small	buf1	1.0
adr	dout	4.0
adr	we3	1.0
adr	we2	1.0
adr	we1	1.0
adr	we0	1.0
adr	int_re	1.0
dma_out_cnt	dma_out_cnt_is_zero	1.0
dma_out_cnt	dma_out_cnt	2.0
dma_out_cnt	dma_out_left	1.0
dma_out_cnt	dma_req_out_hold	1.0
ep_in	dma_req_in_hold	1.0
ep_in	dma_req_in_d	1.0
dma_req_d	r1	1.0
max_pl_sz	dma_out_buf_avail	1.0
max_pl_sz	dma_in_cnt	1.0
max_pl_sz	dma_out_cnt	1.0
max_pl_sz	dma_in_buf_sz1	1.0
set_r	dma_in_cnt	1.0
set_r	dma_out_cnt	1.0
dma_req_in_hold2	dma_req_hold	1.0
dma_out_cnt_is_zero	dma_req_out_d	1.0
dma_req_r	dma_req	1.0
int_crc16_set	int_stat	1.0
dma_req_in_d	dma_req_d	1.0
int_stat	int	1.0
int_stat	inta	1.0
int_stat	intb	1.0
dma_req_out_d	dma_req_d	1.0
int_re	int_stat	8.0
ep_match	ep_match_r	1.0
csr	dma_en	1.0
csr	dout	1.0
csr	ep_in	1.0
csr	max_pl_sz	1.0
csr	ep_out	1.0
csr	ep_match	1.0
we	we3	1.0
we	we2	1.0
we	we1	1.0
we	we0	1.0
ep_sel	ep_match	1.0
idin	buf1	1.0
idin	buf0	1.0
idin	uc_bsel	1.0
idin	uc_dpd	1.0
uc_dpd_set	uc_dpd	1.0
dma_req_in_hold	dma_req_hold	1.0
din	csr0	1.0
din	csr1	1.0
din	buf1	1.0
din	buf0	1.0
din	iena	1.0
din	ienb	1.0
din	buf0_orig	1.0
din	ots_stop	1.0
buf0_set	buf0	1.0
buf0_set	set_r	1.0
buf0_set	dma_out_cnt	1.0
buf0_set	dma_in_cnt	1.0
dma_req_out_hold	dma_req_hold	1.0
rst	csr0	2.0
rst	csr1	3.0
rst	r2	3.0
rst	buf1	3.0
rst	buf0	4.0
rst	dma_ack_wr1	3.0
rst	uc_bsel	2.0
rst	dma_req_r	3.0
rst	int_stat	9.0
rst	iena	2.0
rst	buf0_orig	2.0
rst	ots_stop	2.0
rst	ienb	2.0
rst	uc_dpd	2.0
dma_ack_clr1	dma_ack_wr1	1.0
int_buf0_set	int_stat	1.0
int_to_set	int_stat	1.0
dma_out_left	dma_out_buf_avail	1.0
int_buf1_set	int_stat	1.0
r4	dma_ack_clr1	1.0
r4	r1	1.0
r4	r2	1.0
r4	r5	1.0
r5	dma_ack_i	1.0
r5	r1	1.0
buf0_orig_m3	dma_req_in_hold2	1.0
r1	dma_req_r	2.0
r1	r2	2.0
r2	dma_req_r	2.0
r2	r1	1.0
buf1	dout	1.0
buf0	dout	1.0
uc_bsel	csr	1.0
we3	buf1	2.0
we2	buf0	3.0
we2	buf0_orig	1.0
we1	iena	1.0
we1	ienb	1.0
we0	csr0	1.0
we0	csr1	2.0
we0	ots_stop	1.0
buf1_set	buf1	1.0
ep_match_r	buf1	1.0
ep_match_r	buf0	3.0
ep_match_r	uc_bsel	1.0
ep_match_r	int_stat	7.0
ep_match_r	dma_in_cnt	1.0
ep_match_r	dma_out_cnt	1.0
ep_match_r	uc_dpd	1.0
iena	int	1.0
iena	inta	1.0
ienb	int	1.0
ienb	intb	1.0
int_seqerr_set	int_stat	1.0
dma_ack_wr1	r4	1.0
re	int_re	1.0
ots_stop	csr1	1.0
ots_stop	csr	1.0