
---------- Begin Simulation Statistics ----------
final_tick                               361703853000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212638                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805176                       # Number of bytes of host memory used
host_op_rate                                   423810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    23.51                       # Real time elapsed on the host
host_tick_rate                            15382264041                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000001                       # Number of instructions simulated
sim_ops                                       9965606                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.361704                       # Number of seconds simulated
sim_ticks                                361703853000                       # Number of ticks simulated
system.cachebus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cachebus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cachebus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cachebus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cachebus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cachebus.snoop_filter.tot_snoops             0                       # Total number of snoops made to the snoop filter.
system.cpu.Branches                           1055107                       # Number of branches fetched
system.cpu.committedInsts                     5000001                       # Number of instructions committed
system.cpu.committedOps                       9965606                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1148433                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2240                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      865763                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           934                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6485910                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           364                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        361703853                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  361703853                       # Number of busy cycles
system.cpu.num_cc_register_reads              5795737                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3170344                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       757531                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 400796                       # Number of float alu accesses
system.cpu.num_fp_insts                        400796                       # number of float instructions
system.cpu.num_fp_register_reads               612636                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              264846                       # number of times the floating registers were written
system.cpu.num_func_calls                      209194                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9678796                       # Number of integer alu accesses
system.cpu.num_int_insts                      9678796                       # number of integer instructions
system.cpu.num_int_register_reads            19082932                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7846681                       # number of times the integer registers were written
system.cpu.num_load_insts                     1146735                       # Number of load instructions
system.cpu.num_mem_refs                       2012399                       # number of memory refs
system.cpu.num_store_insts                     865664                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 70202      0.70%      0.70% # Class of executed instruction
system.cpu.op_class::IntAlu                   7565936     75.92%     76.62% # Class of executed instruction
system.cpu.op_class::IntMult                    34403      0.35%     76.97% # Class of executed instruction
system.cpu.op_class::IntDiv                     34245      0.34%     77.31% # Class of executed instruction
system.cpu.op_class::FloatAdd                    4101      0.04%     77.35% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.35% # Class of executed instruction
system.cpu.op_class::SimdAdd                    10940      0.11%     77.46% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdAlu                   110866      1.11%     78.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                      164      0.00%     78.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                    52686      0.53%     79.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                   67700      0.68%     79.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.78% # Class of executed instruction
system.cpu.op_class::SimdShift                   2248      0.02%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  21      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::MemRead                  1094322     10.98%     90.79% # Class of executed instruction
system.cpu.op_class::MemWrite                  770881      7.74%     98.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead               52413      0.53%     99.05% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              94783      0.95%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9965930                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        151918                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq             6689074                       # Transaction distribution
system.membus.trans_dist::ReadResp            6740675                       # Transaction distribution
system.membus.trans_dist::WriteReq             146605                       # Transaction distribution
system.membus.trans_dist::WriteResp            146605                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36740                       # Transaction distribution
system.membus.trans_dist::CleanEvict            39091                       # Transaction distribution
system.membus.trans_dist::SoftPFReq               990                       # Transaction distribution
system.membus.trans_dist::SoftPFResp              990                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24485                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24485                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51602                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port     12971819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache_port::total     12971819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.memobj.mem_side::system.mem_ctrl.port       701518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.memobj.mem_side::total       701518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port       228005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cache.mem_side::total       228005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13901342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port     51887272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::total     51887272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.memobj.mem_side::system.mem_ctrl.port      2305303                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.memobj.mem_side::total      2305303                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port      7220928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::total      7220928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                61413503                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6912756                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6912756    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6912756                       # Request fanout histogram
system.membus.reqLayer2.occupancy          7282152000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          617029000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy        14727134000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          409416250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 361703853000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst        51887272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         6200896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            58088168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst     51887272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total       51887272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      2351360                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::.cpu.data       973975                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          3325335                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst          6485909                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           280241                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              6766150                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         36740                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::.cpu.data          146605                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              183345                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          143452362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           17143572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              160595934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     143452362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         143452362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         6500788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.cpu.data           2692742                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               9193529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         6500788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         143452362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          19836313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             169789463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     25362.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples   6485910.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    255401.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.041911226750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          2178                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          2178                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState             13737188                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               32744                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      6766151                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      183345                       # Number of write requests accepted
system.mem_ctrl.readBursts                    6766151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    183345                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                   34398                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                 148425                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0             556980                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1             653171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2             376389                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3             560525                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4             924364                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5             139083                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              27785                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7             240953                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              43992                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9             240408                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             93252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11            335566                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12            414938                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13            419584                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14           1100371                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15            604392                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1609                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1384                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1369                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               1661                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               2972                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1989                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               2024                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               5622                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               2406                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1613                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              2161                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1518                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              2293                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              2019                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              2346                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1912                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.76                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   21081775500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                 33658765000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat             147302144250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       3131.69                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 21881.69                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                   6123394                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    25420                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.96                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 72.79                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                  24009                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                   2454                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                  29408                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                6634193                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  76087                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                  9914                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                  2242                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                 28996                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                105453                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 36740                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  6730424                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1329                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      23                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      25                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    2176                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    2179                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    2179                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    2180                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    2180                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    2178                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    2180                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    2179                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    2178                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    2180                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    2178                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    2178                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    2178                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    2178                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    2178                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    2178                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       617836                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     700.938786                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    498.854990                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    393.445179                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         85471     13.83%     13.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        50290      8.14%     21.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        46233      7.48%     29.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        24264      3.93%     33.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        25344      4.10%     37.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        16429      2.66%     40.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895        22301      3.61%     43.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023        20200      3.27%     47.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151       327304     52.98%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        617836                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         2178                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     3090.575298                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    7469.724578                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-8191          2141     98.30%     98.30% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::8192-16383           17      0.78%     99.08% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::16384-24575            4      0.18%     99.27% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::24576-32767            1      0.05%     99.31% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::32768-40959            3      0.14%     99.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::40960-49151            2      0.09%     99.54% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::49152-57343            1      0.05%     99.59% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::57344-65535            1      0.05%     99.63% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::65536-73727            2      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::73728-81919            2      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::98304-106495            1      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::131072-139263            1      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::147456-155647            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::172032-180223            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           2178                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         2178                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.022957                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.021470                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.229689                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              2154     98.90%     98.90% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 2      0.09%     98.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                20      0.92%     99.91% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                 1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           2178                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM               430832192                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                  2201472                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  2233472                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 58088176                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               3325335                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                       1191.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          6.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     160.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       9.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.35                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      9.31                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.05                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   361703776000                       # Total gap between requests
system.mem_ctrl.avgGap                       52047.48                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst     51887280                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      4964086                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      1621760                       # Per-master bytes write to memory
system.mem_ctrl.masterWriteBytes::.cpu.data        65993                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 143452383.958984255791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 13724172.299596708268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 4483668.024404483847                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.cpu.data 182450.364995144249                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst      6485910                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       280241                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        36740                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.cpu.data       146605                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst 140636506750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   6665637500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 6506423695000                       # Per-master write total memory access latency
system.mem_ctrl.masterWriteTotalLat::.cpu.data 2569153002750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     21683.39                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     23785.38                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 177093731.49                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteAvgLat::.cpu.data  17524320.47                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     90.87                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy            2044017780                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy            1086421215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy          23222871420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            84918960                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      28552486560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      132132681540                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       27624653280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        214748050755                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         593.712367                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  69972745750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  12078040000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 279653067250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy            2367338400                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy            1258266405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy          24841845000                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            97248600                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      28552486560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      144437970930                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       17262304320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        218817460215                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         604.963034                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  42626605250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  12078040000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 306999207750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 361703853000                       # Cumulative time (in ticks) in various power states
system.cache.demand_hits::.cpu.data           1585817                       # number of demand (read+write) hits
system.cache.demand_hits::total               1585817                       # number of demand (read+write) hits
system.cache.overall_hits::.cpu.data          1587026                       # number of overall hits
system.cache.overall_hits::total              1587026                       # number of overall hits
system.cache.demand_misses::.cpu.data           75647                       # number of demand (read+write) misses
system.cache.demand_misses::total               75647                       # number of demand (read+write) misses
system.cache.overall_misses::.cpu.data          76087                       # number of overall misses
system.cache.overall_misses::total              76087                       # number of overall misses
system.cache.demand_miss_latency::.cpu.data   4478392000                       # number of demand (read+write) miss cycles
system.cache.demand_miss_latency::total    4478392000                       # number of demand (read+write) miss cycles
system.cache.overall_miss_latency::.cpu.data   4478392000                       # number of overall miss cycles
system.cache.overall_miss_latency::total   4478392000                       # number of overall miss cycles
system.cache.demand_accesses::.cpu.data       1661464                       # number of demand (read+write) accesses
system.cache.demand_accesses::total           1661464                       # number of demand (read+write) accesses
system.cache.overall_accesses::.cpu.data      1663113                       # number of overall (read+write) accesses
system.cache.overall_accesses::total          1663113                       # number of overall (read+write) accesses
system.cache.demand_miss_rate::.cpu.data     0.045530                       # miss rate for demand accesses
system.cache.demand_miss_rate::total         0.045530                       # miss rate for demand accesses
system.cache.overall_miss_rate::.cpu.data     0.045750                       # miss rate for overall accesses
system.cache.overall_miss_rate::total        0.045750                       # miss rate for overall accesses
system.cache.demand_avg_miss_latency::.cpu.data 59201.184449                       # average overall miss latency
system.cache.demand_avg_miss_latency::total 59201.184449                       # average overall miss latency
system.cache.overall_avg_miss_latency::.cpu.data 58858.832652                       # average overall miss latency
system.cache.overall_avg_miss_latency::total 58858.832652                       # average overall miss latency
system.cache.blocked_cycles::no_mshrs               0                       # number of cycles access was blocked
system.cache.blocked_cycles::no_targets             0                       # number of cycles access was blocked
system.cache.blocked::no_mshrs                      0                       # number of cycles access was blocked
system.cache.blocked::no_targets                    0                       # number of cycles access was blocked
system.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache.writebacks::.writebacks            36740                       # number of writebacks
system.cache.writebacks::total                  36740                       # number of writebacks
system.cache.demand_mshr_misses::.cpu.data        75647                       # number of demand (read+write) MSHR misses
system.cache.demand_mshr_misses::total          75647                       # number of demand (read+write) MSHR misses
system.cache.overall_mshr_misses::.cpu.data        76087                       # number of overall MSHR misses
system.cache.overall_mshr_misses::total         76087                       # number of overall MSHR misses
system.cache.demand_mshr_miss_latency::.cpu.data   4327098000                       # number of demand (read+write) MSHR miss cycles
system.cache.demand_mshr_miss_latency::total   4327098000                       # number of demand (read+write) MSHR miss cycles
system.cache.overall_mshr_miss_latency::.cpu.data   4354857000                       # number of overall MSHR miss cycles
system.cache.overall_mshr_miss_latency::total   4354857000                       # number of overall MSHR miss cycles
system.cache.demand_mshr_miss_rate::.cpu.data     0.045530                       # mshr miss rate for demand accesses
system.cache.demand_mshr_miss_rate::total     0.045530                       # mshr miss rate for demand accesses
system.cache.overall_mshr_miss_rate::.cpu.data     0.045750                       # mshr miss rate for overall accesses
system.cache.overall_mshr_miss_rate::total     0.045750                       # mshr miss rate for overall accesses
system.cache.demand_avg_mshr_miss_latency::.cpu.data 57201.184449                       # average overall mshr miss latency
system.cache.demand_avg_mshr_miss_latency::total 57201.184449                       # average overall mshr miss latency
system.cache.overall_avg_mshr_miss_latency::.cpu.data 57235.230723                       # average overall mshr miss latency
system.cache.overall_avg_mshr_miss_latency::total 57235.230723                       # average overall mshr miss latency
system.cache.replacements                       75831                       # number of replacements
system.cache.ReadReq_hits::.cpu.data           891430                       # number of ReadReq hits
system.cache.ReadReq_hits::total               891430                       # number of ReadReq hits
system.cache.ReadReq_misses::.cpu.data          51162                       # number of ReadReq misses
system.cache.ReadReq_misses::total              51162                       # number of ReadReq misses
system.cache.ReadReq_miss_latency::.cpu.data   3076245000                       # number of ReadReq miss cycles
system.cache.ReadReq_miss_latency::total   3076245000                       # number of ReadReq miss cycles
system.cache.ReadReq_accesses::.cpu.data       942592                       # number of ReadReq accesses(hits+misses)
system.cache.ReadReq_accesses::total           942592                       # number of ReadReq accesses(hits+misses)
system.cache.ReadReq_miss_rate::.cpu.data     0.054278                       # miss rate for ReadReq accesses
system.cache.ReadReq_miss_rate::total        0.054278                       # miss rate for ReadReq accesses
system.cache.ReadReq_avg_miss_latency::.cpu.data 60127.536062                       # average ReadReq miss latency
system.cache.ReadReq_avg_miss_latency::total 60127.536062                       # average ReadReq miss latency
system.cache.ReadReq_mshr_misses::.cpu.data        51162                       # number of ReadReq MSHR misses
system.cache.ReadReq_mshr_misses::total         51162                       # number of ReadReq MSHR misses
system.cache.ReadReq_mshr_miss_latency::.cpu.data   2973921000                       # number of ReadReq MSHR miss cycles
system.cache.ReadReq_mshr_miss_latency::total   2973921000                       # number of ReadReq MSHR miss cycles
system.cache.ReadReq_mshr_miss_rate::.cpu.data     0.054278                       # mshr miss rate for ReadReq accesses
system.cache.ReadReq_mshr_miss_rate::total     0.054278                       # mshr miss rate for ReadReq accesses
system.cache.ReadReq_avg_mshr_miss_latency::.cpu.data 58127.536062                       # average ReadReq mshr miss latency
system.cache.ReadReq_avg_mshr_miss_latency::total 58127.536062                       # average ReadReq mshr miss latency
system.cache.WriteReq_hits::.cpu.data          694387                       # number of WriteReq hits
system.cache.WriteReq_hits::total              694387                       # number of WriteReq hits
system.cache.WriteReq_misses::.cpu.data         24485                       # number of WriteReq misses
system.cache.WriteReq_misses::total             24485                       # number of WriteReq misses
system.cache.WriteReq_miss_latency::.cpu.data   1402147000                       # number of WriteReq miss cycles
system.cache.WriteReq_miss_latency::total   1402147000                       # number of WriteReq miss cycles
system.cache.WriteReq_accesses::.cpu.data       718872                       # number of WriteReq accesses(hits+misses)
system.cache.WriteReq_accesses::total          718872                       # number of WriteReq accesses(hits+misses)
system.cache.WriteReq_miss_rate::.cpu.data     0.034060                       # miss rate for WriteReq accesses
system.cache.WriteReq_miss_rate::total       0.034060                       # miss rate for WriteReq accesses
system.cache.WriteReq_avg_miss_latency::.cpu.data 57265.550337                       # average WriteReq miss latency
system.cache.WriteReq_avg_miss_latency::total 57265.550337                       # average WriteReq miss latency
system.cache.WriteReq_mshr_misses::.cpu.data        24485                       # number of WriteReq MSHR misses
system.cache.WriteReq_mshr_misses::total        24485                       # number of WriteReq MSHR misses
system.cache.WriteReq_mshr_miss_latency::.cpu.data   1353177000                       # number of WriteReq MSHR miss cycles
system.cache.WriteReq_mshr_miss_latency::total   1353177000                       # number of WriteReq MSHR miss cycles
system.cache.WriteReq_mshr_miss_rate::.cpu.data     0.034060                       # mshr miss rate for WriteReq accesses
system.cache.WriteReq_mshr_miss_rate::total     0.034060                       # mshr miss rate for WriteReq accesses
system.cache.WriteReq_avg_mshr_miss_latency::.cpu.data 55265.550337                       # average WriteReq mshr miss latency
system.cache.WriteReq_avg_mshr_miss_latency::total 55265.550337                       # average WriteReq mshr miss latency
system.cache.SoftPFReq_hits::.cpu.data           1209                       # number of SoftPFReq hits
system.cache.SoftPFReq_hits::total               1209                       # number of SoftPFReq hits
system.cache.SoftPFReq_misses::.cpu.data          440                       # number of SoftPFReq misses
system.cache.SoftPFReq_misses::total              440                       # number of SoftPFReq misses
system.cache.SoftPFReq_accesses::.cpu.data         1649                       # number of SoftPFReq accesses(hits+misses)
system.cache.SoftPFReq_accesses::total           1649                       # number of SoftPFReq accesses(hits+misses)
system.cache.SoftPFReq_miss_rate::.cpu.data     0.266828                       # miss rate for SoftPFReq accesses
system.cache.SoftPFReq_miss_rate::total      0.266828                       # miss rate for SoftPFReq accesses
system.cache.SoftPFReq_mshr_misses::.cpu.data          440                       # number of SoftPFReq MSHR misses
system.cache.SoftPFReq_mshr_misses::total          440                       # number of SoftPFReq MSHR misses
system.cache.SoftPFReq_mshr_miss_latency::.cpu.data     27759000                       # number of SoftPFReq MSHR miss cycles
system.cache.SoftPFReq_mshr_miss_latency::total     27759000                       # number of SoftPFReq MSHR miss cycles
system.cache.SoftPFReq_mshr_miss_rate::.cpu.data     0.266828                       # mshr miss rate for SoftPFReq accesses
system.cache.SoftPFReq_mshr_miss_rate::total     0.266828                       # mshr miss rate for SoftPFReq accesses
system.cache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63088.636364                       # average SoftPFReq mshr miss latency
system.cache.SoftPFReq_avg_mshr_miss_latency::total 63088.636364                       # average SoftPFReq mshr miss latency
system.cache.power_state.pwrStateResidencyTicks::UNDEFINED 361703853000                       # Cumulative time (in ticks) in various power states
system.cache.tags.tagsinuse                177.742236                       # Cycle average of tags in use
system.cache.tags.total_refs                  1663113                       # Total number of references to valid blocks.
system.cache.tags.sampled_refs                  76087                       # Sample count of references to valid blocks.
system.cache.tags.avg_refs                  21.858044                       # Average number of references to valid blocks.
system.cache.tags.warmup_cycle            91414359000                       # Cycle when the warmup percentage was hit.
system.cache.tags.occ_blocks::.cpu.data    177.742236                       # Average occupied blocks per requestor
system.cache.tags.occ_percent::.cpu.data     0.694306                       # Average percentage of cache occupancy
system.cache.tags.occ_percent::total         0.694306                       # Average percentage of cache occupancy
system.cache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cache.tags.tag_accesses                1739200                       # Number of tag accesses
system.cache.tags.data_accesses               1739200                       # Number of data accesses
system.cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 361703853000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cachebus.trans_dist::ReadReq            942592                       # Transaction distribution
system.cachebus.trans_dist::ReadResp           942592                       # Transaction distribution
system.cachebus.trans_dist::WriteReq           718872                       # Transaction distribution
system.cachebus.trans_dist::WriteResp          718872                       # Transaction distribution
system.cachebus.trans_dist::WritebackDirty        36740                       # Transaction distribution
system.cachebus.trans_dist::CleanEvict          39091                       # Transaction distribution
system.cachebus.trans_dist::SoftPFReq            1649                       # Transaction distribution
system.cachebus.trans_dist::SoftPFResp           1649                       # Transaction distribution
system.cachebus.pkt_count_system.memobj.cache_side::system.cache.cpu_side      3326226                       # Packet count per connected master and slave (bytes)
system.cachebus.pkt_size_system.memobj.cache_side::system.cache.cpu_side     11108772                       # Cumulative packet size per connected master and slave (bytes)
system.cachebus.snoops                          75831                       # Total snoops (count)
system.cachebus.snoopTraffic                  2351360                       # Total snoop traffic (bytes)
system.cachebus.snoop_fanout::samples         1738944                       # Request fanout histogram
system.cachebus.snoop_fanout::mean                  0                       # Request fanout histogram
system.cachebus.snoop_fanout::stdev                 0                       # Request fanout histogram
system.cachebus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cachebus.snoop_fanout::0               1738944    100.00%    100.00% # Request fanout histogram
system.cachebus.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.cachebus.snoop_fanout::min_value             0                       # Request fanout histogram
system.cachebus.snoop_fanout::max_value             0                       # Request fanout histogram
system.cachebus.snoop_fanout::total           1738944                       # Request fanout histogram
system.cachebus.reqLayer0.occupancy        2381985000                       # Layer occupancy (ticks)
system.cachebus.reqLayer0.utilization             0.7                       # Layer utilization (%)
system.cachebus.respLayer0.occupancy       2607354000                       # Layer occupancy (ticks)
system.cachebus.respLayer0.utilization            0.7                       # Layer utilization (%)
system.cachebus.power_state.pwrStateResidencyTicks::UNDEFINED 361703853000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 361703853000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 361703853000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 361703853000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
