// Seed: 497819372
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    output supply1 id_5,
    output supply1 id_6,
    input supply1 id_7
);
  logic id_9 = id_7;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd11
) (
    input uwire _id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    output tri id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output tri1 id_10,
    input uwire id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    output wand id_15,
    input tri1 id_16,
    input supply1 id_17,
    input tri id_18,
    input tri id_19,
    input wor id_20,
    output wor id_21,
    input tri0 id_22,
    input wor id_23,
    input supply1 id_24,
    input supply1 id_25,
    input uwire id_26,
    input wand id_27,
    input supply0 id_28,
    output supply1 id_29,
    input tri1 id_30
    , id_34,
    input tri id_31,
    output tri id_32
);
  assign id_34 = id_13;
  wire [-1  !=  id_0 : 1] id_35;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_27,
      id_22,
      id_23,
      id_29,
      id_32,
      id_24
  );
endmodule
