{
    "debug_cores": [
        {
            "name": "la0",
            "type": "la",
            "uuid": "e50b84f6e08a4bc89b35ba0b35e6d710",
            "trigin_en": false,
            "trigout_en": false,
            "auto_inserted": true,
            "capture_control": false,
            "data_depth": 4096,
            "input_pipeline": 1,
            "probes": [
                {
                    "name": "RAMBlock/MemoryReadWriteTester/rErr",
                    "width": 1,
                    "probe_type": 1
                },
                {
                    "name": "RAMBlock/oDone",
                    "width": 1,
                    "probe_type": 1
                },
                {
                    "name": "RAMBlock/oTestErr",
                    "width": 1,
                    "probe_type": 1
                },
                {
                    "name": "RAMBlock/oSRAMD",
                    "width": 16,
                    "probe_type": 1
                },
                {
                    "name": "RAMBlock/oSRAM_OE",
                    "width": 1,
                    "probe_type": 1
                },
                {
                    "name": "RAMBlock/oSRAM_CE",
                    "width": 1,
                    "probe_type": 1
                },
                {
                    "name": "RAMBlock/oSRAMA",
                    "width": 18,
                    "probe_type": 1
                },
                {
                    "name": "RAMBlock/oSRAM_WE",
                    "width": 1,
                    "probe_type": 1
                },
                {
                    "name": "RAMBlock/RAMIfPortUnit/oRvd",
                    "width": 1,
                    "probe_type": 1
                },
                {
                    "name": "RAMBlock/RAMIfPortUnit/oRd",
                    "width": 16,
                    "probe_type": 1
                }
            ]
        }
    ],
    "connections": [
        {
            "command": "add_ports",
            "id": 1,
            "args": {
                "netlist": "K5Stack10MidiTop",
                "ports": [
                    {
                        "name": "jtag_inst2_CAPTURE",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_DRCK",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_RESET",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_RUNTEST",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_SEL",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_SHIFT",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_TCK",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_TDI",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_TMS",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_UPDATE",
                        "dir": "in",
                        "width": 1
                    },
                    {
                        "name": "jtag_inst2_TDO",
                        "dir": "out",
                        "width": 1
                    }
                ]
            }
        },
        {
            "command": "instantiate",
            "netlist": "edb_top",
            "id": 2,
            "instance": "edb_top_inst"
        },
        {
            "command": "connect",
            "id": 3,
            "args": {
                "instance": "edb_top_inst",
                "ports": [
                    {
                        "name": "bscan_CAPTURE",
                        "net": "jtag_inst2_CAPTURE"
                    },
                    {
                        "name": "bscan_DRCK",
                        "net": "jtag_inst2_DRCK"
                    },
                    {
                        "name": "bscan_RESET",
                        "net": "jtag_inst2_RESET"
                    },
                    {
                        "name": "bscan_RUNTEST",
                        "net": "jtag_inst2_RUNTEST"
                    },
                    {
                        "name": "bscan_SEL",
                        "net": "jtag_inst2_SEL"
                    },
                    {
                        "name": "bscan_SHIFT",
                        "net": "jtag_inst2_SHIFT"
                    },
                    {
                        "name": "bscan_TCK",
                        "net": "jtag_inst2_TCK"
                    },
                    {
                        "name": "bscan_TDI",
                        "net": "jtag_inst2_TDI"
                    },
                    {
                        "name": "bscan_TMS",
                        "net": "jtag_inst2_TMS"
                    },
                    {
                        "name": "bscan_UPDATE",
                        "net": "jtag_inst2_UPDATE"
                    },
                    {
                        "name": "bscan_TDO",
                        "net": "jtag_inst2_TDO"
                    },
                    {
                        "name": "la0_clk",
                        "net": "iSCLK",
                        "path": []
                    },
                    {
                        "name": "la0_probe0",
                        "net": "rErr",
                        "path": [
                            "RAMBlock",
                            "MemoryReadWriteTester"
                        ]
                    },
                    {
                        "name": "la0_probe1",
                        "net": "oDone",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe2",
                        "net": "oTestErr",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[0]",
                        "net": "oSRAMD[0]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[1]",
                        "net": "oSRAMD[1]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[2]",
                        "net": "oSRAMD[2]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[3]",
                        "net": "oSRAMD[3]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[4]",
                        "net": "oSRAMD[4]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[5]",
                        "net": "oSRAMD[5]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[6]",
                        "net": "oSRAMD[6]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[7]",
                        "net": "oSRAMD[7]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[8]",
                        "net": "oSRAMD[8]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[9]",
                        "net": "oSRAMD[9]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[10]",
                        "net": "oSRAMD[10]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[11]",
                        "net": "oSRAMD[11]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[12]",
                        "net": "oSRAMD[12]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[13]",
                        "net": "oSRAMD[13]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[14]",
                        "net": "oSRAMD[14]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe3[15]",
                        "net": "oSRAMD[15]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe4",
                        "net": "oSRAM_OE",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe5",
                        "net": "oSRAM_CE",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[0]",
                        "net": "oSRAMA[0]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[1]",
                        "net": "oSRAMA[1]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[2]",
                        "net": "oSRAMA[2]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[3]",
                        "net": "oSRAMA[3]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[4]",
                        "net": "oSRAMA[4]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[5]",
                        "net": "oSRAMA[5]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[6]",
                        "net": "oSRAMA[6]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[7]",
                        "net": "oSRAMA[7]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[8]",
                        "net": "oSRAMA[8]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[9]",
                        "net": "oSRAMA[9]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[10]",
                        "net": "oSRAMA[10]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[11]",
                        "net": "oSRAMA[11]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[12]",
                        "net": "oSRAMA[12]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[13]",
                        "net": "oSRAMA[13]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[14]",
                        "net": "oSRAMA[14]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[15]",
                        "net": "oSRAMA[15]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[16]",
                        "net": "oSRAMA[16]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe6[17]",
                        "net": "oSRAMA[17]",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe7",
                        "net": "oSRAM_WE",
                        "path": [
                            "RAMBlock"
                        ]
                    },
                    {
                        "name": "la0_probe8",
                        "net": "oRvd",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[0]",
                        "net": "oRd[0]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[1]",
                        "net": "oRd[1]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[2]",
                        "net": "oRd[2]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[3]",
                        "net": "oRd[3]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[4]",
                        "net": "oRd[4]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[5]",
                        "net": "oRd[5]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[6]",
                        "net": "oRd[6]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[7]",
                        "net": "oRd[7]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[8]",
                        "net": "oRd[8]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[9]",
                        "net": "oRd[9]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[10]",
                        "net": "oRd[10]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[11]",
                        "net": "oRd[11]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[12]",
                        "net": "oRd[12]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[13]",
                        "net": "oRd[13]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[14]",
                        "net": "oRd[14]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    },
                    {
                        "name": "la0_probe9[15]",
                        "net": "oRd[15]",
                        "path": [
                            "RAMBlock",
                            "RAMIfPortUnit"
                        ]
                    }
                ]
            }
        }
    ],
    "vdbs": [
        {
            "file": "debug_top.post.vdb",
            "instance": "edb_top_inst"
        }
    ],
    "session": {
        "wizard": {
            "data_depth": 4096,
            "capture_control": false,
            "selected_nets": [
                {
                    "name": "rErr",
                    "width": 1,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "RAMBlock",
                        "MemoryReadWriteTester"
                    ]
                },
                {
                    "name": "oDone",
                    "width": 1,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "RAMBlock"
                    ]
                },
                {
                    "name": "oTestErr",
                    "width": 1,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "RAMBlock"
                    ]
                },
                {
                    "name": "oSRAMD",
                    "width": 16,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "RAMBlock"
                    ],
                    "net_idx_left": 15,
                    "net_idx_right": 0
                },
                {
                    "name": "oSRAM_OE",
                    "width": 1,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "RAMBlock"
                    ]
                },
                {
                    "name": "oSRAM_CE",
                    "width": 1,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "RAMBlock"
                    ]
                },
                {
                    "name": "oSRAMA",
                    "width": 18,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "RAMBlock"
                    ],
                    "net_idx_left": 17,
                    "net_idx_right": 0
                },
                {
                    "name": "oSRAM_WE",
                    "width": 1,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "RAMBlock"
                    ]
                },
                {
                    "name": "oRvd",
                    "width": 1,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "RAMBlock",
                        "RAMIfPortUnit"
                    ]
                },
                {
                    "name": "oRd",
                    "width": 16,
                    "clk_domain": "iSCLK",
                    "selected_probe_type": "DATA AND TRIGGER",
                    "child": [],
                    "path": [
                        "RAMBlock",
                        "RAMIfPortUnit"
                    ],
                    "net_idx_left": 15,
                    "net_idx_right": 0
                }
            ],
            "top_module": "K5Stack10MidiTop",
            "db_checksum": "ba5fce12098a2c03e7bae2e9a172d1842464edfca8e284870b3519e987537970",
            "src": "elaborate",
            "jtag_user": "USER2",
            "input_pipeline": 1
        }
    }
}