
../repos/coreutils/src/cksum:     file format elf32-littlearm


Disassembly of section .init:

00010fa8 <.init>:
   10fa8:	push	{r3, lr}
   10fac:	bl	11334 <__assert_fail@plt+0x48>
   10fb0:	pop	{r3, pc}

Disassembly of section .plt:

00010fb4 <fdopen@plt-0x14>:
   10fb4:	push	{lr}		; (str lr, [sp, #-4]!)
   10fb8:	ldr	lr, [pc, #4]	; 10fc4 <fdopen@plt-0x4>
   10fbc:	add	lr, pc, lr
   10fc0:	ldr	pc, [lr, #8]!
   10fc4:	andeq	r3, r3, ip, lsr r0

00010fc8 <fdopen@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #208896	; 0x33000
   10fd0:	ldr	pc, [ip, #60]!	; 0x3c

00010fd4 <calloc@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #208896	; 0x33000
   10fdc:	ldr	pc, [ip, #52]!	; 0x34

00010fe0 <fputs_unlocked@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #208896	; 0x33000
   10fe8:	ldr	pc, [ip, #44]!	; 0x2c

00010fec <raise@plt>:
   10fec:	add	ip, pc, #0, 12
   10ff0:	add	ip, ip, #208896	; 0x33000
   10ff4:	ldr	pc, [ip, #36]!	; 0x24

00010ff8 <__getdelim@plt>:
   10ff8:	add	ip, pc, #0, 12
   10ffc:	add	ip, ip, #208896	; 0x33000
   11000:	ldr	pc, [ip, #28]!

00011004 <strcmp@plt>:
   11004:	add	ip, pc, #0, 12
   11008:	add	ip, ip, #208896	; 0x33000
   1100c:	ldr	pc, [ip, #20]!

00011010 <posix_fadvise64@plt>:
   11010:	add	ip, pc, #0, 12
   11014:	add	ip, ip, #208896	; 0x33000
   11018:	ldr	pc, [ip, #12]!

0001101c <fflush@plt>:
   1101c:	add	ip, pc, #0, 12
   11020:	add	ip, ip, #208896	; 0x33000
   11024:	ldr	pc, [ip, #4]!

00011028 <memmove@plt>:
   11028:	add	ip, pc, #0, 12
   1102c:	add	ip, ip, #204800	; 0x32000
   11030:	ldr	pc, [ip, #4092]!	; 0xffc

00011034 <free@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #204800	; 0x32000
   1103c:	ldr	pc, [ip, #4084]!	; 0xff4

00011040 <ferror@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #204800	; 0x32000
   11048:	ldr	pc, [ip, #4076]!	; 0xfec

0001104c <_exit@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #204800	; 0x32000
   11054:	ldr	pc, [ip, #4068]!	; 0xfe4

00011058 <memcpy@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #204800	; 0x32000
   11060:	ldr	pc, [ip, #4060]!	; 0xfdc

00011064 <__strtoull_internal@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #204800	; 0x32000
   1106c:	ldr	pc, [ip, #4052]!	; 0xfd4

00011070 <mbsinit@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #204800	; 0x32000
   11078:	ldr	pc, [ip, #4044]!	; 0xfcc

0001107c <fwrite_unlocked@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #204800	; 0x32000
   11084:	ldr	pc, [ip, #4036]!	; 0xfc4

00011088 <memcmp@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #204800	; 0x32000
   11090:	ldr	pc, [ip, #4028]!	; 0xfbc

00011094 <fputc_unlocked@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #204800	; 0x32000
   1109c:	ldr	pc, [ip, #4020]!	; 0xfb4

000110a0 <dcgettext@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #204800	; 0x32000
   110a8:	ldr	pc, [ip, #4012]!	; 0xfac

000110ac <realloc@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #204800	; 0x32000
   110b4:	ldr	pc, [ip, #4004]!	; 0xfa4

000110b8 <textdomain@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #204800	; 0x32000
   110c0:	ldr	pc, [ip, #3996]!	; 0xf9c

000110c4 <iswprint@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #204800	; 0x32000
   110cc:	ldr	pc, [ip, #3988]!	; 0xf94

000110d0 <__memcpy_chk@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #204800	; 0x32000
   110d8:	ldr	pc, [ip, #3980]!	; 0xf8c

000110dc <fwrite@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #204800	; 0x32000
   110e4:	ldr	pc, [ip, #3972]!	; 0xf84

000110e8 <lseek64@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #204800	; 0x32000
   110f0:	ldr	pc, [ip, #3964]!	; 0xf7c

000110f4 <__ctype_get_mb_cur_max@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #204800	; 0x32000
   110fc:	ldr	pc, [ip, #3956]!	; 0xf74

00011100 <fread@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #204800	; 0x32000
   11108:	ldr	pc, [ip, #3948]!	; 0xf6c

0001110c <__fpending@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #204800	; 0x32000
   11114:	ldr	pc, [ip, #3940]!	; 0xf64

00011118 <mbrtowc@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #204800	; 0x32000
   11120:	ldr	pc, [ip, #3932]!	; 0xf5c

00011124 <error@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #204800	; 0x32000
   1112c:	ldr	pc, [ip, #3924]!	; 0xf54

00011130 <getenv@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #204800	; 0x32000
   11138:	ldr	pc, [ip, #3916]!	; 0xf4c

0001113c <malloc@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #204800	; 0x32000
   11144:	ldr	pc, [ip, #3908]!	; 0xf44

00011148 <__libc_start_main@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #204800	; 0x32000
   11150:	ldr	pc, [ip, #3900]!	; 0xf3c

00011154 <__freading@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #204800	; 0x32000
   1115c:	ldr	pc, [ip, #3892]!	; 0xf34

00011160 <__ctype_tolower_loc@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #204800	; 0x32000
   11168:	ldr	pc, [ip, #3884]!	; 0xf2c

0001116c <__gmon_start__@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #204800	; 0x32000
   11174:	ldr	pc, [ip, #3876]!	; 0xf24

00011178 <getopt_long@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #204800	; 0x32000
   11180:	ldr	pc, [ip, #3868]!	; 0xf1c

00011184 <__ctype_b_loc@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #204800	; 0x32000
   1118c:	ldr	pc, [ip, #3860]!	; 0xf14

00011190 <exit@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #204800	; 0x32000
   11198:	ldr	pc, [ip, #3852]!	; 0xf0c

0001119c <feof@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #204800	; 0x32000
   111a4:	ldr	pc, [ip, #3844]!	; 0xf04

000111a8 <strlen@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #204800	; 0x32000
   111b0:	ldr	pc, [ip, #3836]!	; 0xefc

000111b4 <strchr@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #204800	; 0x32000
   111bc:	ldr	pc, [ip, #3828]!	; 0xef4

000111c0 <__errno_location@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #204800	; 0x32000
   111c8:	ldr	pc, [ip, #3820]!	; 0xeec

000111cc <__sprintf_chk@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #204800	; 0x32000
   111d4:	ldr	pc, [ip, #3812]!	; 0xee4

000111d8 <__cxa_atexit@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #204800	; 0x32000
   111e0:	ldr	pc, [ip, #3804]!	; 0xedc

000111e4 <setvbuf@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #204800	; 0x32000
   111ec:	ldr	pc, [ip, #3796]!	; 0xed4

000111f0 <memset@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #204800	; 0x32000
   111f8:	ldr	pc, [ip, #3788]!	; 0xecc

000111fc <__printf_chk@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #204800	; 0x32000
   11204:	ldr	pc, [ip, #3780]!	; 0xec4

00011208 <fileno@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #204800	; 0x32000
   11210:	ldr	pc, [ip, #3772]!	; 0xebc

00011214 <__fprintf_chk@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #204800	; 0x32000
   1121c:	ldr	pc, [ip, #3764]!	; 0xeb4

00011220 <fclose@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #204800	; 0x32000
   11228:	ldr	pc, [ip, #3756]!	; 0xeac

0001122c <fseeko64@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #204800	; 0x32000
   11234:	ldr	pc, [ip, #3748]!	; 0xea4

00011238 <fcntl64@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #204800	; 0x32000
   11240:	ldr	pc, [ip, #3740]!	; 0xe9c

00011244 <__overflow@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #204800	; 0x32000
   1124c:	ldr	pc, [ip, #3732]!	; 0xe94

00011250 <setlocale@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #204800	; 0x32000
   11258:	ldr	pc, [ip, #3724]!	; 0xe8c

0001125c <strrchr@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #204800	; 0x32000
   11264:	ldr	pc, [ip, #3716]!	; 0xe84

00011268 <nl_langinfo@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #204800	; 0x32000
   11270:	ldr	pc, [ip, #3708]!	; 0xe7c

00011274 <__fread_unlocked_chk@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #204800	; 0x32000
   1127c:	ldr	pc, [ip, #3700]!	; 0xe74

00011280 <localeconv@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #204800	; 0x32000
   11288:	ldr	pc, [ip, #3692]!	; 0xe6c

0001128c <clearerr_unlocked@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #204800	; 0x32000
   11294:	ldr	pc, [ip, #3684]!	; 0xe64

00011298 <fopen64@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #204800	; 0x32000
   112a0:	ldr	pc, [ip, #3676]!	; 0xe5c

000112a4 <bindtextdomain@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #204800	; 0x32000
   112ac:	ldr	pc, [ip, #3668]!	; 0xe54

000112b0 <fread_unlocked@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #204800	; 0x32000
   112b8:	ldr	pc, [ip, #3660]!	; 0xe4c

000112bc <strncmp@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #204800	; 0x32000
   112c4:	ldr	pc, [ip, #3652]!	; 0xe44

000112c8 <abort@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #204800	; 0x32000
   112d0:	ldr	pc, [ip, #3644]!	; 0xe3c

000112d4 <close@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #204800	; 0x32000
   112dc:	ldr	pc, [ip, #3636]!	; 0xe34

000112e0 <dcngettext@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #204800	; 0x32000
   112e8:	ldr	pc, [ip, #3628]!	; 0xe2c

000112ec <__assert_fail@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #204800	; 0x32000
   112f4:	ldr	pc, [ip, #3620]!	; 0xe24

Disassembly of section .text:

000112f8 <.text>:
   112f8:	mov	fp, #0
   112fc:	mov	lr, #0
   11300:	pop	{r1}		; (ldr r1, [sp], #4)
   11304:	mov	r2, sp
   11308:	push	{r2}		; (str r2, [sp, #-4]!)
   1130c:	push	{r0}		; (str r0, [sp, #-4]!)
   11310:	ldr	ip, [pc, #16]	; 11328 <__assert_fail@plt+0x3c>
   11314:	push	{ip}		; (str ip, [sp, #-4]!)
   11318:	ldr	r0, [pc, #12]	; 1132c <__assert_fail@plt+0x40>
   1131c:	ldr	r3, [pc, #12]	; 11330 <__assert_fail@plt+0x44>
   11320:	bl	11148 <__libc_start_main@plt>
   11324:	bl	112c8 <abort@plt>
   11328:	muleq	r3, r8, r1
   1132c:	andeq	r2, r1, r4, rrx
   11330:	andeq	r0, r3, r8, lsr r1
   11334:	ldr	r3, [pc, #20]	; 11350 <__assert_fail@plt+0x64>
   11338:	ldr	r2, [pc, #20]	; 11354 <__assert_fail@plt+0x68>
   1133c:	add	r3, pc, r3
   11340:	ldr	r2, [r3, r2]
   11344:	cmp	r2, #0
   11348:	bxeq	lr
   1134c:	b	1116c <__gmon_start__@plt>
   11350:			; <UNDEFINED> instruction: 0x00032cbc
   11354:	andeq	r0, r0, ip, lsl r1
   11358:	ldr	r0, [pc, #24]	; 11378 <__assert_fail@plt+0x8c>
   1135c:	ldr	r3, [pc, #24]	; 1137c <__assert_fail@plt+0x90>
   11360:	cmp	r3, r0
   11364:	bxeq	lr
   11368:	ldr	r3, [pc, #16]	; 11380 <__assert_fail@plt+0x94>
   1136c:	cmp	r3, #0
   11370:	bxeq	lr
   11374:	bx	r3
   11378:	andeq	r4, r4, r4, lsl #3
   1137c:	andeq	r4, r4, r4, lsl #3
   11380:	andeq	r0, r0, r0
   11384:	ldr	r0, [pc, #36]	; 113b0 <__assert_fail@plt+0xc4>
   11388:	ldr	r1, [pc, #36]	; 113b4 <__assert_fail@plt+0xc8>
   1138c:	sub	r1, r1, r0
   11390:	asr	r1, r1, #2
   11394:	add	r1, r1, r1, lsr #31
   11398:	asrs	r1, r1, #1
   1139c:	bxeq	lr
   113a0:	ldr	r3, [pc, #16]	; 113b8 <__assert_fail@plt+0xcc>
   113a4:	cmp	r3, #0
   113a8:	bxeq	lr
   113ac:	bx	r3
   113b0:	andeq	r4, r4, r4, lsl #3
   113b4:	andeq	r4, r4, r4, lsl #3
   113b8:	andeq	r0, r0, r0
   113bc:	push	{r4, lr}
   113c0:	ldr	r4, [pc, #24]	; 113e0 <__assert_fail@plt+0xf4>
   113c4:	ldrb	r3, [r4]
   113c8:	cmp	r3, #0
   113cc:	popne	{r4, pc}
   113d0:	bl	11358 <__assert_fail@plt+0x6c>
   113d4:	mov	r3, #1
   113d8:	strb	r3, [r4]
   113dc:	pop	{r4, pc}
   113e0:	andeq	r4, r4, ip, lsr #3
   113e4:	b	11384 <__assert_fail@plt+0x98>
   113e8:	cmp	r1, #0
   113ec:	bxeq	lr
   113f0:	strd	r4, [sp, #-20]!	; 0xffffffec
   113f4:	strd	r6, [sp, #8]
   113f8:	str	lr, [sp, #16]
   113fc:	add	ip, r0, #1
   11400:	mov	r3, #0
   11404:	sub	lr, r1, #1
   11408:	mov	r7, #10
   1140c:	mov	r6, #13
   11410:	mov	r5, #92	; 0x5c
   11414:	b	11454 <__assert_fail@plt+0x168>
   11418:	mov	r4, ip
   1141c:	strb	r7, [ip, #-1]
   11420:	b	11444 <__assert_fail@plt+0x158>
   11424:	mov	r4, ip
   11428:	strb	r6, [ip, #-1]
   1142c:	b	11444 <__assert_fail@plt+0x158>
   11430:	mov	r4, ip
   11434:	strb	r5, [ip, #-1]
   11438:	b	11444 <__assert_fail@plt+0x158>
   1143c:	mov	r4, ip
   11440:	strb	r2, [ip, #-1]
   11444:	add	r3, r3, #1
   11448:	add	ip, ip, #1
   1144c:	cmp	r1, r3
   11450:	bls	11498 <__assert_fail@plt+0x1ac>
   11454:	ldrb	r2, [r0, r3]
   11458:	cmp	r2, #0
   1145c:	beq	114b0 <__assert_fail@plt+0x1c4>
   11460:	cmp	r2, #92	; 0x5c
   11464:	bne	1143c <__assert_fail@plt+0x150>
   11468:	cmp	lr, r3
   1146c:	beq	114c4 <__assert_fail@plt+0x1d8>
   11470:	add	r3, r3, #1
   11474:	ldrb	r2, [r0, r3]
   11478:	cmp	r2, #110	; 0x6e
   1147c:	beq	11418 <__assert_fail@plt+0x12c>
   11480:	cmp	r2, #114	; 0x72
   11484:	beq	11424 <__assert_fail@plt+0x138>
   11488:	cmp	r2, #92	; 0x5c
   1148c:	beq	11430 <__assert_fail@plt+0x144>
   11490:	mov	r0, #0
   11494:	b	114b4 <__assert_fail@plt+0x1c8>
   11498:	add	r1, r0, r1
   1149c:	cmp	r4, r1
   114a0:	bcs	114b4 <__assert_fail@plt+0x1c8>
   114a4:	mov	r3, #0
   114a8:	strb	r3, [r4]
   114ac:	b	114b4 <__assert_fail@plt+0x1c8>
   114b0:	mov	r0, #0
   114b4:	ldrd	r4, [sp]
   114b8:	ldrd	r6, [sp, #8]
   114bc:	add	sp, sp, #16
   114c0:	pop	{pc}		; (ldr pc, [sp], #4)
   114c4:	mov	r0, #0
   114c8:	b	114b4 <__assert_fail@plt+0x1c8>
   114cc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   114d0:	strd	r6, [sp, #8]
   114d4:	str	r8, [sp, #16]
   114d8:	str	lr, [sp, #20]
   114dc:	mov	r4, r0
   114e0:	cmp	r1, #0
   114e4:	beq	11510 <__assert_fail@plt+0x224>
   114e8:	ldrb	r1, [r0]
   114ec:	cmp	r1, #0
   114f0:	beq	11520 <__assert_fail@plt+0x234>
   114f4:	movw	r5, #16804	; 0x41a4
   114f8:	movt	r5, #4
   114fc:	movw	r7, #1044	; 0x414
   11500:	movt	r7, #3
   11504:	movw	r6, #1048	; 0x418
   11508:	movt	r6, #3
   1150c:	b	11558 <__assert_fail@plt+0x26c>
   11510:	movw	r3, #16804	; 0x41a4
   11514:	movt	r3, #4
   11518:	ldr	r1, [r3]
   1151c:	bl	10fe0 <fputs_unlocked@plt>
   11520:	ldrd	r4, [sp]
   11524:	ldrd	r6, [sp, #8]
   11528:	ldr	r8, [sp, #16]
   1152c:	add	sp, sp, #20
   11530:	pop	{pc}		; (ldr pc, [sp], #4)
   11534:	ldr	r3, [r5]
   11538:	mov	r2, #2
   1153c:	mov	r1, #1
   11540:	movw	r0, #1040	; 0x410
   11544:	movt	r0, #3
   11548:	bl	1107c <fwrite_unlocked@plt>
   1154c:	ldrb	r1, [r4, #1]!
   11550:	cmp	r1, #0
   11554:	beq	11520 <__assert_fail@plt+0x234>
   11558:	cmp	r1, #13
   1155c:	beq	11598 <__assert_fail@plt+0x2ac>
   11560:	cmp	r1, #92	; 0x5c
   11564:	beq	115b0 <__assert_fail@plt+0x2c4>
   11568:	cmp	r1, #10
   1156c:	beq	11534 <__assert_fail@plt+0x248>
   11570:	ldr	r0, [r5]
   11574:	ldr	r3, [r0, #20]
   11578:	ldr	r2, [r0, #24]
   1157c:	cmp	r3, r2
   11580:	addcc	r2, r3, #1
   11584:	strcc	r2, [r0, #20]
   11588:	strbcc	r1, [r3]
   1158c:	bcc	1154c <__assert_fail@plt+0x260>
   11590:	bl	11244 <__overflow@plt>
   11594:	b	1154c <__assert_fail@plt+0x260>
   11598:	ldr	r3, [r5]
   1159c:	mov	r2, #2
   115a0:	mov	r1, #1
   115a4:	mov	r0, r7
   115a8:	bl	1107c <fwrite_unlocked@plt>
   115ac:	b	1154c <__assert_fail@plt+0x260>
   115b0:	ldr	r3, [r5]
   115b4:	mov	r2, #2
   115b8:	mov	r1, #1
   115bc:	mov	r0, r6
   115c0:	bl	1107c <fwrite_unlocked@plt>
   115c4:	b	1154c <__assert_fail@plt+0x260>
   115c8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   115cc:	strd	r6, [sp, #8]
   115d0:	strd	r8, [sp, #16]
   115d4:	strd	sl, [sp, #24]
   115d8:	str	lr, [sp, #32]
   115dc:	sub	sp, sp, #12
   115e0:	str	r0, [sp]
   115e4:	mov	r8, r2
   115e8:	mov	fp, r3
   115ec:	ldrb	sl, [sp, #48]	; 0x30
   115f0:	cmp	sl, #10
   115f4:	movne	r3, #0
   115f8:	strne	r3, [sp, #4]
   115fc:	beq	11710 <__assert_fail@plt+0x424>
   11600:	cmp	fp, #0
   11604:	bne	117a0 <__assert_fail@plt+0x4b4>
   11608:	movw	r3, #16816	; 0x41b0
   1160c:	movt	r3, #4
   11610:	ldr	r3, [r3, #8]
   11614:	cmp	r3, #1
   11618:	bls	11668 <__assert_fail@plt+0x37c>
   1161c:	sub	r4, r8, #1
   11620:	movw	r7, #1072	; 0x430
   11624:	movt	r7, #3
   11628:	mov	r9, #1
   1162c:	movw	r6, #16816	; 0x41b0
   11630:	movt	r6, #4
   11634:	add	r5, r4, #1
   11638:	ldrb	r2, [r4, #1]
   1163c:	mov	r1, r7
   11640:	mov	r0, r9
   11644:	bl	111fc <__printf_chk@plt>
   11648:	add	r4, r4, #2
   1164c:	sub	r3, r4, r8
   11650:	mov	r4, r5
   11654:	ldr	r2, [r6, #8]
   11658:	cmp	r3, r2, lsr #1
   1165c:	bcc	11634 <__assert_fail@plt+0x348>
   11660:	cmp	fp, #0
   11664:	bne	116cc <__assert_fail@plt+0x3e0>
   11668:	movw	r3, #16804	; 0x41a4
   1166c:	movt	r3, #4
   11670:	ldr	r0, [r3]
   11674:	ldr	r3, [r0, #20]
   11678:	ldr	r2, [r0, #24]
   1167c:	cmp	r3, r2
   11680:	addcc	r2, r3, #1
   11684:	strcc	r2, [r0, #20]
   11688:	movcc	r2, #32
   1168c:	strbcc	r2, [r3]
   11690:	bcs	11864 <__assert_fail@plt+0x578>
   11694:	movw	r3, #16804	; 0x41a4
   11698:	movt	r3, #4
   1169c:	ldr	r0, [r3]
   116a0:	ldr	r3, [r0, #20]
   116a4:	ldr	r2, [r0, #24]
   116a8:	cmp	r3, r2
   116ac:	addcc	r2, r3, #1
   116b0:	strcc	r2, [r0, #20]
   116b4:	movcc	r2, #32
   116b8:	strbcc	r2, [r3]
   116bc:	bcs	11870 <__assert_fail@plt+0x584>
   116c0:	ldr	r1, [sp, #4]
   116c4:	ldr	r0, [sp]
   116c8:	bl	114cc <__assert_fail@plt+0x1e0>
   116cc:	movw	r3, #16804	; 0x41a4
   116d0:	movt	r3, #4
   116d4:	ldr	r0, [r3]
   116d8:	ldr	r3, [r0, #20]
   116dc:	ldr	r2, [r0, #24]
   116e0:	cmp	r3, r2
   116e4:	addcc	r2, r3, #1
   116e8:	strcc	r2, [r0, #20]
   116ec:	strbcc	sl, [r3]
   116f0:	bcs	1187c <__assert_fail@plt+0x590>
   116f4:	add	sp, sp, #12
   116f8:	ldrd	r4, [sp]
   116fc:	ldrd	r6, [sp, #8]
   11700:	ldrd	r8, [sp, #16]
   11704:	ldrd	sl, [sp, #24]
   11708:	add	sp, sp, #32
   1170c:	pop	{pc}		; (ldr pc, [sp], #4)
   11710:	mov	r1, #92	; 0x5c
   11714:	bl	111b4 <strchr@plt>
   11718:	cmp	r0, #0
   1171c:	beq	11758 <__assert_fail@plt+0x46c>
   11720:	movw	r3, #16804	; 0x41a4
   11724:	movt	r3, #4
   11728:	ldr	r0, [r3]
   1172c:	ldr	r3, [r0, #20]
   11730:	ldr	r2, [r0, #24]
   11734:	cmp	r3, r2
   11738:	bcs	1178c <__assert_fail@plt+0x4a0>
   1173c:	add	r2, r3, #1
   11740:	str	r2, [r0, #20]
   11744:	mov	r2, #92	; 0x5c
   11748:	strb	r2, [r3]
   1174c:	mov	r3, #1
   11750:	str	r3, [sp, #4]
   11754:	b	11600 <__assert_fail@plt+0x314>
   11758:	mov	r1, #10
   1175c:	ldr	r0, [sp]
   11760:	bl	111b4 <strchr@plt>
   11764:	cmp	r0, #0
   11768:	bne	11720 <__assert_fail@plt+0x434>
   1176c:	mov	r1, #13
   11770:	ldr	r0, [sp]
   11774:	bl	111b4 <strchr@plt>
   11778:	cmp	r0, #0
   1177c:	moveq	r3, #0
   11780:	streq	r3, [sp, #4]
   11784:	bne	11720 <__assert_fail@plt+0x434>
   11788:	b	11600 <__assert_fail@plt+0x314>
   1178c:	mov	r1, #92	; 0x5c
   11790:	bl	11244 <__overflow@plt>
   11794:	mov	r3, #1
   11798:	str	r3, [sp, #4]
   1179c:	b	11600 <__assert_fail@plt+0x314>
   117a0:	movw	r2, #16804	; 0x41a4
   117a4:	movt	r2, #4
   117a8:	movw	r3, #452	; 0x1c4
   117ac:	movt	r3, #3
   117b0:	movw	r4, #16680	; 0x4128
   117b4:	movt	r4, #4
   117b8:	ldr	r0, [r4]
   117bc:	ldr	r1, [r2]
   117c0:	ldr	r0, [r3, r0, lsl #2]
   117c4:	bl	10fe0 <fputs_unlocked@plt>
   117c8:	ldr	r3, [r4]
   117cc:	cmp	r3, #9
   117d0:	beq	11830 <__assert_fail@plt+0x544>
   117d4:	movw	r4, #16804	; 0x41a4
   117d8:	movt	r4, #4
   117dc:	ldr	r3, [r4]
   117e0:	mov	r2, #2
   117e4:	mov	r1, #1
   117e8:	movw	r0, #1060	; 0x424
   117ec:	movt	r0, #3
   117f0:	bl	1107c <fwrite_unlocked@plt>
   117f4:	ldr	r1, [sp, #4]
   117f8:	ldr	r0, [sp]
   117fc:	bl	114cc <__assert_fail@plt+0x1e0>
   11800:	ldr	r3, [r4]
   11804:	mov	r2, #4
   11808:	mov	r1, #1
   1180c:	movw	r0, #1064	; 0x428
   11810:	movt	r0, #3
   11814:	bl	1107c <fwrite_unlocked@plt>
   11818:	movw	r3, #16816	; 0x41b0
   1181c:	movt	r3, #4
   11820:	ldr	r3, [r3, #8]
   11824:	cmp	r3, #1
   11828:	bhi	1161c <__assert_fail@plt+0x330>
   1182c:	b	116cc <__assert_fail@plt+0x3e0>
   11830:	movw	r3, #16816	; 0x41b0
   11834:	movt	r3, #4
   11838:	ldrd	r2, [r3]
   1183c:	movw	r0, #511	; 0x1ff
   11840:	mov	r1, #0
   11844:	cmp	r3, r1
   11848:	cmpeq	r2, r0
   1184c:	bhi	117d4 <__assert_fail@plt+0x4e8>
   11850:	movw	r1, #1052	; 0x41c
   11854:	movt	r1, #3
   11858:	mov	r0, #1
   1185c:	bl	111fc <__printf_chk@plt>
   11860:	b	117d4 <__assert_fail@plt+0x4e8>
   11864:	mov	r1, #32
   11868:	bl	11244 <__overflow@plt>
   1186c:	b	11694 <__assert_fail@plt+0x3a8>
   11870:	mov	r1, #32
   11874:	bl	11244 <__overflow@plt>
   11878:	b	116c0 <__assert_fail@plt+0x3d4>
   1187c:	mov	r1, sl
   11880:	bl	11244 <__overflow@plt>
   11884:	b	116f4 <__assert_fail@plt+0x408>
   11888:	strd	r4, [sp, #-16]!
   1188c:	str	r6, [sp, #8]
   11890:	str	lr, [sp, #12]
   11894:	mov	r5, r0
   11898:	movw	r3, #16816	; 0x41b0
   1189c:	movt	r3, #4
   118a0:	ldr	r4, [r3, #8]
   118a4:	cmp	r4, #0
   118a8:	beq	118dc <__assert_fail@plt+0x5f0>
   118ac:	bl	11184 <__ctype_b_loc@plt>
   118b0:	ldr	r0, [r0]
   118b4:	mov	r2, r5
   118b8:	add	r1, r5, r4
   118bc:	ldrb	r3, [r2], #1
   118c0:	lsl	r3, r3, #1
   118c4:	ldrh	r3, [r0, r3]
   118c8:	tst	r3, #4096	; 0x1000
   118cc:	beq	118f8 <__assert_fail@plt+0x60c>
   118d0:	mov	r5, r2
   118d4:	cmp	r2, r1
   118d8:	bne	118bc <__assert_fail@plt+0x5d0>
   118dc:	ldrb	r0, [r5]
   118e0:	clz	r0, r0
   118e4:	lsr	r0, r0, #5
   118e8:	ldrd	r4, [sp]
   118ec:	ldr	r6, [sp, #8]
   118f0:	add	sp, sp, #12
   118f4:	pop	{pc}		; (ldr pc, [sp], #4)
   118f8:	mov	r0, #0
   118fc:	b	118e8 <__assert_fail@plt+0x5fc>
   11900:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11904:	strd	r6, [sp, #8]
   11908:	str	r8, [sp, #16]
   1190c:	str	lr, [sp, #20]
   11910:	mov	r7, r0
   11914:	mov	r5, r2
   11918:	mov	r8, r3
   1191c:	movw	r1, #1080	; 0x438
   11920:	movt	r1, #3
   11924:	bl	11004 <strcmp@plt>
   11928:	mov	r3, #0
   1192c:	strb	r3, [r8]
   11930:	subs	r6, r0, #0
   11934:	bne	119d8 <__assert_fail@plt+0x6ec>
   11938:	movw	r3, #16816	; 0x41b0
   1193c:	movt	r3, #4
   11940:	mov	r2, #1
   11944:	strb	r2, [r3, #12]
   11948:	movw	r3, #16800	; 0x41a0
   1194c:	movt	r3, #4
   11950:	ldr	r4, [r3]
   11954:	mov	r1, #2
   11958:	mov	r0, r4
   1195c:	bl	2b0fc <__assert_fail@plt+0x19e10>
   11960:	movw	r3, #16680	; 0x4128
   11964:	movt	r3, #4
   11968:	ldr	r2, [r3]
   1196c:	cmp	r2, #9
   11970:	beq	11a54 <__assert_fail@plt+0x768>
   11974:	movw	r3, #452	; 0x1c4
   11978:	movt	r3, #3
   1197c:	add	r3, r3, r2, lsl #2
   11980:	ldr	r3, [r3, #48]	; 0x30
   11984:	ldr	r2, [sp, #24]
   11988:	mov	r1, r5
   1198c:	mov	r0, r4
   11990:	blx	r3
   11994:	subs	r5, r0, #0
   11998:	beq	119a4 <__assert_fail@plt+0x6b8>
   1199c:	bl	111c0 <__errno_location@plt>
   119a0:	ldr	r5, [r0]
   119a4:	cmp	r6, #0
   119a8:	bne	11a80 <__assert_fail@plt+0x794>
   119ac:	mov	r0, r4
   119b0:	bl	1128c <clearerr_unlocked@plt>
   119b4:	cmp	r5, #0
   119b8:	moveq	r4, #1
   119bc:	bne	11aac <__assert_fail@plt+0x7c0>
   119c0:	mov	r0, r4
   119c4:	ldrd	r4, [sp]
   119c8:	ldrd	r6, [sp, #8]
   119cc:	ldr	r8, [sp, #16]
   119d0:	add	sp, sp, #20
   119d4:	pop	{pc}		; (ldr pc, [sp], #4)
   119d8:	movw	r1, #1084	; 0x43c
   119dc:	movt	r1, #3
   119e0:	mov	r0, r7
   119e4:	bl	2b268 <__assert_fail@plt+0x19f7c>
   119e8:	subs	r4, r0, #0
   119ec:	bne	11954 <__assert_fail@plt+0x668>
   119f0:	movw	r3, #16816	; 0x41b0
   119f4:	movt	r3, #4
   119f8:	ldrb	r4, [r3, #13]
   119fc:	cmp	r4, #0
   11a00:	beq	11a1c <__assert_fail@plt+0x730>
   11a04:	bl	111c0 <__errno_location@plt>
   11a08:	ldr	r3, [r0]
   11a0c:	cmp	r3, #2
   11a10:	moveq	r3, #1
   11a14:	strbeq	r3, [r8]
   11a18:	beq	119c0 <__assert_fail@plt+0x6d4>
   11a1c:	bl	111c0 <__errno_location@plt>
   11a20:	ldr	r4, [r0]
   11a24:	mov	r2, r7
   11a28:	mov	r1, #3
   11a2c:	mov	r0, #0
   11a30:	bl	2e13c <__assert_fail@plt+0x1ce50>
   11a34:	mov	r3, r0
   11a38:	movw	r2, #3444	; 0xd74
   11a3c:	movt	r2, #3
   11a40:	mov	r1, r4
   11a44:	mov	r0, #0
   11a48:	bl	11124 <error@plt>
   11a4c:	mov	r4, #0
   11a50:	b	119c0 <__assert_fail@plt+0x6d4>
   11a54:	movw	r1, #16816	; 0x41b0
   11a58:	movt	r1, #4
   11a5c:	ldr	r3, [r1]
   11a60:	ldr	r1, [r1, #4]
   11a64:	lsr	r3, r3, #3
   11a68:	orr	r3, r3, r1, lsl #29
   11a6c:	lsr	r1, r1, #3
   11a70:	ldr	r0, [sp, #24]
   11a74:	str	r3, [r0]
   11a78:	str	r1, [r0, #4]
   11a7c:	b	11974 <__assert_fail@plt+0x688>
   11a80:	mov	r0, r4
   11a84:	bl	2b13c <__assert_fail@plt+0x19e50>
   11a88:	adds	r0, r0, #0
   11a8c:	movne	r0, #1
   11a90:	cmp	r5, #0
   11a94:	movne	r0, #0
   11a98:	cmp	r0, #0
   11a9c:	beq	119b4 <__assert_fail@plt+0x6c8>
   11aa0:	bl	111c0 <__errno_location@plt>
   11aa4:	ldr	r5, [r0]
   11aa8:	b	119b4 <__assert_fail@plt+0x6c8>
   11aac:	mov	r2, r7
   11ab0:	mov	r1, #3
   11ab4:	mov	r0, #0
   11ab8:	bl	2e13c <__assert_fail@plt+0x1ce50>
   11abc:	mov	r3, r0
   11ac0:	movw	r2, #3444	; 0xd74
   11ac4:	movt	r2, #3
   11ac8:	mov	r1, r5
   11acc:	mov	r0, #0
   11ad0:	bl	11124 <error@plt>
   11ad4:	mov	r4, #0
   11ad8:	b	119c0 <__assert_fail@plt+0x6d4>
   11adc:	str	r4, [sp, #-8]!
   11ae0:	str	lr, [sp, #4]
   11ae4:	bl	28540 <__assert_fail@plt+0x17254>
   11ae8:	ldr	r4, [sp]
   11aec:	add	sp, sp, #4
   11af0:	pop	{pc}		; (ldr pc, [sp], #4)
   11af4:	str	r4, [sp, #-8]!
   11af8:	str	lr, [sp, #4]
   11afc:	ldr	r2, [r2]
   11b00:	bl	187d8 <__assert_fail@plt+0x74ec>
   11b04:	ldr	r4, [sp]
   11b08:	add	sp, sp, #4
   11b0c:	pop	{pc}		; (ldr pc, [sp], #4)
   11b10:	str	r4, [sp, #-8]!
   11b14:	str	lr, [sp, #4]
   11b18:	bl	1e7e4 <__assert_fail@plt+0xd4f8>
   11b1c:	ldr	r4, [sp]
   11b20:	add	sp, sp, #4
   11b24:	pop	{pc}		; (ldr pc, [sp], #4)
   11b28:	str	r4, [sp, #-8]!
   11b2c:	str	lr, [sp, #4]
   11b30:	bl	1e820 <__assert_fail@plt+0xd534>
   11b34:	ldr	r4, [sp]
   11b38:	add	sp, sp, #4
   11b3c:	pop	{pc}		; (ldr pc, [sp], #4)
   11b40:	str	r4, [sp, #-8]!
   11b44:	str	lr, [sp, #4]
   11b48:	bl	1bf50 <__assert_fail@plt+0xac64>
   11b4c:	ldr	r4, [sp]
   11b50:	add	sp, sp, #4
   11b54:	pop	{pc}		; (ldr pc, [sp], #4)
   11b58:	str	r4, [sp, #-8]!
   11b5c:	str	lr, [sp, #4]
   11b60:	bl	1bf8c <__assert_fail@plt+0xaca0>
   11b64:	ldr	r4, [sp]
   11b68:	add	sp, sp, #4
   11b6c:	pop	{pc}		; (ldr pc, [sp], #4)
   11b70:	str	r4, [sp, #-8]!
   11b74:	str	lr, [sp, #4]
   11b78:	bl	1a620 <__assert_fail@plt+0x9334>
   11b7c:	ldr	r4, [sp]
   11b80:	add	sp, sp, #4
   11b84:	pop	{pc}		; (ldr pc, [sp], #4)
   11b88:	str	r4, [sp, #-8]!
   11b8c:	str	lr, [sp, #4]
   11b90:	bl	19734 <__assert_fail@plt+0x8448>
   11b94:	ldr	r4, [sp]
   11b98:	add	sp, sp, #4
   11b9c:	pop	{pc}		; (ldr pc, [sp], #4)
   11ba0:	push	{lr}		; (str lr, [sp, #-4]!)
   11ba4:	sub	sp, sp, #60	; 0x3c
   11ba8:	subs	r5, r0, #0
   11bac:	beq	11bf4 <__assert_fail@plt+0x908>
   11bb0:	movw	r3, #16792	; 0x4198
   11bb4:	movt	r3, #4
   11bb8:	ldr	r4, [r3]
   11bbc:	mov	r2, #5
   11bc0:	movw	r1, #1096	; 0x448
   11bc4:	movt	r1, #3
   11bc8:	mov	r0, #0
   11bcc:	bl	110a0 <dcgettext@plt>
   11bd0:	movw	r3, #16856	; 0x41d8
   11bd4:	movt	r3, #4
   11bd8:	ldr	r3, [r3]
   11bdc:	mov	r2, r0
   11be0:	mov	r1, #1
   11be4:	mov	r0, r4
   11be8:	bl	11214 <__fprintf_chk@plt>
   11bec:	mov	r0, r5
   11bf0:	bl	11190 <exit@plt>
   11bf4:	mov	r2, #5
   11bf8:	movw	r1, #1136	; 0x470
   11bfc:	movt	r1, #3
   11c00:	mov	r0, #0
   11c04:	bl	110a0 <dcgettext@plt>
   11c08:	movw	r3, #16856	; 0x41d8
   11c0c:	movt	r3, #4
   11c10:	ldr	r2, [r3]
   11c14:	mov	r1, r0
   11c18:	mov	r0, #1
   11c1c:	bl	111fc <__printf_chk@plt>
   11c20:	mov	r2, #5
   11c24:	movw	r1, #1172	; 0x494
   11c28:	movt	r1, #3
   11c2c:	mov	r0, #0
   11c30:	bl	110a0 <dcgettext@plt>
   11c34:	movw	r4, #16804	; 0x41a4
   11c38:	movt	r4, #4
   11c3c:	ldr	r1, [r4]
   11c40:	bl	10fe0 <fputs_unlocked@plt>
   11c44:	mov	r2, #5
   11c48:	movw	r1, #1244	; 0x4dc
   11c4c:	movt	r1, #3
   11c50:	mov	r0, #0
   11c54:	bl	110a0 <dcgettext@plt>
   11c58:	ldr	r1, [r4]
   11c5c:	bl	10fe0 <fputs_unlocked@plt>
   11c60:	mov	r2, #5
   11c64:	movw	r1, #1300	; 0x514
   11c68:	movt	r1, #3
   11c6c:	mov	r0, #0
   11c70:	bl	110a0 <dcgettext@plt>
   11c74:	ldr	r1, [r4]
   11c78:	bl	10fe0 <fputs_unlocked@plt>
   11c7c:	mov	r2, #5
   11c80:	movw	r1, #1376	; 0x560
   11c84:	movt	r1, #3
   11c88:	mov	r0, #0
   11c8c:	bl	110a0 <dcgettext@plt>
   11c90:	ldr	r1, [r4]
   11c94:	bl	10fe0 <fputs_unlocked@plt>
   11c98:	mov	r2, #5
   11c9c:	movw	r1, #1452	; 0x5ac
   11ca0:	movt	r1, #3
   11ca4:	mov	r0, #0
   11ca8:	bl	110a0 <dcgettext@plt>
   11cac:	ldr	r1, [r4]
   11cb0:	bl	10fe0 <fputs_unlocked@plt>
   11cb4:	mov	r2, #5
   11cb8:	movw	r1, #1524	; 0x5f4
   11cbc:	movt	r1, #3
   11cc0:	mov	r0, #0
   11cc4:	bl	110a0 <dcgettext@plt>
   11cc8:	ldr	r1, [r4]
   11ccc:	bl	10fe0 <fputs_unlocked@plt>
   11cd0:	mov	r2, #5
   11cd4:	movw	r1, #1676	; 0x68c
   11cd8:	movt	r1, #3
   11cdc:	mov	r0, #0
   11ce0:	bl	110a0 <dcgettext@plt>
   11ce4:	ldr	r1, [r4]
   11ce8:	bl	10fe0 <fputs_unlocked@plt>
   11cec:	mov	r2, #5
   11cf0:	movw	r1, #1744	; 0x6d0
   11cf4:	movt	r1, #3
   11cf8:	mov	r0, #0
   11cfc:	bl	110a0 <dcgettext@plt>
   11d00:	ldr	r1, [r4]
   11d04:	bl	10fe0 <fputs_unlocked@plt>
   11d08:	mov	r2, #5
   11d0c:	movw	r1, #1824	; 0x720
   11d10:	movt	r1, #3
   11d14:	mov	r0, #0
   11d18:	bl	110a0 <dcgettext@plt>
   11d1c:	ldr	r1, [r4]
   11d20:	bl	10fe0 <fputs_unlocked@plt>
   11d24:	mov	r2, #5
   11d28:	movw	r1, #1952	; 0x7a0
   11d2c:	movt	r1, #3
   11d30:	mov	r0, #0
   11d34:	bl	110a0 <dcgettext@plt>
   11d38:	ldr	r1, [r4]
   11d3c:	bl	10fe0 <fputs_unlocked@plt>
   11d40:	mov	r2, #5
   11d44:	movw	r1, #2392	; 0x958
   11d48:	movt	r1, #3
   11d4c:	mov	r0, #0
   11d50:	bl	110a0 <dcgettext@plt>
   11d54:	ldr	r1, [r4]
   11d58:	bl	10fe0 <fputs_unlocked@plt>
   11d5c:	mov	r2, #5
   11d60:	movw	r1, #2452	; 0x994
   11d64:	movt	r1, #3
   11d68:	mov	r0, #0
   11d6c:	bl	110a0 <dcgettext@plt>
   11d70:	ldr	r1, [r4]
   11d74:	bl	10fe0 <fputs_unlocked@plt>
   11d78:	mov	r2, #5
   11d7c:	movw	r1, #2500	; 0x9c4
   11d80:	movt	r1, #3
   11d84:	mov	r0, #0
   11d88:	bl	110a0 <dcgettext@plt>
   11d8c:	ldr	r1, [r4]
   11d90:	bl	10fe0 <fputs_unlocked@plt>
   11d94:	mov	r2, #5
   11d98:	movw	r1, #2556	; 0x9fc
   11d9c:	movt	r1, #3
   11da0:	mov	r0, #0
   11da4:	bl	110a0 <dcgettext@plt>
   11da8:	ldr	r1, [r4]
   11dac:	bl	10fe0 <fputs_unlocked@plt>
   11db0:	mov	r2, #5
   11db4:	movw	r1, #3032	; 0xbd8
   11db8:	movt	r1, #3
   11dbc:	mov	r0, #0
   11dc0:	bl	110a0 <dcgettext@plt>
   11dc4:	ldr	r1, [r4]
   11dc8:	bl	10fe0 <fputs_unlocked@plt>
   11dcc:	movw	r3, #452	; 0x1c4
   11dd0:	movt	r3, #3
   11dd4:	add	r0, r3, #92	; 0x5c
   11dd8:	ldr	r1, [r3, #92]	; 0x5c
   11ddc:	ldr	r3, [r3, #96]	; 0x60
   11de0:	str	r1, [sp]
   11de4:	str	r3, [sp, #4]
   11de8:	ldrd	r2, [r0, #8]
   11dec:	strd	r2, [sp, #8]
   11df0:	ldrd	r2, [r0, #16]
   11df4:	strd	r2, [sp, #16]
   11df8:	ldrd	r2, [r0, #24]
   11dfc:	strd	r2, [sp, #24]
   11e00:	ldrd	r2, [r0, #32]
   11e04:	strd	r2, [sp, #32]
   11e08:	ldrd	r2, [r0, #40]	; 0x28
   11e0c:	strd	r2, [sp, #40]	; 0x28
   11e10:	ldrd	r2, [r0, #48]	; 0x30
   11e14:	strd	r2, [sp, #48]	; 0x30
   11e18:	cmp	r1, #0
   11e1c:	moveq	r4, sp
   11e20:	beq	11e4c <__assert_fail@plt+0xb60>
   11e24:	mov	r4, sp
   11e28:	movw	r6, #1088	; 0x440
   11e2c:	movt	r6, #3
   11e30:	mov	r0, r6
   11e34:	bl	11004 <strcmp@plt>
   11e38:	cmp	r0, #0
   11e3c:	beq	11e4c <__assert_fail@plt+0xb60>
   11e40:	ldr	r1, [r4, #8]!
   11e44:	cmp	r1, #0
   11e48:	bne	11e30 <__assert_fail@plt+0xb44>
   11e4c:	ldr	r4, [r4, #4]
   11e50:	cmp	r4, #0
   11e54:	beq	11fb0 <__assert_fail@plt+0xcc4>
   11e58:	mov	r2, #5
   11e5c:	movw	r1, #3136	; 0xc40
   11e60:	movt	r1, #3
   11e64:	mov	r0, #0
   11e68:	bl	110a0 <dcgettext@plt>
   11e6c:	movw	r3, #3160	; 0xc58
   11e70:	movt	r3, #3
   11e74:	movw	r2, #3200	; 0xc80
   11e78:	movt	r2, #3
   11e7c:	mov	r1, r0
   11e80:	mov	r0, #1
   11e84:	bl	111fc <__printf_chk@plt>
   11e88:	mov	r1, #0
   11e8c:	mov	r0, #5
   11e90:	bl	11250 <setlocale@plt>
   11e94:	cmp	r0, #0
   11e98:	beq	11eb4 <__assert_fail@plt+0xbc8>
   11e9c:	mov	r2, #3
   11ea0:	movw	r1, #3216	; 0xc90
   11ea4:	movt	r1, #3
   11ea8:	bl	112bc <strncmp@plt>
   11eac:	cmp	r0, #0
   11eb0:	bne	11f30 <__assert_fail@plt+0xc44>
   11eb4:	mov	r2, #5
   11eb8:	movw	r1, #3292	; 0xcdc
   11ebc:	movt	r1, #3
   11ec0:	mov	r0, #0
   11ec4:	bl	110a0 <dcgettext@plt>
   11ec8:	movw	r6, #1088	; 0x440
   11ecc:	movt	r6, #3
   11ed0:	mov	r3, r6
   11ed4:	movw	r2, #3160	; 0xc58
   11ed8:	movt	r2, #3
   11edc:	mov	r1, r0
   11ee0:	mov	r0, #1
   11ee4:	bl	111fc <__printf_chk@plt>
   11ee8:	mov	r2, #5
   11eec:	movw	r1, #3320	; 0xcf8
   11ef0:	movt	r1, #3
   11ef4:	mov	r0, #0
   11ef8:	bl	110a0 <dcgettext@plt>
   11efc:	mov	r1, r0
   11f00:	movw	r2, #4576	; 0x11e0
   11f04:	movt	r2, #3
   11f08:	movw	r3, #3028	; 0xbd4
   11f0c:	movt	r3, #3
   11f10:	cmp	r4, r6
   11f14:	moveq	r3, r2
   11f18:	mov	r2, r4
   11f1c:	mov	r0, #1
   11f20:	bl	111fc <__printf_chk@plt>
   11f24:	b	11bec <__assert_fail@plt+0x900>
   11f28:	movw	r4, #1088	; 0x440
   11f2c:	movt	r4, #3
   11f30:	mov	r2, #5
   11f34:	movw	r1, #3220	; 0xc94
   11f38:	movt	r1, #3
   11f3c:	mov	r0, #0
   11f40:	bl	110a0 <dcgettext@plt>
   11f44:	movw	r3, #16804	; 0x41a4
   11f48:	movt	r3, #4
   11f4c:	ldr	r1, [r3]
   11f50:	bl	10fe0 <fputs_unlocked@plt>
   11f54:	b	11eb4 <__assert_fail@plt+0xbc8>
   11f58:	mov	r2, #5
   11f5c:	movw	r1, #3292	; 0xcdc
   11f60:	movt	r1, #3
   11f64:	mov	r0, #0
   11f68:	bl	110a0 <dcgettext@plt>
   11f6c:	movw	r4, #1088	; 0x440
   11f70:	movt	r4, #3
   11f74:	mov	r3, r4
   11f78:	movw	r2, #3160	; 0xc58
   11f7c:	movt	r2, #3
   11f80:	mov	r1, r0
   11f84:	mov	r0, #1
   11f88:	bl	111fc <__printf_chk@plt>
   11f8c:	mov	r2, #5
   11f90:	movw	r1, #3320	; 0xcf8
   11f94:	movt	r1, #3
   11f98:	mov	r0, #0
   11f9c:	bl	110a0 <dcgettext@plt>
   11fa0:	mov	r1, r0
   11fa4:	movw	r3, #4576	; 0x11e0
   11fa8:	movt	r3, #3
   11fac:	b	11f18 <__assert_fail@plt+0xc2c>
   11fb0:	mov	r2, #5
   11fb4:	movw	r1, #3136	; 0xc40
   11fb8:	movt	r1, #3
   11fbc:	mov	r0, #0
   11fc0:	bl	110a0 <dcgettext@plt>
   11fc4:	movw	r3, #3160	; 0xc58
   11fc8:	movt	r3, #3
   11fcc:	movw	r2, #3200	; 0xc80
   11fd0:	movt	r2, #3
   11fd4:	mov	r1, r0
   11fd8:	mov	r0, #1
   11fdc:	bl	111fc <__printf_chk@plt>
   11fe0:	mov	r1, #0
   11fe4:	mov	r0, #5
   11fe8:	bl	11250 <setlocale@plt>
   11fec:	cmp	r0, #0
   11ff0:	beq	11f58 <__assert_fail@plt+0xc6c>
   11ff4:	mov	r2, #3
   11ff8:	movw	r1, #3216	; 0xc90
   11ffc:	movt	r1, #3
   12000:	bl	112bc <strncmp@plt>
   12004:	cmp	r0, #0
   12008:	bne	11f28 <__assert_fail@plt+0xc3c>
   1200c:	mov	r2, #5
   12010:	movw	r1, #3292	; 0xcdc
   12014:	movt	r1, #3
   12018:	mov	r0, #0
   1201c:	bl	110a0 <dcgettext@plt>
   12020:	movw	r4, #1088	; 0x440
   12024:	movt	r4, #3
   12028:	mov	r3, r4
   1202c:	movw	r2, #3160	; 0xc58
   12030:	movt	r2, #3
   12034:	mov	r1, r0
   12038:	mov	r0, #1
   1203c:	bl	111fc <__printf_chk@plt>
   12040:	mov	r2, #5
   12044:	movw	r1, #3320	; 0xcf8
   12048:	movt	r1, #3
   1204c:	mov	r0, #0
   12050:	bl	110a0 <dcgettext@plt>
   12054:	mov	r1, r0
   12058:	movw	r3, #4576	; 0x11e0
   1205c:	movt	r3, #3
   12060:	b	11f18 <__assert_fail@plt+0xc2c>
   12064:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12068:	strd	r6, [sp, #8]
   1206c:	strd	r8, [sp, #16]
   12070:	strd	sl, [sp, #24]
   12074:	str	lr, [sp, #32]
   12078:	sub	sp, sp, #316	; 0x13c
   1207c:	str	r0, [sp, #24]
   12080:	mov	r5, r1
   12084:	ldr	r0, [r1]
   12088:	bl	2c00c <__assert_fail@plt+0x1ad20>
   1208c:	movw	r9, #3028	; 0xbd4
   12090:	movt	r9, #3
   12094:	mov	r1, r9
   12098:	mov	r0, #6
   1209c:	bl	11250 <setlocale@plt>
   120a0:	movw	r4, #3204	; 0xc84
   120a4:	movt	r4, #3
   120a8:	movw	r1, #3376	; 0xd30
   120ac:	movt	r1, #3
   120b0:	mov	r0, r4
   120b4:	bl	112a4 <bindtextdomain@plt>
   120b8:	mov	r0, r4
   120bc:	bl	110b8 <textdomain@plt>
   120c0:	movw	r0, #38436	; 0x9624
   120c4:	movt	r0, #1
   120c8:	bl	3019c <__assert_fail@plt+0x1eeb0>
   120cc:	movw	r0, #16804	; 0x41a4
   120d0:	movt	r0, #4
   120d4:	mov	r3, #0
   120d8:	mov	r2, #1
   120dc:	mov	r1, r3
   120e0:	ldr	r0, [r0]
   120e4:	bl	111e4 <setvbuf@plt>
   120e8:	mov	r3, #1
   120ec:	str	r3, [sp, #40]	; 0x28
   120f0:	mov	r3, #0
   120f4:	str	r3, [sp, #28]
   120f8:	movw	r7, #452	; 0x1c4
   120fc:	movt	r7, #3
   12100:	add	r6, r7, #240	; 0xf0
   12104:	movw	r4, #3512	; 0xdb8
   12108:	movt	r4, #3
   1210c:	movw	r8, #16680	; 0x4128
   12110:	movt	r8, #4
   12114:	b	123a4 <__assert_fail@plt+0x10b8>
   12118:	cmp	r0, #97	; 0x61
   1211c:	beq	121e4 <__assert_fail@plt+0xef8>
   12120:	ble	12144 <__assert_fail@plt+0xe58>
   12124:	cmp	r0, #108	; 0x6c
   12128:	beq	12244 <__assert_fail@plt+0xf58>
   1212c:	cmp	r0, #119	; 0x77
   12130:	beq	1233c <__assert_fail@plt+0x1050>
   12134:	cmp	r0, #99	; 0x63
   12138:	beq	1239c <__assert_fail@plt+0x10b0>
   1213c:	mov	r0, #1
   12140:	bl	11ba0 <__assert_fail@plt+0x8b4>
   12144:	cmn	r0, #3
   12148:	bne	121a0 <__assert_fail@plt+0xeb4>
   1214c:	movw	r3, #16696	; 0x4138
   12150:	movt	r3, #4
   12154:	movw	r0, #16804	; 0x41a4
   12158:	movt	r0, #4
   1215c:	mov	r4, #0
   12160:	str	r4, [sp, #8]
   12164:	movw	r2, #3480	; 0xd98
   12168:	movt	r2, #3
   1216c:	str	r2, [sp, #4]
   12170:	movw	r2, #3496	; 0xda8
   12174:	movt	r2, #3
   12178:	str	r2, [sp]
   1217c:	ldr	r3, [r3]
   12180:	movw	r2, #3200	; 0xc80
   12184:	movt	r2, #3
   12188:	movw	r1, #1088	; 0x440
   1218c:	movt	r1, #3
   12190:	ldr	r0, [r0]
   12194:	bl	2e824 <__assert_fail@plt+0x1d538>
   12198:	mov	r0, r4
   1219c:	bl	11190 <exit@plt>
   121a0:	cmn	r0, #2
   121a4:	bne	1213c <__assert_fail@plt+0xe50>
   121a8:	mov	r0, #0
   121ac:	bl	11ba0 <__assert_fail@plt+0x8b4>
   121b0:	movw	r3, #261	; 0x105
   121b4:	cmp	r0, r3
   121b8:	beq	12414 <__assert_fail@plt+0x1128>
   121bc:	cmp	r0, #260	; 0x104
   121c0:	ble	12420 <__assert_fail@plt+0x1134>
   121c4:	movw	r3, #262	; 0x106
   121c8:	cmp	r0, r3
   121cc:	bne	1213c <__assert_fail@plt+0xe50>
   121d0:	movw	r3, #16816	; 0x41b0
   121d4:	movt	r3, #4
   121d8:	mov	r2, #1
   121dc:	strb	r2, [r3, #15]
   121e0:	b	123a4 <__assert_fail@plt+0x10b8>
   121e4:	movw	r1, #16808	; 0x41a8
   121e8:	movt	r1, #4
   121ec:	mov	r3, #0
   121f0:	str	r3, [sp, #8]
   121f4:	movw	r3, #16700	; 0x413c
   121f8:	movt	r3, #4
   121fc:	ldr	r3, [r3]
   12200:	str	r3, [sp, #4]
   12204:	mov	r3, #4
   12208:	str	r3, [sp]
   1220c:	add	r3, r7, #148	; 0x94
   12210:	add	r2, r7, #192	; 0xc0
   12214:	ldr	r1, [r1]
   12218:	movw	r0, #3400	; 0xd48
   1221c:	movt	r0, #3
   12220:	bl	194fc <__assert_fail@plt+0x8210>
   12224:	add	r0, r7, r0, lsl #2
   12228:	ldr	r3, [r0, #148]	; 0x94
   1222c:	str	r3, [r8]
   12230:	movw	r3, #16816	; 0x41b0
   12234:	movt	r3, #4
   12238:	mov	r2, #1
   1223c:	strb	r2, [r3, #14]
   12240:	b	123a4 <__assert_fail@plt+0x10b8>
   12244:	movw	r9, #16808	; 0x41a8
   12248:	movt	r9, #4
   1224c:	ldr	fp, [r9]
   12250:	mov	r2, #5
   12254:	movw	r1, #3412	; 0xd54
   12258:	movt	r1, #3
   1225c:	mov	r0, #0
   12260:	bl	110a0 <dcgettext@plt>
   12264:	mov	sl, #0
   12268:	str	sl, [sp, #16]
   1226c:	str	r0, [sp, #12]
   12270:	movw	r3, #3028	; 0xbd4
   12274:	movt	r3, #3
   12278:	str	r3, [sp, #8]
   1227c:	mvn	r2, #0
   12280:	mvn	r3, #0
   12284:	strd	r2, [sp]
   12288:	mov	r2, #0
   1228c:	mov	r3, #0
   12290:	mov	r0, fp
   12294:	bl	2eef8 <__assert_fail@plt+0x1dc0c>
   12298:	movw	r3, #16816	; 0x41b0
   1229c:	movt	r3, #4
   122a0:	str	r0, [r3]
   122a4:	str	r1, [r3, #4]
   122a8:	ldr	r9, [r9]
   122ac:	and	r3, r0, #7
   122b0:	str	r3, [sp, #32]
   122b4:	str	sl, [sp, #36]	; 0x24
   122b8:	ldrd	r2, [sp, #32]
   122bc:	orrs	r3, r2, r3
   122c0:	beq	123a4 <__assert_fail@plt+0x10b8>
   122c4:	mov	r2, #5
   122c8:	movw	r1, #3428	; 0xd64
   122cc:	movt	r1, #3
   122d0:	mov	r0, sl
   122d4:	bl	110a0 <dcgettext@plt>
   122d8:	mov	r4, r0
   122dc:	mov	r0, r9
   122e0:	bl	2e308 <__assert_fail@plt+0x1d01c>
   122e4:	mov	r3, r0
   122e8:	mov	r2, r4
   122ec:	mov	r1, sl
   122f0:	mov	r0, sl
   122f4:	bl	11124 <error@plt>
   122f8:	mov	r2, #5
   122fc:	movw	r1, #3448	; 0xd78
   12300:	movt	r1, #3
   12304:	mov	r0, sl
   12308:	bl	110a0 <dcgettext@plt>
   1230c:	mov	r2, r0
   12310:	mov	r1, sl
   12314:	mov	r0, #1
   12318:	bl	11124 <error@plt>
   1231c:	movw	r3, #16816	; 0x41b0
   12320:	movt	r3, #4
   12324:	mov	r2, #1
   12328:	strb	r2, [r3, #16]
   1232c:	mov	r2, #0
   12330:	strb	r2, [r3, #17]
   12334:	strb	r2, [r3, #18]
   12338:	b	123a4 <__assert_fail@plt+0x10b8>
   1233c:	movw	r3, #16816	; 0x41b0
   12340:	movt	r3, #4
   12344:	mov	r2, #0
   12348:	strb	r2, [r3, #16]
   1234c:	mov	r1, #1
   12350:	strb	r1, [r3, #17]
   12354:	strb	r2, [r3, #18]
   12358:	b	123a4 <__assert_fail@plt+0x10b8>
   1235c:	movw	r3, #16816	; 0x41b0
   12360:	movt	r3, #4
   12364:	mov	r2, #0
   12368:	strb	r2, [r3, #16]
   1236c:	strb	r2, [r3, #17]
   12370:	mov	r2, #1
   12374:	strb	r2, [r3, #18]
   12378:	b	123a4 <__assert_fail@plt+0x10b8>
   1237c:	movw	r3, #16816	; 0x41b0
   12380:	movt	r3, #4
   12384:	mov	r2, #1
   12388:	strb	r2, [r3, #19]
   1238c:	b	123a4 <__assert_fail@plt+0x10b8>
   12390:	mov	r3, #0
   12394:	strb	r3, [r8, #4]
   12398:	b	123a4 <__assert_fail@plt+0x10b8>
   1239c:	mov	r3, #1
   123a0:	str	r3, [sp, #28]
   123a4:	mov	r3, #0
   123a8:	str	r3, [sp]
   123ac:	mov	r3, r6
   123b0:	mov	r2, r4
   123b4:	mov	r1, r5
   123b8:	ldr	r0, [sp, #24]
   123bc:	bl	11178 <getopt_long@plt>
   123c0:	cmn	r0, #1
   123c4:	beq	1242c <__assert_fail@plt+0x1140>
   123c8:	cmp	r0, #122	; 0x7a
   123cc:	beq	12390 <__assert_fail@plt+0x10a4>
   123d0:	ble	12118 <__assert_fail@plt+0xe2c>
   123d4:	movw	r3, #259	; 0x103
   123d8:	cmp	r0, r3
   123dc:	beq	1237c <__assert_fail@plt+0x1090>
   123e0:	cmp	r0, #260	; 0x104
   123e4:	bge	121b0 <__assert_fail@plt+0xec4>
   123e8:	movw	r3, #257	; 0x101
   123ec:	cmp	r0, r3
   123f0:	beq	1231c <__assert_fail@plt+0x1030>
   123f4:	bgt	1235c <__assert_fail@plt+0x1070>
   123f8:	cmp	r0, #256	; 0x100
   123fc:	bne	1213c <__assert_fail@plt+0xe50>
   12400:	movw	r3, #16816	; 0x41b0
   12404:	movt	r3, #4
   12408:	mov	r2, #1
   1240c:	strb	r2, [r3, #13]
   12410:	b	123a4 <__assert_fail@plt+0x10b8>
   12414:	mov	r3, #0
   12418:	str	r3, [sp, #40]	; 0x28
   1241c:	b	123a4 <__assert_fail@plt+0x10b8>
   12420:	mov	r3, #1
   12424:	str	r3, [sp, #40]	; 0x28
   12428:	b	123a4 <__assert_fail@plt+0x10b8>
   1242c:	movw	r3, #16816	; 0x41b0
   12430:	movt	r3, #4
   12434:	mov	r2, #3
   12438:	str	r2, [r3, #20]
   1243c:	ldrd	r2, [r3]
   12440:	orrs	r1, r2, r3
   12444:	beq	12650 <__assert_fail@plt+0x1364>
   12448:	movw	r1, #16680	; 0x4128
   1244c:	movt	r1, #4
   12450:	ldr	r1, [r1]
   12454:	cmp	r1, #9
   12458:	bne	125a8 <__assert_fail@plt+0x12bc>
   1245c:	cmp	r3, #0
   12460:	cmpeq	r2, #512	; 0x200
   12464:	bhi	125cc <__assert_fail@plt+0x12e0>
   12468:	movw	r3, #16816	; 0x41b0
   1246c:	movt	r3, #4
   12470:	ldr	r2, [r3]
   12474:	ldr	r1, [r3, #4]
   12478:	lsr	r2, r2, #2
   1247c:	orr	r2, r2, r1, lsl #30
   12480:	str	r2, [r3, #8]
   12484:	movw	r3, #16680	; 0x4128
   12488:	movt	r3, #4
   1248c:	ldrb	r3, [r3, #4]
   12490:	ldr	r2, [sp, #28]
   12494:	cmp	r3, #10
   12498:	moveq	r2, #0
   1249c:	andne	r2, r2, #1
   124a0:	cmp	r2, #0
   124a4:	bne	126d8 <__assert_fail@plt+0x13ec>
   124a8:	movw	r3, #16816	; 0x41b0
   124ac:	movt	r3, #4
   124b0:	ldrb	r3, [r3, #13]
   124b4:	eor	r3, r3, #1
   124b8:	ldr	r2, [sp, #28]
   124bc:	orrs	r3, r2, r3
   124c0:	beq	12728 <__assert_fail@plt+0x143c>
   124c4:	movw	r3, #16816	; 0x41b0
   124c8:	movt	r3, #4
   124cc:	ldrb	r3, [r3, #16]
   124d0:	eor	r3, r3, #1
   124d4:	ldr	r2, [sp, #28]
   124d8:	orrs	r3, r2, r3
   124dc:	beq	12754 <__assert_fail@plt+0x1468>
   124e0:	movw	r3, #16816	; 0x41b0
   124e4:	movt	r3, #4
   124e8:	ldrb	r3, [r3, #17]
   124ec:	eor	r3, r3, #1
   124f0:	ldr	r2, [sp, #28]
   124f4:	orrs	r3, r2, r3
   124f8:	beq	12780 <__assert_fail@plt+0x1494>
   124fc:	movw	r3, #16816	; 0x41b0
   12500:	movt	r3, #4
   12504:	ldrb	r3, [r3, #18]
   12508:	eor	r3, r3, #1
   1250c:	ldr	r2, [sp, #28]
   12510:	orrs	r3, r2, r3
   12514:	str	r3, [sp, #92]	; 0x5c
   12518:	beq	127ac <__assert_fail@plt+0x14c0>
   1251c:	movw	r2, #16816	; 0x41b0
   12520:	movt	r2, #4
   12524:	ldr	r3, [sp, #28]
   12528:	eor	r3, r3, #1
   1252c:	ldrb	r2, [r2, #19]
   12530:	ands	r3, r2, r3
   12534:	str	r3, [sp, #76]	; 0x4c
   12538:	bne	127d8 <__assert_fail@plt+0x14ec>
   1253c:	ldr	r2, [sp, #24]
   12540:	add	r3, r5, r2, lsl #2
   12544:	str	r3, [sp, #112]	; 0x70
   12548:	movw	r3, #16784	; 0x4190
   1254c:	movt	r3, #4
   12550:	ldr	r3, [r3]
   12554:	cmp	r3, r2
   12558:	beq	12804 <__assert_fail@plt+0x1518>
   1255c:	movw	r3, #16784	; 0x4190
   12560:	movt	r3, #4
   12564:	ldr	r3, [r3]
   12568:	add	r5, r5, r3, lsl #2
   1256c:	ldr	r3, [sp, #112]	; 0x70
   12570:	cmp	r3, r5
   12574:	bls	132e8 <__assert_fail@plt+0x1ffc>
   12578:	str	r5, [sp, #60]	; 0x3c
   1257c:	movw	r3, #452	; 0x1c4
   12580:	movt	r3, #3
   12584:	str	r3, [sp, #56]	; 0x38
   12588:	movw	r2, #16680	; 0x4128
   1258c:	movt	r2, #4
   12590:	str	r2, [sp, #64]	; 0x40
   12594:	movw	fp, #16816	; 0x41b0
   12598:	movt	fp, #4
   1259c:	str	r3, [sp, #120]	; 0x78
   125a0:	mov	sl, fp
   125a4:	b	13254 <__assert_fail@plt+0x1f68>
   125a8:	mov	r2, #5
   125ac:	movw	r1, #3524	; 0xdc4
   125b0:	movt	r1, #3
   125b4:	mov	r0, #0
   125b8:	bl	110a0 <dcgettext@plt>
   125bc:	mov	r2, r0
   125c0:	mov	r1, #0
   125c4:	mov	r0, #1
   125c8:	bl	11124 <error@plt>
   125cc:	mov	r2, #5
   125d0:	movw	r1, #3428	; 0xd64
   125d4:	movt	r1, #3
   125d8:	mov	r0, #0
   125dc:	bl	110a0 <dcgettext@plt>
   125e0:	mov	r4, r0
   125e4:	mov	r0, r9
   125e8:	bl	2e308 <__assert_fail@plt+0x1d01c>
   125ec:	mov	r3, r0
   125f0:	mov	r2, r4
   125f4:	mov	r1, #0
   125f8:	mov	r0, r1
   125fc:	bl	11124 <error@plt>
   12600:	mov	r2, #5
   12604:	movw	r1, #3576	; 0xdf8
   12608:	movt	r1, #3
   1260c:	mov	r0, #0
   12610:	bl	110a0 <dcgettext@plt>
   12614:	mov	r4, r0
   12618:	movw	r3, #452	; 0x1c4
   1261c:	movt	r3, #3
   12620:	movw	r2, #16680	; 0x4128
   12624:	movt	r2, #4
   12628:	ldr	r2, [r2]
   1262c:	ldr	r0, [r3, r2, lsl #2]
   12630:	bl	2e308 <__assert_fail@plt+0x1d01c>
   12634:	mov	r3, #512	; 0x200
   12638:	str	r3, [sp]
   1263c:	mov	r3, r0
   12640:	mov	r2, r4
   12644:	mov	r1, #0
   12648:	mov	r0, #1
   1264c:	bl	11124 <error@plt>
   12650:	movw	r1, #16816	; 0x41b0
   12654:	movt	r1, #4
   12658:	movw	r3, #452	; 0x1c4
   1265c:	movt	r3, #3
   12660:	movw	r2, #16680	; 0x4128
   12664:	movt	r2, #4
   12668:	ldr	r0, [r2]
   1266c:	add	r3, r3, r0, lsl #2
   12670:	ldr	r2, [r3, #480]	; 0x1e0
   12674:	mov	r6, r2
   12678:	asr	r7, r2, #31
   1267c:	strd	r6, [r1]
   12680:	ldr	r3, [r1, #4]
   12684:	lsr	r2, r2, #2
   12688:	orr	r2, r2, r3, lsl #30
   1268c:	str	r2, [r1, #8]
   12690:	ldr	r3, [sp, #28]
   12694:	cmp	r0, #2
   12698:	movhi	r3, #0
   1269c:	andls	r3, r3, #1
   126a0:	cmp	r3, #0
   126a4:	beq	12484 <__assert_fail@plt+0x1198>
   126a8:	ldrb	r3, [r1, #14]
   126ac:	cmp	r3, #0
   126b0:	bne	12704 <__assert_fail@plt+0x1418>
   126b4:	movw	r3, #16680	; 0x4128
   126b8:	movt	r3, #4
   126bc:	ldrb	r3, [r3, #4]
   126c0:	ldr	r2, [sp, #28]
   126c4:	cmp	r3, #10
   126c8:	moveq	r2, #0
   126cc:	andne	r2, r2, #1
   126d0:	cmp	r2, #0
   126d4:	beq	124e0 <__assert_fail@plt+0x11f4>
   126d8:	mov	r2, #5
   126dc:	movw	r1, #3676	; 0xe5c
   126e0:	movt	r1, #3
   126e4:	mov	r0, #0
   126e8:	bl	110a0 <dcgettext@plt>
   126ec:	mov	r2, r0
   126f0:	mov	r1, #0
   126f4:	mov	r0, r1
   126f8:	bl	11124 <error@plt>
   126fc:	mov	r0, #1
   12700:	bl	11ba0 <__assert_fail@plt+0x8b4>
   12704:	mov	r2, #5
   12708:	movw	r1, #3616	; 0xe20
   1270c:	movt	r1, #3
   12710:	mov	r0, #0
   12714:	bl	110a0 <dcgettext@plt>
   12718:	mov	r2, r0
   1271c:	mov	r1, #0
   12720:	mov	r0, #1
   12724:	bl	11124 <error@plt>
   12728:	mov	r2, #5
   1272c:	movw	r1, #3736	; 0xe98
   12730:	movt	r1, #3
   12734:	mov	r0, #0
   12738:	bl	110a0 <dcgettext@plt>
   1273c:	mov	r2, r0
   12740:	mov	r1, #0
   12744:	mov	r0, r1
   12748:	bl	11124 <error@plt>
   1274c:	mov	r0, #1
   12750:	bl	11ba0 <__assert_fail@plt+0x8b4>
   12754:	mov	r2, #5
   12758:	movw	r1, #3808	; 0xee0
   1275c:	movt	r1, #3
   12760:	mov	r0, #0
   12764:	bl	110a0 <dcgettext@plt>
   12768:	mov	r2, r0
   1276c:	mov	r1, #0
   12770:	mov	r0, r1
   12774:	bl	11124 <error@plt>
   12778:	mov	r0, #1
   1277c:	bl	11ba0 <__assert_fail@plt+0x8b4>
   12780:	mov	r2, #5
   12784:	movw	r1, #3872	; 0xf20
   12788:	movt	r1, #3
   1278c:	mov	r0, #0
   12790:	bl	110a0 <dcgettext@plt>
   12794:	mov	r2, r0
   12798:	mov	r1, #0
   1279c:	mov	r0, r1
   127a0:	bl	11124 <error@plt>
   127a4:	mov	r0, #1
   127a8:	bl	11ba0 <__assert_fail@plt+0x8b4>
   127ac:	mov	r2, #5
   127b0:	movw	r1, #3936	; 0xf60
   127b4:	movt	r1, #3
   127b8:	mov	r0, #0
   127bc:	bl	110a0 <dcgettext@plt>
   127c0:	mov	r2, r0
   127c4:	mov	r1, #0
   127c8:	mov	r0, r1
   127cc:	bl	11124 <error@plt>
   127d0:	mov	r0, #1
   127d4:	bl	11ba0 <__assert_fail@plt+0x8b4>
   127d8:	mov	r2, #5
   127dc:	movw	r1, #4000	; 0xfa0
   127e0:	movt	r1, #3
   127e4:	mov	r0, #0
   127e8:	bl	110a0 <dcgettext@plt>
   127ec:	mov	r2, r0
   127f0:	mov	r1, #0
   127f4:	mov	r0, r1
   127f8:	bl	11124 <error@plt>
   127fc:	mov	r0, #1
   12800:	bl	11ba0 <__assert_fail@plt+0x8b4>
   12804:	movw	r3, #1080	; 0x438
   12808:	movt	r3, #3
   1280c:	str	r3, [r5, r2, lsl #2]
   12810:	ldr	r3, [sp, #112]	; 0x70
   12814:	add	r3, r3, #4
   12818:	str	r3, [sp, #112]	; 0x70
   1281c:	b	1255c <__assert_fail@plt+0x1270>
   12820:	movw	r1, #1084	; 0x43c
   12824:	movt	r1, #3
   12828:	ldr	r0, [sp, #68]	; 0x44
   1282c:	bl	2b268 <__assert_fail@plt+0x19f7c>
   12830:	subs	fp, r0, #0
   12834:	bne	132b0 <__assert_fail@plt+0x1fc4>
   12838:	bl	111c0 <__errno_location@plt>
   1283c:	ldr	r4, [r0]
   12840:	ldr	r2, [sp, #68]	; 0x44
   12844:	mov	r1, #3
   12848:	mov	r0, #0
   1284c:	bl	2e13c <__assert_fail@plt+0x1ce50>
   12850:	mov	r3, r0
   12854:	movw	r2, #3444	; 0xd74
   12858:	movt	r2, #3
   1285c:	mov	r1, r4
   12860:	mov	r0, #0
   12864:	bl	11124 <error@plt>
   12868:	ldr	r3, [sp, #76]	; 0x4c
   1286c:	b	13168 <__assert_fail@plt+0x1e7c>
   12870:	mov	r2, #5
   12874:	movw	r1, #4080	; 0xff0
   12878:	movt	r1, #3
   1287c:	mov	r0, #0
   12880:	bl	110a0 <dcgettext@plt>
   12884:	mov	r4, r0
   12888:	ldr	r2, [sp, #68]	; 0x44
   1288c:	mov	r1, #3
   12890:	mov	r0, #0
   12894:	bl	2e13c <__assert_fail@plt+0x1ce50>
   12898:	mov	r3, r0
   1289c:	mov	r2, r4
   128a0:	mov	r1, #0
   128a4:	mov	r0, #1
   128a8:	bl	11124 <error@plt>
   128ac:	mov	r5, #0
   128b0:	b	13538 <__assert_fail@plt+0x224c>
   128b4:	add	r3, r6, r5
   128b8:	str	r3, [sp, #44]	; 0x2c
   128bc:	ldr	r3, [sl, #24]
   128c0:	cmp	r3, #0
   128c4:	bne	128f8 <__assert_fail@plt+0x160c>
   128c8:	movw	r0, #3372	; 0xd2c
   128cc:	movt	r0, #3
   128d0:	movw	r7, #452	; 0x1c4
   128d4:	movt	r7, #3
   128d8:	bl	111a8 <strlen@plt>
   128dc:	ldr	r3, [sl, #24]
   128e0:	cmp	r3, r0
   128e4:	movcs	r0, r3
   128e8:	str	r0, [sl, #24]
   128ec:	ldr	r0, [r7, #4]!
   128f0:	cmp	r0, #0
   128f4:	bne	128d8 <__assert_fail@plt+0x15ec>
   128f8:	ldr	r0, [sl, #24]
   128fc:	ldr	r1, [sp, #44]	; 0x2c
   12900:	ldrb	r3, [r1]
   12904:	tst	r3, #223	; 0xdf
   12908:	beq	13660 <__assert_fail@plt+0x2374>
   1290c:	cmp	r3, #9
   12910:	cmpne	r3, #45	; 0x2d
   12914:	movne	r2, #1
   12918:	moveq	r2, #0
   1291c:	cmp	r3, #40	; 0x28
   12920:	moveq	r3, #0
   12924:	andne	r3, r2, #1
   12928:	cmp	r3, #0
   1292c:	beq	13668 <__assert_fail@plt+0x237c>
   12930:	mov	r7, #0
   12934:	add	r7, r7, #1
   12938:	cmp	r7, r0
   1293c:	bhi	13464 <__assert_fail@plt+0x2178>
   12940:	ldrb	r3, [r1, #1]!
   12944:	tst	r3, #223	; 0xdf
   12948:	beq	12970 <__assert_fail@plt+0x1684>
   1294c:	cmp	r3, #9
   12950:	cmpne	r3, #45	; 0x2d
   12954:	movne	r2, #1
   12958:	moveq	r2, #0
   1295c:	cmp	r3, #40	; 0x28
   12960:	moveq	r3, #0
   12964:	andne	r3, r2, #1
   12968:	cmp	r3, #0
   1296c:	bne	12934 <__assert_fail@plt+0x1648>
   12970:	ldr	r2, [sp, #44]	; 0x2c
   12974:	ldrb	r3, [r2, r7]
   12978:	str	r3, [sp, #48]	; 0x30
   1297c:	mov	r3, #0
   12980:	strb	r3, [r2, r7]
   12984:	ldr	r1, [sp, #120]	; 0x78
   12988:	mov	r0, r2
   1298c:	bl	192bc <__assert_fail@plt+0x7fd0>
   12990:	ldr	r2, [sp, #44]	; 0x2c
   12994:	ldr	r3, [sp, #48]	; 0x30
   12998:	strb	r3, [r2, r7]
   1299c:	cmp	r0, #2
   129a0:	ble	13464 <__assert_fail@plt+0x2178>
   129a4:	ldr	r3, [sp, #64]	; 0x40
   129a8:	str	r0, [r3]
   129ac:	b	13558 <__assert_fail@plt+0x226c>
   129b0:	add	r5, r5, #1
   129b4:	mov	r3, #0
   129b8:	str	r3, [sp, #156]	; 0x9c
   129bc:	subs	r4, r4, r5
   129c0:	beq	13464 <__assert_fail@plt+0x2178>
   129c4:	add	r7, r6, r5
   129c8:	subs	r4, r4, #1
   129cc:	beq	12a24 <__assert_fail@plt+0x1738>
   129d0:	ldrb	r3, [r7, r4]
   129d4:	cmp	r3, #41	; 0x29
   129d8:	beq	129f0 <__assert_fail@plt+0x1704>
   129dc:	subs	r4, r4, #1
   129e0:	beq	12a24 <__assert_fail@plt+0x1738>
   129e4:	ldrb	r3, [r7, r4]
   129e8:	cmp	r3, #41	; 0x29
   129ec:	bne	129dc <__assert_fail@plt+0x16f0>
   129f0:	add	r5, r7, r4
   129f4:	ldr	r3, [sp, #88]	; 0x58
   129f8:	cmp	r3, #0
   129fc:	bne	12a3c <__assert_fail@plt+0x1750>
   12a00:	add	r4, r4, #1
   12a04:	mov	r3, #0
   12a08:	strb	r3, [r5]
   12a0c:	ldrb	r3, [r7, r4]
   12a10:	cmp	r3, #9
   12a14:	cmpne	r3, #32
   12a18:	bne	12a54 <__assert_fail@plt+0x1768>
   12a1c:	add	r4, r4, #1
   12a20:	b	12a0c <__assert_fail@plt+0x1720>
   12a24:	ldrb	r3, [r6, r5]
   12a28:	cmp	r3, #41	; 0x29
   12a2c:	bne	13464 <__assert_fail@plt+0x2178>
   12a30:	mov	r5, r7
   12a34:	mov	r4, #0
   12a38:	b	129f4 <__assert_fail@plt+0x1708>
   12a3c:	mov	r1, r4
   12a40:	mov	r0, r7
   12a44:	bl	113e8 <__assert_fail@plt+0xfc>
   12a48:	cmp	r0, #0
   12a4c:	bne	12a00 <__assert_fail@plt+0x1714>
   12a50:	b	13464 <__assert_fail@plt+0x2178>
   12a54:	cmp	r3, #61	; 0x3d
   12a58:	bne	13464 <__assert_fail@plt+0x2178>
   12a5c:	add	r4, r4, #1
   12a60:	add	r3, r7, r4
   12a64:	str	r3, [sp, #48]	; 0x30
   12a68:	ldrb	r2, [r3], #1
   12a6c:	cmp	r2, #9
   12a70:	cmpne	r2, #32
   12a74:	beq	12a64 <__assert_fail@plt+0x1778>
   12a78:	ldr	r0, [sp, #48]	; 0x30
   12a7c:	bl	11888 <__assert_fail@plt+0x59c>
   12a80:	b	12b34 <__assert_fail@plt+0x1848>
   12a84:	sub	r2, r4, r5
   12a88:	ldrb	r1, [r6, r5]
   12a8c:	ldr	r3, [sl, #20]
   12a90:	cmp	r1, #92	; 0x5c
   12a94:	addeq	r3, r3, #1
   12a98:	cmp	r2, r3
   12a9c:	bcc	13464 <__assert_fail@plt+0x2178>
   12aa0:	cmp	r7, #9
   12aa4:	beq	12c40 <__assert_fail@plt+0x1954>
   12aa8:	ldr	r3, [sl, #8]
   12aac:	add	r5, r5, r3
   12ab0:	ldrb	r3, [r6, r5]
   12ab4:	cmp	r3, #32
   12ab8:	cmpne	r3, #9
   12abc:	bne	13464 <__assert_fail@plt+0x2178>
   12ac0:	mov	r3, #0
   12ac4:	strb	r3, [r6, r5]
   12ac8:	ldr	r0, [sp, #48]	; 0x30
   12acc:	bl	11888 <__assert_fail@plt+0x59c>
   12ad0:	cmp	r0, #0
   12ad4:	beq	13464 <__assert_fail@plt+0x2178>
   12ad8:	add	r1, r5, #1
   12adc:	sub	r3, r4, r1
   12ae0:	cmp	r3, #1
   12ae4:	beq	12af8 <__assert_fail@plt+0x180c>
   12ae8:	ldrb	r3, [r6, r1]
   12aec:	cmp	r3, #32
   12af0:	cmpne	r3, #42	; 0x2a
   12af4:	beq	12cb4 <__assert_fail@plt+0x19c8>
   12af8:	ldr	r2, [sp, #64]	; 0x40
   12afc:	ldr	r3, [r2, #8]
   12b00:	cmp	r3, #0
   12b04:	beq	13464 <__assert_fail@plt+0x2178>
   12b08:	mov	r3, #1
   12b0c:	str	r3, [r2, #8]
   12b10:	add	r7, r6, r1
   12b14:	ldr	r3, [sp, #88]	; 0x58
   12b18:	cmp	r3, #0
   12b1c:	beq	12b3c <__assert_fail@plt+0x1850>
   12b20:	sub	r1, r4, r1
   12b24:	mov	r0, r7
   12b28:	bl	113e8 <__assert_fail@plt+0xfc>
   12b2c:	adds	r0, r0, #0
   12b30:	movne	r0, #1
   12b34:	cmp	r0, #0
   12b38:	beq	13464 <__assert_fail@plt+0x2178>
   12b3c:	ldr	r3, [sp, #96]	; 0x60
   12b40:	cmp	r3, #0
   12b44:	bne	12b60 <__assert_fail@plt+0x1874>
   12b48:	movw	r1, #1080	; 0x438
   12b4c:	movt	r1, #3
   12b50:	mov	r0, r7
   12b54:	bl	11004 <strcmp@plt>
   12b58:	cmp	r0, #0
   12b5c:	beq	13464 <__assert_fail@plt+0x2178>
   12b60:	ldrb	r3, [sl, #16]
   12b64:	cmp	r3, #0
   12b68:	movne	r0, #0
   12b6c:	bne	12b84 <__assert_fail@plt+0x1898>
   12b70:	mov	r1, #10
   12b74:	mov	r0, r7
   12b78:	bl	111b4 <strchr@plt>
   12b7c:	adds	r0, r0, #0
   12b80:	movne	r0, #1
   12b84:	mov	r4, r0
   12b88:	str	r0, [sp, #44]	; 0x2c
   12b8c:	add	r3, sp, #160	; 0xa0
   12b90:	str	r3, [sp]
   12b94:	add	r3, sp, #147	; 0x93
   12b98:	add	r2, sp, #168	; 0xa8
   12b9c:	add	r1, sp, #156	; 0x9c
   12ba0:	mov	r0, r7
   12ba4:	bl	11900 <__assert_fail@plt+0x614>
   12ba8:	subs	r6, r0, #0
   12bac:	bne	12d48 <__assert_fail@plt+0x1a5c>
   12bb0:	ldr	r3, [sp, #80]	; 0x50
   12bb4:	adds	r3, r3, #1
   12bb8:	str	r3, [sp, #80]	; 0x50
   12bbc:	ldr	r3, [sp, #84]	; 0x54
   12bc0:	adc	r3, r3, #0
   12bc4:	str	r3, [sp, #84]	; 0x54
   12bc8:	ldrb	r3, [sl, #16]
   12bcc:	cmp	r3, #0
   12bd0:	bne	12d60 <__assert_fail@plt+0x1a74>
   12bd4:	cmp	r4, #0
   12bd8:	beq	12c08 <__assert_fail@plt+0x191c>
   12bdc:	movw	r3, #16804	; 0x41a4
   12be0:	movt	r3, #4
   12be4:	ldr	r0, [r3]
   12be8:	ldr	r3, [r0, #20]
   12bec:	ldr	r2, [r0, #24]
   12bf0:	cmp	r3, r2
   12bf4:	addcc	r2, r3, #1
   12bf8:	strcc	r2, [r0, #20]
   12bfc:	movcc	r2, #92	; 0x5c
   12c00:	strbcc	r2, [r3]
   12c04:	bcs	12d3c <__assert_fail@plt+0x1a50>
   12c08:	ldr	r1, [sp, #44]	; 0x2c
   12c0c:	mov	r0, r7
   12c10:	bl	114cc <__assert_fail@plt+0x1e0>
   12c14:	mov	r2, #5
   12c18:	movw	r1, #4156	; 0x103c
   12c1c:	movt	r1, #3
   12c20:	mov	r0, #0
   12c24:	bl	110a0 <dcgettext@plt>
   12c28:	mov	r2, r0
   12c2c:	movw	r1, #4176	; 0x1050
   12c30:	movt	r1, #3
   12c34:	mov	r0, #1
   12c38:	bl	111fc <__printf_chk@plt>
   12c3c:	b	12d60 <__assert_fail@plt+0x1a74>
   12c40:	mov	r3, #0
   12c44:	str	r3, [sl, #8]
   12c48:	bl	11184 <__ctype_b_loc@plt>
   12c4c:	ldr	ip, [r0]
   12c50:	ldr	r0, [sp, #76]	; 0x4c
   12c54:	ldr	r7, [sp, #48]	; 0x30
   12c58:	mov	r2, r7
   12c5c:	ldr	lr, [sp, #28]
   12c60:	b	12c68 <__assert_fail@plt+0x197c>
   12c64:	mov	r0, lr
   12c68:	sub	r1, r2, r7
   12c6c:	ldrb	r3, [r2], #1
   12c70:	lsl	r3, r3, #1
   12c74:	ldrh	r3, [ip, r3]
   12c78:	tst	r3, #4096	; 0x1000
   12c7c:	bne	12c64 <__assert_fail@plt+0x1978>
   12c80:	cmp	r0, #0
   12c84:	beq	13464 <__assert_fail@plt+0x2178>
   12c88:	str	r1, [sl, #8]
   12c8c:	sub	r3, r1, #2
   12c90:	cmp	r3, #126	; 0x7e
   12c94:	bhi	13464 <__assert_fail@plt+0x2178>
   12c98:	tst	r1, #1
   12c9c:	bne	13464 <__assert_fail@plt+0x2178>
   12ca0:	lsl	r1, r1, #2
   12ca4:	str	r1, [sl]
   12ca8:	mov	r3, #0
   12cac:	str	r3, [sl, #4]
   12cb0:	b	12aa8 <__assert_fail@plt+0x17bc>
   12cb4:	ldr	r0, [sp, #64]	; 0x40
   12cb8:	ldr	r2, [r0, #8]
   12cbc:	cmp	r2, #1
   12cc0:	beq	12b10 <__assert_fail@plt+0x1824>
   12cc4:	mov	r2, #0
   12cc8:	str	r2, [r0, #8]
   12ccc:	add	r1, r5, #2
   12cd0:	cmp	r3, #42	; 0x2a
   12cd4:	movne	r3, #0
   12cd8:	moveq	r3, #1
   12cdc:	str	r3, [sp, #156]	; 0x9c
   12ce0:	b	12b10 <__assert_fail@plt+0x1824>
   12ce4:	mov	r2, #5
   12ce8:	movw	r1, #4108	; 0x100c
   12cec:	movt	r1, #3
   12cf0:	mov	r0, #0
   12cf4:	bl	110a0 <dcgettext@plt>
   12cf8:	mov	r4, r0
   12cfc:	ldr	r2, [sp, #68]	; 0x44
   12d00:	mov	r1, #3
   12d04:	mov	r0, #0
   12d08:	bl	2e13c <__assert_fail@plt+0x1ce50>
   12d0c:	ldr	r3, [sp, #64]	; 0x40
   12d10:	ldr	r3, [r3]
   12d14:	ldr	r2, [sp, #56]	; 0x38
   12d18:	ldr	r3, [r2, r3, lsl #2]
   12d1c:	str	r3, [sp, #8]
   12d20:	strd	r8, [sp]
   12d24:	mov	r3, r0
   12d28:	mov	r2, r4
   12d2c:	mov	r1, #0
   12d30:	mov	r0, r1
   12d34:	bl	11124 <error@plt>
   12d38:	b	13488 <__assert_fail@plt+0x219c>
   12d3c:	mov	r1, #92	; 0x5c
   12d40:	bl	11244 <__overflow@plt>
   12d44:	b	12c08 <__assert_fail@plt+0x191c>
   12d48:	ldrb	r3, [sl, #13]
   12d4c:	cmp	r3, #0
   12d50:	beq	12d6c <__assert_fail@plt+0x1a80>
   12d54:	ldrb	r3, [sp, #147]	; 0x93
   12d58:	cmp	r3, #0
   12d5c:	beq	12d6c <__assert_fail@plt+0x1a80>
   12d60:	ldr	r3, [sp, #28]
   12d64:	str	r3, [sp, #100]	; 0x64
   12d68:	b	13488 <__assert_fail@plt+0x219c>
   12d6c:	ldr	r3, [sl, #8]
   12d70:	lsr	r5, r3, #1
   12d74:	cmp	r3, #1
   12d78:	bls	13368 <__assert_fail@plt+0x207c>
   12d7c:	bl	11160 <__ctype_tolower_loc@plt>
   12d80:	ldr	r1, [r0]
   12d84:	add	r2, sp, #167	; 0xa7
   12d88:	mov	r4, #0
   12d8c:	ldr	r3, [sp, #48]	; 0x30
   12d90:	add	ip, r3, #1
   12d94:	strd	r8, [sp, #48]	; 0x30
   12d98:	mov	r9, fp
   12d9c:	ldr	fp, [sp, #56]	; 0x38
   12da0:	str	sl, [sp, #72]	; 0x48
   12da4:	mov	sl, r7
   12da8:	mov	r7, r6
   12dac:	mov	r6, r5
   12db0:	mov	r5, ip
   12db4:	mov	ip, r3
   12db8:	ldrb	r3, [r2, #1]!
   12dbc:	ldrb	lr, [ip, r4, lsl #1]
   12dc0:	add	r0, fp, r3, lsr #4
   12dc4:	ldrb	r0, [r0, #528]	; 0x210
   12dc8:	ldr	lr, [r1, lr, lsl #2]
   12dcc:	cmp	lr, r0
   12dd0:	bne	12dfc <__assert_fail@plt+0x1b10>
   12dd4:	ldrb	r0, [r5, r4, lsl #1]
   12dd8:	and	r3, r3, #15
   12ddc:	add	r3, fp, r3
   12de0:	ldrb	r3, [r3, #528]	; 0x210
   12de4:	ldr	r0, [r1, r0, lsl #2]
   12de8:	cmp	r0, r3
   12dec:	bne	12dfc <__assert_fail@plt+0x1b10>
   12df0:	add	r4, r4, #1
   12df4:	cmp	r6, r4
   12df8:	bhi	12db8 <__assert_fail@plt+0x1acc>
   12dfc:	mov	fp, r9
   12e00:	ldrd	r8, [sp, #48]	; 0x30
   12e04:	mov	r5, r6
   12e08:	mov	r6, r7
   12e0c:	mov	r7, sl
   12e10:	ldr	sl, [sp, #72]	; 0x48
   12e14:	cmp	r5, r4
   12e18:	beq	1336c <__assert_fail@plt+0x2080>
   12e1c:	ldr	r3, [sp, #104]	; 0x68
   12e20:	adds	r3, r3, #1
   12e24:	str	r3, [sp, #104]	; 0x68
   12e28:	ldr	r3, [sp, #108]	; 0x6c
   12e2c:	adc	r3, r3, #0
   12e30:	str	r3, [sp, #108]	; 0x6c
   12e34:	ldrb	r3, [sl, #16]
   12e38:	cmp	r3, #0
   12e3c:	bne	12d60 <__assert_fail@plt+0x1a74>
   12e40:	ldr	r3, [sp, #44]	; 0x2c
   12e44:	cmp	r3, #0
   12e48:	bne	133a0 <__assert_fail@plt+0x20b4>
   12e4c:	ldr	r1, [sp, #44]	; 0x2c
   12e50:	mov	r0, r7
   12e54:	bl	114cc <__assert_fail@plt+0x1e0>
   12e58:	mov	r2, #5
   12e5c:	movw	r1, #4184	; 0x1058
   12e60:	movt	r1, #3
   12e64:	mov	r0, #0
   12e68:	bl	110a0 <dcgettext@plt>
   12e6c:	mov	r2, r0
   12e70:	movw	r1, #4176	; 0x1050
   12e74:	movt	r1, #3
   12e78:	mov	r0, #1
   12e7c:	bl	111fc <__printf_chk@plt>
   12e80:	b	12d60 <__assert_fail@plt+0x1a74>
   12e84:	mov	r1, #92	; 0x5c
   12e88:	bl	11244 <__overflow@plt>
   12e8c:	b	133cc <__assert_fail@plt+0x20e0>
   12e90:	ldr	r0, [sp, #148]	; 0x94
   12e94:	bl	2b318 <__assert_fail@plt+0x1a02c>
   12e98:	ldr	r4, [fp]
   12e9c:	eor	r4, r4, #32
   12ea0:	ubfx	r4, r4, #5, #1
   12ea4:	rsb	r5, r4, #0
   12ea8:	ldr	r3, [sp, #96]	; 0x60
   12eac:	cmp	r3, #0
   12eb0:	bne	130a8 <__assert_fail@plt+0x1dbc>
   12eb4:	mov	r0, fp
   12eb8:	bl	1128c <clearerr_unlocked@plt>
   12ebc:	cmp	r5, #0
   12ec0:	bge	130d0 <__assert_fail@plt+0x1de4>
   12ec4:	ldr	r3, [sp, #100]	; 0x64
   12ec8:	cmp	r3, #0
   12ecc:	beq	13124 <__assert_fail@plt+0x1e38>
   12ed0:	ldrb	r3, [sl, #16]
   12ed4:	cmp	r3, #0
   12ed8:	bne	13050 <__assert_fail@plt+0x1d64>
   12edc:	ldrd	r0, [sp, #32]
   12ee0:	orrs	r3, r0, r1
   12ee4:	beq	12f50 <__assert_fail@plt+0x1c64>
   12ee8:	mvn	r2, #0
   12eec:	mov	r3, #0
   12ef0:	cmp	r1, r3
   12ef4:	cmpeq	r0, r2
   12ef8:	ldrls	r3, [sp, #32]
   12efc:	bls	12f18 <__assert_fail@plt+0x1c2c>
   12f00:	movw	r2, #16960	; 0x4240
   12f04:	movt	r2, #15
   12f08:	mov	r3, #0
   12f0c:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   12f10:	add	r3, r2, #999424	; 0xf4000
   12f14:	add	r3, r3, #576	; 0x240
   12f18:	mov	r2, #5
   12f1c:	str	r2, [sp]
   12f20:	movw	r2, #4260	; 0x10a4
   12f24:	movt	r2, #3
   12f28:	movw	r1, #4308	; 0x10d4
   12f2c:	movt	r1, #3
   12f30:	mov	r0, #0
   12f34:	bl	112e0 <dcngettext@plt>
   12f38:	ldrd	r2, [sp, #32]
   12f3c:	strd	r2, [sp]
   12f40:	mov	r2, r0
   12f44:	mov	r1, #0
   12f48:	mov	r0, r1
   12f4c:	bl	11124 <error@plt>
   12f50:	ldrd	r0, [sp, #80]	; 0x50
   12f54:	orrs	r3, r0, r1
   12f58:	beq	12fc4 <__assert_fail@plt+0x1cd8>
   12f5c:	mvn	r2, #0
   12f60:	mov	r3, #0
   12f64:	cmp	r1, r3
   12f68:	cmpeq	r0, r2
   12f6c:	ldrls	r3, [sp, #80]	; 0x50
   12f70:	bls	12f8c <__assert_fail@plt+0x1ca0>
   12f74:	movw	r2, #16960	; 0x4240
   12f78:	movt	r2, #15
   12f7c:	mov	r3, #0
   12f80:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   12f84:	add	r3, r2, #999424	; 0xf4000
   12f88:	add	r3, r3, #576	; 0x240
   12f8c:	mov	r2, #5
   12f90:	str	r2, [sp]
   12f94:	movw	r2, #4352	; 0x1100
   12f98:	movt	r2, #3
   12f9c:	movw	r1, #4400	; 0x1130
   12fa0:	movt	r1, #3
   12fa4:	mov	r0, #0
   12fa8:	bl	112e0 <dcngettext@plt>
   12fac:	ldrd	r2, [sp, #80]	; 0x50
   12fb0:	strd	r2, [sp]
   12fb4:	mov	r2, r0
   12fb8:	mov	r1, #0
   12fbc:	mov	r0, r1
   12fc0:	bl	11124 <error@plt>
   12fc4:	ldrd	r0, [sp, #104]	; 0x68
   12fc8:	orrs	r3, r0, r1
   12fcc:	beq	13038 <__assert_fail@plt+0x1d4c>
   12fd0:	mvn	r2, #0
   12fd4:	mov	r3, #0
   12fd8:	cmp	r1, r3
   12fdc:	cmpeq	r0, r2
   12fe0:	ldrls	r3, [sp, #104]	; 0x68
   12fe4:	bls	13000 <__assert_fail@plt+0x1d14>
   12fe8:	movw	r2, #16960	; 0x4240
   12fec:	movt	r2, #15
   12ff0:	mov	r3, #0
   12ff4:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   12ff8:	add	r3, r2, #999424	; 0xf4000
   12ffc:	add	r3, r3, #576	; 0x240
   13000:	mov	r2, #5
   13004:	str	r2, [sp]
   13008:	movw	r2, #4444	; 0x115c
   1300c:	movt	r2, #3
   13010:	movw	r1, #4492	; 0x118c
   13014:	movt	r1, #3
   13018:	mov	r0, #0
   1301c:	bl	112e0 <dcngettext@plt>
   13020:	ldrd	r2, [sp, #104]	; 0x68
   13024:	strd	r2, [sp]
   13028:	mov	r2, r0
   1302c:	mov	r1, #0
   13030:	mov	r0, r1
   13034:	bl	11124 <error@plt>
   13038:	ldrb	r3, [sl, #13]
   1303c:	eor	r3, r3, #1
   13040:	ldr	r2, [sp, #124]	; 0x7c
   13044:	orr	r3, r2, r3
   13048:	tst	r3, #255	; 0xff
   1304c:	beq	13178 <__assert_fail@plt+0x1e8c>
   13050:	ldr	r3, [sp, #124]	; 0x7c
   13054:	cmp	r3, #0
   13058:	moveq	r3, #0
   1305c:	beq	13164 <__assert_fail@plt+0x1e78>
   13060:	ldrd	r0, [sp, #80]	; 0x50
   13064:	ldrd	r2, [sp, #104]	; 0x68
   13068:	mov	lr, r2
   1306c:	orr	ip, r0, r2
   13070:	str	ip, [sp, #128]	; 0x80
   13074:	orr	r3, r1, r3
   13078:	str	r3, [sp, #132]	; 0x84
   1307c:	ldrd	r2, [sp, #128]	; 0x80
   13080:	orrs	r3, r2, r3
   13084:	movne	r3, #0
   13088:	bne	13164 <__assert_fail@plt+0x1e78>
   1308c:	ldrb	r3, [sl, #19]
   13090:	eor	r3, r3, #1
   13094:	ldrd	r0, [sp, #32]
   13098:	mov	r2, r0
   1309c:	orrs	r2, r2, r1
   130a0:	orreq	r3, r3, #1
   130a4:	b	13164 <__assert_fail@plt+0x1e78>
   130a8:	mov	r0, fp
   130ac:	bl	2b13c <__assert_fail@plt+0x19e50>
   130b0:	cmp	r0, #0
   130b4:	movne	r0, r4
   130b8:	moveq	r0, #0
   130bc:	cmp	r0, #0
   130c0:	beq	12ebc <__assert_fail@plt+0x1bd0>
   130c4:	bl	111c0 <__errno_location@plt>
   130c8:	ldr	r5, [r0]
   130cc:	b	12ebc <__assert_fail@plt+0x1bd0>
   130d0:	movwne	r4, #3444	; 0xd74
   130d4:	movtne	r4, #3
   130d8:	beq	13108 <__assert_fail@plt+0x1e1c>
   130dc:	ldr	r2, [sp, #68]	; 0x44
   130e0:	mov	r1, #3
   130e4:	mov	r0, #0
   130e8:	bl	2e13c <__assert_fail@plt+0x1ce50>
   130ec:	mov	r3, r0
   130f0:	mov	r2, r4
   130f4:	mov	r1, r5
   130f8:	mov	r0, #0
   130fc:	bl	11124 <error@plt>
   13100:	ldr	r3, [sp, #76]	; 0x4c
   13104:	b	13168 <__assert_fail@plt+0x1e7c>
   13108:	mov	r2, #5
   1310c:	movw	r1, #4196	; 0x1064
   13110:	movt	r1, #3
   13114:	mov	r0, #0
   13118:	bl	110a0 <dcgettext@plt>
   1311c:	mov	r4, r0
   13120:	b	130dc <__assert_fail@plt+0x1df0>
   13124:	mov	r2, #5
   13128:	movw	r1, #4212	; 0x1074
   1312c:	movt	r1, #3
   13130:	mov	r0, #0
   13134:	bl	110a0 <dcgettext@plt>
   13138:	mov	r4, r0
   1313c:	ldr	r2, [sp, #68]	; 0x44
   13140:	mov	r1, #3
   13144:	mov	r0, #0
   13148:	bl	2e13c <__assert_fail@plt+0x1ce50>
   1314c:	mov	r3, r0
   13150:	mov	r2, r4
   13154:	mov	r1, #0
   13158:	mov	r0, r1
   1315c:	bl	11124 <error@plt>
   13160:	mov	r3, #0
   13164:	and	r3, r3, #1
   13168:	ldr	r2, [sp, #92]	; 0x5c
   1316c:	and	r2, r2, r3
   13170:	str	r2, [sp, #92]	; 0x5c
   13174:	b	13244 <__assert_fail@plt+0x1f58>
   13178:	mov	r2, #5
   1317c:	movw	r1, #4540	; 0x11bc
   13180:	movt	r1, #3
   13184:	mov	r0, #0
   13188:	bl	110a0 <dcgettext@plt>
   1318c:	mov	r4, r0
   13190:	ldr	r2, [sp, #68]	; 0x44
   13194:	mov	r1, #3
   13198:	mov	r0, #0
   1319c:	bl	2e13c <__assert_fail@plt+0x1ce50>
   131a0:	mov	r3, r0
   131a4:	mov	r2, r4
   131a8:	mov	r1, #0
   131ac:	mov	r0, r1
   131b0:	bl	11124 <error@plt>
   131b4:	b	13160 <__assert_fail@plt+0x1e74>
   131b8:	mov	r3, #1
   131bc:	str	r3, [sp, #160]	; 0xa0
   131c0:	add	r3, sp, #168	; 0xa8
   131c4:	str	r3, [sp]
   131c8:	add	r3, sp, #156	; 0x9c
   131cc:	add	r2, sp, #240	; 0xf0
   131d0:	add	r1, sp, #160	; 0xa0
   131d4:	ldr	r5, [sp, #68]	; 0x44
   131d8:	mov	r0, r5
   131dc:	bl	11900 <__assert_fail@plt+0x614>
   131e0:	cmp	r0, #0
   131e4:	beq	13240 <__assert_fail@plt+0x1f54>
   131e8:	ldr	r0, [sp, #64]	; 0x40
   131ec:	ldr	r1, [r0]
   131f0:	ldr	r3, [sp, #56]	; 0x38
   131f4:	add	r1, r3, r1, lsl #2
   131f8:	ldrd	r2, [sp, #168]	; 0xa8
   131fc:	strd	r2, [sp, #8]
   13200:	movw	r3, #16784	; 0x4190
   13204:	movt	r3, #4
   13208:	ldr	r3, [r3]
   1320c:	ldr	r2, [sp, #24]
   13210:	subs	r3, r3, r2
   13214:	movne	r3, #1
   13218:	str	r3, [sp, #4]
   1321c:	ldrb	r3, [r0, #4]
   13220:	str	r3, [sp]
   13224:	ldr	r4, [r1, #544]	; 0x220
   13228:	ldr	r3, [sp, #40]	; 0x28
   1322c:	add	r2, sp, #240	; 0xf0
   13230:	ldr	r1, [sp, #160]	; 0xa0
   13234:	mov	r0, r5
   13238:	blx	r4
   1323c:	ldr	r0, [sp, #92]	; 0x5c
   13240:	str	r0, [sp, #92]	; 0x5c
   13244:	ldr	r3, [sp, #112]	; 0x70
   13248:	ldr	r2, [sp, #60]	; 0x3c
   1324c:	cmp	r3, r2
   13250:	bls	132e8 <__assert_fail@plt+0x1ffc>
   13254:	ldr	r3, [sp, #60]	; 0x3c
   13258:	ldr	r0, [r3], #4
   1325c:	str	r0, [sp, #68]	; 0x44
   13260:	str	r3, [sp, #60]	; 0x3c
   13264:	ldr	r3, [sp, #28]
   13268:	cmp	r3, #0
   1326c:	beq	131b8 <__assert_fail@plt+0x1ecc>
   13270:	movw	r1, #1080	; 0x438
   13274:	movt	r1, #3
   13278:	bl	11004 <strcmp@plt>
   1327c:	subs	r3, r0, #0
   13280:	str	r3, [sp, #96]	; 0x60
   13284:	bne	12820 <__assert_fail@plt+0x1534>
   13288:	mov	r3, #1
   1328c:	strb	r3, [sl, #12]
   13290:	mov	r2, #5
   13294:	movw	r1, #4064	; 0xfe0
   13298:	movt	r1, #3
   1329c:	bl	110a0 <dcgettext@plt>
   132a0:	str	r0, [sp, #68]	; 0x44
   132a4:	movw	r3, #16800	; 0x41a0
   132a8:	movt	r3, #4
   132ac:	ldr	fp, [r3]
   132b0:	mov	r3, #0
   132b4:	str	r3, [sp, #148]	; 0x94
   132b8:	str	r3, [sp, #152]	; 0x98
   132bc:	ldr	r3, [sp, #76]	; 0x4c
   132c0:	str	r3, [sp, #124]	; 0x7c
   132c4:	str	r3, [sp, #100]	; 0x64
   132c8:	mov	r2, #0
   132cc:	mov	r3, #0
   132d0:	strd	r2, [sp, #104]	; 0x68
   132d4:	strd	r2, [sp, #80]	; 0x50
   132d8:	strd	r2, [sp, #32]
   132dc:	mov	r8, #1
   132e0:	mov	r9, #0
   132e4:	b	134a4 <__assert_fail@plt+0x21b8>
   132e8:	movw	r3, #16816	; 0x41b0
   132ec:	movt	r3, #4
   132f0:	ldrb	r3, [r3, #12]
   132f4:	cmp	r3, #0
   132f8:	bne	13324 <__assert_fail@plt+0x2038>
   132fc:	ldr	r3, [sp, #92]	; 0x5c
   13300:	eor	r0, r3, #1
   13304:	uxtb	r0, r0
   13308:	add	sp, sp, #316	; 0x13c
   1330c:	ldrd	r4, [sp]
   13310:	ldrd	r6, [sp, #8]
   13314:	ldrd	r8, [sp, #16]
   13318:	ldrd	sl, [sp, #24]
   1331c:	add	sp, sp, #32
   13320:	pop	{pc}		; (ldr pc, [sp], #4)
   13324:	movw	r3, #16800	; 0x41a0
   13328:	movt	r3, #4
   1332c:	ldr	r0, [r3]
   13330:	bl	2b13c <__assert_fail@plt+0x19e50>
   13334:	cmn	r0, #1
   13338:	bne	132fc <__assert_fail@plt+0x2010>
   1333c:	bl	111c0 <__errno_location@plt>
   13340:	ldr	r4, [r0]
   13344:	mov	r2, #5
   13348:	movw	r1, #4064	; 0xfe0
   1334c:	movt	r1, #3
   13350:	mov	r0, #0
   13354:	bl	110a0 <dcgettext@plt>
   13358:	mov	r2, r0
   1335c:	mov	r1, r4
   13360:	mov	r0, #1
   13364:	bl	11124 <error@plt>
   13368:	mov	r4, #0
   1336c:	ldrb	r3, [sl, #16]
   13370:	str	r3, [sp, #124]	; 0x7c
   13374:	cmp	r3, #0
   13378:	bne	12d60 <__assert_fail@plt+0x1a74>
   1337c:	ldrb	r3, [sl, #18]
   13380:	str	r3, [sp, #124]	; 0x7c
   13384:	cmp	r3, #0
   13388:	bne	12d60 <__assert_fail@plt+0x1a74>
   1338c:	ldr	r3, [sp, #44]	; 0x2c
   13390:	cmp	r3, #0
   13394:	streq	r6, [sp, #124]	; 0x7c
   13398:	beq	133cc <__assert_fail@plt+0x20e0>
   1339c:	str	r3, [sp, #124]	; 0x7c
   133a0:	movw	r3, #16804	; 0x41a4
   133a4:	movt	r3, #4
   133a8:	ldr	r0, [r3]
   133ac:	ldr	r3, [r0, #20]
   133b0:	ldr	r2, [r0, #24]
   133b4:	cmp	r3, r2
   133b8:	addcc	r2, r3, #1
   133bc:	strcc	r2, [r0, #20]
   133c0:	movcc	r2, #92	; 0x5c
   133c4:	strbcc	r2, [r3]
   133c8:	bcs	12e84 <__assert_fail@plt+0x1b98>
   133cc:	ldr	r1, [sp, #44]	; 0x2c
   133d0:	mov	r0, r7
   133d4:	bl	114cc <__assert_fail@plt+0x1e0>
   133d8:	cmp	r5, r4
   133dc:	bne	12e58 <__assert_fail@plt+0x1b6c>
   133e0:	ldrb	r3, [sl, #18]
   133e4:	cmp	r3, #0
   133e8:	bne	12d60 <__assert_fail@plt+0x1a74>
   133ec:	mov	r2, #5
   133f0:	movw	r1, #4192	; 0x1060
   133f4:	movt	r1, #3
   133f8:	mov	r0, #0
   133fc:	bl	110a0 <dcgettext@plt>
   13400:	mov	r2, r0
   13404:	movw	r1, #4176	; 0x1050
   13408:	movt	r1, #3
   1340c:	mov	r0, #1
   13410:	bl	111fc <__printf_chk@plt>
   13414:	b	12d60 <__assert_fail@plt+0x1a74>
   13418:	mov	r3, #40	; 0x28
   1341c:	ldr	r2, [sp, #116]	; 0x74
   13420:	strb	r3, [r2]
   13424:	ldr	r3, [sp, #56]	; 0x38
   13428:	add	r3, r3, r7, lsl #2
   1342c:	ldr	r2, [r3, #480]	; 0x1e0
   13430:	asr	r3, r2, #31
   13434:	strd	r2, [sl]
   13438:	ldr	r3, [sl]
   1343c:	ldr	r2, [sl, #4]
   13440:	lsr	r3, r3, #2
   13444:	orr	r3, r3, r2, lsl #30
   13448:	str	r3, [sl, #8]
   1344c:	ldrb	r3, [r6, r5]
   13450:	cmp	r3, #32
   13454:	addeq	r5, r5, #1
   13458:	ldrb	r3, [r6, r5]
   1345c:	cmp	r3, #40	; 0x28
   13460:	beq	129b0 <__assert_fail@plt+0x16c4>
   13464:	ldr	r3, [sp, #32]
   13468:	adds	r3, r3, #1
   1346c:	str	r3, [sp, #32]
   13470:	ldr	r3, [sp, #36]	; 0x24
   13474:	adc	r3, r3, #0
   13478:	str	r3, [sp, #36]	; 0x24
   1347c:	ldrb	r3, [sl, #17]
   13480:	cmp	r3, #0
   13484:	bne	12ce4 <__assert_fail@plt+0x19f8>
   13488:	ldr	r3, [fp]
   1348c:	tst	r3, #48	; 0x30
   13490:	bne	12e90 <__assert_fail@plt+0x1ba4>
   13494:	adds	r8, r8, #1
   13498:	adc	r9, r9, #0
   1349c:	orrs	r3, r8, r9
   134a0:	beq	12870 <__assert_fail@plt+0x1584>
   134a4:	mov	r3, fp
   134a8:	mov	r2, #10
   134ac:	add	r1, sp, #152	; 0x98
   134b0:	add	r0, sp, #148	; 0x94
   134b4:	bl	10ff8 <__getdelim@plt>
   134b8:	subs	r4, r0, #0
   134bc:	ble	12e90 <__assert_fail@plt+0x1ba4>
   134c0:	ldr	r3, [sp, #148]	; 0x94
   134c4:	ldrb	r2, [r3]
   134c8:	cmp	r2, #35	; 0x23
   134cc:	beq	13488 <__assert_fail@plt+0x219c>
   134d0:	add	r2, r3, r4
   134d4:	ldrb	r0, [r2, #-1]
   134d8:	cmp	r0, #10
   134dc:	subeq	r4, r4, #1
   134e0:	cmp	r4, #0
   134e4:	movle	r2, r4
   134e8:	subgt	r2, r4, #1
   134ec:	ldrb	r0, [r3, r2]
   134f0:	cmp	r0, #13
   134f4:	subeq	r4, r4, #1
   134f8:	cmp	r4, #0
   134fc:	beq	13488 <__assert_fail@plt+0x219c>
   13500:	mov	r2, #0
   13504:	strb	r2, [r3, r4]
   13508:	ldr	r6, [sp, #148]	; 0x94
   1350c:	ldrb	r3, [r6]
   13510:	cmp	r3, #9
   13514:	cmpne	r3, #32
   13518:	bne	128ac <__assert_fail@plt+0x15c0>
   1351c:	mov	r2, r6
   13520:	rsb	r1, r6, #1
   13524:	add	r5, r1, r2
   13528:	ldrb	r3, [r2, #1]!
   1352c:	cmp	r3, #9
   13530:	cmpne	r3, #32
   13534:	beq	13524 <__assert_fail@plt+0x2238>
   13538:	cmp	r3, #92	; 0x5c
   1353c:	addeq	r5, r5, #1
   13540:	ldreq	r3, [sp, #28]
   13544:	ldrne	r3, [sp, #76]	; 0x4c
   13548:	str	r3, [sp, #88]	; 0x58
   1354c:	ldrb	r3, [sl, #14]
   13550:	cmp	r3, #0
   13554:	beq	128b4 <__assert_fail@plt+0x15c8>
   13558:	ldr	r3, [sp, #64]	; 0x40
   1355c:	ldr	r7, [r3]
   13560:	ldr	r3, [sp, #56]	; 0x38
   13564:	ldr	r3, [r3, r7, lsl #2]
   13568:	str	r3, [sp, #44]	; 0x2c
   1356c:	mov	r0, r3
   13570:	bl	111a8 <strlen@plt>
   13574:	add	ip, r6, r5
   13578:	str	r0, [sp, #72]	; 0x48
   1357c:	mov	r2, r0
   13580:	ldr	r1, [sp, #44]	; 0x2c
   13584:	str	ip, [sp, #48]	; 0x30
   13588:	mov	r0, ip
   1358c:	bl	112bc <strncmp@plt>
   13590:	cmp	r0, #0
   13594:	bne	12a84 <__assert_fail@plt+0x1798>
   13598:	ldr	r2, [sp, #72]	; 0x48
   1359c:	add	r5, r5, r2
   135a0:	add	r2, r6, r5
   135a4:	str	r2, [sp, #116]	; 0x74
   135a8:	ldrb	r2, [r6, r5]
   135ac:	str	r2, [sp, #72]	; 0x48
   135b0:	mov	r3, #0
   135b4:	strb	r3, [r6, r5]
   135b8:	ldr	r1, [sp, #44]	; 0x2c
   135bc:	ldr	r0, [sp, #48]	; 0x30
   135c0:	bl	11004 <strcmp@plt>
   135c4:	cmp	r0, #0
   135c8:	bne	13464 <__assert_fail@plt+0x2178>
   135cc:	ldr	r1, [sp, #72]	; 0x48
   135d0:	cmp	r1, #40	; 0x28
   135d4:	beq	13418 <__assert_fail@plt+0x212c>
   135d8:	add	r5, r5, #1
   135dc:	ldr	r3, [sp, #56]	; 0x38
   135e0:	add	r3, r3, r7, lsl #2
   135e4:	ldr	r2, [r3, #480]	; 0x1e0
   135e8:	asr	r3, r2, #31
   135ec:	strd	r2, [sl]
   135f0:	cmp	r1, #45	; 0x2d
   135f4:	bne	13438 <__assert_fail@plt+0x214c>
   135f8:	mov	r2, #0
   135fc:	str	r2, [sp]
   13600:	add	r3, sp, #160	; 0xa0
   13604:	add	r1, sp, #156	; 0x9c
   13608:	add	r0, r6, r5
   1360c:	bl	2f060 <__assert_fail@plt+0x1dd74>
   13610:	cmp	r0, #0
   13614:	bne	13464 <__assert_fail@plt+0x2178>
   13618:	ldrd	r0, [sp, #160]	; 0xa0
   1361c:	orrs	r3, r0, r1
   13620:	beq	13464 <__assert_fail@plt+0x2178>
   13624:	ldrd	r2, [sl]
   13628:	cmp	r1, r3
   1362c:	cmpeq	r0, r2
   13630:	bhi	13464 <__assert_fail@plt+0x2178>
   13634:	and	r3, r0, #7
   13638:	str	r3, [sp, #136]	; 0x88
   1363c:	mov	r3, #0
   13640:	str	r3, [sp, #140]	; 0x8c
   13644:	ldrd	r2, [sp, #136]	; 0x88
   13648:	orrs	r3, r2, r3
   1364c:	bne	13464 <__assert_fail@plt+0x2178>
   13650:	ldr	r5, [sp, #156]	; 0x9c
   13654:	sub	r5, r5, r6
   13658:	strd	r0, [sl]
   1365c:	b	13438 <__assert_fail@plt+0x214c>
   13660:	mov	r7, #0
   13664:	b	12970 <__assert_fail@plt+0x1684>
   13668:	mov	r7, #0
   1366c:	b	12970 <__assert_fail@plt+0x1684>
   13670:	strd	r4, [sp, #-36]!	; 0xffffffdc
   13674:	strd	r6, [sp, #8]
   13678:	strd	r8, [sp, #16]
   1367c:	strd	sl, [sp, #24]
   13680:	str	lr, [sp, #32]
   13684:	sub	sp, sp, #412	; 0x19c
   13688:	add	ip, sp, #272	; 0x110
   1368c:	add	lr, sp, #400	; 0x190
   13690:	ldr	r2, [r1]
   13694:	ldr	r3, [r1, #4]
   13698:	str	r2, [sp, #144]	; 0x90
   1369c:	str	r3, [sp, #148]	; 0x94
   136a0:	ldrd	r2, [sp, #144]	; 0x90
   136a4:	strd	r2, [ip, #8]!
   136a8:	add	r1, r1, #8
   136ac:	cmp	ip, lr
   136b0:	bne	13690 <__assert_fail@plt+0x23a4>
   136b4:	sub	r3, r0, #8
   136b8:	str	r3, [sp, #132]	; 0x84
   136bc:	add	r2, sp, #144	; 0x90
   136c0:	str	r2, [sp, #136]	; 0x88
   136c4:	add	r1, r0, #56	; 0x38
   136c8:	str	r1, [sp, #140]	; 0x8c
   136cc:	ldrd	r4, [r3, #8]!
   136d0:	strd	r4, [r2, #8]!
   136d4:	cmp	r3, r1
   136d8:	bne	136cc <__assert_fail@plt+0x23e0>
   136dc:	ldr	r7, [sp, #184]	; 0xb8
   136e0:	ldr	r6, [sp, #188]	; 0xbc
   136e4:	ldr	r3, [sp, #152]	; 0x98
   136e8:	ldr	sl, [sp, #156]	; 0x9c
   136ec:	adds	r3, r7, r3
   136f0:	adc	sl, r6, sl
   136f4:	ldr	r2, [sp, #280]	; 0x118
   136f8:	adds	r3, r3, r2
   136fc:	ldr	r2, [sp, #284]	; 0x11c
   13700:	adc	sl, sl, r2
   13704:	ldr	r1, [r0, #64]	; 0x40
   13708:	ldr	ip, [r0, #68]	; 0x44
   1370c:	eor	r1, r1, r3
   13710:	eor	ip, ip, sl
   13714:	eor	r5, ip, #1358954496	; 0x51000000
   13718:	eor	r5, r5, #937984	; 0xe5000
   1371c:	eor	r5, r5, #636	; 0x27c
   13720:	eor	r5, r5, #3
   13724:	eor	r2, r1, #-1392508928	; 0xad000000
   13728:	eor	r2, r2, #15073280	; 0xe60000
   1372c:	eor	r2, r2, #33280	; 0x8200
   13730:	eor	r2, r2, #209	; 0xd1
   13734:	movw	r1, #51464	; 0xc908
   13738:	movt	r1, #62396	; 0xf3bc
   1373c:	movw	lr, #58983	; 0xe667
   13740:	movt	lr, #27145	; 0x6a09
   13744:	adds	r1, r5, r1
   13748:	adc	lr, r2, lr
   1374c:	eor	r7, r7, r1
   13750:	eor	r6, r6, lr
   13754:	lsr	r8, r7, #24
   13758:	orr	ip, r8, r6, lsl #8
   1375c:	lsr	r4, r6, #24
   13760:	orr	r4, r4, r7, lsl #8
   13764:	ldr	r6, [sp, #288]	; 0x120
   13768:	adds	r3, r3, r6
   1376c:	ldr	r6, [sp, #292]	; 0x124
   13770:	adc	sl, sl, r6
   13774:	adds	r3, r3, ip
   13778:	adc	sl, sl, r4
   1377c:	str	r3, [sp, #8]
   13780:	eor	r5, r5, r3
   13784:	eor	r2, r2, sl
   13788:	lsr	r3, r5, #16
   1378c:	orr	r6, r3, r2, lsl #16
   13790:	lsr	r2, r2, #16
   13794:	orr	r2, r2, r5, lsl #16
   13798:	str	r6, [sp, #60]	; 0x3c
   1379c:	adds	r5, r1, r6
   137a0:	str	r2, [sp, #64]	; 0x40
   137a4:	adc	lr, lr, r2
   137a8:	str	r5, [sp, #12]
   137ac:	eor	ip, ip, r5
   137b0:	str	lr, [sp, #16]
   137b4:	eor	r4, r4, lr
   137b8:	lsl	r3, r4, #1
   137bc:	orr	r7, r3, ip, lsr #31
   137c0:	str	r7, [sp, #72]	; 0x48
   137c4:	lsl	ip, ip, #1
   137c8:	orr	r4, ip, r4, lsr #31
   137cc:	str	r4, [sp, #68]	; 0x44
   137d0:	ldr	r5, [sp, #192]	; 0xc0
   137d4:	ldr	r4, [sp, #196]	; 0xc4
   137d8:	ldr	r3, [sp, #160]	; 0xa0
   137dc:	ldr	r7, [sp, #164]	; 0xa4
   137e0:	adds	r3, r5, r3
   137e4:	adc	r7, r4, r7
   137e8:	ldr	r8, [sp, #296]	; 0x128
   137ec:	adds	r3, r3, r8
   137f0:	ldr	r8, [sp, #300]	; 0x12c
   137f4:	adc	r7, r7, r8
   137f8:	ldr	ip, [r0, #72]	; 0x48
   137fc:	ldr	lr, [r0, #76]	; 0x4c
   13800:	eor	ip, ip, r3
   13804:	eor	lr, lr, r7
   13808:	eor	r1, lr, #-1694498816	; 0x9b000000
   1380c:	eor	r1, r1, #352256	; 0x56000
   13810:	eor	r1, r1, #2176	; 0x880
   13814:	eor	r1, r1, #12
   13818:	eor	r2, ip, #721420288	; 0x2b000000
   1381c:	eor	r2, r2, #4079616	; 0x3e4000
   13820:	eor	r2, r2, #11264	; 0x2c00
   13824:	eor	r2, r2, #31
   13828:	movw	lr, #42811	; 0xa73b
   1382c:	movt	lr, #33994	; 0x84ca
   13830:	movw	r8, #44677	; 0xae85
   13834:	movt	r8, #47975	; 0xbb67
   13838:	adds	lr, r1, lr
   1383c:	adc	r8, r2, r8
   13840:	eor	r5, r5, lr
   13844:	eor	r4, r4, r8
   13848:	lsr	r9, r5, #24
   1384c:	orr	ip, r9, r4, lsl #8
   13850:	lsr	r4, r4, #24
   13854:	orr	r6, r4, r5, lsl #8
   13858:	ldr	r9, [sp, #304]	; 0x130
   1385c:	adds	r3, r3, r9
   13860:	ldr	r9, [sp, #308]	; 0x134
   13864:	adc	r7, r7, r9
   13868:	adds	r9, r3, ip
   1386c:	adc	fp, r7, r6
   13870:	str	r9, [sp, #20]
   13874:	eor	r1, r1, r9
   13878:	str	fp, [sp, #24]
   1387c:	eor	r2, r2, fp
   13880:	lsr	r3, r1, #16
   13884:	orr	r4, r3, r2, lsl #16
   13888:	lsr	r2, r2, #16
   1388c:	orr	r7, r2, r1, lsl #16
   13890:	str	r4, [sp, #76]	; 0x4c
   13894:	adds	r3, lr, r4
   13898:	str	r7, [sp, #80]	; 0x50
   1389c:	adc	r8, r8, r7
   138a0:	mov	r2, r8
   138a4:	str	r3, [sp, #28]
   138a8:	eor	ip, ip, r3
   138ac:	str	r2, [sp, #32]
   138b0:	eor	r6, r6, r2
   138b4:	lsl	r3, r6, #1
   138b8:	orr	r8, r3, ip, lsr #31
   138bc:	str	r8, [sp, #48]	; 0x30
   138c0:	lsl	ip, ip, #1
   138c4:	orr	fp, ip, r6, lsr #31
   138c8:	ldr	r7, [sp, #200]	; 0xc8
   138cc:	ldr	r5, [sp, #204]	; 0xcc
   138d0:	ldr	r3, [sp, #168]	; 0xa8
   138d4:	ldr	r8, [sp, #172]	; 0xac
   138d8:	adds	r3, r7, r3
   138dc:	adc	r8, r5, r8
   138e0:	ldr	ip, [sp, #312]	; 0x138
   138e4:	adds	r3, r3, ip
   138e8:	ldr	ip, [sp, #316]	; 0x13c
   138ec:	adc	r8, r8, ip
   138f0:	ldr	r2, [r0, #80]	; 0x50
   138f4:	ldr	ip, [r0, #84]	; 0x54
   138f8:	eor	r2, r2, r3
   138fc:	eor	ip, ip, r8
   13900:	eor	lr, ip, #528482304	; 0x1f800000
   13904:	eor	lr, lr, #251904	; 0x3d800
   13908:	eor	lr, lr, #424	; 0x1a8
   1390c:	eor	lr, lr, #3
   13910:	eor	r1, r2, #-83886080	; 0xfb000000
   13914:	eor	r1, r1, #4259840	; 0x410000
   13918:	eor	r1, r1, #48384	; 0xbd00
   1391c:	eor	r1, r1, #107	; 0x6b
   13920:	movw	r2, #63531	; 0xf82b
   13924:	movt	r2, #65172	; 0xfe94
   13928:	movw	ip, #62322	; 0xf372
   1392c:	movt	ip, #15470	; 0x3c6e
   13930:	adds	r2, lr, r2
   13934:	adc	ip, r1, ip
   13938:	eor	r7, r7, r2
   1393c:	eor	r5, r5, ip
   13940:	lsr	r9, r7, #24
   13944:	orr	r4, r9, r5, lsl #8
   13948:	lsr	r5, r5, #24
   1394c:	orr	r6, r5, r7, lsl #8
   13950:	ldr	r5, [sp, #320]	; 0x140
   13954:	adds	r3, r3, r5
   13958:	ldr	r5, [sp, #324]	; 0x144
   1395c:	adc	r8, r8, r5
   13960:	adds	r3, r3, r4
   13964:	adc	r5, r8, r6
   13968:	str	r3, [sp, #36]	; 0x24
   1396c:	eor	lr, lr, r3
   13970:	str	r5, [sp, #40]	; 0x28
   13974:	eor	r1, r1, r5
   13978:	lsr	r3, lr, #16
   1397c:	orr	r7, r3, r1, lsl #16
   13980:	lsr	r1, r1, #16
   13984:	orr	r1, r1, lr, lsl #16
   13988:	str	r7, [sp, #84]	; 0x54
   1398c:	adds	r2, r2, r7
   13990:	str	r1, [sp, #88]	; 0x58
   13994:	adc	ip, ip, r1
   13998:	eor	r4, r4, r2
   1399c:	eor	r6, r6, ip
   139a0:	lsl	r3, r6, #1
   139a4:	orr	r8, r3, r4, lsr #31
   139a8:	str	r8, [sp, #96]	; 0x60
   139ac:	lsl	r4, r4, #1
   139b0:	orr	r6, r4, r6, lsr #31
   139b4:	str	r6, [sp, #92]	; 0x5c
   139b8:	ldr	r9, [sp, #208]	; 0xd0
   139bc:	ldr	r8, [sp, #212]	; 0xd4
   139c0:	ldr	r1, [sp, #176]	; 0xb0
   139c4:	ldr	r6, [sp, #180]	; 0xb4
   139c8:	adds	r1, r9, r1
   139cc:	adc	r6, r8, r6
   139d0:	ldr	r4, [sp, #328]	; 0x148
   139d4:	adds	r1, r1, r4
   139d8:	ldr	r4, [sp, #332]	; 0x14c
   139dc:	adc	r6, r6, r4
   139e0:	ldr	r3, [r0, #88]	; 0x58
   139e4:	ldr	r0, [r0, #92]	; 0x5c
   139e8:	eor	r3, r3, r1
   139ec:	eor	r0, r0, r6
   139f0:	eor	r4, r0, #1526726656	; 0x5b000000
   139f4:	eor	r4, r4, #14680064	; 0xe00000
   139f8:	eor	r4, r4, #52480	; 0xcd00
   139fc:	eor	r4, r4, #25
   13a00:	eor	lr, r3, #322961408	; 0x13400000
   13a04:	eor	lr, lr, #4063232	; 0x3e0000
   13a08:	eor	lr, lr, #8512	; 0x2140
   13a0c:	eor	lr, lr, #57	; 0x39
   13a10:	movw	r3, #14065	; 0x36f1
   13a14:	movt	r3, #24349	; 0x5f1d
   13a18:	movw	r0, #62778	; 0xf53a
   13a1c:	movt	r0, #42319	; 0xa54f
   13a20:	adds	r3, r4, r3
   13a24:	adc	r0, lr, r0
   13a28:	eor	r9, r9, r3
   13a2c:	eor	r8, r8, r0
   13a30:	lsr	r5, r9, #24
   13a34:	orr	r5, r5, r8, lsl #8
   13a38:	lsr	r7, r8, #24
   13a3c:	orr	r7, r7, r9, lsl #8
   13a40:	ldr	r8, [sp, #336]	; 0x150
   13a44:	adds	r1, r1, r8
   13a48:	ldr	r8, [sp, #340]	; 0x154
   13a4c:	adc	r6, r6, r8
   13a50:	adds	r8, r1, r5
   13a54:	adc	r6, r6, r7
   13a58:	mov	r9, r6
   13a5c:	str	r8, [sp, #4]
   13a60:	eor	r4, r4, r8
   13a64:	str	r9, [sp, #44]	; 0x2c
   13a68:	eor	lr, lr, r9
   13a6c:	lsr	r1, r4, #16
   13a70:	orr	r8, r1, lr, lsl #16
   13a74:	lsr	lr, lr, #16
   13a78:	orr	r9, lr, r4, lsl #16
   13a7c:	adds	r3, r3, r8
   13a80:	adc	r0, r0, r9
   13a84:	eor	r5, r5, r3
   13a88:	eor	r7, r7, r0
   13a8c:	lsl	r1, r7, #1
   13a90:	orr	r4, r1, r5, lsr #31
   13a94:	str	r4, [sp, #100]	; 0x64
   13a98:	lsl	r5, r5, #1
   13a9c:	orr	r6, r5, r7, lsr #31
   13aa0:	ldr	r1, [sp, #8]
   13aa4:	ldr	lr, [sp, #344]	; 0x158
   13aa8:	adds	r1, r1, lr
   13aac:	ldr	lr, [sp, #348]	; 0x15c
   13ab0:	adc	sl, sl, lr
   13ab4:	adds	r1, r1, fp
   13ab8:	ldr	lr, [sp, #48]	; 0x30
   13abc:	adc	sl, sl, lr
   13ac0:	eor	r7, sl, r9
   13ac4:	eor	r4, r1, r8
   13ac8:	adds	r2, r2, r7
   13acc:	adc	ip, ip, r4
   13ad0:	eor	r8, r2, fp
   13ad4:	eor	r5, ip, lr
   13ad8:	lsr	fp, r8, #24
   13adc:	orr	lr, fp, r5, lsl #8
   13ae0:	lsr	r5, r5, #24
   13ae4:	orr	r9, r5, r8, lsl #8
   13ae8:	ldr	r8, [sp, #352]	; 0x160
   13aec:	adds	r1, r1, r8
   13af0:	ldr	r8, [sp, #356]	; 0x164
   13af4:	adc	sl, sl, r8
   13af8:	adds	r1, r1, lr
   13afc:	adc	sl, sl, r9
   13b00:	mov	r8, sl
   13b04:	str	r1, [sp, #8]
   13b08:	eor	r7, r7, r1
   13b0c:	str	r8, [sp, #48]	; 0x30
   13b10:	eor	r4, r4, r8
   13b14:	lsr	r1, r7, #16
   13b18:	orr	sl, r1, r4, lsl #16
   13b1c:	lsr	r4, r4, #16
   13b20:	orr	r4, r4, r7, lsl #16
   13b24:	str	sl, [sp, #104]	; 0x68
   13b28:	adds	r2, r2, sl
   13b2c:	str	r4, [sp, #108]	; 0x6c
   13b30:	adc	ip, ip, r4
   13b34:	mov	fp, ip
   13b38:	str	r2, [sp, #52]	; 0x34
   13b3c:	eor	lr, lr, r2
   13b40:	str	fp, [sp, #56]	; 0x38
   13b44:	eor	r9, r9, fp
   13b48:	lsl	r2, r9, #1
   13b4c:	orr	ip, r2, lr, lsr #31
   13b50:	str	ip, [sp, #116]	; 0x74
   13b54:	lsl	lr, lr, #1
   13b58:	orr	lr, lr, r9, lsr #31
   13b5c:	str	lr, [sp, #112]	; 0x70
   13b60:	ldr	r9, [sp, #20]
   13b64:	ldr	ip, [sp, #360]	; 0x168
   13b68:	adds	r2, r9, ip
   13b6c:	ldr	fp, [sp, #24]
   13b70:	ldr	r9, [sp, #364]	; 0x16c
   13b74:	adc	r4, fp, r9
   13b78:	ldr	fp, [sp, #92]	; 0x5c
   13b7c:	adds	r2, r2, fp
   13b80:	ldr	sl, [sp, #96]	; 0x60
   13b84:	adc	r4, r4, sl
   13b88:	ldr	ip, [sp, #64]	; 0x40
   13b8c:	eor	lr, r4, ip
   13b90:	ldr	r1, [sp, #60]	; 0x3c
   13b94:	eor	ip, r2, r1
   13b98:	adds	r3, r3, lr
   13b9c:	adc	r0, r0, ip
   13ba0:	eor	r8, r3, fp
   13ba4:	eor	r5, r0, sl
   13ba8:	lsr	r9, r8, #24
   13bac:	orr	r1, r9, r5, lsl #8
   13bb0:	lsr	r5, r5, #24
   13bb4:	orr	r7, r5, r8, lsl #8
   13bb8:	ldr	fp, [sp, #368]	; 0x170
   13bbc:	adds	r2, r2, fp
   13bc0:	ldr	fp, [sp, #372]	; 0x174
   13bc4:	adc	r4, r4, fp
   13bc8:	adds	fp, r2, r1
   13bcc:	adc	r2, r4, r7
   13bd0:	str	fp, [sp, #20]
   13bd4:	eor	lr, lr, fp
   13bd8:	str	r2, [sp, #24]
   13bdc:	eor	ip, ip, r2
   13be0:	lsr	r2, lr, #16
   13be4:	orr	r9, r2, ip, lsl #16
   13be8:	lsr	ip, ip, #16
   13bec:	orr	r8, ip, lr, lsl #16
   13bf0:	str	r9, [sp, #92]	; 0x5c
   13bf4:	adds	ip, r3, r9
   13bf8:	adc	r0, r0, r8
   13bfc:	mov	r3, r0
   13c00:	str	ip, [sp, #60]	; 0x3c
   13c04:	eor	r1, r1, ip
   13c08:	str	r3, [sp, #64]	; 0x40
   13c0c:	eor	r7, r7, r3
   13c10:	lsl	r3, r7, #1
   13c14:	orr	ip, r3, r1, lsr #31
   13c18:	str	ip, [sp, #120]	; 0x78
   13c1c:	lsl	r1, r1, #1
   13c20:	orr	lr, r1, r7, lsr #31
   13c24:	str	lr, [sp, #96]	; 0x60
   13c28:	ldr	r3, [sp, #36]	; 0x24
   13c2c:	ldr	r5, [sp, #376]	; 0x178
   13c30:	adds	r3, r3, r5
   13c34:	ldr	r9, [sp, #40]	; 0x28
   13c38:	ldr	r5, [sp, #380]	; 0x17c
   13c3c:	adc	r5, r9, r5
   13c40:	adds	r3, r3, r6
   13c44:	ldr	sl, [sp, #100]	; 0x64
   13c48:	adc	r5, r5, sl
   13c4c:	ldr	ip, [sp, #80]	; 0x50
   13c50:	eor	r4, r5, ip
   13c54:	ldr	r1, [sp, #76]	; 0x4c
   13c58:	eor	ip, r3, r1
   13c5c:	ldr	r2, [sp, #12]
   13c60:	adds	r1, r2, r4
   13c64:	ldr	lr, [sp, #16]
   13c68:	adc	lr, lr, ip
   13c6c:	eor	r6, r6, r1
   13c70:	eor	r7, lr, sl
   13c74:	lsr	r9, r6, #24
   13c78:	orr	r2, r9, r7, lsl #8
   13c7c:	lsr	r0, r7, #24
   13c80:	orr	r0, r0, r6, lsl #8
   13c84:	ldr	r6, [sp, #384]	; 0x180
   13c88:	adds	r3, r3, r6
   13c8c:	ldr	r6, [sp, #388]	; 0x184
   13c90:	adc	r5, r5, r6
   13c94:	adds	r6, r3, r2
   13c98:	adc	r5, r5, r0
   13c9c:	mov	r3, r5
   13ca0:	str	r6, [sp, #12]
   13ca4:	eor	r4, r4, r6
   13ca8:	str	r3, [sp, #16]
   13cac:	eor	ip, ip, r3
   13cb0:	lsr	r3, r4, #16
   13cb4:	orr	r6, r3, ip, lsl #16
   13cb8:	lsr	ip, ip, #16
   13cbc:	orr	r4, ip, r4, lsl #16
   13cc0:	str	r6, [sp, #76]	; 0x4c
   13cc4:	adds	r1, r1, r6
   13cc8:	str	r4, [sp, #80]	; 0x50
   13ccc:	adc	lr, lr, r4
   13cd0:	eor	r2, r2, r1
   13cd4:	eor	r0, r0, lr
   13cd8:	lsl	r3, r0, #1
   13cdc:	orr	r6, r3, r2, lsr #31
   13ce0:	str	r6, [sp, #124]	; 0x7c
   13ce4:	lsl	r2, r2, #1
   13ce8:	orr	r9, r2, r0, lsr #31
   13cec:	str	r9, [sp, #100]	; 0x64
   13cf0:	ldr	r6, [sp, #4]
   13cf4:	ldr	r3, [sp, #392]	; 0x188
   13cf8:	adds	r3, r6, r3
   13cfc:	ldr	r9, [sp, #44]	; 0x2c
   13d00:	ldr	r2, [sp, #396]	; 0x18c
   13d04:	adc	sl, r9, r2
   13d08:	ldr	r5, [sp, #68]	; 0x44
   13d0c:	adds	r3, r3, r5
   13d10:	ldr	r0, [sp, #72]	; 0x48
   13d14:	adc	sl, sl, r0
   13d18:	ldr	ip, [sp, #88]	; 0x58
   13d1c:	eor	r6, sl, ip
   13d20:	ldr	r7, [sp, #84]	; 0x54
   13d24:	eor	r4, r3, r7
   13d28:	ldr	r2, [sp, #28]
   13d2c:	adds	r2, r2, r6
   13d30:	ldr	ip, [sp, #32]
   13d34:	adc	ip, ip, r4
   13d38:	eor	r7, r2, r5
   13d3c:	eor	r5, ip, r0
   13d40:	lsr	fp, r7, #24
   13d44:	orr	r0, fp, r5, lsl #8
   13d48:	lsr	r5, r5, #24
   13d4c:	orr	r9, r5, r7, lsl #8
   13d50:	ldr	r7, [sp, #400]	; 0x190
   13d54:	adds	r3, r3, r7
   13d58:	ldr	r7, [sp, #404]	; 0x194
   13d5c:	adc	sl, sl, r7
   13d60:	adds	r7, r3, r0
   13d64:	adc	r3, sl, r9
   13d68:	str	r7, [sp, #28]
   13d6c:	eor	r6, r6, r7
   13d70:	str	r3, [sp, #32]
   13d74:	eor	r4, r4, r3
   13d78:	lsr	r3, r6, #16
   13d7c:	orr	fp, r3, r4, lsl #16
   13d80:	lsr	r4, r4, #16
   13d84:	orr	sl, r4, r6, lsl #16
   13d88:	adds	r2, r2, fp
   13d8c:	adc	ip, ip, sl
   13d90:	eor	r0, r0, r2
   13d94:	eor	r9, r9, ip
   13d98:	lsl	r3, r9, #1
   13d9c:	orr	r5, r3, r0, lsr #31
   13da0:	lsl	r7, r0, #1
   13da4:	orr	r7, r7, r9, lsr #31
   13da8:	ldr	r3, [sp, #8]
   13dac:	ldr	r4, [sp, #392]	; 0x188
   13db0:	adds	r3, r3, r4
   13db4:	ldr	r0, [sp, #48]	; 0x30
   13db8:	ldr	r4, [sp, #396]	; 0x18c
   13dbc:	adc	r9, r0, r4
   13dc0:	adds	r3, r3, r7
   13dc4:	adc	r9, r9, r5
   13dc8:	eor	r6, r9, r8
   13dcc:	ldr	r8, [sp, #92]	; 0x5c
   13dd0:	eor	r4, r3, r8
   13dd4:	adds	r1, r1, r6
   13dd8:	adc	lr, lr, r4
   13ddc:	eor	r7, r7, r1
   13de0:	eor	r5, r5, lr
   13de4:	lsr	r8, r7, #24
   13de8:	orr	r0, r8, r5, lsl #8
   13dec:	lsr	r5, r5, #24
   13df0:	orr	r8, r5, r7, lsl #8
   13df4:	ldr	r5, [sp, #360]	; 0x168
   13df8:	adds	r3, r5, r3
   13dfc:	ldr	r5, [sp, #364]	; 0x16c
   13e00:	adc	r9, r5, r9
   13e04:	adds	r5, r3, r0
   13e08:	adc	r9, r9, r8
   13e0c:	mov	r7, r9
   13e10:	str	r5, [sp, #4]
   13e14:	eor	r6, r6, r5
   13e18:	str	r7, [sp, #8]
   13e1c:	eor	r4, r4, r7
   13e20:	lsr	r3, r6, #16
   13e24:	orr	r9, r3, r4, lsl #16
   13e28:	lsr	r4, r4, #16
   13e2c:	orr	r4, r4, r6, lsl #16
   13e30:	str	r9, [sp, #68]	; 0x44
   13e34:	adds	r1, r1, r9
   13e38:	mov	r3, r1
   13e3c:	str	r4, [sp, #72]	; 0x48
   13e40:	adc	r1, lr, r4
   13e44:	str	r3, [sp, #36]	; 0x24
   13e48:	eor	r0, r0, r3
   13e4c:	str	r1, [sp, #40]	; 0x28
   13e50:	eor	r8, r8, r1
   13e54:	lsl	r3, r8, #1
   13e58:	orr	r4, r3, r0, lsr #31
   13e5c:	str	r4, [sp, #88]	; 0x58
   13e60:	lsl	r0, r0, #1
   13e64:	orr	r8, r0, r8, lsr #31
   13e68:	str	r8, [sp, #84]	; 0x54
   13e6c:	ldr	r8, [sp, #312]	; 0x138
   13e70:	ldr	r0, [sp, #20]
   13e74:	adds	r3, r8, r0
   13e78:	ldr	r8, [sp, #316]	; 0x13c
   13e7c:	ldr	r0, [sp, #24]
   13e80:	adc	r6, r8, r0
   13e84:	ldr	lr, [sp, #112]	; 0x70
   13e88:	adds	r3, r3, lr
   13e8c:	ldr	r1, [sp, #116]	; 0x74
   13e90:	adc	r6, r6, r1
   13e94:	ldr	r8, [sp, #80]	; 0x50
   13e98:	eor	r4, r6, r8
   13e9c:	ldr	r7, [sp, #76]	; 0x4c
   13ea0:	eor	r0, r3, r7
   13ea4:	adds	r2, r2, r4
   13ea8:	adc	ip, ip, r0
   13eac:	eor	r5, r2, lr
   13eb0:	eor	lr, ip, r1
   13eb4:	lsr	r7, r5, #24
   13eb8:	orr	r1, r7, lr, lsl #8
   13ebc:	lsr	lr, lr, #24
   13ec0:	orr	r8, lr, r5, lsl #8
   13ec4:	ldr	lr, [sp, #344]	; 0x158
   13ec8:	adds	r3, lr, r3
   13ecc:	ldr	lr, [sp, #348]	; 0x15c
   13ed0:	adc	r6, lr, r6
   13ed4:	adds	lr, r3, r1
   13ed8:	adc	r6, r6, r8
   13edc:	str	lr, [sp, #20]
   13ee0:	eor	r4, r4, lr
   13ee4:	str	r6, [sp, #24]
   13ee8:	eor	r0, r0, r6
   13eec:	lsr	r3, r4, #16
   13ef0:	orr	r7, r3, r0, lsl #16
   13ef4:	lsr	r0, r0, #16
   13ef8:	orr	r0, r0, r4, lsl #16
   13efc:	mov	r4, r0
   13f00:	str	r7, [sp, #76]	; 0x4c
   13f04:	adds	r2, r2, r7
   13f08:	mov	r0, r2
   13f0c:	str	r4, [sp, #80]	; 0x50
   13f10:	adc	r2, ip, r4
   13f14:	str	r0, [sp, #44]	; 0x2c
   13f18:	eor	r1, r1, r0
   13f1c:	str	r2, [sp, #48]	; 0x30
   13f20:	eor	r8, r8, r2
   13f24:	lsl	r3, r8, #1
   13f28:	orr	ip, r3, r1, lsr #31
   13f2c:	str	ip, [sp, #92]	; 0x5c
   13f30:	lsl	r1, r1, #1
   13f34:	orr	r7, r1, r8, lsr #31
   13f38:	ldr	r8, [sp, #352]	; 0x160
   13f3c:	ldr	r5, [sp, #12]
   13f40:	adds	r3, r8, r5
   13f44:	ldr	r8, [sp, #356]	; 0x164
   13f48:	ldr	r5, [sp, #16]
   13f4c:	adc	r0, r8, r5
   13f50:	ldr	lr, [sp, #96]	; 0x60
   13f54:	adds	r3, r3, lr
   13f58:	ldr	r1, [sp, #120]	; 0x78
   13f5c:	adc	r0, r0, r1
   13f60:	eor	r5, r0, sl
   13f64:	eor	ip, r3, fp
   13f68:	ldr	r2, [sp, #52]	; 0x34
   13f6c:	adds	r2, r2, r5
   13f70:	ldr	fp, [sp, #56]	; 0x38
   13f74:	adc	r4, fp, ip
   13f78:	eor	r6, r2, lr
   13f7c:	eor	lr, r4, r1
   13f80:	lsr	r9, r6, #24
   13f84:	orr	r1, r9, lr, lsl #8
   13f88:	lsr	lr, lr, #24
   13f8c:	orr	r8, lr, r6, lsl #8
   13f90:	ldr	fp, [sp, #400]	; 0x190
   13f94:	adds	r3, fp, r3
   13f98:	ldr	fp, [sp, #404]	; 0x194
   13f9c:	adc	r0, fp, r0
   13fa0:	adds	fp, r3, r1
   13fa4:	adc	lr, r0, r8
   13fa8:	str	fp, [sp, #12]
   13fac:	eor	r5, r5, fp
   13fb0:	str	lr, [sp, #16]
   13fb4:	eor	ip, ip, lr
   13fb8:	lsr	r3, r5, #16
   13fbc:	orr	sl, r3, ip, lsl #16
   13fc0:	lsr	ip, ip, #16
   13fc4:	orr	ip, ip, r5, lsl #16
   13fc8:	mov	r5, ip
   13fcc:	str	sl, [sp, #96]	; 0x60
   13fd0:	adds	r2, r2, sl
   13fd4:	str	r5, [sp, #112]	; 0x70
   13fd8:	adc	r4, r4, r5
   13fdc:	eor	r1, r1, r2
   13fe0:	eor	r8, r8, r4
   13fe4:	lsl	r3, r8, #1
   13fe8:	orr	ip, r3, r1, lsr #31
   13fec:	str	ip, [sp, #120]	; 0x78
   13ff0:	lsl	r1, r1, #1
   13ff4:	orr	r8, r1, r8, lsr #31
   13ff8:	str	r8, [sp, #116]	; 0x74
   13ffc:	ldr	r8, [sp, #384]	; 0x180
   14000:	ldr	r1, [sp, #28]
   14004:	adds	r3, r8, r1
   14008:	ldr	r8, [sp, #388]	; 0x184
   1400c:	ldr	r1, [sp, #32]
   14010:	adc	sl, r8, r1
   14014:	ldr	r9, [sp, #100]	; 0x64
   14018:	adds	r1, r3, r9
   1401c:	ldr	r6, [sp, #124]	; 0x7c
   14020:	adc	lr, sl, r6
   14024:	ldr	r3, [sp, #108]	; 0x6c
   14028:	eor	r8, lr, r3
   1402c:	ldr	sl, [sp, #104]	; 0x68
   14030:	eor	r5, r1, sl
   14034:	ldr	r0, [sp, #60]	; 0x3c
   14038:	adds	r3, r0, r8
   1403c:	ldr	r0, [sp, #64]	; 0x40
   14040:	adc	r0, r0, r5
   14044:	eor	r9, r3, r9
   14048:	eor	r6, r0, r6
   1404c:	lsr	fp, r9, #24
   14050:	orr	ip, fp, r6, lsl #8
   14054:	lsr	r6, r6, #24
   14058:	orr	sl, r6, r9, lsl #8
   1405c:	ldr	r6, [sp, #328]	; 0x148
   14060:	adds	r1, r6, r1
   14064:	ldr	r6, [sp, #332]	; 0x14c
   14068:	adc	lr, r6, lr
   1406c:	adds	r6, r1, ip
   14070:	adc	r1, lr, sl
   14074:	str	r6, [sp, #28]
   14078:	eor	r8, r8, r6
   1407c:	str	r1, [sp, #32]
   14080:	eor	r5, r5, r1
   14084:	lsr	r1, r8, #16
   14088:	orr	r9, r1, r5, lsl #16
   1408c:	lsr	r5, r5, #16
   14090:	orr	fp, r5, r8, lsl #16
   14094:	adds	r3, r3, r9
   14098:	adc	r0, r0, fp
   1409c:	eor	ip, ip, r3
   140a0:	eor	sl, sl, r0
   140a4:	lsl	r1, sl, #1
   140a8:	orr	r8, r1, ip, lsr #31
   140ac:	str	r8, [sp, #104]	; 0x68
   140b0:	lsl	ip, ip, #1
   140b4:	orr	sl, ip, sl, lsr #31
   140b8:	str	sl, [sp, #100]	; 0x64
   140bc:	ldr	ip, [sp, #288]	; 0x120
   140c0:	ldr	r5, [sp, #4]
   140c4:	adds	r1, ip, r5
   140c8:	ldr	sl, [sp, #292]	; 0x124
   140cc:	ldr	ip, [sp, #8]
   140d0:	adc	r8, sl, ip
   140d4:	adds	r1, r1, r7
   140d8:	ldr	sl, [sp, #92]	; 0x5c
   140dc:	adc	r8, r8, sl
   140e0:	eor	r6, r8, fp
   140e4:	eor	lr, r1, r9
   140e8:	adds	r2, r2, r6
   140ec:	adc	r4, r4, lr
   140f0:	eor	r7, r7, r2
   140f4:	eor	r5, r4, sl
   140f8:	lsr	sl, r7, #24
   140fc:	orr	ip, sl, r5, lsl #8
   14100:	lsr	r5, r5, #24
   14104:	orr	r9, r5, r7, lsl #8
   14108:	ldr	r7, [sp, #376]	; 0x178
   1410c:	adds	r1, r7, r1
   14110:	ldr	r7, [sp, #380]	; 0x17c
   14114:	adc	r8, r7, r8
   14118:	adds	r7, r1, ip
   1411c:	adc	sl, r8, r9
   14120:	str	r7, [sp, #4]
   14124:	eor	r6, r6, r7
   14128:	str	sl, [sp, #8]
   1412c:	eor	lr, lr, sl
   14130:	lsr	r1, r6, #16
   14134:	orr	r5, r1, lr, lsl #16
   14138:	lsr	lr, lr, #16
   1413c:	orr	lr, lr, r6, lsl #16
   14140:	str	r5, [sp, #92]	; 0x5c
   14144:	adds	r2, r2, r5
   14148:	mov	r6, r2
   1414c:	str	lr, [sp, #108]	; 0x6c
   14150:	adc	r4, r4, lr
   14154:	mov	r2, r4
   14158:	str	r6, [sp, #52]	; 0x34
   1415c:	eor	ip, ip, r6
   14160:	str	r2, [sp, #56]	; 0x38
   14164:	eor	r9, r9, r2
   14168:	lsl	r2, r9, #1
   1416c:	orr	r4, r2, ip, lsr #31
   14170:	str	r4, [sp, #128]	; 0x80
   14174:	lsl	ip, ip, #1
   14178:	orr	ip, ip, r9, lsr #31
   1417c:	str	ip, [sp, #124]	; 0x7c
   14180:	ldr	r9, [sp, #280]	; 0x118
   14184:	ldr	r5, [sp, #20]
   14188:	adds	r2, r9, r5
   1418c:	ldr	r9, [sp, #284]	; 0x11c
   14190:	ldr	r5, [sp, #24]
   14194:	adc	r6, r9, r5
   14198:	ldr	r7, [sp, #116]	; 0x74
   1419c:	adds	r2, r2, r7
   141a0:	ldr	r8, [sp, #120]	; 0x78
   141a4:	adc	r6, r6, r8
   141a8:	ldr	r1, [sp, #72]	; 0x48
   141ac:	eor	lr, r6, r1
   141b0:	ldr	r9, [sp, #68]	; 0x44
   141b4:	eor	ip, r2, r9
   141b8:	adds	r3, r3, lr
   141bc:	adc	r0, r0, ip
   141c0:	eor	r7, r3, r7
   141c4:	eor	r4, r0, r8
   141c8:	lsr	r8, r7, #24
   141cc:	orr	r1, r8, r4, lsl #8
   141d0:	lsr	r4, r4, #24
   141d4:	orr	r5, r4, r7, lsl #8
   141d8:	ldr	r9, [sp, #296]	; 0x128
   141dc:	adds	r2, r9, r2
   141e0:	ldr	r9, [sp, #300]	; 0x12c
   141e4:	adc	r6, r9, r6
   141e8:	adds	r9, r2, r1
   141ec:	adc	r8, r6, r5
   141f0:	str	r9, [sp, #20]
   141f4:	eor	lr, lr, r9
   141f8:	str	r8, [sp, #24]
   141fc:	eor	ip, ip, r8
   14200:	lsr	r2, lr, #16
   14204:	orr	r6, r2, ip, lsl #16
   14208:	lsr	ip, ip, #16
   1420c:	orr	r9, ip, lr, lsl #16
   14210:	str	r6, [sp, #68]	; 0x44
   14214:	adds	r3, r3, r6
   14218:	adc	ip, r0, r9
   1421c:	str	r3, [sp, #60]	; 0x3c
   14220:	eor	r1, r1, r3
   14224:	str	ip, [sp, #64]	; 0x40
   14228:	eor	r5, r5, ip
   1422c:	lsl	r3, r5, #1
   14230:	orr	lr, r3, r1, lsr #31
   14234:	str	lr, [sp, #116]	; 0x74
   14238:	lsl	r1, r1, #1
   1423c:	orr	r1, r1, r5, lsr #31
   14240:	str	r1, [sp, #72]	; 0x48
   14244:	ldr	r0, [sp, #368]	; 0x170
   14248:	ldr	fp, [sp, #12]
   1424c:	adds	r3, r0, fp
   14250:	ldr	r0, [sp, #372]	; 0x174
   14254:	ldr	fp, [sp, #16]
   14258:	adc	r0, r0, fp
   1425c:	ldr	r8, [sp, #100]	; 0x64
   14260:	adds	r3, r3, r8
   14264:	ldr	fp, [sp, #104]	; 0x68
   14268:	adc	r0, r0, fp
   1426c:	ldr	r5, [sp, #80]	; 0x50
   14270:	eor	r6, r0, r5
   14274:	ldr	r7, [sp, #76]	; 0x4c
   14278:	eor	ip, r3, r7
   1427c:	ldr	lr, [sp, #36]	; 0x24
   14280:	adds	r1, lr, r6
   14284:	ldr	r2, [sp, #40]	; 0x28
   14288:	adc	r4, r2, ip
   1428c:	eor	r7, r1, r8
   14290:	eor	r5, r4, fp
   14294:	lsr	r8, r7, #24
   14298:	orr	r2, r8, r5, lsl #8
   1429c:	lsr	lr, r5, #24
   142a0:	orr	lr, lr, r7, lsl #8
   142a4:	ldr	fp, [sp, #336]	; 0x150
   142a8:	adds	r3, fp, r3
   142ac:	ldr	fp, [sp, #340]	; 0x154
   142b0:	adc	r0, fp, r0
   142b4:	adds	fp, r3, r2
   142b8:	adc	r7, r0, lr
   142bc:	str	fp, [sp, #12]
   142c0:	eor	r6, r6, fp
   142c4:	str	r7, [sp, #16]
   142c8:	eor	ip, ip, r7
   142cc:	lsr	r3, r6, #16
   142d0:	orr	fp, r3, ip, lsl #16
   142d4:	lsr	ip, ip, #16
   142d8:	orr	r3, ip, r6, lsl #16
   142dc:	str	fp, [sp, #76]	; 0x4c
   142e0:	adds	r1, r1, fp
   142e4:	str	r3, [sp, #80]	; 0x50
   142e8:	adc	r4, r4, r3
   142ec:	eor	r2, r2, r1
   142f0:	eor	lr, lr, r4
   142f4:	lsl	r3, lr, #1
   142f8:	orr	r0, r3, r2, lsr #31
   142fc:	str	r0, [sp, #104]	; 0x68
   14300:	lsl	r2, r2, #1
   14304:	orr	lr, r2, lr, lsr #31
   14308:	str	lr, [sp, #100]	; 0x64
   1430c:	ldr	lr, [sp, #320]	; 0x140
   14310:	ldr	r3, [sp, #28]
   14314:	adds	r2, lr, r3
   14318:	ldr	lr, [sp, #324]	; 0x144
   1431c:	ldr	r3, [sp, #32]
   14320:	adc	lr, lr, r3
   14324:	ldr	r6, [sp, #84]	; 0x54
   14328:	adds	r2, r2, r6
   1432c:	ldr	ip, [sp, #88]	; 0x58
   14330:	adc	lr, lr, ip
   14334:	ldr	r5, [sp, #112]	; 0x70
   14338:	eor	r7, lr, r5
   1433c:	ldr	sl, [sp, #96]	; 0x60
   14340:	eor	r5, r2, sl
   14344:	ldr	r0, [sp, #44]	; 0x2c
   14348:	adds	r3, r0, r7
   1434c:	ldr	r0, [sp, #48]	; 0x30
   14350:	adc	r0, r0, r5
   14354:	eor	r8, r3, r6
   14358:	eor	r6, r0, ip
   1435c:	lsr	fp, r8, #24
   14360:	orr	ip, fp, r6, lsl #8
   14364:	lsr	r6, r6, #24
   14368:	orr	sl, r6, r8, lsl #8
   1436c:	ldr	r6, [sp, #304]	; 0x130
   14370:	adds	r2, r6, r2
   14374:	ldr	r6, [sp, #308]	; 0x134
   14378:	adc	lr, r6, lr
   1437c:	adds	r2, r2, ip
   14380:	adc	lr, lr, sl
   14384:	str	r2, [sp, #28]
   14388:	eor	r7, r7, r2
   1438c:	str	lr, [sp, #32]
   14390:	eor	r5, r5, lr
   14394:	lsr	r2, r7, #16
   14398:	orr	r6, r2, r5, lsl #16
   1439c:	lsr	r5, r5, #16
   143a0:	orr	fp, r5, r7, lsl #16
   143a4:	str	r6, [sp, #84]	; 0x54
   143a8:	adds	r3, r3, r6
   143ac:	adc	r0, r0, fp
   143b0:	eor	ip, ip, r3
   143b4:	eor	sl, sl, r0
   143b8:	lsl	r2, sl, #1
   143bc:	orr	r5, r2, ip, lsr #31
   143c0:	lsl	ip, ip, #1
   143c4:	orr	r8, ip, sl, lsr #31
   143c8:	ldr	r2, [sp, #368]	; 0x170
   143cc:	ldr	r7, [sp, #4]
   143d0:	adds	r2, r2, r7
   143d4:	ldr	r7, [sp, #372]	; 0x174
   143d8:	ldr	sl, [sp, #8]
   143dc:	adc	r7, r7, sl
   143e0:	adds	r2, r2, r8
   143e4:	adc	r7, r7, r5
   143e8:	eor	r6, r7, r9
   143ec:	ldr	sl, [sp, #68]	; 0x44
   143f0:	eor	lr, r2, sl
   143f4:	adds	r1, r1, r6
   143f8:	adc	r4, r4, lr
   143fc:	eor	r8, r8, r1
   14400:	eor	r5, r5, r4
   14404:	lsr	sl, r8, #24
   14408:	orr	ip, sl, r5, lsl #8
   1440c:	lsr	r5, r5, #24
   14410:	orr	r9, r5, r8, lsl #8
   14414:	ldr	sl, [sp, #344]	; 0x158
   14418:	adds	r2, sl, r2
   1441c:	ldr	sl, [sp, #348]	; 0x15c
   14420:	adc	r7, sl, r7
   14424:	adds	sl, r2, ip
   14428:	adc	r7, r7, r9
   1442c:	str	sl, [sp, #4]
   14430:	eor	r6, r6, sl
   14434:	str	r7, [sp, #8]
   14438:	eor	lr, lr, r7
   1443c:	lsr	r2, r6, #16
   14440:	orr	r5, r2, lr, lsl #16
   14444:	lsr	lr, lr, #16
   14448:	orr	r6, lr, r6, lsl #16
   1444c:	mov	r7, r6
   14450:	str	r5, [sp, #68]	; 0x44
   14454:	adds	r1, r1, r5
   14458:	mov	r6, r1
   1445c:	str	r7, [sp, #88]	; 0x58
   14460:	adc	r4, r4, r7
   14464:	mov	sl, r4
   14468:	str	r6, [sp, #36]	; 0x24
   1446c:	eor	ip, ip, r6
   14470:	str	sl, [sp, #40]	; 0x28
   14474:	eor	r9, r9, sl
   14478:	lsl	r2, r9, #1
   1447c:	orr	r2, r2, ip, lsr #31
   14480:	str	r2, [sp, #112]	; 0x70
   14484:	lsl	ip, ip, #1
   14488:	orr	r6, ip, r9, lsr #31
   1448c:	str	r6, [sp, #96]	; 0x60
   14490:	ldr	r1, [sp, #376]	; 0x178
   14494:	ldr	r9, [sp, #20]
   14498:	adds	r2, r1, r9
   1449c:	ldr	r9, [sp, #380]	; 0x17c
   144a0:	ldr	r8, [sp, #24]
   144a4:	adc	r6, r9, r8
   144a8:	ldr	ip, [sp, #124]	; 0x7c
   144ac:	adds	r2, r2, ip
   144b0:	ldr	r7, [sp, #128]	; 0x80
   144b4:	adc	r6, r6, r7
   144b8:	ldr	r8, [sp, #80]	; 0x50
   144bc:	eor	r5, r6, r8
   144c0:	ldr	sl, [sp, #76]	; 0x4c
   144c4:	eor	lr, r2, sl
   144c8:	adds	r3, r3, r5
   144cc:	adc	r0, r0, lr
   144d0:	eor	ip, r3, ip
   144d4:	eor	r4, r0, r7
   144d8:	lsr	r7, ip, #24
   144dc:	orr	r1, r7, r4, lsl #8
   144e0:	lsr	r4, r4, #24
   144e4:	orr	r8, r4, ip, lsl #8
   144e8:	ldr	r9, [sp, #280]	; 0x118
   144ec:	adds	r2, r9, r2
   144f0:	ldr	r9, [sp, #284]	; 0x11c
   144f4:	adc	r6, r9, r6
   144f8:	adds	r9, r2, r1
   144fc:	adc	r4, r6, r8
   14500:	str	r9, [sp, #20]
   14504:	eor	r5, r5, r9
   14508:	str	r4, [sp, #24]
   1450c:	eor	lr, lr, r4
   14510:	lsr	r2, r5, #16
   14514:	orr	r7, r2, lr, lsl #16
   14518:	lsr	lr, lr, #16
   1451c:	orr	ip, lr, r5, lsl #16
   14520:	str	r7, [sp, #76]	; 0x4c
   14524:	adds	r3, r3, r7
   14528:	mov	r9, r3
   1452c:	str	ip, [sp, #80]	; 0x50
   14530:	adc	r0, r0, ip
   14534:	mov	r3, r0
   14538:	str	r9, [sp, #44]	; 0x2c
   1453c:	eor	r1, r1, r9
   14540:	str	r3, [sp, #48]	; 0x30
   14544:	eor	r8, r8, r3
   14548:	lsl	r3, r8, #1
   1454c:	orr	r0, r3, r1, lsr #31
   14550:	str	r0, [sp, #120]	; 0x78
   14554:	lsl	r1, r1, #1
   14558:	orr	r7, r1, r8, lsr #31
   1455c:	ldr	r8, [sp, #320]	; 0x140
   14560:	ldr	r0, [sp, #12]
   14564:	adds	r3, r8, r0
   14568:	ldr	r8, [sp, #324]	; 0x144
   1456c:	ldr	r0, [sp, #16]
   14570:	adc	r0, r8, r0
   14574:	ldr	r9, [sp, #72]	; 0x48
   14578:	adds	r3, r3, r9
   1457c:	ldr	r8, [sp, #116]	; 0x74
   14580:	adc	r0, r0, r8
   14584:	eor	r5, r0, fp
   14588:	ldr	sl, [sp, #84]	; 0x54
   1458c:	eor	ip, r3, sl
   14590:	ldr	r4, [sp, #52]	; 0x34
   14594:	adds	r2, r4, r5
   14598:	ldr	r1, [sp, #56]	; 0x38
   1459c:	adc	r4, r1, ip
   145a0:	eor	r6, r2, r9
   145a4:	eor	lr, r4, r8
   145a8:	lsr	r9, r6, #24
   145ac:	orr	r1, r9, lr, lsl #8
   145b0:	lsr	lr, lr, #24
   145b4:	orr	r8, lr, r6, lsl #8
   145b8:	ldr	fp, [sp, #296]	; 0x128
   145bc:	adds	r3, fp, r3
   145c0:	ldr	fp, [sp, #300]	; 0x12c
   145c4:	adc	r0, fp, r0
   145c8:	adds	fp, r3, r1
   145cc:	adc	r0, r0, r8
   145d0:	str	fp, [sp, #12]
   145d4:	eor	r5, r5, fp
   145d8:	str	r0, [sp, #16]
   145dc:	eor	ip, ip, r0
   145e0:	lsr	r3, r5, #16
   145e4:	orr	lr, r3, ip, lsl #16
   145e8:	lsr	ip, ip, #16
   145ec:	orr	r6, ip, r5, lsl #16
   145f0:	str	lr, [sp, #72]	; 0x48
   145f4:	adds	r2, r2, lr
   145f8:	str	r6, [sp, #84]	; 0x54
   145fc:	adc	r4, r4, r6
   14600:	eor	r1, r1, r2
   14604:	eor	r8, r8, r4
   14608:	lsl	r3, r8, #1
   1460c:	orr	r9, r3, r1, lsr #31
   14610:	str	r9, [sp, #124]	; 0x7c
   14614:	lsl	r1, r1, #1
   14618:	orr	r8, r1, r8, lsr #31
   1461c:	str	r8, [sp, #116]	; 0x74
   14620:	ldr	r8, [sp, #400]	; 0x190
   14624:	ldr	r1, [sp, #28]
   14628:	adds	r1, r8, r1
   1462c:	ldr	fp, [sp, #404]	; 0x194
   14630:	ldr	r8, [sp, #32]
   14634:	adc	lr, fp, r8
   14638:	ldr	r9, [sp, #100]	; 0x64
   1463c:	adds	r1, r1, r9
   14640:	ldr	r6, [sp, #104]	; 0x68
   14644:	adc	lr, lr, r6
   14648:	ldr	r3, [sp, #108]	; 0x6c
   1464c:	eor	r8, lr, r3
   14650:	ldr	r5, [sp, #92]	; 0x5c
   14654:	eor	r5, r1, r5
   14658:	ldr	r3, [sp, #60]	; 0x3c
   1465c:	adds	r3, r3, r8
   14660:	ldr	ip, [sp, #64]	; 0x40
   14664:	adc	r0, ip, r5
   14668:	eor	r9, r3, r9
   1466c:	eor	r6, r0, r6
   14670:	lsr	fp, r9, #24
   14674:	orr	ip, fp, r6, lsl #8
   14678:	lsr	r6, r6, #24
   1467c:	orr	sl, r6, r9, lsl #8
   14680:	ldr	r9, [sp, #384]	; 0x180
   14684:	adds	r1, r9, r1
   14688:	ldr	r9, [sp, #388]	; 0x184
   1468c:	adc	lr, r9, lr
   14690:	adds	r1, r1, ip
   14694:	adc	lr, lr, sl
   14698:	str	r1, [sp, #28]
   1469c:	eor	r8, r8, r1
   146a0:	str	lr, [sp, #32]
   146a4:	eor	r5, r5, lr
   146a8:	lsr	r1, r8, #16
   146ac:	orr	r9, r1, r5, lsl #16
   146b0:	lsr	r5, r5, #16
   146b4:	orr	fp, r5, r8, lsl #16
   146b8:	adds	r3, r3, r9
   146bc:	adc	r0, r0, fp
   146c0:	eor	ip, ip, r3
   146c4:	eor	sl, sl, r0
   146c8:	lsl	r1, sl, #1
   146cc:	orr	r5, r1, ip, lsr #31
   146d0:	str	r5, [sp, #100]	; 0x64
   146d4:	lsl	ip, ip, #1
   146d8:	orr	r1, ip, sl, lsr #31
   146dc:	str	r1, [sp, #92]	; 0x5c
   146e0:	ldr	ip, [sp, #360]	; 0x168
   146e4:	ldr	sl, [sp, #4]
   146e8:	adds	r1, ip, sl
   146ec:	ldr	sl, [sp, #364]	; 0x16c
   146f0:	ldr	ip, [sp, #8]
   146f4:	adc	r8, sl, ip
   146f8:	adds	r1, r1, r7
   146fc:	ldr	ip, [sp, #120]	; 0x78
   14700:	adc	r8, r8, ip
   14704:	eor	r6, r8, fp
   14708:	eor	lr, r1, r9
   1470c:	adds	r2, r2, r6
   14710:	adc	r4, r4, lr
   14714:	eor	r7, r7, r2
   14718:	eor	r5, r4, ip
   1471c:	lsr	sl, r7, #24
   14720:	orr	ip, sl, r5, lsl #8
   14724:	lsr	r5, r5, #24
   14728:	orr	r9, r5, r7, lsl #8
   1472c:	ldr	sl, [sp, #392]	; 0x188
   14730:	adds	r1, sl, r1
   14734:	ldr	sl, [sp, #396]	; 0x18c
   14738:	adc	r8, sl, r8
   1473c:	adds	sl, r1, ip
   14740:	adc	r5, r8, r9
   14744:	str	sl, [sp, #4]
   14748:	eor	r6, r6, sl
   1474c:	str	r5, [sp, #8]
   14750:	eor	lr, lr, r5
   14754:	lsr	r1, r6, #16
   14758:	orr	r8, r1, lr, lsl #16
   1475c:	lsr	lr, lr, #16
   14760:	orr	r1, lr, r6, lsl #16
   14764:	str	r8, [sp, #104]	; 0x68
   14768:	adds	r2, r2, r8
   1476c:	mov	lr, r2
   14770:	str	r1, [sp, #108]	; 0x6c
   14774:	adc	r2, r4, r1
   14778:	mov	r4, r2
   1477c:	str	lr, [sp, #52]	; 0x34
   14780:	eor	ip, ip, lr
   14784:	str	r4, [sp, #56]	; 0x38
   14788:	eor	r9, r9, r4
   1478c:	lsl	r2, r9, #1
   14790:	orr	r7, r2, ip, lsr #31
   14794:	str	r7, [sp, #128]	; 0x80
   14798:	lsl	ip, ip, #1
   1479c:	orr	ip, ip, r9, lsr #31
   147a0:	str	ip, [sp, #120]	; 0x78
   147a4:	ldr	r2, [sp, #304]	; 0x130
   147a8:	ldr	r9, [sp, #20]
   147ac:	adds	r2, r2, r9
   147b0:	ldr	r9, [sp, #308]	; 0x134
   147b4:	ldr	lr, [sp, #24]
   147b8:	adc	r6, r9, lr
   147bc:	ldr	r4, [sp, #116]	; 0x74
   147c0:	adds	r2, r2, r4
   147c4:	ldr	r8, [sp, #124]	; 0x7c
   147c8:	adc	r6, r6, r8
   147cc:	ldr	r1, [sp, #88]	; 0x58
   147d0:	eor	lr, r6, r1
   147d4:	ldr	r5, [sp, #68]	; 0x44
   147d8:	eor	ip, r2, r5
   147dc:	adds	r3, r3, lr
   147e0:	adc	r0, r0, ip
   147e4:	eor	r7, r3, r4
   147e8:	eor	r4, r0, r8
   147ec:	lsr	r8, r7, #24
   147f0:	orr	r1, r8, r4, lsl #8
   147f4:	lsr	r4, r4, #24
   147f8:	orr	r5, r4, r7, lsl #8
   147fc:	ldr	r9, [sp, #328]	; 0x148
   14800:	adds	r2, r9, r2
   14804:	ldr	r9, [sp, #332]	; 0x14c
   14808:	adc	r6, r9, r6
   1480c:	adds	r9, r2, r1
   14810:	adc	r4, r6, r5
   14814:	str	r9, [sp, #20]
   14818:	eor	lr, lr, r9
   1481c:	str	r4, [sp, #24]
   14820:	eor	ip, ip, r4
   14824:	lsr	r2, lr, #16
   14828:	orr	r8, r2, ip, lsl #16
   1482c:	lsr	ip, ip, #16
   14830:	orr	r9, ip, lr, lsl #16
   14834:	str	r8, [sp, #68]	; 0x44
   14838:	adds	r3, r3, r8
   1483c:	adc	r0, r0, r9
   14840:	str	r3, [sp, #60]	; 0x3c
   14844:	eor	r1, r1, r3
   14848:	str	r0, [sp, #64]	; 0x40
   1484c:	eor	r5, r5, r0
   14850:	lsl	r3, r5, #1
   14854:	orr	r2, r3, r1, lsr #31
   14858:	str	r2, [sp, #116]	; 0x74
   1485c:	lsl	r1, r1, #1
   14860:	orr	r1, r1, r5, lsr #31
   14864:	str	r1, [sp, #88]	; 0x58
   14868:	ldr	r1, [sp, #336]	; 0x150
   1486c:	ldr	fp, [sp, #12]
   14870:	adds	r3, r1, fp
   14874:	ldr	r1, [sp, #340]	; 0x154
   14878:	ldr	fp, [sp, #16]
   1487c:	adc	r0, r1, fp
   14880:	ldr	r2, [sp, #92]	; 0x5c
   14884:	adds	r3, r3, r2
   14888:	ldr	fp, [sp, #100]	; 0x64
   1488c:	adc	r0, r0, fp
   14890:	ldr	r1, [sp, #80]	; 0x50
   14894:	eor	r6, r0, r1
   14898:	ldr	r7, [sp, #76]	; 0x4c
   1489c:	eor	ip, r3, r7
   148a0:	ldr	r4, [sp, #36]	; 0x24
   148a4:	adds	r1, r4, r6
   148a8:	ldr	sl, [sp, #40]	; 0x28
   148ac:	adc	r4, sl, ip
   148b0:	eor	r7, r1, r2
   148b4:	eor	r5, r4, fp
   148b8:	lsr	r8, r7, #24
   148bc:	orr	r2, r8, r5, lsl #8
   148c0:	lsr	lr, r5, #24
   148c4:	orr	lr, lr, r7, lsl #8
   148c8:	ldr	fp, [sp, #288]	; 0x120
   148cc:	adds	r3, fp, r3
   148d0:	ldr	fp, [sp, #292]	; 0x124
   148d4:	adc	r0, fp, r0
   148d8:	adds	fp, r3, r2
   148dc:	adc	r7, r0, lr
   148e0:	str	fp, [sp, #12]
   148e4:	eor	r6, r6, fp
   148e8:	str	r7, [sp, #16]
   148ec:	eor	ip, ip, r7
   148f0:	lsr	r3, r6, #16
   148f4:	orr	fp, r3, ip, lsl #16
   148f8:	lsr	ip, ip, #16
   148fc:	orr	r5, ip, r6, lsl #16
   14900:	str	fp, [sp, #76]	; 0x4c
   14904:	adds	r1, r1, fp
   14908:	str	r5, [sp, #80]	; 0x50
   1490c:	adc	r4, r4, r5
   14910:	eor	r2, r2, r1
   14914:	eor	lr, lr, r4
   14918:	lsl	r3, lr, #1
   1491c:	orr	r7, r3, r2, lsr #31
   14920:	str	r7, [sp, #100]	; 0x64
   14924:	lsl	r2, r2, #1
   14928:	orr	r6, r2, lr, lsr #31
   1492c:	str	r6, [sp, #92]	; 0x5c
   14930:	ldr	r2, [sp, #352]	; 0x160
   14934:	ldr	r8, [sp, #28]
   14938:	adds	r2, r2, r8
   1493c:	ldr	r7, [sp, #356]	; 0x164
   14940:	ldr	r8, [sp, #32]
   14944:	adc	lr, r7, r8
   14948:	ldr	r6, [sp, #96]	; 0x60
   1494c:	adds	r2, r2, r6
   14950:	ldr	ip, [sp, #112]	; 0x70
   14954:	adc	lr, lr, ip
   14958:	ldr	r7, [sp, #84]	; 0x54
   1495c:	eor	r7, lr, r7
   14960:	ldr	r5, [sp, #72]	; 0x48
   14964:	eor	r5, r2, r5
   14968:	ldr	r0, [sp, #44]	; 0x2c
   1496c:	adds	r3, r0, r7
   14970:	ldr	r0, [sp, #48]	; 0x30
   14974:	adc	r0, r0, r5
   14978:	eor	r8, r3, r6
   1497c:	eor	r6, r0, ip
   14980:	lsr	fp, r8, #24
   14984:	orr	ip, fp, r6, lsl #8
   14988:	lsr	r6, r6, #24
   1498c:	orr	sl, r6, r8, lsl #8
   14990:	ldr	r6, [sp, #312]	; 0x138
   14994:	adds	r2, r6, r2
   14998:	ldr	r6, [sp, #316]	; 0x13c
   1499c:	adc	lr, r6, lr
   149a0:	adds	r6, r2, ip
   149a4:	adc	lr, lr, sl
   149a8:	mov	r2, lr
   149ac:	str	r6, [sp, #28]
   149b0:	eor	r7, r7, r6
   149b4:	str	r2, [sp, #32]
   149b8:	eor	r5, r5, r2
   149bc:	lsr	r2, r7, #16
   149c0:	orr	r6, r2, r5, lsl #16
   149c4:	lsr	r5, r5, #16
   149c8:	orr	fp, r5, r7, lsl #16
   149cc:	str	r6, [sp, #72]	; 0x48
   149d0:	adds	r3, r3, r6
   149d4:	adc	r0, r0, fp
   149d8:	eor	ip, ip, r3
   149dc:	eor	sl, sl, r0
   149e0:	lsl	r2, sl, #1
   149e4:	orr	r5, r2, ip, lsr #31
   149e8:	lsl	ip, ip, #1
   149ec:	orr	r8, ip, sl, lsr #31
   149f0:	ldr	r7, [sp, #336]	; 0x150
   149f4:	ldr	sl, [sp, #4]
   149f8:	adds	r2, r7, sl
   149fc:	ldr	sl, [sp, #340]	; 0x154
   14a00:	ldr	ip, [sp, #8]
   14a04:	adc	r7, sl, ip
   14a08:	adds	r2, r2, r8
   14a0c:	adc	r7, r7, r5
   14a10:	eor	r6, r7, r9
   14a14:	ldr	sl, [sp, #68]	; 0x44
   14a18:	eor	lr, r2, sl
   14a1c:	adds	r1, r1, r6
   14a20:	adc	r4, r4, lr
   14a24:	eor	r8, r8, r1
   14a28:	eor	r5, r5, r4
   14a2c:	lsr	sl, r8, #24
   14a30:	orr	ip, sl, r5, lsl #8
   14a34:	lsr	r5, r5, #24
   14a38:	orr	r9, r5, r8, lsl #8
   14a3c:	ldr	r8, [sp, #352]	; 0x160
   14a40:	adds	r2, r8, r2
   14a44:	ldr	r8, [sp, #356]	; 0x164
   14a48:	adc	r7, r8, r7
   14a4c:	adds	r8, r2, ip
   14a50:	adc	sl, r7, r9
   14a54:	str	r8, [sp, #4]
   14a58:	eor	r6, r6, r8
   14a5c:	str	sl, [sp, #8]
   14a60:	eor	lr, lr, sl
   14a64:	lsr	r2, r6, #16
   14a68:	orr	r5, r2, lr, lsl #16
   14a6c:	lsr	lr, lr, #16
   14a70:	orr	r7, lr, r6, lsl #16
   14a74:	str	r5, [sp, #68]	; 0x44
   14a78:	adds	r1, r1, r5
   14a7c:	mov	lr, r1
   14a80:	str	r7, [sp, #84]	; 0x54
   14a84:	adc	r4, r4, r7
   14a88:	str	lr, [sp, #36]	; 0x24
   14a8c:	eor	ip, ip, lr
   14a90:	str	r4, [sp, #40]	; 0x28
   14a94:	eor	r9, r9, r4
   14a98:	lsl	r2, r9, #1
   14a9c:	orr	r7, r2, ip, lsr #31
   14aa0:	str	r7, [sp, #112]	; 0x70
   14aa4:	lsl	ip, ip, #1
   14aa8:	orr	r9, ip, r9, lsr #31
   14aac:	str	r9, [sp, #96]	; 0x60
   14ab0:	ldr	ip, [sp, #304]	; 0x130
   14ab4:	ldr	r9, [sp, #20]
   14ab8:	adds	r2, ip, r9
   14abc:	ldr	r9, [sp, #308]	; 0x134
   14ac0:	ldr	r5, [sp, #24]
   14ac4:	adc	r6, r9, r5
   14ac8:	ldr	ip, [sp, #120]	; 0x78
   14acc:	adds	r2, r2, ip
   14ad0:	ldr	r7, [sp, #128]	; 0x80
   14ad4:	adc	r6, r6, r7
   14ad8:	ldr	r5, [sp, #80]	; 0x50
   14adc:	eor	r5, r6, r5
   14ae0:	ldr	sl, [sp, #76]	; 0x4c
   14ae4:	eor	lr, r2, sl
   14ae8:	adds	r3, r3, r5
   14aec:	adc	r0, r0, lr
   14af0:	eor	ip, r3, ip
   14af4:	eor	r4, r0, r7
   14af8:	lsr	r7, ip, #24
   14afc:	orr	r1, r7, r4, lsl #8
   14b00:	lsr	r4, r4, #24
   14b04:	orr	r8, r4, ip, lsl #8
   14b08:	ldr	r9, [sp, #288]	; 0x120
   14b0c:	adds	r2, r9, r2
   14b10:	ldr	r9, [sp, #292]	; 0x124
   14b14:	adc	r6, r9, r6
   14b18:	adds	r9, r2, r1
   14b1c:	adc	ip, r6, r8
   14b20:	str	r9, [sp, #20]
   14b24:	eor	r5, r5, r9
   14b28:	str	ip, [sp, #24]
   14b2c:	eor	lr, lr, ip
   14b30:	lsr	r2, r5, #16
   14b34:	orr	r7, r2, lr, lsl #16
   14b38:	lsr	lr, lr, #16
   14b3c:	orr	r5, lr, r5, lsl #16
   14b40:	mov	r9, r5
   14b44:	str	r7, [sp, #76]	; 0x4c
   14b48:	adds	r3, r3, r7
   14b4c:	str	r9, [sp, #80]	; 0x50
   14b50:	adc	r0, r0, r9
   14b54:	mov	sl, r0
   14b58:	str	r3, [sp, #44]	; 0x2c
   14b5c:	eor	r1, r1, r3
   14b60:	str	sl, [sp, #48]	; 0x30
   14b64:	eor	r8, r8, sl
   14b68:	lsl	r3, r8, #1
   14b6c:	orr	r0, r3, r1, lsr #31
   14b70:	str	r0, [sp, #120]	; 0x78
   14b74:	lsl	r1, r1, #1
   14b78:	orr	r7, r1, r8, lsr #31
   14b7c:	ldr	r0, [sp, #384]	; 0x180
   14b80:	ldr	ip, [sp, #12]
   14b84:	adds	r3, r0, ip
   14b88:	ldr	r0, [sp, #388]	; 0x184
   14b8c:	ldr	ip, [sp, #16]
   14b90:	adc	r0, r0, ip
   14b94:	ldr	r6, [sp, #88]	; 0x58
   14b98:	adds	r3, r3, r6
   14b9c:	ldr	r9, [sp, #116]	; 0x74
   14ba0:	adc	r0, r0, r9
   14ba4:	eor	r5, r0, fp
   14ba8:	ldr	sl, [sp, #72]	; 0x48
   14bac:	eor	ip, r3, sl
   14bb0:	ldr	lr, [sp, #52]	; 0x34
   14bb4:	adds	r2, lr, r5
   14bb8:	ldr	r4, [sp, #56]	; 0x38
   14bbc:	adc	r4, r4, ip
   14bc0:	eor	r6, r2, r6
   14bc4:	eor	lr, r4, r9
   14bc8:	lsr	r9, r6, #24
   14bcc:	orr	r1, r9, lr, lsl #8
   14bd0:	lsr	lr, lr, #24
   14bd4:	orr	r8, lr, r6, lsl #8
   14bd8:	ldr	fp, [sp, #376]	; 0x178
   14bdc:	adds	r3, fp, r3
   14be0:	ldr	fp, [sp, #380]	; 0x17c
   14be4:	adc	r0, fp, r0
   14be8:	adds	fp, r3, r1
   14bec:	adc	lr, r0, r8
   14bf0:	str	fp, [sp, #12]
   14bf4:	eor	r5, r5, fp
   14bf8:	str	lr, [sp, #16]
   14bfc:	eor	ip, ip, lr
   14c00:	lsr	r3, r5, #16
   14c04:	orr	r6, r3, ip, lsl #16
   14c08:	lsr	ip, ip, #16
   14c0c:	orr	r0, ip, r5, lsl #16
   14c10:	str	r6, [sp, #72]	; 0x48
   14c14:	adds	r2, r2, r6
   14c18:	str	r0, [sp, #88]	; 0x58
   14c1c:	adc	r4, r4, r0
   14c20:	eor	r1, r1, r2
   14c24:	eor	r8, r8, r4
   14c28:	lsl	r3, r8, #1
   14c2c:	orr	ip, r3, r1, lsr #31
   14c30:	str	ip, [sp, #124]	; 0x7c
   14c34:	lsl	r1, r1, #1
   14c38:	orr	r1, r1, r8, lsr #31
   14c3c:	str	r1, [sp, #116]	; 0x74
   14c40:	ldr	r9, [sp, #368]	; 0x170
   14c44:	ldr	lr, [sp, #28]
   14c48:	adds	r1, r9, lr
   14c4c:	ldr	r6, [sp, #372]	; 0x174
   14c50:	ldr	lr, [sp, #32]
   14c54:	adc	lr, r6, lr
   14c58:	ldr	r6, [sp, #92]	; 0x5c
   14c5c:	adds	r1, r1, r6
   14c60:	ldr	ip, [sp, #100]	; 0x64
   14c64:	adc	lr, lr, ip
   14c68:	ldr	r0, [sp, #108]	; 0x6c
   14c6c:	eor	r8, lr, r0
   14c70:	ldr	r3, [sp, #104]	; 0x68
   14c74:	eor	r5, r1, r3
   14c78:	ldr	r3, [sp, #60]	; 0x3c
   14c7c:	adds	r3, r3, r8
   14c80:	ldr	r0, [sp, #64]	; 0x40
   14c84:	adc	r0, r0, r5
   14c88:	eor	r9, r3, r6
   14c8c:	eor	r6, r0, ip
   14c90:	lsr	fp, r9, #24
   14c94:	orr	ip, fp, r6, lsl #8
   14c98:	lsr	r6, r6, #24
   14c9c:	orr	sl, r6, r9, lsl #8
   14ca0:	ldr	r6, [sp, #392]	; 0x188
   14ca4:	adds	r1, r6, r1
   14ca8:	ldr	r6, [sp, #396]	; 0x18c
   14cac:	adc	lr, r6, lr
   14cb0:	adds	r6, r1, ip
   14cb4:	adc	lr, lr, sl
   14cb8:	mov	r1, lr
   14cbc:	str	r6, [sp, #28]
   14cc0:	eor	r8, r8, r6
   14cc4:	str	r1, [sp, #32]
   14cc8:	eor	r5, r5, r1
   14ccc:	lsr	r1, r8, #16
   14cd0:	orr	r9, r1, r5, lsl #16
   14cd4:	lsr	r5, r5, #16
   14cd8:	orr	fp, r5, r8, lsl #16
   14cdc:	adds	r3, r3, r9
   14ce0:	adc	r0, r0, fp
   14ce4:	eor	ip, ip, r3
   14ce8:	eor	sl, sl, r0
   14cec:	lsl	r1, sl, #1
   14cf0:	orr	r8, r1, ip, lsr #31
   14cf4:	str	r8, [sp, #100]	; 0x64
   14cf8:	lsl	ip, ip, #1
   14cfc:	orr	r6, ip, sl, lsr #31
   14d00:	str	r6, [sp, #92]	; 0x5c
   14d04:	ldr	ip, [sp, #296]	; 0x128
   14d08:	ldr	r8, [sp, #4]
   14d0c:	adds	r1, ip, r8
   14d10:	ldr	r8, [sp, #300]	; 0x12c
   14d14:	ldr	sl, [sp, #8]
   14d18:	adc	r8, r8, sl
   14d1c:	adds	r1, r1, r7
   14d20:	ldr	sl, [sp, #120]	; 0x78
   14d24:	adc	r8, r8, sl
   14d28:	eor	r6, r8, fp
   14d2c:	eor	lr, r1, r9
   14d30:	adds	r2, r2, r6
   14d34:	adc	r4, r4, lr
   14d38:	eor	r7, r7, r2
   14d3c:	eor	r5, r4, sl
   14d40:	lsr	sl, r7, #24
   14d44:	orr	ip, sl, r5, lsl #8
   14d48:	lsr	r5, r5, #24
   14d4c:	orr	r9, r5, r7, lsl #8
   14d50:	ldr	r7, [sp, #328]	; 0x148
   14d54:	adds	r1, r7, r1
   14d58:	ldr	r7, [sp, #332]	; 0x14c
   14d5c:	adc	r8, r7, r8
   14d60:	adds	r7, r1, ip
   14d64:	adc	r8, r8, r9
   14d68:	str	r7, [sp, #4]
   14d6c:	eor	r6, r6, r7
   14d70:	str	r8, [sp, #8]
   14d74:	eor	lr, lr, r8
   14d78:	lsr	r1, r6, #16
   14d7c:	orr	sl, r1, lr, lsl #16
   14d80:	lsr	lr, lr, #16
   14d84:	orr	r6, lr, r6, lsl #16
   14d88:	str	sl, [sp, #104]	; 0x68
   14d8c:	adds	r2, r2, sl
   14d90:	mov	r8, r2
   14d94:	str	r6, [sp, #108]	; 0x6c
   14d98:	adc	r2, r4, r6
   14d9c:	mov	r4, r2
   14da0:	str	r8, [sp, #52]	; 0x34
   14da4:	eor	ip, ip, r8
   14da8:	str	r4, [sp, #56]	; 0x38
   14dac:	eor	r9, r9, r4
   14db0:	lsl	r2, r9, #1
   14db4:	orr	r2, r2, ip, lsr #31
   14db8:	str	r2, [sp, #128]	; 0x80
   14dbc:	lsl	ip, ip, #1
   14dc0:	orr	r2, ip, r9, lsr #31
   14dc4:	str	r2, [sp, #120]	; 0x78
   14dc8:	ldr	r9, [sp, #320]	; 0x140
   14dcc:	ldr	r2, [sp, #20]
   14dd0:	adds	r2, r9, r2
   14dd4:	ldr	r9, [sp, #324]	; 0x144
   14dd8:	ldr	ip, [sp, #24]
   14ddc:	adc	r6, r9, ip
   14de0:	ldr	r4, [sp, #116]	; 0x74
   14de4:	adds	r2, r2, r4
   14de8:	ldr	r8, [sp, #124]	; 0x7c
   14dec:	adc	r6, r6, r8
   14df0:	ldr	r1, [sp, #84]	; 0x54
   14df4:	eor	lr, r6, r1
   14df8:	ldr	r5, [sp, #68]	; 0x44
   14dfc:	eor	ip, r2, r5
   14e00:	adds	r3, r3, lr
   14e04:	adc	r0, r0, ip
   14e08:	eor	r7, r3, r4
   14e0c:	eor	r4, r0, r8
   14e10:	lsr	r8, r7, #24
   14e14:	orr	r1, r8, r4, lsl #8
   14e18:	lsr	r4, r4, #24
   14e1c:	orr	r5, r4, r7, lsl #8
   14e20:	ldr	r9, [sp, #360]	; 0x168
   14e24:	adds	r2, r9, r2
   14e28:	ldr	r9, [sp, #364]	; 0x16c
   14e2c:	adc	r6, r9, r6
   14e30:	adds	r9, r2, r1
   14e34:	adc	r2, r6, r5
   14e38:	str	r9, [sp, #20]
   14e3c:	eor	lr, lr, r9
   14e40:	str	r2, [sp, #24]
   14e44:	eor	ip, ip, r2
   14e48:	lsr	r2, lr, #16
   14e4c:	orr	r7, r2, ip, lsl #16
   14e50:	lsr	ip, ip, #16
   14e54:	orr	r9, ip, lr, lsl #16
   14e58:	str	r7, [sp, #68]	; 0x44
   14e5c:	adds	r3, r3, r7
   14e60:	adc	r0, r0, r9
   14e64:	str	r3, [sp, #60]	; 0x3c
   14e68:	eor	r1, r1, r3
   14e6c:	str	r0, [sp, #64]	; 0x40
   14e70:	eor	r5, r5, r0
   14e74:	lsl	r3, r5, #1
   14e78:	orr	r3, r3, r1, lsr #31
   14e7c:	str	r3, [sp, #116]	; 0x74
   14e80:	lsl	r1, r1, #1
   14e84:	orr	r5, r1, r5, lsr #31
   14e88:	str	r5, [sp, #84]	; 0x54
   14e8c:	ldr	r5, [sp, #312]	; 0x138
   14e90:	ldr	fp, [sp, #12]
   14e94:	adds	r3, r5, fp
   14e98:	ldr	r5, [sp, #316]	; 0x13c
   14e9c:	ldr	fp, [sp, #16]
   14ea0:	adc	r0, r5, fp
   14ea4:	ldr	fp, [sp, #92]	; 0x5c
   14ea8:	adds	r3, r3, fp
   14eac:	ldr	r8, [sp, #100]	; 0x64
   14eb0:	adc	r0, r0, r8
   14eb4:	ldr	r2, [sp, #80]	; 0x50
   14eb8:	eor	r6, r0, r2
   14ebc:	ldr	r5, [sp, #76]	; 0x4c
   14ec0:	eor	ip, r3, r5
   14ec4:	ldr	r1, [sp, #36]	; 0x24
   14ec8:	adds	r1, r1, r6
   14ecc:	ldr	r4, [sp, #40]	; 0x28
   14ed0:	adc	r4, r4, ip
   14ed4:	eor	r7, r1, fp
   14ed8:	eor	r5, r4, r8
   14edc:	lsr	r8, r7, #24
   14ee0:	orr	r2, r8, r5, lsl #8
   14ee4:	lsr	lr, r5, #24
   14ee8:	orr	lr, lr, r7, lsl #8
   14eec:	ldr	fp, [sp, #280]	; 0x118
   14ef0:	adds	r3, fp, r3
   14ef4:	ldr	fp, [sp, #284]	; 0x11c
   14ef8:	adc	r0, fp, r0
   14efc:	adds	fp, r3, r2
   14f00:	adc	r5, r0, lr
   14f04:	str	fp, [sp, #12]
   14f08:	eor	r6, r6, fp
   14f0c:	str	r5, [sp, #16]
   14f10:	eor	ip, ip, r5
   14f14:	lsr	r3, r6, #16
   14f18:	orr	fp, r3, ip, lsl #16
   14f1c:	lsr	ip, ip, #16
   14f20:	orr	r5, ip, r6, lsl #16
   14f24:	str	fp, [sp, #76]	; 0x4c
   14f28:	adds	r1, r1, fp
   14f2c:	str	r5, [sp, #80]	; 0x50
   14f30:	adc	r4, r4, r5
   14f34:	eor	r2, r2, r1
   14f38:	eor	lr, lr, r4
   14f3c:	lsl	r3, lr, #1
   14f40:	orr	r8, r3, r2, lsr #31
   14f44:	str	r8, [sp, #100]	; 0x64
   14f48:	lsl	r2, r2, #1
   14f4c:	orr	fp, r2, lr, lsr #31
   14f50:	str	fp, [sp, #92]	; 0x5c
   14f54:	ldr	r8, [sp, #400]	; 0x190
   14f58:	ldr	lr, [sp, #28]
   14f5c:	adds	r2, r8, lr
   14f60:	ldr	r6, [sp, #404]	; 0x194
   14f64:	ldr	lr, [sp, #32]
   14f68:	adc	lr, r6, lr
   14f6c:	ldr	r6, [sp, #96]	; 0x60
   14f70:	adds	r2, r2, r6
   14f74:	ldr	ip, [sp, #112]	; 0x70
   14f78:	adc	lr, lr, ip
   14f7c:	ldr	r0, [sp, #88]	; 0x58
   14f80:	eor	r7, lr, r0
   14f84:	ldr	r5, [sp, #72]	; 0x48
   14f88:	eor	r5, r2, r5
   14f8c:	ldr	r3, [sp, #44]	; 0x2c
   14f90:	adds	r3, r3, r7
   14f94:	ldr	sl, [sp, #48]	; 0x30
   14f98:	adc	r0, sl, r5
   14f9c:	eor	r8, r3, r6
   14fa0:	eor	r6, r0, ip
   14fa4:	lsr	fp, r8, #24
   14fa8:	orr	ip, fp, r6, lsl #8
   14fac:	lsr	r6, r6, #24
   14fb0:	orr	sl, r6, r8, lsl #8
   14fb4:	ldr	r6, [sp, #344]	; 0x158
   14fb8:	adds	r2, r6, r2
   14fbc:	ldr	r6, [sp, #348]	; 0x15c
   14fc0:	adc	lr, r6, lr
   14fc4:	adds	r6, r2, ip
   14fc8:	adc	lr, lr, sl
   14fcc:	str	r6, [sp, #28]
   14fd0:	eor	r7, r7, r6
   14fd4:	str	lr, [sp, #32]
   14fd8:	eor	r5, r5, lr
   14fdc:	lsr	r2, r7, #16
   14fe0:	orr	r6, r2, r5, lsl #16
   14fe4:	lsr	r5, r5, #16
   14fe8:	orr	fp, r5, r7, lsl #16
   14fec:	str	r6, [sp, #72]	; 0x48
   14ff0:	adds	r3, r3, r6
   14ff4:	adc	r0, r0, fp
   14ff8:	eor	ip, ip, r3
   14ffc:	eor	sl, sl, r0
   15000:	lsl	r2, sl, #1
   15004:	orr	r5, r2, ip, lsr #31
   15008:	lsl	ip, ip, #1
   1500c:	orr	r8, ip, sl, lsr #31
   15010:	ldr	sl, [sp, #352]	; 0x160
   15014:	ldr	r7, [sp, #4]
   15018:	adds	r2, sl, r7
   1501c:	ldr	r7, [sp, #356]	; 0x164
   15020:	ldr	ip, [sp, #8]
   15024:	adc	r7, r7, ip
   15028:	adds	r2, r2, r8
   1502c:	adc	r7, r7, r5
   15030:	eor	r6, r7, r9
   15034:	ldr	ip, [sp, #68]	; 0x44
   15038:	eor	lr, r2, ip
   1503c:	adds	r1, r1, r6
   15040:	adc	r4, r4, lr
   15044:	eor	r8, r8, r1
   15048:	eor	r5, r5, r4
   1504c:	lsr	sl, r8, #24
   15050:	orr	ip, sl, r5, lsl #8
   15054:	lsr	r5, r5, #24
   15058:	orr	r9, r5, r8, lsl #8
   1505c:	ldr	r8, [sp, #280]	; 0x118
   15060:	adds	r2, r8, r2
   15064:	ldr	r8, [sp, #284]	; 0x11c
   15068:	adc	r7, r8, r7
   1506c:	adds	r8, r2, ip
   15070:	adc	r7, r7, r9
   15074:	mov	sl, r7
   15078:	str	r8, [sp, #4]
   1507c:	eor	r6, r6, r8
   15080:	str	sl, [sp, #8]
   15084:	eor	lr, lr, sl
   15088:	lsr	r2, r6, #16
   1508c:	orr	r7, r2, lr, lsl #16
   15090:	lsr	lr, lr, #16
   15094:	orr	lr, lr, r6, lsl #16
   15098:	str	r7, [sp, #68]	; 0x44
   1509c:	adds	r1, r1, r7
   150a0:	mov	r5, r1
   150a4:	str	lr, [sp, #88]	; 0x58
   150a8:	adc	r4, r4, lr
   150ac:	mov	r1, r4
   150b0:	str	r5, [sp, #36]	; 0x24
   150b4:	eor	ip, ip, r5
   150b8:	str	r1, [sp, #40]	; 0x28
   150bc:	eor	r9, r9, r1
   150c0:	lsl	r2, r9, #1
   150c4:	orr	r4, r2, ip, lsr #31
   150c8:	str	r4, [sp, #112]	; 0x70
   150cc:	lsl	ip, ip, #1
   150d0:	orr	r8, ip, r9, lsr #31
   150d4:	str	r8, [sp, #96]	; 0x60
   150d8:	ldr	sl, [sp, #320]	; 0x140
   150dc:	ldr	r9, [sp, #20]
   150e0:	adds	r2, sl, r9
   150e4:	ldr	r9, [sp, #324]	; 0x144
   150e8:	ldr	lr, [sp, #24]
   150ec:	adc	r6, r9, lr
   150f0:	ldr	ip, [sp, #120]	; 0x78
   150f4:	adds	r2, r2, ip
   150f8:	ldr	r1, [sp, #128]	; 0x80
   150fc:	adc	r6, r6, r1
   15100:	ldr	r9, [sp, #80]	; 0x50
   15104:	eor	r5, r6, r9
   15108:	ldr	r7, [sp, #76]	; 0x4c
   1510c:	eor	lr, r2, r7
   15110:	adds	r3, r3, r5
   15114:	adc	r0, r0, lr
   15118:	eor	ip, r3, ip
   1511c:	eor	r4, r0, r1
   15120:	lsr	r7, ip, #24
   15124:	orr	r1, r7, r4, lsl #8
   15128:	lsr	r4, r4, #24
   1512c:	orr	r8, r4, ip, lsl #8
   15130:	ldr	r9, [sp, #336]	; 0x150
   15134:	adds	r2, r9, r2
   15138:	ldr	r9, [sp, #340]	; 0x154
   1513c:	adc	r6, r9, r6
   15140:	adds	r9, r2, r1
   15144:	adc	r2, r6, r8
   15148:	str	r9, [sp, #20]
   1514c:	eor	r5, r5, r9
   15150:	str	r2, [sp, #24]
   15154:	eor	lr, lr, r2
   15158:	lsr	r2, r5, #16
   1515c:	orr	r2, r2, lr, lsl #16
   15160:	lsr	lr, lr, #16
   15164:	orr	ip, lr, r5, lsl #16
   15168:	str	r2, [sp, #76]	; 0x4c
   1516c:	adds	r3, r3, r2
   15170:	mov	lr, r3
   15174:	str	ip, [sp, #80]	; 0x50
   15178:	adc	r0, r0, ip
   1517c:	mov	r3, r0
   15180:	str	lr, [sp, #44]	; 0x2c
   15184:	eor	r1, r1, lr
   15188:	str	r3, [sp, #48]	; 0x30
   1518c:	eor	r8, r8, r3
   15190:	lsl	r3, r8, #1
   15194:	orr	sl, r3, r1, lsr #31
   15198:	str	sl, [sp, #120]	; 0x78
   1519c:	lsl	r1, r1, #1
   151a0:	orr	r7, r1, r8, lsr #31
   151a4:	ldr	r5, [sp, #296]	; 0x128
   151a8:	ldr	ip, [sp, #12]
   151ac:	adds	r3, r5, ip
   151b0:	ldr	r5, [sp, #300]	; 0x12c
   151b4:	ldr	ip, [sp, #16]
   151b8:	adc	r0, r5, ip
   151bc:	ldr	lr, [sp, #84]	; 0x54
   151c0:	adds	r3, r3, lr
   151c4:	ldr	r1, [sp, #116]	; 0x74
   151c8:	adc	r0, r0, r1
   151cc:	eor	r5, r0, fp
   151d0:	ldr	ip, [sp, #72]	; 0x48
   151d4:	eor	ip, r3, ip
   151d8:	ldr	r8, [sp, #52]	; 0x34
   151dc:	adds	r2, r8, r5
   151e0:	ldr	r4, [sp, #56]	; 0x38
   151e4:	adc	r4, r4, ip
   151e8:	eor	r6, r2, lr
   151ec:	eor	lr, r4, r1
   151f0:	lsr	r9, r6, #24
   151f4:	orr	r1, r9, lr, lsl #8
   151f8:	lsr	lr, lr, #24
   151fc:	orr	r8, lr, r6, lsl #8
   15200:	ldr	fp, [sp, #312]	; 0x138
   15204:	adds	r3, fp, r3
   15208:	ldr	fp, [sp, #316]	; 0x13c
   1520c:	adc	r0, fp, r0
   15210:	adds	fp, r3, r1
   15214:	adc	lr, r0, r8
   15218:	str	fp, [sp, #12]
   1521c:	eor	r5, r5, fp
   15220:	str	lr, [sp, #16]
   15224:	eor	ip, ip, lr
   15228:	lsr	r3, r5, #16
   1522c:	orr	r6, r3, ip, lsl #16
   15230:	lsr	ip, ip, #16
   15234:	orr	ip, ip, r5, lsl #16
   15238:	str	r6, [sp, #72]	; 0x48
   1523c:	adds	r2, r2, r6
   15240:	str	ip, [sp, #84]	; 0x54
   15244:	adc	r4, r4, ip
   15248:	eor	r1, r1, r2
   1524c:	eor	r8, r8, r4
   15250:	lsl	r3, r8, #1
   15254:	orr	r5, r3, r1, lsr #31
   15258:	str	r5, [sp, #124]	; 0x7c
   1525c:	lsl	r1, r1, #1
   15260:	orr	r8, r1, r8, lsr #31
   15264:	str	r8, [sp, #116]	; 0x74
   15268:	ldr	ip, [sp, #360]	; 0x168
   1526c:	ldr	r1, [sp, #28]
   15270:	adds	r1, ip, r1
   15274:	ldr	r6, [sp, #364]	; 0x16c
   15278:	ldr	lr, [sp, #32]
   1527c:	adc	lr, r6, lr
   15280:	ldr	r9, [sp, #92]	; 0x5c
   15284:	adds	r1, r1, r9
   15288:	ldr	ip, [sp, #100]	; 0x64
   1528c:	adc	lr, lr, ip
   15290:	ldr	r6, [sp, #108]	; 0x6c
   15294:	eor	r8, lr, r6
   15298:	ldr	sl, [sp, #104]	; 0x68
   1529c:	eor	r5, r1, sl
   152a0:	ldr	r3, [sp, #60]	; 0x3c
   152a4:	adds	r3, r3, r8
   152a8:	ldr	r0, [sp, #64]	; 0x40
   152ac:	adc	r0, r0, r5
   152b0:	eor	r9, r3, r9
   152b4:	eor	r6, r0, ip
   152b8:	lsr	fp, r9, #24
   152bc:	orr	ip, fp, r6, lsl #8
   152c0:	lsr	r6, r6, #24
   152c4:	orr	sl, r6, r9, lsl #8
   152c8:	ldr	r6, [sp, #400]	; 0x190
   152cc:	adds	r1, r6, r1
   152d0:	ldr	r6, [sp, #404]	; 0x194
   152d4:	adc	lr, r6, lr
   152d8:	adds	r6, r1, ip
   152dc:	adc	lr, lr, sl
   152e0:	str	r6, [sp, #28]
   152e4:	eor	r8, r8, r6
   152e8:	str	lr, [sp, #32]
   152ec:	eor	r5, r5, lr
   152f0:	lsr	r1, r8, #16
   152f4:	orr	r9, r1, r5, lsl #16
   152f8:	lsr	r5, r5, #16
   152fc:	orr	fp, r5, r8, lsl #16
   15300:	adds	r3, r3, r9
   15304:	adc	r0, r0, fp
   15308:	eor	ip, ip, r3
   1530c:	eor	sl, sl, r0
   15310:	lsl	r1, sl, #1
   15314:	orr	r1, r1, ip, lsr #31
   15318:	str	r1, [sp, #100]	; 0x64
   1531c:	lsl	ip, ip, #1
   15320:	orr	ip, ip, sl, lsr #31
   15324:	str	ip, [sp, #92]	; 0x5c
   15328:	ldr	r6, [sp, #392]	; 0x188
   1532c:	ldr	r8, [sp, #4]
   15330:	adds	r1, r6, r8
   15334:	ldr	r8, [sp, #396]	; 0x18c
   15338:	ldr	sl, [sp, #8]
   1533c:	adc	r8, r8, sl
   15340:	adds	r1, r1, r7
   15344:	ldr	sl, [sp, #120]	; 0x78
   15348:	adc	r8, r8, sl
   1534c:	eor	r6, r8, fp
   15350:	eor	lr, r1, r9
   15354:	adds	r2, r2, r6
   15358:	adc	r4, r4, lr
   1535c:	eor	r7, r7, r2
   15360:	eor	r5, r4, sl
   15364:	lsr	sl, r7, #24
   15368:	orr	ip, sl, r5, lsl #8
   1536c:	lsr	r5, r5, #24
   15370:	orr	r9, r5, r7, lsl #8
   15374:	ldr	sl, [sp, #288]	; 0x120
   15378:	adds	r1, sl, r1
   1537c:	ldr	sl, [sp, #292]	; 0x124
   15380:	adc	r8, sl, r8
   15384:	adds	sl, r1, ip
   15388:	adc	r8, r8, r9
   1538c:	str	sl, [sp, #4]
   15390:	eor	r6, r6, sl
   15394:	str	r8, [sp, #8]
   15398:	eor	lr, lr, r8
   1539c:	lsr	r1, r6, #16
   153a0:	orr	r7, r1, lr, lsl #16
   153a4:	lsr	lr, lr, #16
   153a8:	orr	r6, lr, r6, lsl #16
   153ac:	str	r7, [sp, #104]	; 0x68
   153b0:	adds	r8, r2, r7
   153b4:	str	r6, [sp, #108]	; 0x6c
   153b8:	adc	r4, r4, r6
   153bc:	mov	r2, r4
   153c0:	str	r8, [sp, #52]	; 0x34
   153c4:	eor	ip, ip, r8
   153c8:	str	r2, [sp, #56]	; 0x38
   153cc:	eor	r9, r9, r2
   153d0:	lsl	r2, r9, #1
   153d4:	orr	r4, r2, ip, lsr #31
   153d8:	str	r4, [sp, #128]	; 0x80
   153dc:	lsl	ip, ip, #1
   153e0:	orr	r5, ip, r9, lsr #31
   153e4:	str	r5, [sp, #120]	; 0x78
   153e8:	ldr	r8, [sp, #368]	; 0x170
   153ec:	ldr	r9, [sp, #20]
   153f0:	adds	r2, r8, r9
   153f4:	ldr	r8, [sp, #372]	; 0x174
   153f8:	ldr	r9, [sp, #24]
   153fc:	adc	r6, r8, r9
   15400:	ldr	sl, [sp, #116]	; 0x74
   15404:	adds	r2, r2, sl
   15408:	ldr	r9, [sp, #124]	; 0x7c
   1540c:	adc	r6, r6, r9
   15410:	ldr	r1, [sp, #88]	; 0x58
   15414:	eor	lr, r6, r1
   15418:	ldr	r7, [sp, #68]	; 0x44
   1541c:	eor	ip, r2, r7
   15420:	adds	r3, r3, lr
   15424:	adc	r0, r0, ip
   15428:	eor	r7, r3, sl
   1542c:	eor	r4, r0, r9
   15430:	lsr	r8, r7, #24
   15434:	orr	r1, r8, r4, lsl #8
   15438:	lsr	r4, r4, #24
   1543c:	orr	r5, r4, r7, lsl #8
   15440:	ldr	r9, [sp, #376]	; 0x178
   15444:	adds	r2, r9, r2
   15448:	ldr	r9, [sp, #380]	; 0x17c
   1544c:	adc	r6, r9, r6
   15450:	adds	r9, r2, r1
   15454:	adc	r7, r6, r5
   15458:	str	r9, [sp, #20]
   1545c:	eor	lr, lr, r9
   15460:	str	r7, [sp, #24]
   15464:	eor	ip, ip, r7
   15468:	lsr	r2, lr, #16
   1546c:	orr	r8, r2, ip, lsl #16
   15470:	lsr	ip, ip, #16
   15474:	orr	r9, ip, lr, lsl #16
   15478:	str	r8, [sp, #68]	; 0x44
   1547c:	adds	r3, r3, r8
   15480:	adc	r0, r0, r9
   15484:	mov	r2, r0
   15488:	str	r3, [sp, #60]	; 0x3c
   1548c:	eor	r1, r1, r3
   15490:	str	r2, [sp, #64]	; 0x40
   15494:	eor	r5, r5, r2
   15498:	lsl	r3, r5, #1
   1549c:	orr	r7, r3, r1, lsr #31
   154a0:	str	r7, [sp, #116]	; 0x74
   154a4:	lsl	r1, r1, #1
   154a8:	orr	r1, r1, r5, lsr #31
   154ac:	str	r1, [sp, #88]	; 0x58
   154b0:	ldr	r1, [sp, #328]	; 0x148
   154b4:	ldr	fp, [sp, #12]
   154b8:	adds	r3, r1, fp
   154bc:	ldr	r1, [sp, #332]	; 0x14c
   154c0:	ldr	fp, [sp, #16]
   154c4:	adc	r0, r1, fp
   154c8:	ldr	fp, [sp, #92]	; 0x5c
   154cc:	adds	r3, r3, fp
   154d0:	ldr	sl, [sp, #100]	; 0x64
   154d4:	adc	r0, r0, sl
   154d8:	ldr	lr, [sp, #80]	; 0x50
   154dc:	eor	r6, r0, lr
   154e0:	ldr	lr, [sp, #76]	; 0x4c
   154e4:	eor	ip, r3, lr
   154e8:	ldr	r4, [sp, #36]	; 0x24
   154ec:	adds	r1, r4, r6
   154f0:	ldr	r2, [sp, #40]	; 0x28
   154f4:	adc	r4, r2, ip
   154f8:	eor	r7, r1, fp
   154fc:	eor	r5, r4, sl
   15500:	lsr	r8, r7, #24
   15504:	orr	r2, r8, r5, lsl #8
   15508:	lsr	lr, r5, #24
   1550c:	orr	lr, lr, r7, lsl #8
   15510:	ldr	fp, [sp, #344]	; 0x158
   15514:	adds	r3, fp, r3
   15518:	ldr	fp, [sp, #348]	; 0x15c
   1551c:	adc	r0, fp, r0
   15520:	adds	fp, r3, r2
   15524:	adc	r5, r0, lr
   15528:	str	fp, [sp, #12]
   1552c:	eor	r6, r6, fp
   15530:	str	r5, [sp, #16]
   15534:	eor	ip, ip, r5
   15538:	lsr	r3, r6, #16
   1553c:	orr	fp, r3, ip, lsl #16
   15540:	lsr	ip, ip, #16
   15544:	orr	r3, ip, r6, lsl #16
   15548:	str	fp, [sp, #76]	; 0x4c
   1554c:	adds	r1, r1, fp
   15550:	str	r3, [sp, #80]	; 0x50
   15554:	adc	r4, r4, r3
   15558:	eor	r2, r2, r1
   1555c:	eor	lr, lr, r4
   15560:	lsl	r3, lr, #1
   15564:	orr	r5, r3, r2, lsr #31
   15568:	str	r5, [sp, #100]	; 0x64
   1556c:	lsl	r2, r2, #1
   15570:	orr	r2, r2, lr, lsr #31
   15574:	str	r2, [sp, #92]	; 0x5c
   15578:	ldr	sl, [sp, #304]	; 0x130
   1557c:	ldr	r2, [sp, #28]
   15580:	adds	r2, sl, r2
   15584:	ldr	r6, [sp, #308]	; 0x134
   15588:	ldr	lr, [sp, #32]
   1558c:	adc	lr, r6, lr
   15590:	ldr	r6, [sp, #96]	; 0x60
   15594:	adds	r2, r2, r6
   15598:	ldr	ip, [sp, #112]	; 0x70
   1559c:	adc	lr, lr, ip
   155a0:	ldr	r7, [sp, #84]	; 0x54
   155a4:	eor	r7, lr, r7
   155a8:	ldr	r5, [sp, #72]	; 0x48
   155ac:	eor	r5, r2, r5
   155b0:	ldr	r0, [sp, #44]	; 0x2c
   155b4:	adds	r3, r0, r7
   155b8:	ldr	r0, [sp, #48]	; 0x30
   155bc:	adc	r0, r0, r5
   155c0:	eor	r8, r3, r6
   155c4:	eor	r6, r0, ip
   155c8:	lsr	fp, r8, #24
   155cc:	orr	ip, fp, r6, lsl #8
   155d0:	lsr	r6, r6, #24
   155d4:	orr	sl, r6, r8, lsl #8
   155d8:	ldr	r6, [sp, #384]	; 0x180
   155dc:	adds	r2, r6, r2
   155e0:	ldr	r6, [sp, #388]	; 0x184
   155e4:	adc	lr, r6, lr
   155e8:	adds	r6, r2, ip
   155ec:	adc	r2, lr, sl
   155f0:	str	r6, [sp, #28]
   155f4:	eor	r7, r7, r6
   155f8:	str	r2, [sp, #32]
   155fc:	eor	r5, r5, r2
   15600:	lsr	r2, r7, #16
   15604:	orr	lr, r2, r5, lsl #16
   15608:	lsr	r5, r5, #16
   1560c:	orr	fp, r5, r7, lsl #16
   15610:	str	lr, [sp, #72]	; 0x48
   15614:	adds	r3, r3, lr
   15618:	adc	r0, r0, fp
   1561c:	eor	ip, ip, r3
   15620:	eor	sl, sl, r0
   15624:	lsl	r2, sl, #1
   15628:	orr	r5, r2, ip, lsr #31
   1562c:	lsl	ip, ip, #1
   15630:	orr	r8, ip, sl, lsr #31
   15634:	ldr	ip, [sp, #296]	; 0x128
   15638:	ldr	sl, [sp, #4]
   1563c:	adds	r2, ip, sl
   15640:	ldr	sl, [sp, #300]	; 0x12c
   15644:	ldr	ip, [sp, #8]
   15648:	adc	r7, sl, ip
   1564c:	adds	r2, r2, r8
   15650:	adc	r7, r7, r5
   15654:	eor	r6, r7, r9
   15658:	ldr	sl, [sp, #68]	; 0x44
   1565c:	eor	lr, r2, sl
   15660:	adds	r1, r1, r6
   15664:	adc	r4, r4, lr
   15668:	eor	r8, r8, r1
   1566c:	eor	r5, r5, r4
   15670:	lsr	sl, r8, #24
   15674:	orr	ip, sl, r5, lsl #8
   15678:	lsr	r5, r5, #24
   1567c:	orr	r9, r5, r8, lsl #8
   15680:	ldr	r8, [sp, #376]	; 0x178
   15684:	adds	r2, r8, r2
   15688:	ldr	r8, [sp, #380]	; 0x17c
   1568c:	adc	r7, r8, r7
   15690:	adds	r8, r2, ip
   15694:	adc	sl, r7, r9
   15698:	str	r8, [sp, #4]
   1569c:	eor	r6, r6, r8
   156a0:	str	sl, [sp, #8]
   156a4:	eor	lr, lr, sl
   156a8:	lsr	r2, r6, #16
   156ac:	orr	r8, r2, lr, lsl #16
   156b0:	lsr	lr, lr, #16
   156b4:	orr	sl, lr, r6, lsl #16
   156b8:	str	r8, [sp, #68]	; 0x44
   156bc:	adds	r1, r1, r8
   156c0:	mov	r5, r1
   156c4:	str	sl, [sp, #84]	; 0x54
   156c8:	adc	r4, r4, sl
   156cc:	mov	r1, r4
   156d0:	str	r5, [sp, #36]	; 0x24
   156d4:	eor	ip, ip, r5
   156d8:	str	r1, [sp, #40]	; 0x28
   156dc:	eor	r9, r9, r1
   156e0:	lsl	r2, r9, #1
   156e4:	orr	r4, r2, ip, lsr #31
   156e8:	str	r4, [sp, #112]	; 0x70
   156ec:	lsl	ip, ip, #1
   156f0:	orr	ip, ip, r9, lsr #31
   156f4:	str	ip, [sp, #96]	; 0x60
   156f8:	ldr	ip, [sp, #328]	; 0x148
   156fc:	ldr	lr, [sp, #20]
   15700:	adds	r2, ip, lr
   15704:	ldr	r9, [sp, #332]	; 0x14c
   15708:	ldr	lr, [sp, #24]
   1570c:	adc	r6, r9, lr
   15710:	ldr	ip, [sp, #120]	; 0x78
   15714:	adds	r2, r2, ip
   15718:	ldr	r9, [sp, #128]	; 0x80
   1571c:	adc	r6, r6, r9
   15720:	ldr	lr, [sp, #80]	; 0x50
   15724:	eor	r5, r6, lr
   15728:	ldr	sl, [sp, #76]	; 0x4c
   1572c:	eor	lr, r2, sl
   15730:	adds	r3, r3, r5
   15734:	adc	r0, r0, lr
   15738:	eor	ip, r3, ip
   1573c:	eor	r4, r0, r9
   15740:	lsr	r7, ip, #24
   15744:	orr	r1, r7, r4, lsl #8
   15748:	lsr	r4, r4, #24
   1574c:	orr	r8, r4, ip, lsl #8
   15750:	ldr	r9, [sp, #360]	; 0x168
   15754:	adds	r2, r9, r2
   15758:	ldr	r9, [sp, #364]	; 0x16c
   1575c:	adc	r6, r9, r6
   15760:	adds	r9, r2, r1
   15764:	adc	r7, r6, r8
   15768:	str	r9, [sp, #20]
   1576c:	eor	r5, r5, r9
   15770:	str	r7, [sp, #24]
   15774:	eor	lr, lr, r7
   15778:	lsr	r2, r5, #16
   1577c:	orr	ip, r2, lr, lsl #16
   15780:	lsr	lr, lr, #16
   15784:	orr	lr, lr, r5, lsl #16
   15788:	mov	sl, lr
   1578c:	str	ip, [sp, #76]	; 0x4c
   15790:	adds	r3, r3, ip
   15794:	mov	ip, r3
   15798:	str	sl, [sp, #80]	; 0x50
   1579c:	adc	r3, r0, sl
   157a0:	str	ip, [sp, #44]	; 0x2c
   157a4:	eor	r1, r1, ip
   157a8:	str	r3, [sp, #48]	; 0x30
   157ac:	eor	r8, r8, r3
   157b0:	lsl	r3, r8, #1
   157b4:	orr	r5, r3, r1, lsr #31
   157b8:	str	r5, [sp, #120]	; 0x78
   157bc:	lsl	r1, r1, #1
   157c0:	orr	r7, r1, r8, lsr #31
   157c4:	ldr	lr, [sp, #280]	; 0x118
   157c8:	ldr	ip, [sp, #12]
   157cc:	adds	r3, lr, ip
   157d0:	ldr	ip, [sp, #284]	; 0x11c
   157d4:	ldr	r5, [sp, #16]
   157d8:	adc	r0, ip, r5
   157dc:	ldr	r9, [sp, #88]	; 0x58
   157e0:	adds	r3, r3, r9
   157e4:	ldr	lr, [sp, #116]	; 0x74
   157e8:	adc	r0, r0, lr
   157ec:	eor	r5, r0, fp
   157f0:	ldr	sl, [sp, #72]	; 0x48
   157f4:	eor	ip, r3, sl
   157f8:	ldr	r4, [sp, #52]	; 0x34
   157fc:	adds	r2, r4, r5
   15800:	ldr	r1, [sp, #56]	; 0x38
   15804:	adc	r4, r1, ip
   15808:	eor	r6, r2, r9
   1580c:	eor	lr, r4, lr
   15810:	lsr	r9, r6, #24
   15814:	orr	r1, r9, lr, lsl #8
   15818:	lsr	lr, lr, #24
   1581c:	orr	r8, lr, r6, lsl #8
   15820:	ldr	fp, [sp, #368]	; 0x170
   15824:	adds	r3, fp, r3
   15828:	ldr	fp, [sp, #372]	; 0x174
   1582c:	adc	r0, fp, r0
   15830:	adds	fp, r3, r1
   15834:	adc	lr, r0, r8
   15838:	str	fp, [sp, #12]
   1583c:	eor	r5, r5, fp
   15840:	str	lr, [sp, #16]
   15844:	eor	ip, ip, lr
   15848:	lsr	r3, r5, #16
   1584c:	orr	fp, r3, ip, lsl #16
   15850:	lsr	ip, ip, #16
   15854:	orr	r5, ip, r5, lsl #16
   15858:	str	fp, [sp, #72]	; 0x48
   1585c:	adds	r2, r2, fp
   15860:	str	r5, [sp, #88]	; 0x58
   15864:	adc	r4, r4, r5
   15868:	eor	r1, r1, r2
   1586c:	eor	r8, r8, r4
   15870:	lsl	r3, r8, #1
   15874:	orr	r9, r3, r1, lsr #31
   15878:	str	r9, [sp, #124]	; 0x7c
   1587c:	lsl	r1, r1, #1
   15880:	orr	r1, r1, r8, lsr #31
   15884:	str	r1, [sp, #116]	; 0x74
   15888:	ldr	ip, [sp, #344]	; 0x158
   1588c:	ldr	r1, [sp, #28]
   15890:	adds	r1, ip, r1
   15894:	ldr	r6, [sp, #348]	; 0x15c
   15898:	ldr	lr, [sp, #32]
   1589c:	adc	lr, r6, lr
   158a0:	ldr	r9, [sp, #92]	; 0x5c
   158a4:	adds	r1, r1, r9
   158a8:	ldr	ip, [sp, #100]	; 0x64
   158ac:	adc	lr, lr, ip
   158b0:	ldr	r6, [sp, #108]	; 0x6c
   158b4:	eor	r8, lr, r6
   158b8:	ldr	r3, [sp, #104]	; 0x68
   158bc:	eor	r5, r1, r3
   158c0:	ldr	r3, [sp, #60]	; 0x3c
   158c4:	adds	r3, r3, r8
   158c8:	ldr	r0, [sp, #64]	; 0x40
   158cc:	adc	r0, r0, r5
   158d0:	eor	r9, r3, r9
   158d4:	eor	r6, r0, ip
   158d8:	lsr	fp, r9, #24
   158dc:	orr	ip, fp, r6, lsl #8
   158e0:	lsr	r6, r6, #24
   158e4:	orr	sl, r6, r9, lsl #8
   158e8:	ldr	r6, [sp, #304]	; 0x130
   158ec:	adds	r1, r6, r1
   158f0:	ldr	r6, [sp, #308]	; 0x134
   158f4:	adc	lr, r6, lr
   158f8:	adds	r6, r1, ip
   158fc:	adc	lr, lr, sl
   15900:	str	r6, [sp, #28]
   15904:	eor	r8, r8, r6
   15908:	str	lr, [sp, #32]
   1590c:	eor	r5, r5, lr
   15910:	lsr	r1, r8, #16
   15914:	orr	r9, r1, r5, lsl #16
   15918:	lsr	r5, r5, #16
   1591c:	orr	fp, r5, r8, lsl #16
   15920:	adds	r3, r3, r9
   15924:	adc	r0, r0, fp
   15928:	eor	ip, ip, r3
   1592c:	eor	sl, sl, r0
   15930:	lsl	r1, sl, #1
   15934:	orr	r6, r1, ip, lsr #31
   15938:	str	r6, [sp, #100]	; 0x64
   1593c:	lsl	ip, ip, #1
   15940:	orr	ip, ip, sl, lsr #31
   15944:	str	ip, [sp, #92]	; 0x5c
   15948:	ldr	r1, [sp, #312]	; 0x138
   1594c:	ldr	r8, [sp, #4]
   15950:	adds	r1, r1, r8
   15954:	ldr	r8, [sp, #316]	; 0x13c
   15958:	ldr	sl, [sp, #8]
   1595c:	adc	r8, r8, sl
   15960:	adds	r1, r1, r7
   15964:	ldr	r5, [sp, #120]	; 0x78
   15968:	adc	r8, r8, r5
   1596c:	eor	r6, r8, fp
   15970:	eor	lr, r1, r9
   15974:	adds	r2, r2, r6
   15978:	adc	r4, r4, lr
   1597c:	eor	r7, r7, r2
   15980:	eor	r5, r4, r5
   15984:	lsr	sl, r7, #24
   15988:	orr	ip, sl, r5, lsl #8
   1598c:	lsr	r5, r5, #24
   15990:	orr	r9, r5, r7, lsl #8
   15994:	ldr	sl, [sp, #384]	; 0x180
   15998:	adds	r1, sl, r1
   1599c:	ldr	sl, [sp, #388]	; 0x184
   159a0:	adc	r8, sl, r8
   159a4:	adds	sl, r1, ip
   159a8:	adc	r5, r8, r9
   159ac:	str	sl, [sp, #4]
   159b0:	eor	r6, r6, sl
   159b4:	str	r5, [sp, #8]
   159b8:	eor	lr, lr, r5
   159bc:	lsr	r1, r6, #16
   159c0:	orr	r8, r1, lr, lsl #16
   159c4:	lsr	lr, lr, #16
   159c8:	orr	r1, lr, r6, lsl #16
   159cc:	str	r8, [sp, #104]	; 0x68
   159d0:	adds	r2, r2, r8
   159d4:	mov	r6, r2
   159d8:	str	r1, [sp, #108]	; 0x6c
   159dc:	adc	r4, r4, r1
   159e0:	str	r6, [sp, #52]	; 0x34
   159e4:	eor	ip, ip, r6
   159e8:	str	r4, [sp, #56]	; 0x38
   159ec:	eor	r9, r9, r4
   159f0:	lsl	r2, r9, #1
   159f4:	orr	r2, r2, ip, lsr #31
   159f8:	str	r2, [sp, #128]	; 0x80
   159fc:	lsl	ip, ip, #1
   15a00:	orr	r2, ip, r9, lsr #31
   15a04:	str	r2, [sp, #120]	; 0x78
   15a08:	ldr	r2, [sp, #336]	; 0x150
   15a0c:	ldr	r9, [sp, #20]
   15a10:	adds	r2, r2, r9
   15a14:	ldr	r9, [sp, #340]	; 0x154
   15a18:	ldr	r7, [sp, #24]
   15a1c:	adc	r6, r9, r7
   15a20:	ldr	r7, [sp, #116]	; 0x74
   15a24:	adds	r2, r2, r7
   15a28:	ldr	r9, [sp, #124]	; 0x7c
   15a2c:	adc	r6, r6, r9
   15a30:	ldr	r1, [sp, #84]	; 0x54
   15a34:	eor	lr, r6, r1
   15a38:	ldr	r8, [sp, #68]	; 0x44
   15a3c:	eor	ip, r2, r8
   15a40:	adds	r3, r3, lr
   15a44:	adc	r0, r0, ip
   15a48:	eor	r7, r3, r7
   15a4c:	eor	r4, r0, r9
   15a50:	lsr	r8, r7, #24
   15a54:	orr	r1, r8, r4, lsl #8
   15a58:	lsr	r4, r4, #24
   15a5c:	orr	r5, r4, r7, lsl #8
   15a60:	ldr	r9, [sp, #320]	; 0x140
   15a64:	adds	r2, r9, r2
   15a68:	ldr	r9, [sp, #324]	; 0x144
   15a6c:	adc	r6, r9, r6
   15a70:	adds	r9, r2, r1
   15a74:	adc	r7, r6, r5
   15a78:	str	r9, [sp, #20]
   15a7c:	eor	lr, lr, r9
   15a80:	str	r7, [sp, #24]
   15a84:	eor	ip, ip, r7
   15a88:	lsr	r2, lr, #16
   15a8c:	orr	r8, r2, ip, lsl #16
   15a90:	lsr	ip, ip, #16
   15a94:	orr	r9, ip, lr, lsl #16
   15a98:	str	r8, [sp, #68]	; 0x44
   15a9c:	adds	r3, r3, r8
   15aa0:	adc	r0, r0, r9
   15aa4:	mov	r7, r0
   15aa8:	str	r3, [sp, #60]	; 0x3c
   15aac:	eor	r1, r1, r3
   15ab0:	str	r7, [sp, #64]	; 0x40
   15ab4:	eor	r5, r5, r7
   15ab8:	lsl	r3, r5, #1
   15abc:	orr	r8, r3, r1, lsr #31
   15ac0:	str	r8, [sp, #116]	; 0x74
   15ac4:	lsl	r1, r1, #1
   15ac8:	orr	r1, r1, r5, lsr #31
   15acc:	str	r1, [sp, #84]	; 0x54
   15ad0:	ldr	r1, [sp, #400]	; 0x190
   15ad4:	ldr	fp, [sp, #12]
   15ad8:	adds	r3, r1, fp
   15adc:	ldr	fp, [sp, #404]	; 0x194
   15ae0:	ldr	r7, [sp, #16]
   15ae4:	adc	r0, fp, r7
   15ae8:	ldr	r7, [sp, #92]	; 0x5c
   15aec:	adds	r3, r3, r7
   15af0:	ldr	r8, [sp, #100]	; 0x64
   15af4:	adc	r0, r0, r8
   15af8:	ldr	sl, [sp, #80]	; 0x50
   15afc:	eor	r6, r0, sl
   15b00:	ldr	lr, [sp, #76]	; 0x4c
   15b04:	eor	ip, r3, lr
   15b08:	ldr	r4, [sp, #36]	; 0x24
   15b0c:	adds	r1, r4, r6
   15b10:	ldr	r2, [sp, #40]	; 0x28
   15b14:	adc	r4, r2, ip
   15b18:	eor	r7, r1, r7
   15b1c:	eor	r5, r4, r8
   15b20:	lsr	r8, r7, #24
   15b24:	orr	r2, r8, r5, lsl #8
   15b28:	lsr	lr, r5, #24
   15b2c:	orr	lr, lr, r7, lsl #8
   15b30:	ldr	fp, [sp, #392]	; 0x188
   15b34:	adds	r3, fp, r3
   15b38:	ldr	fp, [sp, #396]	; 0x18c
   15b3c:	adc	r0, fp, r0
   15b40:	adds	fp, r3, r2
   15b44:	adc	r7, r0, lr
   15b48:	str	fp, [sp, #12]
   15b4c:	eor	r6, r6, fp
   15b50:	str	r7, [sp, #16]
   15b54:	eor	ip, ip, r7
   15b58:	lsr	r3, r6, #16
   15b5c:	orr	sl, r3, ip, lsl #16
   15b60:	lsr	ip, ip, #16
   15b64:	orr	r3, ip, r6, lsl #16
   15b68:	str	sl, [sp, #76]	; 0x4c
   15b6c:	adds	r1, r1, sl
   15b70:	str	r3, [sp, #80]	; 0x50
   15b74:	adc	r4, r4, r3
   15b78:	eor	r2, r2, r1
   15b7c:	eor	lr, lr, r4
   15b80:	lsl	r3, lr, #1
   15b84:	orr	r8, r3, r2, lsr #31
   15b88:	str	r8, [sp, #100]	; 0x64
   15b8c:	lsl	r2, r2, #1
   15b90:	orr	lr, r2, lr, lsr #31
   15b94:	str	lr, [sp, #92]	; 0x5c
   15b98:	ldr	lr, [sp, #288]	; 0x120
   15b9c:	ldr	r2, [sp, #28]
   15ba0:	adds	r2, lr, r2
   15ba4:	ldr	r6, [sp, #292]	; 0x124
   15ba8:	ldr	lr, [sp, #32]
   15bac:	adc	lr, r6, lr
   15bb0:	ldr	r6, [sp, #96]	; 0x60
   15bb4:	adds	r2, r2, r6
   15bb8:	ldr	ip, [sp, #112]	; 0x70
   15bbc:	adc	lr, lr, ip
   15bc0:	ldr	r5, [sp, #88]	; 0x58
   15bc4:	eor	r7, lr, r5
   15bc8:	ldr	fp, [sp, #72]	; 0x48
   15bcc:	eor	r5, r2, fp
   15bd0:	ldr	r0, [sp, #44]	; 0x2c
   15bd4:	adds	r3, r0, r7
   15bd8:	ldr	r0, [sp, #48]	; 0x30
   15bdc:	adc	r0, r0, r5
   15be0:	eor	r8, r3, r6
   15be4:	eor	r6, r0, ip
   15be8:	lsr	fp, r8, #24
   15bec:	orr	ip, fp, r6, lsl #8
   15bf0:	lsr	r6, r6, #24
   15bf4:	orr	sl, r6, r8, lsl #8
   15bf8:	ldr	fp, [sp, #352]	; 0x160
   15bfc:	adds	r2, fp, r2
   15c00:	ldr	fp, [sp, #356]	; 0x164
   15c04:	adc	lr, fp, lr
   15c08:	adds	fp, r2, ip
   15c0c:	adc	lr, lr, sl
   15c10:	str	fp, [sp, #28]
   15c14:	eor	r7, r7, fp
   15c18:	str	lr, [sp, #32]
   15c1c:	eor	r5, r5, lr
   15c20:	lsr	r2, r7, #16
   15c24:	orr	r6, r2, r5, lsl #16
   15c28:	lsr	r5, r5, #16
   15c2c:	orr	fp, r5, r7, lsl #16
   15c30:	str	r6, [sp, #72]	; 0x48
   15c34:	adds	r3, r3, r6
   15c38:	adc	r0, r0, fp
   15c3c:	eor	ip, ip, r3
   15c40:	eor	sl, sl, r0
   15c44:	lsl	r2, sl, #1
   15c48:	orr	r5, r2, ip, lsr #31
   15c4c:	lsl	ip, ip, #1
   15c50:	orr	r8, ip, sl, lsr #31
   15c54:	ldr	r2, [sp, #376]	; 0x178
   15c58:	ldr	sl, [sp, #4]
   15c5c:	adds	r2, r2, sl
   15c60:	ldr	r6, [sp, #380]	; 0x17c
   15c64:	ldr	ip, [sp, #8]
   15c68:	adc	r7, r6, ip
   15c6c:	adds	r2, r2, r8
   15c70:	adc	r7, r7, r5
   15c74:	eor	r6, r7, r9
   15c78:	ldr	sl, [sp, #68]	; 0x44
   15c7c:	eor	lr, r2, sl
   15c80:	adds	r1, r1, r6
   15c84:	adc	r4, r4, lr
   15c88:	eor	r8, r8, r1
   15c8c:	eor	r5, r5, r4
   15c90:	lsr	sl, r8, #24
   15c94:	orr	ip, sl, r5, lsl #8
   15c98:	lsr	r5, r5, #24
   15c9c:	orr	r9, r5, r8, lsl #8
   15ca0:	ldr	r5, [sp, #320]	; 0x140
   15ca4:	adds	r2, r5, r2
   15ca8:	ldr	r5, [sp, #324]	; 0x144
   15cac:	adc	r7, r5, r7
   15cb0:	adds	r5, r2, ip
   15cb4:	adc	r2, r7, r9
   15cb8:	str	r5, [sp, #4]
   15cbc:	eor	r6, r6, r5
   15cc0:	str	r2, [sp, #8]
   15cc4:	eor	lr, lr, r2
   15cc8:	lsr	r2, r6, #16
   15ccc:	orr	r5, r2, lr, lsl #16
   15cd0:	lsr	lr, lr, #16
   15cd4:	orr	r8, lr, r6, lsl #16
   15cd8:	str	r5, [sp, #68]	; 0x44
   15cdc:	adds	r1, r1, r5
   15ce0:	mov	sl, r1
   15ce4:	str	r8, [sp, #88]	; 0x58
   15ce8:	adc	r1, r4, r8
   15cec:	str	sl, [sp, #36]	; 0x24
   15cf0:	eor	ip, ip, sl
   15cf4:	str	r1, [sp, #40]	; 0x28
   15cf8:	eor	r9, r9, r1
   15cfc:	lsl	r2, r9, #1
   15d00:	orr	r4, r2, ip, lsr #31
   15d04:	str	r4, [sp, #112]	; 0x70
   15d08:	lsl	ip, ip, #1
   15d0c:	orr	r9, ip, r9, lsr #31
   15d10:	str	r9, [sp, #96]	; 0x60
   15d14:	ldr	r8, [sp, #288]	; 0x120
   15d18:	ldr	r9, [sp, #20]
   15d1c:	adds	r2, r8, r9
   15d20:	ldr	r9, [sp, #292]	; 0x124
   15d24:	ldr	lr, [sp, #24]
   15d28:	adc	r6, r9, lr
   15d2c:	ldr	ip, [sp, #120]	; 0x78
   15d30:	adds	r2, r2, ip
   15d34:	ldr	r7, [sp, #128]	; 0x80
   15d38:	adc	r6, r6, r7
   15d3c:	ldr	r5, [sp, #80]	; 0x50
   15d40:	eor	r5, r6, r5
   15d44:	ldr	sl, [sp, #76]	; 0x4c
   15d48:	eor	lr, r2, sl
   15d4c:	adds	r3, r3, r5
   15d50:	adc	r0, r0, lr
   15d54:	eor	ip, r3, ip
   15d58:	eor	r4, r0, r7
   15d5c:	lsr	r7, ip, #24
   15d60:	orr	r1, r7, r4, lsl #8
   15d64:	lsr	r4, r4, #24
   15d68:	orr	r8, r4, ip, lsl #8
   15d6c:	ldr	r9, [sp, #400]	; 0x190
   15d70:	adds	r2, r9, r2
   15d74:	ldr	r9, [sp, #404]	; 0x194
   15d78:	adc	r6, r9, r6
   15d7c:	adds	r9, r2, r1
   15d80:	adc	sl, r6, r8
   15d84:	str	r9, [sp, #20]
   15d88:	eor	r5, r5, r9
   15d8c:	str	sl, [sp, #24]
   15d90:	eor	lr, lr, sl
   15d94:	lsr	r2, r5, #16
   15d98:	orr	r7, r2, lr, lsl #16
   15d9c:	lsr	lr, lr, #16
   15da0:	orr	r9, lr, r5, lsl #16
   15da4:	str	r7, [sp, #76]	; 0x4c
   15da8:	adds	r3, r3, r7
   15dac:	mov	sl, r3
   15db0:	str	r9, [sp, #80]	; 0x50
   15db4:	adc	r3, r0, r9
   15db8:	str	sl, [sp, #44]	; 0x2c
   15dbc:	eor	r1, r1, sl
   15dc0:	str	r3, [sp, #48]	; 0x30
   15dc4:	eor	r8, r8, r3
   15dc8:	lsl	r3, r8, #1
   15dcc:	orr	ip, r3, r1, lsr #31
   15dd0:	str	ip, [sp, #120]	; 0x78
   15dd4:	lsl	r1, r1, #1
   15dd8:	orr	r7, r1, r8, lsr #31
   15ddc:	ldr	r2, [sp, #392]	; 0x188
   15de0:	ldr	ip, [sp, #12]
   15de4:	adds	r3, r2, ip
   15de8:	ldr	r2, [sp, #396]	; 0x18c
   15dec:	ldr	ip, [sp, #16]
   15df0:	adc	r0, r2, ip
   15df4:	ldr	r9, [sp, #84]	; 0x54
   15df8:	adds	r3, r3, r9
   15dfc:	ldr	lr, [sp, #116]	; 0x74
   15e00:	adc	r0, r0, lr
   15e04:	eor	r5, r0, fp
   15e08:	ldr	sl, [sp, #72]	; 0x48
   15e0c:	eor	ip, r3, sl
   15e10:	ldr	r6, [sp, #52]	; 0x34
   15e14:	adds	r2, r6, r5
   15e18:	ldr	r4, [sp, #56]	; 0x38
   15e1c:	adc	r4, r4, ip
   15e20:	eor	r6, r2, r9
   15e24:	eor	lr, r4, lr
   15e28:	lsr	r9, r6, #24
   15e2c:	orr	r1, r9, lr, lsl #8
   15e30:	lsr	lr, lr, #24
   15e34:	orr	r8, lr, r6, lsl #8
   15e38:	ldr	r6, [sp, #384]	; 0x180
   15e3c:	adds	r3, r6, r3
   15e40:	ldr	r6, [sp, #388]	; 0x184
   15e44:	adc	r0, r6, r0
   15e48:	adds	r6, r3, r1
   15e4c:	adc	fp, r0, r8
   15e50:	str	r6, [sp, #12]
   15e54:	eor	r5, r5, r6
   15e58:	str	fp, [sp, #16]
   15e5c:	eor	ip, ip, fp
   15e60:	lsr	r3, r5, #16
   15e64:	orr	r6, r3, ip, lsl #16
   15e68:	lsr	ip, ip, #16
   15e6c:	orr	r9, ip, r5, lsl #16
   15e70:	str	r6, [sp, #72]	; 0x48
   15e74:	adds	r2, r2, r6
   15e78:	str	r9, [sp, #84]	; 0x54
   15e7c:	adc	r4, r4, r9
   15e80:	eor	r1, r1, r2
   15e84:	eor	r8, r8, r4
   15e88:	lsl	r3, r8, #1
   15e8c:	orr	sl, r3, r1, lsr #31
   15e90:	str	sl, [sp, #124]	; 0x7c
   15e94:	lsl	r1, r1, #1
   15e98:	orr	r1, r1, r8, lsr #31
   15e9c:	str	r1, [sp, #116]	; 0x74
   15ea0:	ldr	ip, [sp, #312]	; 0x138
   15ea4:	ldr	fp, [sp, #28]
   15ea8:	adds	r1, ip, fp
   15eac:	ldr	fp, [sp, #316]	; 0x13c
   15eb0:	ldr	lr, [sp, #32]
   15eb4:	adc	lr, fp, lr
   15eb8:	ldr	r6, [sp, #92]	; 0x5c
   15ebc:	adds	r1, r1, r6
   15ec0:	ldr	ip, [sp, #100]	; 0x64
   15ec4:	adc	lr, lr, ip
   15ec8:	ldr	r0, [sp, #108]	; 0x6c
   15ecc:	eor	r8, lr, r0
   15ed0:	ldr	r3, [sp, #104]	; 0x68
   15ed4:	eor	r5, r1, r3
   15ed8:	ldr	r3, [sp, #60]	; 0x3c
   15edc:	adds	r3, r3, r8
   15ee0:	ldr	r0, [sp, #64]	; 0x40
   15ee4:	adc	r0, r0, r5
   15ee8:	eor	r9, r3, r6
   15eec:	eor	r6, r0, ip
   15ef0:	lsr	fp, r9, #24
   15ef4:	orr	ip, fp, r6, lsl #8
   15ef8:	lsr	r6, r6, #24
   15efc:	orr	sl, r6, r9, lsl #8
   15f00:	ldr	fp, [sp, #360]	; 0x168
   15f04:	adds	r1, fp, r1
   15f08:	ldr	fp, [sp, #364]	; 0x16c
   15f0c:	adc	lr, fp, lr
   15f10:	adds	fp, r1, ip
   15f14:	adc	lr, lr, sl
   15f18:	str	fp, [sp, #28]
   15f1c:	eor	r8, r8, fp
   15f20:	str	lr, [sp, #32]
   15f24:	eor	r5, r5, lr
   15f28:	lsr	r1, r8, #16
   15f2c:	orr	r9, r1, r5, lsl #16
   15f30:	lsr	r5, r5, #16
   15f34:	orr	fp, r5, r8, lsl #16
   15f38:	adds	r3, r3, r9
   15f3c:	adc	r0, r0, fp
   15f40:	eor	ip, ip, r3
   15f44:	eor	sl, sl, r0
   15f48:	lsl	r1, sl, #1
   15f4c:	orr	r8, r1, ip, lsr #31
   15f50:	str	r8, [sp, #100]	; 0x64
   15f54:	lsl	ip, ip, #1
   15f58:	orr	ip, ip, sl, lsr #31
   15f5c:	str	ip, [sp, #92]	; 0x5c
   15f60:	ldr	r8, [sp, #280]	; 0x118
   15f64:	ldr	r5, [sp, #4]
   15f68:	adds	r1, r8, r5
   15f6c:	ldr	r8, [sp, #284]	; 0x11c
   15f70:	ldr	ip, [sp, #8]
   15f74:	adc	r8, r8, ip
   15f78:	adds	r1, r1, r7
   15f7c:	ldr	ip, [sp, #120]	; 0x78
   15f80:	adc	r8, r8, ip
   15f84:	eor	r6, r8, fp
   15f88:	eor	lr, r1, r9
   15f8c:	adds	r2, r2, r6
   15f90:	adc	r4, r4, lr
   15f94:	eor	r7, r7, r2
   15f98:	eor	r5, r4, ip
   15f9c:	lsr	sl, r7, #24
   15fa0:	orr	ip, sl, r5, lsl #8
   15fa4:	lsr	r5, r5, #24
   15fa8:	orr	r9, r5, r7, lsl #8
   15fac:	ldr	r7, [sp, #336]	; 0x150
   15fb0:	adds	r1, r7, r1
   15fb4:	ldr	r7, [sp, #340]	; 0x154
   15fb8:	adc	r8, r7, r8
   15fbc:	adds	r7, r1, ip
   15fc0:	adc	r8, r8, r9
   15fc4:	str	r7, [sp, #4]
   15fc8:	eor	r6, r6, r7
   15fcc:	str	r8, [sp, #8]
   15fd0:	eor	lr, lr, r8
   15fd4:	lsr	r1, r6, #16
   15fd8:	orr	r1, r1, lr, lsl #16
   15fdc:	lsr	lr, lr, #16
   15fe0:	orr	r5, lr, r6, lsl #16
   15fe4:	str	r1, [sp, #104]	; 0x68
   15fe8:	adds	r2, r2, r1
   15fec:	mov	r6, r2
   15ff0:	str	r5, [sp, #108]	; 0x6c
   15ff4:	adc	r2, r4, r5
   15ff8:	mov	r4, r2
   15ffc:	str	r6, [sp, #52]	; 0x34
   16000:	eor	ip, ip, r6
   16004:	str	r4, [sp, #56]	; 0x38
   16008:	eor	r9, r9, r4
   1600c:	lsl	r2, r9, #1
   16010:	orr	r2, r2, ip, lsr #31
   16014:	str	r2, [sp, #128]	; 0x80
   16018:	lsl	ip, ip, #1
   1601c:	orr	ip, ip, r9, lsr #31
   16020:	str	ip, [sp, #120]	; 0x78
   16024:	ldr	r2, [sp, #328]	; 0x148
   16028:	ldr	lr, [sp, #20]
   1602c:	adds	r2, r2, lr
   16030:	ldr	r9, [sp, #332]	; 0x14c
   16034:	ldr	lr, [sp, #24]
   16038:	adc	r6, r9, lr
   1603c:	ldr	r4, [sp, #116]	; 0x74
   16040:	adds	r2, r2, r4
   16044:	ldr	r8, [sp, #124]	; 0x7c
   16048:	adc	r6, r6, r8
   1604c:	ldr	r1, [sp, #88]	; 0x58
   16050:	eor	lr, r6, r1
   16054:	ldr	r5, [sp, #68]	; 0x44
   16058:	eor	ip, r2, r5
   1605c:	adds	r3, r3, lr
   16060:	adc	r0, r0, ip
   16064:	eor	r7, r3, r4
   16068:	eor	r4, r0, r8
   1606c:	lsr	r8, r7, #24
   16070:	orr	r1, r8, r4, lsl #8
   16074:	lsr	r4, r4, #24
   16078:	orr	r5, r4, r7, lsl #8
   1607c:	ldr	sl, [sp, #304]	; 0x130
   16080:	adds	r2, sl, r2
   16084:	ldr	sl, [sp, #308]	; 0x134
   16088:	adc	r6, sl, r6
   1608c:	adds	sl, r2, r1
   16090:	adc	r8, r6, r5
   16094:	str	sl, [sp, #20]
   16098:	eor	lr, lr, sl
   1609c:	str	r8, [sp, #24]
   160a0:	eor	ip, ip, r8
   160a4:	lsr	r2, lr, #16
   160a8:	orr	r2, r2, ip, lsl #16
   160ac:	lsr	ip, ip, #16
   160b0:	orr	r9, ip, lr, lsl #16
   160b4:	str	r2, [sp, #68]	; 0x44
   160b8:	adds	r3, r3, r2
   160bc:	adc	r0, r0, r9
   160c0:	mov	ip, r0
   160c4:	str	r3, [sp, #60]	; 0x3c
   160c8:	eor	r1, r1, r3
   160cc:	str	ip, [sp, #64]	; 0x40
   160d0:	eor	r5, r5, ip
   160d4:	lsl	r3, r5, #1
   160d8:	orr	r4, r3, r1, lsr #31
   160dc:	str	r4, [sp, #116]	; 0x74
   160e0:	lsl	r1, r1, #1
   160e4:	orr	r1, r1, r5, lsr #31
   160e8:	str	r1, [sp, #88]	; 0x58
   160ec:	ldr	r5, [sp, #352]	; 0x160
   160f0:	ldr	lr, [sp, #12]
   160f4:	adds	r3, r5, lr
   160f8:	ldr	r5, [sp, #356]	; 0x164
   160fc:	ldr	fp, [sp, #16]
   16100:	adc	r0, r5, fp
   16104:	ldr	r5, [sp, #92]	; 0x5c
   16108:	adds	r3, r3, r5
   1610c:	ldr	r8, [sp, #100]	; 0x64
   16110:	adc	r0, r0, r8
   16114:	ldr	lr, [sp, #80]	; 0x50
   16118:	eor	r6, r0, lr
   1611c:	ldr	r7, [sp, #76]	; 0x4c
   16120:	eor	ip, r3, r7
   16124:	ldr	r4, [sp, #36]	; 0x24
   16128:	adds	r1, r4, r6
   1612c:	ldr	r2, [sp, #40]	; 0x28
   16130:	adc	r4, r2, ip
   16134:	eor	r7, r1, r5
   16138:	eor	r5, r4, r8
   1613c:	lsr	r8, r7, #24
   16140:	orr	r2, r8, r5, lsl #8
   16144:	lsr	lr, r5, #24
   16148:	orr	lr, lr, r7, lsl #8
   1614c:	ldr	r5, [sp, #296]	; 0x128
   16150:	adds	r3, r5, r3
   16154:	ldr	r5, [sp, #300]	; 0x12c
   16158:	adc	r0, r5, r0
   1615c:	adds	r5, r3, r2
   16160:	adc	fp, r0, lr
   16164:	str	r5, [sp, #12]
   16168:	eor	r6, r6, r5
   1616c:	str	fp, [sp, #16]
   16170:	eor	ip, ip, fp
   16174:	lsr	r3, r6, #16
   16178:	orr	sl, r3, ip, lsl #16
   1617c:	lsr	ip, ip, #16
   16180:	orr	r3, ip, r6, lsl #16
   16184:	str	sl, [sp, #76]	; 0x4c
   16188:	adds	r1, r1, sl
   1618c:	str	r3, [sp, #80]	; 0x50
   16190:	adc	r4, r4, r3
   16194:	eor	r2, r2, r1
   16198:	eor	lr, lr, r4
   1619c:	lsl	r3, lr, #1
   161a0:	orr	r6, r3, r2, lsr #31
   161a4:	str	r6, [sp, #100]	; 0x64
   161a8:	lsl	r2, r2, #1
   161ac:	orr	r2, r2, lr, lsr #31
   161b0:	str	r2, [sp, #92]	; 0x5c
   161b4:	ldr	ip, [sp, #344]	; 0x158
   161b8:	ldr	fp, [sp, #28]
   161bc:	adds	r2, ip, fp
   161c0:	ldr	fp, [sp, #348]	; 0x15c
   161c4:	ldr	lr, [sp, #32]
   161c8:	adc	lr, fp, lr
   161cc:	ldr	r6, [sp, #96]	; 0x60
   161d0:	adds	r2, r2, r6
   161d4:	ldr	ip, [sp, #112]	; 0x70
   161d8:	adc	lr, lr, ip
   161dc:	ldr	r7, [sp, #84]	; 0x54
   161e0:	eor	r7, lr, r7
   161e4:	ldr	r5, [sp, #72]	; 0x48
   161e8:	eor	r5, r2, r5
   161ec:	ldr	r0, [sp, #44]	; 0x2c
   161f0:	adds	r3, r0, r7
   161f4:	ldr	r0, [sp, #48]	; 0x30
   161f8:	adc	r0, r0, r5
   161fc:	eor	r8, r3, r6
   16200:	eor	r6, r0, ip
   16204:	lsr	fp, r8, #24
   16208:	orr	ip, fp, r6, lsl #8
   1620c:	lsr	r6, r6, #24
   16210:	orr	sl, r6, r8, lsl #8
   16214:	ldr	fp, [sp, #368]	; 0x170
   16218:	adds	r2, fp, r2
   1621c:	ldr	fp, [sp, #372]	; 0x174
   16220:	adc	lr, fp, lr
   16224:	adds	fp, r2, ip
   16228:	adc	lr, lr, sl
   1622c:	str	fp, [sp, #28]
   16230:	eor	r7, r7, fp
   16234:	str	lr, [sp, #32]
   16238:	eor	r5, r5, lr
   1623c:	lsr	r2, r7, #16
   16240:	orr	r6, r2, r5, lsl #16
   16244:	lsr	r5, r5, #16
   16248:	orr	fp, r5, r7, lsl #16
   1624c:	str	r6, [sp, #72]	; 0x48
   16250:	adds	r3, r3, r6
   16254:	adc	r0, r0, fp
   16258:	eor	ip, ip, r3
   1625c:	eor	sl, sl, r0
   16260:	lsl	r2, sl, #1
   16264:	orr	r5, r2, ip, lsr #31
   16268:	lsl	ip, ip, #1
   1626c:	orr	r8, ip, sl, lsr #31
   16270:	ldr	ip, [sp, #384]	; 0x180
   16274:	ldr	r7, [sp, #4]
   16278:	adds	r2, ip, r7
   1627c:	ldr	r7, [sp, #388]	; 0x184
   16280:	ldr	ip, [sp, #8]
   16284:	adc	r7, r7, ip
   16288:	adds	r2, r2, r8
   1628c:	adc	r7, r7, r5
   16290:	eor	r6, r7, r9
   16294:	ldr	lr, [sp, #68]	; 0x44
   16298:	eor	lr, r2, lr
   1629c:	adds	r1, r1, r6
   162a0:	adc	r4, r4, lr
   162a4:	eor	r8, r8, r1
   162a8:	eor	r5, r5, r4
   162ac:	lsr	sl, r8, #24
   162b0:	orr	ip, sl, r5, lsl #8
   162b4:	lsr	r5, r5, #24
   162b8:	orr	r9, r5, r8, lsl #8
   162bc:	ldr	r5, [sp, #368]	; 0x170
   162c0:	adds	r2, r5, r2
   162c4:	ldr	r5, [sp, #372]	; 0x174
   162c8:	adc	r7, r5, r7
   162cc:	adds	r5, r2, ip
   162d0:	adc	r7, r7, r9
   162d4:	mov	r8, r7
   162d8:	str	r5, [sp, #4]
   162dc:	eor	r6, r6, r5
   162e0:	str	r8, [sp, #8]
   162e4:	eor	lr, lr, r8
   162e8:	lsr	r2, r6, #16
   162ec:	orr	r7, r2, lr, lsl #16
   162f0:	lsr	lr, lr, #16
   162f4:	orr	r2, lr, r6, lsl #16
   162f8:	str	r7, [sp, #68]	; 0x44
   162fc:	adds	r1, r1, r7
   16300:	mov	lr, r1
   16304:	str	r2, [sp, #84]	; 0x54
   16308:	adc	r4, r4, r2
   1630c:	mov	r1, r4
   16310:	str	lr, [sp, #36]	; 0x24
   16314:	eor	ip, ip, lr
   16318:	str	r1, [sp, #40]	; 0x28
   1631c:	eor	r9, r9, r1
   16320:	lsl	r2, r9, #1
   16324:	orr	r2, r2, ip, lsr #31
   16328:	str	r2, [sp, #112]	; 0x70
   1632c:	lsl	ip, ip, #1
   16330:	orr	r9, ip, r9, lsr #31
   16334:	str	r9, [sp, #96]	; 0x60
   16338:	ldr	ip, [sp, #336]	; 0x150
   1633c:	ldr	sl, [sp, #20]
   16340:	adds	r2, ip, sl
   16344:	ldr	ip, [sp, #340]	; 0x154
   16348:	ldr	r8, [sp, #24]
   1634c:	adc	r6, ip, r8
   16350:	ldr	ip, [sp, #120]	; 0x78
   16354:	adds	r2, r2, ip
   16358:	ldr	r7, [sp, #128]	; 0x80
   1635c:	adc	r6, r6, r7
   16360:	ldr	lr, [sp, #80]	; 0x50
   16364:	eor	r5, r6, lr
   16368:	ldr	sl, [sp, #76]	; 0x4c
   1636c:	eor	lr, r2, sl
   16370:	adds	r3, r3, r5
   16374:	adc	r0, r0, lr
   16378:	eor	ip, r3, ip
   1637c:	eor	r4, r0, r7
   16380:	lsr	r7, ip, #24
   16384:	orr	r1, r7, r4, lsl #8
   16388:	lsr	r4, r4, #24
   1638c:	orr	r8, r4, ip, lsl #8
   16390:	ldr	sl, [sp, #392]	; 0x188
   16394:	adds	r2, sl, r2
   16398:	ldr	sl, [sp, #396]	; 0x18c
   1639c:	adc	r6, sl, r6
   163a0:	adds	sl, r2, r1
   163a4:	adc	ip, r6, r8
   163a8:	str	sl, [sp, #20]
   163ac:	eor	r5, r5, sl
   163b0:	str	ip, [sp, #24]
   163b4:	eor	lr, lr, ip
   163b8:	lsr	r2, r5, #16
   163bc:	orr	r9, r2, lr, lsl #16
   163c0:	lsr	lr, lr, #16
   163c4:	orr	sl, lr, r5, lsl #16
   163c8:	str	r9, [sp, #76]	; 0x4c
   163cc:	adds	r3, r3, r9
   163d0:	mov	ip, r3
   163d4:	str	sl, [sp, #80]	; 0x50
   163d8:	adc	r3, r0, sl
   163dc:	str	ip, [sp, #44]	; 0x2c
   163e0:	eor	r1, r1, ip
   163e4:	str	r3, [sp, #48]	; 0x30
   163e8:	eor	r8, r8, r3
   163ec:	lsl	r3, r8, #1
   163f0:	orr	r7, r3, r1, lsr #31
   163f4:	str	r7, [sp, #120]	; 0x78
   163f8:	lsl	r1, r1, #1
   163fc:	orr	r7, r1, r8, lsr #31
   16400:	ldr	r8, [sp, #376]	; 0x178
   16404:	ldr	r9, [sp, #12]
   16408:	adds	r3, r8, r9
   1640c:	ldr	r8, [sp, #380]	; 0x17c
   16410:	ldr	r9, [sp, #16]
   16414:	adc	r0, r8, r9
   16418:	ldr	r8, [sp, #88]	; 0x58
   1641c:	adds	r3, r3, r8
   16420:	ldr	lr, [sp, #116]	; 0x74
   16424:	adc	r0, r0, lr
   16428:	eor	r5, r0, fp
   1642c:	ldr	sl, [sp, #72]	; 0x48
   16430:	eor	ip, r3, sl
   16434:	ldr	r6, [sp, #52]	; 0x34
   16438:	adds	r2, r6, r5
   1643c:	ldr	r4, [sp, #56]	; 0x38
   16440:	adc	r4, r4, ip
   16444:	eor	r6, r2, r8
   16448:	eor	lr, r4, lr
   1644c:	lsr	r9, r6, #24
   16450:	orr	r1, r9, lr, lsl #8
   16454:	lsr	lr, lr, #24
   16458:	orr	r8, lr, r6, lsl #8
   1645c:	ldr	r6, [sp, #288]	; 0x120
   16460:	adds	r3, r6, r3
   16464:	ldr	r6, [sp, #292]	; 0x124
   16468:	adc	r0, r6, r0
   1646c:	adds	r6, r3, r1
   16470:	adc	fp, r0, r8
   16474:	str	r6, [sp, #12]
   16478:	eor	r5, r5, r6
   1647c:	str	fp, [sp, #16]
   16480:	eor	ip, ip, fp
   16484:	lsr	r3, r5, #16
   16488:	orr	r9, r3, ip, lsl #16
   1648c:	lsr	ip, ip, #16
   16490:	orr	lr, ip, r5, lsl #16
   16494:	str	r9, [sp, #72]	; 0x48
   16498:	adds	r2, r2, r9
   1649c:	str	lr, [sp, #88]	; 0x58
   164a0:	adc	r4, r4, lr
   164a4:	eor	r1, r1, r2
   164a8:	eor	r8, r8, r4
   164ac:	lsl	r3, r8, #1
   164b0:	orr	sl, r3, r1, lsr #31
   164b4:	str	sl, [sp, #124]	; 0x7c
   164b8:	lsl	r1, r1, #1
   164bc:	orr	r8, r1, r8, lsr #31
   164c0:	str	r8, [sp, #116]	; 0x74
   164c4:	ldr	r8, [sp, #304]	; 0x130
   164c8:	ldr	fp, [sp, #28]
   164cc:	adds	r1, r8, fp
   164d0:	ldr	fp, [sp, #308]	; 0x134
   164d4:	ldr	lr, [sp, #32]
   164d8:	adc	lr, fp, lr
   164dc:	ldr	r9, [sp, #92]	; 0x5c
   164e0:	adds	r1, r1, r9
   164e4:	ldr	r6, [sp, #100]	; 0x64
   164e8:	adc	lr, lr, r6
   164ec:	ldr	r5, [sp, #108]	; 0x6c
   164f0:	eor	r8, lr, r5
   164f4:	ldr	r3, [sp, #104]	; 0x68
   164f8:	eor	r5, r1, r3
   164fc:	ldr	r3, [sp, #60]	; 0x3c
   16500:	adds	r3, r3, r8
   16504:	ldr	r0, [sp, #64]	; 0x40
   16508:	adc	r0, r0, r5
   1650c:	eor	r9, r3, r9
   16510:	eor	r6, r0, r6
   16514:	lsr	fp, r9, #24
   16518:	orr	ip, fp, r6, lsl #8
   1651c:	lsr	r6, r6, #24
   16520:	orr	sl, r6, r9, lsl #8
   16524:	ldr	fp, [sp, #352]	; 0x160
   16528:	adds	r1, fp, r1
   1652c:	ldr	fp, [sp, #356]	; 0x164
   16530:	adc	lr, fp, lr
   16534:	adds	r1, r1, ip
   16538:	adc	fp, lr, sl
   1653c:	str	r1, [sp, #28]
   16540:	eor	r8, r8, r1
   16544:	str	fp, [sp, #32]
   16548:	eor	r5, r5, fp
   1654c:	lsr	r1, r8, #16
   16550:	orr	r9, r1, r5, lsl #16
   16554:	lsr	r5, r5, #16
   16558:	orr	fp, r5, r8, lsl #16
   1655c:	adds	r3, r3, r9
   16560:	adc	r0, r0, fp
   16564:	eor	ip, ip, r3
   16568:	eor	sl, sl, r0
   1656c:	lsl	r1, sl, #1
   16570:	orr	lr, r1, ip, lsr #31
   16574:	str	lr, [sp, #100]	; 0x64
   16578:	lsl	ip, ip, #1
   1657c:	orr	r6, ip, sl, lsr #31
   16580:	str	r6, [sp, #92]	; 0x5c
   16584:	ldr	r1, [sp, #320]	; 0x140
   16588:	ldr	r5, [sp, #4]
   1658c:	adds	r1, r1, r5
   16590:	ldr	r5, [sp, #324]	; 0x144
   16594:	ldr	r8, [sp, #8]
   16598:	adc	r8, r5, r8
   1659c:	adds	r1, r1, r7
   165a0:	ldr	r5, [sp, #120]	; 0x78
   165a4:	adc	r8, r8, r5
   165a8:	eor	r6, r8, fp
   165ac:	eor	lr, r1, r9
   165b0:	adds	r2, r2, r6
   165b4:	adc	r4, r4, lr
   165b8:	eor	r7, r7, r2
   165bc:	eor	r5, r4, r5
   165c0:	lsr	sl, r7, #24
   165c4:	orr	ip, sl, r5, lsl #8
   165c8:	lsr	r5, r5, #24
   165cc:	orr	r9, r5, r7, lsl #8
   165d0:	ldr	r5, [sp, #280]	; 0x118
   165d4:	adds	r1, r5, r1
   165d8:	ldr	r5, [sp, #284]	; 0x11c
   165dc:	adc	r8, r5, r8
   165e0:	adds	r5, r1, ip
   165e4:	adc	r8, r8, r9
   165e8:	str	r5, [sp, #4]
   165ec:	eor	r6, r6, r5
   165f0:	str	r8, [sp, #8]
   165f4:	eor	lr, lr, r8
   165f8:	lsr	r1, r6, #16
   165fc:	orr	r1, r1, lr, lsl #16
   16600:	lsr	lr, lr, #16
   16604:	orr	lr, lr, r6, lsl #16
   16608:	str	r1, [sp, #104]	; 0x68
   1660c:	adds	r2, r2, r1
   16610:	mov	r5, r2
   16614:	str	lr, [sp, #108]	; 0x6c
   16618:	adc	r4, r4, lr
   1661c:	mov	r2, r4
   16620:	str	r5, [sp, #52]	; 0x34
   16624:	eor	ip, ip, r5
   16628:	str	r2, [sp, #56]	; 0x38
   1662c:	eor	r9, r9, r2
   16630:	lsl	r2, r9, #1
   16634:	orr	r7, r2, ip, lsr #31
   16638:	str	r7, [sp, #128]	; 0x80
   1663c:	lsl	ip, ip, #1
   16640:	orr	r6, ip, r9, lsr #31
   16644:	str	r6, [sp, #120]	; 0x78
   16648:	ldr	r8, [sp, #400]	; 0x190
   1664c:	ldr	sl, [sp, #20]
   16650:	adds	r2, r8, sl
   16654:	ldr	sl, [sp, #404]	; 0x194
   16658:	ldr	ip, [sp, #24]
   1665c:	adc	r6, sl, ip
   16660:	ldr	r5, [sp, #116]	; 0x74
   16664:	adds	r2, r2, r5
   16668:	ldr	r8, [sp, #124]	; 0x7c
   1666c:	adc	r6, r6, r8
   16670:	ldr	r1, [sp, #84]	; 0x54
   16674:	eor	lr, r6, r1
   16678:	ldr	r7, [sp, #68]	; 0x44
   1667c:	eor	ip, r2, r7
   16680:	adds	r3, r3, lr
   16684:	adc	r0, r0, ip
   16688:	eor	r7, r3, r5
   1668c:	eor	r4, r0, r8
   16690:	lsr	r8, r7, #24
   16694:	orr	r1, r8, r4, lsl #8
   16698:	lsr	r4, r4, #24
   1669c:	orr	r5, r4, r7, lsl #8
   166a0:	ldr	sl, [sp, #312]	; 0x138
   166a4:	adds	r2, sl, r2
   166a8:	ldr	sl, [sp, #316]	; 0x13c
   166ac:	adc	r6, sl, r6
   166b0:	adds	sl, r2, r1
   166b4:	adc	r8, r6, r5
   166b8:	str	sl, [sp, #20]
   166bc:	eor	lr, lr, sl
   166c0:	str	r8, [sp, #24]
   166c4:	eor	ip, ip, r8
   166c8:	lsr	r2, lr, #16
   166cc:	orr	r7, r2, ip, lsl #16
   166d0:	lsr	ip, ip, #16
   166d4:	orr	r9, ip, lr, lsl #16
   166d8:	str	r7, [sp, #68]	; 0x44
   166dc:	adds	r3, r3, r7
   166e0:	adc	r0, r0, r9
   166e4:	mov	ip, r0
   166e8:	str	r3, [sp, #60]	; 0x3c
   166ec:	eor	r1, r1, r3
   166f0:	str	ip, [sp, #64]	; 0x40
   166f4:	eor	r5, r5, ip
   166f8:	lsl	r3, r5, #1
   166fc:	orr	r0, r3, r1, lsr #31
   16700:	str	r0, [sp, #116]	; 0x74
   16704:	lsl	r1, r1, #1
   16708:	orr	r1, r1, r5, lsr #31
   1670c:	str	r1, [sp, #84]	; 0x54
   16710:	ldr	r0, [sp, #344]	; 0x158
   16714:	ldr	r6, [sp, #12]
   16718:	adds	r3, r0, r6
   1671c:	ldr	r6, [sp, #348]	; 0x15c
   16720:	ldr	fp, [sp, #16]
   16724:	adc	r0, r6, fp
   16728:	ldr	r7, [sp, #92]	; 0x5c
   1672c:	adds	r3, r3, r7
   16730:	ldr	r2, [sp, #100]	; 0x64
   16734:	adc	r0, r0, r2
   16738:	ldr	sl, [sp, #80]	; 0x50
   1673c:	eor	r6, r0, sl
   16740:	ldr	r5, [sp, #76]	; 0x4c
   16744:	eor	ip, r3, r5
   16748:	ldr	lr, [sp, #36]	; 0x24
   1674c:	adds	r1, lr, r6
   16750:	ldr	r4, [sp, #40]	; 0x28
   16754:	adc	r4, r4, ip
   16758:	eor	r7, r1, r7
   1675c:	eor	r5, r4, r2
   16760:	lsr	r8, r7, #24
   16764:	orr	r2, r8, r5, lsl #8
   16768:	lsr	lr, r5, #24
   1676c:	orr	lr, lr, r7, lsl #8
   16770:	ldr	sl, [sp, #328]	; 0x148
   16774:	adds	r3, sl, r3
   16778:	ldr	sl, [sp, #332]	; 0x14c
   1677c:	adc	r0, sl, r0
   16780:	adds	sl, r3, r2
   16784:	adc	fp, r0, lr
   16788:	str	sl, [sp, #12]
   1678c:	eor	r6, r6, sl
   16790:	str	fp, [sp, #16]
   16794:	eor	ip, ip, fp
   16798:	lsr	r3, r6, #16
   1679c:	orr	r5, r3, ip, lsl #16
   167a0:	lsr	ip, ip, #16
   167a4:	orr	r6, ip, r6, lsl #16
   167a8:	mov	r3, r6
   167ac:	str	r5, [sp, #76]	; 0x4c
   167b0:	adds	r1, r1, r5
   167b4:	str	r3, [sp, #80]	; 0x50
   167b8:	adc	r4, r4, r3
   167bc:	eor	r2, r2, r1
   167c0:	eor	lr, lr, r4
   167c4:	lsl	r3, lr, #1
   167c8:	orr	r6, r3, r2, lsr #31
   167cc:	str	r6, [sp, #100]	; 0x64
   167d0:	lsl	r2, r2, #1
   167d4:	orr	lr, r2, lr, lsr #31
   167d8:	str	lr, [sp, #92]	; 0x5c
   167dc:	ldr	lr, [sp, #296]	; 0x128
   167e0:	ldr	r8, [sp, #28]
   167e4:	adds	r2, lr, r8
   167e8:	ldr	lr, [sp, #300]	; 0x12c
   167ec:	ldr	fp, [sp, #32]
   167f0:	adc	lr, lr, fp
   167f4:	ldr	r6, [sp, #96]	; 0x60
   167f8:	adds	r2, r2, r6
   167fc:	ldr	ip, [sp, #112]	; 0x70
   16800:	adc	lr, lr, ip
   16804:	ldr	r7, [sp, #88]	; 0x58
   16808:	eor	r7, lr, r7
   1680c:	ldr	r5, [sp, #72]	; 0x48
   16810:	eor	r5, r2, r5
   16814:	ldr	r0, [sp, #44]	; 0x2c
   16818:	adds	r3, r0, r7
   1681c:	ldr	r0, [sp, #48]	; 0x30
   16820:	adc	r0, r0, r5
   16824:	eor	r8, r3, r6
   16828:	eor	r6, r0, ip
   1682c:	lsr	fp, r8, #24
   16830:	orr	ip, fp, r6, lsl #8
   16834:	lsr	r6, r6, #24
   16838:	orr	sl, r6, r8, lsl #8
   1683c:	ldr	fp, [sp, #360]	; 0x168
   16840:	adds	r2, fp, r2
   16844:	ldr	fp, [sp, #364]	; 0x16c
   16848:	adc	lr, fp, lr
   1684c:	adds	fp, r2, ip
   16850:	adc	lr, lr, sl
   16854:	str	fp, [sp, #28]
   16858:	eor	r7, r7, fp
   1685c:	str	lr, [sp, #32]
   16860:	eor	r5, r5, lr
   16864:	lsr	r2, r7, #16
   16868:	orr	r2, r2, r5, lsl #16
   1686c:	lsr	r5, r5, #16
   16870:	orr	fp, r5, r7, lsl #16
   16874:	str	r2, [sp, #72]	; 0x48
   16878:	adds	r3, r3, r2
   1687c:	adc	r0, r0, fp
   16880:	eor	ip, ip, r3
   16884:	eor	sl, sl, r0
   16888:	lsl	r2, sl, #1
   1688c:	orr	r5, r2, ip, lsr #31
   16890:	lsl	ip, ip, #1
   16894:	orr	r8, ip, sl, lsr #31
   16898:	ldr	lr, [sp, #328]	; 0x148
   1689c:	ldr	r2, [sp, #4]
   168a0:	adds	r2, lr, r2
   168a4:	ldr	lr, [sp, #332]	; 0x14c
   168a8:	ldr	ip, [sp, #8]
   168ac:	adc	r7, lr, ip
   168b0:	adds	r2, r2, r8
   168b4:	adc	r7, r7, r5
   168b8:	eor	r6, r7, r9
   168bc:	ldr	r9, [sp, #68]	; 0x44
   168c0:	eor	lr, r2, r9
   168c4:	adds	r1, r1, r6
   168c8:	adc	r4, r4, lr
   168cc:	eor	r8, r8, r1
   168d0:	eor	r5, r5, r4
   168d4:	lsr	sl, r8, #24
   168d8:	orr	ip, sl, r5, lsl #8
   168dc:	lsr	r5, r5, #24
   168e0:	orr	r9, r5, r8, lsl #8
   168e4:	ldr	r5, [sp, #400]	; 0x190
   168e8:	adds	r2, r5, r2
   168ec:	ldr	r5, [sp, #404]	; 0x194
   168f0:	adc	r7, r5, r7
   168f4:	adds	r5, r2, ip
   168f8:	adc	r7, r7, r9
   168fc:	mov	r8, r7
   16900:	str	r5, [sp, #4]
   16904:	eor	r6, r6, r5
   16908:	str	r8, [sp, #8]
   1690c:	eor	lr, lr, r8
   16910:	lsr	r2, r6, #16
   16914:	orr	r7, r2, lr, lsl #16
   16918:	lsr	lr, lr, #16
   1691c:	orr	lr, lr, r6, lsl #16
   16920:	str	r7, [sp, #68]	; 0x44
   16924:	adds	r1, r1, r7
   16928:	mov	r2, r1
   1692c:	str	lr, [sp, #88]	; 0x58
   16930:	adc	r4, r4, lr
   16934:	mov	r1, r4
   16938:	str	r2, [sp, #36]	; 0x24
   1693c:	eor	ip, ip, r2
   16940:	str	r1, [sp, #40]	; 0x28
   16944:	eor	r9, r9, r1
   16948:	lsl	r2, r9, #1
   1694c:	orr	lr, r2, ip, lsr #31
   16950:	str	lr, [sp, #112]	; 0x70
   16954:	lsl	ip, ip, #1
   16958:	orr	r9, ip, r9, lsr #31
   1695c:	str	r9, [sp, #96]	; 0x60
   16960:	ldr	r9, [sp, #392]	; 0x188
   16964:	ldr	sl, [sp, #20]
   16968:	adds	r2, r9, sl
   1696c:	ldr	r9, [sp, #396]	; 0x18c
   16970:	ldr	r8, [sp, #24]
   16974:	adc	r6, r9, r8
   16978:	ldr	ip, [sp, #120]	; 0x78
   1697c:	adds	r2, r2, ip
   16980:	ldr	r7, [sp, #128]	; 0x80
   16984:	adc	r6, r6, r7
   16988:	ldr	lr, [sp, #80]	; 0x50
   1698c:	eor	r5, r6, lr
   16990:	ldr	lr, [sp, #76]	; 0x4c
   16994:	eor	lr, r2, lr
   16998:	adds	r3, r3, r5
   1699c:	adc	r0, r0, lr
   169a0:	eor	ip, r3, ip
   169a4:	eor	r4, r0, r7
   169a8:	lsr	r7, ip, #24
   169ac:	orr	r1, r7, r4, lsl #8
   169b0:	lsr	r4, r4, #24
   169b4:	orr	r8, r4, ip, lsl #8
   169b8:	ldr	r9, [sp, #352]	; 0x160
   169bc:	adds	r2, r9, r2
   169c0:	ldr	r9, [sp, #356]	; 0x164
   169c4:	adc	r6, r9, r6
   169c8:	adds	r9, r2, r1
   169cc:	adc	ip, r6, r8
   169d0:	str	r9, [sp, #20]
   169d4:	eor	r5, r5, r9
   169d8:	str	ip, [sp, #24]
   169dc:	eor	lr, lr, ip
   169e0:	lsr	r2, r5, #16
   169e4:	orr	r6, r2, lr, lsl #16
   169e8:	lsr	lr, lr, #16
   169ec:	orr	sl, lr, r5, lsl #16
   169f0:	str	r6, [sp, #76]	; 0x4c
   169f4:	adds	r3, r3, r6
   169f8:	mov	r7, r3
   169fc:	str	sl, [sp, #80]	; 0x50
   16a00:	adc	r0, r0, sl
   16a04:	mov	r3, r0
   16a08:	str	r7, [sp, #44]	; 0x2c
   16a0c:	eor	r1, r1, r7
   16a10:	str	r3, [sp, #48]	; 0x30
   16a14:	eor	r8, r8, r3
   16a18:	lsl	r3, r8, #1
   16a1c:	orr	r0, r3, r1, lsr #31
   16a20:	str	r0, [sp, #120]	; 0x78
   16a24:	lsl	r1, r1, #1
   16a28:	orr	r7, r1, r8, lsr #31
   16a2c:	ldr	r8, [sp, #368]	; 0x170
   16a30:	ldr	sl, [sp, #12]
   16a34:	adds	r3, r8, sl
   16a38:	ldr	r8, [sp, #372]	; 0x174
   16a3c:	ldr	r9, [sp, #16]
   16a40:	adc	r0, r8, r9
   16a44:	ldr	r6, [sp, #84]	; 0x54
   16a48:	adds	r3, r3, r6
   16a4c:	ldr	r8, [sp, #116]	; 0x74
   16a50:	adc	r0, r0, r8
   16a54:	eor	r5, r0, fp
   16a58:	ldr	sl, [sp, #72]	; 0x48
   16a5c:	eor	ip, r3, sl
   16a60:	ldr	r4, [sp, #52]	; 0x34
   16a64:	adds	r2, r4, r5
   16a68:	ldr	r4, [sp, #56]	; 0x38
   16a6c:	adc	r4, r4, ip
   16a70:	eor	r6, r2, r6
   16a74:	eor	lr, r4, r8
   16a78:	lsr	r9, r6, #24
   16a7c:	orr	r1, r9, lr, lsl #8
   16a80:	lsr	lr, lr, #24
   16a84:	orr	r8, lr, r6, lsl #8
   16a88:	ldr	sl, [sp, #304]	; 0x130
   16a8c:	adds	r3, sl, r3
   16a90:	ldr	sl, [sp, #308]	; 0x134
   16a94:	adc	r0, sl, r0
   16a98:	adds	sl, r3, r1
   16a9c:	adc	fp, r0, r8
   16aa0:	str	sl, [sp, #12]
   16aa4:	eor	r5, r5, sl
   16aa8:	str	fp, [sp, #16]
   16aac:	eor	ip, ip, fp
   16ab0:	lsr	r3, r5, #16
   16ab4:	orr	r9, r3, ip, lsl #16
   16ab8:	lsr	ip, ip, #16
   16abc:	orr	sl, ip, r5, lsl #16
   16ac0:	str	r9, [sp, #72]	; 0x48
   16ac4:	adds	r2, r2, r9
   16ac8:	str	sl, [sp, #84]	; 0x54
   16acc:	adc	r4, r4, sl
   16ad0:	eor	r1, r1, r2
   16ad4:	eor	r8, r8, r4
   16ad8:	lsl	r3, r8, #1
   16adc:	orr	r0, r3, r1, lsr #31
   16ae0:	str	r0, [sp, #124]	; 0x7c
   16ae4:	lsl	r1, r1, #1
   16ae8:	orr	r8, r1, r8, lsr #31
   16aec:	str	r8, [sp, #116]	; 0x74
   16af0:	ldr	r1, [sp, #280]	; 0x118
   16af4:	ldr	fp, [sp, #28]
   16af8:	adds	r1, r1, fp
   16afc:	ldr	fp, [sp, #284]	; 0x11c
   16b00:	ldr	r5, [sp, #32]
   16b04:	adc	lr, fp, r5
   16b08:	ldr	r9, [sp, #92]	; 0x5c
   16b0c:	adds	r1, r1, r9
   16b10:	ldr	r6, [sp, #100]	; 0x64
   16b14:	adc	lr, lr, r6
   16b18:	ldr	r0, [sp, #108]	; 0x6c
   16b1c:	eor	r8, lr, r0
   16b20:	ldr	r3, [sp, #104]	; 0x68
   16b24:	eor	r5, r1, r3
   16b28:	ldr	r3, [sp, #60]	; 0x3c
   16b2c:	adds	r3, r3, r8
   16b30:	ldr	ip, [sp, #64]	; 0x40
   16b34:	adc	r0, ip, r5
   16b38:	eor	r9, r3, r9
   16b3c:	eor	r6, r0, r6
   16b40:	lsr	fp, r9, #24
   16b44:	orr	ip, fp, r6, lsl #8
   16b48:	lsr	r6, r6, #24
   16b4c:	orr	sl, r6, r9, lsl #8
   16b50:	ldr	r6, [sp, #344]	; 0x158
   16b54:	adds	r1, r6, r1
   16b58:	ldr	r6, [sp, #348]	; 0x15c
   16b5c:	adc	lr, r6, lr
   16b60:	adds	r1, r1, ip
   16b64:	adc	lr, lr, sl
   16b68:	mov	r6, lr
   16b6c:	str	r1, [sp, #28]
   16b70:	eor	r8, r8, r1
   16b74:	str	r6, [sp, #32]
   16b78:	eor	r5, r5, r6
   16b7c:	lsr	r1, r8, #16
   16b80:	orr	r9, r1, r5, lsl #16
   16b84:	lsr	r5, r5, #16
   16b88:	orr	fp, r5, r8, lsl #16
   16b8c:	adds	r3, r3, r9
   16b90:	adc	r0, r0, fp
   16b94:	eor	ip, ip, r3
   16b98:	eor	sl, sl, r0
   16b9c:	lsl	r1, sl, #1
   16ba0:	orr	lr, r1, ip, lsr #31
   16ba4:	str	lr, [sp, #100]	; 0x64
   16ba8:	lsl	ip, ip, #1
   16bac:	orr	r1, ip, sl, lsr #31
   16bb0:	str	r1, [sp, #92]	; 0x5c
   16bb4:	ldr	ip, [sp, #376]	; 0x178
   16bb8:	ldr	r5, [sp, #4]
   16bbc:	adds	r1, ip, r5
   16bc0:	ldr	ip, [sp, #380]	; 0x17c
   16bc4:	ldr	r8, [sp, #8]
   16bc8:	adc	r8, ip, r8
   16bcc:	adds	r1, r1, r7
   16bd0:	ldr	r5, [sp, #120]	; 0x78
   16bd4:	adc	r8, r8, r5
   16bd8:	eor	r6, r8, fp
   16bdc:	eor	lr, r1, r9
   16be0:	adds	r2, r2, r6
   16be4:	adc	r4, r4, lr
   16be8:	eor	r7, r7, r2
   16bec:	eor	r5, r4, r5
   16bf0:	lsr	sl, r7, #24
   16bf4:	orr	ip, sl, r5, lsl #8
   16bf8:	lsr	r5, r5, #24
   16bfc:	orr	r9, r5, r7, lsl #8
   16c00:	ldr	r5, [sp, #296]	; 0x128
   16c04:	adds	r1, r5, r1
   16c08:	ldr	r5, [sp, #300]	; 0x12c
   16c0c:	adc	r8, r5, r8
   16c10:	adds	r5, r1, ip
   16c14:	adc	r7, r8, r9
   16c18:	str	r5, [sp, #4]
   16c1c:	eor	r6, r6, r5
   16c20:	str	r7, [sp, #8]
   16c24:	eor	lr, lr, r7
   16c28:	lsr	r1, r6, #16
   16c2c:	orr	r8, r1, lr, lsl #16
   16c30:	lsr	lr, lr, #16
   16c34:	orr	lr, lr, r6, lsl #16
   16c38:	str	r8, [sp, #104]	; 0x68
   16c3c:	adds	r2, r2, r8
   16c40:	mov	fp, r2
   16c44:	str	lr, [sp, #108]	; 0x6c
   16c48:	adc	r2, r4, lr
   16c4c:	str	fp, [sp, #52]	; 0x34
   16c50:	eor	ip, ip, fp
   16c54:	str	r2, [sp, #56]	; 0x38
   16c58:	eor	r9, r9, r2
   16c5c:	lsl	r2, r9, #1
   16c60:	orr	lr, r2, ip, lsr #31
   16c64:	str	lr, [sp, #128]	; 0x80
   16c68:	lsl	ip, ip, #1
   16c6c:	orr	ip, ip, r9, lsr #31
   16c70:	str	ip, [sp, #120]	; 0x78
   16c74:	ldr	r4, [sp, #384]	; 0x180
   16c78:	ldr	r5, [sp, #20]
   16c7c:	adds	r2, r4, r5
   16c80:	ldr	r9, [sp, #388]	; 0x184
   16c84:	ldr	ip, [sp, #24]
   16c88:	adc	r6, r9, ip
   16c8c:	ldr	r5, [sp, #116]	; 0x74
   16c90:	adds	r2, r2, r5
   16c94:	ldr	r8, [sp, #124]	; 0x7c
   16c98:	adc	r6, r6, r8
   16c9c:	ldr	r1, [sp, #88]	; 0x58
   16ca0:	eor	lr, r6, r1
   16ca4:	ldr	r7, [sp, #68]	; 0x44
   16ca8:	eor	ip, r2, r7
   16cac:	adds	r3, r3, lr
   16cb0:	adc	r0, r0, ip
   16cb4:	eor	r7, r3, r5
   16cb8:	eor	r4, r0, r8
   16cbc:	lsr	r8, r7, #24
   16cc0:	orr	r1, r8, r4, lsl #8
   16cc4:	lsr	r4, r4, #24
   16cc8:	orr	r5, r4, r7, lsl #8
   16ccc:	ldr	r9, [sp, #336]	; 0x150
   16cd0:	adds	r2, r9, r2
   16cd4:	ldr	r9, [sp, #340]	; 0x154
   16cd8:	adc	r6, r9, r6
   16cdc:	adds	r9, r2, r1
   16ce0:	adc	r8, r6, r5
   16ce4:	str	r9, [sp, #20]
   16ce8:	eor	lr, lr, r9
   16cec:	str	r8, [sp, #24]
   16cf0:	eor	ip, ip, r8
   16cf4:	lsr	r2, lr, #16
   16cf8:	orr	r4, r2, ip, lsl #16
   16cfc:	lsr	ip, ip, #16
   16d00:	orr	r9, ip, lr, lsl #16
   16d04:	str	r4, [sp, #68]	; 0x44
   16d08:	adds	r3, r3, r4
   16d0c:	adc	r0, r0, r9
   16d10:	mov	ip, r0
   16d14:	str	r3, [sp, #60]	; 0x3c
   16d18:	eor	r1, r1, r3
   16d1c:	str	ip, [sp, #64]	; 0x40
   16d20:	eor	r5, r5, ip
   16d24:	lsl	r3, r5, #1
   16d28:	orr	r0, r3, r1, lsr #31
   16d2c:	str	r0, [sp, #116]	; 0x74
   16d30:	lsl	r1, r1, #1
   16d34:	orr	r1, r1, r5, lsr #31
   16d38:	str	r1, [sp, #88]	; 0x58
   16d3c:	ldr	r1, [sp, #288]	; 0x120
   16d40:	ldr	r8, [sp, #12]
   16d44:	adds	r3, r1, r8
   16d48:	ldr	r1, [sp, #292]	; 0x124
   16d4c:	ldr	fp, [sp, #16]
   16d50:	adc	r0, r1, fp
   16d54:	ldr	fp, [sp, #92]	; 0x5c
   16d58:	adds	r3, r3, fp
   16d5c:	ldr	r8, [sp, #100]	; 0x64
   16d60:	adc	r0, r0, r8
   16d64:	ldr	sl, [sp, #80]	; 0x50
   16d68:	eor	r6, r0, sl
   16d6c:	ldr	r5, [sp, #76]	; 0x4c
   16d70:	eor	ip, r3, r5
   16d74:	ldr	r2, [sp, #36]	; 0x24
   16d78:	adds	r1, r2, r6
   16d7c:	ldr	r4, [sp, #40]	; 0x28
   16d80:	adc	r4, r4, ip
   16d84:	eor	r7, r1, fp
   16d88:	eor	r5, r4, r8
   16d8c:	lsr	r8, r7, #24
   16d90:	orr	r2, r8, r5, lsl #8
   16d94:	lsr	lr, r5, #24
   16d98:	orr	lr, lr, r7, lsl #8
   16d9c:	ldr	fp, [sp, #312]	; 0x138
   16da0:	adds	r3, fp, r3
   16da4:	ldr	fp, [sp, #316]	; 0x13c
   16da8:	adc	r0, fp, r0
   16dac:	adds	fp, r3, r2
   16db0:	adc	sl, r0, lr
   16db4:	str	fp, [sp, #12]
   16db8:	eor	r6, r6, fp
   16dbc:	str	sl, [sp, #16]
   16dc0:	eor	ip, ip, sl
   16dc4:	lsr	r3, r6, #16
   16dc8:	orr	fp, r3, ip, lsl #16
   16dcc:	lsr	ip, ip, #16
   16dd0:	orr	r8, ip, r6, lsl #16
   16dd4:	str	fp, [sp, #76]	; 0x4c
   16dd8:	adds	r1, r1, fp
   16ddc:	str	r8, [sp, #80]	; 0x50
   16de0:	adc	r4, r4, r8
   16de4:	eor	r2, r2, r1
   16de8:	eor	lr, lr, r4
   16dec:	lsl	r3, lr, #1
   16df0:	orr	r6, r3, r2, lsr #31
   16df4:	str	r6, [sp, #100]	; 0x64
   16df8:	lsl	r2, r2, #1
   16dfc:	orr	r2, r2, lr, lsr #31
   16e00:	str	r2, [sp, #92]	; 0x5c
   16e04:	ldr	r3, [sp, #360]	; 0x168
   16e08:	ldr	r2, [sp, #28]
   16e0c:	adds	r2, r3, r2
   16e10:	ldr	lr, [sp, #364]	; 0x16c
   16e14:	ldr	r6, [sp, #32]
   16e18:	adc	lr, lr, r6
   16e1c:	ldr	r6, [sp, #96]	; 0x60
   16e20:	adds	r2, r2, r6
   16e24:	ldr	ip, [sp, #112]	; 0x70
   16e28:	adc	lr, lr, ip
   16e2c:	ldr	sl, [sp, #84]	; 0x54
   16e30:	eor	r7, lr, sl
   16e34:	ldr	r5, [sp, #72]	; 0x48
   16e38:	eor	r5, r2, r5
   16e3c:	ldr	r0, [sp, #44]	; 0x2c
   16e40:	adds	r3, r0, r7
   16e44:	ldr	r0, [sp, #48]	; 0x30
   16e48:	adc	r0, r0, r5
   16e4c:	eor	r8, r3, r6
   16e50:	eor	r6, r0, ip
   16e54:	lsr	fp, r8, #24
   16e58:	orr	ip, fp, r6, lsl #8
   16e5c:	lsr	r6, r6, #24
   16e60:	orr	sl, r6, r8, lsl #8
   16e64:	ldr	r6, [sp, #320]	; 0x140
   16e68:	adds	r2, r6, r2
   16e6c:	ldr	r6, [sp, #324]	; 0x144
   16e70:	adc	lr, r6, lr
   16e74:	adds	r6, r2, ip
   16e78:	adc	lr, lr, sl
   16e7c:	str	r6, [sp, #28]
   16e80:	eor	r7, r7, r6
   16e84:	str	lr, [sp, #32]
   16e88:	eor	r5, r5, lr
   16e8c:	lsr	r2, r7, #16
   16e90:	orr	r2, r2, r5, lsl #16
   16e94:	lsr	r5, r5, #16
   16e98:	orr	fp, r5, r7, lsl #16
   16e9c:	str	r2, [sp, #72]	; 0x48
   16ea0:	adds	r3, r3, r2
   16ea4:	adc	r0, r0, fp
   16ea8:	eor	ip, ip, r3
   16eac:	eor	sl, sl, r0
   16eb0:	lsl	r2, sl, #1
   16eb4:	orr	r5, r2, ip, lsr #31
   16eb8:	lsl	ip, ip, #1
   16ebc:	orr	r8, ip, sl, lsr #31
   16ec0:	ldr	sl, [sp, #360]	; 0x168
   16ec4:	ldr	r2, [sp, #4]
   16ec8:	adds	r2, sl, r2
   16ecc:	ldr	sl, [sp, #364]	; 0x16c
   16ed0:	ldr	r7, [sp, #8]
   16ed4:	adc	r7, sl, r7
   16ed8:	adds	r2, r2, r8
   16edc:	adc	r7, r7, r5
   16ee0:	eor	r6, r7, r9
   16ee4:	ldr	sl, [sp, #68]	; 0x44
   16ee8:	eor	lr, r2, sl
   16eec:	adds	r1, r1, r6
   16ef0:	adc	r4, r4, lr
   16ef4:	eor	r8, r8, r1
   16ef8:	eor	r5, r5, r4
   16efc:	lsr	sl, r8, #24
   16f00:	orr	ip, sl, r5, lsl #8
   16f04:	lsr	r5, r5, #24
   16f08:	orr	r9, r5, r8, lsl #8
   16f0c:	ldr	r5, [sp, #296]	; 0x128
   16f10:	adds	r2, r5, r2
   16f14:	ldr	r5, [sp, #300]	; 0x12c
   16f18:	adc	r7, r5, r7
   16f1c:	adds	r5, r2, ip
   16f20:	adc	r7, r7, r9
   16f24:	mov	sl, r7
   16f28:	str	r5, [sp, #4]
   16f2c:	eor	r6, r6, r5
   16f30:	str	sl, [sp, #8]
   16f34:	eor	lr, lr, sl
   16f38:	lsr	r2, r6, #16
   16f3c:	orr	r7, r2, lr, lsl #16
   16f40:	lsr	lr, lr, #16
   16f44:	orr	r2, lr, r6, lsl #16
   16f48:	str	r7, [sp, #68]	; 0x44
   16f4c:	adds	r1, r1, r7
   16f50:	mov	r5, r1
   16f54:	str	r2, [sp, #84]	; 0x54
   16f58:	adc	r4, r4, r2
   16f5c:	mov	r1, r4
   16f60:	str	r5, [sp, #36]	; 0x24
   16f64:	eor	ip, ip, r5
   16f68:	str	r1, [sp, #40]	; 0x28
   16f6c:	eor	r9, r9, r1
   16f70:	lsl	r2, r9, #1
   16f74:	orr	r6, r2, ip, lsr #31
   16f78:	str	r6, [sp, #112]	; 0x70
   16f7c:	lsl	ip, ip, #1
   16f80:	orr	r9, ip, r9, lsr #31
   16f84:	str	r9, [sp, #96]	; 0x60
   16f88:	ldr	r2, [sp, #344]	; 0x158
   16f8c:	ldr	r9, [sp, #20]
   16f90:	adds	r2, r2, r9
   16f94:	ldr	r9, [sp, #348]	; 0x15c
   16f98:	ldr	r5, [sp, #24]
   16f9c:	adc	r6, r9, r5
   16fa0:	ldr	ip, [sp, #120]	; 0x78
   16fa4:	adds	r2, r2, ip
   16fa8:	ldr	r7, [sp, #128]	; 0x80
   16fac:	adc	r6, r6, r7
   16fb0:	ldr	r5, [sp, #80]	; 0x50
   16fb4:	eor	r5, r6, r5
   16fb8:	ldr	lr, [sp, #76]	; 0x4c
   16fbc:	eor	lr, r2, lr
   16fc0:	adds	r3, r3, r5
   16fc4:	adc	r0, r0, lr
   16fc8:	eor	ip, r3, ip
   16fcc:	eor	r4, r0, r7
   16fd0:	lsr	r7, ip, #24
   16fd4:	orr	r1, r7, r4, lsl #8
   16fd8:	lsr	r4, r4, #24
   16fdc:	orr	r8, r4, ip, lsl #8
   16fe0:	ldr	r9, [sp, #312]	; 0x138
   16fe4:	adds	r2, r9, r2
   16fe8:	ldr	r9, [sp, #316]	; 0x13c
   16fec:	adc	r6, r9, r6
   16ff0:	adds	r9, r2, r1
   16ff4:	adc	ip, r6, r8
   16ff8:	str	r9, [sp, #20]
   16ffc:	eor	r5, r5, r9
   17000:	str	ip, [sp, #24]
   17004:	eor	lr, lr, ip
   17008:	lsr	r2, r5, #16
   1700c:	orr	r7, r2, lr, lsl #16
   17010:	lsr	lr, lr, #16
   17014:	orr	lr, lr, r5, lsl #16
   17018:	str	r7, [sp, #76]	; 0x4c
   1701c:	adds	r3, r3, r7
   17020:	mov	r5, r3
   17024:	str	lr, [sp, #80]	; 0x50
   17028:	adc	r0, r0, lr
   1702c:	mov	r3, r0
   17030:	str	r5, [sp, #44]	; 0x2c
   17034:	eor	r1, r1, r5
   17038:	str	r3, [sp, #48]	; 0x30
   1703c:	eor	r8, r8, r3
   17040:	lsl	r3, r8, #1
   17044:	orr	r0, r3, r1, lsr #31
   17048:	str	r0, [sp, #120]	; 0x78
   1704c:	lsl	r1, r1, #1
   17050:	orr	r7, r1, r8, lsr #31
   17054:	ldr	r8, [sp, #336]	; 0x150
   17058:	ldr	r5, [sp, #12]
   1705c:	adds	r3, r8, r5
   17060:	ldr	r8, [sp, #340]	; 0x154
   17064:	ldr	sl, [sp, #16]
   17068:	adc	r0, r8, sl
   1706c:	ldr	r6, [sp, #88]	; 0x58
   17070:	adds	r3, r3, r6
   17074:	ldr	r9, [sp, #116]	; 0x74
   17078:	adc	r0, r0, r9
   1707c:	eor	r5, r0, fp
   17080:	ldr	sl, [sp, #72]	; 0x48
   17084:	eor	ip, r3, sl
   17088:	ldr	r4, [sp, #52]	; 0x34
   1708c:	adds	r2, r4, r5
   17090:	ldr	r1, [sp, #56]	; 0x38
   17094:	adc	r4, r1, ip
   17098:	eor	r6, r2, r6
   1709c:	eor	lr, r4, r9
   170a0:	lsr	r9, r6, #24
   170a4:	orr	r1, r9, lr, lsl #8
   170a8:	lsr	lr, lr, #24
   170ac:	orr	r8, lr, r6, lsl #8
   170b0:	ldr	fp, [sp, #328]	; 0x148
   170b4:	adds	r3, fp, r3
   170b8:	ldr	fp, [sp, #332]	; 0x14c
   170bc:	adc	r0, fp, r0
   170c0:	adds	fp, r3, r1
   170c4:	adc	r9, r0, r8
   170c8:	str	fp, [sp, #12]
   170cc:	eor	r5, r5, fp
   170d0:	str	r9, [sp, #16]
   170d4:	eor	ip, ip, r9
   170d8:	lsr	r3, r5, #16
   170dc:	orr	sl, r3, ip, lsl #16
   170e0:	lsr	ip, ip, #16
   170e4:	orr	r0, ip, r5, lsl #16
   170e8:	str	sl, [sp, #72]	; 0x48
   170ec:	adds	r2, r2, sl
   170f0:	str	r0, [sp, #88]	; 0x58
   170f4:	adc	r4, r4, r0
   170f8:	eor	r1, r1, r2
   170fc:	eor	r8, r8, r4
   17100:	lsl	r3, r8, #1
   17104:	orr	r5, r3, r1, lsr #31
   17108:	str	r5, [sp, #124]	; 0x7c
   1710c:	lsl	r1, r1, #1
   17110:	orr	r1, r1, r8, lsr #31
   17114:	str	r1, [sp, #116]	; 0x74
   17118:	ldr	r8, [sp, #288]	; 0x120
   1711c:	ldr	r1, [sp, #28]
   17120:	adds	r1, r8, r1
   17124:	ldr	r6, [sp, #292]	; 0x124
   17128:	ldr	lr, [sp, #32]
   1712c:	adc	lr, r6, lr
   17130:	ldr	r9, [sp, #92]	; 0x5c
   17134:	adds	r1, r1, r9
   17138:	ldr	r6, [sp, #100]	; 0x64
   1713c:	adc	lr, lr, r6
   17140:	ldr	r0, [sp, #108]	; 0x6c
   17144:	eor	r8, lr, r0
   17148:	ldr	r3, [sp, #104]	; 0x68
   1714c:	eor	r5, r1, r3
   17150:	ldr	r3, [sp, #60]	; 0x3c
   17154:	adds	r3, r3, r8
   17158:	ldr	ip, [sp, #64]	; 0x40
   1715c:	adc	r0, ip, r5
   17160:	eor	r9, r3, r9
   17164:	eor	r6, r0, r6
   17168:	lsr	fp, r9, #24
   1716c:	orr	ip, fp, r6, lsl #8
   17170:	lsr	r6, r6, #24
   17174:	orr	sl, r6, r9, lsl #8
   17178:	ldr	r6, [sp, #320]	; 0x140
   1717c:	adds	r1, r6, r1
   17180:	ldr	r6, [sp, #324]	; 0x144
   17184:	adc	lr, r6, lr
   17188:	adds	r6, r1, ip
   1718c:	adc	lr, lr, sl
   17190:	str	r6, [sp, #28]
   17194:	eor	r8, r8, r6
   17198:	str	lr, [sp, #32]
   1719c:	eor	r5, r5, lr
   171a0:	lsr	r1, r8, #16
   171a4:	orr	r9, r1, r5, lsl #16
   171a8:	lsr	r5, r5, #16
   171ac:	orr	fp, r5, r8, lsl #16
   171b0:	adds	r3, r3, r9
   171b4:	adc	r0, r0, fp
   171b8:	eor	ip, ip, r3
   171bc:	eor	sl, sl, r0
   171c0:	lsl	r1, sl, #1
   171c4:	orr	r8, r1, ip, lsr #31
   171c8:	str	r8, [sp, #100]	; 0x64
   171cc:	lsl	ip, ip, #1
   171d0:	orr	r8, ip, sl, lsr #31
   171d4:	str	r8, [sp, #92]	; 0x5c
   171d8:	ldr	r1, [sp, #400]	; 0x190
   171dc:	ldr	r5, [sp, #4]
   171e0:	adds	r1, r1, r5
   171e4:	ldr	ip, [sp, #404]	; 0x194
   171e8:	ldr	sl, [sp, #8]
   171ec:	adc	r8, ip, sl
   171f0:	adds	r1, r1, r7
   171f4:	ldr	sl, [sp, #120]	; 0x78
   171f8:	adc	r8, r8, sl
   171fc:	eor	r6, r8, fp
   17200:	eor	lr, r1, r9
   17204:	adds	r2, r2, r6
   17208:	adc	r4, r4, lr
   1720c:	eor	r7, r7, r2
   17210:	eor	r5, r4, sl
   17214:	lsr	sl, r7, #24
   17218:	orr	ip, sl, r5, lsl #8
   1721c:	lsr	r5, r5, #24
   17220:	orr	r9, r5, r7, lsl #8
   17224:	ldr	sl, [sp, #368]	; 0x170
   17228:	adds	r1, sl, r1
   1722c:	ldr	sl, [sp, #372]	; 0x174
   17230:	adc	r8, sl, r8
   17234:	adds	sl, r1, ip
   17238:	adc	r1, r8, r9
   1723c:	str	sl, [sp, #4]
   17240:	eor	r6, r6, sl
   17244:	str	r1, [sp, #8]
   17248:	eor	lr, lr, r1
   1724c:	lsr	r1, r6, #16
   17250:	orr	r5, r1, lr, lsl #16
   17254:	lsr	lr, lr, #16
   17258:	orr	r6, lr, r6, lsl #16
   1725c:	str	r5, [sp, #104]	; 0x68
   17260:	adds	r2, r2, r5
   17264:	mov	r8, r2
   17268:	str	r6, [sp, #108]	; 0x6c
   1726c:	adc	r2, r4, r6
   17270:	str	r8, [sp, #52]	; 0x34
   17274:	eor	ip, ip, r8
   17278:	str	r2, [sp, #56]	; 0x38
   1727c:	eor	r9, r9, r2
   17280:	lsl	r2, r9, #1
   17284:	orr	r4, r2, ip, lsr #31
   17288:	str	r4, [sp, #128]	; 0x80
   1728c:	lsl	ip, ip, #1
   17290:	orr	ip, ip, r9, lsr #31
   17294:	str	ip, [sp, #120]	; 0x78
   17298:	ldr	r7, [sp, #352]	; 0x160
   1729c:	ldr	lr, [sp, #20]
   172a0:	adds	r2, r7, lr
   172a4:	ldr	r9, [sp, #356]	; 0x164
   172a8:	ldr	ip, [sp, #24]
   172ac:	adc	r6, r9, ip
   172b0:	ldr	r9, [sp, #116]	; 0x74
   172b4:	adds	r2, r2, r9
   172b8:	ldr	r8, [sp, #124]	; 0x7c
   172bc:	adc	r6, r6, r8
   172c0:	ldr	r1, [sp, #84]	; 0x54
   172c4:	eor	lr, r6, r1
   172c8:	ldr	r7, [sp, #68]	; 0x44
   172cc:	eor	ip, r2, r7
   172d0:	adds	r3, r3, lr
   172d4:	adc	r0, r0, ip
   172d8:	eor	r7, r3, r9
   172dc:	eor	r4, r0, r8
   172e0:	lsr	r8, r7, #24
   172e4:	orr	r1, r8, r4, lsl #8
   172e8:	lsr	r4, r4, #24
   172ec:	orr	r5, r4, r7, lsl #8
   172f0:	ldr	r7, [sp, #392]	; 0x188
   172f4:	adds	r2, r7, r2
   172f8:	ldr	r7, [sp, #396]	; 0x18c
   172fc:	adc	r6, r7, r6
   17300:	adds	r7, r2, r1
   17304:	adc	r9, r6, r5
   17308:	str	r7, [sp, #20]
   1730c:	eor	lr, lr, r7
   17310:	str	r9, [sp, #24]
   17314:	eor	ip, ip, r9
   17318:	lsr	r2, lr, #16
   1731c:	orr	r2, r2, ip, lsl #16
   17320:	lsr	ip, ip, #16
   17324:	orr	r9, ip, lr, lsl #16
   17328:	str	r2, [sp, #68]	; 0x44
   1732c:	adds	r3, r3, r2
   17330:	adc	r0, r0, r9
   17334:	str	r3, [sp, #60]	; 0x3c
   17338:	eor	r1, r1, r3
   1733c:	str	r0, [sp, #64]	; 0x40
   17340:	eor	r5, r5, r0
   17344:	lsl	r3, r5, #1
   17348:	orr	lr, r3, r1, lsr #31
   1734c:	str	lr, [sp, #116]	; 0x74
   17350:	lsl	r1, r1, #1
   17354:	orr	r1, r1, r5, lsr #31
   17358:	str	r1, [sp, #84]	; 0x54
   1735c:	ldr	r1, [sp, #304]	; 0x130
   17360:	ldr	fp, [sp, #12]
   17364:	adds	r3, r1, fp
   17368:	ldr	r1, [sp, #308]	; 0x134
   1736c:	ldr	fp, [sp, #16]
   17370:	adc	r0, r1, fp
   17374:	ldr	r2, [sp, #92]	; 0x5c
   17378:	adds	r3, r3, r2
   1737c:	ldr	fp, [sp, #100]	; 0x64
   17380:	adc	r0, r0, fp
   17384:	ldr	lr, [sp, #80]	; 0x50
   17388:	eor	r6, r0, lr
   1738c:	ldr	r7, [sp, #76]	; 0x4c
   17390:	eor	ip, r3, r7
   17394:	ldr	r4, [sp, #36]	; 0x24
   17398:	adds	r1, r4, r6
   1739c:	ldr	r4, [sp, #40]	; 0x28
   173a0:	adc	r4, r4, ip
   173a4:	eor	r7, r1, r2
   173a8:	eor	r5, r4, fp
   173ac:	lsr	r8, r7, #24
   173b0:	orr	r2, r8, r5, lsl #8
   173b4:	lsr	lr, r5, #24
   173b8:	orr	lr, lr, r7, lsl #8
   173bc:	ldr	fp, [sp, #376]	; 0x178
   173c0:	adds	r3, fp, r3
   173c4:	ldr	fp, [sp, #380]	; 0x17c
   173c8:	adc	r0, fp, r0
   173cc:	adds	fp, r3, r2
   173d0:	adc	r7, r0, lr
   173d4:	str	fp, [sp, #12]
   173d8:	eor	r6, r6, fp
   173dc:	str	r7, [sp, #16]
   173e0:	eor	ip, ip, r7
   173e4:	lsr	r3, r6, #16
   173e8:	orr	fp, r3, ip, lsl #16
   173ec:	lsr	ip, ip, #16
   173f0:	orr	r5, ip, r6, lsl #16
   173f4:	str	fp, [sp, #76]	; 0x4c
   173f8:	adds	r1, r1, fp
   173fc:	str	r5, [sp, #80]	; 0x50
   17400:	adc	r4, r4, r5
   17404:	eor	r2, r2, r1
   17408:	eor	lr, lr, r4
   1740c:	lsl	r3, lr, #1
   17410:	orr	r8, r3, r2, lsr #31
   17414:	str	r8, [sp, #100]	; 0x64
   17418:	lsl	r2, r2, #1
   1741c:	orr	r3, r2, lr, lsr #31
   17420:	str	r3, [sp, #92]	; 0x5c
   17424:	ldr	lr, [sp, #384]	; 0x180
   17428:	ldr	r2, [sp, #28]
   1742c:	adds	r2, lr, r2
   17430:	ldr	r6, [sp, #388]	; 0x184
   17434:	ldr	lr, [sp, #32]
   17438:	adc	lr, r6, lr
   1743c:	ldr	r8, [sp, #96]	; 0x60
   17440:	adds	r2, r2, r8
   17444:	ldr	ip, [sp, #112]	; 0x70
   17448:	adc	lr, lr, ip
   1744c:	ldr	r6, [sp, #88]	; 0x58
   17450:	eor	r7, lr, r6
   17454:	ldr	sl, [sp, #72]	; 0x48
   17458:	eor	r5, r2, sl
   1745c:	ldr	r0, [sp, #44]	; 0x2c
   17460:	adds	r3, r0, r7
   17464:	ldr	r0, [sp, #48]	; 0x30
   17468:	adc	r0, r0, r5
   1746c:	eor	r8, r3, r8
   17470:	eor	r6, r0, ip
   17474:	lsr	fp, r8, #24
   17478:	orr	ip, fp, r6, lsl #8
   1747c:	lsr	r6, r6, #24
   17480:	orr	sl, r6, r8, lsl #8
   17484:	ldr	r6, [sp, #280]	; 0x118
   17488:	adds	r2, r6, r2
   1748c:	ldr	r6, [sp, #284]	; 0x11c
   17490:	adc	lr, r6, lr
   17494:	adds	r6, r2, ip
   17498:	adc	lr, lr, sl
   1749c:	str	r6, [sp, #28]
   174a0:	eor	r7, r7, r6
   174a4:	str	lr, [sp, #32]
   174a8:	eor	r5, r5, lr
   174ac:	lsr	r2, r7, #16
   174b0:	orr	r2, r2, r5, lsl #16
   174b4:	lsr	r5, r5, #16
   174b8:	orr	fp, r5, r7, lsl #16
   174bc:	str	r2, [sp, #72]	; 0x48
   174c0:	adds	r3, r3, r2
   174c4:	adc	r0, r0, fp
   174c8:	eor	ip, ip, r3
   174cc:	eor	sl, sl, r0
   174d0:	lsl	r2, sl, #1
   174d4:	orr	r5, r2, ip, lsr #31
   174d8:	lsl	ip, ip, #1
   174dc:	orr	r8, ip, sl, lsr #31
   174e0:	ldr	r6, [sp, #280]	; 0x118
   174e4:	ldr	sl, [sp, #4]
   174e8:	adds	r2, r6, sl
   174ec:	ldr	sl, [sp, #284]	; 0x11c
   174f0:	ldr	ip, [sp, #8]
   174f4:	adc	r7, sl, ip
   174f8:	adds	r2, r2, r8
   174fc:	adc	r7, r7, r5
   17500:	eor	r6, r7, r9
   17504:	ldr	lr, [sp, #68]	; 0x44
   17508:	eor	lr, r2, lr
   1750c:	adds	r1, r1, r6
   17510:	adc	r4, r4, lr
   17514:	eor	r8, r8, r1
   17518:	eor	r5, r5, r4
   1751c:	lsr	sl, r8, #24
   17520:	orr	ip, sl, r5, lsl #8
   17524:	lsr	r5, r5, #24
   17528:	orr	r9, r5, r8, lsl #8
   1752c:	ldr	sl, [sp, #288]	; 0x120
   17530:	adds	r2, sl, r2
   17534:	ldr	sl, [sp, #292]	; 0x124
   17538:	adc	r7, sl, r7
   1753c:	adds	sl, r2, ip
   17540:	adc	r8, r7, r9
   17544:	str	sl, [sp, #4]
   17548:	eor	r6, r6, sl
   1754c:	str	r8, [sp, #8]
   17550:	eor	lr, lr, r8
   17554:	lsr	r2, r6, #16
   17558:	orr	sl, r2, lr, lsl #16
   1755c:	lsr	lr, lr, #16
   17560:	orr	r6, lr, r6, lsl #16
   17564:	str	sl, [sp, #68]	; 0x44
   17568:	adds	r1, r1, sl
   1756c:	mov	r2, r1
   17570:	str	r6, [sp, #88]	; 0x58
   17574:	adc	r4, r4, r6
   17578:	mov	r1, r4
   1757c:	str	r2, [sp, #36]	; 0x24
   17580:	eor	ip, ip, r2
   17584:	str	r1, [sp, #40]	; 0x28
   17588:	eor	r9, r9, r1
   1758c:	lsl	r2, r9, #1
   17590:	orr	lr, r2, ip, lsr #31
   17594:	str	lr, [sp, #112]	; 0x70
   17598:	lsl	ip, ip, #1
   1759c:	orr	r6, ip, r9, lsr #31
   175a0:	str	r6, [sp, #96]	; 0x60
   175a4:	ldr	ip, [sp, #296]	; 0x128
   175a8:	ldr	r7, [sp, #20]
   175ac:	adds	r2, ip, r7
   175b0:	ldr	r7, [sp, #300]	; 0x12c
   175b4:	ldr	r9, [sp, #24]
   175b8:	adc	r6, r7, r9
   175bc:	ldr	ip, [sp, #120]	; 0x78
   175c0:	adds	r2, r2, ip
   175c4:	ldr	r4, [sp, #128]	; 0x80
   175c8:	adc	r6, r6, r4
   175cc:	ldr	r7, [sp, #80]	; 0x50
   175d0:	eor	r5, r6, r7
   175d4:	ldr	sl, [sp, #76]	; 0x4c
   175d8:	eor	lr, r2, sl
   175dc:	adds	r3, r3, r5
   175e0:	adc	r0, r0, lr
   175e4:	eor	ip, r3, ip
   175e8:	eor	r4, r0, r4
   175ec:	lsr	r7, ip, #24
   175f0:	orr	r1, r7, r4, lsl #8
   175f4:	lsr	r4, r4, #24
   175f8:	orr	r8, r4, ip, lsl #8
   175fc:	ldr	r7, [sp, #304]	; 0x130
   17600:	adds	r2, r7, r2
   17604:	ldr	r7, [sp, #308]	; 0x134
   17608:	adc	r6, r7, r6
   1760c:	adds	r7, r2, r1
   17610:	adc	r9, r6, r8
   17614:	str	r7, [sp, #20]
   17618:	eor	r5, r5, r7
   1761c:	str	r9, [sp, #24]
   17620:	eor	lr, lr, r9
   17624:	lsr	r2, r5, #16
   17628:	orr	ip, r2, lr, lsl #16
   1762c:	lsr	lr, lr, #16
   17630:	orr	r5, lr, r5, lsl #16
   17634:	str	ip, [sp, #76]	; 0x4c
   17638:	adds	r3, r3, ip
   1763c:	str	r5, [sp, #80]	; 0x50
   17640:	adc	r0, r0, r5
   17644:	mov	r4, r0
   17648:	str	r3, [sp, #44]	; 0x2c
   1764c:	eor	r1, r1, r3
   17650:	str	r4, [sp, #48]	; 0x30
   17654:	eor	r8, r8, r4
   17658:	lsl	r3, r8, #1
   1765c:	orr	r7, r3, r1, lsr #31
   17660:	str	r7, [sp, #120]	; 0x78
   17664:	lsl	r1, r1, #1
   17668:	orr	r7, r1, r8, lsr #31
   1766c:	ldr	r0, [sp, #312]	; 0x138
   17670:	ldr	ip, [sp, #12]
   17674:	adds	r3, r0, ip
   17678:	ldr	r0, [sp, #316]	; 0x13c
   1767c:	ldr	ip, [sp, #16]
   17680:	adc	r0, r0, ip
   17684:	ldr	r9, [sp, #84]	; 0x54
   17688:	adds	r3, r3, r9
   1768c:	ldr	lr, [sp, #116]	; 0x74
   17690:	adc	r0, r0, lr
   17694:	eor	r5, r0, fp
   17698:	ldr	r4, [sp, #72]	; 0x48
   1769c:	eor	ip, r3, r4
   176a0:	ldr	r8, [sp, #52]	; 0x34
   176a4:	adds	r2, r8, r5
   176a8:	ldr	r1, [sp, #56]	; 0x38
   176ac:	adc	r4, r1, ip
   176b0:	eor	r6, r2, r9
   176b4:	eor	lr, r4, lr
   176b8:	lsr	r9, r6, #24
   176bc:	orr	r1, r9, lr, lsl #8
   176c0:	lsr	lr, lr, #24
   176c4:	orr	r8, lr, r6, lsl #8
   176c8:	ldr	fp, [sp, #320]	; 0x140
   176cc:	adds	r3, fp, r3
   176d0:	ldr	fp, [sp, #324]	; 0x144
   176d4:	adc	r0, fp, r0
   176d8:	adds	fp, r3, r1
   176dc:	adc	lr, r0, r8
   176e0:	str	fp, [sp, #12]
   176e4:	eor	r5, r5, fp
   176e8:	str	lr, [sp, #16]
   176ec:	eor	ip, ip, lr
   176f0:	lsr	r3, r5, #16
   176f4:	orr	r9, r3, ip, lsl #16
   176f8:	lsr	ip, ip, #16
   176fc:	orr	r0, ip, r5, lsl #16
   17700:	str	r9, [sp, #72]	; 0x48
   17704:	adds	r2, r2, r9
   17708:	str	r0, [sp, #84]	; 0x54
   1770c:	adc	r4, r4, r0
   17710:	eor	r1, r1, r2
   17714:	eor	r8, r8, r4
   17718:	lsl	r3, r8, #1
   1771c:	orr	ip, r3, r1, lsr #31
   17720:	str	ip, [sp, #124]	; 0x7c
   17724:	lsl	r1, r1, #1
   17728:	orr	r1, r1, r8, lsr #31
   1772c:	str	r1, [sp, #116]	; 0x74
   17730:	ldr	lr, [sp, #328]	; 0x148
   17734:	ldr	r1, [sp, #28]
   17738:	adds	r1, lr, r1
   1773c:	ldr	r6, [sp, #332]	; 0x14c
   17740:	ldr	lr, [sp, #32]
   17744:	adc	lr, r6, lr
   17748:	ldr	r9, [sp, #92]	; 0x5c
   1774c:	adds	r1, r1, r9
   17750:	ldr	ip, [sp, #100]	; 0x64
   17754:	adc	lr, lr, ip
   17758:	ldr	r6, [sp, #108]	; 0x6c
   1775c:	eor	r8, lr, r6
   17760:	ldr	r5, [sp, #104]	; 0x68
   17764:	eor	r5, r1, r5
   17768:	ldr	r3, [sp, #60]	; 0x3c
   1776c:	adds	r3, r3, r8
   17770:	ldr	r0, [sp, #64]	; 0x40
   17774:	adc	r0, r0, r5
   17778:	eor	r9, r3, r9
   1777c:	eor	r6, r0, ip
   17780:	lsr	fp, r9, #24
   17784:	orr	ip, fp, r6, lsl #8
   17788:	lsr	r6, r6, #24
   1778c:	orr	sl, r6, r9, lsl #8
   17790:	ldr	r6, [sp, #336]	; 0x150
   17794:	adds	r1, r6, r1
   17798:	ldr	r6, [sp, #340]	; 0x154
   1779c:	adc	lr, r6, lr
   177a0:	adds	r6, r1, ip
   177a4:	adc	lr, lr, sl
   177a8:	mov	r1, lr
   177ac:	str	r6, [sp, #28]
   177b0:	eor	r8, r8, r6
   177b4:	str	r1, [sp, #32]
   177b8:	eor	r5, r5, r1
   177bc:	lsr	r1, r8, #16
   177c0:	orr	r9, r1, r5, lsl #16
   177c4:	lsr	r5, r5, #16
   177c8:	orr	fp, r5, r8, lsl #16
   177cc:	adds	r3, r3, r9
   177d0:	adc	r0, r0, fp
   177d4:	eor	ip, ip, r3
   177d8:	eor	sl, sl, r0
   177dc:	lsl	r1, sl, #1
   177e0:	orr	r8, r1, ip, lsr #31
   177e4:	str	r8, [sp, #100]	; 0x64
   177e8:	lsl	ip, ip, #1
   177ec:	orr	lr, ip, sl, lsr #31
   177f0:	str	lr, [sp, #92]	; 0x5c
   177f4:	ldr	r6, [sp, #344]	; 0x158
   177f8:	ldr	sl, [sp, #4]
   177fc:	adds	r1, r6, sl
   17800:	ldr	r6, [sp, #348]	; 0x15c
   17804:	ldr	r8, [sp, #8]
   17808:	adc	r8, r6, r8
   1780c:	adds	r1, r1, r7
   17810:	ldr	r5, [sp, #120]	; 0x78
   17814:	adc	r8, r8, r5
   17818:	eor	r6, r8, fp
   1781c:	eor	lr, r1, r9
   17820:	adds	r2, r2, r6
   17824:	adc	r4, r4, lr
   17828:	eor	r7, r7, r2
   1782c:	eor	r5, r4, r5
   17830:	lsr	sl, r7, #24
   17834:	orr	ip, sl, r5, lsl #8
   17838:	lsr	r5, r5, #24
   1783c:	orr	r9, r5, r7, lsl #8
   17840:	ldr	r5, [sp, #352]	; 0x160
   17844:	adds	r1, r5, r1
   17848:	ldr	r5, [sp, #356]	; 0x164
   1784c:	adc	r8, r5, r8
   17850:	adds	r5, r1, ip
   17854:	adc	r8, r8, r9
   17858:	mov	sl, r8
   1785c:	str	r5, [sp, #4]
   17860:	eor	r6, r6, r5
   17864:	str	sl, [sp, #8]
   17868:	eor	lr, lr, sl
   1786c:	lsr	r1, r6, #16
   17870:	orr	r8, r1, lr, lsl #16
   17874:	lsr	lr, lr, #16
   17878:	orr	r6, lr, r6, lsl #16
   1787c:	str	r8, [sp, #104]	; 0x68
   17880:	adds	r2, r2, r8
   17884:	mov	r1, r2
   17888:	str	r6, [sp, #108]	; 0x6c
   1788c:	adc	r2, r4, r6
   17890:	mov	lr, r2
   17894:	str	r1, [sp, #52]	; 0x34
   17898:	eor	ip, ip, r1
   1789c:	str	lr, [sp, #56]	; 0x38
   178a0:	eor	r9, r9, lr
   178a4:	lsl	r2, r9, #1
   178a8:	orr	r4, r2, ip, lsr #31
   178ac:	str	r4, [sp, #128]	; 0x80
   178b0:	lsl	ip, ip, #1
   178b4:	orr	ip, ip, r9, lsr #31
   178b8:	str	ip, [sp, #120]	; 0x78
   178bc:	ldr	r2, [sp, #360]	; 0x168
   178c0:	ldr	r7, [sp, #20]
   178c4:	adds	r2, r2, r7
   178c8:	ldr	r7, [sp, #364]	; 0x16c
   178cc:	ldr	r9, [sp, #24]
   178d0:	adc	r6, r7, r9
   178d4:	ldr	r7, [sp, #116]	; 0x74
   178d8:	adds	r2, r2, r7
   178dc:	ldr	r8, [sp, #124]	; 0x7c
   178e0:	adc	r6, r6, r8
   178e4:	ldr	r1, [sp, #88]	; 0x58
   178e8:	eor	lr, r6, r1
   178ec:	ldr	sl, [sp, #68]	; 0x44
   178f0:	eor	ip, r2, sl
   178f4:	adds	r3, r3, lr
   178f8:	adc	r0, r0, ip
   178fc:	eor	r7, r3, r7
   17900:	eor	r4, r0, r8
   17904:	lsr	r8, r7, #24
   17908:	orr	r1, r8, r4, lsl #8
   1790c:	lsr	r4, r4, #24
   17910:	orr	r5, r4, r7, lsl #8
   17914:	ldr	r7, [sp, #368]	; 0x170
   17918:	adds	r2, r7, r2
   1791c:	ldr	r7, [sp, #372]	; 0x174
   17920:	adc	r6, r7, r6
   17924:	adds	r7, r2, r1
   17928:	adc	r9, r6, r5
   1792c:	str	r7, [sp, #20]
   17930:	eor	lr, lr, r7
   17934:	str	r9, [sp, #24]
   17938:	eor	ip, ip, r9
   1793c:	lsr	r2, lr, #16
   17940:	orr	r7, r2, ip, lsl #16
   17944:	lsr	ip, ip, #16
   17948:	orr	r9, ip, lr, lsl #16
   1794c:	str	r7, [sp, #68]	; 0x44
   17950:	adds	r3, r3, r7
   17954:	adc	r0, r0, r9
   17958:	str	r3, [sp, #60]	; 0x3c
   1795c:	eor	r1, r1, r3
   17960:	str	r0, [sp, #64]	; 0x40
   17964:	eor	r5, r5, r0
   17968:	lsl	r3, r5, #1
   1796c:	orr	r3, r3, r1, lsr #31
   17970:	str	r3, [sp, #116]	; 0x74
   17974:	lsl	r1, r1, #1
   17978:	orr	r1, r1, r5, lsr #31
   1797c:	str	r1, [sp, #88]	; 0x58
   17980:	ldr	r3, [sp, #376]	; 0x178
   17984:	ldr	fp, [sp, #12]
   17988:	adds	r3, r3, fp
   1798c:	ldr	r1, [sp, #380]	; 0x17c
   17990:	ldr	fp, [sp, #16]
   17994:	adc	r0, r1, fp
   17998:	ldr	sl, [sp, #92]	; 0x5c
   1799c:	adds	r3, r3, sl
   179a0:	ldr	r8, [sp, #100]	; 0x64
   179a4:	adc	r0, r0, r8
   179a8:	ldr	r5, [sp, #80]	; 0x50
   179ac:	eor	r6, r0, r5
   179b0:	ldr	ip, [sp, #76]	; 0x4c
   179b4:	eor	ip, r3, ip
   179b8:	ldr	r2, [sp, #36]	; 0x24
   179bc:	adds	r1, r2, r6
   179c0:	ldr	r4, [sp, #40]	; 0x28
   179c4:	adc	r4, r4, ip
   179c8:	eor	r7, r1, sl
   179cc:	eor	r5, r4, r8
   179d0:	lsr	r8, r7, #24
   179d4:	orr	r2, r8, r5, lsl #8
   179d8:	lsr	lr, r5, #24
   179dc:	orr	lr, lr, r7, lsl #8
   179e0:	ldr	fp, [sp, #384]	; 0x180
   179e4:	adds	r3, fp, r3
   179e8:	ldr	fp, [sp, #388]	; 0x184
   179ec:	adc	r0, fp, r0
   179f0:	adds	fp, r3, r2
   179f4:	adc	r5, r0, lr
   179f8:	str	fp, [sp, #12]
   179fc:	eor	r6, r6, fp
   17a00:	str	r5, [sp, #16]
   17a04:	eor	ip, ip, r5
   17a08:	lsr	r3, r6, #16
   17a0c:	orr	r8, r3, ip, lsl #16
   17a10:	lsr	ip, ip, #16
   17a14:	orr	fp, ip, r6, lsl #16
   17a18:	str	r8, [sp, #76]	; 0x4c
   17a1c:	adds	r1, r1, r8
   17a20:	str	fp, [sp, #80]	; 0x50
   17a24:	adc	r4, r4, fp
   17a28:	eor	r2, r2, r1
   17a2c:	eor	lr, lr, r4
   17a30:	lsl	r3, lr, #1
   17a34:	orr	ip, r3, r2, lsr #31
   17a38:	str	ip, [sp, #100]	; 0x64
   17a3c:	lsl	r2, r2, #1
   17a40:	orr	r2, r2, lr, lsr #31
   17a44:	str	r2, [sp, #92]	; 0x5c
   17a48:	ldr	sl, [sp, #392]	; 0x188
   17a4c:	ldr	r2, [sp, #28]
   17a50:	adds	r2, sl, r2
   17a54:	ldr	r6, [sp, #396]	; 0x18c
   17a58:	ldr	r8, [sp, #32]
   17a5c:	adc	lr, r6, r8
   17a60:	ldr	r6, [sp, #96]	; 0x60
   17a64:	adds	r2, r2, r6
   17a68:	ldr	ip, [sp, #112]	; 0x70
   17a6c:	adc	lr, lr, ip
   17a70:	ldr	r7, [sp, #84]	; 0x54
   17a74:	eor	r7, lr, r7
   17a78:	ldr	r5, [sp, #72]	; 0x48
   17a7c:	eor	r5, r2, r5
   17a80:	ldr	r3, [sp, #44]	; 0x2c
   17a84:	adds	r3, r3, r7
   17a88:	ldr	r0, [sp, #48]	; 0x30
   17a8c:	adc	r0, r0, r5
   17a90:	eor	r8, r3, r6
   17a94:	eor	r6, r0, ip
   17a98:	lsr	fp, r8, #24
   17a9c:	orr	ip, fp, r6, lsl #8
   17aa0:	lsr	r6, r6, #24
   17aa4:	orr	sl, r6, r8, lsl #8
   17aa8:	ldr	r6, [sp, #400]	; 0x190
   17aac:	adds	r2, r6, r2
   17ab0:	ldr	r6, [sp, #404]	; 0x194
   17ab4:	adc	lr, r6, lr
   17ab8:	adds	r6, r2, ip
   17abc:	adc	lr, lr, sl
   17ac0:	str	r6, [sp, #28]
   17ac4:	eor	r7, r7, r6
   17ac8:	str	lr, [sp, #32]
   17acc:	eor	r5, r5, lr
   17ad0:	lsr	r2, r7, #16
   17ad4:	orr	r6, r2, r5, lsl #16
   17ad8:	lsr	r5, r5, #16
   17adc:	orr	fp, r5, r7, lsl #16
   17ae0:	str	r6, [sp, #72]	; 0x48
   17ae4:	adds	r3, r3, r6
   17ae8:	adc	r0, r0, fp
   17aec:	eor	ip, ip, r3
   17af0:	eor	sl, sl, r0
   17af4:	lsl	r2, sl, #1
   17af8:	orr	r5, r2, ip, lsr #31
   17afc:	lsl	ip, ip, #1
   17b00:	orr	r8, ip, sl, lsr #31
   17b04:	ldr	ip, [sp, #392]	; 0x188
   17b08:	ldr	r2, [sp, #4]
   17b0c:	adds	r2, ip, r2
   17b10:	ldr	ip, [sp, #396]	; 0x18c
   17b14:	ldr	sl, [sp, #8]
   17b18:	adc	r7, ip, sl
   17b1c:	adds	r2, r2, r8
   17b20:	adc	r7, r7, r5
   17b24:	eor	r6, r7, r9
   17b28:	ldr	sl, [sp, #68]	; 0x44
   17b2c:	eor	lr, r2, sl
   17b30:	adds	r1, r1, r6
   17b34:	adc	r4, r4, lr
   17b38:	eor	r8, r8, r1
   17b3c:	eor	r5, r5, r4
   17b40:	lsr	sl, r8, #24
   17b44:	orr	ip, sl, r5, lsl #8
   17b48:	lsr	r5, r5, #24
   17b4c:	orr	r9, r5, r8, lsl #8
   17b50:	ldr	sl, [sp, #360]	; 0x168
   17b54:	adds	r2, sl, r2
   17b58:	ldr	sl, [sp, #364]	; 0x16c
   17b5c:	adc	r7, sl, r7
   17b60:	adds	sl, r2, ip
   17b64:	adc	r7, r7, r9
   17b68:	str	sl, [sp, #4]
   17b6c:	eor	r6, r6, sl
   17b70:	str	r7, [sp, #8]
   17b74:	eor	lr, lr, r7
   17b78:	lsr	r2, r6, #16
   17b7c:	orr	r8, r2, lr, lsl #16
   17b80:	lsr	lr, lr, #16
   17b84:	orr	sl, lr, r6, lsl #16
   17b88:	str	r8, [sp, #68]	; 0x44
   17b8c:	adds	r1, r1, r8
   17b90:	mov	r2, r1
   17b94:	str	sl, [sp, #84]	; 0x54
   17b98:	adc	r1, r4, sl
   17b9c:	str	r2, [sp, #36]	; 0x24
   17ba0:	eor	ip, ip, r2
   17ba4:	str	r1, [sp, #40]	; 0x28
   17ba8:	eor	r9, r9, r1
   17bac:	lsl	r2, r9, #1
   17bb0:	orr	r5, r2, ip, lsr #31
   17bb4:	str	r5, [sp, #112]	; 0x70
   17bb8:	lsl	ip, ip, #1
   17bbc:	orr	ip, ip, r9, lsr #31
   17bc0:	str	ip, [sp, #96]	; 0x60
   17bc4:	ldr	ip, [sp, #312]	; 0x138
   17bc8:	ldr	r7, [sp, #20]
   17bcc:	adds	r2, ip, r7
   17bd0:	ldr	r7, [sp, #316]	; 0x13c
   17bd4:	ldr	r9, [sp, #24]
   17bd8:	adc	r6, r7, r9
   17bdc:	ldr	ip, [sp, #120]	; 0x78
   17be0:	adds	r2, r2, ip
   17be4:	ldr	r4, [sp, #128]	; 0x80
   17be8:	adc	r6, r6, r4
   17bec:	ldr	r9, [sp, #80]	; 0x50
   17bf0:	eor	r5, r6, r9
   17bf4:	ldr	r7, [sp, #76]	; 0x4c
   17bf8:	eor	lr, r2, r7
   17bfc:	adds	r3, r3, r5
   17c00:	adc	r0, r0, lr
   17c04:	eor	ip, r3, ip
   17c08:	eor	r4, r0, r4
   17c0c:	lsr	r7, ip, #24
   17c10:	orr	r1, r7, r4, lsl #8
   17c14:	lsr	r4, r4, #24
   17c18:	orr	r8, r4, ip, lsl #8
   17c1c:	ldr	r9, [sp, #344]	; 0x158
   17c20:	adds	r2, r9, r2
   17c24:	ldr	r9, [sp, #348]	; 0x15c
   17c28:	adc	r6, r9, r6
   17c2c:	adds	r9, r2, r1
   17c30:	adc	r7, r6, r8
   17c34:	str	r9, [sp, #20]
   17c38:	eor	r5, r5, r9
   17c3c:	str	r7, [sp, #24]
   17c40:	eor	lr, lr, r7
   17c44:	lsr	r2, r5, #16
   17c48:	orr	ip, r2, lr, lsl #16
   17c4c:	lsr	lr, lr, #16
   17c50:	orr	r4, lr, r5, lsl #16
   17c54:	str	ip, [sp, #76]	; 0x4c
   17c58:	adds	r3, r3, ip
   17c5c:	str	r4, [sp, #80]	; 0x50
   17c60:	adc	r0, r0, r4
   17c64:	str	r3, [sp, #44]	; 0x2c
   17c68:	eor	r1, r1, r3
   17c6c:	str	r0, [sp, #48]	; 0x30
   17c70:	eor	r8, r8, r0
   17c74:	lsl	r3, r8, #1
   17c78:	orr	r9, r3, r1, lsr #31
   17c7c:	str	r9, [sp, #120]	; 0x78
   17c80:	lsl	r1, r1, #1
   17c84:	orr	r7, r1, r8, lsr #31
   17c88:	ldr	ip, [sp, #352]	; 0x160
   17c8c:	ldr	r5, [sp, #12]
   17c90:	adds	r3, ip, r5
   17c94:	ldr	ip, [sp, #356]	; 0x164
   17c98:	ldr	r5, [sp, #16]
   17c9c:	adc	r0, ip, r5
   17ca0:	ldr	r4, [sp, #88]	; 0x58
   17ca4:	adds	r3, r3, r4
   17ca8:	ldr	ip, [sp, #116]	; 0x74
   17cac:	adc	r0, r0, ip
   17cb0:	eor	r5, r0, fp
   17cb4:	ldr	sl, [sp, #72]	; 0x48
   17cb8:	eor	r2, r3, sl
   17cbc:	ldr	r1, [sp, #52]	; 0x34
   17cc0:	adds	r1, r1, r5
   17cc4:	ldr	lr, [sp, #56]	; 0x38
   17cc8:	adc	lr, lr, r2
   17ccc:	eor	r6, r1, r4
   17cd0:	eor	r4, lr, ip
   17cd4:	lsr	r9, r6, #24
   17cd8:	orr	ip, r9, r4, lsl #8
   17cdc:	lsr	r4, r4, #24
   17ce0:	orr	r8, r4, r6, lsl #8
   17ce4:	ldr	fp, [sp, #400]	; 0x190
   17ce8:	adds	r3, fp, r3
   17cec:	ldr	fp, [sp, #404]	; 0x194
   17cf0:	adc	r0, fp, r0
   17cf4:	adds	fp, r3, ip
   17cf8:	adc	r3, r0, r8
   17cfc:	str	fp, [sp, #12]
   17d00:	eor	r5, r5, fp
   17d04:	str	r3, [sp, #16]
   17d08:	eor	r2, r2, r3
   17d0c:	lsr	r3, r5, #16
   17d10:	orr	fp, r3, r2, lsl #16
   17d14:	lsr	r2, r2, #16
   17d18:	orr	r5, r2, r5, lsl #16
   17d1c:	str	fp, [sp, #52]	; 0x34
   17d20:	adds	r1, r1, fp
   17d24:	str	r5, [sp, #56]	; 0x38
   17d28:	adc	lr, lr, r5
   17d2c:	eor	ip, ip, r1
   17d30:	eor	r8, r8, lr
   17d34:	lsl	r3, r8, #1
   17d38:	orr	r9, r3, ip, lsr #31
   17d3c:	str	r9, [sp, #88]	; 0x58
   17d40:	lsl	ip, ip, #1
   17d44:	orr	r6, ip, r8, lsr #31
   17d48:	str	r6, [sp, #72]	; 0x48
   17d4c:	ldr	ip, [sp, #384]	; 0x180
   17d50:	ldr	r5, [sp, #28]
   17d54:	adds	r2, ip, r5
   17d58:	ldr	ip, [sp, #388]	; 0x184
   17d5c:	ldr	r5, [sp, #32]
   17d60:	adc	ip, ip, r5
   17d64:	ldr	r9, [sp, #92]	; 0x5c
   17d68:	adds	r3, r2, r9
   17d6c:	ldr	r4, [sp, #100]	; 0x64
   17d70:	adc	ip, ip, r4
   17d74:	ldr	r6, [sp, #108]	; 0x6c
   17d78:	eor	r8, ip, r6
   17d7c:	ldr	r2, [sp, #104]	; 0x68
   17d80:	eor	r5, r3, r2
   17d84:	ldr	r2, [sp, #60]	; 0x3c
   17d88:	adds	r2, r2, r8
   17d8c:	ldr	r0, [sp, #64]	; 0x40
   17d90:	adc	r0, r0, r5
   17d94:	eor	r9, r2, r9
   17d98:	eor	r6, r0, r4
   17d9c:	lsr	fp, r9, #24
   17da0:	orr	r4, fp, r6, lsl #8
   17da4:	lsr	r6, r6, #24
   17da8:	orr	sl, r6, r9, lsl #8
   17dac:	ldr	r6, [sp, #328]	; 0x148
   17db0:	adds	r3, r6, r3
   17db4:	ldr	r6, [sp, #332]	; 0x14c
   17db8:	adc	ip, r6, ip
   17dbc:	adds	r6, r3, r4
   17dc0:	adc	r3, ip, sl
   17dc4:	str	r6, [sp, #28]
   17dc8:	eor	r8, r8, r6
   17dcc:	str	r3, [sp, #32]
   17dd0:	eor	r5, r5, r3
   17dd4:	lsr	r3, r8, #16
   17dd8:	orr	ip, r3, r5, lsl #16
   17ddc:	lsr	r5, r5, #16
   17de0:	orr	r9, r5, r8, lsl #16
   17de4:	adds	r2, r2, ip
   17de8:	adc	r0, r0, r9
   17dec:	eor	r4, r4, r2
   17df0:	eor	sl, sl, r0
   17df4:	lsl	r3, sl, #1
   17df8:	orr	r8, r3, r4, lsr #31
   17dfc:	str	r8, [sp, #60]	; 0x3c
   17e00:	lsl	r4, r4, #1
   17e04:	orr	fp, r4, sl, lsr #31
   17e08:	ldr	r4, [sp, #288]	; 0x120
   17e0c:	ldr	sl, [sp, #4]
   17e10:	adds	r3, r4, sl
   17e14:	ldr	sl, [sp, #292]	; 0x124
   17e18:	ldr	r4, [sp, #8]
   17e1c:	adc	r5, sl, r4
   17e20:	adds	r3, r3, r7
   17e24:	ldr	sl, [sp, #120]	; 0x78
   17e28:	adc	r5, r5, sl
   17e2c:	eor	r4, r5, r9
   17e30:	eor	r6, r3, ip
   17e34:	adds	r1, r1, r4
   17e38:	adc	lr, lr, r6
   17e3c:	eor	r7, r7, r1
   17e40:	eor	ip, lr, sl
   17e44:	lsr	sl, r7, #24
   17e48:	orr	r8, sl, ip, lsl #8
   17e4c:	lsr	ip, ip, #24
   17e50:	orr	r9, ip, r7, lsl #8
   17e54:	ldr	sl, [sp, #376]	; 0x178
   17e58:	adds	r3, sl, r3
   17e5c:	ldr	sl, [sp, #380]	; 0x17c
   17e60:	adc	r5, sl, r5
   17e64:	adds	r3, r3, r8
   17e68:	adc	r5, r5, r9
   17e6c:	str	r3, [sp, #152]	; 0x98
   17e70:	str	r5, [sp, #156]	; 0x9c
   17e74:	eor	r4, r4, r3
   17e78:	eor	r6, r6, r5
   17e7c:	lsr	r5, r4, #16
   17e80:	orr	r3, r5, r6, lsl #16
   17e84:	lsr	r6, r6, #16
   17e88:	orr	ip, r6, r4, lsl #16
   17e8c:	str	r3, [sp, #272]	; 0x110
   17e90:	str	ip, [sp, #276]	; 0x114
   17e94:	adds	r1, r1, r3
   17e98:	adc	lr, lr, ip
   17e9c:	str	r1, [sp, #232]	; 0xe8
   17ea0:	str	lr, [sp, #236]	; 0xec
   17ea4:	eor	r1, r1, r8
   17ea8:	eor	lr, lr, r9
   17eac:	lsl	r4, lr, #1
   17eb0:	orr	r4, r4, r1, lsr #31
   17eb4:	lsl	r1, r1, #1
   17eb8:	orr	r1, r1, lr, lsr #31
   17ebc:	str	r1, [sp, #192]	; 0xc0
   17ec0:	str	r4, [sp, #196]	; 0xc4
   17ec4:	ldr	lr, [sp, #280]	; 0x118
   17ec8:	ldr	r9, [sp, #20]
   17ecc:	adds	r3, lr, r9
   17ed0:	ldr	lr, [sp, #284]	; 0x11c
   17ed4:	ldr	r7, [sp, #24]
   17ed8:	adc	ip, lr, r7
   17edc:	ldr	r6, [sp, #72]	; 0x48
   17ee0:	adds	r3, r3, r6
   17ee4:	ldr	r9, [sp, #88]	; 0x58
   17ee8:	adc	ip, ip, r9
   17eec:	ldr	r1, [sp, #84]	; 0x54
   17ef0:	eor	r1, ip, r1
   17ef4:	ldr	r8, [sp, #68]	; 0x44
   17ef8:	eor	lr, r3, r8
   17efc:	adds	r2, r2, r1
   17f00:	adc	r0, r0, lr
   17f04:	eor	r7, r2, r6
   17f08:	eor	r4, r0, r9
   17f0c:	lsr	r8, r7, #24
   17f10:	orr	r5, r8, r4, lsl #8
   17f14:	lsr	r4, r4, #24
   17f18:	orr	r6, r4, r7, lsl #8
   17f1c:	ldr	r9, [sp, #296]	; 0x128
   17f20:	adds	r3, r9, r3
   17f24:	ldr	r9, [sp, #300]	; 0x12c
   17f28:	adc	ip, r9, ip
   17f2c:	adds	r3, r3, r5
   17f30:	adc	ip, ip, r6
   17f34:	str	r3, [sp, #160]	; 0xa0
   17f38:	str	ip, [sp, #164]	; 0xa4
   17f3c:	eor	r1, r1, r3
   17f40:	eor	lr, lr, ip
   17f44:	lsr	r4, r1, #16
   17f48:	orr	r3, r4, lr, lsl #16
   17f4c:	lsr	lr, lr, #16
   17f50:	orr	ip, lr, r1, lsl #16
   17f54:	str	r3, [sp, #248]	; 0xf8
   17f58:	str	ip, [sp, #252]	; 0xfc
   17f5c:	adds	r2, r2, r3
   17f60:	adc	r0, r0, ip
   17f64:	str	r2, [sp, #240]	; 0xf0
   17f68:	str	r0, [sp, #244]	; 0xf4
   17f6c:	eor	r2, r2, r5
   17f70:	eor	r0, r0, r6
   17f74:	lsl	r1, r0, #1
   17f78:	orr	r1, r1, r2, lsr #31
   17f7c:	lsl	r2, r2, #1
   17f80:	orr	r2, r2, r0, lsr #31
   17f84:	str	r2, [sp, #200]	; 0xc8
   17f88:	str	r1, [sp, #204]	; 0xcc
   17f8c:	ldr	r9, [sp, #368]	; 0x170
   17f90:	ldr	r7, [sp, #12]
   17f94:	adds	r3, r9, r7
   17f98:	ldr	r9, [sp, #372]	; 0x174
   17f9c:	ldr	r7, [sp, #16]
   17fa0:	adc	r0, r9, r7
   17fa4:	adds	r3, r3, fp
   17fa8:	ldr	r7, [sp, #60]	; 0x3c
   17fac:	adc	r0, r0, r7
   17fb0:	ldr	r4, [sp, #80]	; 0x50
   17fb4:	eor	ip, r0, r4
   17fb8:	ldr	lr, [sp, #76]	; 0x4c
   17fbc:	eor	lr, r3, lr
   17fc0:	ldr	r2, [sp, #36]	; 0x24
   17fc4:	adds	r1, r2, ip
   17fc8:	ldr	r2, [sp, #40]	; 0x28
   17fcc:	adc	r4, r2, lr
   17fd0:	eor	fp, fp, r1
   17fd4:	eor	r2, r4, r7
   17fd8:	lsr	r7, fp, #24
   17fdc:	orr	r5, r7, r2, lsl #8
   17fe0:	lsr	r2, r2, #24
   17fe4:	orr	r6, r2, fp, lsl #8
   17fe8:	ldr	r7, [sp, #336]	; 0x150
   17fec:	adds	r3, r7, r3
   17ff0:	ldr	r7, [sp, #340]	; 0x154
   17ff4:	adc	r0, r7, r0
   17ff8:	adds	r3, r3, r5
   17ffc:	adc	r0, r0, r6
   18000:	str	r3, [sp, #168]	; 0xa8
   18004:	str	r0, [sp, #172]	; 0xac
   18008:	eor	ip, ip, r3
   1800c:	eor	lr, lr, r0
   18010:	lsr	r0, ip, #16
   18014:	orr	r3, r0, lr, lsl #16
   18018:	lsr	lr, lr, #16
   1801c:	orr	r2, lr, ip, lsl #16
   18020:	str	r3, [sp, #256]	; 0x100
   18024:	str	r2, [sp, #260]	; 0x104
   18028:	adds	r1, r1, r3
   1802c:	adc	r4, r4, r2
   18030:	str	r1, [sp, #216]	; 0xd8
   18034:	str	r4, [sp, #220]	; 0xdc
   18038:	eor	r1, r1, r5
   1803c:	eor	r4, r4, r6
   18040:	lsl	r0, r4, #1
   18044:	orr	r0, r0, r1, lsr #31
   18048:	lsl	r1, r1, #1
   1804c:	orr	r1, r1, r4, lsr #31
   18050:	str	r1, [sp, #208]	; 0xd0
   18054:	str	r0, [sp, #212]	; 0xd4
   18058:	ldr	r1, [sp, #320]	; 0x140
   1805c:	ldr	r2, [sp, #28]
   18060:	adds	r3, r1, r2
   18064:	ldr	r1, [sp, #324]	; 0x144
   18068:	ldr	r2, [sp, #32]
   1806c:	adc	ip, r1, r2
   18070:	ldr	r6, [sp, #96]	; 0x60
   18074:	adds	r1, r3, r6
   18078:	ldr	r5, [sp, #112]	; 0x70
   1807c:	adc	r2, ip, r5
   18080:	ldr	ip, [sp, #56]	; 0x38
   18084:	eor	lr, r2, ip
   18088:	ldr	fp, [sp, #52]	; 0x34
   1808c:	eor	r4, r1, fp
   18090:	ldr	r3, [sp, #44]	; 0x2c
   18094:	adds	r3, r3, lr
   18098:	ldr	r0, [sp, #48]	; 0x30
   1809c:	adc	r0, r0, r4
   180a0:	eor	ip, r3, r6
   180a4:	eor	r5, r0, r5
   180a8:	lsr	r8, ip, #24
   180ac:	orr	r6, r8, r5, lsl #8
   180b0:	lsr	r5, r5, #24
   180b4:	orr	r7, r5, ip, lsl #8
   180b8:	ldr	ip, [sp, #304]	; 0x130
   180bc:	adds	r1, ip, r1
   180c0:	ldr	ip, [sp, #308]	; 0x134
   180c4:	adc	r2, ip, r2
   180c8:	adds	r1, r1, r6
   180cc:	adc	r2, r2, r7
   180d0:	str	r1, [sp, #176]	; 0xb0
   180d4:	str	r2, [sp, #180]	; 0xb4
   180d8:	eor	lr, lr, r1
   180dc:	eor	r4, r4, r2
   180e0:	lsr	ip, lr, #16
   180e4:	orr	r2, ip, r4, lsl #16
   180e8:	lsr	r4, r4, #16
   180ec:	orr	r1, r4, lr, lsl #16
   180f0:	str	r2, [sp, #264]	; 0x108
   180f4:	str	r1, [sp, #268]	; 0x10c
   180f8:	adds	r3, r3, r2
   180fc:	adc	r0, r0, r1
   18100:	str	r3, [sp, #224]	; 0xe0
   18104:	str	r0, [sp, #228]	; 0xe4
   18108:	eor	r6, r6, r3
   1810c:	eor	r7, r7, r0
   18110:	lsl	r3, r7, #1
   18114:	orr	r3, r3, r6, lsr #31
   18118:	lsl	r6, r6, #1
   1811c:	orr	r6, r6, r7, lsr #31
   18120:	str	r6, [sp, #184]	; 0xb8
   18124:	str	r3, [sp, #188]	; 0xbc
   18128:	ldr	r3, [sp, #132]	; 0x84
   1812c:	ldr	r0, [sp, #136]	; 0x88
   18130:	ldr	r4, [sp, #140]	; 0x8c
   18134:	ldr	r1, [r3, #8]!
   18138:	ldr	r2, [r3, #4]
   1813c:	ldr	lr, [r0, #8]!
   18140:	ldr	ip, [r0, #4]
   18144:	eor	r1, r1, lr
   18148:	eor	r2, r2, ip
   1814c:	ldr	lr, [r0, #64]	; 0x40
   18150:	ldr	ip, [r0, #68]	; 0x44
   18154:	eor	r1, r1, lr
   18158:	eor	r2, r2, ip
   1815c:	str	r1, [r3]
   18160:	str	r2, [r3, #4]
   18164:	cmp	r3, r4
   18168:	bne	18134 <__assert_fail@plt+0x6e48>
   1816c:	add	sp, sp, #412	; 0x19c
   18170:	ldrd	r4, [sp]
   18174:	ldrd	r6, [sp, #8]
   18178:	ldrd	r8, [sp, #16]
   1817c:	ldrd	sl, [sp, #24]
   18180:	add	sp, sp, #32
   18184:	pop	{pc}		; (ldr pc, [sp], #4)
   18188:	strd	r4, [sp, #-16]!
   1818c:	str	r6, [sp, #8]
   18190:	str	lr, [sp, #12]
   18194:	sub	sp, sp, #8
   18198:	mov	r4, r0
   1819c:	mov	r5, r1
   181a0:	mov	r2, #240	; 0xf0
   181a4:	mov	r1, #0
   181a8:	bl	111f0 <memset@plt>
   181ac:	ldr	ip, [pc, #112]	; 18224 <__assert_fail@plt+0x6f38>
   181b0:	sub	r3, r4, #8
   181b4:	add	r6, r4, #56	; 0x38
   181b8:	mov	r2, r3
   181bc:	ldrd	r0, [ip, #8]!
   181c0:	strd	r0, [r2, #8]!
   181c4:	cmp	r2, r6
   181c8:	bne	181bc <__assert_fail@plt+0x6ed0>
   181cc:	mov	r2, r5
   181d0:	ldr	lr, [r2]
   181d4:	ldr	ip, [r2, #4]
   181d8:	str	lr, [sp]
   181dc:	str	ip, [sp, #4]
   181e0:	ldr	r0, [r3, #8]!
   181e4:	ldr	r1, [r3, #4]
   181e8:	eor	r0, r0, lr
   181ec:	eor	r1, r1, ip
   181f0:	str	r0, [r3]
   181f4:	str	r1, [r3, #4]
   181f8:	add	r2, r2, #8
   181fc:	cmp	r3, r6
   18200:	bne	181d0 <__assert_fail@plt+0x6ee4>
   18204:	ldrb	r3, [r5]
   18208:	str	r3, [r4, #228]	; 0xe4
   1820c:	mov	r0, #0
   18210:	add	sp, sp, #8
   18214:	ldrd	r4, [sp]
   18218:	ldr	r6, [sp, #8]
   1821c:	add	sp, sp, #12
   18220:	pop	{pc}		; (ldr pc, [sp], #4)
   18224:	andeq	r1, r3, r8, lsr r3
   18228:	sub	r3, r1, #1
   1822c:	cmp	r3, #63	; 0x3f
   18230:	bhi	182a0 <__assert_fail@plt+0x6fb4>
   18234:	push	{lr}		; (str lr, [sp, #-4]!)
   18238:	sub	sp, sp, #68	; 0x44
   1823c:	strb	r1, [sp]
   18240:	mov	r3, #0
   18244:	strb	r3, [sp, #1]
   18248:	mov	r2, #1
   1824c:	strb	r2, [sp, #2]
   18250:	strb	r2, [sp, #3]
   18254:	str	r3, [sp, #4]
   18258:	str	r3, [sp, #8]
   1825c:	str	r3, [sp, #12]
   18260:	strb	r3, [sp, #16]
   18264:	strb	r3, [sp, #17]
   18268:	str	r3, [sp, #18]
   1826c:	str	r3, [sp, #22]
   18270:	str	r3, [sp, #26]
   18274:	strh	r3, [sp, #30]
   18278:	mov	r2, #0
   1827c:	mov	r3, #0
   18280:	strd	r2, [sp, #32]
   18284:	strd	r2, [sp, #40]	; 0x28
   18288:	strd	r2, [sp, #48]	; 0x30
   1828c:	strd	r2, [sp, #56]	; 0x38
   18290:	mov	r1, sp
   18294:	bl	18188 <__assert_fail@plt+0x6e9c>
   18298:	add	sp, sp, #68	; 0x44
   1829c:	pop	{pc}		; (ldr pc, [sp], #4)
   182a0:	mvn	r0, #0
   182a4:	bx	lr
   182a8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   182ac:	strd	r6, [sp, #8]
   182b0:	strd	r8, [sp, #16]
   182b4:	strd	sl, [sp, #24]
   182b8:	str	lr, [sp, #32]
   182bc:	sub	sp, sp, #12
   182c0:	subs	r8, r2, #0
   182c4:	beq	18304 <__assert_fail@plt+0x7018>
   182c8:	mov	r4, r0
   182cc:	mov	r9, r1
   182d0:	ldr	sl, [r0, #224]	; 0xe0
   182d4:	rsb	r5, sl, #128	; 0x80
   182d8:	cmp	r8, r5
   182dc:	bhi	18324 <__assert_fail@plt+0x7038>
   182e0:	add	r0, r4, #96	; 0x60
   182e4:	ldr	r3, [r4, #224]	; 0xe0
   182e8:	mov	r2, r8
   182ec:	mov	r1, r9
   182f0:	add	r0, r0, r3
   182f4:	bl	11058 <memcpy@plt>
   182f8:	ldr	r3, [r4, #224]	; 0xe0
   182fc:	add	r8, r3, r8
   18300:	str	r8, [r4, #224]	; 0xe0
   18304:	mov	r0, #0
   18308:	add	sp, sp, #12
   1830c:	ldrd	r4, [sp]
   18310:	ldrd	r6, [sp, #8]
   18314:	ldrd	r8, [sp, #16]
   18318:	ldrd	sl, [sp, #24]
   1831c:	add	sp, sp, #32
   18320:	pop	{pc}		; (ldr pc, [sp], #4)
   18324:	mov	r3, #0
   18328:	str	r3, [r0, #224]	; 0xe0
   1832c:	add	fp, r0, #96	; 0x60
   18330:	mov	r2, r5
   18334:	add	r0, fp, sl
   18338:	bl	11058 <memcpy@plt>
   1833c:	ldr	r3, [r4, #64]	; 0x40
   18340:	ldr	r2, [r4, #68]	; 0x44
   18344:	adds	r3, r3, #128	; 0x80
   18348:	mov	r6, r3
   1834c:	adc	r3, r2, #0
   18350:	mov	r2, r6
   18354:	strd	r2, [r4, #64]	; 0x40
   18358:	cmp	r3, #0
   1835c:	cmpeq	r6, #127	; 0x7f
   18360:	movls	r1, #1
   18364:	movhi	r1, #0
   18368:	ldrd	r2, [r4, #72]	; 0x48
   1836c:	adds	r6, r2, r1
   18370:	adc	r7, r3, #0
   18374:	mov	r2, r6
   18378:	mov	r3, r7
   1837c:	strd	r2, [r4, #72]	; 0x48
   18380:	mov	r1, fp
   18384:	mov	r0, r4
   18388:	bl	13670 <__assert_fail@plt+0x2384>
   1838c:	add	r5, r9, r5
   18390:	sub	sl, sl, #128	; 0x80
   18394:	add	r8, r8, sl
   18398:	cmp	r8, #128	; 0x80
   1839c:	bls	18418 <__assert_fail@plt+0x712c>
   183a0:	sub	sl, r8, #129	; 0x81
   183a4:	lsr	sl, sl, #7
   183a8:	add	r9, sl, #1
   183ac:	add	r9, r5, r9, lsl #7
   183b0:	str	sl, [sp]
   183b4:	ldr	r3, [r4, #64]	; 0x40
   183b8:	ldr	r2, [r4, #68]	; 0x44
   183bc:	adds	r6, r3, #128	; 0x80
   183c0:	adc	r7, r2, #0
   183c4:	strd	r6, [r4, #64]	; 0x40
   183c8:	cmp	r7, #0
   183cc:	cmpeq	r6, #127	; 0x7f
   183d0:	movls	r1, #1
   183d4:	movhi	r1, #0
   183d8:	ldrd	r2, [r4, #72]	; 0x48
   183dc:	adds	sl, r2, r1
   183e0:	adc	fp, r3, #0
   183e4:	mov	r2, sl
   183e8:	mov	r3, fp
   183ec:	strd	r2, [r4, #72]	; 0x48
   183f0:	mov	r1, r5
   183f4:	mov	r0, r4
   183f8:	bl	13670 <__assert_fail@plt+0x2384>
   183fc:	add	r5, r5, #128	; 0x80
   18400:	cmp	r5, r9
   18404:	bne	183b4 <__assert_fail@plt+0x70c8>
   18408:	ldr	sl, [sp]
   1840c:	sub	r8, r8, #128	; 0x80
   18410:	sub	r8, r8, sl, lsl #7
   18414:	b	182e0 <__assert_fail@plt+0x6ff4>
   18418:	mov	r9, r5
   1841c:	b	182e0 <__assert_fail@plt+0x6ff4>
   18420:	sub	ip, r1, #1
   18424:	cmp	ip, #63	; 0x3f
   18428:	bhi	18534 <__assert_fail@plt+0x7248>
   1842c:	strd	r4, [sp, #-20]!	; 0xffffffec
   18430:	strd	r6, [sp, #8]
   18434:	str	lr, [sp, #16]
   18438:	sub	sp, sp, #196	; 0xc4
   1843c:	sub	lr, r3, #1
   18440:	clz	ip, r2
   18444:	lsr	ip, ip, #5
   18448:	cmp	lr, #63	; 0x3f
   1844c:	orrhi	ip, ip, #1
   18450:	cmp	ip, #0
   18454:	bne	1853c <__assert_fail@plt+0x7250>
   18458:	mov	r4, r3
   1845c:	mov	r5, r2
   18460:	mov	r6, r0
   18464:	strb	r1, [sp, #128]	; 0x80
   18468:	strb	r3, [sp, #129]	; 0x81
   1846c:	mov	r3, #1
   18470:	strb	r3, [sp, #130]	; 0x82
   18474:	strb	r3, [sp, #131]	; 0x83
   18478:	mov	r1, #0
   1847c:	str	r1, [sp, #132]	; 0x84
   18480:	str	r1, [sp, #136]	; 0x88
   18484:	str	r1, [sp, #140]	; 0x8c
   18488:	strb	r1, [sp, #144]	; 0x90
   1848c:	strb	r1, [sp, #145]	; 0x91
   18490:	str	r1, [sp, #146]	; 0x92
   18494:	str	r1, [sp, #150]	; 0x96
   18498:	str	r1, [sp, #154]	; 0x9a
   1849c:	strh	r1, [sp, #158]	; 0x9e
   184a0:	mov	r2, #0
   184a4:	mov	r3, #0
   184a8:	strd	r2, [sp, #160]	; 0xa0
   184ac:	strd	r2, [sp, #168]	; 0xa8
   184b0:	strd	r2, [sp, #176]	; 0xb0
   184b4:	strd	r2, [sp, #184]	; 0xb8
   184b8:	add	r1, sp, #128	; 0x80
   184bc:	bl	18188 <__assert_fail@plt+0x6e9c>
   184c0:	cmp	r0, #0
   184c4:	blt	18544 <__assert_fail@plt+0x7258>
   184c8:	mov	r7, #128	; 0x80
   184cc:	mov	r2, r7
   184d0:	mov	r1, #0
   184d4:	mov	r0, sp
   184d8:	bl	111f0 <memset@plt>
   184dc:	mov	r3, r7
   184e0:	mov	r2, r4
   184e4:	mov	r1, r5
   184e8:	mov	r0, sp
   184ec:	bl	110d0 <__memcpy_chk@plt>
   184f0:	mov	r2, r7
   184f4:	mov	r1, sp
   184f8:	mov	r0, r6
   184fc:	bl	182a8 <__assert_fail@plt+0x6fbc>
   18500:	movw	r3, #16692	; 0x4134
   18504:	movt	r3, #4
   18508:	ldr	r3, [r3]
   1850c:	mov	r2, r7
   18510:	mov	r1, #0
   18514:	mov	r0, sp
   18518:	blx	r3
   1851c:	mov	r0, #0
   18520:	add	sp, sp, #196	; 0xc4
   18524:	ldrd	r4, [sp]
   18528:	ldrd	r6, [sp, #8]
   1852c:	add	sp, sp, #16
   18530:	pop	{pc}		; (ldr pc, [sp], #4)
   18534:	mvn	r0, #0
   18538:	bx	lr
   1853c:	mvn	r0, #0
   18540:	b	18520 <__assert_fail@plt+0x7234>
   18544:	mvn	r0, #0
   18548:	b	18520 <__assert_fail@plt+0x7234>
   1854c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18550:	strd	r6, [sp, #8]
   18554:	str	r8, [sp, #16]
   18558:	str	lr, [sp, #20]
   1855c:	sub	sp, sp, #72	; 0x48
   18560:	mov	r4, r0
   18564:	mov	r5, r1
   18568:	mov	r8, r2
   1856c:	mov	r2, #64	; 0x40
   18570:	mov	r1, #0
   18574:	add	r0, sp, #8
   18578:	bl	111f0 <memset@plt>
   1857c:	cmp	r5, #0
   18580:	beq	18694 <__assert_fail@plt+0x73a8>
   18584:	ldr	r3, [r4, #228]	; 0xe4
   18588:	cmp	r3, r8
   1858c:	bhi	1869c <__assert_fail@plt+0x73b0>
   18590:	ldrd	r2, [r4, #80]	; 0x50
   18594:	orrs	r3, r2, r3
   18598:	bne	186a4 <__assert_fail@plt+0x73b8>
   1859c:	ldr	r0, [r4, #224]	; 0xe0
   185a0:	mov	r3, #0
   185a4:	ldr	r1, [r4, #64]	; 0x40
   185a8:	ldr	ip, [r4, #68]	; 0x44
   185ac:	adds	r6, r0, r1
   185b0:	adc	r7, r3, ip
   185b4:	strd	r6, [r4, #64]	; 0x40
   185b8:	cmp	r3, r7
   185bc:	cmpeq	r0, r6
   185c0:	movhi	r1, #1
   185c4:	movls	r1, #0
   185c8:	ldrd	r2, [r4, #72]	; 0x48
   185cc:	adds	r6, r2, r1
   185d0:	adc	r7, r3, #0
   185d4:	strd	r6, [r4, #72]	; 0x48
   185d8:	ldrb	r3, [r4, #232]	; 0xe8
   185dc:	cmp	r3, #0
   185e0:	bne	18684 <__assert_fail@plt+0x7398>
   185e4:	mvn	r2, #0
   185e8:	mvn	r3, #0
   185ec:	strd	r2, [r4, #80]	; 0x50
   185f0:	add	r6, r4, #96	; 0x60
   185f4:	rsb	r2, r0, #128	; 0x80
   185f8:	mov	r1, #0
   185fc:	add	r0, r6, r0
   18600:	bl	111f0 <memset@plt>
   18604:	mov	r1, r6
   18608:	mov	r0, r4
   1860c:	bl	13670 <__assert_fail@plt+0x2384>
   18610:	sub	r2, r4, #8
   18614:	add	r3, sp, #8
   18618:	add	ip, r4, #56	; 0x38
   1861c:	ldrd	r0, [r2, #8]!
   18620:	strd	r0, [sp]
   18624:	str	r0, [r3]
   18628:	ldr	r1, [sp, #4]
   1862c:	str	r1, [r3, #4]
   18630:	add	r3, r3, #8
   18634:	cmp	r2, ip
   18638:	bne	1861c <__assert_fail@plt+0x7330>
   1863c:	ldr	r2, [r4, #228]	; 0xe4
   18640:	add	r1, sp, #8
   18644:	mov	r0, r5
   18648:	bl	11058 <memcpy@plt>
   1864c:	movw	r3, #16692	; 0x4134
   18650:	movt	r3, #4
   18654:	ldr	r3, [r3]
   18658:	mov	r2, #64	; 0x40
   1865c:	mov	r1, #0
   18660:	add	r0, sp, #8
   18664:	blx	r3
   18668:	mov	r0, #0
   1866c:	add	sp, sp, #72	; 0x48
   18670:	ldrd	r4, [sp]
   18674:	ldrd	r6, [sp, #8]
   18678:	ldr	r8, [sp, #16]
   1867c:	add	sp, sp, #20
   18680:	pop	{pc}		; (ldr pc, [sp], #4)
   18684:	mvn	r2, #0
   18688:	mvn	r3, #0
   1868c:	strd	r2, [r4, #88]	; 0x58
   18690:	b	185e4 <__assert_fail@plt+0x72f8>
   18694:	mvn	r0, #0
   18698:	b	1866c <__assert_fail@plt+0x7380>
   1869c:	mvn	r0, #0
   186a0:	b	1866c <__assert_fail@plt+0x7380>
   186a4:	mvn	r0, #0
   186a8:	b	1866c <__assert_fail@plt+0x7380>
   186ac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   186b0:	strd	r6, [sp, #8]
   186b4:	str	r8, [sp, #16]
   186b8:	str	lr, [sp, #20]
   186bc:	sub	sp, sp, #240	; 0xf0
   186c0:	ldr	r6, [sp, #264]	; 0x108
   186c4:	ldr	ip, [sp, #268]	; 0x10c
   186c8:	mov	r8, r3
   186cc:	adds	r3, r3, #0
   186d0:	movne	r3, #1
   186d4:	cmp	r2, #0
   186d8:	movne	r3, #0
   186dc:	cmp	r0, #0
   186e0:	moveq	r3, #1
   186e4:	cmp	r3, #0
   186e8:	bne	18794 <__assert_fail@plt+0x74a8>
   186ec:	mov	r7, r2
   186f0:	mov	r5, r0
   186f4:	adds	r3, ip, #0
   186f8:	movne	r3, #1
   186fc:	cmp	r6, #0
   18700:	movne	r3, #0
   18704:	cmp	r3, #0
   18708:	bne	1879c <__assert_fail@plt+0x74b0>
   1870c:	sub	r3, r1, #1
   18710:	cmp	ip, #64	; 0x40
   18714:	cmpls	r3, #63	; 0x3f
   18718:	bhi	187a4 <__assert_fail@plt+0x74b8>
   1871c:	mov	r4, r1
   18720:	cmp	ip, #0
   18724:	beq	1877c <__assert_fail@plt+0x7490>
   18728:	mov	r3, ip
   1872c:	mov	r2, r6
   18730:	mov	r0, sp
   18734:	bl	18420 <__assert_fail@plt+0x7134>
   18738:	cmp	r0, #0
   1873c:	blt	187ac <__assert_fail@plt+0x74c0>
   18740:	mov	r2, r8
   18744:	mov	r1, r7
   18748:	mov	r0, sp
   1874c:	bl	182a8 <__assert_fail@plt+0x6fbc>
   18750:	mov	r2, r4
   18754:	mov	r1, r5
   18758:	mov	r0, sp
   1875c:	bl	1854c <__assert_fail@plt+0x7260>
   18760:	mov	r0, #0
   18764:	add	sp, sp, #240	; 0xf0
   18768:	ldrd	r4, [sp]
   1876c:	ldrd	r6, [sp, #8]
   18770:	ldr	r8, [sp, #16]
   18774:	add	sp, sp, #20
   18778:	pop	{pc}		; (ldr pc, [sp], #4)
   1877c:	mov	r0, sp
   18780:	bl	18228 <__assert_fail@plt+0x6f3c>
   18784:	cmp	r0, #0
   18788:	bge	18740 <__assert_fail@plt+0x7454>
   1878c:	mvn	r0, #0
   18790:	b	18764 <__assert_fail@plt+0x7478>
   18794:	mvn	r0, #0
   18798:	b	18764 <__assert_fail@plt+0x7478>
   1879c:	mvn	r0, #0
   187a0:	b	18764 <__assert_fail@plt+0x7478>
   187a4:	mvn	r0, #0
   187a8:	b	18764 <__assert_fail@plt+0x7478>
   187ac:	mvn	r0, #0
   187b0:	b	18764 <__assert_fail@plt+0x7478>
   187b4:	push	{lr}		; (str lr, [sp, #-4]!)
   187b8:	sub	sp, sp, #12
   187bc:	ldr	ip, [sp, #20]
   187c0:	str	ip, [sp, #4]
   187c4:	ldr	ip, [sp, #16]
   187c8:	str	ip, [sp]
   187cc:	bl	186ac <__assert_fail@plt+0x73c0>
   187d0:	add	sp, sp, #12
   187d4:	pop	{pc}		; (ldr pc, [sp], #4)
   187d8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   187dc:	strd	r6, [sp, #8]
   187e0:	strd	r8, [sp, #16]
   187e4:	str	sl, [sp, #24]
   187e8:	str	lr, [sp, #28]
   187ec:	sub	sp, sp, #240	; 0xf0
   187f0:	mov	r5, r0
   187f4:	mov	r9, r1
   187f8:	mov	r8, r2
   187fc:	mov	r0, #32768	; 0x8000
   18800:	bl	2f624 <__assert_fail@plt+0x1e338>
   18804:	subs	r6, r0, #0
   18808:	beq	188e0 <__assert_fail@plt+0x75f4>
   1880c:	mov	r1, r8
   18810:	mov	r0, sp
   18814:	bl	18228 <__assert_fail@plt+0x6f3c>
   18818:	mov	r7, #1
   1881c:	mov	sl, #32768	; 0x8000
   18820:	mov	r4, #0
   18824:	mov	r3, r5
   18828:	rsb	r2, r4, #32768	; 0x8000
   1882c:	mov	r1, r7
   18830:	add	r0, r6, r4
   18834:	bl	11100 <fread@plt>
   18838:	add	r4, r4, r0
   1883c:	cmp	r4, #32768	; 0x8000
   18840:	beq	188b8 <__assert_fail@plt+0x75cc>
   18844:	cmp	r0, #0
   18848:	beq	188a0 <__assert_fail@plt+0x75b4>
   1884c:	mov	r0, r5
   18850:	bl	1119c <feof@plt>
   18854:	cmp	r0, #0
   18858:	beq	18824 <__assert_fail@plt+0x7538>
   1885c:	cmp	r4, #0
   18860:	bne	188cc <__assert_fail@plt+0x75e0>
   18864:	mov	r2, r8
   18868:	mov	r1, r9
   1886c:	mov	r0, sp
   18870:	bl	1854c <__assert_fail@plt+0x7260>
   18874:	mov	r4, #0
   18878:	mov	r0, r6
   1887c:	bl	2b318 <__assert_fail@plt+0x1a02c>
   18880:	mov	r0, r4
   18884:	add	sp, sp, #240	; 0xf0
   18888:	ldrd	r4, [sp]
   1888c:	ldrd	r6, [sp, #8]
   18890:	ldrd	r8, [sp, #16]
   18894:	ldr	sl, [sp, #24]
   18898:	add	sp, sp, #28
   1889c:	pop	{pc}		; (ldr pc, [sp], #4)
   188a0:	mov	r0, r5
   188a4:	bl	11040 <ferror@plt>
   188a8:	cmp	r0, #0
   188ac:	mvnne	r4, #0
   188b0:	bne	18878 <__assert_fail@plt+0x758c>
   188b4:	b	1885c <__assert_fail@plt+0x7570>
   188b8:	mov	r2, sl
   188bc:	mov	r1, r6
   188c0:	mov	r0, sp
   188c4:	bl	182a8 <__assert_fail@plt+0x6fbc>
   188c8:	b	18820 <__assert_fail@plt+0x7534>
   188cc:	mov	r2, r4
   188d0:	mov	r1, r6
   188d4:	mov	r0, sp
   188d8:	bl	182a8 <__assert_fail@plt+0x6fbc>
   188dc:	b	18864 <__assert_fail@plt+0x7578>
   188e0:	mvn	r4, #0
   188e4:	b	18880 <__assert_fail@plt+0x7594>
   188e8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   188ec:	strd	r6, [sp, #8]
   188f0:	strd	r8, [sp, #16]
   188f4:	strd	sl, [sp, #24]
   188f8:	str	lr, [sp, #32]
   188fc:	sub	sp, sp, #20
   18900:	mov	r8, r0
   18904:	str	r1, [sp, #8]
   18908:	str	r2, [sp, #12]
   1890c:	mov	r0, #32768	; 0x8000
   18910:	bl	2f624 <__assert_fail@plt+0x1e338>
   18914:	subs	r9, r0, #0
   18918:	beq	18a5c <__assert_fail@plt+0x7770>
   1891c:	mov	r4, #0
   18920:	mov	r6, #0
   18924:	mov	r7, #0
   18928:	mov	sl, #1
   1892c:	add	fp, r9, #32512	; 0x7f00
   18930:	add	fp, fp, #255	; 0xff
   18934:	mov	r5, #0
   18938:	mov	r3, r8
   1893c:	rsb	r2, r5, #32768	; 0x8000
   18940:	mov	r1, sl
   18944:	add	r0, r9, r5
   18948:	bl	112b0 <fread_unlocked@plt>
   1894c:	add	r5, r5, r0
   18950:	cmp	r5, #32768	; 0x8000
   18954:	beq	189fc <__assert_fail@plt+0x7710>
   18958:	cmp	r0, #0
   1895c:	beq	189e8 <__assert_fail@plt+0x76fc>
   18960:	ldr	r3, [r8]
   18964:	tst	r3, #16
   18968:	beq	18938 <__assert_fail@plt+0x764c>
   1896c:	cmp	r5, #0
   18970:	subne	r2, r9, #1
   18974:	addne	r1, r2, r5
   18978:	beq	18a64 <__assert_fail@plt+0x7778>
   1897c:	lsl	r3, r4, #15
   18980:	uxth	r3, r3
   18984:	add	r4, r3, r4, asr #1
   18988:	ldrb	r3, [r2, #1]!
   1898c:	add	r4, r4, r3
   18990:	uxth	r4, r4
   18994:	cmp	r2, r1
   18998:	bne	1897c <__assert_fail@plt+0x7690>
   1899c:	adds	r2, r6, r5
   189a0:	adc	r3, r7, #0
   189a4:	cmp	r3, r7
   189a8:	cmpeq	r2, r6
   189ac:	bcs	18a6c <__assert_fail@plt+0x7780>
   189b0:	bl	111c0 <__errno_location@plt>
   189b4:	mov	r3, #75	; 0x4b
   189b8:	str	r3, [r0]
   189bc:	mvn	r4, #0
   189c0:	mov	r0, r9
   189c4:	bl	2b318 <__assert_fail@plt+0x1a02c>
   189c8:	mov	r0, r4
   189cc:	add	sp, sp, #20
   189d0:	ldrd	r4, [sp]
   189d4:	ldrd	r6, [sp, #8]
   189d8:	ldrd	r8, [sp, #16]
   189dc:	ldrd	sl, [sp, #24]
   189e0:	add	sp, sp, #32
   189e4:	pop	{pc}		; (ldr pc, [sp], #4)
   189e8:	ldr	r3, [r8]
   189ec:	tst	r3, #32
   189f0:	mvnne	r4, #0
   189f4:	bne	189c0 <__assert_fail@plt+0x76d4>
   189f8:	b	1896c <__assert_fail@plt+0x7680>
   189fc:	sub	r2, r9, #1
   18a00:	lsl	r3, r4, #15
   18a04:	uxth	r3, r3
   18a08:	add	r4, r3, r4, asr #1
   18a0c:	ldrb	r3, [r2, #1]!
   18a10:	add	r4, r4, r3
   18a14:	uxth	r4, r4
   18a18:	cmp	r2, fp
   18a1c:	bne	18a00 <__assert_fail@plt+0x7714>
   18a20:	adds	r3, r6, #32768	; 0x8000
   18a24:	str	r3, [sp]
   18a28:	adc	r3, r7, #0
   18a2c:	str	r3, [sp, #4]
   18a30:	ldrd	r2, [sp]
   18a34:	cmp	r3, r7
   18a38:	cmpeq	r2, r6
   18a3c:	bcc	18a48 <__assert_fail@plt+0x775c>
   18a40:	ldrd	r6, [sp]
   18a44:	b	18934 <__assert_fail@plt+0x7648>
   18a48:	bl	111c0 <__errno_location@plt>
   18a4c:	mov	r3, #75	; 0x4b
   18a50:	str	r3, [r0]
   18a54:	mvn	r4, #0
   18a58:	b	189c0 <__assert_fail@plt+0x76d4>
   18a5c:	mvn	r4, #0
   18a60:	b	189c8 <__assert_fail@plt+0x76dc>
   18a64:	adds	r2, r6, r5
   18a68:	adc	r3, r7, #0
   18a6c:	ldr	r1, [sp, #8]
   18a70:	str	r4, [r1]
   18a74:	ldr	r1, [sp, #12]
   18a78:	strd	r2, [r1]
   18a7c:	mov	r4, #0
   18a80:	b	189c0 <__assert_fail@plt+0x76d4>
   18a84:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18a88:	strd	r6, [sp, #8]
   18a8c:	strd	r8, [sp, #16]
   18a90:	strd	sl, [sp, #24]
   18a94:	str	lr, [sp, #32]
   18a98:	sub	sp, sp, #20
   18a9c:	mov	r5, r0
   18aa0:	str	r1, [sp, #8]
   18aa4:	str	r2, [sp, #12]
   18aa8:	mov	r0, #32768	; 0x8000
   18aac:	bl	2f624 <__assert_fail@plt+0x1e338>
   18ab0:	subs	r9, r0, #0
   18ab4:	beq	18bd8 <__assert_fail@plt+0x78ec>
   18ab8:	mov	r8, #0
   18abc:	mov	r6, #0
   18ac0:	mov	r7, #0
   18ac4:	mov	sl, #1
   18ac8:	add	fp, r9, #32512	; 0x7f00
   18acc:	add	fp, fp, #255	; 0xff
   18ad0:	mov	r4, #0
   18ad4:	mov	r3, r5
   18ad8:	rsb	r2, r4, #32768	; 0x8000
   18adc:	mov	r1, sl
   18ae0:	add	r0, r9, r4
   18ae4:	bl	112b0 <fread_unlocked@plt>
   18ae8:	add	r4, r4, r0
   18aec:	cmp	r4, #32768	; 0x8000
   18af0:	beq	18b88 <__assert_fail@plt+0x789c>
   18af4:	cmp	r0, #0
   18af8:	beq	18b74 <__assert_fail@plt+0x7888>
   18afc:	ldr	r3, [r5]
   18b00:	tst	r3, #16
   18b04:	beq	18ad4 <__assert_fail@plt+0x77e8>
   18b08:	cmp	r4, #0
   18b0c:	subne	r3, r9, #1
   18b10:	addne	r1, r3, r4
   18b14:	beq	18be0 <__assert_fail@plt+0x78f4>
   18b18:	ldrb	r2, [r3, #1]!
   18b1c:	add	r8, r8, r2
   18b20:	cmp	r3, r1
   18b24:	bne	18b18 <__assert_fail@plt+0x782c>
   18b28:	adds	r2, r6, r4
   18b2c:	adc	r3, r7, #0
   18b30:	cmp	r3, r7
   18b34:	cmpeq	r2, r6
   18b38:	bcs	18be8 <__assert_fail@plt+0x78fc>
   18b3c:	bl	111c0 <__errno_location@plt>
   18b40:	mov	r3, #75	; 0x4b
   18b44:	str	r3, [r0]
   18b48:	mvn	r4, #0
   18b4c:	mov	r0, r9
   18b50:	bl	2b318 <__assert_fail@plt+0x1a02c>
   18b54:	mov	r0, r4
   18b58:	add	sp, sp, #20
   18b5c:	ldrd	r4, [sp]
   18b60:	ldrd	r6, [sp, #8]
   18b64:	ldrd	r8, [sp, #16]
   18b68:	ldrd	sl, [sp, #24]
   18b6c:	add	sp, sp, #32
   18b70:	pop	{pc}		; (ldr pc, [sp], #4)
   18b74:	ldr	r3, [r5]
   18b78:	tst	r3, #32
   18b7c:	mvnne	r4, #0
   18b80:	bne	18b4c <__assert_fail@plt+0x7860>
   18b84:	b	18b08 <__assert_fail@plt+0x781c>
   18b88:	sub	r3, r9, #1
   18b8c:	ldrb	r2, [r3, #1]!
   18b90:	add	r8, r8, r2
   18b94:	cmp	fp, r3
   18b98:	bne	18b8c <__assert_fail@plt+0x78a0>
   18b9c:	adds	r3, r6, #32768	; 0x8000
   18ba0:	str	r3, [sp]
   18ba4:	adc	r3, r7, #0
   18ba8:	str	r3, [sp, #4]
   18bac:	ldrd	r2, [sp]
   18bb0:	cmp	r3, r7
   18bb4:	cmpeq	r2, r6
   18bb8:	bcc	18bc4 <__assert_fail@plt+0x78d8>
   18bbc:	ldrd	r6, [sp]
   18bc0:	b	18ad0 <__assert_fail@plt+0x77e4>
   18bc4:	bl	111c0 <__errno_location@plt>
   18bc8:	mov	r3, #75	; 0x4b
   18bcc:	str	r3, [r0]
   18bd0:	mvn	r4, #0
   18bd4:	b	18b4c <__assert_fail@plt+0x7860>
   18bd8:	mvn	r4, #0
   18bdc:	b	18b54 <__assert_fail@plt+0x7868>
   18be0:	adds	r2, r6, r4
   18be4:	adc	r3, r7, #0
   18be8:	lsr	r1, r8, #16
   18bec:	uxtah	r8, r1, r8
   18bf0:	asr	r1, r8, #16
   18bf4:	uxtah	r8, r1, r8
   18bf8:	ldr	r1, [sp, #8]
   18bfc:	str	r8, [r1]
   18c00:	ldr	r1, [sp, #12]
   18c04:	strd	r2, [r1]
   18c08:	mov	r4, #0
   18c0c:	b	18b4c <__assert_fail@plt+0x7860>
   18c10:	strd	r4, [sp, #-16]!
   18c14:	str	r6, [sp, #8]
   18c18:	str	lr, [sp, #12]
   18c1c:	sub	sp, sp, #672	; 0x2a0
   18c20:	mov	r6, r0
   18c24:	ldrb	r4, [sp, #688]	; 0x2b0
   18c28:	ldr	r5, [r2]
   18c2c:	mov	r2, #1024	; 0x400
   18c30:	mov	r3, #0
   18c34:	strd	r2, [sp, #8]
   18c38:	mov	r2, #1
   18c3c:	mov	r3, #0
   18c40:	strd	r2, [sp]
   18c44:	mov	r3, #0
   18c48:	add	r2, sp, #20
   18c4c:	add	r1, sp, #696	; 0x2b8
   18c50:	ldrd	r0, [r1]
   18c54:	bl	2b4d8 <__assert_fail@plt+0x1a1ec>
   18c58:	mov	r3, r0
   18c5c:	mov	r2, r5
   18c60:	movw	r1, #4992	; 0x1380
   18c64:	movt	r1, #3
   18c68:	mov	r0, #1
   18c6c:	bl	111fc <__printf_chk@plt>
   18c70:	ldrb	r3, [sp, #692]	; 0x2b4
   18c74:	cmp	r3, #0
   18c78:	bne	18cb8 <__assert_fail@plt+0x79cc>
   18c7c:	movw	r3, #16804	; 0x41a4
   18c80:	movt	r3, #4
   18c84:	ldr	r0, [r3]
   18c88:	ldr	r3, [r0, #20]
   18c8c:	ldr	r2, [r0, #24]
   18c90:	cmp	r3, r2
   18c94:	addcc	r2, r3, #1
   18c98:	strcc	r2, [r0, #20]
   18c9c:	strbcc	r4, [r3]
   18ca0:	bcs	18cd0 <__assert_fail@plt+0x79e4>
   18ca4:	add	sp, sp, #672	; 0x2a0
   18ca8:	ldrd	r4, [sp]
   18cac:	ldr	r6, [sp, #8]
   18cb0:	add	sp, sp, #12
   18cb4:	pop	{pc}		; (ldr pc, [sp], #4)
   18cb8:	mov	r2, r6
   18cbc:	movw	r1, #13348	; 0x3424
   18cc0:	movt	r1, #3
   18cc4:	mov	r0, #1
   18cc8:	bl	111fc <__printf_chk@plt>
   18ccc:	b	18c7c <__assert_fail@plt+0x7990>
   18cd0:	mov	r1, r4
   18cd4:	bl	11244 <__overflow@plt>
   18cd8:	b	18ca4 <__assert_fail@plt+0x79b8>
   18cdc:	strd	r4, [sp, #-16]!
   18ce0:	str	r6, [sp, #8]
   18ce4:	str	lr, [sp, #12]
   18ce8:	sub	sp, sp, #672	; 0x2a0
   18cec:	mov	r6, r0
   18cf0:	ldrb	r4, [sp, #688]	; 0x2b0
   18cf4:	ldr	r5, [r2]
   18cf8:	mov	r2, #512	; 0x200
   18cfc:	mov	r3, #0
   18d00:	strd	r2, [sp, #8]
   18d04:	mov	r2, #1
   18d08:	mov	r3, #0
   18d0c:	strd	r2, [sp]
   18d10:	mov	r3, #0
   18d14:	add	r2, sp, #20
   18d18:	add	r1, sp, #696	; 0x2b8
   18d1c:	ldrd	r0, [r1]
   18d20:	bl	2b4d8 <__assert_fail@plt+0x1a1ec>
   18d24:	mov	r3, r0
   18d28:	mov	r2, r5
   18d2c:	movw	r1, #5004	; 0x138c
   18d30:	movt	r1, #3
   18d34:	mov	r0, #1
   18d38:	bl	111fc <__printf_chk@plt>
   18d3c:	ldrb	r3, [sp, #692]	; 0x2b4
   18d40:	cmp	r3, #0
   18d44:	bne	18d84 <__assert_fail@plt+0x7a98>
   18d48:	movw	r3, #16804	; 0x41a4
   18d4c:	movt	r3, #4
   18d50:	ldr	r0, [r3]
   18d54:	ldr	r3, [r0, #20]
   18d58:	ldr	r2, [r0, #24]
   18d5c:	cmp	r3, r2
   18d60:	addcc	r2, r3, #1
   18d64:	strcc	r2, [r0, #20]
   18d68:	strbcc	r4, [r3]
   18d6c:	bcs	18d9c <__assert_fail@plt+0x7ab0>
   18d70:	add	sp, sp, #672	; 0x2a0
   18d74:	ldrd	r4, [sp]
   18d78:	ldr	r6, [sp, #8]
   18d7c:	add	sp, sp, #12
   18d80:	pop	{pc}		; (ldr pc, [sp], #4)
   18d84:	mov	r2, r6
   18d88:	movw	r1, #13348	; 0x3424
   18d8c:	movt	r1, #3
   18d90:	mov	r0, #1
   18d94:	bl	111fc <__printf_chk@plt>
   18d98:	b	18d48 <__assert_fail@plt+0x7a5c>
   18d9c:	mov	r1, r4
   18da0:	bl	11244 <__overflow@plt>
   18da4:	b	18d70 <__assert_fail@plt+0x7a84>
   18da8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18dac:	strd	r6, [sp, #8]
   18db0:	strd	r8, [sp, #16]
   18db4:	strd	sl, [sp, #24]
   18db8:	str	lr, [sp, #32]
   18dbc:	sub	sp, sp, #65536	; 0x10000
   18dc0:	sub	sp, sp, #36	; 0x24
   18dc4:	mov	r3, r1
   18dc8:	mov	ip, r2
   18dcc:	clz	r2, r2
   18dd0:	lsr	r2, r2, #5
   18dd4:	cmp	r1, #0
   18dd8:	movne	r1, r2
   18ddc:	moveq	r1, #1
   18de0:	cmp	r0, #0
   18de4:	movne	r9, r1
   18de8:	moveq	r9, #1
   18dec:	cmp	r9, #0
   18df0:	movne	r9, #0
   18df4:	bne	18e4c <__assert_fail@plt+0x7b60>
   18df8:	str	ip, [sp, #24]
   18dfc:	str	r3, [sp, #20]
   18e00:	mov	r6, #0
   18e04:	mov	r7, #0
   18e08:	mov	r4, #0
   18e0c:	movw	r5, #5052	; 0x13bc
   18e10:	movt	r5, #3
   18e14:	add	sl, sp, #48	; 0x30
   18e18:	str	r9, [sp, #28]
   18e1c:	mov	fp, r0
   18e20:	b	18eac <__assert_fail@plt+0x7bc0>
   18e24:	ldr	r9, [sp, #28]
   18e28:	bl	111c0 <__errno_location@plt>
   18e2c:	mov	r3, #75	; 0x4b
   18e30:	str	r3, [r0]
   18e34:	b	18e4c <__assert_fail@plt+0x7b60>
   18e38:	ldr	r3, [sp, #20]
   18e3c:	str	r4, [r3]
   18e40:	ldr	r3, [sp, #24]
   18e44:	strd	r6, [r3]
   18e48:	mov	r9, #1
   18e4c:	mov	r0, r9
   18e50:	add	sp, sp, #65536	; 0x10000
   18e54:	add	sp, sp, #36	; 0x24
   18e58:	ldrd	r4, [sp]
   18e5c:	ldrd	r6, [sp, #8]
   18e60:	ldrd	r8, [sp, #16]
   18e64:	ldrd	sl, [sp, #24]
   18e68:	add	sp, sp, #32
   18e6c:	pop	{pc}		; (ldr pc, [sp], #4)
   18e70:	sub	r7, r0, #1
   18e74:	add	r2, sp, #32
   18e78:	add	r7, r7, #1
   18e7c:	add	r7, r2, r7
   18e80:	ldrb	r3, [r2], #1
   18e84:	eor	r3, r3, r4, lsr #24
   18e88:	ldr	r3, [r5, r3, lsl #2]
   18e8c:	eor	r4, r3, r4, lsl #8
   18e90:	cmp	r2, r7
   18e94:	bne	18e80 <__assert_fail@plt+0x7b94>
   18e98:	mov	r6, r8
   18e9c:	mov	r7, r9
   18ea0:	ldr	r3, [fp]
   18ea4:	tst	r3, #16
   18ea8:	bne	18e38 <__assert_fail@plt+0x7b4c>
   18eac:	str	fp, [sp]
   18eb0:	mov	r3, #65536	; 0x10000
   18eb4:	mov	r2, #1
   18eb8:	mov	r1, r3
   18ebc:	add	r0, sp, #32
   18ec0:	bl	11274 <__fread_unlocked_chk@plt>
   18ec4:	cmp	r0, #0
   18ec8:	beq	18e38 <__assert_fail@plt+0x7b4c>
   18ecc:	adds	r8, r6, r0
   18ed0:	adc	r9, r7, #0
   18ed4:	cmp	r9, r7
   18ed8:	cmpeq	r8, r6
   18edc:	bcc	18e24 <__assert_fail@plt+0x7b38>
   18ee0:	cmp	r0, #7
   18ee4:	bls	18e70 <__assert_fail@plt+0x7b84>
   18ee8:	add	lr, sp, #40	; 0x28
   18eec:	sub	r6, r0, #8
   18ef0:	lsr	r7, r6, #3
   18ef4:	bic	r6, r6, #7
   18ef8:	add	r6, sl, r6
   18efc:	strd	r8, [sp, #8]
   18f00:	ldr	r3, [lr, #-8]
   18f04:	rev	r3, r3
   18f08:	eor	r3, r3, r4
   18f0c:	ldr	r2, [lr, #-4]
   18f10:	rev	r2, r2
   18f14:	ubfx	r1, r3, #8, #8
   18f18:	add	r1, r1, #1280	; 0x500
   18f1c:	ldr	ip, [r5, r1, lsl #2]
   18f20:	lsr	r1, r2, #24
   18f24:	add	r1, r1, #768	; 0x300
   18f28:	uxtb	r9, r2
   18f2c:	ldr	r4, [r5, r1, lsl #2]
   18f30:	ldr	r1, [r5, r9, lsl #2]
   18f34:	eor	r1, r1, r4
   18f38:	lsr	r4, r3, #24
   18f3c:	add	r4, r4, #1792	; 0x700
   18f40:	ldr	r4, [r5, r4, lsl #2]
   18f44:	eor	r1, r1, r4
   18f48:	uxtb	r4, r3
   18f4c:	add	r4, r4, #1024	; 0x400
   18f50:	ldr	r4, [r5, r4, lsl #2]
   18f54:	eor	r1, r1, r4
   18f58:	ubfx	r4, r2, #16, #8
   18f5c:	add	r4, r4, #512	; 0x200
   18f60:	ldr	r4, [r5, r4, lsl #2]
   18f64:	eor	r4, r4, r1
   18f68:	ubfx	r2, r2, #8, #8
   18f6c:	add	r2, r2, #256	; 0x100
   18f70:	ldr	r1, [r5, r2, lsl #2]
   18f74:	eor	r4, r4, r1
   18f78:	ubfx	r3, r3, #16, #8
   18f7c:	add	r3, r3, #1536	; 0x600
   18f80:	ldr	r1, [r5, r3, lsl #2]
   18f84:	eor	r4, r4, r1
   18f88:	eor	r4, r4, ip
   18f8c:	add	lr, lr, #8
   18f90:	cmp	lr, r6
   18f94:	bne	18f00 <__assert_fail@plt+0x7c14>
   18f98:	ldrd	r8, [sp, #8]
   18f9c:	add	r2, r7, #1
   18fa0:	add	r3, sp, #32
   18fa4:	add	r2, r3, r2, lsl #3
   18fa8:	sub	r3, r0, #9
   18fac:	sub	r7, r3, r7, lsl #3
   18fb0:	tst	r0, #7
   18fb4:	bne	18e78 <__assert_fail@plt+0x7b8c>
   18fb8:	b	18e98 <__assert_fail@plt+0x7bac>
   18fbc:	strd	r4, [sp, #-16]!
   18fc0:	str	r6, [sp, #8]
   18fc4:	str	lr, [sp, #12]
   18fc8:	sub	sp, sp, #16
   18fcc:	mov	r5, r0
   18fd0:	mov	r4, r1
   18fd4:	mov	r6, r2
   18fd8:	mov	r2, #0
   18fdc:	mov	r3, #0
   18fe0:	strd	r2, [sp, #8]
   18fe4:	mov	r3, #0
   18fe8:	str	r3, [sp, #4]
   18fec:	movw	r3, #16844	; 0x41cc
   18ff0:	movt	r3, #4
   18ff4:	ldr	r3, [r3]
   18ff8:	cmp	r3, #0
   18ffc:	beq	19094 <__assert_fail@plt+0x7da8>
   19000:	movw	r3, #16844	; 0x41cc
   19004:	movt	r3, #4
   19008:	ldr	r3, [r3]
   1900c:	add	r2, sp, #8
   19010:	add	r1, sp, #4
   19014:	mov	r0, r5
   19018:	blx	r3
   1901c:	cmp	r0, #0
   19020:	beq	190f0 <__assert_fail@plt+0x7e04>
   19024:	ldrd	r2, [sp, #8]
   19028:	strd	r2, [r6]
   1902c:	orrs	r1, r2, r3
   19030:	beq	19070 <__assert_fail@plt+0x7d84>
   19034:	ldr	r0, [sp, #4]
   19038:	movw	lr, #5052	; 0x13bc
   1903c:	movt	lr, #3
   19040:	eor	r1, r2, r0, lsr #24
   19044:	and	r1, r1, #255	; 0xff
   19048:	ldr	r1, [lr, r1, lsl #2]
   1904c:	eor	r0, r1, r0, lsl #8
   19050:	lsr	r1, r2, #8
   19054:	orr	r1, r1, r3, lsl #24
   19058:	lsr	ip, r3, #8
   1905c:	mov	r2, r1
   19060:	mov	r3, ip
   19064:	orrs	r1, r2, r3
   19068:	bne	19040 <__assert_fail@plt+0x7d54>
   1906c:	str	r0, [sp, #4]
   19070:	ldr	r3, [sp, #4]
   19074:	mvn	r3, r3
   19078:	str	r3, [r4]
   1907c:	mov	r0, #0
   19080:	add	sp, sp, #16
   19084:	ldrd	r4, [sp]
   19088:	ldr	r6, [sp, #8]
   1908c:	add	sp, sp, #12
   19090:	pop	{pc}		; (ldr pc, [sp], #4)
   19094:	movw	r3, #16831	; 0x41bf
   19098:	movt	r3, #4
   1909c:	ldrb	r3, [r3]
   190a0:	cmp	r3, #0
   190a4:	bne	190c0 <__assert_fail@plt+0x7dd4>
   190a8:	movw	r3, #16844	; 0x41cc
   190ac:	movt	r3, #4
   190b0:	movw	r2, #36264	; 0x8da8
   190b4:	movt	r2, #1
   190b8:	str	r2, [r3]
   190bc:	b	19000 <__assert_fail@plt+0x7d14>
   190c0:	mov	r2, #5
   190c4:	movw	r1, #5012	; 0x1394
   190c8:	movt	r1, #3
   190cc:	mov	r0, #0
   190d0:	bl	110a0 <dcgettext@plt>
   190d4:	mov	r3, r0
   190d8:	movw	r2, #3444	; 0xd74
   190dc:	movt	r2, #3
   190e0:	mov	r1, #0
   190e4:	mov	r0, r1
   190e8:	bl	11124 <error@plt>
   190ec:	b	190a8 <__assert_fail@plt+0x7dbc>
   190f0:	mvn	r0, #0
   190f4:	b	19080 <__assert_fail@plt+0x7d94>
   190f8:	strd	r4, [sp, #-16]!
   190fc:	str	r6, [sp, #8]
   19100:	str	lr, [sp, #12]
   19104:	sub	sp, sp, #24
   19108:	mov	r6, r0
   1910c:	ldrb	r4, [sp, #40]	; 0x28
   19110:	ldr	r5, [r2]
   19114:	mov	r2, sp
   19118:	ldrd	r0, [sp, #48]	; 0x30
   1911c:	bl	2bf80 <__assert_fail@plt+0x1ac94>
   19120:	mov	r3, r0
   19124:	mov	r2, r5
   19128:	movw	r1, #5044	; 0x13b4
   1912c:	movt	r1, #3
   19130:	mov	r0, #1
   19134:	bl	111fc <__printf_chk@plt>
   19138:	ldrb	r3, [sp, #44]	; 0x2c
   1913c:	cmp	r3, #0
   19140:	bne	19180 <__assert_fail@plt+0x7e94>
   19144:	movw	r3, #16804	; 0x41a4
   19148:	movt	r3, #4
   1914c:	ldr	r0, [r3]
   19150:	ldr	r3, [r0, #20]
   19154:	ldr	r2, [r0, #24]
   19158:	cmp	r3, r2
   1915c:	addcc	r2, r3, #1
   19160:	strcc	r2, [r0, #20]
   19164:	strbcc	r4, [r3]
   19168:	bcs	19198 <__assert_fail@plt+0x7eac>
   1916c:	add	sp, sp, #24
   19170:	ldrd	r4, [sp]
   19174:	ldr	r6, [sp, #8]
   19178:	add	sp, sp, #12
   1917c:	pop	{pc}		; (ldr pc, [sp], #4)
   19180:	mov	r2, r6
   19184:	movw	r1, #13348	; 0x3424
   19188:	movt	r1, #3
   1918c:	mov	r0, #1
   19190:	bl	111fc <__printf_chk@plt>
   19194:	b	19144 <__assert_fail@plt+0x7e58>
   19198:	mov	r1, r4
   1919c:	bl	11244 <__overflow@plt>
   191a0:	b	1916c <__assert_fail@plt+0x7e80>
   191a4:	str	r4, [sp, #-8]!
   191a8:	str	lr, [sp, #4]
   191ac:	mov	r0, #1
   191b0:	bl	11ba0 <__assert_fail@plt+0x8b4>
   191b4:	ldr	r4, [sp]
   191b8:	add	sp, sp, #4
   191bc:	pop	{pc}		; (ldr pc, [sp], #4)
   191c0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   191c4:	strd	r6, [sp, #8]
   191c8:	strd	r8, [sp, #16]
   191cc:	strd	sl, [sp, #24]
   191d0:	str	lr, [sp, #32]
   191d4:	sub	sp, sp, #12
   191d8:	str	r0, [sp]
   191dc:	mov	r5, r1
   191e0:	mov	r6, r2
   191e4:	str	r2, [sp, #4]
   191e8:	mov	r9, r3
   191ec:	bl	111a8 <strlen@plt>
   191f0:	ldr	r4, [r5]
   191f4:	cmp	r4, #0
   191f8:	beq	192b4 <__assert_fail@plt+0x7fc8>
   191fc:	mov	r8, r0
   19200:	mov	fp, #0
   19204:	mvn	sl, #0
   19208:	mov	r7, fp
   1920c:	b	1922c <__assert_fail@plt+0x7f40>
   19210:	mov	sl, r7
   19214:	b	19294 <__assert_fail@plt+0x7fa8>
   19218:	add	r7, r7, #1
   1921c:	ldr	r4, [r5, #4]!
   19220:	add	r6, r6, r9
   19224:	cmp	r4, #0
   19228:	beq	1928c <__assert_fail@plt+0x7fa0>
   1922c:	mov	r2, r8
   19230:	ldr	r1, [sp]
   19234:	mov	r0, r4
   19238:	bl	112bc <strncmp@plt>
   1923c:	cmp	r0, #0
   19240:	bne	19218 <__assert_fail@plt+0x7f2c>
   19244:	mov	r0, r4
   19248:	bl	111a8 <strlen@plt>
   1924c:	cmp	r0, r8
   19250:	beq	19210 <__assert_fail@plt+0x7f24>
   19254:	cmn	sl, #1
   19258:	moveq	sl, r7
   1925c:	beq	19218 <__assert_fail@plt+0x7f2c>
   19260:	ldr	r3, [sp, #4]
   19264:	cmp	r3, #0
   19268:	moveq	fp, #1
   1926c:	beq	19218 <__assert_fail@plt+0x7f2c>
   19270:	mov	r2, r9
   19274:	mov	r1, r6
   19278:	mla	r0, r9, sl, r3
   1927c:	bl	11088 <memcmp@plt>
   19280:	cmp	r0, #0
   19284:	movne	fp, #1
   19288:	b	19218 <__assert_fail@plt+0x7f2c>
   1928c:	cmp	fp, #0
   19290:	mvnne	sl, #1
   19294:	mov	r0, sl
   19298:	add	sp, sp, #12
   1929c:	ldrd	r4, [sp]
   192a0:	ldrd	r6, [sp, #8]
   192a4:	ldrd	r8, [sp, #16]
   192a8:	ldrd	sl, [sp, #24]
   192ac:	add	sp, sp, #32
   192b0:	pop	{pc}		; (ldr pc, [sp], #4)
   192b4:	mvn	sl, #0
   192b8:	b	19294 <__assert_fail@plt+0x7fa8>
   192bc:	strd	r4, [sp, #-16]!
   192c0:	str	r6, [sp, #8]
   192c4:	str	lr, [sp, #12]
   192c8:	mov	r6, r0
   192cc:	ldr	r0, [r1]
   192d0:	cmp	r0, #0
   192d4:	beq	1931c <__assert_fail@plt+0x8030>
   192d8:	mov	r4, r1
   192dc:	mov	r5, #0
   192e0:	mov	r1, r6
   192e4:	bl	11004 <strcmp@plt>
   192e8:	cmp	r0, #0
   192ec:	beq	19308 <__assert_fail@plt+0x801c>
   192f0:	add	r5, r5, #1
   192f4:	ldr	r0, [r4, #4]!
   192f8:	cmp	r0, #0
   192fc:	bne	192e0 <__assert_fail@plt+0x7ff4>
   19300:	mvn	r0, #0
   19304:	b	1930c <__assert_fail@plt+0x8020>
   19308:	mov	r0, r5
   1930c:	ldrd	r4, [sp]
   19310:	ldr	r6, [sp, #8]
   19314:	add	sp, sp, #12
   19318:	pop	{pc}		; (ldr pc, [sp], #4)
   1931c:	mvn	r0, #0
   19320:	b	1930c <__assert_fail@plt+0x8020>
   19324:	strd	r4, [sp, #-16]!
   19328:	str	r6, [sp, #8]
   1932c:	str	lr, [sp, #12]
   19330:	sub	sp, sp, #8
   19334:	mov	r6, r0
   19338:	mov	r5, r1
   1933c:	cmn	r2, #1
   19340:	mov	r2, #5
   19344:	movweq	r1, #13260	; 0x33cc
   19348:	movteq	r1, #3
   1934c:	movwne	r1, #13288	; 0x33e8
   19350:	movtne	r1, #3
   19354:	mov	r0, #0
   19358:	bl	110a0 <dcgettext@plt>
   1935c:	mov	r4, r0
   19360:	mov	r2, r5
   19364:	mov	r1, #8
   19368:	mov	r0, #0
   1936c:	bl	2df8c <__assert_fail@plt+0x1cca0>
   19370:	mov	r5, r0
   19374:	mov	r1, r6
   19378:	mov	r0, #1
   1937c:	bl	2e2ec <__assert_fail@plt+0x1d000>
   19380:	str	r0, [sp]
   19384:	mov	r3, r5
   19388:	mov	r2, r4
   1938c:	mov	r1, #0
   19390:	mov	r0, r1
   19394:	bl	11124 <error@plt>
   19398:	add	sp, sp, #8
   1939c:	ldrd	r4, [sp]
   193a0:	ldr	r6, [sp, #8]
   193a4:	add	sp, sp, #12
   193a8:	pop	{pc}		; (ldr pc, [sp], #4)
   193ac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   193b0:	strd	r6, [sp, #8]
   193b4:	strd	r8, [sp, #16]
   193b8:	strd	sl, [sp, #24]
   193bc:	str	lr, [sp, #32]
   193c0:	sub	sp, sp, #12
   193c4:	mov	r7, r0
   193c8:	mov	r4, r1
   193cc:	mov	r8, r2
   193d0:	mov	r2, #5
   193d4:	movw	r1, #13320	; 0x3408
   193d8:	movt	r1, #3
   193dc:	mov	r0, #0
   193e0:	bl	110a0 <dcgettext@plt>
   193e4:	movw	r3, #16792	; 0x4198
   193e8:	movt	r3, #4
   193ec:	ldr	r1, [r3]
   193f0:	bl	10fe0 <fputs_unlocked@plt>
   193f4:	ldr	r5, [r7]
   193f8:	cmp	r5, #0
   193fc:	beq	194a8 <__assert_fail@plt+0x81bc>
   19400:	mov	r3, #0
   19404:	str	r3, [sp]
   19408:	mov	r6, r3
   1940c:	movw	sl, #16792	; 0x4198
   19410:	movt	sl, #4
   19414:	movw	fp, #13344	; 0x3420
   19418:	movt	fp, #3
   1941c:	movw	r3, #13352	; 0x3428
   19420:	movt	r3, #3
   19424:	str	r3, [sp, #4]
   19428:	b	19464 <__assert_fail@plt+0x8178>
   1942c:	ldr	r9, [sl]
   19430:	mov	r0, r5
   19434:	bl	2e308 <__assert_fail@plt+0x1d01c>
   19438:	mov	r3, r0
   1943c:	mov	r2, fp
   19440:	mov	r1, #1
   19444:	mov	r0, r9
   19448:	bl	11214 <__fprintf_chk@plt>
   1944c:	str	r4, [sp]
   19450:	add	r6, r6, #1
   19454:	ldr	r5, [r7, #4]!
   19458:	add	r4, r4, r8
   1945c:	cmp	r5, #0
   19460:	beq	194a8 <__assert_fail@plt+0x81bc>
   19464:	cmp	r6, #0
   19468:	beq	1942c <__assert_fail@plt+0x8140>
   1946c:	mov	r2, r8
   19470:	mov	r1, r4
   19474:	ldr	r0, [sp]
   19478:	bl	11088 <memcmp@plt>
   1947c:	cmp	r0, #0
   19480:	bne	1942c <__assert_fail@plt+0x8140>
   19484:	ldr	r9, [sl]
   19488:	mov	r0, r5
   1948c:	bl	2e308 <__assert_fail@plt+0x1d01c>
   19490:	mov	r3, r0
   19494:	ldr	r2, [sp, #4]
   19498:	mov	r1, #1
   1949c:	mov	r0, r9
   194a0:	bl	11214 <__fprintf_chk@plt>
   194a4:	b	19450 <__assert_fail@plt+0x8164>
   194a8:	movw	r3, #16792	; 0x4198
   194ac:	movt	r3, #4
   194b0:	ldr	r0, [r3]
   194b4:	ldr	r3, [r0, #20]
   194b8:	ldr	r2, [r0, #24]
   194bc:	cmp	r3, r2
   194c0:	addcc	r2, r3, #1
   194c4:	strcc	r2, [r0, #20]
   194c8:	movcc	r2, #10
   194cc:	strbcc	r2, [r3]
   194d0:	bcs	194f0 <__assert_fail@plt+0x8204>
   194d4:	add	sp, sp, #12
   194d8:	ldrd	r4, [sp]
   194dc:	ldrd	r6, [sp, #8]
   194e0:	ldrd	r8, [sp, #16]
   194e4:	ldrd	sl, [sp, #24]
   194e8:	add	sp, sp, #32
   194ec:	pop	{pc}		; (ldr pc, [sp], #4)
   194f0:	mov	r1, #10
   194f4:	bl	11244 <__overflow@plt>
   194f8:	b	194d4 <__assert_fail@plt+0x81e8>
   194fc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   19500:	strd	r6, [sp, #8]
   19504:	str	r8, [sp, #16]
   19508:	str	lr, [sp, #20]
   1950c:	mov	r7, r0
   19510:	mov	r5, r1
   19514:	mov	r4, r2
   19518:	mov	r6, r3
   1951c:	ldrb	r3, [sp, #32]
   19520:	cmp	r3, #0
   19524:	beq	19558 <__assert_fail@plt+0x826c>
   19528:	ldr	r3, [sp, #24]
   1952c:	mov	r2, r6
   19530:	mov	r1, r4
   19534:	mov	r0, r5
   19538:	bl	191c0 <__assert_fail@plt+0x7ed4>
   1953c:	cmp	r0, #0
   19540:	blt	19568 <__assert_fail@plt+0x827c>
   19544:	ldrd	r4, [sp]
   19548:	ldrd	r6, [sp, #8]
   1954c:	ldr	r8, [sp, #16]
   19550:	add	sp, sp, #20
   19554:	pop	{pc}		; (ldr pc, [sp], #4)
   19558:	mov	r1, r2
   1955c:	mov	r0, r5
   19560:	bl	192bc <__assert_fail@plt+0x7fd0>
   19564:	b	1953c <__assert_fail@plt+0x8250>
   19568:	mov	r2, r0
   1956c:	mov	r1, r5
   19570:	mov	r0, r7
   19574:	bl	19324 <__assert_fail@plt+0x8038>
   19578:	ldr	r2, [sp, #24]
   1957c:	mov	r1, r6
   19580:	mov	r0, r4
   19584:	bl	193ac <__assert_fail@plt+0x80c0>
   19588:	ldr	r3, [sp, #28]
   1958c:	blx	r3
   19590:	mvn	r0, #0
   19594:	b	19544 <__assert_fail@plt+0x8258>
   19598:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1959c:	strd	r6, [sp, #8]
   195a0:	str	r8, [sp, #16]
   195a4:	str	lr, [sp, #20]
   195a8:	ldr	r7, [r1]
   195ac:	cmp	r7, #0
   195b0:	beq	195ec <__assert_fail@plt+0x8300>
   195b4:	mov	r6, r3
   195b8:	mov	r8, r0
   195bc:	mov	r4, r2
   195c0:	mov	r5, r1
   195c4:	mov	r2, r6
   195c8:	mov	r1, r4
   195cc:	mov	r0, r8
   195d0:	bl	11088 <memcmp@plt>
   195d4:	cmp	r0, #0
   195d8:	beq	195ec <__assert_fail@plt+0x8300>
   195dc:	ldr	r7, [r5, #4]!
   195e0:	add	r4, r4, r6
   195e4:	cmp	r7, #0
   195e8:	bne	195c4 <__assert_fail@plt+0x82d8>
   195ec:	mov	r0, r7
   195f0:	ldrd	r4, [sp]
   195f4:	ldrd	r6, [sp, #8]
   195f8:	ldr	r8, [sp, #16]
   195fc:	add	sp, sp, #20
   19600:	pop	{pc}		; (ldr pc, [sp], #4)
   19604:	movw	r3, #16848	; 0x41d0
   19608:	movt	r3, #4
   1960c:	str	r0, [r3]
   19610:	bx	lr
   19614:	movw	r3, #16848	; 0x41d0
   19618:	movt	r3, #4
   1961c:	strb	r0, [r3, #4]
   19620:	bx	lr
   19624:	strd	r4, [sp, #-16]!
   19628:	str	r6, [sp, #8]
   1962c:	str	lr, [sp, #12]
   19630:	sub	sp, sp, #8
   19634:	movw	r3, #16804	; 0x41a4
   19638:	movt	r3, #4
   1963c:	ldr	r0, [r3]
   19640:	bl	2f6bc <__assert_fail@plt+0x1e3d0>
   19644:	cmp	r0, #0
   19648:	beq	19670 <__assert_fail@plt+0x8384>
   1964c:	movw	r3, #16848	; 0x41d0
   19650:	movt	r3, #4
   19654:	ldrb	r3, [r3, #4]
   19658:	cmp	r3, #0
   1965c:	beq	1969c <__assert_fail@plt+0x83b0>
   19660:	bl	111c0 <__errno_location@plt>
   19664:	ldr	r3, [r0]
   19668:	cmp	r3, #32
   1966c:	bne	1969c <__assert_fail@plt+0x83b0>
   19670:	movw	r3, #16792	; 0x4198
   19674:	movt	r3, #4
   19678:	ldr	r0, [r3]
   1967c:	bl	2f6bc <__assert_fail@plt+0x1e3d0>
   19680:	cmp	r0, #0
   19684:	bne	19724 <__assert_fail@plt+0x8438>
   19688:	add	sp, sp, #8
   1968c:	ldrd	r4, [sp]
   19690:	ldr	r6, [sp, #8]
   19694:	add	sp, sp, #12
   19698:	pop	{pc}		; (ldr pc, [sp], #4)
   1969c:	mov	r2, #5
   196a0:	movw	r1, #13360	; 0x3430
   196a4:	movt	r1, #3
   196a8:	mov	r0, #0
   196ac:	bl	110a0 <dcgettext@plt>
   196b0:	mov	r4, r0
   196b4:	movw	r3, #16848	; 0x41d0
   196b8:	movt	r3, #4
   196bc:	ldr	r5, [r3]
   196c0:	cmp	r5, #0
   196c4:	beq	19704 <__assert_fail@plt+0x8418>
   196c8:	bl	111c0 <__errno_location@plt>
   196cc:	ldr	r6, [r0]
   196d0:	mov	r0, r5
   196d4:	bl	2e104 <__assert_fail@plt+0x1ce18>
   196d8:	str	r4, [sp]
   196dc:	mov	r3, r0
   196e0:	movw	r2, #13372	; 0x343c
   196e4:	movt	r2, #3
   196e8:	mov	r1, r6
   196ec:	mov	r0, #0
   196f0:	bl	11124 <error@plt>
   196f4:	movw	r3, #16704	; 0x4140
   196f8:	movt	r3, #4
   196fc:	ldr	r0, [r3]
   19700:	bl	1104c <_exit@plt>
   19704:	bl	111c0 <__errno_location@plt>
   19708:	mov	r3, r4
   1970c:	movw	r2, #3444	; 0xd74
   19710:	movt	r2, #3
   19714:	ldr	r1, [r0]
   19718:	mov	r0, #0
   1971c:	bl	11124 <error@plt>
   19720:	b	196f4 <__assert_fail@plt+0x8408>
   19724:	movw	r3, #16704	; 0x4140
   19728:	movt	r3, #4
   1972c:	ldr	r0, [r3]
   19730:	bl	1104c <_exit@plt>
   19734:	strd	r4, [sp, #-28]!	; 0xffffffe4
   19738:	strd	r6, [sp, #8]
   1973c:	strd	r8, [sp, #16]
   19740:	str	lr, [sp, #24]
   19744:	sub	sp, sp, #164	; 0xa4
   19748:	mov	r5, r0
   1974c:	mov	r8, r1
   19750:	movw	r0, #32840	; 0x8048
   19754:	bl	2f624 <__assert_fail@plt+0x1e338>
   19758:	subs	r6, r0, #0
   1975c:	moveq	r0, #1
   19760:	beq	197d8 <__assert_fail@plt+0x84ec>
   19764:	add	r0, sp, #4
   19768:	bl	19828 <__assert_fail@plt+0x853c>
   1976c:	mov	r7, #1
   19770:	mov	r9, #32768	; 0x8000
   19774:	mov	r4, #0
   19778:	ldr	r3, [r5]
   1977c:	tst	r3, #16
   19780:	bne	197b8 <__assert_fail@plt+0x84cc>
   19784:	mov	r3, r5
   19788:	rsb	r2, r4, #32768	; 0x8000
   1978c:	mov	r1, r7
   19790:	add	r0, r6, r4
   19794:	bl	112b0 <fread_unlocked@plt>
   19798:	add	r4, r4, r0
   1979c:	cmp	r4, #32768	; 0x8000
   197a0:	beq	19800 <__assert_fail@plt+0x8514>
   197a4:	cmp	r0, #0
   197a8:	bne	19778 <__assert_fail@plt+0x848c>
   197ac:	ldr	r3, [r5]
   197b0:	tst	r3, #32
   197b4:	bne	197f0 <__assert_fail@plt+0x8504>
   197b8:	cmp	r4, #0
   197bc:	bne	19814 <__assert_fail@plt+0x8528>
   197c0:	mov	r1, r8
   197c4:	add	r0, sp, #4
   197c8:	bl	1a348 <__assert_fail@plt+0x905c>
   197cc:	mov	r0, r6
   197d0:	bl	2b318 <__assert_fail@plt+0x1a02c>
   197d4:	mov	r0, #0
   197d8:	add	sp, sp, #164	; 0xa4
   197dc:	ldrd	r4, [sp]
   197e0:	ldrd	r6, [sp, #8]
   197e4:	ldrd	r8, [sp, #16]
   197e8:	add	sp, sp, #24
   197ec:	pop	{pc}		; (ldr pc, [sp], #4)
   197f0:	mov	r0, r6
   197f4:	bl	2b318 <__assert_fail@plt+0x1a02c>
   197f8:	mov	r0, #1
   197fc:	b	197d8 <__assert_fail@plt+0x84ec>
   19800:	add	r2, sp, #4
   19804:	mov	r1, r9
   19808:	mov	r0, r6
   1980c:	bl	19894 <__assert_fail@plt+0x85a8>
   19810:	b	19774 <__assert_fail@plt+0x8488>
   19814:	add	r2, sp, #4
   19818:	mov	r1, r4
   1981c:	mov	r0, r6
   19820:	bl	1a3fc <__assert_fail@plt+0x9110>
   19824:	b	197c0 <__assert_fail@plt+0x84d4>
   19828:	movw	r3, #8961	; 0x2301
   1982c:	movt	r3, #26437	; 0x6745
   19830:	str	r3, [r0]
   19834:	movw	r3, #43913	; 0xab89
   19838:	movt	r3, #61389	; 0xefcd
   1983c:	str	r3, [r0, #4]
   19840:	movw	r3, #56574	; 0xdcfe
   19844:	movt	r3, #39098	; 0x98ba
   19848:	str	r3, [r0, #8]
   1984c:	movw	r3, #21622	; 0x5476
   19850:	movt	r3, #4146	; 0x1032
   19854:	str	r3, [r0, #12]
   19858:	mov	r3, #0
   1985c:	str	r3, [r0, #20]
   19860:	str	r3, [r0, #16]
   19864:	str	r3, [r0, #24]
   19868:	bx	lr
   1986c:	ldr	r3, [r0]
   19870:	str	r3, [r1]
   19874:	ldr	r3, [r0, #4]
   19878:	str	r3, [r1, #4]
   1987c:	ldr	r3, [r0, #8]
   19880:	str	r3, [r1, #8]
   19884:	ldr	r3, [r0, #12]
   19888:	str	r3, [r1, #12]
   1988c:	mov	r0, r1
   19890:	bx	lr
   19894:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19898:	strd	r6, [sp, #8]
   1989c:	strd	r8, [sp, #16]
   198a0:	strd	sl, [sp, #24]
   198a4:	str	lr, [sp, #32]
   198a8:	sub	sp, sp, #60	; 0x3c
   198ac:	mov	lr, r2
   198b0:	str	r2, [sp, #52]	; 0x34
   198b4:	bic	r3, r1, #3
   198b8:	ldr	r8, [r2]
   198bc:	ldr	r7, [r2, #4]
   198c0:	ldr	r6, [r2, #8]
   198c4:	ldr	r5, [r2, #12]
   198c8:	ldr	r2, [r2, #16]
   198cc:	add	r2, r1, r2
   198d0:	str	r2, [lr, #16]
   198d4:	ldr	ip, [lr, #20]
   198d8:	cmp	r2, r1
   198dc:	movcs	r2, ip
   198e0:	addcc	r2, ip, #1
   198e4:	str	r2, [lr, #20]
   198e8:	add	r2, r0, r3
   198ec:	cmp	r0, r2
   198f0:	bcs	1a318 <__assert_fail@plt+0x902c>
   198f4:	add	r9, r0, #64	; 0x40
   198f8:	sub	r3, r3, #1
   198fc:	bic	r3, r3, #63	; 0x3f
   19900:	add	r0, r0, #128	; 0x80
   19904:	add	r3, r3, r0
   19908:	str	r3, [sp, #12]
   1990c:	movw	r3, #42104	; 0xa478
   19910:	movt	r3, #55146	; 0xd76a
   19914:	str	r3, [sp, #16]
   19918:	movw	r3, #46934	; 0xb756
   1991c:	movt	r3, #59591	; 0xe8c7
   19920:	str	r3, [sp, #20]
   19924:	movw	r3, #28891	; 0x70db
   19928:	movt	r3, #9248	; 0x2420
   1992c:	str	r3, [sp, #24]
   19930:	movw	r3, #52974	; 0xceee
   19934:	movt	r3, #49597	; 0xc1bd
   19938:	str	r3, [sp, #28]
   1993c:	movw	r3, #50730	; 0xc62a
   19940:	movt	r3, #18311	; 0x4787
   19944:	str	r3, [sp, #32]
   19948:	movw	r3, #17939	; 0x4613
   1994c:	movt	r3, #43056	; 0xa830
   19950:	str	r3, [sp, #36]	; 0x24
   19954:	movw	r3, #38145	; 0x9501
   19958:	movt	r3, #64838	; 0xfd46
   1995c:	str	r3, [sp, #40]	; 0x28
   19960:	movw	r3, #39128	; 0x98d8
   19964:	movt	r3, #27008	; 0x6980
   19968:	str	r3, [sp, #44]	; 0x2c
   1996c:	movw	r3, #55230	; 0xd7be
   19970:	movt	r3, #35164	; 0x895c
   19974:	str	r3, [sp, #48]	; 0x30
   19978:	str	r8, [sp, #4]
   1997c:	ldr	r3, [sp, #4]
   19980:	ldr	r2, [sp, #16]
   19984:	add	r2, r3, r2
   19988:	ldr	r1, [r9, #-64]	; 0xffffffc0
   1998c:	add	r2, r2, r1
   19990:	eor	r3, r6, r5
   19994:	and	r3, r3, r7
   19998:	eor	r3, r3, r5
   1999c:	add	r3, r3, r2
   199a0:	add	r3, r7, r3, ror #25
   199a4:	ldr	r2, [sp, #20]
   199a8:	add	r2, r5, r2
   199ac:	ldr	r1, [r9, #-60]	; 0xffffffc4
   199b0:	add	r2, r2, r1
   199b4:	eor	r1, r7, r6
   199b8:	and	r1, r1, r3
   199bc:	eor	r1, r1, r6
   199c0:	add	r1, r1, r2
   199c4:	add	r1, r3, r1, ror #20
   199c8:	ldr	r2, [sp, #24]
   199cc:	add	r2, r6, r2
   199d0:	ldr	r0, [r9, #-56]	; 0xffffffc8
   199d4:	add	r2, r2, r0
   199d8:	eor	r0, r3, r7
   199dc:	and	r0, r0, r1
   199e0:	eor	r0, r0, r7
   199e4:	add	r0, r0, r2
   199e8:	add	r0, r1, r0, ror #15
   199ec:	ldr	r2, [sp, #28]
   199f0:	add	ip, r7, r2
   199f4:	ldr	r2, [r9, #-52]	; 0xffffffcc
   199f8:	add	ip, ip, r2
   199fc:	eor	r2, r3, r1
   19a00:	and	r2, r2, r0
   19a04:	eor	r2, r2, r3
   19a08:	add	r2, r2, ip
   19a0c:	add	r2, r0, r2, ror #10
   19a10:	movw	ip, #4015	; 0xfaf
   19a14:	movt	ip, #62844	; 0xf57c
   19a18:	ldr	lr, [r9, #-48]	; 0xffffffd0
   19a1c:	add	ip, lr, ip
   19a20:	add	ip, ip, r3
   19a24:	eor	r3, r1, r0
   19a28:	and	r3, r3, r2
   19a2c:	eor	r3, r3, r1
   19a30:	add	r3, r3, ip
   19a34:	add	r3, r2, r3, ror #25
   19a38:	ldr	lr, [r9, #-44]	; 0xffffffd4
   19a3c:	ldr	r4, [sp, #32]
   19a40:	add	ip, lr, r4
   19a44:	add	r1, ip, r1
   19a48:	eor	ip, r0, r2
   19a4c:	and	ip, ip, r3
   19a50:	eor	ip, ip, r0
   19a54:	add	r1, ip, r1
   19a58:	add	r1, r3, r1, ror #20
   19a5c:	ldr	lr, [r9, #-40]	; 0xffffffd8
   19a60:	ldr	r4, [sp, #36]	; 0x24
   19a64:	add	ip, lr, r4
   19a68:	add	r0, ip, r0
   19a6c:	eor	ip, r2, r3
   19a70:	and	ip, ip, r1
   19a74:	eor	ip, ip, r2
   19a78:	add	r0, ip, r0
   19a7c:	add	r0, r1, r0, ror #15
   19a80:	ldr	sl, [r9, #-36]	; 0xffffffdc
   19a84:	ldr	lr, [sp, #40]	; 0x28
   19a88:	add	ip, sl, lr
   19a8c:	add	r2, ip, r2
   19a90:	eor	ip, r3, r1
   19a94:	and	ip, ip, r0
   19a98:	eor	ip, ip, r3
   19a9c:	add	r2, ip, r2
   19aa0:	add	r2, r0, r2, ror #10
   19aa4:	ldr	lr, [r9, #-32]	; 0xffffffe0
   19aa8:	ldr	r4, [sp, #44]	; 0x2c
   19aac:	add	ip, lr, r4
   19ab0:	add	r3, ip, r3
   19ab4:	eor	ip, r1, r0
   19ab8:	and	ip, ip, r2
   19abc:	eor	ip, ip, r1
   19ac0:	add	r3, ip, r3
   19ac4:	add	r3, r2, r3, ror #25
   19ac8:	movw	ip, #63407	; 0xf7af
   19acc:	movt	ip, #35652	; 0x8b44
   19ad0:	ldr	lr, [r9, #-28]	; 0xffffffe4
   19ad4:	add	ip, lr, ip
   19ad8:	add	ip, ip, r1
   19adc:	eor	r1, r0, r2
   19ae0:	and	r1, r1, r3
   19ae4:	eor	r1, r1, r0
   19ae8:	add	r1, r1, ip
   19aec:	add	r1, r3, r1, ror #20
   19af0:	ldr	lr, [r9, #-24]	; 0xffffffe8
   19af4:	sub	ip, lr, #41984	; 0xa400
   19af8:	sub	ip, ip, #79	; 0x4f
   19afc:	add	ip, ip, r0
   19b00:	eor	r0, r2, r3
   19b04:	and	r0, r0, r1
   19b08:	eor	r0, r0, r2
   19b0c:	add	r0, r0, ip
   19b10:	add	r0, r1, r0, ror #15
   19b14:	ldr	lr, [r9, #-20]	; 0xffffffec
   19b18:	ldr	r4, [sp, #48]	; 0x30
   19b1c:	add	ip, lr, r4
   19b20:	add	r2, ip, r2
   19b24:	eor	ip, r3, r1
   19b28:	and	ip, ip, r0
   19b2c:	eor	ip, ip, r3
   19b30:	add	r2, ip, r2
   19b34:	add	r2, r0, r2, ror #10
   19b38:	ldr	r4, [r9, #-16]
   19b3c:	movw	ip, #4386	; 0x1122
   19b40:	movt	ip, #27536	; 0x6b90
   19b44:	add	ip, r4, ip
   19b48:	add	ip, ip, r3
   19b4c:	eor	r3, r1, r0
   19b50:	and	r3, r3, r2
   19b54:	eor	r3, r3, r1
   19b58:	add	r3, r3, ip
   19b5c:	add	r3, r2, r3, ror #25
   19b60:	movw	ip, #29075	; 0x7193
   19b64:	movt	ip, #64920	; 0xfd98
   19b68:	ldr	lr, [r9, #-12]
   19b6c:	add	ip, lr, ip
   19b70:	add	ip, ip, r1
   19b74:	eor	r1, r0, r2
   19b78:	and	r1, r1, r3
   19b7c:	eor	r1, r1, r0
   19b80:	add	r1, r1, ip
   19b84:	add	r1, r3, r1, ror #20
   19b88:	ldr	r8, [r9, #-8]
   19b8c:	movw	ip, #17294	; 0x438e
   19b90:	movt	ip, #42617	; 0xa679
   19b94:	add	ip, r8, ip
   19b98:	add	ip, ip, r0
   19b9c:	eor	r0, r2, r3
   19ba0:	and	r0, r0, r1
   19ba4:	eor	r0, r0, r2
   19ba8:	add	r0, r0, ip
   19bac:	add	r0, r1, r0, ror #15
   19bb0:	ldr	lr, [r9, #-4]
   19bb4:	movw	ip, #2081	; 0x821
   19bb8:	movt	ip, #18868	; 0x49b4
   19bbc:	add	ip, lr, ip
   19bc0:	add	ip, ip, r2
   19bc4:	eor	r2, r3, r1
   19bc8:	and	r2, r2, r0
   19bcc:	eor	r2, r2, r3
   19bd0:	add	r2, r2, ip
   19bd4:	add	r2, r0, r2, ror #10
   19bd8:	movw	ip, #9570	; 0x2562
   19bdc:	movt	ip, #63006	; 0xf61e
   19be0:	ldr	fp, [r9, #-60]	; 0xffffffc4
   19be4:	add	ip, fp, ip
   19be8:	add	ip, ip, r3
   19bec:	eor	r3, r0, r2
   19bf0:	and	r3, r3, r1
   19bf4:	eor	r3, r3, r0
   19bf8:	add	r3, r3, ip
   19bfc:	add	r3, r2, r3, ror #27
   19c00:	movw	ip, #45888	; 0xb340
   19c04:	movt	ip, #49216	; 0xc040
   19c08:	ldr	fp, [r9, #-40]	; 0xffffffd8
   19c0c:	add	ip, fp, ip
   19c10:	add	ip, ip, r1
   19c14:	eor	r1, r2, r3
   19c18:	and	r1, r1, r0
   19c1c:	eor	r1, r1, r2
   19c20:	add	r1, r1, ip
   19c24:	add	r1, r3, r1, ror #23
   19c28:	movw	ip, #23121	; 0x5a51
   19c2c:	movt	ip, #9822	; 0x265e
   19c30:	ldr	fp, [r9, #-20]	; 0xffffffec
   19c34:	add	ip, fp, ip
   19c38:	add	ip, ip, r0
   19c3c:	eor	r0, r3, r1
   19c40:	and	r0, r0, r2
   19c44:	eor	r0, r0, r3
   19c48:	add	r0, r0, ip
   19c4c:	add	r0, r1, r0, ror #18
   19c50:	movw	ip, #51114	; 0xc7aa
   19c54:	movt	ip, #59830	; 0xe9b6
   19c58:	ldr	fp, [r9, #-64]	; 0xffffffc0
   19c5c:	add	ip, fp, ip
   19c60:	add	ip, ip, r2
   19c64:	eor	r2, r1, r0
   19c68:	and	r2, r2, r3
   19c6c:	eor	r2, r2, r1
   19c70:	add	r2, r2, ip
   19c74:	add	r2, r0, r2, ror #12
   19c78:	movw	ip, #4189	; 0x105d
   19c7c:	movt	ip, #54831	; 0xd62f
   19c80:	ldr	fp, [r9, #-44]	; 0xffffffd4
   19c84:	add	ip, fp, ip
   19c88:	add	ip, ip, r3
   19c8c:	eor	r3, r0, r2
   19c90:	and	r3, r3, r1
   19c94:	eor	r3, r3, r0
   19c98:	add	r3, r3, ip
   19c9c:	add	r3, r2, r3, ror #27
   19ca0:	movw	ip, #5203	; 0x1453
   19ca4:	movt	ip, #580	; 0x244
   19ca8:	ldr	fp, [r9, #-24]	; 0xffffffe8
   19cac:	add	ip, fp, ip
   19cb0:	add	ip, ip, r1
   19cb4:	eor	r1, r2, r3
   19cb8:	and	r1, r1, r0
   19cbc:	eor	r1, r1, r2
   19cc0:	add	r1, r1, ip
   19cc4:	add	r1, r3, r1, ror #23
   19cc8:	movw	ip, #59009	; 0xe681
   19ccc:	movt	ip, #55457	; 0xd8a1
   19cd0:	add	ip, lr, ip
   19cd4:	add	ip, ip, r0
   19cd8:	eor	r0, r3, r1
   19cdc:	and	r0, r0, r2
   19ce0:	eor	r0, r0, r3
   19ce4:	add	r0, r0, ip
   19ce8:	add	r0, r1, r0, ror #18
   19cec:	movw	ip, #64456	; 0xfbc8
   19cf0:	movt	ip, #59347	; 0xe7d3
   19cf4:	ldr	fp, [r9, #-48]	; 0xffffffd0
   19cf8:	add	ip, fp, ip
   19cfc:	add	ip, ip, r2
   19d00:	eor	r2, r1, r0
   19d04:	and	r2, r2, r3
   19d08:	eor	r2, r2, r1
   19d0c:	add	r2, r2, ip
   19d10:	add	r2, r0, r2, ror #12
   19d14:	movw	ip, #52710	; 0xcde6
   19d18:	movt	ip, #8673	; 0x21e1
   19d1c:	ldr	fp, [r9, #-28]	; 0xffffffe4
   19d20:	add	ip, fp, ip
   19d24:	add	ip, ip, r3
   19d28:	eor	r3, r0, r2
   19d2c:	and	r3, r3, r1
   19d30:	eor	r3, r3, r0
   19d34:	add	r3, r3, ip
   19d38:	add	r3, r2, r3, ror #27
   19d3c:	movw	ip, #2006	; 0x7d6
   19d40:	movt	ip, #49975	; 0xc337
   19d44:	add	ip, r8, ip
   19d48:	add	ip, ip, r1
   19d4c:	eor	r1, r2, r3
   19d50:	and	r1, r1, r0
   19d54:	eor	r1, r1, r2
   19d58:	add	r1, r1, ip
   19d5c:	add	r1, r3, r1, ror #23
   19d60:	movw	ip, #3463	; 0xd87
   19d64:	movt	ip, #62677	; 0xf4d5
   19d68:	ldr	fp, [r9, #-52]	; 0xffffffcc
   19d6c:	add	ip, fp, ip
   19d70:	add	r0, ip, r0
   19d74:	eor	ip, r3, r1
   19d78:	and	ip, ip, r2
   19d7c:	eor	ip, ip, r3
   19d80:	add	r0, ip, r0
   19d84:	add	r0, r1, r0, ror #18
   19d88:	movw	ip, #5357	; 0x14ed
   19d8c:	movt	ip, #17754	; 0x455a
   19d90:	ldr	fp, [r9, #-32]	; 0xffffffe0
   19d94:	add	ip, fp, ip
   19d98:	add	r2, ip, r2
   19d9c:	eor	ip, r1, r0
   19da0:	and	ip, ip, r3
   19da4:	eor	ip, ip, r1
   19da8:	add	r2, ip, r2
   19dac:	add	r2, r0, r2, ror #12
   19db0:	movw	ip, #59653	; 0xe905
   19db4:	movt	ip, #43491	; 0xa9e3
   19db8:	ldr	fp, [r9, #-12]
   19dbc:	add	ip, fp, ip
   19dc0:	add	r3, ip, r3
   19dc4:	eor	ip, r0, r2
   19dc8:	and	ip, ip, r1
   19dcc:	eor	ip, ip, r0
   19dd0:	add	r3, ip, r3
   19dd4:	add	r3, r2, r3, ror #27
   19dd8:	movw	ip, #41976	; 0xa3f8
   19ddc:	movt	ip, #64751	; 0xfcef
   19de0:	ldr	fp, [r9, #-56]	; 0xffffffc8
   19de4:	add	ip, fp, ip
   19de8:	add	r1, ip, r1
   19dec:	eor	ip, r2, r3
   19df0:	and	ip, ip, r0
   19df4:	eor	ip, ip, r2
   19df8:	add	r1, ip, r1
   19dfc:	add	r1, r3, r1, ror #23
   19e00:	movw	ip, #729	; 0x2d9
   19e04:	movt	ip, #26479	; 0x676f
   19e08:	add	ip, sl, ip
   19e0c:	add	r0, ip, r0
   19e10:	eor	ip, r3, r1
   19e14:	and	ip, ip, r2
   19e18:	eor	ip, ip, r3
   19e1c:	add	ip, ip, r0
   19e20:	add	ip, r1, ip, ror #18
   19e24:	eor	r0, r1, ip
   19e28:	movw	fp, #19594	; 0x4c8a
   19e2c:	movt	fp, #36138	; 0x8d2a
   19e30:	add	fp, r4, fp
   19e34:	add	fp, fp, r2
   19e38:	str	r0, [sp, #8]
   19e3c:	and	r2, r0, r3
   19e40:	eor	r2, r2, r1
   19e44:	add	r2, r2, fp
   19e48:	add	r2, ip, r2, ror #12
   19e4c:	movw	fp, #14658	; 0x3942
   19e50:	movt	fp, #65530	; 0xfffa
   19e54:	ldr	r0, [r9, #-44]	; 0xffffffd4
   19e58:	add	fp, r0, fp
   19e5c:	add	r3, fp, r3
   19e60:	ldr	r0, [sp, #8]
   19e64:	eor	r0, r0, r2
   19e68:	add	r3, r0, r3
   19e6c:	add	r3, r2, r3, ror #28
   19e70:	movw	r0, #63105	; 0xf681
   19e74:	movt	r0, #34673	; 0x8771
   19e78:	ldr	fp, [r9, #-32]	; 0xffffffe0
   19e7c:	add	r0, fp, r0
   19e80:	add	r1, r0, r1
   19e84:	eor	r0, ip, r2
   19e88:	eor	r0, r0, r3
   19e8c:	add	r1, r0, r1
   19e90:	add	r1, r3, r1, ror #21
   19e94:	movw	r0, #24866	; 0x6122
   19e98:	movt	r0, #28061	; 0x6d9d
   19e9c:	ldr	fp, [r9, #-20]	; 0xffffffec
   19ea0:	add	r0, fp, r0
   19ea4:	add	ip, r0, ip
   19ea8:	eor	r0, r2, r3
   19eac:	eor	r0, r0, r1
   19eb0:	add	ip, r0, ip
   19eb4:	add	ip, r1, ip, ror #16
   19eb8:	movw	r0, #14348	; 0x380c
   19ebc:	movt	r0, #64997	; 0xfde5
   19ec0:	add	r0, r8, r0
   19ec4:	add	r2, r0, r2
   19ec8:	eor	r0, r3, r1
   19ecc:	eor	r0, r0, ip
   19ed0:	add	r2, r0, r2
   19ed4:	add	r2, ip, r2, ror #9
   19ed8:	movw	fp, #59972	; 0xea44
   19edc:	movt	fp, #42174	; 0xa4be
   19ee0:	ldr	r0, [r9, #-60]	; 0xffffffc4
   19ee4:	add	fp, r0, fp
   19ee8:	add	r3, fp, r3
   19eec:	eor	r0, r1, ip
   19ef0:	eor	r0, r0, r2
   19ef4:	add	r3, r0, r3
   19ef8:	add	r3, r2, r3, ror #28
   19efc:	movw	r0, #53161	; 0xcfa9
   19f00:	movt	r0, #19422	; 0x4bde
   19f04:	ldr	fp, [r9, #-48]	; 0xffffffd0
   19f08:	add	r0, fp, r0
   19f0c:	add	r1, r0, r1
   19f10:	eor	r0, ip, r2
   19f14:	eor	r0, r0, r3
   19f18:	add	r1, r0, r1
   19f1c:	add	r1, r3, r1, ror #21
   19f20:	movw	r0, #19296	; 0x4b60
   19f24:	movt	r0, #63163	; 0xf6bb
   19f28:	add	r0, sl, r0
   19f2c:	add	ip, r0, ip
   19f30:	eor	r0, r2, r3
   19f34:	eor	r0, r0, r1
   19f38:	add	ip, r0, ip
   19f3c:	add	ip, r1, ip, ror #16
   19f40:	movw	r0, #48240	; 0xbc70
   19f44:	movt	r0, #48831	; 0xbebf
   19f48:	ldr	fp, [r9, #-24]	; 0xffffffe8
   19f4c:	add	r0, fp, r0
   19f50:	add	r2, r0, r2
   19f54:	eor	r0, r3, r1
   19f58:	eor	r0, r0, ip
   19f5c:	add	r2, r0, r2
   19f60:	add	r0, ip, r2, ror #9
   19f64:	movw	r2, #32454	; 0x7ec6
   19f68:	movt	r2, #10395	; 0x289b
   19f6c:	ldr	fp, [r9, #-12]
   19f70:	add	r2, fp, r2
   19f74:	add	r3, r2, r3
   19f78:	eor	r2, r1, ip
   19f7c:	eor	r2, r2, r0
   19f80:	add	r3, r2, r3
   19f84:	add	r3, r0, r3, ror #28
   19f88:	movw	r2, #10234	; 0x27fa
   19f8c:	movt	r2, #60065	; 0xeaa1
   19f90:	ldr	fp, [r9, #-64]	; 0xffffffc0
   19f94:	add	r2, fp, r2
   19f98:	add	r1, r2, r1
   19f9c:	eor	r2, ip, r0
   19fa0:	eor	r2, r2, r3
   19fa4:	add	r1, r2, r1
   19fa8:	add	r2, r3, r1, ror #21
   19fac:	movw	r1, #12421	; 0x3085
   19fb0:	movt	r1, #54511	; 0xd4ef
   19fb4:	ldr	fp, [r9, #-52]	; 0xffffffcc
   19fb8:	add	r1, fp, r1
   19fbc:	add	ip, r1, ip
   19fc0:	eor	r1, r0, r3
   19fc4:	eor	r1, r1, r2
   19fc8:	add	ip, r1, ip
   19fcc:	add	r1, r2, ip, ror #16
   19fd0:	movw	ip, #7429	; 0x1d05
   19fd4:	movt	ip, #1160	; 0x488
   19fd8:	ldr	fp, [r9, #-40]	; 0xffffffd8
   19fdc:	add	ip, fp, ip
   19fe0:	add	r0, ip, r0
   19fe4:	eor	ip, r3, r2
   19fe8:	eor	ip, ip, r1
   19fec:	add	r0, ip, r0
   19ff0:	add	r0, r1, r0, ror #9
   19ff4:	movw	ip, #53305	; 0xd039
   19ff8:	movt	ip, #55764	; 0xd9d4
   19ffc:	ldr	fp, [r9, #-28]	; 0xffffffe4
   1a000:	add	ip, fp, ip
   1a004:	add	r3, ip, r3
   1a008:	eor	ip, r2, r1
   1a00c:	eor	ip, ip, r0
   1a010:	add	r3, ip, r3
   1a014:	add	r3, r0, r3, ror #28
   1a018:	movw	ip, #39397	; 0x99e5
   1a01c:	movt	ip, #59099	; 0xe6db
   1a020:	add	ip, r4, ip
   1a024:	add	r2, ip, r2
   1a028:	eor	ip, r1, r0
   1a02c:	eor	ip, ip, r3
   1a030:	add	r2, ip, r2
   1a034:	add	r2, r3, r2, ror #21
   1a038:	movw	ip, #31992	; 0x7cf8
   1a03c:	movt	ip, #8098	; 0x1fa2
   1a040:	add	ip, lr, ip
   1a044:	add	r1, ip, r1
   1a048:	eor	ip, r0, r3
   1a04c:	eor	ip, ip, r2
   1a050:	add	r1, ip, r1
   1a054:	add	r1, r2, r1, ror #16
   1a058:	movw	ip, #22117	; 0x5665
   1a05c:	movt	ip, #50348	; 0xc4ac
   1a060:	ldr	fp, [r9, #-56]	; 0xffffffc8
   1a064:	add	ip, fp, ip
   1a068:	add	r0, ip, r0
   1a06c:	eor	ip, r3, r2
   1a070:	eor	ip, ip, r1
   1a074:	add	r0, ip, r0
   1a078:	add	r0, r1, r0, ror #9
   1a07c:	movw	ip, #8772	; 0x2244
   1a080:	movt	ip, #62505	; 0xf429
   1a084:	ldr	fp, [r9, #-64]	; 0xffffffc0
   1a088:	add	ip, fp, ip
   1a08c:	add	r3, ip, r3
   1a090:	mvn	ip, r2
   1a094:	orr	ip, ip, r0
   1a098:	eor	ip, ip, r1
   1a09c:	add	r3, ip, r3
   1a0a0:	add	r3, r0, r3, ror #26
   1a0a4:	movw	ip, #65431	; 0xff97
   1a0a8:	movt	ip, #17194	; 0x432a
   1a0ac:	add	ip, sl, ip
   1a0b0:	add	r2, ip, r2
   1a0b4:	mvn	sl, r1
   1a0b8:	orr	sl, sl, r3
   1a0bc:	eor	sl, sl, r0
   1a0c0:	add	r2, sl, r2
   1a0c4:	add	r2, r3, r2, ror #22
   1a0c8:	movw	ip, #9127	; 0x23a7
   1a0cc:	movt	ip, #43924	; 0xab94
   1a0d0:	add	ip, r8, ip
   1a0d4:	add	r1, ip, r1
   1a0d8:	mvn	r8, r0
   1a0dc:	orr	r8, r8, r2
   1a0e0:	eor	r8, r8, r3
   1a0e4:	add	r1, r8, r1
   1a0e8:	add	r1, r2, r1, ror #17
   1a0ec:	movw	ip, #41017	; 0xa039
   1a0f0:	movt	ip, #64659	; 0xfc93
   1a0f4:	ldr	r8, [r9, #-44]	; 0xffffffd4
   1a0f8:	add	ip, r8, ip
   1a0fc:	add	r0, ip, r0
   1a100:	mvn	r8, r3
   1a104:	orr	r8, r8, r1
   1a108:	eor	r8, r8, r2
   1a10c:	add	r0, r8, r0
   1a110:	add	r0, r1, r0, ror #11
   1a114:	movw	ip, #22979	; 0x59c3
   1a118:	movt	ip, #25947	; 0x655b
   1a11c:	add	ip, r4, ip
   1a120:	add	r3, ip, r3
   1a124:	mvn	r4, r2
   1a128:	orr	r4, r4, r0
   1a12c:	eor	r4, r4, r1
   1a130:	add	r3, r4, r3
   1a134:	add	r3, r0, r3, ror #26
   1a138:	movw	ip, #52370	; 0xcc92
   1a13c:	movt	ip, #36620	; 0x8f0c
   1a140:	ldr	r4, [r9, #-52]	; 0xffffffcc
   1a144:	add	ip, r4, ip
   1a148:	add	r2, ip, r2
   1a14c:	mvn	r4, r1
   1a150:	orr	r4, r4, r3
   1a154:	eor	r4, r4, r0
   1a158:	add	r2, r4, r2
   1a15c:	add	r2, r3, r2, ror #22
   1a160:	movw	ip, #62589	; 0xf47d
   1a164:	movt	ip, #65519	; 0xffef
   1a168:	ldr	r4, [r9, #-24]	; 0xffffffe8
   1a16c:	add	ip, r4, ip
   1a170:	add	r1, ip, r1
   1a174:	mvn	r4, r0
   1a178:	orr	r4, r4, r2
   1a17c:	eor	r4, r4, r3
   1a180:	add	r1, r4, r1
   1a184:	add	r1, r2, r1, ror #17
   1a188:	movw	ip, #24017	; 0x5dd1
   1a18c:	movt	ip, #34180	; 0x8584
   1a190:	ldr	r4, [r9, #-60]	; 0xffffffc4
   1a194:	add	ip, r4, ip
   1a198:	add	r0, ip, r0
   1a19c:	mvn	r4, r3
   1a1a0:	orr	r4, r4, r1
   1a1a4:	eor	r4, r4, r2
   1a1a8:	add	r0, r4, r0
   1a1ac:	add	r0, r1, r0, ror #11
   1a1b0:	movw	ip, #32335	; 0x7e4f
   1a1b4:	movt	ip, #28584	; 0x6fa8
   1a1b8:	ldr	r4, [r9, #-32]	; 0xffffffe0
   1a1bc:	add	ip, r4, ip
   1a1c0:	add	r3, ip, r3
   1a1c4:	mvn	r4, r2
   1a1c8:	orr	r4, r4, r0
   1a1cc:	eor	r4, r4, r1
   1a1d0:	add	r3, r4, r3
   1a1d4:	add	r3, r0, r3, ror #26
   1a1d8:	movw	ip, #59104	; 0xe6e0
   1a1dc:	movt	ip, #65068	; 0xfe2c
   1a1e0:	add	ip, lr, ip
   1a1e4:	add	r2, ip, r2
   1a1e8:	mvn	lr, r1
   1a1ec:	orr	lr, lr, r3
   1a1f0:	eor	lr, lr, r0
   1a1f4:	add	r2, lr, r2
   1a1f8:	add	r2, r3, r2, ror #22
   1a1fc:	movw	ip, #17172	; 0x4314
   1a200:	movt	ip, #41729	; 0xa301
   1a204:	ldr	lr, [r9, #-40]	; 0xffffffd8
   1a208:	add	ip, lr, ip
   1a20c:	add	r1, ip, r1
   1a210:	mvn	lr, r0
   1a214:	orr	lr, lr, r2
   1a218:	eor	lr, lr, r3
   1a21c:	add	r1, lr, r1
   1a220:	add	r1, r2, r1, ror #17
   1a224:	movw	ip, #4513	; 0x11a1
   1a228:	movt	ip, #19976	; 0x4e08
   1a22c:	ldr	lr, [r9, #-12]
   1a230:	add	ip, lr, ip
   1a234:	add	r0, ip, r0
   1a238:	mvn	lr, r3
   1a23c:	orr	lr, lr, r1
   1a240:	eor	lr, lr, r2
   1a244:	add	r0, lr, r0
   1a248:	add	r0, r1, r0, ror #11
   1a24c:	movw	ip, #32386	; 0x7e82
   1a250:	movt	ip, #63315	; 0xf753
   1a254:	ldr	lr, [r9, #-48]	; 0xffffffd0
   1a258:	add	ip, lr, ip
   1a25c:	add	r3, ip, r3
   1a260:	mvn	lr, r2
   1a264:	orr	lr, lr, r0
   1a268:	eor	lr, lr, r1
   1a26c:	add	r3, lr, r3
   1a270:	add	r3, r0, r3, ror #26
   1a274:	movw	ip, #62005	; 0xf235
   1a278:	movt	ip, #48442	; 0xbd3a
   1a27c:	ldr	lr, [r9, #-20]	; 0xffffffec
   1a280:	add	ip, lr, ip
   1a284:	add	r2, ip, r2
   1a288:	mvn	lr, r1
   1a28c:	orr	lr, lr, r3
   1a290:	eor	lr, lr, r0
   1a294:	add	r2, lr, r2
   1a298:	add	r2, r3, r2, ror #22
   1a29c:	movw	ip, #53947	; 0xd2bb
   1a2a0:	movt	ip, #10967	; 0x2ad7
   1a2a4:	ldr	lr, [r9, #-56]	; 0xffffffc8
   1a2a8:	add	ip, lr, ip
   1a2ac:	add	r1, ip, r1
   1a2b0:	mvn	lr, r0
   1a2b4:	orr	lr, lr, r2
   1a2b8:	eor	lr, lr, r3
   1a2bc:	add	r1, lr, r1
   1a2c0:	add	r1, r2, r1, ror #17
   1a2c4:	movw	ip, #54161	; 0xd391
   1a2c8:	movt	ip, #60294	; 0xeb86
   1a2cc:	ldr	lr, [r9, #-28]	; 0xffffffe4
   1a2d0:	add	ip, lr, ip
   1a2d4:	add	r0, ip, r0
   1a2d8:	mvn	lr, r3
   1a2dc:	orr	lr, lr, r1
   1a2e0:	eor	lr, lr, r2
   1a2e4:	add	r0, lr, r0
   1a2e8:	add	r0, r1, r0, ror #11
   1a2ec:	ldr	ip, [sp, #4]
   1a2f0:	add	r3, ip, r3
   1a2f4:	str	r3, [sp, #4]
   1a2f8:	add	r7, r7, r0
   1a2fc:	add	r6, r6, r1
   1a300:	add	r5, r5, r2
   1a304:	add	r9, r9, #64	; 0x40
   1a308:	ldr	r3, [sp, #12]
   1a30c:	cmp	r9, r3
   1a310:	bne	1997c <__assert_fail@plt+0x8690>
   1a314:	ldr	r8, [sp, #4]
   1a318:	ldr	r3, [sp, #52]	; 0x34
   1a31c:	str	r8, [r3]
   1a320:	str	r7, [r3, #4]
   1a324:	str	r6, [r3, #8]
   1a328:	str	r5, [r3, #12]
   1a32c:	add	sp, sp, #60	; 0x3c
   1a330:	ldrd	r4, [sp]
   1a334:	ldrd	r6, [sp, #8]
   1a338:	ldrd	r8, [sp, #16]
   1a33c:	ldrd	sl, [sp, #24]
   1a340:	add	sp, sp, #32
   1a344:	pop	{pc}		; (ldr pc, [sp], #4)
   1a348:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1a34c:	strd	r6, [sp, #8]
   1a350:	str	r8, [sp, #16]
   1a354:	str	lr, [sp, #20]
   1a358:	mov	r4, r0
   1a35c:	mov	r6, r1
   1a360:	ldr	r0, [r0, #24]
   1a364:	cmp	r0, #56	; 0x38
   1a368:	movcc	r5, #16
   1a36c:	movcs	r5, #32
   1a370:	ldr	r3, [r4, #16]
   1a374:	add	r3, r0, r3
   1a378:	str	r3, [r4, #16]
   1a37c:	cmp	r3, r0
   1a380:	bcs	1a390 <__assert_fail@plt+0x90a4>
   1a384:	ldr	r2, [r4, #20]
   1a388:	add	r2, r2, #1
   1a38c:	str	r2, [r4, #20]
   1a390:	add	r2, r4, r5, lsl #2
   1a394:	lsl	r1, r3, #3
   1a398:	str	r1, [r2, #20]
   1a39c:	ldr	r1, [r4, #20]
   1a3a0:	lsr	r3, r3, #29
   1a3a4:	orr	r3, r3, r1, lsl #3
   1a3a8:	str	r3, [r2, #24]
   1a3ac:	add	r7, r4, #28
   1a3b0:	sub	r5, r5, #-1073741822	; 0xc0000002
   1a3b4:	lsl	r5, r5, #2
   1a3b8:	sub	r2, r5, r0
   1a3bc:	movw	r1, #13380	; 0x3444
   1a3c0:	movt	r1, #3
   1a3c4:	add	r0, r7, r0
   1a3c8:	bl	11058 <memcpy@plt>
   1a3cc:	mov	r2, r4
   1a3d0:	add	r1, r5, #8
   1a3d4:	mov	r0, r7
   1a3d8:	bl	19894 <__assert_fail@plt+0x85a8>
   1a3dc:	mov	r1, r6
   1a3e0:	mov	r0, r4
   1a3e4:	bl	1986c <__assert_fail@plt+0x8580>
   1a3e8:	ldrd	r4, [sp]
   1a3ec:	ldrd	r6, [sp, #8]
   1a3f0:	ldr	r8, [sp, #16]
   1a3f4:	add	sp, sp, #20
   1a3f8:	pop	{pc}		; (ldr pc, [sp], #4)
   1a3fc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1a400:	strd	r6, [sp, #8]
   1a404:	strd	r8, [sp, #16]
   1a408:	strd	sl, [sp, #24]
   1a40c:	str	lr, [sp, #32]
   1a410:	sub	sp, sp, #4
   1a414:	mov	r4, r0
   1a418:	mov	r6, r1
   1a41c:	mov	r5, r2
   1a420:	ldr	r7, [r2, #24]
   1a424:	cmp	r7, #0
   1a428:	bne	1a4e4 <__assert_fail@plt+0x91f8>
   1a42c:	cmp	r6, #63	; 0x3f
   1a430:	bls	1a4c0 <__assert_fail@plt+0x91d4>
   1a434:	tst	r4, #3
   1a438:	beq	1a558 <__assert_fail@plt+0x926c>
   1a43c:	cmp	r6, #64	; 0x40
   1a440:	bls	1a578 <__assert_fail@plt+0x928c>
   1a444:	sub	sl, r6, #65	; 0x41
   1a448:	lsr	sl, sl, #6
   1a44c:	add	r8, sl, #1
   1a450:	add	r8, r4, r8, lsl #6
   1a454:	add	r7, r5, #28
   1a458:	mov	r9, #64	; 0x40
   1a45c:	mov	r3, r4
   1a460:	mov	r2, r7
   1a464:	add	fp, r4, #64	; 0x40
   1a468:	ldr	lr, [r3]
   1a46c:	ldr	ip, [r3, #4]
   1a470:	ldr	r0, [r3, #8]
   1a474:	ldr	r1, [r3, #12]
   1a478:	str	lr, [r2]
   1a47c:	str	ip, [r2, #4]
   1a480:	str	r0, [r2, #8]
   1a484:	str	r1, [r2, #12]
   1a488:	add	r3, r3, #16
   1a48c:	add	r2, r2, #16
   1a490:	cmp	r3, fp
   1a494:	bne	1a468 <__assert_fail@plt+0x917c>
   1a498:	mov	r2, r5
   1a49c:	mov	r1, r9
   1a4a0:	mov	r0, r7
   1a4a4:	bl	19894 <__assert_fail@plt+0x85a8>
   1a4a8:	add	r4, r4, #64	; 0x40
   1a4ac:	cmp	r4, r8
   1a4b0:	bne	1a45c <__assert_fail@plt+0x9170>
   1a4b4:	sub	r6, r6, #64	; 0x40
   1a4b8:	sub	r6, r6, sl, lsl #6
   1a4bc:	mov	r4, r8
   1a4c0:	cmp	r6, #0
   1a4c4:	bne	1a578 <__assert_fail@plt+0x928c>
   1a4c8:	add	sp, sp, #4
   1a4cc:	ldrd	r4, [sp]
   1a4d0:	ldrd	r6, [sp, #8]
   1a4d4:	ldrd	r8, [sp, #16]
   1a4d8:	ldrd	sl, [sp, #24]
   1a4dc:	add	sp, sp, #32
   1a4e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1a4e4:	rsb	r8, r7, #128	; 0x80
   1a4e8:	cmp	r8, r1
   1a4ec:	movcs	r8, r1
   1a4f0:	add	r9, r2, #28
   1a4f4:	mov	r2, r8
   1a4f8:	mov	r1, r0
   1a4fc:	add	r0, r9, r7
   1a500:	bl	11058 <memcpy@plt>
   1a504:	ldr	r1, [r5, #24]
   1a508:	add	r1, r8, r1
   1a50c:	str	r1, [r5, #24]
   1a510:	cmp	r1, #64	; 0x40
   1a514:	bhi	1a524 <__assert_fail@plt+0x9238>
   1a518:	add	r4, r4, r8
   1a51c:	sub	r6, r6, r8
   1a520:	b	1a42c <__assert_fail@plt+0x9140>
   1a524:	mov	r2, r5
   1a528:	bic	r1, r1, #63	; 0x3f
   1a52c:	mov	r0, r9
   1a530:	bl	19894 <__assert_fail@plt+0x85a8>
   1a534:	ldr	r2, [r5, #24]
   1a538:	and	r2, r2, #63	; 0x3f
   1a53c:	str	r2, [r5, #24]
   1a540:	add	r1, r7, r8
   1a544:	bic	r1, r1, #63	; 0x3f
   1a548:	add	r1, r9, r1
   1a54c:	mov	r0, r9
   1a550:	bl	11058 <memcpy@plt>
   1a554:	b	1a518 <__assert_fail@plt+0x922c>
   1a558:	bic	r7, r6, #63	; 0x3f
   1a55c:	mov	r2, r5
   1a560:	mov	r1, r7
   1a564:	mov	r0, r4
   1a568:	bl	19894 <__assert_fail@plt+0x85a8>
   1a56c:	add	r4, r4, r7
   1a570:	and	r6, r6, #63	; 0x3f
   1a574:	b	1a4c0 <__assert_fail@plt+0x91d4>
   1a578:	ldr	r7, [r5, #24]
   1a57c:	add	r8, r5, #28
   1a580:	mov	r2, r6
   1a584:	mov	r1, r4
   1a588:	add	r0, r8, r7
   1a58c:	bl	11058 <memcpy@plt>
   1a590:	add	r6, r7, r6
   1a594:	cmp	r6, #63	; 0x3f
   1a598:	bhi	1a5a4 <__assert_fail@plt+0x92b8>
   1a59c:	str	r6, [r5, #24]
   1a5a0:	b	1a4c8 <__assert_fail@plt+0x91dc>
   1a5a4:	mov	r2, r5
   1a5a8:	mov	r1, #64	; 0x40
   1a5ac:	mov	r0, r8
   1a5b0:	bl	19894 <__assert_fail@plt+0x85a8>
   1a5b4:	sub	r6, r6, #64	; 0x40
   1a5b8:	mov	r2, r6
   1a5bc:	add	r1, r5, #92	; 0x5c
   1a5c0:	mov	r0, r8
   1a5c4:	bl	11058 <memcpy@plt>
   1a5c8:	b	1a59c <__assert_fail@plt+0x92b0>
   1a5cc:	strd	r4, [sp, #-16]!
   1a5d0:	str	r6, [sp, #8]
   1a5d4:	str	lr, [sp, #12]
   1a5d8:	sub	sp, sp, #160	; 0xa0
   1a5dc:	mov	r5, r0
   1a5e0:	mov	r6, r1
   1a5e4:	mov	r4, r2
   1a5e8:	add	r0, sp, #4
   1a5ec:	bl	19828 <__assert_fail@plt+0x853c>
   1a5f0:	add	r2, sp, #4
   1a5f4:	mov	r1, r6
   1a5f8:	mov	r0, r5
   1a5fc:	bl	1a3fc <__assert_fail@plt+0x9110>
   1a600:	mov	r1, r4
   1a604:	add	r0, sp, #4
   1a608:	bl	1a348 <__assert_fail@plt+0x905c>
   1a60c:	add	sp, sp, #160	; 0xa0
   1a610:	ldrd	r4, [sp]
   1a614:	ldr	r6, [sp, #8]
   1a618:	add	sp, sp, #12
   1a61c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a620:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1a624:	strd	r6, [sp, #8]
   1a628:	strd	r8, [sp, #16]
   1a62c:	str	lr, [sp, #24]
   1a630:	sub	sp, sp, #164	; 0xa4
   1a634:	mov	r5, r0
   1a638:	mov	r8, r1
   1a63c:	movw	r0, #32840	; 0x8048
   1a640:	bl	2f624 <__assert_fail@plt+0x1e338>
   1a644:	subs	r6, r0, #0
   1a648:	moveq	r0, #1
   1a64c:	beq	1a6c4 <__assert_fail@plt+0x93d8>
   1a650:	mov	r0, sp
   1a654:	bl	1a71c <__assert_fail@plt+0x9430>
   1a658:	mov	r7, #1
   1a65c:	mov	r9, #32768	; 0x8000
   1a660:	mov	r4, #0
   1a664:	ldr	r3, [r5]
   1a668:	tst	r3, #16
   1a66c:	bne	1a6a4 <__assert_fail@plt+0x93b8>
   1a670:	mov	r3, r5
   1a674:	rsb	r2, r4, #32768	; 0x8000
   1a678:	mov	r1, r7
   1a67c:	add	r0, r6, r4
   1a680:	bl	112b0 <fread_unlocked@plt>
   1a684:	add	r4, r4, r0
   1a688:	cmp	r4, #32768	; 0x8000
   1a68c:	beq	1a6ec <__assert_fail@plt+0x9400>
   1a690:	cmp	r0, #0
   1a694:	bne	1a664 <__assert_fail@plt+0x9378>
   1a698:	ldr	r3, [r5]
   1a69c:	tst	r3, #32
   1a6a0:	bne	1a6dc <__assert_fail@plt+0x93f0>
   1a6a4:	cmp	r4, #0
   1a6a8:	bne	1a700 <__assert_fail@plt+0x9414>
   1a6ac:	mov	r1, r8
   1a6b0:	mov	r0, sp
   1a6b4:	bl	1bb74 <__assert_fail@plt+0xa888>
   1a6b8:	mov	r0, r6
   1a6bc:	bl	2b318 <__assert_fail@plt+0x1a02c>
   1a6c0:	mov	r0, #0
   1a6c4:	add	sp, sp, #164	; 0xa4
   1a6c8:	ldrd	r4, [sp]
   1a6cc:	ldrd	r6, [sp, #8]
   1a6d0:	ldrd	r8, [sp, #16]
   1a6d4:	add	sp, sp, #24
   1a6d8:	pop	{pc}		; (ldr pc, [sp], #4)
   1a6dc:	mov	r0, r6
   1a6e0:	bl	2b318 <__assert_fail@plt+0x1a02c>
   1a6e4:	mov	r0, #1
   1a6e8:	b	1a6c4 <__assert_fail@plt+0x93d8>
   1a6ec:	mov	r2, sp
   1a6f0:	mov	r1, r9
   1a6f4:	mov	r0, r6
   1a6f8:	bl	1a7e4 <__assert_fail@plt+0x94f8>
   1a6fc:	b	1a660 <__assert_fail@plt+0x9374>
   1a700:	mov	r2, sp
   1a704:	mov	r1, r4
   1a708:	mov	r0, r6
   1a70c:	bl	1bc30 <__assert_fail@plt+0xa944>
   1a710:	b	1a6ac <__assert_fail@plt+0x93c0>
   1a714:	str	r1, [r0]
   1a718:	bx	lr
   1a71c:	movw	r3, #8961	; 0x2301
   1a720:	movt	r3, #26437	; 0x6745
   1a724:	str	r3, [r0]
   1a728:	movw	r3, #43913	; 0xab89
   1a72c:	movt	r3, #61389	; 0xefcd
   1a730:	str	r3, [r0, #4]
   1a734:	movw	r3, #56574	; 0xdcfe
   1a738:	movt	r3, #39098	; 0x98ba
   1a73c:	str	r3, [r0, #8]
   1a740:	movw	r3, #21622	; 0x5476
   1a744:	movt	r3, #4146	; 0x1032
   1a748:	str	r3, [r0, #12]
   1a74c:	movw	r3, #57840	; 0xe1f0
   1a750:	movt	r3, #50130	; 0xc3d2
   1a754:	str	r3, [r0, #16]
   1a758:	mov	r3, #0
   1a75c:	str	r3, [r0, #24]
   1a760:	str	r3, [r0, #20]
   1a764:	str	r3, [r0, #28]
   1a768:	bx	lr
   1a76c:	strd	r4, [sp, #-16]!
   1a770:	str	r6, [sp, #8]
   1a774:	str	lr, [sp, #12]
   1a778:	mov	r5, r0
   1a77c:	mov	r4, r1
   1a780:	ldr	r1, [r0]
   1a784:	rev	r1, r1
   1a788:	mov	r0, r4
   1a78c:	bl	1a714 <__assert_fail@plt+0x9428>
   1a790:	ldr	r1, [r5, #4]
   1a794:	rev	r1, r1
   1a798:	add	r0, r4, #4
   1a79c:	bl	1a714 <__assert_fail@plt+0x9428>
   1a7a0:	ldr	r1, [r5, #8]
   1a7a4:	rev	r1, r1
   1a7a8:	add	r0, r4, #8
   1a7ac:	bl	1a714 <__assert_fail@plt+0x9428>
   1a7b0:	ldr	r1, [r5, #12]
   1a7b4:	rev	r1, r1
   1a7b8:	add	r0, r4, #12
   1a7bc:	bl	1a714 <__assert_fail@plt+0x9428>
   1a7c0:	ldr	r1, [r5, #16]
   1a7c4:	rev	r1, r1
   1a7c8:	add	r0, r4, #16
   1a7cc:	bl	1a714 <__assert_fail@plt+0x9428>
   1a7d0:	mov	r0, r4
   1a7d4:	ldrd	r4, [sp]
   1a7d8:	ldr	r6, [sp, #8]
   1a7dc:	add	sp, sp, #12
   1a7e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1a7e4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1a7e8:	strd	r6, [sp, #8]
   1a7ec:	strd	r8, [sp, #16]
   1a7f0:	strd	sl, [sp, #24]
   1a7f4:	str	lr, [sp, #32]
   1a7f8:	sub	sp, sp, #156	; 0x9c
   1a7fc:	mov	r4, r0
   1a800:	mov	r8, r2
   1a804:	str	r2, [sp, #80]	; 0x50
   1a808:	bic	r5, r1, #3
   1a80c:	ldr	ip, [r2]
   1a810:	ldr	r3, [r2, #4]
   1a814:	ldr	lr, [r2, #8]
   1a818:	ldr	r2, [r2, #12]
   1a81c:	ldr	r0, [r8, #16]
   1a820:	ldr	r6, [r8, #20]
   1a824:	add	r6, r1, r6
   1a828:	str	r6, [r8, #20]
   1a82c:	ldr	r7, [r8, #24]
   1a830:	cmp	r6, r1
   1a834:	movcs	r6, r7
   1a838:	addcc	r6, r7, #1
   1a83c:	str	r6, [r8, #24]
   1a840:	add	r1, r4, r5
   1a844:	cmp	r4, r1
   1a848:	bcs	1bb58 <__assert_fail@plt+0xa86c>
   1a84c:	sub	r1, r4, #4
   1a850:	str	r1, [sp, #76]	; 0x4c
   1a854:	sub	r1, r5, #1
   1a858:	bic	r1, r1, #63	; 0x3f
   1a85c:	add	r4, r4, #60	; 0x3c
   1a860:	add	r1, r1, r4
   1a864:	str	r1, [sp, #84]	; 0x54
   1a868:	movw	r1, #31129	; 0x7999
   1a86c:	movt	r1, #23170	; 0x5a82
   1a870:	str	r1, [sp, #16]
   1a874:	movw	r1, #60321	; 0xeba1
   1a878:	movt	r1, #28377	; 0x6ed9
   1a87c:	str	r1, [sp]
   1a880:	movw	r1, #48348	; 0xbcdc
   1a884:	movt	r1, #36635	; 0x8f1b
   1a888:	str	r1, [sp, #8]
   1a88c:	movw	r1, #49622	; 0xc1d6
   1a890:	movt	r1, #51810	; 0xca62
   1a894:	str	r1, [sp, #4]
   1a898:	mov	r4, r3
   1a89c:	mov	r1, r2
   1a8a0:	mov	r5, lr
   1a8a4:	add	r2, sp, #88	; 0x58
   1a8a8:	ldr	lr, [sp, #76]	; 0x4c
   1a8ac:	ldr	r3, [lr, #4]!
   1a8b0:	rev	r3, r3
   1a8b4:	str	r3, [r2], #4
   1a8b8:	add	r3, sp, #152	; 0x98
   1a8bc:	cmp	r2, r3
   1a8c0:	bne	1a8ac <__assert_fail@plt+0x95c0>
   1a8c4:	ldr	r6, [sp, #88]	; 0x58
   1a8c8:	ldr	r7, [sp, #16]
   1a8cc:	add	r3, r6, r7
   1a8d0:	add	r0, r3, r0
   1a8d4:	add	r0, r0, ip, ror #27
   1a8d8:	eor	r2, r5, r1
   1a8dc:	and	r2, r2, r4
   1a8e0:	eor	r2, r2, r1
   1a8e4:	add	r0, r2, r0
   1a8e8:	ror	r4, r4, #2
   1a8ec:	eor	lr, r4, r5
   1a8f0:	and	lr, lr, ip
   1a8f4:	eor	lr, lr, r5
   1a8f8:	ldr	r3, [sp, #92]	; 0x5c
   1a8fc:	add	r3, r3, r7
   1a900:	add	r1, r3, r1
   1a904:	add	r1, lr, r1
   1a908:	add	r1, r1, r0, ror #27
   1a90c:	ror	r3, ip, #2
   1a910:	eor	ip, r4, r3
   1a914:	and	ip, ip, r0
   1a918:	eor	ip, ip, r4
   1a91c:	ldr	r2, [sp, #96]	; 0x60
   1a920:	add	r2, r2, r7
   1a924:	add	r2, r2, r5
   1a928:	add	ip, ip, r2
   1a92c:	add	ip, ip, r1, ror #27
   1a930:	ror	r2, r0, #2
   1a934:	ldr	r8, [sp, #100]	; 0x64
   1a938:	eor	r0, r3, r2
   1a93c:	and	r0, r0, r1
   1a940:	eor	r0, r0, r3
   1a944:	mov	r5, r7
   1a948:	add	lr, r8, r7
   1a94c:	add	r4, lr, r4
   1a950:	add	r0, r0, r4
   1a954:	add	r0, r0, ip, ror #27
   1a958:	ror	lr, r1, #2
   1a95c:	ldr	r9, [sp, #104]	; 0x68
   1a960:	eor	r1, r2, lr
   1a964:	and	r1, r1, ip
   1a968:	eor	r1, r1, r2
   1a96c:	add	r4, r9, r7
   1a970:	add	r3, r4, r3
   1a974:	add	r1, r1, r3
   1a978:	add	r1, r1, r0, ror #27
   1a97c:	ror	ip, ip, #2
   1a980:	ldr	sl, [sp, #108]	; 0x6c
   1a984:	eor	r3, lr, ip
   1a988:	and	r3, r3, r0
   1a98c:	eor	r3, r3, lr
   1a990:	add	r4, sl, r7
   1a994:	add	r2, r4, r2
   1a998:	add	r2, r3, r2
   1a99c:	add	r2, r2, r1, ror #27
   1a9a0:	ror	r0, r0, #2
   1a9a4:	eor	r3, ip, r0
   1a9a8:	and	r3, r3, r1
   1a9ac:	eor	r3, r3, ip
   1a9b0:	ldr	r4, [sp, #112]	; 0x70
   1a9b4:	add	r4, r4, r7
   1a9b8:	add	lr, r4, lr
   1a9bc:	add	r3, r3, lr
   1a9c0:	add	r3, r3, r2, ror #27
   1a9c4:	ror	r1, r1, #2
   1a9c8:	eor	lr, r0, r1
   1a9cc:	and	lr, lr, r2
   1a9d0:	eor	lr, lr, r0
   1a9d4:	ldr	r4, [sp, #116]	; 0x74
   1a9d8:	add	r4, r4, r7
   1a9dc:	add	ip, r4, ip
   1a9e0:	add	lr, lr, ip
   1a9e4:	add	lr, lr, r3, ror #27
   1a9e8:	ror	r2, r2, #2
   1a9ec:	ldr	fp, [sp, #120]	; 0x78
   1a9f0:	eor	ip, r1, r2
   1a9f4:	and	ip, ip, r3
   1a9f8:	eor	ip, ip, r1
   1a9fc:	add	r4, fp, r7
   1aa00:	add	r0, r4, r0
   1aa04:	add	ip, ip, r0
   1aa08:	add	ip, ip, lr, ror #27
   1aa0c:	ror	r3, r3, #2
   1aa10:	eor	r0, r2, r3
   1aa14:	and	r0, r0, lr
   1aa18:	eor	r0, r0, r2
   1aa1c:	ldr	r4, [sp, #124]	; 0x7c
   1aa20:	add	r4, r4, r7
   1aa24:	add	r1, r4, r1
   1aa28:	add	r0, r0, r1
   1aa2c:	add	r0, r0, ip, ror #27
   1aa30:	ror	lr, lr, #2
   1aa34:	eor	r1, r3, lr
   1aa38:	and	r1, r1, ip
   1aa3c:	eor	r1, r1, r3
   1aa40:	ldr	r4, [sp, #128]	; 0x80
   1aa44:	add	r4, r4, r7
   1aa48:	add	r2, r4, r2
   1aa4c:	add	r1, r1, r2
   1aa50:	add	r1, r1, r0, ror #27
   1aa54:	ror	ip, ip, #2
   1aa58:	eor	r2, lr, ip
   1aa5c:	and	r2, r2, r0
   1aa60:	eor	r2, r2, lr
   1aa64:	ldr	r4, [sp, #132]	; 0x84
   1aa68:	add	r4, r4, r7
   1aa6c:	add	r3, r4, r3
   1aa70:	add	r2, r2, r3
   1aa74:	add	r2, r2, r1, ror #27
   1aa78:	ror	r0, r0, #2
   1aa7c:	eor	r3, ip, r0
   1aa80:	and	r3, r3, r1
   1aa84:	eor	r3, r3, ip
   1aa88:	ldr	r7, [sp, #136]	; 0x88
   1aa8c:	add	r4, r7, r5
   1aa90:	add	lr, r4, lr
   1aa94:	add	r3, r3, lr
   1aa98:	add	r3, r3, r2, ror #27
   1aa9c:	ror	r1, r1, #2
   1aaa0:	eor	r5, r0, r1
   1aaa4:	and	r5, r5, r2
   1aaa8:	eor	r5, r5, r0
   1aaac:	ldr	lr, [sp, #140]	; 0x8c
   1aab0:	ldr	r7, [sp, #16]
   1aab4:	add	lr, lr, r7
   1aab8:	add	ip, lr, ip
   1aabc:	add	r5, r5, ip
   1aac0:	add	r5, r5, r3, ror #27
   1aac4:	ror	r2, r2, #2
   1aac8:	eor	ip, r1, r2
   1aacc:	and	ip, ip, r3
   1aad0:	eor	ip, ip, r1
   1aad4:	ldr	lr, [sp, #144]	; 0x90
   1aad8:	add	lr, lr, r7
   1aadc:	add	r0, lr, r0
   1aae0:	add	ip, ip, r0
   1aae4:	add	ip, ip, r5, ror #27
   1aae8:	ror	r3, r3, #2
   1aaec:	eor	r0, r2, r3
   1aaf0:	and	r0, r0, r5
   1aaf4:	eor	r0, r0, r2
   1aaf8:	ldr	lr, [sp, #148]	; 0x94
   1aafc:	add	lr, lr, r7
   1ab00:	add	r1, lr, r1
   1ab04:	add	r0, r0, r1
   1ab08:	add	r0, r0, ip, ror #27
   1ab0c:	ror	r5, r5, #2
   1ab10:	ldr	r1, [sp, #96]	; 0x60
   1ab14:	eor	r4, r6, r1
   1ab18:	eor	r4, r4, fp
   1ab1c:	ldr	r1, [sp, #140]	; 0x8c
   1ab20:	eor	r4, r4, r1
   1ab24:	ror	r4, r4, #31
   1ab28:	eor	r1, r3, r5
   1ab2c:	and	r1, r1, ip
   1ab30:	eor	r1, r1, r3
   1ab34:	add	lr, r4, r7
   1ab38:	add	r2, lr, r2
   1ab3c:	add	r1, r1, r2
   1ab40:	add	r1, r1, r0, ror #27
   1ab44:	ror	ip, ip, #2
   1ab48:	ldr	r2, [sp, #92]	; 0x5c
   1ab4c:	eor	lr, r2, r8
   1ab50:	ldr	r2, [sp, #124]	; 0x7c
   1ab54:	eor	lr, lr, r2
   1ab58:	ldr	r2, [sp, #144]	; 0x90
   1ab5c:	eor	lr, lr, r2
   1ab60:	ror	lr, lr, #31
   1ab64:	eor	r2, r5, ip
   1ab68:	and	r2, r2, r0
   1ab6c:	eor	r2, r2, r5
   1ab70:	str	lr, [sp, #12]
   1ab74:	add	r6, lr, r7
   1ab78:	add	r3, r6, r3
   1ab7c:	add	r2, r2, r3
   1ab80:	add	r2, r2, r1, ror #27
   1ab84:	ror	r0, r0, #2
   1ab88:	ldr	r3, [sp, #96]	; 0x60
   1ab8c:	eor	r3, r3, r9
   1ab90:	ldr	lr, [sp, #128]	; 0x80
   1ab94:	eor	r3, r3, lr
   1ab98:	ldr	lr, [sp, #148]	; 0x94
   1ab9c:	eor	r3, r3, lr
   1aba0:	ror	r3, r3, #31
   1aba4:	mov	r7, r3
   1aba8:	eor	r3, ip, r0
   1abac:	and	r3, r3, r1
   1abb0:	eor	r3, r3, ip
   1abb4:	str	r7, [sp, #20]
   1abb8:	mov	r6, r7
   1abbc:	ldr	r7, [sp, #16]
   1abc0:	add	r6, r6, r7
   1abc4:	add	r5, r6, r5
   1abc8:	add	r3, r3, r5
   1abcc:	add	r3, r3, r2, ror #27
   1abd0:	ror	r1, r1, #2
   1abd4:	eor	r5, r8, sl
   1abd8:	ldr	lr, [sp, #132]	; 0x84
   1abdc:	eor	r5, r5, lr
   1abe0:	eor	r5, r5, r4
   1abe4:	ror	r8, r5, #31
   1abe8:	eor	r5, r0, r1
   1abec:	and	r5, r5, r2
   1abf0:	eor	r5, r5, r0
   1abf4:	str	r8, [sp, #24]
   1abf8:	add	r6, r8, r7
   1abfc:	add	ip, r6, ip
   1ac00:	add	r5, r5, ip
   1ac04:	add	r5, r5, r3, ror #27
   1ac08:	ror	r2, r2, #2
   1ac0c:	ldr	ip, [sp, #112]	; 0x70
   1ac10:	eor	ip, r9, ip
   1ac14:	ldr	lr, [sp, #136]	; 0x88
   1ac18:	eor	ip, ip, lr
   1ac1c:	ldr	lr, [sp, #12]
   1ac20:	eor	ip, ip, lr
   1ac24:	ror	ip, ip, #31
   1ac28:	eor	r9, r1, r2
   1ac2c:	eor	r9, r9, r3
   1ac30:	ldr	r8, [sp]
   1ac34:	add	r6, ip, r8
   1ac38:	add	r0, r6, r0
   1ac3c:	add	r9, r9, r0
   1ac40:	add	r9, r9, r5, ror #27
   1ac44:	ror	r3, r3, #2
   1ac48:	ldr	r0, [sp, #116]	; 0x74
   1ac4c:	eor	r0, sl, r0
   1ac50:	ldr	lr, [sp, #140]	; 0x8c
   1ac54:	eor	r0, r0, lr
   1ac58:	ldr	r6, [sp, #20]
   1ac5c:	eor	r0, r0, r6
   1ac60:	ror	r0, r0, #31
   1ac64:	eor	r7, r2, r3
   1ac68:	eor	r7, r7, r5
   1ac6c:	add	r6, r0, r8
   1ac70:	add	r1, r6, r1
   1ac74:	add	r7, r7, r1
   1ac78:	add	r7, r7, r9, ror #27
   1ac7c:	ror	r5, r5, #2
   1ac80:	ldr	r1, [sp, #112]	; 0x70
   1ac84:	eor	r1, r1, fp
   1ac88:	ldr	lr, [sp, #144]	; 0x90
   1ac8c:	eor	r1, r1, lr
   1ac90:	ldr	sl, [sp, #24]
   1ac94:	eor	r1, r1, sl
   1ac98:	ror	r1, r1, #31
   1ac9c:	eor	r6, r3, r5
   1aca0:	eor	r6, r6, r9
   1aca4:	mov	sl, r8
   1aca8:	add	r8, r1, r8
   1acac:	add	r2, r8, r2
   1acb0:	add	r6, r6, r2
   1acb4:	add	r6, r6, r7, ror #27
   1acb8:	ror	r9, r9, #2
   1acbc:	ldr	r2, [sp, #116]	; 0x74
   1acc0:	ldr	lr, [sp, #124]	; 0x7c
   1acc4:	eor	r2, r2, lr
   1acc8:	ldr	lr, [sp, #148]	; 0x94
   1accc:	eor	r2, r2, lr
   1acd0:	eor	r2, r2, ip
   1acd4:	ror	r2, r2, #31
   1acd8:	eor	r8, r5, r9
   1acdc:	eor	r8, r8, r7
   1ace0:	mov	lr, sl
   1ace4:	add	sl, r2, sl
   1ace8:	add	r3, sl, r3
   1acec:	add	r8, r8, r3
   1acf0:	add	r8, r8, r6, ror #27
   1acf4:	ror	r7, r7, #2
   1acf8:	ldr	r3, [sp, #128]	; 0x80
   1acfc:	eor	r3, fp, r3
   1ad00:	eor	r3, r3, r4
   1ad04:	eor	r3, r3, r0
   1ad08:	ror	r3, r3, #31
   1ad0c:	eor	fp, r9, r7
   1ad10:	eor	fp, fp, r6
   1ad14:	str	r3, [sp, #36]	; 0x24
   1ad18:	add	sl, r3, lr
   1ad1c:	add	r5, sl, r5
   1ad20:	add	fp, fp, r5
   1ad24:	add	fp, fp, r8, ror #27
   1ad28:	ror	r6, r6, #2
   1ad2c:	ldr	r3, [sp, #124]	; 0x7c
   1ad30:	ldr	lr, [sp, #132]	; 0x84
   1ad34:	eor	r5, r3, lr
   1ad38:	ldr	lr, [sp, #12]
   1ad3c:	eor	r5, r5, lr
   1ad40:	eor	r5, r5, r1
   1ad44:	ror	lr, r5, #31
   1ad48:	eor	r5, r7, r6
   1ad4c:	eor	r5, r5, r8
   1ad50:	str	lr, [sp, #40]	; 0x28
   1ad54:	ldr	sl, [sp]
   1ad58:	add	sl, lr, sl
   1ad5c:	add	r9, sl, r9
   1ad60:	add	r5, r5, r9
   1ad64:	add	r5, r5, fp, ror #27
   1ad68:	ror	r8, r8, #2
   1ad6c:	ldr	r3, [sp, #128]	; 0x80
   1ad70:	ldr	r9, [sp, #136]	; 0x88
   1ad74:	eor	r9, r3, r9
   1ad78:	ldr	sl, [sp, #20]
   1ad7c:	eor	r9, r9, sl
   1ad80:	eor	r9, r9, r2
   1ad84:	ror	r9, r9, #31
   1ad88:	eor	sl, r6, r8
   1ad8c:	eor	sl, sl, fp
   1ad90:	str	r9, [sp, #44]	; 0x2c
   1ad94:	mov	lr, r9
   1ad98:	ldr	r9, [sp]
   1ad9c:	add	r9, lr, r9
   1ada0:	add	r7, r9, r7
   1ada4:	add	sl, sl, r7
   1ada8:	add	sl, sl, r5, ror #27
   1adac:	ror	fp, fp, #2
   1adb0:	ldr	r3, [sp, #132]	; 0x84
   1adb4:	ldr	r7, [sp, #140]	; 0x8c
   1adb8:	eor	r7, r3, r7
   1adbc:	ldr	r9, [sp, #24]
   1adc0:	eor	r7, r7, r9
   1adc4:	ldr	r3, [sp, #36]	; 0x24
   1adc8:	eor	r7, r7, r3
   1adcc:	ror	r7, r7, #31
   1add0:	eor	r9, r8, fp
   1add4:	eor	r9, r9, r5
   1add8:	str	r7, [sp, #48]	; 0x30
   1addc:	mov	lr, r7
   1ade0:	ldr	r7, [sp]
   1ade4:	add	r7, lr, r7
   1ade8:	add	r6, r7, r6
   1adec:	add	r9, r9, r6
   1adf0:	add	r9, r9, sl, ror #27
   1adf4:	ror	r5, r5, #2
   1adf8:	ldr	r3, [sp, #136]	; 0x88
   1adfc:	ldr	r6, [sp, #144]	; 0x90
   1ae00:	eor	r6, r3, r6
   1ae04:	eor	r6, r6, ip
   1ae08:	ldr	lr, [sp, #40]	; 0x28
   1ae0c:	eor	r6, r6, lr
   1ae10:	ror	r6, r6, #31
   1ae14:	mov	lr, r6
   1ae18:	eor	r7, fp, r5
   1ae1c:	eor	r7, r7, sl
   1ae20:	ldr	r6, [sp]
   1ae24:	add	r6, lr, r6
   1ae28:	add	r8, r6, r8
   1ae2c:	add	r7, r7, r8
   1ae30:	add	r7, r7, r9, ror #27
   1ae34:	ror	sl, sl, #2
   1ae38:	ldr	r3, [sp, #140]	; 0x8c
   1ae3c:	ldr	r8, [sp, #148]	; 0x94
   1ae40:	eor	r6, r3, r8
   1ae44:	eor	r6, r6, r0
   1ae48:	ldr	r8, [sp, #44]	; 0x2c
   1ae4c:	eor	r6, r6, r8
   1ae50:	ror	r3, r6, #31
   1ae54:	eor	r8, r5, sl
   1ae58:	eor	r8, r8, r9
   1ae5c:	str	r3, [sp, #56]	; 0x38
   1ae60:	ldr	r6, [sp]
   1ae64:	add	r6, r3, r6
   1ae68:	add	fp, r6, fp
   1ae6c:	add	r8, r8, fp
   1ae70:	add	r8, r8, r7, ror #27
   1ae74:	ror	r9, r9, #2
   1ae78:	ldr	fp, [sp, #144]	; 0x90
   1ae7c:	eor	r6, fp, r4
   1ae80:	eor	r6, r6, r1
   1ae84:	ldr	fp, [sp, #48]	; 0x30
   1ae88:	eor	r6, r6, fp
   1ae8c:	ror	fp, r6, #31
   1ae90:	eor	r6, sl, r9
   1ae94:	eor	r6, r6, r7
   1ae98:	str	fp, [sp, #28]
   1ae9c:	mov	r3, fp
   1aea0:	ldr	fp, [sp]
   1aea4:	add	fp, r3, fp
   1aea8:	add	r5, fp, r5
   1aeac:	add	r6, r6, r5
   1aeb0:	add	r6, r6, r8, ror #27
   1aeb4:	ror	r7, r7, #2
   1aeb8:	ldr	r5, [sp, #148]	; 0x94
   1aebc:	ldr	fp, [sp, #12]
   1aec0:	eor	r5, r5, fp
   1aec4:	eor	r5, r5, r2
   1aec8:	str	lr, [sp, #52]	; 0x34
   1aecc:	eor	r5, r5, lr
   1aed0:	ror	r5, r5, #31
   1aed4:	mov	fp, r5
   1aed8:	eor	r5, r9, r7
   1aedc:	eor	r5, r5, r8
   1aee0:	str	fp, [sp, #32]
   1aee4:	mov	lr, fp
   1aee8:	ldr	fp, [sp]
   1aeec:	add	fp, lr, fp
   1aef0:	add	sl, fp, sl
   1aef4:	add	r5, r5, sl
   1aef8:	add	r5, r5, r6, ror #27
   1aefc:	ror	r8, r8, #2
   1af00:	ldr	sl, [sp, #20]
   1af04:	eor	r4, r4, sl
   1af08:	ldr	r3, [sp, #36]	; 0x24
   1af0c:	eor	r4, r4, r3
   1af10:	ldr	r3, [sp, #56]	; 0x38
   1af14:	eor	r4, r4, r3
   1af18:	ror	r4, r4, #31
   1af1c:	mov	sl, r4
   1af20:	eor	r4, r7, r8
   1af24:	eor	r4, r4, r6
   1af28:	str	sl, [sp, #60]	; 0x3c
   1af2c:	ldr	fp, [sp]
   1af30:	add	sl, sl, fp
   1af34:	add	r9, sl, r9
   1af38:	add	r4, r4, r9
   1af3c:	add	r4, r4, r5, ror #27
   1af40:	ror	r6, r6, #2
   1af44:	ldr	r9, [sp, #24]
   1af48:	ldr	lr, [sp, #12]
   1af4c:	eor	lr, lr, r9
   1af50:	ldr	sl, [sp, #40]	; 0x28
   1af54:	eor	lr, lr, sl
   1af58:	ldr	r3, [sp, #28]
   1af5c:	eor	lr, lr, r3
   1af60:	ror	r3, lr, #31
   1af64:	eor	lr, r8, r6
   1af68:	eor	lr, lr, r5
   1af6c:	mov	sl, fp
   1af70:	add	r9, r3, fp
   1af74:	add	r7, r9, r7
   1af78:	add	lr, lr, r7
   1af7c:	add	lr, lr, r4, ror #27
   1af80:	ror	r5, r5, #2
   1af84:	ldr	r7, [sp, #20]
   1af88:	eor	r7, r7, ip
   1af8c:	ldr	fp, [sp, #44]	; 0x2c
   1af90:	eor	r7, r7, fp
   1af94:	ldr	fp, [sp, #32]
   1af98:	eor	r7, r7, fp
   1af9c:	ror	r7, r7, #31
   1afa0:	mov	r9, r7
   1afa4:	eor	r7, r6, r5
   1afa8:	eor	r7, r7, r4
   1afac:	str	r9, [sp, #12]
   1afb0:	add	r9, r9, sl
   1afb4:	add	r8, r9, r8
   1afb8:	add	r7, r7, r8
   1afbc:	add	r7, r7, lr, ror #27
   1afc0:	ror	r4, r4, #2
   1afc4:	ldr	r9, [sp, #24]
   1afc8:	eor	r8, r9, r0
   1afcc:	ldr	r9, [sp, #48]	; 0x30
   1afd0:	eor	r8, r8, r9
   1afd4:	ldr	r9, [sp, #60]	; 0x3c
   1afd8:	eor	r8, r8, r9
   1afdc:	ror	r8, r8, #31
   1afe0:	mov	r9, r8
   1afe4:	eor	r8, r5, r4
   1afe8:	eor	r8, r8, lr
   1afec:	str	r9, [sp, #20]
   1aff0:	add	r9, r9, sl
   1aff4:	add	r6, r9, r6
   1aff8:	add	r6, r8, r6
   1affc:	add	r8, r6, r7, ror #27
   1b000:	ror	lr, lr, #2
   1b004:	eor	ip, ip, r1
   1b008:	ldr	r6, [sp, #52]	; 0x34
   1b00c:	eor	ip, ip, r6
   1b010:	str	r3, [sp, #64]	; 0x40
   1b014:	eor	ip, ip, r3
   1b018:	ror	ip, ip, #31
   1b01c:	mov	r9, ip
   1b020:	eor	ip, r4, lr
   1b024:	eor	ip, ip, r7
   1b028:	add	r6, r9, sl
   1b02c:	add	r5, r6, r5
   1b030:	add	ip, ip, r5
   1b034:	add	ip, ip, r8, ror #27
   1b038:	ror	r7, r7, #2
   1b03c:	eor	r0, r0, r2
   1b040:	ldr	r3, [sp, #56]	; 0x38
   1b044:	eor	r0, r0, r3
   1b048:	ldr	r5, [sp, #12]
   1b04c:	eor	r0, r0, r5
   1b050:	ror	r5, r0, #31
   1b054:	eor	r0, lr, r7
   1b058:	eor	r0, r0, r8
   1b05c:	str	r5, [sp, #72]	; 0x48
   1b060:	add	r5, r5, sl
   1b064:	add	r4, r5, r4
   1b068:	add	r0, r0, r4
   1b06c:	add	r0, r0, ip, ror #27
   1b070:	ror	r8, r8, #2
   1b074:	ldr	r3, [sp, #36]	; 0x24
   1b078:	eor	r1, r1, r3
   1b07c:	ldr	r5, [sp, #28]
   1b080:	eor	r1, r1, r5
   1b084:	ldr	r4, [sp, #20]
   1b088:	eor	r1, r1, r4
   1b08c:	ror	r6, r1, #31
   1b090:	eor	r1, r7, r8
   1b094:	eor	r1, r1, ip
   1b098:	add	r4, r6, sl
   1b09c:	add	lr, r4, lr
   1b0a0:	add	r1, r1, lr
   1b0a4:	add	r1, r1, r0, ror #27
   1b0a8:	ror	ip, ip, #2
   1b0ac:	ldr	r4, [sp, #40]	; 0x28
   1b0b0:	eor	r2, r2, r4
   1b0b4:	eor	r2, r2, fp
   1b0b8:	str	r9, [sp, #68]	; 0x44
   1b0bc:	eor	r2, r2, r9
   1b0c0:	ror	fp, r2, #31
   1b0c4:	eor	r2, r8, ip
   1b0c8:	eor	r2, r2, r0
   1b0cc:	add	lr, fp, sl
   1b0d0:	add	r7, lr, r7
   1b0d4:	add	r2, r2, r7
   1b0d8:	add	r2, r2, r1, ror #27
   1b0dc:	ror	r0, r0, #2
   1b0e0:	ldr	r7, [sp, #44]	; 0x2c
   1b0e4:	eor	r3, r3, r7
   1b0e8:	ldr	sl, [sp, #60]	; 0x3c
   1b0ec:	eor	r3, r3, sl
   1b0f0:	ldr	sl, [sp, #72]	; 0x48
   1b0f4:	eor	r3, r3, sl
   1b0f8:	ror	sl, r3, #31
   1b0fc:	ldr	r5, [sp, #8]
   1b100:	add	r3, sl, r5
   1b104:	add	r8, r3, r8
   1b108:	add	r8, r8, r2, ror #27
   1b10c:	orr	r3, r1, r0
   1b110:	and	r3, r3, ip
   1b114:	and	lr, r1, r0
   1b118:	orr	r3, r3, lr
   1b11c:	add	r8, r3, r8
   1b120:	ror	r1, r1, #2
   1b124:	ldr	r9, [sp, #48]	; 0x30
   1b128:	eor	r3, r4, r9
   1b12c:	ldr	r4, [sp, #64]	; 0x40
   1b130:	eor	r3, r3, r4
   1b134:	eor	r3, r3, r6
   1b138:	ror	lr, r3, #31
   1b13c:	orr	r4, r2, r1
   1b140:	and	r3, r4, r0
   1b144:	and	r4, r2, r1
   1b148:	orr	r4, r3, r4
   1b14c:	str	lr, [sp, #24]
   1b150:	mov	r3, lr
   1b154:	mov	lr, r5
   1b158:	add	r3, r3, r5
   1b15c:	add	ip, r3, ip
   1b160:	add	ip, r4, ip
   1b164:	add	r4, ip, r8, ror #27
   1b168:	ror	r2, r2, #2
   1b16c:	ldr	r3, [sp, #52]	; 0x34
   1b170:	eor	r3, r7, r3
   1b174:	ldr	ip, [sp, #12]
   1b178:	eor	r3, r3, ip
   1b17c:	eor	r3, r3, fp
   1b180:	ror	ip, r3, #31
   1b184:	str	ip, [sp, #36]	; 0x24
   1b188:	add	r3, ip, r5
   1b18c:	add	r0, r3, r0
   1b190:	add	r0, r0, r4, ror #27
   1b194:	orr	r3, r8, r2
   1b198:	and	r3, r3, r1
   1b19c:	and	ip, r8, r2
   1b1a0:	orr	r3, r3, ip
   1b1a4:	add	r0, r3, r0
   1b1a8:	ror	r8, r8, #2
   1b1ac:	ldr	r7, [sp, #56]	; 0x38
   1b1b0:	eor	r3, r9, r7
   1b1b4:	ldr	r9, [sp, #20]
   1b1b8:	eor	r3, r3, r9
   1b1bc:	str	sl, [sp, #48]	; 0x30
   1b1c0:	eor	r3, r3, sl
   1b1c4:	ror	sl, r3, #31
   1b1c8:	orr	r5, r4, r8
   1b1cc:	and	r3, r5, r2
   1b1d0:	and	r5, r4, r8
   1b1d4:	orr	r5, r3, r5
   1b1d8:	mov	ip, lr
   1b1dc:	add	r3, sl, lr
   1b1e0:	add	r1, r3, r1
   1b1e4:	add	r1, r5, r1
   1b1e8:	add	r5, r1, r0, ror #27
   1b1ec:	ror	r4, r4, #2
   1b1f0:	ldr	lr, [sp, #52]	; 0x34
   1b1f4:	ldr	r3, [sp, #28]
   1b1f8:	eor	r3, lr, r3
   1b1fc:	ldr	lr, [sp, #68]	; 0x44
   1b200:	eor	r3, r3, lr
   1b204:	ldr	r1, [sp, #24]
   1b208:	eor	r3, r3, r1
   1b20c:	ror	r9, r3, #31
   1b210:	add	r3, r9, ip
   1b214:	add	r2, r3, r2
   1b218:	add	r2, r2, r5, ror #27
   1b21c:	orr	r3, r0, r4
   1b220:	and	r3, r3, r8
   1b224:	and	r1, r0, r4
   1b228:	orr	r3, r3, r1
   1b22c:	add	r2, r3, r2
   1b230:	ror	r0, r0, #2
   1b234:	ldr	r1, [sp, #32]
   1b238:	eor	r3, r7, r1
   1b23c:	ldr	r7, [sp, #72]	; 0x48
   1b240:	eor	r3, r3, r7
   1b244:	ldr	r7, [sp, #36]	; 0x24
   1b248:	eor	r3, r3, r7
   1b24c:	ror	r7, r3, #31
   1b250:	orr	lr, r5, r0
   1b254:	and	r3, lr, r4
   1b258:	and	lr, r5, r0
   1b25c:	orr	lr, r3, lr
   1b260:	str	r7, [sp, #40]	; 0x28
   1b264:	mov	r1, r7
   1b268:	mov	r7, ip
   1b26c:	add	r3, r1, ip
   1b270:	add	r8, r3, r8
   1b274:	add	lr, lr, r8
   1b278:	add	lr, lr, r2, ror #27
   1b27c:	ror	ip, r5, #2
   1b280:	ldr	r3, [sp, #28]
   1b284:	ldr	r8, [sp, #60]	; 0x3c
   1b288:	eor	r3, r3, r8
   1b28c:	eor	r3, r3, r6
   1b290:	eor	r3, r3, sl
   1b294:	ror	r5, r3, #31
   1b298:	str	r5, [sp, #52]	; 0x34
   1b29c:	add	r3, r5, r7
   1b2a0:	add	r4, r3, r4
   1b2a4:	add	r4, r4, lr, ror #27
   1b2a8:	orr	r3, r2, ip
   1b2ac:	and	r3, r3, r0
   1b2b0:	and	r1, r2, ip
   1b2b4:	orr	r3, r3, r1
   1b2b8:	add	r3, r3, r4
   1b2bc:	ror	r2, r2, #2
   1b2c0:	ldr	r1, [sp, #32]
   1b2c4:	ldr	r4, [sp, #64]	; 0x40
   1b2c8:	eor	r1, r1, r4
   1b2cc:	eor	r1, r1, fp
   1b2d0:	eor	r1, r1, r9
   1b2d4:	ror	r4, r1, #31
   1b2d8:	orr	r5, lr, r2
   1b2dc:	and	r1, r5, ip
   1b2e0:	and	r5, lr, r2
   1b2e4:	orr	r5, r1, r5
   1b2e8:	str	r4, [sp, #28]
   1b2ec:	mov	r1, r4
   1b2f0:	mov	r4, r7
   1b2f4:	add	r1, r1, r7
   1b2f8:	add	r0, r1, r0
   1b2fc:	add	r0, r5, r0
   1b300:	add	r0, r0, r3, ror #27
   1b304:	ror	r7, lr, #2
   1b308:	ldr	r1, [sp, #12]
   1b30c:	eor	r1, r8, r1
   1b310:	ldr	r5, [sp, #48]	; 0x30
   1b314:	eor	r1, r1, r5
   1b318:	ldr	r8, [sp, #40]	; 0x28
   1b31c:	eor	r1, r1, r8
   1b320:	ror	r8, r1, #31
   1b324:	str	r8, [sp, #32]
   1b328:	add	r5, r8, r4
   1b32c:	add	r5, r5, ip
   1b330:	add	ip, r5, r0, ror #27
   1b334:	orr	r5, r3, r7
   1b338:	and	r5, r5, r2
   1b33c:	and	r1, r3, r7
   1b340:	orr	r5, r5, r1
   1b344:	add	r5, r5, ip
   1b348:	ror	r4, r3, #2
   1b34c:	ldr	r3, [sp, #64]	; 0x40
   1b350:	ldr	ip, [sp, #20]
   1b354:	eor	lr, r3, ip
   1b358:	ldr	r8, [sp, #24]
   1b35c:	eor	lr, lr, r8
   1b360:	ldr	r3, [sp, #52]	; 0x34
   1b364:	eor	lr, lr, r3
   1b368:	ror	r8, lr, #31
   1b36c:	orr	r3, r0, r4
   1b370:	and	r1, r3, r7
   1b374:	and	r3, r0, r4
   1b378:	orr	r3, r1, r3
   1b37c:	ldr	lr, [sp, #8]
   1b380:	add	r1, r8, lr
   1b384:	add	r2, r1, r2
   1b388:	add	r2, r3, r2
   1b38c:	add	r2, r2, r5, ror #27
   1b390:	ror	r0, r0, #2
   1b394:	ldr	r3, [sp, #12]
   1b398:	ldr	r1, [sp, #68]	; 0x44
   1b39c:	eor	ip, r3, r1
   1b3a0:	ldr	r3, [sp, #36]	; 0x24
   1b3a4:	eor	ip, ip, r3
   1b3a8:	ldr	r3, [sp, #28]
   1b3ac:	eor	ip, ip, r3
   1b3b0:	ror	ip, ip, #31
   1b3b4:	str	ip, [sp, #56]	; 0x38
   1b3b8:	mov	r3, ip
   1b3bc:	mov	ip, lr
   1b3c0:	add	lr, r3, lr
   1b3c4:	add	lr, lr, r7
   1b3c8:	add	lr, lr, r2, ror #27
   1b3cc:	orr	r3, r5, r0
   1b3d0:	and	r3, r3, r4
   1b3d4:	and	r1, r5, r0
   1b3d8:	orr	r3, r3, r1
   1b3dc:	add	r3, r3, lr
   1b3e0:	ror	r5, r5, #2
   1b3e4:	ldr	r1, [sp, #20]
   1b3e8:	ldr	r7, [sp, #72]	; 0x48
   1b3ec:	eor	r1, r1, r7
   1b3f0:	eor	r1, r1, sl
   1b3f4:	ldr	lr, [sp, #32]
   1b3f8:	eor	r1, r1, lr
   1b3fc:	ror	lr, r1, #31
   1b400:	str	lr, [sp, #20]
   1b404:	orr	lr, r2, r5
   1b408:	and	r1, lr, r0
   1b40c:	and	lr, r2, r5
   1b410:	orr	lr, r1, lr
   1b414:	ldr	r1, [sp, #20]
   1b418:	add	r1, r1, ip
   1b41c:	add	r4, r1, r4
   1b420:	add	lr, lr, r4
   1b424:	add	lr, lr, r3, ror #27
   1b428:	ror	r2, r2, #2
   1b42c:	ldr	r1, [sp, #68]	; 0x44
   1b430:	eor	r1, r1, r6
   1b434:	eor	r1, r1, r9
   1b438:	eor	r1, r1, r8
   1b43c:	ror	r4, r1, #31
   1b440:	str	r4, [sp, #44]	; 0x2c
   1b444:	mov	r1, r4
   1b448:	mov	r4, ip
   1b44c:	add	r1, r1, ip
   1b450:	add	r0, r1, r0
   1b454:	add	r0, r0, lr, ror #27
   1b458:	orr	ip, r3, r2
   1b45c:	and	ip, ip, r5
   1b460:	and	r1, r3, r2
   1b464:	orr	ip, ip, r1
   1b468:	add	ip, ip, r0
   1b46c:	ror	r3, r3, #2
   1b470:	eor	r7, r7, fp
   1b474:	ldr	r0, [sp, #40]	; 0x28
   1b478:	eor	r7, r7, r0
   1b47c:	ldr	r0, [sp, #56]	; 0x38
   1b480:	eor	r7, r7, r0
   1b484:	ror	r7, r7, #31
   1b488:	orr	r0, lr, r3
   1b48c:	and	r1, r0, r2
   1b490:	and	r0, lr, r3
   1b494:	orr	r0, r1, r0
   1b498:	add	r1, r7, r4
   1b49c:	add	r5, r1, r5
   1b4a0:	add	r0, r0, r5
   1b4a4:	add	r0, r0, ip, ror #27
   1b4a8:	ror	lr, lr, #2
   1b4ac:	ldr	r5, [sp, #48]	; 0x30
   1b4b0:	eor	r6, r6, r5
   1b4b4:	ldr	r1, [sp, #52]	; 0x34
   1b4b8:	eor	r6, r6, r1
   1b4bc:	ldr	r5, [sp, #20]
   1b4c0:	eor	r6, r6, r5
   1b4c4:	ror	r6, r6, #31
   1b4c8:	mov	r5, r4
   1b4cc:	add	r1, r6, r4
   1b4d0:	add	r2, r1, r2
   1b4d4:	add	r2, r2, r0, ror #27
   1b4d8:	orr	r1, ip, lr
   1b4dc:	and	r1, r1, r3
   1b4e0:	and	r4, ip, lr
   1b4e4:	orr	r1, r1, r4
   1b4e8:	add	r1, r1, r2
   1b4ec:	ror	ip, ip, #2
   1b4f0:	ldr	r2, [sp, #24]
   1b4f4:	eor	fp, fp, r2
   1b4f8:	ldr	r4, [sp, #28]
   1b4fc:	eor	fp, fp, r4
   1b500:	ldr	r2, [sp, #44]	; 0x2c
   1b504:	eor	fp, fp, r2
   1b508:	ror	fp, fp, #31
   1b50c:	orr	r2, r0, ip
   1b510:	and	r4, r2, lr
   1b514:	and	r2, r0, ip
   1b518:	orr	r2, r4, r2
   1b51c:	add	r4, fp, r5
   1b520:	add	r3, r4, r3
   1b524:	add	r2, r2, r3
   1b528:	add	r2, r2, r1, ror #27
   1b52c:	ror	r0, r0, #2
   1b530:	ldr	r3, [sp, #48]	; 0x30
   1b534:	ldr	r4, [sp, #36]	; 0x24
   1b538:	eor	r3, r3, r4
   1b53c:	ldr	r4, [sp, #32]
   1b540:	eor	r3, r3, r4
   1b544:	eor	r3, r3, r7
   1b548:	ror	r3, r3, #31
   1b54c:	str	r3, [sp, #60]	; 0x3c
   1b550:	add	r3, r3, r5
   1b554:	add	r3, r3, lr
   1b558:	add	lr, r3, r2, ror #27
   1b55c:	orr	r3, r1, r0
   1b560:	and	r3, r3, ip
   1b564:	and	r4, r1, r0
   1b568:	orr	r3, r3, r4
   1b56c:	add	r3, r3, lr
   1b570:	ror	r1, r1, #2
   1b574:	ldr	lr, [sp, #24]
   1b578:	eor	lr, lr, sl
   1b57c:	eor	lr, lr, r8
   1b580:	eor	lr, lr, r6
   1b584:	ror	lr, lr, #31
   1b588:	str	lr, [sp, #12]
   1b58c:	orr	r4, r2, r1
   1b590:	and	lr, r4, r0
   1b594:	and	r4, r2, r1
   1b598:	orr	r4, lr, r4
   1b59c:	ldr	lr, [sp, #12]
   1b5a0:	add	lr, lr, r5
   1b5a4:	add	ip, lr, ip
   1b5a8:	add	r4, r4, ip
   1b5ac:	add	r4, r4, r3, ror #27
   1b5b0:	ror	r2, r2, #2
   1b5b4:	ldr	ip, [sp, #36]	; 0x24
   1b5b8:	eor	r5, ip, r9
   1b5bc:	ldr	ip, [sp, #56]	; 0x38
   1b5c0:	eor	r5, r5, ip
   1b5c4:	eor	r5, r5, fp
   1b5c8:	ror	ip, r5, #31
   1b5cc:	str	ip, [sp, #24]
   1b5d0:	ldr	r5, [sp, #8]
   1b5d4:	add	ip, ip, r5
   1b5d8:	add	r0, ip, r0
   1b5dc:	add	r0, r0, r4, ror #27
   1b5e0:	orr	r5, r3, r2
   1b5e4:	and	r5, r5, r1
   1b5e8:	and	ip, r3, r2
   1b5ec:	orr	r5, r5, ip
   1b5f0:	add	r5, r5, r0
   1b5f4:	ror	r3, r3, #2
   1b5f8:	ldr	ip, [sp, #40]	; 0x28
   1b5fc:	eor	sl, sl, ip
   1b600:	ldr	lr, [sp, #20]
   1b604:	eor	sl, sl, lr
   1b608:	ldr	r0, [sp, #60]	; 0x3c
   1b60c:	eor	sl, sl, r0
   1b610:	ror	sl, sl, #31
   1b614:	orr	lr, r4, r3
   1b618:	and	r0, lr, r2
   1b61c:	and	lr, r4, r3
   1b620:	orr	lr, r0, lr
   1b624:	str	sl, [sp, #36]	; 0x24
   1b628:	ldr	r0, [sp, #8]
   1b62c:	add	r0, sl, r0
   1b630:	add	r1, r0, r1
   1b634:	add	lr, lr, r1
   1b638:	add	lr, lr, r5, ror #27
   1b63c:	ror	r4, r4, #2
   1b640:	ldr	sl, [sp, #52]	; 0x34
   1b644:	eor	r9, r9, sl
   1b648:	ldr	r0, [sp, #44]	; 0x2c
   1b64c:	eor	r9, r9, r0
   1b650:	ldr	r1, [sp, #12]
   1b654:	eor	r9, r9, r1
   1b658:	ror	r9, r9, #31
   1b65c:	eor	ip, r3, r4
   1b660:	eor	ip, ip, r5
   1b664:	str	r9, [sp, #48]	; 0x30
   1b668:	mov	r1, r9
   1b66c:	ldr	r9, [sp, #4]
   1b670:	add	r1, r1, r9
   1b674:	add	r2, r1, r2
   1b678:	add	ip, ip, r2
   1b67c:	add	ip, ip, lr, ror #27
   1b680:	ror	r5, r5, #2
   1b684:	ldr	r1, [sp, #40]	; 0x28
   1b688:	ldr	r2, [sp, #28]
   1b68c:	eor	r2, r1, r2
   1b690:	eor	r2, r2, r7
   1b694:	ldr	r1, [sp, #24]
   1b698:	eor	r2, r2, r1
   1b69c:	ror	r2, r2, #31
   1b6a0:	eor	r0, r4, r5
   1b6a4:	eor	r0, r0, lr
   1b6a8:	str	r2, [sp, #40]	; 0x28
   1b6ac:	add	r2, r2, r9
   1b6b0:	add	r3, r2, r3
   1b6b4:	add	r0, r0, r3
   1b6b8:	add	r0, r0, ip, ror #27
   1b6bc:	ror	lr, lr, #2
   1b6c0:	ldr	r3, [sp, #32]
   1b6c4:	eor	r3, sl, r3
   1b6c8:	eor	r3, r3, r6
   1b6cc:	ldr	sl, [sp, #36]	; 0x24
   1b6d0:	eor	r3, r3, sl
   1b6d4:	ror	r3, r3, #31
   1b6d8:	eor	r1, r5, lr
   1b6dc:	eor	r1, r1, ip
   1b6e0:	str	r3, [sp, #52]	; 0x34
   1b6e4:	add	r3, r3, r9
   1b6e8:	add	r4, r3, r4
   1b6ec:	add	r1, r1, r4
   1b6f0:	add	r1, r1, r0, ror #27
   1b6f4:	ror	ip, ip, #2
   1b6f8:	ldr	r2, [sp, #28]
   1b6fc:	eor	r3, r2, r8
   1b700:	eor	r3, r3, fp
   1b704:	ldr	r2, [sp, #48]	; 0x30
   1b708:	eor	r3, r3, r2
   1b70c:	ror	r4, r3, #31
   1b710:	eor	r2, lr, ip
   1b714:	eor	r2, r2, r0
   1b718:	str	r4, [sp, #28]
   1b71c:	mov	sl, r4
   1b720:	mov	r4, r9
   1b724:	add	r3, sl, r9
   1b728:	add	r5, r3, r5
   1b72c:	add	r2, r2, r5
   1b730:	add	r2, r2, r1, ror #27
   1b734:	ror	r0, r0, #2
   1b738:	ldr	r3, [sp, #32]
   1b73c:	ldr	r9, [sp, #56]	; 0x38
   1b740:	eor	r3, r3, r9
   1b744:	ldr	r5, [sp, #60]	; 0x3c
   1b748:	eor	r3, r3, r5
   1b74c:	ldr	r5, [sp, #40]	; 0x28
   1b750:	eor	r3, r3, r5
   1b754:	ror	r5, r3, #31
   1b758:	str	r5, [sp, #88]	; 0x58
   1b75c:	eor	r3, ip, r0
   1b760:	eor	r3, r3, r1
   1b764:	str	r5, [sp, #32]
   1b768:	mov	sl, r5
   1b76c:	mov	r5, r4
   1b770:	add	r4, sl, r4
   1b774:	add	lr, r4, lr
   1b778:	add	r3, r3, lr
   1b77c:	add	r3, r3, r2, ror #27
   1b780:	ror	r1, r1, #2
   1b784:	ldr	sl, [sp, #20]
   1b788:	eor	lr, r8, sl
   1b78c:	ldr	r4, [sp, #12]
   1b790:	eor	lr, lr, r4
   1b794:	ldr	r8, [sp, #52]	; 0x34
   1b798:	eor	lr, lr, r8
   1b79c:	ror	lr, lr, #31
   1b7a0:	str	lr, [sp, #92]	; 0x5c
   1b7a4:	eor	r8, r0, r1
   1b7a8:	eor	r8, r8, r2
   1b7ac:	str	lr, [sp, #20]
   1b7b0:	add	lr, lr, r5
   1b7b4:	add	ip, lr, ip
   1b7b8:	add	r8, r8, ip
   1b7bc:	add	r8, r8, r3, ror #27
   1b7c0:	ror	r2, r2, #2
   1b7c4:	ldr	ip, [sp, #44]	; 0x2c
   1b7c8:	eor	ip, r9, ip
   1b7cc:	ldr	r9, [sp, #24]
   1b7d0:	eor	ip, ip, r9
   1b7d4:	ldr	lr, [sp, #28]
   1b7d8:	eor	ip, ip, lr
   1b7dc:	ror	ip, ip, #31
   1b7e0:	str	ip, [sp, #96]	; 0x60
   1b7e4:	eor	r4, r1, r2
   1b7e8:	eor	r4, r4, r3
   1b7ec:	add	lr, ip, r5
   1b7f0:	add	r0, lr, r0
   1b7f4:	add	r4, r4, r0
   1b7f8:	add	r4, r4, r8, ror #27
   1b7fc:	ror	r3, r3, #2
   1b800:	eor	r0, sl, r7
   1b804:	ldr	sl, [sp, #36]	; 0x24
   1b808:	eor	r0, r0, sl
   1b80c:	ldr	lr, [sp, #32]
   1b810:	eor	r0, r0, lr
   1b814:	ror	r0, r0, #31
   1b818:	str	r0, [sp, #100]	; 0x64
   1b81c:	eor	lr, r2, r3
   1b820:	eor	lr, lr, r8
   1b824:	mov	r9, r5
   1b828:	str	r0, [sp, #56]	; 0x38
   1b82c:	add	r5, r0, r5
   1b830:	add	r1, r5, r1
   1b834:	add	lr, lr, r1
   1b838:	add	lr, lr, r4, ror #27
   1b83c:	ror	r8, r8, #2
   1b840:	ldr	r0, [sp, #44]	; 0x2c
   1b844:	eor	r1, r0, r6
   1b848:	ldr	r5, [sp, #48]	; 0x30
   1b84c:	eor	r1, r1, r5
   1b850:	ldr	r0, [sp, #20]
   1b854:	eor	r1, r1, r0
   1b858:	ror	r1, r1, #31
   1b85c:	str	r1, [sp, #104]	; 0x68
   1b860:	eor	r5, r3, r8
   1b864:	eor	r5, r5, r4
   1b868:	mov	r0, r9
   1b86c:	add	r9, r1, r9
   1b870:	add	r2, r9, r2
   1b874:	add	r5, r5, r2
   1b878:	add	r5, r5, lr, ror #27
   1b87c:	ror	r4, r4, #2
   1b880:	eor	r2, r7, fp
   1b884:	ldr	r7, [sp, #40]	; 0x28
   1b888:	eor	r2, r2, r7
   1b88c:	eor	r2, r2, ip
   1b890:	ror	r2, r2, #31
   1b894:	str	r2, [sp, #108]	; 0x6c
   1b898:	eor	sl, r8, r4
   1b89c:	eor	sl, sl, lr
   1b8a0:	add	r7, r2, r0
   1b8a4:	add	r3, r7, r3
   1b8a8:	add	sl, sl, r3
   1b8ac:	add	sl, sl, r5, ror #27
   1b8b0:	ror	lr, lr, #2
   1b8b4:	ldr	r0, [sp, #60]	; 0x3c
   1b8b8:	eor	r3, r6, r0
   1b8bc:	ldr	r6, [sp, #52]	; 0x34
   1b8c0:	eor	r3, r3, r6
   1b8c4:	ldr	r6, [sp, #56]	; 0x38
   1b8c8:	eor	r3, r3, r6
   1b8cc:	ror	r3, r3, #31
   1b8d0:	str	r3, [sp, #112]	; 0x70
   1b8d4:	eor	r9, r4, lr
   1b8d8:	eor	r9, r9, r5
   1b8dc:	ldr	r7, [sp, #4]
   1b8e0:	add	r6, r3, r7
   1b8e4:	add	r8, r6, r8
   1b8e8:	add	r9, r9, r8
   1b8ec:	add	r9, r9, sl, ror #27
   1b8f0:	ror	r5, r5, #2
   1b8f4:	ldr	r6, [sp, #12]
   1b8f8:	eor	r6, fp, r6
   1b8fc:	ldr	fp, [sp, #28]
   1b900:	eor	r6, r6, fp
   1b904:	eor	r6, r6, r1
   1b908:	ror	fp, r6, #31
   1b90c:	str	fp, [sp, #116]	; 0x74
   1b910:	eor	r8, lr, r5
   1b914:	eor	r8, r8, sl
   1b918:	add	r6, fp, r7
   1b91c:	add	r4, r6, r4
   1b920:	add	r8, r8, r4
   1b924:	add	r8, r8, r9, ror #27
   1b928:	ror	sl, sl, #2
   1b92c:	ldr	r4, [sp, #24]
   1b930:	eor	r4, r0, r4
   1b934:	ldr	r0, [sp, #32]
   1b938:	eor	r4, r4, r0
   1b93c:	eor	r4, r4, r2
   1b940:	ror	r4, r4, #31
   1b944:	str	r4, [sp, #120]	; 0x78
   1b948:	eor	r7, r5, sl
   1b94c:	eor	r7, r7, r9
   1b950:	ldr	r6, [sp, #4]
   1b954:	add	r6, r4, r6
   1b958:	add	lr, r6, lr
   1b95c:	add	r7, r7, lr
   1b960:	add	r7, r7, r8, ror #27
   1b964:	ror	r9, r9, #2
   1b968:	ldr	lr, [sp, #12]
   1b96c:	ldr	r0, [sp, #36]	; 0x24
   1b970:	eor	lr, lr, r0
   1b974:	ldr	r0, [sp, #20]
   1b978:	eor	lr, lr, r0
   1b97c:	eor	lr, lr, r3
   1b980:	ror	lr, lr, #31
   1b984:	str	lr, [sp, #124]	; 0x7c
   1b988:	eor	r6, sl, r9
   1b98c:	eor	r6, r6, r8
   1b990:	ldr	r0, [sp, #4]
   1b994:	add	r0, lr, r0
   1b998:	add	r5, r0, r5
   1b99c:	add	r6, r6, r5
   1b9a0:	add	r6, r6, r7, ror #27
   1b9a4:	ror	r8, r8, #2
   1b9a8:	ldr	r5, [sp, #24]
   1b9ac:	ldr	r0, [sp, #48]	; 0x30
   1b9b0:	eor	r5, r5, r0
   1b9b4:	eor	ip, ip, r5
   1b9b8:	eor	ip, ip, fp
   1b9bc:	ror	ip, ip, #31
   1b9c0:	str	ip, [sp, #128]	; 0x80
   1b9c4:	eor	r5, r9, r8
   1b9c8:	eor	r5, r5, r7
   1b9cc:	ldr	r0, [sp, #4]
   1b9d0:	add	r0, ip, r0
   1b9d4:	add	sl, r0, sl
   1b9d8:	add	r5, r5, sl
   1b9dc:	add	r5, r5, r6, ror #27
   1b9e0:	ror	r7, r7, #2
   1b9e4:	ldr	sl, [sp, #36]	; 0x24
   1b9e8:	ldr	r0, [sp, #40]	; 0x28
   1b9ec:	eor	sl, sl, r0
   1b9f0:	ldr	r0, [sp, #56]	; 0x38
   1b9f4:	eor	r0, r0, sl
   1b9f8:	eor	r4, r4, r0
   1b9fc:	ror	r4, r4, #31
   1ba00:	str	r4, [sp, #132]	; 0x84
   1ba04:	eor	r0, r8, r7
   1ba08:	eor	r0, r0, r6
   1ba0c:	ldr	sl, [sp, #4]
   1ba10:	add	sl, r4, sl
   1ba14:	add	r9, sl, r9
   1ba18:	add	r0, r0, r9
   1ba1c:	add	r0, r0, r5, ror #27
   1ba20:	ror	r6, r6, #2
   1ba24:	ldr	r9, [sp, #48]	; 0x30
   1ba28:	ldr	sl, [sp, #52]	; 0x34
   1ba2c:	eor	r9, r9, sl
   1ba30:	eor	r1, r1, r9
   1ba34:	eor	lr, lr, r1
   1ba38:	ror	lr, lr, #31
   1ba3c:	str	lr, [sp, #136]	; 0x88
   1ba40:	eor	r1, r7, r6
   1ba44:	eor	r1, r1, r5
   1ba48:	ldr	sl, [sp, #4]
   1ba4c:	add	r9, lr, sl
   1ba50:	add	r8, r9, r8
   1ba54:	add	r1, r1, r8
   1ba58:	add	r1, r1, r0, ror #27
   1ba5c:	ror	r5, r5, #2
   1ba60:	ldr	r8, [sp, #40]	; 0x28
   1ba64:	ldr	r9, [sp, #28]
   1ba68:	eor	r8, r8, r9
   1ba6c:	eor	r2, r2, r8
   1ba70:	eor	ip, ip, r2
   1ba74:	ror	ip, ip, #31
   1ba78:	str	ip, [sp, #140]	; 0x8c
   1ba7c:	eor	r2, r6, r5
   1ba80:	eor	r2, r2, r0
   1ba84:	add	ip, ip, sl
   1ba88:	add	r7, ip, r7
   1ba8c:	add	r7, r2, r7
   1ba90:	add	r2, r7, r1, ror #27
   1ba94:	ror	r0, r0, #2
   1ba98:	ldr	ip, [sp, #52]	; 0x34
   1ba9c:	ldr	r7, [sp, #32]
   1baa0:	eor	ip, ip, r7
   1baa4:	eor	r3, r3, ip
   1baa8:	eor	r4, r4, r3
   1baac:	ror	r4, r4, #31
   1bab0:	str	r4, [sp, #144]	; 0x90
   1bab4:	eor	r3, r5, r0
   1bab8:	eor	r3, r3, r1
   1babc:	add	r4, r4, sl
   1bac0:	add	r6, r4, r6
   1bac4:	add	r4, r3, r6
   1bac8:	add	r4, r4, r2, ror #27
   1bacc:	ror	r1, r1, #2
   1bad0:	ldr	r3, [sp, #20]
   1bad4:	eor	r3, r9, r3
   1bad8:	eor	r3, r3, fp
   1badc:	eor	lr, lr, r3
   1bae0:	ror	lr, lr, #31
   1bae4:	str	lr, [sp, #148]	; 0x94
   1bae8:	ldr	r6, [sp, #80]	; 0x50
   1baec:	ldr	r3, [r6]
   1baf0:	add	r3, r3, sl
   1baf4:	add	r3, r3, lr
   1baf8:	add	r5, r3, r5
   1bafc:	eor	r3, r0, r1
   1bb00:	eor	r3, r3, r2
   1bb04:	add	r3, r5, r3
   1bb08:	add	ip, r3, r4, ror #27
   1bb0c:	str	ip, [r6]
   1bb10:	ldr	r3, [r6, #4]
   1bb14:	add	r4, r4, r3
   1bb18:	str	r4, [r6, #4]
   1bb1c:	ldr	r5, [r6, #8]
   1bb20:	add	r5, r5, r2, ror #2
   1bb24:	str	r5, [r6, #8]
   1bb28:	ldr	r3, [r6, #12]
   1bb2c:	add	r1, r1, r3
   1bb30:	str	r1, [r6, #12]
   1bb34:	ldr	r3, [r6, #16]
   1bb38:	add	r0, r0, r3
   1bb3c:	str	r0, [r6, #16]
   1bb40:	ldr	r3, [sp, #76]	; 0x4c
   1bb44:	add	r3, r3, #64	; 0x40
   1bb48:	str	r3, [sp, #76]	; 0x4c
   1bb4c:	ldr	r2, [sp, #84]	; 0x54
   1bb50:	cmp	r3, r2
   1bb54:	bne	1a8a4 <__assert_fail@plt+0x95b8>
   1bb58:	add	sp, sp, #156	; 0x9c
   1bb5c:	ldrd	r4, [sp]
   1bb60:	ldrd	r6, [sp, #8]
   1bb64:	ldrd	r8, [sp, #16]
   1bb68:	ldrd	sl, [sp, #24]
   1bb6c:	add	sp, sp, #32
   1bb70:	pop	{pc}		; (ldr pc, [sp], #4)
   1bb74:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1bb78:	strd	r6, [sp, #8]
   1bb7c:	str	r8, [sp, #16]
   1bb80:	str	lr, [sp, #20]
   1bb84:	mov	r4, r0
   1bb88:	mov	r6, r1
   1bb8c:	ldr	r0, [r0, #28]
   1bb90:	cmp	r0, #56	; 0x38
   1bb94:	movcc	r5, #16
   1bb98:	movcs	r5, #32
   1bb9c:	ldr	r3, [r4, #20]
   1bba0:	add	r3, r0, r3
   1bba4:	str	r3, [r4, #20]
   1bba8:	cmp	r3, r0
   1bbac:	bcs	1bbbc <__assert_fail@plt+0xa8d0>
   1bbb0:	ldr	r2, [r4, #24]
   1bbb4:	add	r2, r2, #1
   1bbb8:	str	r2, [r4, #24]
   1bbbc:	ldr	r1, [r4, #24]
   1bbc0:	lsr	r2, r3, #29
   1bbc4:	orr	r2, r2, r1, lsl #3
   1bbc8:	rev	r2, r2
   1bbcc:	add	r1, r4, r5, lsl #2
   1bbd0:	str	r2, [r1, #24]
   1bbd4:	lsl	r3, r3, #3
   1bbd8:	rev	r3, r3
   1bbdc:	str	r3, [r1, #28]
   1bbe0:	add	r7, r4, #32
   1bbe4:	sub	r5, r5, #-1073741822	; 0xc0000002
   1bbe8:	lsl	r5, r5, #2
   1bbec:	sub	r2, r5, r0
   1bbf0:	movw	r1, #13444	; 0x3484
   1bbf4:	movt	r1, #3
   1bbf8:	add	r0, r7, r0
   1bbfc:	bl	11058 <memcpy@plt>
   1bc00:	mov	r2, r4
   1bc04:	add	r1, r5, #8
   1bc08:	mov	r0, r7
   1bc0c:	bl	1a7e4 <__assert_fail@plt+0x94f8>
   1bc10:	mov	r1, r6
   1bc14:	mov	r0, r4
   1bc18:	bl	1a76c <__assert_fail@plt+0x9480>
   1bc1c:	ldrd	r4, [sp]
   1bc20:	ldrd	r6, [sp, #8]
   1bc24:	ldr	r8, [sp, #16]
   1bc28:	add	sp, sp, #20
   1bc2c:	pop	{pc}		; (ldr pc, [sp], #4)
   1bc30:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1bc34:	strd	r6, [sp, #8]
   1bc38:	strd	r8, [sp, #16]
   1bc3c:	strd	sl, [sp, #24]
   1bc40:	str	lr, [sp, #32]
   1bc44:	sub	sp, sp, #4
   1bc48:	mov	r4, r0
   1bc4c:	mov	r6, r1
   1bc50:	mov	r5, r2
   1bc54:	ldr	r7, [r2, #28]
   1bc58:	cmp	r7, #0
   1bc5c:	bne	1bd18 <__assert_fail@plt+0xaa2c>
   1bc60:	cmp	r6, #63	; 0x3f
   1bc64:	bls	1bcf4 <__assert_fail@plt+0xaa08>
   1bc68:	tst	r4, #3
   1bc6c:	beq	1bd8c <__assert_fail@plt+0xaaa0>
   1bc70:	cmp	r6, #64	; 0x40
   1bc74:	bls	1bdac <__assert_fail@plt+0xaac0>
   1bc78:	sub	sl, r6, #65	; 0x41
   1bc7c:	lsr	sl, sl, #6
   1bc80:	add	r8, sl, #1
   1bc84:	add	r8, r4, r8, lsl #6
   1bc88:	add	r7, r5, #32
   1bc8c:	mov	r9, #64	; 0x40
   1bc90:	mov	r3, r4
   1bc94:	mov	r2, r7
   1bc98:	add	fp, r4, #64	; 0x40
   1bc9c:	ldr	lr, [r3]
   1bca0:	ldr	ip, [r3, #4]
   1bca4:	ldr	r0, [r3, #8]
   1bca8:	ldr	r1, [r3, #12]
   1bcac:	str	lr, [r2]
   1bcb0:	str	ip, [r2, #4]
   1bcb4:	str	r0, [r2, #8]
   1bcb8:	str	r1, [r2, #12]
   1bcbc:	add	r3, r3, #16
   1bcc0:	add	r2, r2, #16
   1bcc4:	cmp	r3, fp
   1bcc8:	bne	1bc9c <__assert_fail@plt+0xa9b0>
   1bccc:	mov	r2, r5
   1bcd0:	mov	r1, r9
   1bcd4:	mov	r0, r7
   1bcd8:	bl	1a7e4 <__assert_fail@plt+0x94f8>
   1bcdc:	add	r4, r4, #64	; 0x40
   1bce0:	cmp	r4, r8
   1bce4:	bne	1bc90 <__assert_fail@plt+0xa9a4>
   1bce8:	sub	r6, r6, #64	; 0x40
   1bcec:	sub	r6, r6, sl, lsl #6
   1bcf0:	mov	r4, r8
   1bcf4:	cmp	r6, #0
   1bcf8:	bne	1bdac <__assert_fail@plt+0xaac0>
   1bcfc:	add	sp, sp, #4
   1bd00:	ldrd	r4, [sp]
   1bd04:	ldrd	r6, [sp, #8]
   1bd08:	ldrd	r8, [sp, #16]
   1bd0c:	ldrd	sl, [sp, #24]
   1bd10:	add	sp, sp, #32
   1bd14:	pop	{pc}		; (ldr pc, [sp], #4)
   1bd18:	rsb	r8, r7, #128	; 0x80
   1bd1c:	cmp	r8, r1
   1bd20:	movcs	r8, r1
   1bd24:	add	r9, r2, #32
   1bd28:	mov	r2, r8
   1bd2c:	mov	r1, r0
   1bd30:	add	r0, r9, r7
   1bd34:	bl	11058 <memcpy@plt>
   1bd38:	ldr	r1, [r5, #28]
   1bd3c:	add	r1, r8, r1
   1bd40:	str	r1, [r5, #28]
   1bd44:	cmp	r1, #64	; 0x40
   1bd48:	bhi	1bd58 <__assert_fail@plt+0xaa6c>
   1bd4c:	add	r4, r4, r8
   1bd50:	sub	r6, r6, r8
   1bd54:	b	1bc60 <__assert_fail@plt+0xa974>
   1bd58:	mov	r2, r5
   1bd5c:	bic	r1, r1, #63	; 0x3f
   1bd60:	mov	r0, r9
   1bd64:	bl	1a7e4 <__assert_fail@plt+0x94f8>
   1bd68:	ldr	r2, [r5, #28]
   1bd6c:	and	r2, r2, #63	; 0x3f
   1bd70:	str	r2, [r5, #28]
   1bd74:	add	r1, r7, r8
   1bd78:	bic	r1, r1, #63	; 0x3f
   1bd7c:	add	r1, r9, r1
   1bd80:	mov	r0, r9
   1bd84:	bl	11058 <memcpy@plt>
   1bd88:	b	1bd4c <__assert_fail@plt+0xaa60>
   1bd8c:	bic	r7, r6, #63	; 0x3f
   1bd90:	mov	r2, r5
   1bd94:	mov	r1, r7
   1bd98:	mov	r0, r4
   1bd9c:	bl	1a7e4 <__assert_fail@plt+0x94f8>
   1bda0:	add	r4, r4, r7
   1bda4:	and	r6, r6, #63	; 0x3f
   1bda8:	b	1bcf4 <__assert_fail@plt+0xaa08>
   1bdac:	ldr	r7, [r5, #28]
   1bdb0:	add	r8, r5, #32
   1bdb4:	mov	r2, r6
   1bdb8:	mov	r1, r4
   1bdbc:	add	r0, r8, r7
   1bdc0:	bl	11058 <memcpy@plt>
   1bdc4:	add	r6, r7, r6
   1bdc8:	cmp	r6, #63	; 0x3f
   1bdcc:	bhi	1bdd8 <__assert_fail@plt+0xaaec>
   1bdd0:	str	r6, [r5, #28]
   1bdd4:	b	1bcfc <__assert_fail@plt+0xaa10>
   1bdd8:	mov	r2, r5
   1bddc:	mov	r1, #64	; 0x40
   1bde0:	mov	r0, r8
   1bde4:	bl	1a7e4 <__assert_fail@plt+0x94f8>
   1bde8:	sub	r6, r6, #64	; 0x40
   1bdec:	mov	r2, r6
   1bdf0:	add	r1, r5, #96	; 0x60
   1bdf4:	mov	r0, r8
   1bdf8:	bl	11058 <memcpy@plt>
   1bdfc:	b	1bdd0 <__assert_fail@plt+0xaae4>
   1be00:	strd	r4, [sp, #-16]!
   1be04:	str	r6, [sp, #8]
   1be08:	str	lr, [sp, #12]
   1be0c:	sub	sp, sp, #160	; 0xa0
   1be10:	mov	r5, r0
   1be14:	mov	r6, r1
   1be18:	mov	r4, r2
   1be1c:	mov	r0, sp
   1be20:	bl	1a71c <__assert_fail@plt+0x9430>
   1be24:	mov	r2, sp
   1be28:	mov	r1, r6
   1be2c:	mov	r0, r5
   1be30:	bl	1bc30 <__assert_fail@plt+0xa944>
   1be34:	mov	r1, r4
   1be38:	mov	r0, sp
   1be3c:	bl	1bb74 <__assert_fail@plt+0xa888>
   1be40:	add	sp, sp, #160	; 0xa0
   1be44:	ldrd	r4, [sp]
   1be48:	ldr	r6, [sp, #8]
   1be4c:	add	sp, sp, #12
   1be50:	pop	{pc}		; (ldr pc, [sp], #4)
   1be54:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1be58:	strd	r6, [sp, #8]
   1be5c:	strd	r8, [sp, #16]
   1be60:	str	lr, [sp, #24]
   1be64:	sub	sp, sp, #180	; 0xb4
   1be68:	mov	r5, r0
   1be6c:	mov	r8, r2
   1be70:	movw	r0, #32840	; 0x8048
   1be74:	bl	2f624 <__assert_fail@plt+0x1e338>
   1be78:	subs	r6, r0, #0
   1be7c:	moveq	r0, #1
   1be80:	beq	1bf00 <__assert_fail@plt+0xac14>
   1be84:	add	r0, sp, #4
   1be88:	ldr	r3, [sp, #208]	; 0xd0
   1be8c:	blx	r3
   1be90:	mov	r7, #1
   1be94:	mov	r9, #32768	; 0x8000
   1be98:	mov	r4, #0
   1be9c:	ldr	r3, [r5]
   1bea0:	tst	r3, #16
   1bea4:	bne	1bedc <__assert_fail@plt+0xabf0>
   1bea8:	mov	r3, r5
   1beac:	rsb	r2, r4, #32768	; 0x8000
   1beb0:	mov	r1, r7
   1beb4:	add	r0, r6, r4
   1beb8:	bl	112b0 <fread_unlocked@plt>
   1bebc:	add	r4, r4, r0
   1bec0:	cmp	r4, #32768	; 0x8000
   1bec4:	beq	1bf28 <__assert_fail@plt+0xac3c>
   1bec8:	cmp	r0, #0
   1becc:	bne	1be9c <__assert_fail@plt+0xabb0>
   1bed0:	ldr	r3, [r5]
   1bed4:	tst	r3, #32
   1bed8:	bne	1bf18 <__assert_fail@plt+0xac2c>
   1bedc:	cmp	r4, #0
   1bee0:	bne	1bf3c <__assert_fail@plt+0xac50>
   1bee4:	mov	r1, r8
   1bee8:	add	r0, sp, #4
   1beec:	ldr	r3, [sp, #212]	; 0xd4
   1bef0:	blx	r3
   1bef4:	mov	r0, r6
   1bef8:	bl	2b318 <__assert_fail@plt+0x1a02c>
   1befc:	mov	r0, #0
   1bf00:	add	sp, sp, #180	; 0xb4
   1bf04:	ldrd	r4, [sp]
   1bf08:	ldrd	r6, [sp, #8]
   1bf0c:	ldrd	r8, [sp, #16]
   1bf10:	add	sp, sp, #24
   1bf14:	pop	{pc}		; (ldr pc, [sp], #4)
   1bf18:	mov	r0, r6
   1bf1c:	bl	2b318 <__assert_fail@plt+0x1a02c>
   1bf20:	mov	r0, #1
   1bf24:	b	1bf00 <__assert_fail@plt+0xac14>
   1bf28:	add	r2, sp, #4
   1bf2c:	mov	r1, r9
   1bf30:	mov	r0, r6
   1bf34:	bl	1c108 <__assert_fail@plt+0xae1c>
   1bf38:	b	1be98 <__assert_fail@plt+0xabac>
   1bf3c:	add	r2, sp, #4
   1bf40:	mov	r1, r4
   1bf44:	mov	r0, r6
   1bf48:	bl	1e470 <__assert_fail@plt+0xd184>
   1bf4c:	b	1bee4 <__assert_fail@plt+0xabf8>
   1bf50:	push	{lr}		; (str lr, [sp, #-4]!)
   1bf54:	sub	sp, sp, #12
   1bf58:	movw	r3, #58376	; 0xe408
   1bf5c:	movt	r3, #1
   1bf60:	str	r3, [sp, #4]
   1bf64:	movw	r3, #49096	; 0xbfc8
   1bf68:	movt	r3, #1
   1bf6c:	str	r3, [sp]
   1bf70:	mov	r3, #32
   1bf74:	mov	r2, r1
   1bf78:	movw	r1, #4896	; 0x1320
   1bf7c:	movt	r1, #3
   1bf80:	bl	1be54 <__assert_fail@plt+0xab68>
   1bf84:	add	sp, sp, #12
   1bf88:	pop	{pc}		; (ldr pc, [sp], #4)
   1bf8c:	push	{lr}		; (str lr, [sp, #-4]!)
   1bf90:	sub	sp, sp, #12
   1bf94:	movw	r3, #58428	; 0xe43c
   1bf98:	movt	r3, #1
   1bf9c:	str	r3, [sp, #4]
   1bfa0:	movw	r3, #49212	; 0xc03c
   1bfa4:	movt	r3, #1
   1bfa8:	str	r3, [sp]
   1bfac:	mov	r3, #28
   1bfb0:	mov	r2, r1
   1bfb4:	movw	r1, #4888	; 0x1318
   1bfb8:	movt	r1, #3
   1bfbc:	bl	1be54 <__assert_fail@plt+0xab68>
   1bfc0:	add	sp, sp, #12
   1bfc4:	pop	{pc}		; (ldr pc, [sp], #4)
   1bfc8:	movw	r3, #58983	; 0xe667
   1bfcc:	movt	r3, #27145	; 0x6a09
   1bfd0:	str	r3, [r0]
   1bfd4:	movw	r3, #44677	; 0xae85
   1bfd8:	movt	r3, #47975	; 0xbb67
   1bfdc:	str	r3, [r0, #4]
   1bfe0:	movw	r3, #62322	; 0xf372
   1bfe4:	movt	r3, #15470	; 0x3c6e
   1bfe8:	str	r3, [r0, #8]
   1bfec:	movw	r3, #62778	; 0xf53a
   1bff0:	movt	r3, #42319	; 0xa54f
   1bff4:	str	r3, [r0, #12]
   1bff8:	movw	r3, #21119	; 0x527f
   1bffc:	movt	r3, #20750	; 0x510e
   1c000:	str	r3, [r0, #16]
   1c004:	movw	r3, #26764	; 0x688c
   1c008:	movt	r3, #39685	; 0x9b05
   1c00c:	str	r3, [r0, #20]
   1c010:	movw	r3, #55723	; 0xd9ab
   1c014:	movt	r3, #8067	; 0x1f83
   1c018:	str	r3, [r0, #24]
   1c01c:	movw	r3, #52505	; 0xcd19
   1c020:	movt	r3, #23520	; 0x5be0
   1c024:	str	r3, [r0, #28]
   1c028:	mov	r3, #0
   1c02c:	str	r3, [r0, #36]	; 0x24
   1c030:	str	r3, [r0, #32]
   1c034:	str	r3, [r0, #40]	; 0x28
   1c038:	bx	lr
   1c03c:	movw	r3, #40664	; 0x9ed8
   1c040:	movt	r3, #49413	; 0xc105
   1c044:	str	r3, [r0]
   1c048:	movw	r3, #54535	; 0xd507
   1c04c:	movt	r3, #13948	; 0x367c
   1c050:	str	r3, [r0, #4]
   1c054:	movw	r3, #56599	; 0xdd17
   1c058:	movt	r3, #12400	; 0x3070
   1c05c:	str	r3, [r0, #8]
   1c060:	movw	r3, #22841	; 0x5939
   1c064:	movt	r3, #63246	; 0xf70e
   1c068:	str	r3, [r0, #12]
   1c06c:	movw	r3, #2865	; 0xb31
   1c070:	movt	r3, #65472	; 0xffc0
   1c074:	str	r3, [r0, #16]
   1c078:	movw	r3, #5393	; 0x1511
   1c07c:	movt	r3, #26712	; 0x6858
   1c080:	str	r3, [r0, #20]
   1c084:	movw	r3, #36775	; 0x8fa7
   1c088:	movt	r3, #25849	; 0x64f9
   1c08c:	str	r3, [r0, #24]
   1c090:	movw	r3, #20388	; 0x4fa4
   1c094:	movt	r3, #48890	; 0xbefa
   1c098:	str	r3, [r0, #28]
   1c09c:	mov	r3, #0
   1c0a0:	str	r3, [r0, #36]	; 0x24
   1c0a4:	str	r3, [r0, #32]
   1c0a8:	str	r3, [r0, #40]	; 0x28
   1c0ac:	bx	lr
   1c0b0:	push	{lr}		; (str lr, [sp, #-4]!)
   1c0b4:	sub	r2, r0, #4
   1c0b8:	mov	ip, r1
   1c0bc:	add	lr, r0, #28
   1c0c0:	ldr	r3, [r2, #4]!
   1c0c4:	rev	r3, r3
   1c0c8:	str	r3, [ip], #4
   1c0cc:	cmp	r2, lr
   1c0d0:	bne	1c0c0 <__assert_fail@plt+0xadd4>
   1c0d4:	mov	r0, r1
   1c0d8:	pop	{pc}		; (ldr pc, [sp], #4)
   1c0dc:	push	{lr}		; (str lr, [sp, #-4]!)
   1c0e0:	sub	r2, r0, #4
   1c0e4:	mov	ip, r1
   1c0e8:	add	lr, r0, #24
   1c0ec:	ldr	r3, [r2, #4]!
   1c0f0:	rev	r3, r3
   1c0f4:	str	r3, [ip], #4
   1c0f8:	cmp	r2, lr
   1c0fc:	bne	1c0ec <__assert_fail@plt+0xae00>
   1c100:	mov	r0, r1
   1c104:	pop	{pc}		; (ldr pc, [sp], #4)
   1c108:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1c10c:	strd	r6, [sp, #8]
   1c110:	strd	r8, [sp, #16]
   1c114:	strd	sl, [sp, #24]
   1c118:	str	lr, [sp, #32]
   1c11c:	sub	sp, sp, #180	; 0xb4
   1c120:	mov	r5, r0
   1c124:	mov	fp, r2
   1c128:	str	r2, [sp, #68]	; 0x44
   1c12c:	bic	r7, r1, #3
   1c130:	ldr	r8, [r2]
   1c134:	ldr	r2, [r2, #4]
   1c138:	ldr	r4, [fp, #8]
   1c13c:	ldr	lr, [fp, #12]
   1c140:	ldr	r6, [fp, #16]
   1c144:	ldr	ip, [fp, #20]
   1c148:	ldr	r0, [fp, #24]
   1c14c:	ldr	r3, [fp, #28]
   1c150:	ldr	r9, [fp, #32]
   1c154:	add	r9, r1, r9
   1c158:	str	r9, [fp, #32]
   1c15c:	ldr	sl, [fp, #36]	; 0x24
   1c160:	cmp	r9, r1
   1c164:	movcs	r1, sl
   1c168:	addcc	r1, sl, #1
   1c16c:	str	r1, [fp, #36]	; 0x24
   1c170:	add	r1, r5, r7
   1c174:	cmp	r5, r1
   1c178:	bcs	1e348 <__assert_fail@plt+0xd05c>
   1c17c:	sub	r1, r5, #4
   1c180:	str	r1, [sp, #64]	; 0x40
   1c184:	sub	r1, r7, #1
   1c188:	bic	r1, r1, #63	; 0x3f
   1c18c:	add	r5, r5, #60	; 0x3c
   1c190:	add	r1, r1, r5
   1c194:	str	r1, [sp, #72]	; 0x48
   1c198:	movw	r1, #12184	; 0x2f98
   1c19c:	movt	r1, #17034	; 0x428a
   1c1a0:	str	r1, [sp, #76]	; 0x4c
   1c1a4:	movw	r1, #17553	; 0x4491
   1c1a8:	movt	r1, #28983	; 0x7137
   1c1ac:	str	r1, [sp, #80]	; 0x50
   1c1b0:	movw	r1, #56229	; 0xdba5
   1c1b4:	movt	r1, #59829	; 0xe9b5
   1c1b8:	str	r1, [sp, #84]	; 0x54
   1c1bc:	movw	r1, #49755	; 0xc25b
   1c1c0:	movt	r1, #14678	; 0x3956
   1c1c4:	str	r1, [sp, #88]	; 0x58
   1c1c8:	movw	r1, #4593	; 0x11f1
   1c1cc:	movt	r1, #23025	; 0x59f1
   1c1d0:	str	r1, [sp, #92]	; 0x5c
   1c1d4:	movw	r1, #24277	; 0x5ed5
   1c1d8:	movt	r1, #43804	; 0xab1c
   1c1dc:	str	r1, [sp, #96]	; 0x60
   1c1e0:	movw	r1, #43672	; 0xaa98
   1c1e4:	movt	r1, #55303	; 0xd807
   1c1e8:	str	r1, [sp, #100]	; 0x64
   1c1ec:	movw	r1, #23297	; 0x5b01
   1c1f0:	movt	r1, #4739	; 0x1283
   1c1f4:	str	r1, [sp, #104]	; 0x68
   1c1f8:	movw	r1, #34238	; 0x85be
   1c1fc:	movt	r1, #9265	; 0x2431
   1c200:	str	r1, [sp, #108]	; 0x6c
   1c204:	mov	r7, r6
   1c208:	mov	r5, r2
   1c20c:	mov	r2, lr
   1c210:	mov	lr, ip
   1c214:	mov	r1, r0
   1c218:	mov	r0, r4
   1c21c:	mov	r4, r3
   1c220:	mov	ip, r2
   1c224:	add	r6, sp, #112	; 0x70
   1c228:	add	r3, sp, #176	; 0xb0
   1c22c:	ldr	r9, [sp, #64]	; 0x40
   1c230:	ldr	r2, [r9, #4]!
   1c234:	rev	r2, r2
   1c238:	str	r2, [r6], #4
   1c23c:	cmp	r6, r3
   1c240:	bne	1c230 <__assert_fail@plt+0xaf44>
   1c244:	ror	r2, r7, #11
   1c248:	eor	r2, r2, r7, ror #6
   1c24c:	eor	r2, r2, r7, ror #25
   1c250:	ldr	r3, [sp, #112]	; 0x70
   1c254:	ldr	r6, [sp, #76]	; 0x4c
   1c258:	add	r3, r3, r6
   1c25c:	add	r4, r3, r4
   1c260:	add	r2, r2, r4
   1c264:	eor	r6, lr, r1
   1c268:	and	r6, r6, r7
   1c26c:	eor	r6, r6, r1
   1c270:	add	r3, r2, r6
   1c274:	add	r9, r3, ip
   1c278:	ror	r6, r8, #13
   1c27c:	eor	r6, r6, r8, ror #2
   1c280:	eor	r6, r6, r8, ror #22
   1c284:	orr	r2, r8, r5
   1c288:	and	r2, r2, r0
   1c28c:	and	ip, r8, r5
   1c290:	orr	r2, r2, ip
   1c294:	add	r6, r6, r2
   1c298:	add	r6, r6, r3
   1c29c:	ldr	sl, [sp, #116]	; 0x74
   1c2a0:	eor	r2, r7, lr
   1c2a4:	and	r2, r2, r9
   1c2a8:	eor	r2, r2, lr
   1c2ac:	ldr	r3, [sp, #80]	; 0x50
   1c2b0:	add	r3, sl, r3
   1c2b4:	add	r1, r3, r1
   1c2b8:	add	r1, r2, r1
   1c2bc:	ror	r3, r9, #11
   1c2c0:	eor	r3, r3, r9, ror #6
   1c2c4:	eor	ip, r3, r9, ror #25
   1c2c8:	add	r3, r1, ip
   1c2cc:	add	r0, r3, r0
   1c2d0:	ror	r1, r6, #13
   1c2d4:	eor	r1, r1, r6, ror #2
   1c2d8:	eor	r1, r1, r6, ror #22
   1c2dc:	orr	r2, r6, r8
   1c2e0:	and	r2, r2, r5
   1c2e4:	and	ip, r6, r8
   1c2e8:	orr	r2, r2, ip
   1c2ec:	add	r1, r1, r2
   1c2f0:	add	r1, r1, r3
   1c2f4:	ldr	fp, [sp, #120]	; 0x78
   1c2f8:	eor	r2, r9, r7
   1c2fc:	and	r2, r2, r0
   1c300:	eor	r2, r2, r7
   1c304:	movw	r3, #64463	; 0xfbcf
   1c308:	movt	r3, #46528	; 0xb5c0
   1c30c:	add	r3, fp, r3
   1c310:	add	lr, r3, lr
   1c314:	add	r2, r2, lr
   1c318:	ror	r3, r0, #11
   1c31c:	eor	r3, r3, r0, ror #6
   1c320:	eor	r3, r3, r0, ror #25
   1c324:	add	r3, r2, r3
   1c328:	add	lr, r3, r5
   1c32c:	ror	r2, r1, #13
   1c330:	eor	r2, r2, r1, ror #2
   1c334:	eor	r2, r2, r1, ror #22
   1c338:	orr	ip, r6, r1
   1c33c:	and	ip, ip, r8
   1c340:	and	r4, r6, r1
   1c344:	orr	ip, ip, r4
   1c348:	add	r2, r2, ip
   1c34c:	add	r2, r2, r3
   1c350:	eor	ip, r9, r0
   1c354:	and	ip, ip, lr
   1c358:	eor	ip, ip, r9
   1c35c:	ldr	r3, [sp, #124]	; 0x7c
   1c360:	ldr	r4, [sp, #84]	; 0x54
   1c364:	add	r3, r3, r4
   1c368:	add	r3, r3, r7
   1c36c:	add	r3, ip, r3
   1c370:	ror	ip, lr, #11
   1c374:	eor	ip, ip, lr, ror #6
   1c378:	eor	r4, ip, lr, ror #25
   1c37c:	add	ip, r3, r4
   1c380:	add	r8, ip, r8
   1c384:	ror	r3, r2, #13
   1c388:	eor	r3, r3, r2, ror #2
   1c38c:	eor	r3, r3, r2, ror #22
   1c390:	orr	r4, r1, r2
   1c394:	and	r4, r4, r6
   1c398:	and	r5, r1, r2
   1c39c:	orr	r4, r4, r5
   1c3a0:	add	r3, r3, r4
   1c3a4:	add	r3, r3, ip
   1c3a8:	eor	r4, r0, lr
   1c3ac:	and	r4, r4, r8
   1c3b0:	eor	r4, r4, r0
   1c3b4:	ldr	ip, [sp, #128]	; 0x80
   1c3b8:	ldr	r5, [sp, #88]	; 0x58
   1c3bc:	add	ip, ip, r5
   1c3c0:	add	ip, ip, r9
   1c3c4:	add	r4, r4, ip
   1c3c8:	ror	r5, r8, #11
   1c3cc:	eor	r5, r5, r8, ror #6
   1c3d0:	eor	r5, r5, r8, ror #25
   1c3d4:	add	ip, r4, r5
   1c3d8:	add	r6, r6, ip
   1c3dc:	ror	r5, r3, #13
   1c3e0:	eor	r5, r5, r3, ror #2
   1c3e4:	eor	r5, r5, r3, ror #22
   1c3e8:	orr	r4, r2, r3
   1c3ec:	and	r4, r4, r1
   1c3f0:	and	r7, r2, r3
   1c3f4:	orr	r4, r4, r7
   1c3f8:	add	r5, r5, r4
   1c3fc:	add	r5, r5, ip
   1c400:	eor	r4, lr, r8
   1c404:	and	r4, r4, r6
   1c408:	eor	r4, r4, lr
   1c40c:	ldr	ip, [sp, #132]	; 0x84
   1c410:	ldr	r7, [sp, #92]	; 0x5c
   1c414:	add	ip, ip, r7
   1c418:	add	r0, ip, r0
   1c41c:	add	r4, r4, r0
   1c420:	ror	r0, r6, #11
   1c424:	eor	r0, r0, r6, ror #6
   1c428:	eor	r7, r0, r6, ror #25
   1c42c:	add	r0, r4, r7
   1c430:	add	r1, r1, r0
   1c434:	ror	r4, r5, #13
   1c438:	eor	r4, r4, r5, ror #2
   1c43c:	eor	r4, r4, r5, ror #22
   1c440:	orr	ip, r3, r5
   1c444:	and	ip, ip, r2
   1c448:	and	r7, r3, r5
   1c44c:	orr	ip, ip, r7
   1c450:	add	r4, r4, ip
   1c454:	add	r4, r4, r0
   1c458:	eor	ip, r8, r6
   1c45c:	and	ip, ip, r1
   1c460:	eor	ip, ip, r8
   1c464:	movw	r0, #33444	; 0x82a4
   1c468:	movt	r0, #37439	; 0x923f
   1c46c:	ldr	r7, [sp, #136]	; 0x88
   1c470:	add	r0, r7, r0
   1c474:	add	lr, r0, lr
   1c478:	add	lr, ip, lr
   1c47c:	ror	r0, r1, #11
   1c480:	eor	r0, r0, r1, ror #6
   1c484:	eor	r0, r0, r1, ror #25
   1c488:	add	r0, lr, r0
   1c48c:	add	r2, r2, r0
   1c490:	ror	lr, r4, #13
   1c494:	eor	lr, lr, r4, ror #2
   1c498:	eor	lr, lr, r4, ror #22
   1c49c:	orr	ip, r5, r4
   1c4a0:	and	ip, ip, r3
   1c4a4:	and	r7, r5, r4
   1c4a8:	orr	ip, ip, r7
   1c4ac:	add	lr, lr, ip
   1c4b0:	add	lr, lr, r0
   1c4b4:	eor	ip, r6, r1
   1c4b8:	and	ip, ip, r2
   1c4bc:	eor	ip, ip, r6
   1c4c0:	ldr	r0, [sp, #140]	; 0x8c
   1c4c4:	ldr	r7, [sp, #96]	; 0x60
   1c4c8:	add	r0, r0, r7
   1c4cc:	add	r8, r0, r8
   1c4d0:	add	ip, ip, r8
   1c4d4:	ror	r0, r2, #11
   1c4d8:	eor	r0, r0, r2, ror #6
   1c4dc:	eor	r7, r0, r2, ror #25
   1c4e0:	add	r0, ip, r7
   1c4e4:	add	r3, r3, r0
   1c4e8:	ror	ip, lr, #13
   1c4ec:	eor	ip, ip, lr, ror #2
   1c4f0:	eor	ip, ip, lr, ror #22
   1c4f4:	orr	r7, r4, lr
   1c4f8:	and	r7, r7, r5
   1c4fc:	and	r8, r4, lr
   1c500:	orr	r7, r7, r8
   1c504:	add	ip, ip, r7
   1c508:	add	ip, ip, r0
   1c50c:	eor	r7, r1, r2
   1c510:	and	r7, r7, r3
   1c514:	eor	r7, r7, r1
   1c518:	ldr	r0, [sp, #144]	; 0x90
   1c51c:	ldr	r8, [sp, #100]	; 0x64
   1c520:	add	r0, r0, r8
   1c524:	add	r0, r0, r6
   1c528:	add	r0, r7, r0
   1c52c:	ror	r6, r3, #11
   1c530:	eor	r6, r6, r3, ror #6
   1c534:	eor	r8, r6, r3, ror #25
   1c538:	add	r6, r0, r8
   1c53c:	add	r5, r5, r6
   1c540:	ror	r0, ip, #13
   1c544:	eor	r0, r0, ip, ror #2
   1c548:	eor	r0, r0, ip, ror #22
   1c54c:	orr	r7, lr, ip
   1c550:	and	r7, r7, r4
   1c554:	and	r8, lr, ip
   1c558:	orr	r7, r7, r8
   1c55c:	add	r0, r0, r7
   1c560:	add	r0, r0, r6
   1c564:	eor	r7, r2, r3
   1c568:	and	r7, r7, r5
   1c56c:	eor	r7, r7, r2
   1c570:	ldr	r6, [sp, #148]	; 0x94
   1c574:	ldr	r8, [sp, #104]	; 0x68
   1c578:	add	r6, r6, r8
   1c57c:	add	r1, r6, r1
   1c580:	add	r1, r7, r1
   1c584:	ror	r6, r5, #11
   1c588:	eor	r6, r6, r5, ror #6
   1c58c:	eor	r8, r6, r5, ror #25
   1c590:	add	r6, r1, r8
   1c594:	add	r4, r4, r6
   1c598:	ror	r1, r0, #13
   1c59c:	eor	r1, r1, r0, ror #2
   1c5a0:	eor	r1, r1, r0, ror #22
   1c5a4:	orr	r7, ip, r0
   1c5a8:	and	r7, r7, lr
   1c5ac:	and	r8, ip, r0
   1c5b0:	orr	r7, r7, r8
   1c5b4:	add	r1, r1, r7
   1c5b8:	add	r1, r1, r6
   1c5bc:	eor	r7, r3, r5
   1c5c0:	and	r7, r7, r4
   1c5c4:	eor	r7, r7, r3
   1c5c8:	ldr	r6, [sp, #152]	; 0x98
   1c5cc:	ldr	r8, [sp, #108]	; 0x6c
   1c5d0:	add	r6, r6, r8
   1c5d4:	add	r2, r6, r2
   1c5d8:	add	r2, r7, r2
   1c5dc:	ror	r6, r4, #11
   1c5e0:	eor	r6, r6, r4, ror #6
   1c5e4:	eor	r8, r6, r4, ror #25
   1c5e8:	add	r6, r2, r8
   1c5ec:	add	lr, lr, r6
   1c5f0:	ror	r2, r1, #13
   1c5f4:	eor	r2, r2, r1, ror #2
   1c5f8:	eor	r2, r2, r1, ror #22
   1c5fc:	orr	r7, r0, r1
   1c600:	and	r7, r7, ip
   1c604:	and	r8, r0, r1
   1c608:	orr	r7, r7, r8
   1c60c:	add	r2, r2, r7
   1c610:	add	r2, r2, r6
   1c614:	eor	r7, r5, r4
   1c618:	and	r7, r7, lr
   1c61c:	eor	r7, r7, r5
   1c620:	movw	r6, #32195	; 0x7dc3
   1c624:	movt	r6, #21772	; 0x550c
   1c628:	ldr	r8, [sp, #156]	; 0x9c
   1c62c:	add	r6, r8, r6
   1c630:	add	r3, r6, r3
   1c634:	add	r3, r7, r3
   1c638:	ror	r6, lr, #11
   1c63c:	eor	r6, r6, lr, ror #6
   1c640:	eor	r6, r6, lr, ror #25
   1c644:	add	r6, r3, r6
   1c648:	add	ip, ip, r6
   1c64c:	ror	r3, r2, #13
   1c650:	eor	r3, r3, r2, ror #2
   1c654:	eor	r3, r3, r2, ror #22
   1c658:	orr	r7, r1, r2
   1c65c:	and	r7, r7, r0
   1c660:	and	r8, r1, r2
   1c664:	orr	r7, r7, r8
   1c668:	add	r3, r3, r7
   1c66c:	add	r3, r3, r6
   1c670:	eor	r7, r4, lr
   1c674:	and	r7, r7, ip
   1c678:	eor	r7, r7, r4
   1c67c:	movw	r6, #23924	; 0x5d74
   1c680:	movt	r6, #29374	; 0x72be
   1c684:	ldr	r8, [sp, #160]	; 0xa0
   1c688:	add	r6, r8, r6
   1c68c:	add	r5, r6, r5
   1c690:	add	r7, r7, r5
   1c694:	ror	r5, ip, #11
   1c698:	eor	r5, r5, ip, ror #6
   1c69c:	eor	r5, r5, ip, ror #25
   1c6a0:	add	r5, r7, r5
   1c6a4:	add	r0, r0, r5
   1c6a8:	ror	r7, r3, #13
   1c6ac:	eor	r7, r7, r3, ror #2
   1c6b0:	eor	r7, r7, r3, ror #22
   1c6b4:	orr	r6, r2, r3
   1c6b8:	and	r6, r6, r1
   1c6bc:	and	r8, r2, r3
   1c6c0:	orr	r6, r6, r8
   1c6c4:	add	r7, r7, r6
   1c6c8:	add	r7, r7, r5
   1c6cc:	eor	r6, lr, ip
   1c6d0:	and	r6, r6, r0
   1c6d4:	eor	r6, r6, lr
   1c6d8:	movw	r5, #45566	; 0xb1fe
   1c6dc:	movt	r5, #32990	; 0x80de
   1c6e0:	ldr	r8, [sp, #164]	; 0xa4
   1c6e4:	add	r5, r8, r5
   1c6e8:	add	r4, r5, r4
   1c6ec:	add	r9, r6, r4
   1c6f0:	ror	r4, r0, #11
   1c6f4:	eor	r4, r4, r0, ror #6
   1c6f8:	eor	r4, r4, r0, ror #25
   1c6fc:	add	r4, r9, r4
   1c700:	add	r1, r1, r4
   1c704:	ror	r9, r7, #13
   1c708:	eor	r9, r9, r7, ror #2
   1c70c:	eor	r9, r9, r7, ror #22
   1c710:	orr	r5, r3, r7
   1c714:	and	r5, r5, r2
   1c718:	and	r6, r3, r7
   1c71c:	orr	r5, r5, r6
   1c720:	add	r9, r9, r5
   1c724:	add	r9, r9, r4
   1c728:	eor	r5, ip, r0
   1c72c:	and	r5, r5, r1
   1c730:	eor	r5, r5, ip
   1c734:	movw	r4, #1703	; 0x6a7
   1c738:	movt	r4, #39900	; 0x9bdc
   1c73c:	ldr	r6, [sp, #168]	; 0xa8
   1c740:	add	r4, r6, r4
   1c744:	add	lr, r4, lr
   1c748:	add	r8, r5, lr
   1c74c:	ror	lr, r1, #11
   1c750:	eor	lr, lr, r1, ror #6
   1c754:	eor	lr, lr, r1, ror #25
   1c758:	add	lr, r8, lr
   1c75c:	add	r2, r2, lr
   1c760:	ror	r8, r9, #13
   1c764:	eor	r8, r8, r9, ror #2
   1c768:	eor	r8, r8, r9, ror #22
   1c76c:	orr	r4, r7, r9
   1c770:	and	r4, r4, r3
   1c774:	and	r5, r7, r9
   1c778:	orr	r4, r4, r5
   1c77c:	add	r8, r8, r4
   1c780:	add	r8, r8, lr
   1c784:	eor	r4, r0, r1
   1c788:	and	r4, r4, r2
   1c78c:	eor	r4, r4, r0
   1c790:	movw	lr, #61812	; 0xf174
   1c794:	movt	lr, #49563	; 0xc19b
   1c798:	ldr	r5, [sp, #172]	; 0xac
   1c79c:	add	lr, r5, lr
   1c7a0:	add	ip, lr, ip
   1c7a4:	add	lr, r4, ip
   1c7a8:	ror	ip, r2, #11
   1c7ac:	eor	ip, ip, r2, ror #6
   1c7b0:	eor	ip, ip, r2, ror #25
   1c7b4:	add	ip, lr, ip
   1c7b8:	add	r3, r3, ip
   1c7bc:	ror	lr, r8, #13
   1c7c0:	eor	lr, lr, r8, ror #2
   1c7c4:	eor	lr, lr, r8, ror #22
   1c7c8:	orr	r4, r9, r8
   1c7cc:	and	r4, r4, r7
   1c7d0:	and	r5, r9, r8
   1c7d4:	orr	r4, r4, r5
   1c7d8:	add	lr, lr, r4
   1c7dc:	add	lr, lr, ip
   1c7e0:	mov	ip, r6
   1c7e4:	ror	r6, r6, #19
   1c7e8:	eor	r6, r6, ip, ror #17
   1c7ec:	eor	r6, r6, ip, lsr #10
   1c7f0:	ldr	ip, [sp, #112]	; 0x70
   1c7f4:	ldr	r4, [sp, #148]	; 0x94
   1c7f8:	add	ip, ip, r4
   1c7fc:	add	r6, r6, ip
   1c800:	ror	ip, sl, #18
   1c804:	eor	ip, ip, sl, ror #7
   1c808:	eor	ip, ip, sl, lsr #3
   1c80c:	add	r6, r6, ip
   1c810:	eor	r4, r1, r2
   1c814:	and	r4, r4, r3
   1c818:	eor	r4, r4, r1
   1c81c:	movw	ip, #27073	; 0x69c1
   1c820:	movt	ip, #58523	; 0xe49b
   1c824:	add	ip, r6, ip
   1c828:	add	r0, ip, r0
   1c82c:	add	ip, r4, r0
   1c830:	ror	r0, r3, #11
   1c834:	eor	r0, r0, r3, ror #6
   1c838:	eor	r0, r0, r3, ror #25
   1c83c:	add	r0, ip, r0
   1c840:	add	r7, r7, r0
   1c844:	ror	ip, lr, #13
   1c848:	eor	ip, ip, lr, ror #2
   1c84c:	eor	ip, ip, lr, ror #22
   1c850:	orr	r4, r8, lr
   1c854:	and	r4, r4, r9
   1c858:	and	r5, r8, lr
   1c85c:	orr	r4, r4, r5
   1c860:	add	ip, ip, r4
   1c864:	add	ip, ip, r0
   1c868:	ldr	r0, [sp, #172]	; 0xac
   1c86c:	ror	r5, r0, #19
   1c870:	eor	r5, r5, r0, ror #17
   1c874:	eor	r5, r5, r0, lsr #10
   1c878:	ldr	r0, [sp, #152]	; 0x98
   1c87c:	add	r0, sl, r0
   1c880:	add	r5, r5, r0
   1c884:	ror	r0, fp, #18
   1c888:	eor	r0, r0, fp, ror #7
   1c88c:	eor	r0, r0, fp, lsr #3
   1c890:	add	r5, r5, r0
   1c894:	eor	r4, r2, r3
   1c898:	and	r4, r4, r7
   1c89c:	eor	r4, r4, r2
   1c8a0:	movw	r0, #18310	; 0x4786
   1c8a4:	movt	r0, #61374	; 0xefbe
   1c8a8:	add	r0, r5, r0
   1c8ac:	add	r1, r0, r1
   1c8b0:	add	r0, r4, r1
   1c8b4:	ror	r1, r7, #11
   1c8b8:	eor	r1, r1, r7, ror #6
   1c8bc:	eor	r1, r1, r7, ror #25
   1c8c0:	add	r1, r0, r1
   1c8c4:	add	r9, r9, r1
   1c8c8:	ror	r0, ip, #13
   1c8cc:	eor	r0, r0, ip, ror #2
   1c8d0:	eor	r0, r0, ip, ror #22
   1c8d4:	orr	r4, lr, ip
   1c8d8:	and	r4, r4, r8
   1c8dc:	and	sl, lr, ip
   1c8e0:	orr	r4, r4, sl
   1c8e4:	add	r0, r0, r4
   1c8e8:	add	r0, r0, r1
   1c8ec:	ror	r4, r6, #19
   1c8f0:	eor	r4, r4, r6, ror #17
   1c8f4:	str	r6, [sp, #24]
   1c8f8:	eor	sl, r4, r6, lsr #10
   1c8fc:	ldr	r1, [sp, #124]	; 0x7c
   1c900:	ror	r1, r1, #18
   1c904:	ldr	r4, [sp, #124]	; 0x7c
   1c908:	eor	r1, r1, r4, ror #7
   1c90c:	eor	r1, r1, r4, lsr #3
   1c910:	ldr	r4, [sp, #156]	; 0x9c
   1c914:	add	r4, fp, r4
   1c918:	add	r4, r1, r4
   1c91c:	add	r4, r4, sl
   1c920:	eor	sl, r3, r7
   1c924:	and	sl, sl, r9
   1c928:	eor	sl, sl, r3
   1c92c:	movw	r1, #40390	; 0x9dc6
   1c930:	movt	r1, #4033	; 0xfc1
   1c934:	add	r1, r4, r1
   1c938:	add	r2, r1, r2
   1c93c:	add	r1, sl, r2
   1c940:	ror	r2, r9, #11
   1c944:	eor	r2, r2, r9, ror #6
   1c948:	eor	r2, r2, r9, ror #25
   1c94c:	add	r2, r1, r2
   1c950:	add	r8, r8, r2
   1c954:	ror	r1, r0, #13
   1c958:	eor	r1, r1, r0, ror #2
   1c95c:	eor	r1, r1, r0, ror #22
   1c960:	orr	sl, ip, r0
   1c964:	and	sl, sl, lr
   1c968:	and	fp, ip, r0
   1c96c:	orr	sl, sl, fp
   1c970:	add	r1, r1, sl
   1c974:	add	r1, r1, r2
   1c978:	ror	fp, r5, #19
   1c97c:	eor	fp, fp, r5, ror #17
   1c980:	eor	fp, fp, r5, lsr #10
   1c984:	ldr	r2, [sp, #128]	; 0x80
   1c988:	ror	r2, r2, #18
   1c98c:	ldr	sl, [sp, #128]	; 0x80
   1c990:	eor	r2, r2, sl, ror #7
   1c994:	eor	r2, r2, sl, lsr #3
   1c998:	ldr	sl, [sp, #124]	; 0x7c
   1c99c:	ldr	r6, [sp, #160]	; 0xa0
   1c9a0:	add	sl, sl, r6
   1c9a4:	add	r2, r2, sl
   1c9a8:	add	fp, r2, fp
   1c9ac:	eor	sl, r7, r9
   1c9b0:	and	sl, sl, r8
   1c9b4:	eor	sl, sl, r7
   1c9b8:	movw	r2, #41420	; 0xa1cc
   1c9bc:	movt	r2, #9228	; 0x240c
   1c9c0:	str	fp, [sp, #28]
   1c9c4:	add	r2, fp, r2
   1c9c8:	add	r3, r2, r3
   1c9cc:	add	r3, sl, r3
   1c9d0:	ror	r2, r8, #11
   1c9d4:	eor	r2, r2, r8, ror #6
   1c9d8:	eor	r2, r2, r8, ror #25
   1c9dc:	add	r2, r3, r2
   1c9e0:	add	lr, lr, r2
   1c9e4:	ror	r3, r1, #13
   1c9e8:	eor	r3, r3, r1, ror #2
   1c9ec:	eor	r3, r3, r1, ror #22
   1c9f0:	orr	sl, r0, r1
   1c9f4:	and	sl, sl, ip
   1c9f8:	and	fp, r0, r1
   1c9fc:	orr	sl, sl, fp
   1ca00:	add	r3, r3, sl
   1ca04:	add	r3, r3, r2
   1ca08:	ror	fp, r4, #19
   1ca0c:	eor	fp, fp, r4, ror #17
   1ca10:	eor	fp, fp, r4, lsr #10
   1ca14:	ldr	r2, [sp, #132]	; 0x84
   1ca18:	ror	r2, r2, #18
   1ca1c:	ldr	r6, [sp, #132]	; 0x84
   1ca20:	eor	r2, r2, r6, ror #7
   1ca24:	eor	r2, r2, r6, lsr #3
   1ca28:	ldr	r6, [sp, #128]	; 0x80
   1ca2c:	ldr	sl, [sp, #164]	; 0xa4
   1ca30:	add	sl, r6, sl
   1ca34:	add	r2, r2, sl
   1ca38:	add	r2, r2, fp
   1ca3c:	mov	fp, r2
   1ca40:	eor	sl, r9, r8
   1ca44:	and	sl, sl, lr
   1ca48:	eor	sl, sl, r9
   1ca4c:	movw	r2, #11375	; 0x2c6f
   1ca50:	movt	r2, #11753	; 0x2de9
   1ca54:	str	fp, [sp]
   1ca58:	add	r2, fp, r2
   1ca5c:	add	r2, r2, r7
   1ca60:	add	r2, sl, r2
   1ca64:	ror	r7, lr, #11
   1ca68:	eor	r7, r7, lr, ror #6
   1ca6c:	eor	r7, r7, lr, ror #25
   1ca70:	add	r7, r2, r7
   1ca74:	add	ip, ip, r7
   1ca78:	ror	r2, r3, #13
   1ca7c:	eor	r2, r2, r3, ror #2
   1ca80:	eor	r2, r2, r3, ror #22
   1ca84:	orr	sl, r1, r3
   1ca88:	and	sl, sl, r0
   1ca8c:	and	fp, r1, r3
   1ca90:	orr	sl, sl, fp
   1ca94:	add	r2, r2, sl
   1ca98:	add	r2, r2, r7
   1ca9c:	ldr	sl, [sp, #28]
   1caa0:	ror	fp, sl, #19
   1caa4:	eor	fp, fp, sl, ror #17
   1caa8:	eor	fp, fp, sl, lsr #10
   1caac:	ldr	r6, [sp, #136]	; 0x88
   1cab0:	ror	r7, r6, #18
   1cab4:	eor	r7, r7, r6, ror #7
   1cab8:	eor	r7, r7, r6, lsr #3
   1cabc:	ldr	r6, [sp, #132]	; 0x84
   1cac0:	ldr	sl, [sp, #168]	; 0xa8
   1cac4:	add	sl, r6, sl
   1cac8:	add	r7, r7, sl
   1cacc:	add	r7, r7, fp
   1cad0:	mov	fp, r7
   1cad4:	eor	sl, r8, lr
   1cad8:	and	sl, sl, ip
   1cadc:	eor	sl, sl, r8
   1cae0:	movw	r7, #33962	; 0x84aa
   1cae4:	movt	r7, #19060	; 0x4a74
   1cae8:	str	fp, [sp, #32]
   1caec:	add	r7, fp, r7
   1caf0:	add	r7, r7, r9
   1caf4:	add	sl, sl, r7
   1caf8:	ror	r7, ip, #11
   1cafc:	eor	r7, r7, ip, ror #6
   1cb00:	eor	r7, r7, ip, ror #25
   1cb04:	add	r7, sl, r7
   1cb08:	add	r0, r0, r7
   1cb0c:	ror	sl, r2, #13
   1cb10:	eor	sl, sl, r2, ror #2
   1cb14:	eor	sl, sl, r2, ror #22
   1cb18:	orr	r9, r3, r2
   1cb1c:	and	r9, r9, r1
   1cb20:	and	fp, r3, r2
   1cb24:	orr	r9, r9, fp
   1cb28:	add	sl, sl, r9
   1cb2c:	add	sl, sl, r7
   1cb30:	ldr	r7, [sp]
   1cb34:	ror	fp, r7, #19
   1cb38:	eor	fp, fp, r7, ror #17
   1cb3c:	eor	fp, fp, r7, lsr #10
   1cb40:	ldr	r6, [sp, #140]	; 0x8c
   1cb44:	ror	r7, r6, #18
   1cb48:	eor	r7, r7, r6, ror #7
   1cb4c:	eor	r7, r7, r6, lsr #3
   1cb50:	ldr	r6, [sp, #136]	; 0x88
   1cb54:	ldr	r9, [sp, #172]	; 0xac
   1cb58:	add	r9, r6, r9
   1cb5c:	add	r7, r7, r9
   1cb60:	add	r9, r7, fp
   1cb64:	mov	fp, r9
   1cb68:	eor	r9, lr, ip
   1cb6c:	and	r9, r9, r0
   1cb70:	eor	r9, r9, lr
   1cb74:	movw	r7, #43484	; 0xa9dc
   1cb78:	movt	r7, #23728	; 0x5cb0
   1cb7c:	str	fp, [sp, #36]	; 0x24
   1cb80:	add	r7, fp, r7
   1cb84:	add	r7, r7, r8
   1cb88:	add	r9, r9, r7
   1cb8c:	ror	r7, r0, #11
   1cb90:	eor	r7, r7, r0, ror #6
   1cb94:	eor	r7, r7, r0, ror #25
   1cb98:	add	r7, r9, r7
   1cb9c:	add	r1, r1, r7
   1cba0:	ror	r9, sl, #13
   1cba4:	eor	r9, r9, sl, ror #2
   1cba8:	eor	r9, r9, sl, ror #22
   1cbac:	orr	r8, r2, sl
   1cbb0:	and	r8, r8, r3
   1cbb4:	and	fp, r2, sl
   1cbb8:	orr	r8, r8, fp
   1cbbc:	add	r9, r9, r8
   1cbc0:	add	r9, r9, r7
   1cbc4:	ldr	fp, [sp, #32]
   1cbc8:	ror	r8, fp, #19
   1cbcc:	eor	r8, r8, fp, ror #17
   1cbd0:	eor	r8, r8, fp, lsr #10
   1cbd4:	ldr	r6, [sp, #144]	; 0x90
   1cbd8:	ror	r7, r6, #18
   1cbdc:	eor	r7, r7, r6, ror #7
   1cbe0:	eor	r7, r7, r6, lsr #3
   1cbe4:	ldr	r6, [sp, #140]	; 0x8c
   1cbe8:	add	r7, r7, r6
   1cbec:	ldr	r6, [sp, #24]
   1cbf0:	add	r7, r7, r6
   1cbf4:	add	r8, r8, r7
   1cbf8:	mov	fp, r8
   1cbfc:	eor	r8, ip, r0
   1cc00:	and	r8, r8, r1
   1cc04:	eor	r8, r8, ip
   1cc08:	movw	r7, #35034	; 0x88da
   1cc0c:	movt	r7, #30457	; 0x76f9
   1cc10:	str	fp, [sp, #40]	; 0x28
   1cc14:	add	r7, fp, r7
   1cc18:	add	lr, r7, lr
   1cc1c:	add	r8, r8, lr
   1cc20:	ror	lr, r1, #11
   1cc24:	eor	lr, lr, r1, ror #6
   1cc28:	eor	lr, lr, r1, ror #25
   1cc2c:	add	lr, r8, lr
   1cc30:	add	r3, r3, lr
   1cc34:	ror	r8, r9, #13
   1cc38:	eor	r8, r8, r9, ror #2
   1cc3c:	eor	r8, r8, r9, ror #22
   1cc40:	orr	r7, sl, r9
   1cc44:	and	r7, r7, r2
   1cc48:	and	fp, sl, r9
   1cc4c:	orr	r7, r7, fp
   1cc50:	add	r8, r8, r7
   1cc54:	add	r8, r8, lr
   1cc58:	ldr	lr, [sp, #36]	; 0x24
   1cc5c:	ror	r7, lr, #19
   1cc60:	eor	r7, r7, lr, ror #17
   1cc64:	eor	r7, r7, lr, lsr #10
   1cc68:	ldr	r6, [sp, #148]	; 0x94
   1cc6c:	ror	lr, r6, #18
   1cc70:	eor	lr, lr, r6, ror #7
   1cc74:	eor	lr, lr, r6, lsr #3
   1cc78:	ldr	r6, [sp, #144]	; 0x90
   1cc7c:	add	lr, lr, r6
   1cc80:	add	lr, lr, r5
   1cc84:	add	lr, r7, lr
   1cc88:	mov	fp, lr
   1cc8c:	eor	r7, r0, r1
   1cc90:	and	r7, r7, r3
   1cc94:	eor	r7, r7, r0
   1cc98:	movw	lr, #20818	; 0x5152
   1cc9c:	movt	lr, #38974	; 0x983e
   1cca0:	str	fp, [sp, #4]
   1cca4:	add	lr, fp, lr
   1cca8:	add	ip, lr, ip
   1ccac:	add	r7, r7, ip
   1ccb0:	ror	ip, r3, #11
   1ccb4:	eor	ip, ip, r3, ror #6
   1ccb8:	eor	ip, ip, r3, ror #25
   1ccbc:	add	ip, r7, ip
   1ccc0:	add	r2, r2, ip
   1ccc4:	ror	r7, r8, #13
   1ccc8:	eor	r7, r7, r8, ror #2
   1cccc:	eor	r7, r7, r8, ror #22
   1ccd0:	orr	lr, r9, r8
   1ccd4:	and	lr, lr, sl
   1ccd8:	and	fp, r9, r8
   1ccdc:	orr	lr, lr, fp
   1cce0:	add	r7, r7, lr
   1cce4:	add	r7, r7, ip
   1cce8:	ldr	ip, [sp, #40]	; 0x28
   1ccec:	ror	lr, ip, #19
   1ccf0:	eor	lr, lr, ip, ror #17
   1ccf4:	eor	lr, lr, ip, lsr #10
   1ccf8:	ldr	r6, [sp, #152]	; 0x98
   1ccfc:	ror	ip, r6, #18
   1cd00:	eor	ip, ip, r6, ror #7
   1cd04:	eor	ip, ip, r6, lsr #3
   1cd08:	ldr	r6, [sp, #148]	; 0x94
   1cd0c:	add	ip, ip, r6
   1cd10:	add	ip, ip, r4
   1cd14:	add	ip, lr, ip
   1cd18:	mov	fp, ip
   1cd1c:	eor	lr, r1, r3
   1cd20:	and	lr, lr, r2
   1cd24:	eor	lr, lr, r1
   1cd28:	movw	ip, #50797	; 0xc66d
   1cd2c:	movt	ip, #43057	; 0xa831
   1cd30:	str	fp, [sp, #44]	; 0x2c
   1cd34:	add	ip, fp, ip
   1cd38:	add	r0, ip, r0
   1cd3c:	add	lr, lr, r0
   1cd40:	ror	r0, r2, #11
   1cd44:	eor	r0, r0, r2, ror #6
   1cd48:	eor	r0, r0, r2, ror #25
   1cd4c:	add	r0, lr, r0
   1cd50:	add	sl, sl, r0
   1cd54:	ror	lr, r7, #13
   1cd58:	eor	lr, lr, r7, ror #2
   1cd5c:	eor	lr, lr, r7, ror #22
   1cd60:	orr	ip, r8, r7
   1cd64:	and	ip, ip, r9
   1cd68:	and	fp, r8, r7
   1cd6c:	orr	ip, ip, fp
   1cd70:	add	lr, lr, ip
   1cd74:	add	lr, lr, r0
   1cd78:	ldr	r0, [sp, #4]
   1cd7c:	ror	ip, r0, #19
   1cd80:	eor	ip, ip, r0, ror #17
   1cd84:	eor	ip, ip, r0, lsr #10
   1cd88:	ldr	r6, [sp, #156]	; 0x9c
   1cd8c:	ror	r0, r6, #18
   1cd90:	eor	r0, r0, r6, ror #7
   1cd94:	eor	r0, r0, r6, lsr #3
   1cd98:	ldr	r6, [sp, #152]	; 0x98
   1cd9c:	add	r0, r0, r6
   1cda0:	ldr	fp, [sp, #28]
   1cda4:	add	r0, r0, fp
   1cda8:	add	r0, ip, r0
   1cdac:	mov	fp, r0
   1cdb0:	eor	ip, r3, r2
   1cdb4:	and	ip, ip, sl
   1cdb8:	eor	ip, ip, r3
   1cdbc:	movw	r0, #10184	; 0x27c8
   1cdc0:	movt	r0, #45059	; 0xb003
   1cdc4:	str	fp, [sp, #8]
   1cdc8:	add	r0, fp, r0
   1cdcc:	add	r1, r0, r1
   1cdd0:	add	ip, ip, r1
   1cdd4:	ror	r1, sl, #11
   1cdd8:	eor	r1, r1, sl, ror #6
   1cddc:	eor	r1, r1, sl, ror #25
   1cde0:	add	r1, ip, r1
   1cde4:	add	r9, r9, r1
   1cde8:	ror	ip, lr, #13
   1cdec:	eor	ip, ip, lr, ror #2
   1cdf0:	eor	ip, ip, lr, ror #22
   1cdf4:	orr	r0, r7, lr
   1cdf8:	and	r0, r0, r8
   1cdfc:	and	fp, r7, lr
   1ce00:	orr	r0, r0, fp
   1ce04:	add	ip, ip, r0
   1ce08:	add	ip, ip, r1
   1ce0c:	ldr	r1, [sp, #44]	; 0x2c
   1ce10:	ror	r0, r1, #19
   1ce14:	eor	r0, r0, r1, ror #17
   1ce18:	eor	r0, r0, r1, lsr #10
   1ce1c:	ldr	r6, [sp, #160]	; 0xa0
   1ce20:	ror	r1, r6, #18
   1ce24:	eor	r1, r1, r6, ror #7
   1ce28:	eor	r1, r1, r6, lsr #3
   1ce2c:	ldr	r6, [sp, #156]	; 0x9c
   1ce30:	add	r1, r1, r6
   1ce34:	ldr	fp, [sp]
   1ce38:	add	r1, r1, fp
   1ce3c:	add	r0, r0, r1
   1ce40:	mov	fp, r0
   1ce44:	eor	r0, r2, sl
   1ce48:	and	r0, r0, r9
   1ce4c:	eor	r0, r0, r2
   1ce50:	movw	r1, #32711	; 0x7fc7
   1ce54:	movt	r1, #48985	; 0xbf59
   1ce58:	str	fp, [sp, #48]	; 0x30
   1ce5c:	add	r1, fp, r1
   1ce60:	add	r3, r1, r3
   1ce64:	add	r3, r0, r3
   1ce68:	ror	r1, r9, #11
   1ce6c:	eor	r1, r1, r9, ror #6
   1ce70:	eor	r1, r1, r9, ror #25
   1ce74:	add	r1, r3, r1
   1ce78:	add	r8, r8, r1
   1ce7c:	ror	r3, ip, #13
   1ce80:	eor	r3, r3, ip, ror #2
   1ce84:	eor	r3, r3, ip, ror #22
   1ce88:	orr	r0, lr, ip
   1ce8c:	and	r0, r0, r7
   1ce90:	and	fp, lr, ip
   1ce94:	orr	r0, r0, fp
   1ce98:	add	r3, r3, r0
   1ce9c:	add	r3, r3, r1
   1cea0:	ldr	r1, [sp, #8]
   1cea4:	ror	r0, r1, #19
   1cea8:	eor	r0, r0, r1, ror #17
   1ceac:	eor	r0, r0, r1, lsr #10
   1ceb0:	ldr	r6, [sp, #164]	; 0xa4
   1ceb4:	ror	r1, r6, #18
   1ceb8:	eor	r1, r1, r6, ror #7
   1cebc:	eor	r1, r1, r6, lsr #3
   1cec0:	ldr	r6, [sp, #160]	; 0xa0
   1cec4:	add	r1, r1, r6
   1cec8:	ldr	fp, [sp, #32]
   1cecc:	add	r1, r1, fp
   1ced0:	add	r0, r0, r1
   1ced4:	mov	fp, r0
   1ced8:	eor	r0, sl, r9
   1cedc:	and	r0, r0, r8
   1cee0:	eor	r0, r0, sl
   1cee4:	movw	r1, #3059	; 0xbf3
   1cee8:	movt	r1, #50912	; 0xc6e0
   1ceec:	str	fp, [sp, #12]
   1cef0:	add	r1, fp, r1
   1cef4:	add	r2, r1, r2
   1cef8:	add	r0, r0, r2
   1cefc:	ror	r2, r8, #11
   1cf00:	eor	r2, r2, r8, ror #6
   1cf04:	eor	r2, r2, r8, ror #25
   1cf08:	add	r2, r0, r2
   1cf0c:	add	r7, r7, r2
   1cf10:	ror	r0, r3, #13
   1cf14:	eor	r0, r0, r3, ror #2
   1cf18:	eor	r0, r0, r3, ror #22
   1cf1c:	orr	r1, ip, r3
   1cf20:	and	r1, r1, lr
   1cf24:	and	fp, ip, r3
   1cf28:	orr	r1, r1, fp
   1cf2c:	add	r0, r0, r1
   1cf30:	add	r0, r0, r2
   1cf34:	ldr	r2, [sp, #48]	; 0x30
   1cf38:	ror	r1, r2, #19
   1cf3c:	eor	r1, r1, r2, ror #17
   1cf40:	eor	r1, r1, r2, lsr #10
   1cf44:	ldr	r6, [sp, #168]	; 0xa8
   1cf48:	ror	r2, r6, #18
   1cf4c:	eor	r2, r2, r6, ror #7
   1cf50:	eor	r2, r2, r6, lsr #3
   1cf54:	ldr	r6, [sp, #164]	; 0xa4
   1cf58:	add	r2, r2, r6
   1cf5c:	ldr	fp, [sp, #36]	; 0x24
   1cf60:	add	r2, r2, fp
   1cf64:	add	r2, r1, r2
   1cf68:	mov	fp, r2
   1cf6c:	eor	r1, r9, r8
   1cf70:	and	r1, r1, r7
   1cf74:	eor	r1, r1, r9
   1cf78:	movw	r2, #37191	; 0x9147
   1cf7c:	movt	r2, #54695	; 0xd5a7
   1cf80:	str	fp, [sp, #16]
   1cf84:	add	r2, fp, r2
   1cf88:	add	r2, r2, sl
   1cf8c:	add	r1, r1, r2
   1cf90:	ror	r2, r7, #11
   1cf94:	eor	r2, r2, r7, ror #6
   1cf98:	eor	r2, r2, r7, ror #25
   1cf9c:	add	r2, r1, r2
   1cfa0:	add	lr, lr, r2
   1cfa4:	ror	r1, r0, #13
   1cfa8:	eor	r1, r1, r0, ror #2
   1cfac:	eor	r1, r1, r0, ror #22
   1cfb0:	orr	sl, r3, r0
   1cfb4:	and	sl, sl, ip
   1cfb8:	and	fp, r3, r0
   1cfbc:	orr	sl, sl, fp
   1cfc0:	add	r1, r1, sl
   1cfc4:	add	r1, r1, r2
   1cfc8:	ldr	r2, [sp, #12]
   1cfcc:	ror	sl, r2, #19
   1cfd0:	eor	sl, sl, r2, ror #17
   1cfd4:	eor	sl, sl, r2, lsr #10
   1cfd8:	ldr	r6, [sp, #172]	; 0xac
   1cfdc:	ror	r2, r6, #18
   1cfe0:	eor	r2, r2, r6, ror #7
   1cfe4:	eor	r2, r2, r6, lsr #3
   1cfe8:	ldr	r6, [sp, #168]	; 0xa8
   1cfec:	add	r2, r2, r6
   1cff0:	ldr	fp, [sp, #40]	; 0x28
   1cff4:	add	r2, r2, fp
   1cff8:	add	r2, sl, r2
   1cffc:	mov	fp, r2
   1d000:	eor	sl, r8, r7
   1d004:	and	sl, sl, lr
   1d008:	eor	sl, sl, r8
   1d00c:	movw	r2, #25425	; 0x6351
   1d010:	movt	r2, #1738	; 0x6ca
   1d014:	str	fp, [sp, #20]
   1d018:	add	r2, fp, r2
   1d01c:	add	r2, r2, r9
   1d020:	add	sl, sl, r2
   1d024:	ror	r2, lr, #11
   1d028:	eor	r2, r2, lr, ror #6
   1d02c:	eor	r2, r2, lr, ror #25
   1d030:	add	sl, sl, r2
   1d034:	add	fp, ip, sl
   1d038:	ror	r2, r1, #13
   1d03c:	eor	r2, r2, r1, ror #2
   1d040:	eor	r2, r2, r1, ror #22
   1d044:	orr	ip, r0, r1
   1d048:	and	ip, ip, r3
   1d04c:	and	r9, r0, r1
   1d050:	orr	ip, ip, r9
   1d054:	add	r2, r2, ip
   1d058:	add	r2, r2, sl
   1d05c:	ldr	r9, [sp, #16]
   1d060:	ror	sl, r9, #19
   1d064:	eor	sl, sl, r9, ror #17
   1d068:	eor	sl, sl, r9, lsr #10
   1d06c:	ldr	r6, [sp, #24]
   1d070:	ror	ip, r6, #18
   1d074:	eor	ip, ip, r6, ror #7
   1d078:	eor	ip, ip, r6, lsr #3
   1d07c:	ldr	r6, [sp, #172]	; 0xac
   1d080:	add	ip, ip, r6
   1d084:	ldr	r9, [sp, #4]
   1d088:	add	ip, ip, r9
   1d08c:	add	r9, sl, ip
   1d090:	eor	sl, r7, lr
   1d094:	and	sl, sl, fp
   1d098:	eor	sl, sl, r7
   1d09c:	movw	ip, #10599	; 0x2967
   1d0a0:	movt	ip, #5161	; 0x1429
   1d0a4:	add	ip, r9, ip
   1d0a8:	add	r8, ip, r8
   1d0ac:	add	r8, sl, r8
   1d0b0:	ror	ip, fp, #11
   1d0b4:	eor	ip, ip, fp, ror #6
   1d0b8:	eor	ip, ip, fp, ror #25
   1d0bc:	add	r8, r8, ip
   1d0c0:	add	ip, r3, r8
   1d0c4:	ror	r3, r2, #13
   1d0c8:	eor	r3, r3, r2, ror #2
   1d0cc:	eor	r3, r3, r2, ror #22
   1d0d0:	orr	sl, r1, r2
   1d0d4:	and	sl, sl, r0
   1d0d8:	and	r6, r1, r2
   1d0dc:	orr	sl, sl, r6
   1d0e0:	add	sl, r3, sl
   1d0e4:	add	r8, sl, r8
   1d0e8:	ldr	r3, [sp, #20]
   1d0ec:	ror	sl, r3, #19
   1d0f0:	eor	sl, sl, r3, ror #17
   1d0f4:	eor	sl, sl, r3, lsr #10
   1d0f8:	ror	r3, r5, #18
   1d0fc:	eor	r3, r3, r5, ror #7
   1d100:	eor	r3, r3, r5, lsr #3
   1d104:	ldr	r6, [sp, #24]
   1d108:	add	r3, r3, r6
   1d10c:	ldr	r6, [sp, #44]	; 0x2c
   1d110:	add	r3, r3, r6
   1d114:	add	r6, sl, r3
   1d118:	mov	sl, r6
   1d11c:	eor	r6, lr, fp
   1d120:	and	r6, r6, ip
   1d124:	eor	r6, r6, lr
   1d128:	movw	r3, #2693	; 0xa85
   1d12c:	movt	r3, #10167	; 0x27b7
   1d130:	str	sl, [sp, #52]	; 0x34
   1d134:	add	r3, sl, r3
   1d138:	add	r3, r3, r7
   1d13c:	add	r3, r6, r3
   1d140:	ror	r6, ip, #11
   1d144:	eor	r6, r6, ip, ror #6
   1d148:	eor	r6, r6, ip, ror #25
   1d14c:	add	r3, r3, r6
   1d150:	add	r0, r0, r3
   1d154:	ror	r6, r8, #13
   1d158:	eor	r6, r6, r8, ror #2
   1d15c:	eor	r6, r6, r8, ror #22
   1d160:	orr	r7, r2, r8
   1d164:	and	r7, r7, r1
   1d168:	and	sl, r2, r8
   1d16c:	orr	r7, r7, sl
   1d170:	add	r6, r6, r7
   1d174:	add	r6, r6, r3
   1d178:	ror	r7, r9, #19
   1d17c:	eor	r7, r7, r9, ror #17
   1d180:	eor	r7, r7, r9, lsr #10
   1d184:	ror	r3, r4, #18
   1d188:	eor	r3, r3, r4, ror #7
   1d18c:	eor	r3, r3, r4, lsr #3
   1d190:	add	r3, r3, r5
   1d194:	ldr	r5, [sp, #8]
   1d198:	add	r3, r3, r5
   1d19c:	add	r5, r7, r3
   1d1a0:	mov	r7, r5
   1d1a4:	eor	r5, fp, ip
   1d1a8:	and	r5, r5, r0
   1d1ac:	eor	r5, r5, fp
   1d1b0:	movw	r3, #8504	; 0x2138
   1d1b4:	movt	r3, #11803	; 0x2e1b
   1d1b8:	str	r7, [sp, #56]	; 0x38
   1d1bc:	add	r3, r7, r3
   1d1c0:	add	r3, r3, lr
   1d1c4:	add	r3, r5, r3
   1d1c8:	ror	lr, r0, #11
   1d1cc:	eor	lr, lr, r0, ror #6
   1d1d0:	eor	lr, lr, r0, ror #25
   1d1d4:	add	r3, r3, lr
   1d1d8:	add	r1, r1, r3
   1d1dc:	ror	lr, r6, #13
   1d1e0:	eor	lr, lr, r6, ror #2
   1d1e4:	eor	lr, lr, r6, ror #22
   1d1e8:	orr	r5, r8, r6
   1d1ec:	and	r5, r5, r2
   1d1f0:	and	r7, r8, r6
   1d1f4:	orr	r5, r5, r7
   1d1f8:	add	lr, lr, r5
   1d1fc:	add	lr, lr, r3
   1d200:	ldr	r3, [sp, #52]	; 0x34
   1d204:	ror	r5, r3, #19
   1d208:	eor	r5, r5, r3, ror #17
   1d20c:	eor	r5, r5, r3, lsr #10
   1d210:	ldr	sl, [sp, #28]
   1d214:	ror	r3, sl, #18
   1d218:	eor	r3, r3, sl, ror #7
   1d21c:	eor	r3, r3, sl, lsr #3
   1d220:	add	r3, r3, r4
   1d224:	ldr	r4, [sp, #48]	; 0x30
   1d228:	add	r3, r3, r4
   1d22c:	add	r4, r5, r3
   1d230:	mov	r5, r4
   1d234:	eor	r4, ip, r0
   1d238:	and	r4, r4, r1
   1d23c:	eor	r4, r4, ip
   1d240:	movw	r3, #28156	; 0x6dfc
   1d244:	movt	r3, #19756	; 0x4d2c
   1d248:	str	r5, [sp, #24]
   1d24c:	add	r3, r5, r3
   1d250:	add	r3, r3, fp
   1d254:	add	r3, r4, r3
   1d258:	ror	r4, r1, #11
   1d25c:	eor	r4, r4, r1, ror #6
   1d260:	eor	r4, r4, r1, ror #25
   1d264:	add	r3, r3, r4
   1d268:	add	r2, r2, r3
   1d26c:	ror	r4, lr, #13
   1d270:	eor	r4, r4, lr, ror #2
   1d274:	eor	r4, r4, lr, ror #22
   1d278:	orr	r5, r6, lr
   1d27c:	and	r5, r5, r8
   1d280:	and	r7, r6, lr
   1d284:	orr	r5, r5, r7
   1d288:	add	r4, r4, r5
   1d28c:	add	r4, r4, r3
   1d290:	ldr	fp, [sp, #56]	; 0x38
   1d294:	ror	r5, fp, #19
   1d298:	eor	r5, r5, fp, ror #17
   1d29c:	eor	r5, r5, fp, lsr #10
   1d2a0:	ldr	r7, [sp]
   1d2a4:	ror	r3, r7, #18
   1d2a8:	eor	r3, r3, r7, ror #7
   1d2ac:	eor	r3, r3, r7, lsr #3
   1d2b0:	add	r3, r3, sl
   1d2b4:	ldr	fp, [sp, #12]
   1d2b8:	add	r3, r3, fp
   1d2bc:	add	fp, r5, r3
   1d2c0:	eor	r5, r0, r1
   1d2c4:	and	r5, r5, r2
   1d2c8:	eor	r5, r5, r0
   1d2cc:	movw	r3, #3347	; 0xd13
   1d2d0:	movt	r3, #21304	; 0x5338
   1d2d4:	str	fp, [sp, #28]
   1d2d8:	add	r3, fp, r3
   1d2dc:	add	r3, r3, ip
   1d2e0:	add	r3, r5, r3
   1d2e4:	ror	ip, r2, #11
   1d2e8:	eor	ip, ip, r2, ror #6
   1d2ec:	eor	ip, ip, r2, ror #25
   1d2f0:	add	r3, r3, ip
   1d2f4:	add	r8, r8, r3
   1d2f8:	ror	ip, r4, #13
   1d2fc:	eor	ip, ip, r4, ror #2
   1d300:	eor	ip, ip, r4, ror #22
   1d304:	orr	r5, lr, r4
   1d308:	and	r5, r5, r6
   1d30c:	and	r7, lr, r4
   1d310:	orr	r5, r5, r7
   1d314:	add	ip, ip, r5
   1d318:	add	ip, ip, r3
   1d31c:	ldr	r5, [sp, #24]
   1d320:	ror	r3, r5, #19
   1d324:	eor	r3, r3, r5, ror #17
   1d328:	eor	r3, r3, r5, lsr #10
   1d32c:	ldr	sl, [sp, #32]
   1d330:	ror	fp, sl, #18
   1d334:	eor	fp, fp, sl, ror #7
   1d338:	eor	fp, fp, sl, lsr #3
   1d33c:	ldr	r7, [sp]
   1d340:	add	fp, fp, r7
   1d344:	ldr	r5, [sp, #16]
   1d348:	add	fp, fp, r5
   1d34c:	add	r7, r3, fp
   1d350:	eor	r5, r1, r2
   1d354:	and	r5, r5, r8
   1d358:	eor	r5, r5, r1
   1d35c:	movw	r3, #29524	; 0x7354
   1d360:	movt	r3, #25866	; 0x650a
   1d364:	str	r7, [sp]
   1d368:	add	r3, r7, r3
   1d36c:	add	r3, r3, r0
   1d370:	add	r3, r5, r3
   1d374:	ror	r0, r8, #11
   1d378:	eor	r0, r0, r8, ror #6
   1d37c:	eor	r0, r0, r8, ror #25
   1d380:	add	r3, r3, r0
   1d384:	add	r6, r6, r3
   1d388:	ror	r0, ip, #13
   1d38c:	eor	r0, r0, ip, ror #2
   1d390:	eor	r0, r0, ip, ror #22
   1d394:	orr	r5, r4, ip
   1d398:	and	r5, r5, lr
   1d39c:	and	r7, r4, ip
   1d3a0:	orr	r5, r5, r7
   1d3a4:	add	r0, r0, r5
   1d3a8:	add	r0, r0, r3
   1d3ac:	ldr	r7, [sp, #28]
   1d3b0:	ror	r3, r7, #19
   1d3b4:	eor	r3, r3, r7, ror #17
   1d3b8:	eor	r3, r3, r7, lsr #10
   1d3bc:	ldr	fp, [sp, #36]	; 0x24
   1d3c0:	ror	r7, fp, #18
   1d3c4:	eor	r7, r7, fp, ror #7
   1d3c8:	eor	r7, r7, fp, lsr #3
   1d3cc:	add	r7, r7, sl
   1d3d0:	ldr	r5, [sp, #20]
   1d3d4:	add	r7, r7, r5
   1d3d8:	add	r7, r3, r7
   1d3dc:	eor	r5, r2, r8
   1d3e0:	and	r5, r5, r6
   1d3e4:	eor	r5, r5, r2
   1d3e8:	movw	r3, #2747	; 0xabb
   1d3ec:	movt	r3, #30314	; 0x766a
   1d3f0:	str	r7, [sp, #32]
   1d3f4:	add	r3, r7, r3
   1d3f8:	add	r3, r3, r1
   1d3fc:	add	r3, r5, r3
   1d400:	ror	r1, r6, #11
   1d404:	eor	r1, r1, r6, ror #6
   1d408:	eor	r1, r1, r6, ror #25
   1d40c:	add	r3, r3, r1
   1d410:	add	lr, lr, r3
   1d414:	ror	r1, r0, #13
   1d418:	eor	r1, r1, r0, ror #2
   1d41c:	eor	r1, r1, r0, ror #22
   1d420:	orr	r5, ip, r0
   1d424:	and	r5, r5, r4
   1d428:	and	r7, ip, r0
   1d42c:	orr	r5, r5, r7
   1d430:	add	r1, r1, r5
   1d434:	add	r1, r1, r3
   1d438:	ldr	sl, [sp]
   1d43c:	ror	r3, sl, #19
   1d440:	eor	r3, r3, sl, ror #17
   1d444:	eor	r3, r3, sl, lsr #10
   1d448:	ldr	sl, [sp, #40]	; 0x28
   1d44c:	ror	r7, sl, #18
   1d450:	eor	r7, r7, sl, ror #7
   1d454:	eor	r7, r7, sl, lsr #3
   1d458:	add	r7, r7, fp
   1d45c:	add	r7, r7, r9
   1d460:	add	fp, r3, r7
   1d464:	eor	r5, r8, r6
   1d468:	and	r5, r5, lr
   1d46c:	eor	r5, r5, r8
   1d470:	movw	r3, #51502	; 0xc92e
   1d474:	movt	r3, #33218	; 0x81c2
   1d478:	add	r3, fp, r3
   1d47c:	add	r3, r3, r2
   1d480:	add	r3, r5, r3
   1d484:	ror	r2, lr, #11
   1d488:	eor	r2, r2, lr, ror #6
   1d48c:	eor	r2, r2, lr, ror #25
   1d490:	add	r3, r3, r2
   1d494:	add	r4, r4, r3
   1d498:	ror	r2, r1, #13
   1d49c:	eor	r2, r2, r1, ror #2
   1d4a0:	eor	r2, r2, r1, ror #22
   1d4a4:	orr	r5, r0, r1
   1d4a8:	and	r5, r5, ip
   1d4ac:	and	r7, r0, r1
   1d4b0:	orr	r5, r5, r7
   1d4b4:	add	r2, r2, r5
   1d4b8:	add	r2, r2, r3
   1d4bc:	ldr	r3, [sp, #32]
   1d4c0:	ror	r5, r3, #19
   1d4c4:	eor	r5, r5, r3, ror #17
   1d4c8:	eor	r5, r5, r3, lsr #10
   1d4cc:	ldr	r7, [sp, #4]
   1d4d0:	ror	r3, r7, #18
   1d4d4:	eor	r3, r3, r7, ror #7
   1d4d8:	eor	r3, r3, r7, lsr #3
   1d4dc:	add	r3, r3, sl
   1d4e0:	ldr	r7, [sp, #52]	; 0x34
   1d4e4:	add	r3, r3, r7
   1d4e8:	add	r5, r5, r3
   1d4ec:	mov	r7, r5
   1d4f0:	eor	r5, r6, lr
   1d4f4:	and	r5, r5, r4
   1d4f8:	eor	r5, r5, r6
   1d4fc:	movw	r3, #11397	; 0x2c85
   1d500:	movt	r3, #37490	; 0x9272
   1d504:	str	r7, [sp, #36]	; 0x24
   1d508:	add	r3, r7, r3
   1d50c:	add	r3, r3, r8
   1d510:	add	r3, r5, r3
   1d514:	ror	r5, r4, #11
   1d518:	eor	r5, r5, r4, ror #6
   1d51c:	eor	r5, r5, r4, ror #25
   1d520:	add	r3, r3, r5
   1d524:	add	ip, ip, r3
   1d528:	ror	r5, r2, #13
   1d52c:	eor	r5, r5, r2, ror #2
   1d530:	eor	r5, r5, r2, ror #22
   1d534:	orr	r7, r1, r2
   1d538:	and	r7, r7, r0
   1d53c:	and	r8, r1, r2
   1d540:	orr	r7, r7, r8
   1d544:	add	r5, r5, r7
   1d548:	add	r5, r5, r3
   1d54c:	ror	r3, fp, #19
   1d550:	eor	r3, r3, fp, ror #17
   1d554:	eor	r3, r3, fp, lsr #10
   1d558:	ldr	sl, [sp, #44]	; 0x2c
   1d55c:	ror	r7, sl, #18
   1d560:	eor	r7, r7, sl, ror #7
   1d564:	eor	r7, r7, sl, lsr #3
   1d568:	ldr	r8, [sp, #4]
   1d56c:	add	r7, r7, r8
   1d570:	ldr	r8, [sp, #56]	; 0x38
   1d574:	add	r7, r7, r8
   1d578:	add	r7, r3, r7
   1d57c:	mov	r8, r7
   1d580:	eor	r7, lr, r4
   1d584:	and	r7, r7, ip
   1d588:	eor	r7, r7, lr
   1d58c:	movw	r3, #59553	; 0xe8a1
   1d590:	movt	r3, #41663	; 0xa2bf
   1d594:	str	r8, [sp, #4]
   1d598:	add	r3, r8, r3
   1d59c:	add	r6, r3, r6
   1d5a0:	add	r6, r7, r6
   1d5a4:	ror	r3, ip, #11
   1d5a8:	eor	r3, r3, ip, ror #6
   1d5ac:	eor	r3, r3, ip, ror #25
   1d5b0:	add	r3, r6, r3
   1d5b4:	add	r0, r0, r3
   1d5b8:	ror	r6, r5, #13
   1d5bc:	eor	r6, r6, r5, ror #2
   1d5c0:	eor	r6, r6, r5, ror #22
   1d5c4:	orr	r7, r2, r5
   1d5c8:	and	r7, r7, r1
   1d5cc:	and	r8, r2, r5
   1d5d0:	orr	r7, r7, r8
   1d5d4:	add	r6, r6, r7
   1d5d8:	add	r6, r6, r3
   1d5dc:	ldr	r3, [sp, #36]	; 0x24
   1d5e0:	ror	r7, r3, #19
   1d5e4:	eor	r7, r7, r3, ror #17
   1d5e8:	eor	r7, r7, r3, lsr #10
   1d5ec:	ldr	r8, [sp, #8]
   1d5f0:	ror	r3, r8, #18
   1d5f4:	eor	r3, r3, r8, ror #7
   1d5f8:	eor	r3, r3, r8, lsr #3
   1d5fc:	add	r3, r3, sl
   1d600:	ldr	sl, [sp, #24]
   1d604:	add	r3, r3, sl
   1d608:	add	r7, r7, r3
   1d60c:	mov	sl, r7
   1d610:	eor	r7, r4, ip
   1d614:	and	r7, r7, r0
   1d618:	eor	r7, r7, r4
   1d61c:	movw	r3, #26187	; 0x664b
   1d620:	movt	r3, #43034	; 0xa81a
   1d624:	str	sl, [sp, #40]	; 0x28
   1d628:	add	r3, sl, r3
   1d62c:	add	lr, r3, lr
   1d630:	add	lr, r7, lr
   1d634:	ror	r3, r0, #11
   1d638:	eor	r3, r3, r0, ror #6
   1d63c:	eor	r3, r3, r0, ror #25
   1d640:	add	r3, lr, r3
   1d644:	add	r1, r1, r3
   1d648:	ror	lr, r6, #13
   1d64c:	eor	lr, lr, r6, ror #2
   1d650:	eor	lr, lr, r6, ror #22
   1d654:	orr	r7, r5, r6
   1d658:	and	r7, r7, r2
   1d65c:	and	r8, r5, r6
   1d660:	orr	r7, r7, r8
   1d664:	add	lr, lr, r7
   1d668:	add	lr, lr, r3
   1d66c:	ldr	sl, [sp, #4]
   1d670:	ror	r7, sl, #19
   1d674:	eor	r7, r7, sl, ror #17
   1d678:	eor	r7, r7, sl, lsr #10
   1d67c:	ldr	sl, [sp, #48]	; 0x30
   1d680:	ror	r3, sl, #18
   1d684:	eor	r3, r3, sl, ror #7
   1d688:	eor	r3, r3, sl, lsr #3
   1d68c:	ldr	r8, [sp, #8]
   1d690:	add	r3, r3, r8
   1d694:	ldr	r8, [sp, #28]
   1d698:	add	r3, r3, r8
   1d69c:	add	r7, r7, r3
   1d6a0:	mov	r8, r7
   1d6a4:	eor	r7, ip, r0
   1d6a8:	and	r7, r7, r1
   1d6ac:	eor	r7, r7, ip
   1d6b0:	movw	r3, #35696	; 0x8b70
   1d6b4:	movt	r3, #49739	; 0xc24b
   1d6b8:	str	r8, [sp, #8]
   1d6bc:	add	r3, r8, r3
   1d6c0:	add	r4, r3, r4
   1d6c4:	add	r4, r7, r4
   1d6c8:	ror	r3, r1, #11
   1d6cc:	eor	r3, r3, r1, ror #6
   1d6d0:	eor	r3, r3, r1, ror #25
   1d6d4:	add	r3, r4, r3
   1d6d8:	add	r2, r2, r3
   1d6dc:	ror	r4, lr, #13
   1d6e0:	eor	r4, r4, lr, ror #2
   1d6e4:	eor	r4, r4, lr, ror #22
   1d6e8:	orr	r7, r6, lr
   1d6ec:	and	r7, r7, r5
   1d6f0:	and	r8, r6, lr
   1d6f4:	orr	r7, r7, r8
   1d6f8:	add	r4, r4, r7
   1d6fc:	add	r4, r4, r3
   1d700:	ldr	r8, [sp, #40]	; 0x28
   1d704:	ror	r7, r8, #19
   1d708:	eor	r7, r7, r8, ror #17
   1d70c:	eor	r7, r7, r8, lsr #10
   1d710:	ldr	r8, [sp, #12]
   1d714:	ror	r3, r8, #18
   1d718:	eor	r3, r3, r8, ror #7
   1d71c:	eor	r3, r3, r8, lsr #3
   1d720:	add	r3, r3, sl
   1d724:	ldr	sl, [sp]
   1d728:	add	r3, r3, sl
   1d72c:	add	r7, r7, r3
   1d730:	mov	sl, r7
   1d734:	eor	r7, r0, r1
   1d738:	and	r7, r7, r2
   1d73c:	eor	r7, r7, r0
   1d740:	movw	r3, #20899	; 0x51a3
   1d744:	movt	r3, #51052	; 0xc76c
   1d748:	str	sl, [sp, #44]	; 0x2c
   1d74c:	add	r3, sl, r3
   1d750:	add	ip, r3, ip
   1d754:	add	r7, r7, ip
   1d758:	ror	r3, r2, #11
   1d75c:	eor	r3, r3, r2, ror #6
   1d760:	eor	r3, r3, r2, ror #25
   1d764:	add	r7, r7, r3
   1d768:	add	ip, r5, r7
   1d76c:	ror	r3, r4, #13
   1d770:	eor	r3, r3, r4, ror #2
   1d774:	eor	r3, r3, r4, ror #22
   1d778:	orr	r5, lr, r4
   1d77c:	and	r5, r5, r6
   1d780:	and	r8, lr, r4
   1d784:	orr	r5, r5, r8
   1d788:	add	r3, r3, r5
   1d78c:	add	r3, r3, r7
   1d790:	ldr	r5, [sp, #8]
   1d794:	ror	r7, r5, #19
   1d798:	eor	r7, r7, r5, ror #17
   1d79c:	eor	r7, r7, r5, lsr #10
   1d7a0:	ldr	sl, [sp, #16]
   1d7a4:	ror	r5, sl, #18
   1d7a8:	eor	r5, r5, sl, ror #7
   1d7ac:	eor	r5, r5, sl, lsr #3
   1d7b0:	ldr	r8, [sp, #12]
   1d7b4:	add	r5, r5, r8
   1d7b8:	ldr	r8, [sp, #32]
   1d7bc:	add	r5, r5, r8
   1d7c0:	add	r5, r7, r5
   1d7c4:	mov	r8, r5
   1d7c8:	eor	r7, r1, r2
   1d7cc:	and	r7, r7, ip
   1d7d0:	eor	r7, r7, r1
   1d7d4:	movw	r5, #59417	; 0xe819
   1d7d8:	movt	r5, #53650	; 0xd192
   1d7dc:	str	r8, [sp, #48]	; 0x30
   1d7e0:	add	r5, r8, r5
   1d7e4:	add	r0, r5, r0
   1d7e8:	add	r0, r7, r0
   1d7ec:	ror	r5, ip, #11
   1d7f0:	eor	r5, r5, ip, ror #6
   1d7f4:	eor	r5, r5, ip, ror #25
   1d7f8:	add	r5, r0, r5
   1d7fc:	add	r6, r6, r5
   1d800:	ror	r0, r3, #13
   1d804:	eor	r0, r0, r3, ror #2
   1d808:	eor	r0, r0, r3, ror #22
   1d80c:	orr	r7, r4, r3
   1d810:	and	r7, r7, lr
   1d814:	and	r8, r4, r3
   1d818:	orr	r7, r7, r8
   1d81c:	add	r0, r0, r7
   1d820:	add	r0, r0, r5
   1d824:	ldr	r7, [sp, #44]	; 0x2c
   1d828:	ror	sl, r7, #19
   1d82c:	eor	sl, sl, r7, ror #17
   1d830:	eor	sl, sl, r7, lsr #10
   1d834:	ldr	r8, [sp, #20]
   1d838:	ror	r5, r8, #18
   1d83c:	eor	r5, r5, r8, ror #7
   1d840:	eor	r5, r5, r8, lsr #3
   1d844:	ldr	r7, [sp, #16]
   1d848:	add	r5, r5, r7
   1d84c:	str	fp, [sp, #60]	; 0x3c
   1d850:	add	r5, r5, fp
   1d854:	add	r5, sl, r5
   1d858:	mov	fp, r5
   1d85c:	eor	r7, r2, ip
   1d860:	and	r7, r7, r6
   1d864:	eor	r7, r7, r2
   1d868:	movw	r5, #1572	; 0x624
   1d86c:	movt	r5, #54937	; 0xd699
   1d870:	str	fp, [sp, #12]
   1d874:	add	r5, fp, r5
   1d878:	add	r1, r5, r1
   1d87c:	add	r1, r7, r1
   1d880:	ror	r5, r6, #11
   1d884:	eor	r5, r5, r6, ror #6
   1d888:	eor	r5, r5, r6, ror #25
   1d88c:	add	r5, r1, r5
   1d890:	add	lr, lr, r5
   1d894:	ror	r1, r0, #13
   1d898:	eor	r1, r1, r0, ror #2
   1d89c:	eor	r1, r1, r0, ror #22
   1d8a0:	orr	r7, r3, r0
   1d8a4:	and	r7, r7, r4
   1d8a8:	and	r8, r3, r0
   1d8ac:	orr	r7, r7, r8
   1d8b0:	add	r1, r1, r7
   1d8b4:	add	r1, r1, r5
   1d8b8:	ldr	fp, [sp, #48]	; 0x30
   1d8bc:	ror	r5, fp, #19
   1d8c0:	eor	r5, r5, fp, ror #17
   1d8c4:	eor	r5, r5, fp, lsr #10
   1d8c8:	ror	sl, r9, #18
   1d8cc:	eor	sl, sl, r9, ror #7
   1d8d0:	eor	sl, sl, r9, lsr #3
   1d8d4:	ldr	r8, [sp, #20]
   1d8d8:	add	sl, sl, r8
   1d8dc:	ldr	r7, [sp, #36]	; 0x24
   1d8e0:	add	sl, sl, r7
   1d8e4:	add	r5, r5, sl
   1d8e8:	mov	r8, r5
   1d8ec:	eor	r7, ip, r6
   1d8f0:	and	r7, r7, lr
   1d8f4:	eor	r7, r7, ip
   1d8f8:	movw	r5, #13701	; 0x3585
   1d8fc:	movt	r5, #62478	; 0xf40e
   1d900:	str	r8, [sp, #16]
   1d904:	add	r5, r8, r5
   1d908:	add	r2, r5, r2
   1d90c:	add	r7, r7, r2
   1d910:	ror	r2, lr, #11
   1d914:	eor	r2, r2, lr, ror #6
   1d918:	eor	r2, r2, lr, ror #25
   1d91c:	add	r7, r7, r2
   1d920:	add	r5, r4, r7
   1d924:	ror	r2, r1, #13
   1d928:	eor	r2, r2, r1, ror #2
   1d92c:	eor	r2, r2, r1, ror #22
   1d930:	orr	r4, r0, r1
   1d934:	and	r4, r4, r3
   1d938:	and	r8, r0, r1
   1d93c:	orr	r4, r4, r8
   1d940:	add	r2, r2, r4
   1d944:	add	r2, r2, r7
   1d948:	ldr	r7, [sp, #12]
   1d94c:	ror	r4, r7, #19
   1d950:	eor	r4, r4, r7, ror #17
   1d954:	eor	r4, r4, r7, lsr #10
   1d958:	ldr	r8, [sp, #52]	; 0x34
   1d95c:	ror	sl, r8, #18
   1d960:	eor	sl, sl, r8, ror #7
   1d964:	eor	sl, sl, r8, lsr #3
   1d968:	add	sl, sl, r9
   1d96c:	ldr	r9, [sp, #4]
   1d970:	add	sl, sl, r9
   1d974:	add	r9, r4, sl
   1d978:	eor	r7, r6, lr
   1d97c:	and	r7, r7, r5
   1d980:	eor	r7, r7, r6
   1d984:	movw	r4, #41072	; 0xa070
   1d988:	movt	r4, #4202	; 0x106a
   1d98c:	str	r9, [sp, #20]
   1d990:	add	r4, r9, r4
   1d994:	add	ip, r4, ip
   1d998:	add	r9, r7, ip
   1d99c:	ror	ip, r5, #11
   1d9a0:	eor	ip, ip, r5, ror #6
   1d9a4:	eor	ip, ip, r5, ror #25
   1d9a8:	add	ip, r9, ip
   1d9ac:	add	r3, r3, ip
   1d9b0:	ror	r9, r2, #13
   1d9b4:	eor	r9, r9, r2, ror #2
   1d9b8:	eor	r9, r9, r2, ror #22
   1d9bc:	orr	r4, r1, r2
   1d9c0:	and	r4, r4, r0
   1d9c4:	and	r7, r1, r2
   1d9c8:	orr	r4, r4, r7
   1d9cc:	add	r9, r9, r4
   1d9d0:	add	r9, r9, ip
   1d9d4:	ldr	ip, [sp, #16]
   1d9d8:	ror	r4, ip, #19
   1d9dc:	eor	r4, r4, ip, ror #17
   1d9e0:	eor	r4, r4, ip, lsr #10
   1d9e4:	ldr	sl, [sp, #56]	; 0x38
   1d9e8:	ror	ip, sl, #18
   1d9ec:	eor	ip, ip, sl, ror #7
   1d9f0:	eor	ip, ip, sl, lsr #3
   1d9f4:	add	ip, ip, r8
   1d9f8:	ldr	r8, [sp, #40]	; 0x28
   1d9fc:	add	ip, ip, r8
   1da00:	add	r4, r4, ip
   1da04:	mov	r8, r4
   1da08:	str	r4, [sp, #112]	; 0x70
   1da0c:	eor	r4, lr, r5
   1da10:	and	r4, r4, r3
   1da14:	eor	r4, r4, lr
   1da18:	movw	ip, #49430	; 0xc116
   1da1c:	movt	ip, #6564	; 0x19a4
   1da20:	str	r8, [sp, #52]	; 0x34
   1da24:	add	ip, r8, ip
   1da28:	add	r6, ip, r6
   1da2c:	add	r4, r4, r6
   1da30:	ror	ip, r3, #11
   1da34:	eor	ip, ip, r3, ror #6
   1da38:	eor	ip, ip, r3, ror #25
   1da3c:	add	ip, r4, ip
   1da40:	add	r0, r0, ip
   1da44:	ror	r4, r9, #13
   1da48:	eor	r4, r4, r9, ror #2
   1da4c:	eor	r4, r4, r9, ror #22
   1da50:	orr	r6, r2, r9
   1da54:	and	r6, r6, r1
   1da58:	and	r7, r2, r9
   1da5c:	orr	r6, r6, r7
   1da60:	add	r4, r4, r6
   1da64:	add	r4, r4, ip
   1da68:	ldr	r6, [sp, #20]
   1da6c:	ror	r7, r6, #19
   1da70:	eor	r7, r7, r6, ror #17
   1da74:	eor	r7, r7, r6, lsr #10
   1da78:	ldr	r6, [sp, #24]
   1da7c:	ror	ip, r6, #18
   1da80:	eor	ip, ip, r6, ror #7
   1da84:	eor	ip, ip, r6, lsr #3
   1da88:	add	ip, ip, sl
   1da8c:	ldr	sl, [sp, #8]
   1da90:	add	ip, ip, sl
   1da94:	add	r7, r7, ip
   1da98:	str	r7, [sp, #116]	; 0x74
   1da9c:	eor	r6, r5, r3
   1daa0:	and	r6, r6, r0
   1daa4:	eor	r6, r6, r5
   1daa8:	movw	ip, #27656	; 0x6c08
   1daac:	movt	ip, #7735	; 0x1e37
   1dab0:	add	ip, r7, ip
   1dab4:	add	lr, ip, lr
   1dab8:	add	r8, r6, lr
   1dabc:	ror	ip, r0, #11
   1dac0:	eor	ip, ip, r0, ror #6
   1dac4:	eor	ip, ip, r0, ror #25
   1dac8:	add	ip, r8, ip
   1dacc:	add	r1, r1, ip
   1dad0:	ror	r8, r4, #13
   1dad4:	eor	r8, r8, r4, ror #2
   1dad8:	eor	r8, r8, r4, ror #22
   1dadc:	orr	lr, r9, r4
   1dae0:	and	lr, lr, r2
   1dae4:	and	r6, r9, r4
   1dae8:	orr	lr, lr, r6
   1daec:	add	r8, r8, lr
   1daf0:	add	r8, r8, ip
   1daf4:	ldr	lr, [sp, #52]	; 0x34
   1daf8:	ror	r6, lr, #19
   1dafc:	eor	r6, r6, lr, ror #17
   1db00:	eor	r6, r6, lr, lsr #10
   1db04:	ldr	sl, [sp, #28]
   1db08:	ror	ip, sl, #18
   1db0c:	eor	ip, ip, sl, ror #7
   1db10:	eor	ip, ip, sl, lsr #3
   1db14:	ldr	lr, [sp, #24]
   1db18:	add	ip, ip, lr
   1db1c:	ldr	lr, [sp, #44]	; 0x2c
   1db20:	add	ip, ip, lr
   1db24:	add	r6, r6, ip
   1db28:	str	r6, [sp, #120]	; 0x78
   1db2c:	eor	lr, r3, r0
   1db30:	and	lr, lr, r1
   1db34:	eor	lr, lr, r3
   1db38:	movw	ip, #30540	; 0x774c
   1db3c:	movt	ip, #10056	; 0x2748
   1db40:	add	ip, r6, ip
   1db44:	add	ip, ip, r5
   1db48:	add	lr, lr, ip
   1db4c:	ror	ip, r1, #11
   1db50:	eor	ip, ip, r1, ror #6
   1db54:	eor	ip, ip, r1, ror #25
   1db58:	add	lr, lr, ip
   1db5c:	add	r2, r2, lr
   1db60:	ror	ip, r8, #13
   1db64:	eor	ip, ip, r8, ror #2
   1db68:	eor	ip, ip, r8, ror #22
   1db6c:	orr	r5, r4, r8
   1db70:	and	r5, r5, r9
   1db74:	and	sl, r4, r8
   1db78:	orr	r5, r5, sl
   1db7c:	add	ip, ip, r5
   1db80:	add	ip, ip, lr
   1db84:	ror	r5, r7, #19
   1db88:	eor	r5, r5, r7, ror #17
   1db8c:	eor	r5, r5, r7, lsr #10
   1db90:	ldr	sl, [sp]
   1db94:	ror	lr, sl, #18
   1db98:	eor	lr, lr, sl, ror #7
   1db9c:	eor	lr, lr, sl, lsr #3
   1dba0:	ldr	sl, [sp, #28]
   1dba4:	add	lr, lr, sl
   1dba8:	add	lr, lr, fp
   1dbac:	add	r5, r5, lr
   1dbb0:	str	r5, [sp, #124]	; 0x7c
   1dbb4:	eor	sl, r0, r1
   1dbb8:	and	sl, sl, r2
   1dbbc:	eor	sl, sl, r0
   1dbc0:	movw	lr, #48309	; 0xbcb5
   1dbc4:	movt	lr, #13488	; 0x34b0
   1dbc8:	add	lr, r5, lr
   1dbcc:	add	r3, lr, r3
   1dbd0:	add	r3, sl, r3
   1dbd4:	ror	lr, r2, #11
   1dbd8:	eor	lr, lr, r2, ror #6
   1dbdc:	eor	lr, lr, r2, ror #25
   1dbe0:	add	lr, r3, lr
   1dbe4:	add	r9, r9, lr
   1dbe8:	ror	r3, ip, #13
   1dbec:	eor	r3, r3, ip, ror #2
   1dbf0:	eor	r3, r3, ip, ror #22
   1dbf4:	orr	sl, r8, ip
   1dbf8:	and	sl, sl, r4
   1dbfc:	and	fp, r8, ip
   1dc00:	orr	sl, sl, fp
   1dc04:	add	r3, r3, sl
   1dc08:	add	r3, r3, lr
   1dc0c:	ror	sl, r6, #19
   1dc10:	eor	sl, sl, r6, ror #17
   1dc14:	eor	sl, sl, r6, lsr #10
   1dc18:	ldr	fp, [sp, #32]
   1dc1c:	ror	lr, fp, #18
   1dc20:	eor	lr, lr, fp, ror #7
   1dc24:	eor	lr, lr, fp, lsr #3
   1dc28:	ldr	fp, [sp]
   1dc2c:	add	lr, lr, fp
   1dc30:	ldr	fp, [sp, #12]
   1dc34:	add	lr, lr, fp
   1dc38:	add	lr, sl, lr
   1dc3c:	mov	fp, lr
   1dc40:	str	lr, [sp, #128]	; 0x80
   1dc44:	eor	sl, r1, r2
   1dc48:	and	sl, sl, r9
   1dc4c:	eor	sl, sl, r1
   1dc50:	movw	lr, #3251	; 0xcb3
   1dc54:	movt	lr, #14620	; 0x391c
   1dc58:	str	fp, [sp]
   1dc5c:	add	lr, fp, lr
   1dc60:	add	r0, lr, r0
   1dc64:	add	r0, sl, r0
   1dc68:	ror	lr, r9, #11
   1dc6c:	eor	lr, lr, r9, ror #6
   1dc70:	eor	lr, lr, r9, ror #25
   1dc74:	add	lr, r0, lr
   1dc78:	add	r4, r4, lr
   1dc7c:	ror	r0, r3, #13
   1dc80:	eor	r0, r0, r3, ror #2
   1dc84:	eor	r0, r0, r3, ror #22
   1dc88:	orr	sl, ip, r3
   1dc8c:	and	sl, sl, r8
   1dc90:	and	fp, ip, r3
   1dc94:	orr	sl, sl, fp
   1dc98:	add	r0, r0, sl
   1dc9c:	add	r0, r0, lr
   1dca0:	ror	sl, r5, #19
   1dca4:	eor	sl, sl, r5, ror #17
   1dca8:	eor	sl, sl, r5, lsr #10
   1dcac:	ldr	fp, [sp, #60]	; 0x3c
   1dcb0:	ror	lr, fp, #18
   1dcb4:	eor	lr, lr, fp, ror #7
   1dcb8:	eor	lr, lr, fp, lsr #3
   1dcbc:	ldr	fp, [sp, #32]
   1dcc0:	add	lr, lr, fp
   1dcc4:	ldr	fp, [sp, #16]
   1dcc8:	add	lr, lr, fp
   1dccc:	add	lr, sl, lr
   1dcd0:	mov	fp, lr
   1dcd4:	str	lr, [sp, #132]	; 0x84
   1dcd8:	eor	sl, r2, r9
   1dcdc:	and	sl, sl, r4
   1dce0:	eor	sl, sl, r2
   1dce4:	movw	lr, #43594	; 0xaa4a
   1dce8:	movt	lr, #20184	; 0x4ed8
   1dcec:	str	fp, [sp, #24]
   1dcf0:	add	lr, fp, lr
   1dcf4:	add	r1, lr, r1
   1dcf8:	add	r1, sl, r1
   1dcfc:	ror	lr, r4, #11
   1dd00:	eor	lr, lr, r4, ror #6
   1dd04:	eor	lr, lr, r4, ror #25
   1dd08:	add	lr, r1, lr
   1dd0c:	add	r8, r8, lr
   1dd10:	ror	r1, r0, #13
   1dd14:	eor	r1, r1, r0, ror #2
   1dd18:	eor	r1, r1, r0, ror #22
   1dd1c:	orr	sl, r3, r0
   1dd20:	and	sl, sl, ip
   1dd24:	and	fp, r3, r0
   1dd28:	orr	sl, sl, fp
   1dd2c:	add	r1, r1, sl
   1dd30:	add	r1, r1, lr
   1dd34:	ldr	lr, [sp]
   1dd38:	ror	sl, lr, #19
   1dd3c:	eor	sl, sl, lr, ror #17
   1dd40:	eor	sl, sl, lr, lsr #10
   1dd44:	ldr	fp, [sp, #36]	; 0x24
   1dd48:	ror	lr, fp, #18
   1dd4c:	eor	lr, lr, fp, ror #7
   1dd50:	eor	lr, lr, fp, lsr #3
   1dd54:	ldr	fp, [sp, #60]	; 0x3c
   1dd58:	add	lr, lr, fp
   1dd5c:	ldr	fp, [sp, #20]
   1dd60:	add	lr, lr, fp
   1dd64:	add	lr, sl, lr
   1dd68:	mov	fp, lr
   1dd6c:	str	lr, [sp, #136]	; 0x88
   1dd70:	eor	sl, r9, r4
   1dd74:	and	sl, sl, r8
   1dd78:	eor	sl, sl, r9
   1dd7c:	movw	lr, #51791	; 0xca4f
   1dd80:	movt	lr, #23452	; 0x5b9c
   1dd84:	str	fp, [sp, #28]
   1dd88:	add	lr, fp, lr
   1dd8c:	add	r2, lr, r2
   1dd90:	add	sl, sl, r2
   1dd94:	ror	r2, r8, #11
   1dd98:	eor	r2, r2, r8, ror #6
   1dd9c:	eor	r2, r2, r8, ror #25
   1dda0:	add	sl, sl, r2
   1dda4:	add	lr, ip, sl
   1dda8:	ror	r2, r1, #13
   1ddac:	eor	r2, r2, r1, ror #2
   1ddb0:	eor	r2, r2, r1, ror #22
   1ddb4:	orr	ip, r0, r1
   1ddb8:	and	ip, ip, r3
   1ddbc:	and	fp, r0, r1
   1ddc0:	orr	ip, ip, fp
   1ddc4:	add	r2, r2, ip
   1ddc8:	add	r2, r2, sl
   1ddcc:	ldr	ip, [sp, #24]
   1ddd0:	ror	sl, ip, #19
   1ddd4:	eor	sl, sl, ip, ror #17
   1ddd8:	eor	sl, sl, ip, lsr #10
   1dddc:	ldr	fp, [sp, #4]
   1dde0:	ror	ip, fp, #18
   1dde4:	eor	ip, ip, fp, ror #7
   1dde8:	eor	ip, ip, fp, lsr #3
   1ddec:	ldr	fp, [sp, #36]	; 0x24
   1ddf0:	add	ip, ip, fp
   1ddf4:	ldr	fp, [sp, #52]	; 0x34
   1ddf8:	add	ip, ip, fp
   1ddfc:	add	ip, sl, ip
   1de00:	mov	fp, ip
   1de04:	str	ip, [sp, #140]	; 0x8c
   1de08:	eor	sl, r4, r8
   1de0c:	and	sl, sl, lr
   1de10:	eor	sl, sl, r4
   1de14:	movw	ip, #28659	; 0x6ff3
   1de18:	movt	ip, #26670	; 0x682e
   1de1c:	str	fp, [sp, #32]
   1de20:	add	ip, fp, ip
   1de24:	add	r9, ip, r9
   1de28:	add	r9, sl, r9
   1de2c:	ror	ip, lr, #11
   1de30:	eor	ip, ip, lr, ror #6
   1de34:	eor	ip, ip, lr, ror #25
   1de38:	add	r9, r9, ip
   1de3c:	add	ip, r3, r9
   1de40:	ror	r3, r2, #13
   1de44:	eor	r3, r3, r2, ror #2
   1de48:	eor	r3, r3, r2, ror #22
   1de4c:	orr	sl, r1, r2
   1de50:	and	sl, sl, r0
   1de54:	and	fp, r1, r2
   1de58:	orr	sl, sl, fp
   1de5c:	add	sl, r3, sl
   1de60:	add	r9, sl, r9
   1de64:	ldr	r3, [sp, #28]
   1de68:	ror	sl, r3, #19
   1de6c:	eor	sl, sl, r3, ror #17
   1de70:	eor	sl, sl, r3, lsr #10
   1de74:	ldr	fp, [sp, #40]	; 0x28
   1de78:	ror	r3, fp, #18
   1de7c:	eor	r3, r3, fp, ror #7
   1de80:	eor	r3, r3, fp, lsr #3
   1de84:	ldr	fp, [sp, #4]
   1de88:	add	r3, r3, fp
   1de8c:	add	r7, r3, r7
   1de90:	add	fp, sl, r7
   1de94:	str	fp, [sp, #144]	; 0x90
   1de98:	eor	r7, r8, lr
   1de9c:	and	r7, r7, ip
   1dea0:	eor	r7, r7, r8
   1dea4:	movw	r3, #33518	; 0x82ee
   1dea8:	movt	r3, #29839	; 0x748f
   1deac:	add	r3, fp, r3
   1deb0:	add	r3, r3, r4
   1deb4:	add	r3, r7, r3
   1deb8:	ror	r4, ip, #11
   1debc:	eor	r4, r4, ip, ror #6
   1dec0:	eor	r4, r4, ip, ror #25
   1dec4:	add	r3, r3, r4
   1dec8:	add	r0, r0, r3
   1decc:	ror	r4, r9, #13
   1ded0:	eor	r4, r4, r9, ror #2
   1ded4:	eor	r4, r4, r9, ror #22
   1ded8:	orr	r7, r2, r9
   1dedc:	and	r7, r7, r1
   1dee0:	and	sl, r2, r9
   1dee4:	orr	r7, r7, sl
   1dee8:	add	r4, r4, r7
   1deec:	add	r4, r4, r3
   1def0:	ldr	r3, [sp, #32]
   1def4:	ror	r7, r3, #19
   1def8:	eor	r7, r7, r3, ror #17
   1defc:	eor	r7, r7, r3, lsr #10
   1df00:	ldr	sl, [sp, #8]
   1df04:	ror	r3, sl, #18
   1df08:	eor	r3, r3, sl, ror #7
   1df0c:	eor	r3, r3, sl, lsr #3
   1df10:	ldr	sl, [sp, #40]	; 0x28
   1df14:	add	r3, r3, sl
   1df18:	add	r6, r3, r6
   1df1c:	add	r7, r7, r6
   1df20:	str	r7, [sp, #148]	; 0x94
   1df24:	eor	r6, lr, ip
   1df28:	and	r6, r6, r0
   1df2c:	eor	r6, r6, lr
   1df30:	movw	r3, #25455	; 0x636f
   1df34:	movt	r3, #30885	; 0x78a5
   1df38:	add	r3, r7, r3
   1df3c:	add	r3, r3, r8
   1df40:	add	r6, r6, r3
   1df44:	ror	r3, r0, #11
   1df48:	eor	r3, r3, r0, ror #6
   1df4c:	eor	r3, r3, r0, ror #25
   1df50:	add	r3, r6, r3
   1df54:	add	r1, r1, r3
   1df58:	ror	r6, r4, #13
   1df5c:	eor	r6, r6, r4, ror #2
   1df60:	eor	r6, r6, r4, ror #22
   1df64:	orr	r8, r9, r4
   1df68:	and	r8, r8, r2
   1df6c:	and	sl, r9, r4
   1df70:	orr	r8, r8, sl
   1df74:	add	r6, r6, r8
   1df78:	add	r6, r6, r3
   1df7c:	ror	r8, fp, #19
   1df80:	eor	r8, r8, fp, ror #17
   1df84:	eor	r8, r8, fp, lsr #10
   1df88:	ldr	sl, [sp, #44]	; 0x2c
   1df8c:	ror	r3, sl, #18
   1df90:	eor	r3, r3, sl, ror #7
   1df94:	eor	r3, r3, sl, lsr #3
   1df98:	ldr	sl, [sp, #8]
   1df9c:	add	r3, r3, sl
   1dfa0:	add	r5, r3, r5
   1dfa4:	add	r5, r8, r5
   1dfa8:	str	r5, [sp, #152]	; 0x98
   1dfac:	eor	r8, ip, r0
   1dfb0:	and	r8, r8, r1
   1dfb4:	eor	r8, r8, ip
   1dfb8:	movw	r3, #30740	; 0x7814
   1dfbc:	movt	r3, #33992	; 0x84c8
   1dfc0:	add	r3, r5, r3
   1dfc4:	add	lr, r3, lr
   1dfc8:	add	lr, r8, lr
   1dfcc:	ror	r3, r1, #11
   1dfd0:	eor	r3, r3, r1, ror #6
   1dfd4:	eor	r3, r3, r1, ror #25
   1dfd8:	add	lr, lr, r3
   1dfdc:	add	r2, r2, lr
   1dfe0:	ror	r3, r6, #13
   1dfe4:	eor	r3, r3, r6, ror #2
   1dfe8:	eor	r3, r3, r6, ror #22
   1dfec:	orr	r8, r4, r6
   1dff0:	and	r8, r8, r9
   1dff4:	and	sl, r4, r6
   1dff8:	orr	r8, r8, sl
   1dffc:	add	r8, r3, r8
   1e000:	add	lr, r8, lr
   1e004:	ror	r3, r7, #19
   1e008:	eor	r3, r3, r7, ror #17
   1e00c:	eor	r7, r3, r7, lsr #10
   1e010:	ldr	r8, [sp, #48]	; 0x30
   1e014:	ror	r3, r8, #18
   1e018:	eor	r3, r3, r8, ror #7
   1e01c:	eor	r3, r3, r8, lsr #3
   1e020:	ldr	sl, [sp, #44]	; 0x2c
   1e024:	add	r3, r3, sl
   1e028:	ldr	sl, [sp]
   1e02c:	add	r3, r3, sl
   1e030:	add	r7, r7, r3
   1e034:	str	r7, [sp, #156]	; 0x9c
   1e038:	eor	r8, r0, r1
   1e03c:	and	r8, r8, r2
   1e040:	eor	r8, r8, r0
   1e044:	mov	r3, #520	; 0x208
   1e048:	movt	r3, #36039	; 0x8cc7
   1e04c:	add	r3, r7, r3
   1e050:	add	r3, r3, ip
   1e054:	add	r3, r8, r3
   1e058:	ror	ip, r2, #11
   1e05c:	eor	ip, ip, r2, ror #6
   1e060:	eor	ip, ip, r2, ror #25
   1e064:	add	r3, r3, ip
   1e068:	add	r9, r9, r3
   1e06c:	ror	ip, lr, #13
   1e070:	eor	ip, ip, lr, ror #2
   1e074:	eor	ip, ip, lr, ror #22
   1e078:	orr	r8, r6, lr
   1e07c:	and	r8, r8, r4
   1e080:	and	sl, r6, lr
   1e084:	orr	r8, r8, sl
   1e088:	add	r8, ip, r8
   1e08c:	add	r3, r8, r3
   1e090:	ror	ip, r5, #19
   1e094:	eor	ip, ip, r5, ror #17
   1e098:	eor	r5, ip, r5, lsr #10
   1e09c:	ldr	sl, [sp, #12]
   1e0a0:	ror	ip, sl, #18
   1e0a4:	eor	ip, ip, sl, ror #7
   1e0a8:	eor	ip, ip, sl, lsr #3
   1e0ac:	ldr	r8, [sp, #48]	; 0x30
   1e0b0:	add	ip, ip, r8
   1e0b4:	ldr	r8, [sp, #24]
   1e0b8:	add	ip, ip, r8
   1e0bc:	add	r5, r5, ip
   1e0c0:	str	r5, [sp, #160]	; 0xa0
   1e0c4:	eor	r8, r1, r2
   1e0c8:	and	r8, r8, r9
   1e0cc:	eor	r8, r8, r1
   1e0d0:	movw	ip, #65530	; 0xfffa
   1e0d4:	movt	ip, #37054	; 0x90be
   1e0d8:	add	ip, r5, ip
   1e0dc:	add	ip, ip, r0
   1e0e0:	add	ip, r8, ip
   1e0e4:	ror	r0, r9, #11
   1e0e8:	eor	r0, r0, r9, ror #6
   1e0ec:	eor	r0, r0, r9, ror #25
   1e0f0:	add	ip, ip, r0
   1e0f4:	add	r4, r4, ip
   1e0f8:	ror	r0, r3, #13
   1e0fc:	eor	r0, r0, r3, ror #2
   1e100:	eor	r0, r0, r3, ror #22
   1e104:	orr	r8, lr, r3
   1e108:	and	r8, r8, r6
   1e10c:	and	sl, lr, r3
   1e110:	orr	r8, r8, sl
   1e114:	add	r8, r0, r8
   1e118:	add	ip, r8, ip
   1e11c:	ror	r0, r7, #19
   1e120:	eor	r0, r0, r7, ror #17
   1e124:	eor	r7, r0, r7, lsr #10
   1e128:	ldr	r8, [sp, #16]
   1e12c:	ror	sl, r8, #18
   1e130:	eor	sl, sl, r8, ror #7
   1e134:	eor	sl, sl, r8, lsr #3
   1e138:	ldr	r0, [sp, #12]
   1e13c:	add	sl, sl, r0
   1e140:	ldr	r0, [sp, #28]
   1e144:	add	sl, sl, r0
   1e148:	add	r7, r7, sl
   1e14c:	str	r7, [sp, #164]	; 0xa4
   1e150:	eor	r8, r2, r9
   1e154:	and	r8, r8, r4
   1e158:	eor	r8, r8, r2
   1e15c:	movw	r0, #27883	; 0x6ceb
   1e160:	movt	r0, #42064	; 0xa450
   1e164:	add	r0, r7, r0
   1e168:	add	r0, r0, r1
   1e16c:	add	r0, r8, r0
   1e170:	ror	r1, r4, #11
   1e174:	eor	r1, r1, r4, ror #6
   1e178:	eor	r1, r1, r4, ror #25
   1e17c:	add	r0, r0, r1
   1e180:	add	r1, r6, r0
   1e184:	ror	r6, ip, #13
   1e188:	eor	r6, r6, ip, ror #2
   1e18c:	eor	r6, r6, ip, ror #22
   1e190:	orr	r8, r3, ip
   1e194:	and	r8, r8, lr
   1e198:	and	sl, r3, ip
   1e19c:	orr	r8, r8, sl
   1e1a0:	add	r8, r6, r8
   1e1a4:	add	r0, r8, r0
   1e1a8:	ror	r6, r5, #19
   1e1ac:	eor	r6, r6, r5, ror #17
   1e1b0:	eor	r5, r6, r5, lsr #10
   1e1b4:	ldr	sl, [sp, #20]
   1e1b8:	ror	r6, sl, #18
   1e1bc:	eor	r6, r6, sl, ror #7
   1e1c0:	eor	r6, r6, sl, lsr #3
   1e1c4:	ldr	r8, [sp, #16]
   1e1c8:	add	sl, r6, r8
   1e1cc:	ldr	r8, [sp, #32]
   1e1d0:	add	sl, sl, r8
   1e1d4:	add	r5, r5, sl
   1e1d8:	str	r5, [sp, #168]	; 0xa8
   1e1dc:	eor	r8, r9, r4
   1e1e0:	and	r8, r8, r1
   1e1e4:	eor	r8, r8, r9
   1e1e8:	movw	r6, #41975	; 0xa3f7
   1e1ec:	movt	r6, #48889	; 0xbef9
   1e1f0:	add	r6, r5, r6
   1e1f4:	add	r2, r6, r2
   1e1f8:	add	r8, r8, r2
   1e1fc:	ror	r5, r1, #11
   1e200:	eor	r5, r5, r1, ror #6
   1e204:	eor	r5, r5, r1, ror #25
   1e208:	add	r5, r8, r5
   1e20c:	add	lr, lr, r5
   1e210:	ror	r2, r0, #13
   1e214:	eor	r2, r2, r0, ror #2
   1e218:	eor	r2, r2, r0, ror #22
   1e21c:	orr	r6, ip, r0
   1e220:	and	r6, r6, r3
   1e224:	and	r8, ip, r0
   1e228:	orr	r6, r6, r8
   1e22c:	add	r6, r2, r6
   1e230:	add	r5, r6, r5
   1e234:	ror	r2, r7, #19
   1e238:	eor	r2, r2, r7, ror #17
   1e23c:	eor	r7, r2, r7, lsr #10
   1e240:	ldr	r6, [sp, #52]	; 0x34
   1e244:	ror	r2, r6, #18
   1e248:	eor	r2, r2, r6, ror #7
   1e24c:	eor	r2, r2, r6, lsr #3
   1e250:	ldr	sl, [sp, #20]
   1e254:	add	r2, r2, sl
   1e258:	add	r2, r2, fp
   1e25c:	add	r7, r7, r2
   1e260:	str	r7, [sp, #172]	; 0xac
   1e264:	eor	r6, r4, r1
   1e268:	and	r6, r6, lr
   1e26c:	eor	r6, r6, r4
   1e270:	movw	r2, #30962	; 0x78f2
   1e274:	movt	r2, #50801	; 0xc671
   1e278:	add	r2, r7, r2
   1e27c:	add	r2, r2, r9
   1e280:	add	r2, r6, r2
   1e284:	ror	r7, lr, #11
   1e288:	eor	r7, r7, lr, ror #6
   1e28c:	eor	r7, r7, lr, ror #25
   1e290:	add	r2, r2, r7
   1e294:	ror	r7, r5, #13
   1e298:	eor	r7, r7, r5, ror #2
   1e29c:	eor	r7, r7, r5, ror #22
   1e2a0:	orr	r6, r0, r5
   1e2a4:	and	r6, r6, ip
   1e2a8:	and	r8, r0, r5
   1e2ac:	orr	r6, r6, r8
   1e2b0:	add	r7, r7, r6
   1e2b4:	ldr	r6, [sp, #68]	; 0x44
   1e2b8:	ldr	r8, [r6]
   1e2bc:	add	r8, r7, r8
   1e2c0:	add	r8, r8, r2
   1e2c4:	mov	r7, r6
   1e2c8:	str	r8, [r6]
   1e2cc:	ldr	r6, [r6, #4]
   1e2d0:	add	r5, r5, r6
   1e2d4:	str	r5, [r7, #4]
   1e2d8:	ldr	r6, [r7, #8]
   1e2dc:	add	r0, r0, r6
   1e2e0:	mov	r6, r7
   1e2e4:	str	r0, [r7, #8]
   1e2e8:	ldr	r9, [r7, #12]
   1e2ec:	add	ip, ip, r9
   1e2f0:	str	ip, [r7, #12]
   1e2f4:	ldr	r7, [r7, #16]
   1e2f8:	add	r3, r3, r7
   1e2fc:	add	r7, r3, r2
   1e300:	str	r7, [r6, #16]
   1e304:	ldr	r3, [r6, #20]
   1e308:	add	lr, lr, r3
   1e30c:	str	lr, [r6, #20]
   1e310:	mov	r3, r6
   1e314:	ldr	r6, [r6, #24]
   1e318:	add	r1, r1, r6
   1e31c:	mov	r6, r3
   1e320:	str	r1, [r3, #24]
   1e324:	ldr	r3, [r3, #28]
   1e328:	add	r4, r4, r3
   1e32c:	str	r4, [r6, #28]
   1e330:	ldr	r3, [sp, #64]	; 0x40
   1e334:	add	r3, r3, #64	; 0x40
   1e338:	str	r3, [sp, #64]	; 0x40
   1e33c:	ldr	r2, [sp, #72]	; 0x48
   1e340:	cmp	r3, r2
   1e344:	bne	1c224 <__assert_fail@plt+0xaf38>
   1e348:	add	sp, sp, #180	; 0xb4
   1e34c:	ldrd	r4, [sp]
   1e350:	ldrd	r6, [sp, #8]
   1e354:	ldrd	r8, [sp, #16]
   1e358:	ldrd	sl, [sp, #24]
   1e35c:	add	sp, sp, #32
   1e360:	pop	{pc}		; (ldr pc, [sp], #4)
   1e364:	strd	r4, [sp, #-16]!
   1e368:	str	r6, [sp, #8]
   1e36c:	str	lr, [sp, #12]
   1e370:	mov	r4, r0
   1e374:	ldr	r0, [r0, #40]	; 0x28
   1e378:	cmp	r0, #56	; 0x38
   1e37c:	movcc	r5, #16
   1e380:	movcs	r5, #32
   1e384:	ldr	r3, [r4, #32]
   1e388:	add	r3, r0, r3
   1e38c:	str	r3, [r4, #32]
   1e390:	cmp	r3, r0
   1e394:	bcs	1e3a4 <__assert_fail@plt+0xd0b8>
   1e398:	ldr	r2, [r4, #36]	; 0x24
   1e39c:	add	r2, r2, #1
   1e3a0:	str	r2, [r4, #36]	; 0x24
   1e3a4:	ldr	r1, [r4, #36]	; 0x24
   1e3a8:	lsr	r2, r3, #29
   1e3ac:	orr	r2, r2, r1, lsl #3
   1e3b0:	rev	r2, r2
   1e3b4:	add	r1, r4, r5, lsl #2
   1e3b8:	str	r2, [r1, #36]	; 0x24
   1e3bc:	lsl	r3, r3, #3
   1e3c0:	rev	r3, r3
   1e3c4:	str	r3, [r1, #40]	; 0x28
   1e3c8:	add	r6, r4, #44	; 0x2c
   1e3cc:	sub	r5, r5, #-1073741822	; 0xc0000002
   1e3d0:	lsl	r5, r5, #2
   1e3d4:	sub	r2, r5, r0
   1e3d8:	movw	r1, #13508	; 0x34c4
   1e3dc:	movt	r1, #3
   1e3e0:	add	r0, r6, r0
   1e3e4:	bl	11058 <memcpy@plt>
   1e3e8:	mov	r2, r4
   1e3ec:	add	r1, r5, #8
   1e3f0:	mov	r0, r6
   1e3f4:	bl	1c108 <__assert_fail@plt+0xae1c>
   1e3f8:	ldrd	r4, [sp]
   1e3fc:	ldr	r6, [sp, #8]
   1e400:	add	sp, sp, #12
   1e404:	pop	{pc}		; (ldr pc, [sp], #4)
   1e408:	strd	r4, [sp, #-16]!
   1e40c:	str	r6, [sp, #8]
   1e410:	str	lr, [sp, #12]
   1e414:	mov	r4, r0
   1e418:	mov	r5, r1
   1e41c:	bl	1e364 <__assert_fail@plt+0xd078>
   1e420:	mov	r1, r5
   1e424:	mov	r0, r4
   1e428:	bl	1c0b0 <__assert_fail@plt+0xadc4>
   1e42c:	ldrd	r4, [sp]
   1e430:	ldr	r6, [sp, #8]
   1e434:	add	sp, sp, #12
   1e438:	pop	{pc}		; (ldr pc, [sp], #4)
   1e43c:	strd	r4, [sp, #-16]!
   1e440:	str	r6, [sp, #8]
   1e444:	str	lr, [sp, #12]
   1e448:	mov	r4, r0
   1e44c:	mov	r5, r1
   1e450:	bl	1e364 <__assert_fail@plt+0xd078>
   1e454:	mov	r1, r5
   1e458:	mov	r0, r4
   1e45c:	bl	1c0dc <__assert_fail@plt+0xadf0>
   1e460:	ldrd	r4, [sp]
   1e464:	ldr	r6, [sp, #8]
   1e468:	add	sp, sp, #12
   1e46c:	pop	{pc}		; (ldr pc, [sp], #4)
   1e470:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1e474:	strd	r6, [sp, #8]
   1e478:	strd	r8, [sp, #16]
   1e47c:	strd	sl, [sp, #24]
   1e480:	str	lr, [sp, #32]
   1e484:	sub	sp, sp, #4
   1e488:	mov	r4, r0
   1e48c:	mov	r6, r1
   1e490:	mov	r5, r2
   1e494:	ldr	r7, [r2, #40]	; 0x28
   1e498:	cmp	r7, #0
   1e49c:	bne	1e558 <__assert_fail@plt+0xd26c>
   1e4a0:	cmp	r6, #63	; 0x3f
   1e4a4:	bls	1e534 <__assert_fail@plt+0xd248>
   1e4a8:	tst	r4, #3
   1e4ac:	beq	1e5cc <__assert_fail@plt+0xd2e0>
   1e4b0:	cmp	r6, #64	; 0x40
   1e4b4:	bls	1e5ec <__assert_fail@plt+0xd300>
   1e4b8:	sub	sl, r6, #65	; 0x41
   1e4bc:	lsr	sl, sl, #6
   1e4c0:	add	r8, sl, #1
   1e4c4:	add	r8, r4, r8, lsl #6
   1e4c8:	add	r7, r5, #44	; 0x2c
   1e4cc:	mov	r9, #64	; 0x40
   1e4d0:	mov	r3, r4
   1e4d4:	mov	r2, r7
   1e4d8:	add	fp, r4, #64	; 0x40
   1e4dc:	ldr	lr, [r3]
   1e4e0:	ldr	ip, [r3, #4]
   1e4e4:	ldr	r0, [r3, #8]
   1e4e8:	ldr	r1, [r3, #12]
   1e4ec:	str	lr, [r2]
   1e4f0:	str	ip, [r2, #4]
   1e4f4:	str	r0, [r2, #8]
   1e4f8:	str	r1, [r2, #12]
   1e4fc:	add	r3, r3, #16
   1e500:	add	r2, r2, #16
   1e504:	cmp	r3, fp
   1e508:	bne	1e4dc <__assert_fail@plt+0xd1f0>
   1e50c:	mov	r2, r5
   1e510:	mov	r1, r9
   1e514:	mov	r0, r7
   1e518:	bl	1c108 <__assert_fail@plt+0xae1c>
   1e51c:	add	r4, r4, #64	; 0x40
   1e520:	cmp	r4, r8
   1e524:	bne	1e4d0 <__assert_fail@plt+0xd1e4>
   1e528:	sub	r6, r6, #64	; 0x40
   1e52c:	sub	r6, r6, sl, lsl #6
   1e530:	mov	r4, r8
   1e534:	cmp	r6, #0
   1e538:	bne	1e5ec <__assert_fail@plt+0xd300>
   1e53c:	add	sp, sp, #4
   1e540:	ldrd	r4, [sp]
   1e544:	ldrd	r6, [sp, #8]
   1e548:	ldrd	r8, [sp, #16]
   1e54c:	ldrd	sl, [sp, #24]
   1e550:	add	sp, sp, #32
   1e554:	pop	{pc}		; (ldr pc, [sp], #4)
   1e558:	rsb	r8, r7, #128	; 0x80
   1e55c:	cmp	r8, r1
   1e560:	movcs	r8, r1
   1e564:	add	r9, r2, #44	; 0x2c
   1e568:	mov	r2, r8
   1e56c:	mov	r1, r0
   1e570:	add	r0, r9, r7
   1e574:	bl	11058 <memcpy@plt>
   1e578:	ldr	r1, [r5, #40]	; 0x28
   1e57c:	add	r1, r8, r1
   1e580:	str	r1, [r5, #40]	; 0x28
   1e584:	cmp	r1, #64	; 0x40
   1e588:	bhi	1e598 <__assert_fail@plt+0xd2ac>
   1e58c:	add	r4, r4, r8
   1e590:	sub	r6, r6, r8
   1e594:	b	1e4a0 <__assert_fail@plt+0xd1b4>
   1e598:	mov	r2, r5
   1e59c:	bic	r1, r1, #63	; 0x3f
   1e5a0:	mov	r0, r9
   1e5a4:	bl	1c108 <__assert_fail@plt+0xae1c>
   1e5a8:	ldr	r2, [r5, #40]	; 0x28
   1e5ac:	and	r2, r2, #63	; 0x3f
   1e5b0:	str	r2, [r5, #40]	; 0x28
   1e5b4:	add	r1, r7, r8
   1e5b8:	bic	r1, r1, #63	; 0x3f
   1e5bc:	add	r1, r9, r1
   1e5c0:	mov	r0, r9
   1e5c4:	bl	11058 <memcpy@plt>
   1e5c8:	b	1e58c <__assert_fail@plt+0xd2a0>
   1e5cc:	bic	r7, r6, #63	; 0x3f
   1e5d0:	mov	r2, r5
   1e5d4:	mov	r1, r7
   1e5d8:	mov	r0, r4
   1e5dc:	bl	1c108 <__assert_fail@plt+0xae1c>
   1e5e0:	add	r4, r4, r7
   1e5e4:	and	r6, r6, #63	; 0x3f
   1e5e8:	b	1e534 <__assert_fail@plt+0xd248>
   1e5ec:	ldr	r7, [r5, #40]	; 0x28
   1e5f0:	add	r8, r5, #44	; 0x2c
   1e5f4:	mov	r2, r6
   1e5f8:	mov	r1, r4
   1e5fc:	add	r0, r8, r7
   1e600:	bl	11058 <memcpy@plt>
   1e604:	add	r6, r7, r6
   1e608:	cmp	r6, #63	; 0x3f
   1e60c:	bhi	1e618 <__assert_fail@plt+0xd32c>
   1e610:	str	r6, [r5, #40]	; 0x28
   1e614:	b	1e53c <__assert_fail@plt+0xd250>
   1e618:	mov	r2, r5
   1e61c:	mov	r1, #64	; 0x40
   1e620:	mov	r0, r8
   1e624:	bl	1c108 <__assert_fail@plt+0xae1c>
   1e628:	sub	r6, r6, #64	; 0x40
   1e62c:	mov	r2, r6
   1e630:	add	r1, r5, #108	; 0x6c
   1e634:	mov	r0, r8
   1e638:	bl	11058 <memcpy@plt>
   1e63c:	b	1e610 <__assert_fail@plt+0xd324>
   1e640:	strd	r4, [sp, #-16]!
   1e644:	str	r6, [sp, #8]
   1e648:	str	lr, [sp, #12]
   1e64c:	sub	sp, sp, #176	; 0xb0
   1e650:	mov	r5, r0
   1e654:	mov	r6, r1
   1e658:	mov	r4, r2
   1e65c:	add	r0, sp, #4
   1e660:	bl	1bfc8 <__assert_fail@plt+0xacdc>
   1e664:	add	r2, sp, #4
   1e668:	mov	r1, r6
   1e66c:	mov	r0, r5
   1e670:	bl	1e470 <__assert_fail@plt+0xd184>
   1e674:	mov	r1, r4
   1e678:	add	r0, sp, #4
   1e67c:	bl	1e408 <__assert_fail@plt+0xd11c>
   1e680:	add	sp, sp, #176	; 0xb0
   1e684:	ldrd	r4, [sp]
   1e688:	ldr	r6, [sp, #8]
   1e68c:	add	sp, sp, #12
   1e690:	pop	{pc}		; (ldr pc, [sp], #4)
   1e694:	strd	r4, [sp, #-16]!
   1e698:	str	r6, [sp, #8]
   1e69c:	str	lr, [sp, #12]
   1e6a0:	sub	sp, sp, #176	; 0xb0
   1e6a4:	mov	r5, r0
   1e6a8:	mov	r6, r1
   1e6ac:	mov	r4, r2
   1e6b0:	add	r0, sp, #4
   1e6b4:	bl	1c03c <__assert_fail@plt+0xad50>
   1e6b8:	add	r2, sp, #4
   1e6bc:	mov	r1, r6
   1e6c0:	mov	r0, r5
   1e6c4:	bl	1e470 <__assert_fail@plt+0xd184>
   1e6c8:	mov	r1, r4
   1e6cc:	add	r0, sp, #4
   1e6d0:	bl	1e43c <__assert_fail@plt+0xd150>
   1e6d4:	add	sp, sp, #176	; 0xb0
   1e6d8:	ldrd	r4, [sp]
   1e6dc:	ldr	r6, [sp, #8]
   1e6e0:	add	sp, sp, #12
   1e6e4:	pop	{pc}		; (ldr pc, [sp], #4)
   1e6e8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1e6ec:	strd	r6, [sp, #8]
   1e6f0:	strd	r8, [sp, #16]
   1e6f4:	str	lr, [sp, #24]
   1e6f8:	sub	sp, sp, #348	; 0x15c
   1e6fc:	mov	r5, r0
   1e700:	mov	r8, r2
   1e704:	movw	r0, #32840	; 0x8048
   1e708:	bl	2f624 <__assert_fail@plt+0x1e338>
   1e70c:	subs	r6, r0, #0
   1e710:	moveq	r0, #1
   1e714:	beq	1e794 <__assert_fail@plt+0xd4a8>
   1e718:	mov	r0, sp
   1e71c:	ldr	r3, [sp, #376]	; 0x178
   1e720:	blx	r3
   1e724:	mov	r7, #1
   1e728:	mov	r9, #32768	; 0x8000
   1e72c:	mov	r4, #0
   1e730:	ldr	r3, [r5]
   1e734:	tst	r3, #16
   1e738:	bne	1e770 <__assert_fail@plt+0xd484>
   1e73c:	mov	r3, r5
   1e740:	rsb	r2, r4, #32768	; 0x8000
   1e744:	mov	r1, r7
   1e748:	add	r0, r6, r4
   1e74c:	bl	112b0 <fread_unlocked@plt>
   1e750:	add	r4, r4, r0
   1e754:	cmp	r4, #32768	; 0x8000
   1e758:	beq	1e7bc <__assert_fail@plt+0xd4d0>
   1e75c:	cmp	r0, #0
   1e760:	bne	1e730 <__assert_fail@plt+0xd444>
   1e764:	ldr	r3, [r5]
   1e768:	tst	r3, #32
   1e76c:	bne	1e7ac <__assert_fail@plt+0xd4c0>
   1e770:	cmp	r4, #0
   1e774:	bne	1e7d0 <__assert_fail@plt+0xd4e4>
   1e778:	mov	r1, r8
   1e77c:	mov	r0, sp
   1e780:	ldr	r3, [sp, #380]	; 0x17c
   1e784:	blx	r3
   1e788:	mov	r0, r6
   1e78c:	bl	2b318 <__assert_fail@plt+0x1a02c>
   1e790:	mov	r0, #0
   1e794:	add	sp, sp, #348	; 0x15c
   1e798:	ldrd	r4, [sp]
   1e79c:	ldrd	r6, [sp, #8]
   1e7a0:	ldrd	r8, [sp, #16]
   1e7a4:	add	sp, sp, #24
   1e7a8:	pop	{pc}		; (ldr pc, [sp], #4)
   1e7ac:	mov	r0, r6
   1e7b0:	bl	2b318 <__assert_fail@plt+0x1a02c>
   1e7b4:	mov	r0, #1
   1e7b8:	b	1e794 <__assert_fail@plt+0xd4a8>
   1e7bc:	mov	r2, sp
   1e7c0:	mov	r1, r9
   1e7c4:	mov	r0, r6
   1e7c8:	bl	1ea90 <__assert_fail@plt+0xd7a4>
   1e7cc:	b	1e72c <__assert_fail@plt+0xd440>
   1e7d0:	mov	r2, sp
   1e7d4:	mov	r1, r4
   1e7d8:	mov	r0, r6
   1e7dc:	bl	28300 <__assert_fail@plt+0x17014>
   1e7e0:	b	1e778 <__assert_fail@plt+0xd48c>
   1e7e4:	push	{lr}		; (str lr, [sp, #-4]!)
   1e7e8:	sub	sp, sp, #12
   1e7ec:	movw	r3, #33432	; 0x8298
   1e7f0:	movt	r3, #2
   1e7f4:	str	r3, [sp, #4]
   1e7f8:	movw	r3, #59488	; 0xe860
   1e7fc:	movt	r3, #1
   1e800:	str	r3, [sp]
   1e804:	mov	r3, #64	; 0x40
   1e808:	mov	r2, r1
   1e80c:	movw	r1, #4912	; 0x1330
   1e810:	movt	r1, #3
   1e814:	bl	1e6e8 <__assert_fail@plt+0xd3fc>
   1e818:	add	sp, sp, #12
   1e81c:	pop	{pc}		; (ldr pc, [sp], #4)
   1e820:	push	{lr}		; (str lr, [sp, #-4]!)
   1e824:	sub	sp, sp, #12
   1e828:	movw	r3, #33484	; 0x82cc
   1e82c:	movt	r3, #2
   1e830:	str	r3, [sp, #4]
   1e834:	movw	r3, #59680	; 0xe920
   1e838:	movt	r3, #1
   1e83c:	str	r3, [sp]
   1e840:	mov	r3, #48	; 0x30
   1e844:	mov	r2, r1
   1e848:	movw	r1, #4904	; 0x1328
   1e84c:	movt	r1, #3
   1e850:	bl	1e6e8 <__assert_fail@plt+0xd3fc>
   1e854:	add	sp, sp, #12
   1e858:	pop	{pc}		; (ldr pc, [sp], #4)
   1e85c:	andeq	r0, r0, r0
   1e860:	add	r3, pc, #120	; 0x78
   1e864:	ldrd	r2, [r3]
   1e868:	strd	r2, [r0]
   1e86c:	add	r3, pc, #116	; 0x74
   1e870:	ldrd	r2, [r3]
   1e874:	strd	r2, [r0, #8]
   1e878:	add	r3, pc, #112	; 0x70
   1e87c:	ldrd	r2, [r3]
   1e880:	strd	r2, [r0, #16]
   1e884:	add	r3, pc, #108	; 0x6c
   1e888:	ldrd	r2, [r3]
   1e88c:	strd	r2, [r0, #24]
   1e890:	add	r3, pc, #104	; 0x68
   1e894:	ldrd	r2, [r3]
   1e898:	strd	r2, [r0, #32]
   1e89c:	add	r3, pc, #100	; 0x64
   1e8a0:	ldrd	r2, [r3]
   1e8a4:	strd	r2, [r0, #40]	; 0x28
   1e8a8:	add	r3, pc, #96	; 0x60
   1e8ac:	ldrd	r2, [r3]
   1e8b0:	strd	r2, [r0, #48]	; 0x30
   1e8b4:	add	r3, pc, #92	; 0x5c
   1e8b8:	ldrd	r2, [r3]
   1e8bc:	strd	r2, [r0, #56]	; 0x38
   1e8c0:	mov	r2, #0
   1e8c4:	mov	r3, #0
   1e8c8:	strd	r2, [r0, #72]	; 0x48
   1e8cc:	strd	r2, [r0, #64]	; 0x40
   1e8d0:	mov	r3, #0
   1e8d4:	str	r3, [r0, #80]	; 0x50
   1e8d8:	bx	lr
   1e8dc:	nop	{0}
   1e8e0:	vtbl.8	d12, {d12-d13}, d8
   1e8e4:	bvs	298288 <optarg@@GLIBC_2.4+0x2540e0>
   1e8e8:	strbhi	sl, [sl], #1851	; 0x73b
   1e8ec:	bllt	1a0a308 <optarg@@GLIBC_2.4+0x19c6160>
   1e8f0:	vcmla.f32	d15, d4, d27[0], #90
   1e8f4:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1e8f8:	svcpl	0x001d36f1
   1e8fc:	strbge	pc, [pc, #-1338]	; 1e3ca <__assert_fail@plt+0xd0de>	; <UNPREDICTABLE>
   1e900:	sfmge	f0, 3, [r6, #836]!	; 0x344
   1e904:	tstpl	lr, pc, ror r2
   1e908:	blcs	fb998c <optarg@@GLIBC_2.4+0xf757e4>
   1e90c:	blls	178b44 <optarg@@GLIBC_2.4+0x13499c>
   1e910:	blx	108dec6 <optarg@@GLIBC_2.4+0x1049d1e>
   1e914:	svcne	0x0083d9ab
   1e918:	cmnne	lr, #1073741854	; 0x4000001e
   1e91c:	blpl	ff851d88 <optarg@@GLIBC_2.4+0xff80dbe0>
   1e920:	add	r3, pc, #120	; 0x78
   1e924:	ldrd	r2, [r3]
   1e928:	strd	r2, [r0]
   1e92c:	add	r3, pc, #116	; 0x74
   1e930:	ldrd	r2, [r3]
   1e934:	strd	r2, [r0, #8]
   1e938:	add	r3, pc, #112	; 0x70
   1e93c:	ldrd	r2, [r3]
   1e940:	strd	r2, [r0, #16]
   1e944:	add	r3, pc, #108	; 0x6c
   1e948:	ldrd	r2, [r3]
   1e94c:	strd	r2, [r0, #24]
   1e950:	add	r3, pc, #104	; 0x68
   1e954:	ldrd	r2, [r3]
   1e958:	strd	r2, [r0, #32]
   1e95c:	add	r3, pc, #100	; 0x64
   1e960:	ldrd	r2, [r3]
   1e964:	strd	r2, [r0, #40]	; 0x28
   1e968:	add	r3, pc, #96	; 0x60
   1e96c:	ldrd	r2, [r3]
   1e970:	strd	r2, [r0, #48]	; 0x30
   1e974:	add	r3, pc, #92	; 0x5c
   1e978:	ldrd	r2, [r3]
   1e97c:	strd	r2, [r0, #56]	; 0x38
   1e980:	mov	r2, #0
   1e984:	mov	r3, #0
   1e988:	strd	r2, [r0, #72]	; 0x48
   1e98c:	strd	r2, [r0, #64]	; 0x40
   1e990:	mov	r3, #0
   1e994:	str	r3, [r0, #80]	; 0x50
   1e998:	bx	lr
   1e99c:	nop	{0}
   1e9a0:	ldrdgt	r9, [r5, -r8]
   1e9a4:	blgt	fef05f20 <optarg@@GLIBC_2.4+0xfeec1d78>
   1e9a8:	ldrbtcc	sp, [ip], -r7, lsl #10
   1e9ac:	addsvs	r2, sl, #688128	; 0xa8000
   1e9b0:	rsbscc	sp, r0, r7, lsl sp
   1e9b4:	cmpls	r9, sl, asr r1
   1e9b8:			; <UNDEFINED> instruction: 0xf70e5939
   1e9bc:	strne	lr, [pc, #-3288]!	; 1dcec <__assert_fail@plt+0xca00>
   1e9c0:			; <UNDEFINED> instruction: 0xffc00b31
   1e9c4:	ldrvs	r2, [r3, -r7, ror #12]!
   1e9c8:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1e9cc:			; <UNDEFINED> instruction: 0x8eb44a87
   1e9d0:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1e9d4:	blle	32a210 <optarg@@GLIBC_2.4+0x2e6068>
   1e9d8:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1e9dc:			; <UNDEFINED> instruction: 0x47b5481d
   1e9e0:	str	r4, [sp, #-8]!
   1e9e4:	str	lr, [sp, #4]
   1e9e8:	sub	sp, sp, #8
   1e9ec:	sub	lr, r0, #8
   1e9f0:	mov	ip, r1
   1e9f4:	add	r4, r0, #56	; 0x38
   1e9f8:	ldr	r3, [lr, #8]!
   1e9fc:	rev	r3, r3
   1ea00:	ldr	r2, [lr, #4]
   1ea04:	rev	r2, r2
   1ea08:	str	r2, [sp]
   1ea0c:	str	r3, [sp, #4]
   1ea10:	str	r2, [ip]
   1ea14:	str	r3, [ip, #4]
   1ea18:	add	ip, ip, #8
   1ea1c:	cmp	lr, r4
   1ea20:	bne	1e9f8 <__assert_fail@plt+0xd70c>
   1ea24:	mov	r0, r1
   1ea28:	add	sp, sp, #8
   1ea2c:	ldr	r4, [sp]
   1ea30:	add	sp, sp, #4
   1ea34:	pop	{pc}		; (ldr pc, [sp], #4)
   1ea38:	str	r4, [sp, #-8]!
   1ea3c:	str	lr, [sp, #4]
   1ea40:	sub	sp, sp, #8
   1ea44:	sub	lr, r0, #8
   1ea48:	mov	ip, r1
   1ea4c:	add	r4, r0, #40	; 0x28
   1ea50:	ldr	r3, [lr, #8]!
   1ea54:	rev	r3, r3
   1ea58:	ldr	r2, [lr, #4]
   1ea5c:	rev	r2, r2
   1ea60:	str	r2, [sp]
   1ea64:	str	r3, [sp, #4]
   1ea68:	str	r2, [ip]
   1ea6c:	str	r3, [ip, #4]
   1ea70:	add	ip, ip, #8
   1ea74:	cmp	lr, r4
   1ea78:	bne	1ea50 <__assert_fail@plt+0xd764>
   1ea7c:	mov	r0, r1
   1ea80:	add	sp, sp, #8
   1ea84:	ldr	r4, [sp]
   1ea88:	add	sp, sp, #4
   1ea8c:	pop	{pc}		; (ldr pc, [sp], #4)
   1ea90:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1ea94:	strd	r6, [sp, #8]
   1ea98:	strd	r8, [sp, #16]
   1ea9c:	strd	sl, [sp, #24]
   1eaa0:	str	lr, [sp, #32]
   1eaa4:	sub	sp, sp, #444	; 0x1bc
   1eaa8:	mov	lr, r0
   1eaac:	mov	r0, r2
   1eab0:	str	r2, [sp, #208]	; 0xd0
   1eab4:	bic	r5, r1, #7
   1eab8:	ldr	r3, [r2]
   1eabc:	str	r3, [sp, #8]
   1eac0:	ldr	sl, [r2, #4]
   1eac4:	ldr	r3, [r2, #8]
   1eac8:	str	r3, [sp, #44]	; 0x2c
   1eacc:	ldr	r3, [r2, #12]
   1ead0:	str	r3, [sp, #48]	; 0x30
   1ead4:	ldr	fp, [r2, #16]
   1ead8:	ldr	r3, [r2, #20]
   1eadc:	str	r3, [sp, #24]
   1eae0:	ldr	r3, [r2, #24]
   1eae4:	str	r3, [sp, #12]
   1eae8:	ldr	r3, [r2, #28]
   1eaec:	str	r3, [sp, #32]
   1eaf0:	ldr	r8, [r2, #32]
   1eaf4:	ldr	r2, [r2, #36]	; 0x24
   1eaf8:	str	r2, [sp, #20]
   1eafc:	ldr	r3, [r0, #40]	; 0x28
   1eb00:	str	r3, [sp, #4]
   1eb04:	ldr	r3, [r0, #44]	; 0x2c
   1eb08:	str	r3, [sp, #28]
   1eb0c:	ldr	r9, [r0, #48]	; 0x30
   1eb10:	ldr	r3, [r0, #52]	; 0x34
   1eb14:	str	r3, [sp, #36]	; 0x24
   1eb18:	ldr	r4, [r0, #56]	; 0x38
   1eb1c:	ldr	r3, [r0, #60]	; 0x3c
   1eb20:	str	r3, [sp, #16]
   1eb24:	mov	r2, r1
   1eb28:	mov	r3, #0
   1eb2c:	ldr	r1, [r0, #64]	; 0x40
   1eb30:	ldr	ip, [r0, #68]	; 0x44
   1eb34:	adds	r1, r2, r1
   1eb38:	mov	r6, r1
   1eb3c:	adc	r1, r3, ip
   1eb40:	mov	ip, r0
   1eb44:	mov	r0, r6
   1eb48:	strd	r0, [ip, #64]	; 0x40
   1eb4c:	cmp	r1, r3
   1eb50:	cmpeq	r6, r2
   1eb54:	movcc	r1, #1
   1eb58:	movcs	r1, #0
   1eb5c:	ldrd	r2, [ip, #72]	; 0x48
   1eb60:	adds	r6, r2, r1
   1eb64:	adc	r7, r3, #0
   1eb68:	mov	r2, r6
   1eb6c:	mov	r3, r7
   1eb70:	strd	r2, [ip, #72]	; 0x48
   1eb74:	add	r3, lr, r5
   1eb78:	cmp	lr, r3
   1eb7c:	bcs	28174 <__assert_fail@plt+0x16e88>
   1eb80:	sub	r1, lr, #8
   1eb84:	str	r1, [sp, #204]	; 0xcc
   1eb88:	sub	r2, r5, #1
   1eb8c:	bic	r2, r2, #127	; 0x7f
   1eb90:	add	r3, lr, #120	; 0x78
   1eb94:	add	r1, r2, r3
   1eb98:	str	r1, [sp, #212]	; 0xd4
   1eb9c:	movw	r3, #44578	; 0xae22
   1eba0:	movt	r3, #55080	; 0xd728
   1eba4:	str	r3, [sp, #216]	; 0xd8
   1eba8:	movw	r3, #12184	; 0x2f98
   1ebac:	movt	r3, #17034	; 0x428a
   1ebb0:	str	r3, [sp, #220]	; 0xdc
   1ebb4:	movw	r3, #26061	; 0x65cd
   1ebb8:	movt	r3, #9199	; 0x23ef
   1ebbc:	str	r3, [sp, #224]	; 0xe0
   1ebc0:	movw	r3, #17553	; 0x4491
   1ebc4:	movt	r3, #28983	; 0x7137
   1ebc8:	str	r3, [sp, #228]	; 0xe4
   1ebcc:	movw	r3, #56252	; 0xdbbc
   1ebd0:	movt	r3, #33161	; 0x8189
   1ebd4:	str	r3, [sp, #232]	; 0xe8
   1ebd8:	movw	r3, #56229	; 0xdba5
   1ebdc:	movt	r3, #59829	; 0xe9b5
   1ebe0:	str	r3, [sp, #236]	; 0xec
   1ebe4:	movw	r3, #46392	; 0xb538
   1ebe8:	movt	r3, #62280	; 0xf348
   1ebec:	str	r3, [sp, #240]	; 0xf0
   1ebf0:	movw	r3, #49755	; 0xc25b
   1ebf4:	movt	r3, #14678	; 0x3956
   1ebf8:	str	r3, [sp, #244]	; 0xf4
   1ebfc:	movw	r3, #33048	; 0x8118
   1ec00:	movt	r3, #55917	; 0xda6d
   1ec04:	str	r3, [sp, #248]	; 0xf8
   1ec08:	movw	r3, #24277	; 0x5ed5
   1ec0c:	movt	r3, #43804	; 0xab1c
   1ec10:	str	r3, [sp, #252]	; 0xfc
   1ec14:	movw	r3, #578	; 0x242
   1ec18:	movt	r3, #41731	; 0xa303
   1ec1c:	str	r3, [sp, #256]	; 0x100
   1ec20:	movw	r3, #43672	; 0xaa98
   1ec24:	movt	r3, #55303	; 0xd807
   1ec28:	str	r3, [sp, #260]	; 0x104
   1ec2c:	movw	r3, #28606	; 0x6fbe
   1ec30:	movt	r3, #17776	; 0x4570
   1ec34:	str	r3, [sp, #264]	; 0x108
   1ec38:	movw	r3, #23297	; 0x5b01
   1ec3c:	movt	r3, #4739	; 0x1283
   1ec40:	str	r3, [sp, #268]	; 0x10c
   1ec44:	movw	r3, #45708	; 0xb28c
   1ec48:	movt	r3, #20196	; 0x4ee4
   1ec4c:	str	r3, [sp, #272]	; 0x110
   1ec50:	movw	r3, #34238	; 0x85be
   1ec54:	movt	r3, #9265	; 0x2431
   1ec58:	str	r3, [sp, #276]	; 0x114
   1ec5c:	movw	r3, #38577	; 0x96b1
   1ec60:	movt	r3, #15126	; 0x3b16
   1ec64:	str	r3, [sp, #280]	; 0x118
   1ec68:	movw	r3, #45566	; 0xb1fe
   1ec6c:	movt	r3, #32990	; 0x80de
   1ec70:	str	r3, [sp, #284]	; 0x11c
   1ec74:	movw	r3, #4661	; 0x1235
   1ec78:	movt	r3, #9671	; 0x25c7
   1ec7c:	str	r3, [sp, #288]	; 0x120
   1ec80:	movw	r3, #1703	; 0x6a7
   1ec84:	movt	r3, #39900	; 0x9bdc
   1ec88:	str	r3, [sp, #292]	; 0x124
   1ec8c:	movw	r3, #9876	; 0x2694
   1ec90:	movt	r3, #53097	; 0xcf69
   1ec94:	str	r3, [sp, #296]	; 0x128
   1ec98:	movw	r3, #61812	; 0xf174
   1ec9c:	movt	r3, #49563	; 0xc19b
   1eca0:	str	r3, [sp, #300]	; 0x12c
   1eca4:	movw	r3, #19154	; 0x4ad2
   1eca8:	movt	r3, #40689	; 0x9ef1
   1ecac:	str	r3, [sp, #304]	; 0x130
   1ecb0:	movw	r3, #27073	; 0x69c1
   1ecb4:	movt	r3, #58523	; 0xe49b
   1ecb8:	str	r3, [sp, #308]	; 0x134
   1ecbc:	ldr	r0, [sp, #16]
   1ecc0:	ldr	ip, [sp, #20]
   1ecc4:	ldr	r6, [sp, #32]
   1ecc8:	ldr	r7, [sp, #36]	; 0x24
   1eccc:	str	fp, [sp, #20]
   1ecd0:	add	r3, sp, #312	; 0x138
   1ecd4:	add	r5, sp, #440	; 0x1b8
   1ecd8:	ldr	lr, [sp, #204]	; 0xcc
   1ecdc:	ldr	fp, [sp, #8]
   1ece0:	ldr	r2, [lr, #8]!
   1ece4:	rev	r2, r2
   1ece8:	ldr	r1, [lr, #4]
   1ecec:	rev	r1, r1
   1ecf0:	str	r1, [r3]
   1ecf4:	str	r2, [r3, #4]
   1ecf8:	add	r3, r3, #8
   1ecfc:	cmp	r3, r5
   1ed00:	bne	1ece0 <__assert_fail@plt+0xd9f4>
   1ed04:	str	fp, [sp, #8]
   1ed08:	lsr	r2, r8, #14
   1ed0c:	orr	r1, r2, ip, lsl #18
   1ed10:	lsr	lr, ip, #14
   1ed14:	orr	lr, lr, r8, lsl #18
   1ed18:	lsr	r2, r8, #18
   1ed1c:	orr	r2, r2, ip, lsl #14
   1ed20:	lsr	r3, ip, #18
   1ed24:	orr	r3, r3, r8, lsl #14
   1ed28:	eor	r2, r2, r1
   1ed2c:	eor	lr, lr, r3
   1ed30:	lsl	r3, ip, #23
   1ed34:	orr	r3, r3, r8, lsr #9
   1ed38:	lsl	r1, r8, #23
   1ed3c:	orr	r1, r1, ip, lsr #9
   1ed40:	eor	r2, r2, r1
   1ed44:	eor	lr, lr, r3
   1ed48:	ldr	r3, [sp, #312]	; 0x138
   1ed4c:	ldr	r1, [sp, #216]	; 0xd8
   1ed50:	adds	r3, r3, r1
   1ed54:	ldr	r1, [sp, #316]	; 0x13c
   1ed58:	ldr	r5, [sp, #220]	; 0xdc
   1ed5c:	adc	r1, r1, r5
   1ed60:	adds	r3, r3, r4
   1ed64:	adc	r1, r1, r0
   1ed68:	adds	r3, r2, r3
   1ed6c:	adc	r1, lr, r1
   1ed70:	ldr	fp, [sp, #4]
   1ed74:	eor	r0, fp, r9
   1ed78:	ldr	r4, [sp, #28]
   1ed7c:	eor	r5, r4, r7
   1ed80:	and	r0, r0, r8
   1ed84:	and	r5, r5, ip
   1ed88:	eor	r0, r0, r9
   1ed8c:	eor	r5, r5, r7
   1ed90:	adds	r3, r3, r0
   1ed94:	adc	lr, r1, r5
   1ed98:	ldr	r2, [sp, #12]
   1ed9c:	adds	r2, r3, r2
   1eda0:	str	r2, [sp, #16]
   1eda4:	adc	r1, lr, r6
   1eda8:	str	r1, [sp, #40]	; 0x28
   1edac:	ldr	r6, [sp, #8]
   1edb0:	lsr	r0, r6, #28
   1edb4:	orr	r4, r0, sl, lsl #4
   1edb8:	lsr	r1, sl, #28
   1edbc:	orr	r1, r1, r6, lsl #4
   1edc0:	lsl	r2, sl, #30
   1edc4:	orr	r2, r2, r6, lsr #2
   1edc8:	lsl	r0, r6, #30
   1edcc:	orr	r0, r0, sl, lsr #2
   1edd0:	eor	r0, r0, r4
   1edd4:	eor	r1, r1, r2
   1edd8:	lsl	r5, sl, #25
   1eddc:	orr	r5, r5, r6, lsr #7
   1ede0:	lsl	r2, r6, #25
   1ede4:	orr	r2, r2, sl, lsr #7
   1ede8:	eor	r0, r0, r2
   1edec:	eor	r1, r1, r5
   1edf0:	ldr	r5, [sp, #44]	; 0x2c
   1edf4:	orr	r2, r6, r5
   1edf8:	ldr	r6, [sp, #48]	; 0x30
   1edfc:	orr	r4, sl, r6
   1ee00:	ldr	r6, [sp, #20]
   1ee04:	and	r2, r2, r6
   1ee08:	ldr	r6, [sp, #24]
   1ee0c:	and	r4, r4, r6
   1ee10:	ldr	r6, [sp, #8]
   1ee14:	and	r6, r6, r5
   1ee18:	ldr	r5, [sp, #48]	; 0x30
   1ee1c:	and	r5, sl, r5
   1ee20:	orr	r2, r2, r6
   1ee24:	orr	r4, r4, r5
   1ee28:	adds	r0, r0, r2
   1ee2c:	adc	r5, r1, r4
   1ee30:	adds	r3, r0, r3
   1ee34:	str	r3, [sp, #12]
   1ee38:	adc	r3, r5, lr
   1ee3c:	str	r3, [sp, #4]
   1ee40:	eor	r3, r8, fp
   1ee44:	ldr	r4, [sp, #28]
   1ee48:	eor	r2, ip, r4
   1ee4c:	ldr	lr, [sp, #16]
   1ee50:	and	r3, r3, lr
   1ee54:	ldr	r0, [sp, #40]	; 0x28
   1ee58:	and	r2, r2, r0
   1ee5c:	eor	r3, r3, fp
   1ee60:	eor	r2, r2, r4
   1ee64:	ldr	r4, [sp, #320]	; 0x140
   1ee68:	ldr	r6, [sp, #224]	; 0xe0
   1ee6c:	adds	r1, r4, r6
   1ee70:	ldr	r4, [sp, #324]	; 0x144
   1ee74:	ldr	r6, [sp, #228]	; 0xe4
   1ee78:	adc	r4, r4, r6
   1ee7c:	adds	r1, r1, r9
   1ee80:	adc	r4, r4, r7
   1ee84:	adds	r1, r3, r1
   1ee88:	adc	r4, r2, r4
   1ee8c:	mov	r2, lr
   1ee90:	lsr	r6, lr, #14
   1ee94:	mov	r3, r0
   1ee98:	orr	r9, r6, r0, lsl #18
   1ee9c:	lsr	lr, r0, #14
   1eea0:	orr	r7, lr, r2, lsl #18
   1eea4:	mov	r0, r2
   1eea8:	lsr	r6, r2, #18
   1eeac:	mov	r5, r3
   1eeb0:	orr	r3, r6, r3, lsl #14
   1eeb4:	lsr	lr, r5, #18
   1eeb8:	orr	r2, lr, r2, lsl #14
   1eebc:	eor	r6, r9, r3
   1eec0:	eor	lr, r7, r2
   1eec4:	lsl	r2, r5, #23
   1eec8:	orr	r2, r2, r0, lsr #9
   1eecc:	lsl	r3, r0, #23
   1eed0:	mov	r0, r5
   1eed4:	orr	r3, r3, r5, lsr #9
   1eed8:	eor	r3, r3, r6
   1eedc:	eor	r2, r2, lr
   1eee0:	adds	r3, r1, r3
   1eee4:	adc	r2, r4, r2
   1eee8:	ldr	r1, [sp, #20]
   1eeec:	adds	r7, r3, r1
   1eef0:	str	r7, [sp, #20]
   1eef4:	ldr	r1, [sp, #24]
   1eef8:	adc	r1, r2, r1
   1eefc:	str	r1, [sp, #52]	; 0x34
   1ef00:	ldr	r7, [sp, #12]
   1ef04:	lsr	lr, r7, #28
   1ef08:	ldr	r1, [sp, #4]
   1ef0c:	orr	r6, lr, r1, lsl #4
   1ef10:	lsr	r4, r1, #28
   1ef14:	orr	r4, r4, r7, lsl #4
   1ef18:	lsl	r1, r1, #30
   1ef1c:	orr	r1, r1, r7, lsr #2
   1ef20:	lsl	lr, r7, #30
   1ef24:	ldr	r5, [sp, #4]
   1ef28:	orr	lr, lr, r5, lsr #2
   1ef2c:	eor	lr, lr, r6
   1ef30:	eor	r4, r4, r1
   1ef34:	lsl	r1, r5, #25
   1ef38:	orr	r1, r1, r7, lsr #7
   1ef3c:	lsl	r6, r7, #25
   1ef40:	orr	r6, r6, r5, lsr #7
   1ef44:	eor	lr, lr, r6
   1ef48:	eor	r4, r4, r1
   1ef4c:	ldr	r5, [sp, #8]
   1ef50:	orr	r1, r7, r5
   1ef54:	ldr	r6, [sp, #4]
   1ef58:	orr	r6, r6, sl
   1ef5c:	ldr	r7, [sp, #44]	; 0x2c
   1ef60:	and	r1, r1, r7
   1ef64:	ldr	r9, [sp, #48]	; 0x30
   1ef68:	and	r6, r6, r9
   1ef6c:	ldr	r7, [sp, #12]
   1ef70:	and	r9, r7, r5
   1ef74:	ldr	r7, [sp, #4]
   1ef78:	and	r7, r7, sl
   1ef7c:	orr	r1, r1, r9
   1ef80:	orr	r6, r6, r7
   1ef84:	adds	r1, lr, r1
   1ef88:	adc	r4, r4, r6
   1ef8c:	adds	r1, r1, r3
   1ef90:	str	r1, [sp, #24]
   1ef94:	adc	r4, r4, r2
   1ef98:	ldr	r3, [sp, #16]
   1ef9c:	eor	r2, r3, r8
   1efa0:	eor	r6, r0, ip
   1efa4:	ldr	r7, [sp, #20]
   1efa8:	and	r2, r2, r7
   1efac:	ldr	r0, [sp, #52]	; 0x34
   1efb0:	and	r6, r6, r0
   1efb4:	eor	r2, r2, r8
   1efb8:	eor	r6, r6, ip
   1efbc:	movw	r3, #15151	; 0x3b2f
   1efc0:	movt	r3, #60493	; 0xec4d
   1efc4:	movw	lr, #64463	; 0xfbcf
   1efc8:	movt	lr, #46528	; 0xb5c0
   1efcc:	ldr	r9, [sp, #328]	; 0x148
   1efd0:	adds	r3, r9, r3
   1efd4:	ldr	r9, [sp, #332]	; 0x14c
   1efd8:	adc	lr, r9, lr
   1efdc:	adds	r3, r3, fp
   1efe0:	ldr	fp, [sp, #28]
   1efe4:	adc	lr, lr, fp
   1efe8:	adds	r2, r2, r3
   1efec:	adc	lr, r6, lr
   1eff0:	mov	fp, r7
   1eff4:	lsr	r9, r7, #14
   1eff8:	orr	r9, r9, r0, lsl #18
   1effc:	lsr	r7, r0, #14
   1f000:	orr	r7, r7, fp, lsl #18
   1f004:	lsr	r3, fp, #18
   1f008:	orr	r3, r3, r0, lsl #14
   1f00c:	lsr	r6, r0, #18
   1f010:	orr	r6, r6, fp, lsl #14
   1f014:	eor	r9, r9, r3
   1f018:	eor	r7, r7, r6
   1f01c:	lsl	r6, r0, #23
   1f020:	orr	r6, r6, fp, lsr #9
   1f024:	lsl	r3, fp, #23
   1f028:	orr	r3, r3, r0, lsr #9
   1f02c:	eor	r3, r3, r9
   1f030:	eor	r6, r6, r7
   1f034:	adds	r3, r2, r3
   1f038:	adc	r6, lr, r6
   1f03c:	ldr	r7, [sp, #44]	; 0x2c
   1f040:	adds	lr, r3, r7
   1f044:	str	lr, [sp, #28]
   1f048:	ldr	r7, [sp, #48]	; 0x30
   1f04c:	adc	fp, r6, r7
   1f050:	str	fp, [sp, #44]	; 0x2c
   1f054:	ldr	r1, [sp, #24]
   1f058:	lsr	r7, r1, #28
   1f05c:	orr	r9, r7, r4, lsl #4
   1f060:	lsr	lr, r4, #28
   1f064:	orr	lr, lr, r1, lsl #4
   1f068:	lsl	r2, r4, #30
   1f06c:	orr	r2, r2, r1, lsr #2
   1f070:	lsl	r7, r1, #30
   1f074:	orr	r7, r7, r4, lsr #2
   1f078:	eor	r7, r7, r9
   1f07c:	eor	lr, lr, r2
   1f080:	lsl	r2, r4, #25
   1f084:	orr	r2, r2, r1, lsr #7
   1f088:	lsl	r9, r1, #25
   1f08c:	orr	r9, r9, r4, lsr #7
   1f090:	eor	r7, r7, r9
   1f094:	eor	lr, lr, r2
   1f098:	ldr	fp, [sp, #12]
   1f09c:	orr	r2, fp, r1
   1f0a0:	ldr	r9, [sp, #4]
   1f0a4:	orr	r9, r9, r4
   1f0a8:	and	r2, r2, r5
   1f0ac:	and	r9, r9, sl
   1f0b0:	and	fp, fp, r1
   1f0b4:	ldr	r1, [sp, #4]
   1f0b8:	and	r1, r1, r4
   1f0bc:	orr	r2, r2, fp
   1f0c0:	orr	r9, r9, r1
   1f0c4:	adds	r2, r7, r2
   1f0c8:	adc	lr, lr, r9
   1f0cc:	adds	r2, r2, r3
   1f0d0:	adc	lr, lr, r6
   1f0d4:	ldr	r3, [sp, #16]
   1f0d8:	ldr	r1, [sp, #20]
   1f0dc:	eor	r6, r3, r1
   1f0e0:	ldr	r9, [sp, #40]	; 0x28
   1f0e4:	mov	r1, r0
   1f0e8:	eor	r7, r9, r0
   1f0ec:	ldr	r5, [sp, #28]
   1f0f0:	and	r6, r6, r5
   1f0f4:	ldr	fp, [sp, #44]	; 0x2c
   1f0f8:	and	r7, r7, fp
   1f0fc:	eor	r6, r6, r3
   1f100:	eor	r7, r7, r9
   1f104:	ldr	r9, [sp, #336]	; 0x150
   1f108:	ldr	r3, [sp, #232]	; 0xe8
   1f10c:	adds	r3, r9, r3
   1f110:	ldr	r9, [sp, #340]	; 0x154
   1f114:	ldr	r0, [sp, #236]	; 0xec
   1f118:	adc	r9, r9, r0
   1f11c:	adds	r8, r3, r8
   1f120:	adc	ip, r9, ip
   1f124:	adds	r6, r6, r8
   1f128:	adc	r7, r7, ip
   1f12c:	lsr	r8, r5, #14
   1f130:	orr	r8, r8, fp, lsl #18
   1f134:	lsr	r3, fp, #14
   1f138:	mov	r0, r5
   1f13c:	orr	r9, r3, r5, lsl #18
   1f140:	lsr	r3, r5, #18
   1f144:	mov	r5, fp
   1f148:	orr	ip, r3, fp, lsl #14
   1f14c:	lsr	r3, fp, #18
   1f150:	orr	r3, r3, r0, lsl #14
   1f154:	eor	r8, r8, ip
   1f158:	eor	r3, r3, r9
   1f15c:	lsl	r9, r5, #23
   1f160:	orr	r9, r9, r0, lsr #9
   1f164:	lsl	ip, r0, #23
   1f168:	mov	r0, r5
   1f16c:	orr	ip, ip, r5, lsr #9
   1f170:	eor	ip, ip, r8
   1f174:	eor	r3, r3, r9
   1f178:	adds	r6, r6, ip
   1f17c:	adc	r7, r7, r3
   1f180:	ldr	r3, [sp, #8]
   1f184:	adds	r8, r6, r3
   1f188:	str	r8, [sp, #32]
   1f18c:	adc	sl, r7, sl
   1f190:	mov	r5, sl
   1f194:	lsr	r8, r2, #28
   1f198:	orr	r9, r8, lr, lsl #4
   1f19c:	lsr	ip, lr, #28
   1f1a0:	orr	ip, ip, r2, lsl #4
   1f1a4:	lsl	r3, lr, #30
   1f1a8:	orr	r3, r3, r2, lsr #2
   1f1ac:	lsl	r8, r2, #30
   1f1b0:	orr	r8, r8, lr, lsr #2
   1f1b4:	eor	r8, r8, r9
   1f1b8:	eor	ip, ip, r3
   1f1bc:	lsl	r3, lr, #25
   1f1c0:	orr	r3, r3, r2, lsr #7
   1f1c4:	lsl	r9, r2, #25
   1f1c8:	orr	r9, r9, lr, lsr #7
   1f1cc:	eor	r8, r8, r9
   1f1d0:	eor	ip, ip, r3
   1f1d4:	ldr	sl, [sp, #24]
   1f1d8:	orr	r3, sl, r2
   1f1dc:	orr	r9, r4, lr
   1f1e0:	ldr	fp, [sp, #12]
   1f1e4:	and	r3, r3, fp
   1f1e8:	ldr	fp, [sp, #4]
   1f1ec:	and	r9, r9, fp
   1f1f0:	and	fp, sl, r2
   1f1f4:	and	sl, r4, lr
   1f1f8:	orr	r3, r3, fp
   1f1fc:	orr	r9, r9, sl
   1f200:	adds	r3, r8, r3
   1f204:	adc	r9, ip, r9
   1f208:	adds	sl, r3, r6
   1f20c:	str	sl, [sp, #36]	; 0x24
   1f210:	adc	r7, r9, r7
   1f214:	ldr	sl, [sp, #20]
   1f218:	ldr	ip, [sp, #28]
   1f21c:	eor	ip, sl, ip
   1f220:	eor	r8, r1, r0
   1f224:	ldr	fp, [sp, #32]
   1f228:	and	ip, ip, fp
   1f22c:	and	r8, r8, r5
   1f230:	eor	ip, ip, sl
   1f234:	eor	r8, r8, r1
   1f238:	ldr	r6, [sp, #344]	; 0x158
   1f23c:	ldr	r0, [sp, #240]	; 0xf0
   1f240:	adds	r9, r6, r0
   1f244:	ldr	r6, [sp, #348]	; 0x15c
   1f248:	ldr	r0, [sp, #244]	; 0xf4
   1f24c:	adc	sl, r6, r0
   1f250:	ldr	r3, [sp, #16]
   1f254:	adds	r9, r9, r3
   1f258:	ldr	r3, [sp, #40]	; 0x28
   1f25c:	adc	sl, sl, r3
   1f260:	adds	ip, ip, r9
   1f264:	adc	sl, r8, sl
   1f268:	ldr	r1, [sp, #32]
   1f26c:	lsr	fp, r1, #14
   1f270:	orr	fp, fp, r5, lsl #18
   1f274:	mov	r6, r5
   1f278:	lsr	r3, r5, #14
   1f27c:	orr	r8, r3, r1, lsl #18
   1f280:	lsr	r9, r1, #18
   1f284:	orr	r9, r9, r5, lsl #14
   1f288:	lsr	r3, r5, #18
   1f28c:	orr	r3, r3, r1, lsl #14
   1f290:	eor	fp, fp, r9
   1f294:	eor	r3, r3, r8
   1f298:	lsl	r8, r5, #23
   1f29c:	orr	r8, r8, r1, lsr #9
   1f2a0:	lsl	r9, r1, #23
   1f2a4:	orr	r9, r9, r5, lsr #9
   1f2a8:	eor	r9, r9, fp
   1f2ac:	eor	r3, r3, r8
   1f2b0:	adds	ip, ip, r9
   1f2b4:	adc	r8, sl, r3
   1f2b8:	ldr	fp, [sp, #12]
   1f2bc:	adds	r3, fp, ip
   1f2c0:	str	r3, [sp, #48]	; 0x30
   1f2c4:	ldr	r3, [sp, #4]
   1f2c8:	adc	r5, r3, r8
   1f2cc:	str	r5, [sp, #12]
   1f2d0:	ldr	sl, [sp, #36]	; 0x24
   1f2d4:	lsr	r5, sl, #28
   1f2d8:	orr	r9, r5, r7, lsl #4
   1f2dc:	lsr	r3, r7, #28
   1f2e0:	orr	r0, r3, sl, lsl #4
   1f2e4:	lsl	r3, r7, #30
   1f2e8:	orr	r3, r3, sl, lsr #2
   1f2ec:	lsl	r5, sl, #30
   1f2f0:	orr	r5, r5, r7, lsr #2
   1f2f4:	eor	r5, r5, r9
   1f2f8:	eor	r3, r3, r0
   1f2fc:	lsl	r0, r7, #25
   1f300:	orr	r0, r0, sl, lsr #7
   1f304:	lsl	r9, sl, #25
   1f308:	orr	r9, r9, r7, lsr #7
   1f30c:	eor	r5, r5, r9
   1f310:	eor	r3, r3, r0
   1f314:	orr	r0, r2, sl
   1f318:	orr	r9, lr, r7
   1f31c:	ldr	fp, [sp, #24]
   1f320:	and	r0, r0, fp
   1f324:	and	r9, r9, r4
   1f328:	and	fp, r2, sl
   1f32c:	and	sl, lr, r7
   1f330:	orr	r0, r0, fp
   1f334:	orr	r9, r9, sl
   1f338:	adds	r5, r5, r0
   1f33c:	adc	r3, r3, r9
   1f340:	adds	r5, r5, ip
   1f344:	adc	r3, r3, r8
   1f348:	ldr	r0, [sp, #28]
   1f34c:	eor	ip, r0, r1
   1f350:	ldr	r9, [sp, #44]	; 0x2c
   1f354:	str	r6, [sp, #40]	; 0x28
   1f358:	eor	r8, r9, r6
   1f35c:	ldr	r6, [sp, #48]	; 0x30
   1f360:	and	ip, ip, r6
   1f364:	ldr	fp, [sp, #12]
   1f368:	and	r8, r8, fp
   1f36c:	eor	ip, ip, r0
   1f370:	eor	r8, r8, r9
   1f374:	movw	sl, #53273	; 0xd019
   1f378:	movt	sl, #46597	; 0xb605
   1f37c:	movw	r9, #4593	; 0x11f1
   1f380:	movt	r9, #23025	; 0x59f1
   1f384:	ldr	r0, [sp, #352]	; 0x160
   1f388:	adds	sl, r0, sl
   1f38c:	ldr	r0, [sp, #356]	; 0x164
   1f390:	adc	r9, r0, r9
   1f394:	ldr	r1, [sp, #20]
   1f398:	adds	r0, sl, r1
   1f39c:	ldr	r1, [sp, #52]	; 0x34
   1f3a0:	adc	r9, r9, r1
   1f3a4:	adds	r0, ip, r0
   1f3a8:	adc	r8, r8, r9
   1f3ac:	lsr	fp, r6, #14
   1f3b0:	ldr	r1, [sp, #12]
   1f3b4:	orr	fp, fp, r1, lsl #18
   1f3b8:	lsr	sl, r1, #14
   1f3bc:	orr	sl, sl, r6, lsl #18
   1f3c0:	lsr	ip, r6, #18
   1f3c4:	orr	ip, ip, r1, lsl #14
   1f3c8:	lsr	r9, r1, #18
   1f3cc:	orr	r9, r9, r6, lsl #14
   1f3d0:	eor	fp, fp, ip
   1f3d4:	eor	sl, sl, r9
   1f3d8:	lsl	r9, r1, #23
   1f3dc:	orr	r9, r9, r6, lsr #9
   1f3e0:	lsl	ip, r6, #23
   1f3e4:	orr	ip, ip, r1, lsr #9
   1f3e8:	eor	ip, ip, fp
   1f3ec:	eor	r9, r9, sl
   1f3f0:	adds	ip, r0, ip
   1f3f4:	adc	r9, r8, r9
   1f3f8:	ldr	r1, [sp, #24]
   1f3fc:	adds	r8, r1, ip
   1f400:	str	r8, [sp, #8]
   1f404:	adc	r8, r4, r9
   1f408:	str	r8, [sp, #20]
   1f40c:	lsr	r0, r5, #28
   1f410:	orr	r4, r0, r3, lsl #4
   1f414:	lsr	r8, r3, #28
   1f418:	orr	r8, r8, r5, lsl #4
   1f41c:	lsl	r1, r3, #30
   1f420:	orr	r1, r1, r5, lsr #2
   1f424:	lsl	r0, r5, #30
   1f428:	orr	r0, r0, r3, lsr #2
   1f42c:	eor	r0, r0, r4
   1f430:	eor	r8, r8, r1
   1f434:	lsl	r1, r3, #25
   1f438:	orr	r1, r1, r5, lsr #7
   1f43c:	lsl	r4, r5, #25
   1f440:	orr	r4, r4, r3, lsr #7
   1f444:	eor	r0, r0, r4
   1f448:	eor	r8, r8, r1
   1f44c:	ldr	sl, [sp, #36]	; 0x24
   1f450:	orr	r1, sl, r5
   1f454:	orr	r4, r7, r3
   1f458:	and	r1, r1, r2
   1f45c:	and	r4, r4, lr
   1f460:	and	fp, sl, r5
   1f464:	and	sl, r7, r3
   1f468:	orr	r1, r1, fp
   1f46c:	orr	r4, r4, sl
   1f470:	adds	r0, r0, r1
   1f474:	adc	r8, r8, r4
   1f478:	adds	r0, r0, ip
   1f47c:	adc	sl, r8, r9
   1f480:	str	sl, [sp, #24]
   1f484:	ldr	sl, [sp, #32]
   1f488:	eor	ip, sl, r6
   1f48c:	ldr	fp, [sp, #40]	; 0x28
   1f490:	ldr	r1, [sp, #12]
   1f494:	eor	r9, fp, r1
   1f498:	ldr	r4, [sp, #8]
   1f49c:	and	ip, ip, r4
   1f4a0:	ldr	r8, [sp, #20]
   1f4a4:	and	r9, r9, r8
   1f4a8:	eor	ip, ip, sl
   1f4ac:	eor	r9, r9, fp
   1f4b0:	movw	sl, #20379	; 0x4f9b
   1f4b4:	movt	sl, #44825	; 0xaf19
   1f4b8:	movw	fp, #33444	; 0x82a4
   1f4bc:	movt	fp, #37439	; 0x923f
   1f4c0:	ldr	r4, [sp, #360]	; 0x168
   1f4c4:	adds	sl, r4, sl
   1f4c8:	ldr	r4, [sp, #364]	; 0x16c
   1f4cc:	adc	fp, r4, fp
   1f4d0:	ldr	r1, [sp, #28]
   1f4d4:	adds	r1, sl, r1
   1f4d8:	ldr	r4, [sp, #44]	; 0x2c
   1f4dc:	adc	r4, fp, r4
   1f4e0:	adds	sl, ip, r1
   1f4e4:	adc	fp, r9, r4
   1f4e8:	ldr	r1, [sp, #8]
   1f4ec:	lsr	ip, r1, #14
   1f4f0:	orr	ip, ip, r8, lsl #18
   1f4f4:	lsr	r4, r8, #14
   1f4f8:	orr	r9, r4, r1, lsl #18
   1f4fc:	lsr	r1, r1, #18
   1f500:	orr	r1, r1, r8, lsl #14
   1f504:	lsr	r4, r8, #18
   1f508:	ldr	r8, [sp, #8]
   1f50c:	orr	r4, r4, r8, lsl #14
   1f510:	eor	ip, ip, r1
   1f514:	eor	r4, r4, r9
   1f518:	ldr	r8, [sp, #20]
   1f51c:	lsl	r9, r8, #23
   1f520:	ldr	r1, [sp, #8]
   1f524:	orr	r9, r9, r1, lsr #9
   1f528:	lsl	r1, r1, #23
   1f52c:	ldr	r8, [sp, #20]
   1f530:	orr	r1, r1, r8, lsr #9
   1f534:	eor	r1, r1, ip
   1f538:	eor	r4, r4, r9
   1f53c:	adds	ip, sl, r1
   1f540:	adc	r9, fp, r4
   1f544:	adds	r4, r2, ip
   1f548:	str	r4, [sp, #16]
   1f54c:	adc	lr, lr, r9
   1f550:	str	lr, [sp, #4]
   1f554:	lsr	r1, r0, #28
   1f558:	ldr	sl, [sp, #24]
   1f55c:	orr	r4, r1, sl, lsl #4
   1f560:	lsr	lr, sl, #28
   1f564:	orr	lr, lr, r0, lsl #4
   1f568:	lsl	r2, sl, #30
   1f56c:	orr	r2, r2, r0, lsr #2
   1f570:	lsl	r1, r0, #30
   1f574:	orr	r1, r1, sl, lsr #2
   1f578:	eor	r1, r1, r4
   1f57c:	eor	lr, lr, r2
   1f580:	lsl	r4, sl, #25
   1f584:	orr	r4, r4, r0, lsr #7
   1f588:	lsl	r2, r0, #25
   1f58c:	orr	r2, r2, sl, lsr #7
   1f590:	eor	r1, r1, r2
   1f594:	eor	lr, lr, r4
   1f598:	orr	r2, r5, r0
   1f59c:	orr	r4, r3, sl
   1f5a0:	ldr	fp, [sp, #36]	; 0x24
   1f5a4:	and	r2, r2, fp
   1f5a8:	and	r4, r4, r7
   1f5ac:	and	fp, r5, r0
   1f5b0:	and	sl, r3, sl
   1f5b4:	orr	r2, r2, fp
   1f5b8:	orr	r4, r4, sl
   1f5bc:	adds	r1, r1, r2
   1f5c0:	adc	r4, lr, r4
   1f5c4:	adds	r1, r1, ip
   1f5c8:	adc	r4, r4, r9
   1f5cc:	ldr	r9, [sp, #8]
   1f5d0:	eor	ip, r6, r9
   1f5d4:	ldr	lr, [sp, #12]
   1f5d8:	eor	sl, lr, r8
   1f5dc:	ldr	r2, [sp, #16]
   1f5e0:	and	ip, ip, r2
   1f5e4:	ldr	r9, [sp, #4]
   1f5e8:	and	sl, sl, r9
   1f5ec:	eor	ip, ip, r6
   1f5f0:	eor	sl, sl, lr
   1f5f4:	ldr	lr, [sp, #368]	; 0x170
   1f5f8:	ldr	r6, [sp, #248]	; 0xf8
   1f5fc:	adds	r9, lr, r6
   1f600:	ldr	lr, [sp, #372]	; 0x174
   1f604:	ldr	r6, [sp, #252]	; 0xfc
   1f608:	adc	lr, lr, r6
   1f60c:	ldr	r2, [sp, #32]
   1f610:	adds	r9, r9, r2
   1f614:	ldr	fp, [sp, #40]	; 0x28
   1f618:	adc	lr, lr, fp
   1f61c:	adds	r9, ip, r9
   1f620:	adc	sl, sl, lr
   1f624:	ldr	r6, [sp, #16]
   1f628:	lsr	ip, r6, #14
   1f62c:	ldr	fp, [sp, #4]
   1f630:	orr	ip, ip, fp, lsl #18
   1f634:	lsr	lr, fp, #14
   1f638:	orr	fp, lr, r6, lsl #18
   1f63c:	lsr	r2, r6, #18
   1f640:	ldr	lr, [sp, #4]
   1f644:	orr	r2, r2, lr, lsl #14
   1f648:	lsr	lr, lr, #18
   1f64c:	orr	lr, lr, r6, lsl #14
   1f650:	eor	ip, ip, r2
   1f654:	eor	lr, lr, fp
   1f658:	ldr	fp, [sp, #4]
   1f65c:	lsl	fp, fp, #23
   1f660:	orr	fp, fp, r6, lsr #9
   1f664:	lsl	r2, r6, #23
   1f668:	ldr	r6, [sp, #4]
   1f66c:	orr	r2, r2, r6, lsr #9
   1f670:	eor	r2, r2, ip
   1f674:	eor	lr, lr, fp
   1f678:	adds	ip, r9, r2
   1f67c:	adc	sl, sl, lr
   1f680:	ldr	r2, [sp, #36]	; 0x24
   1f684:	adds	fp, r2, ip
   1f688:	str	fp, [sp, #44]	; 0x2c
   1f68c:	adc	r7, r7, sl
   1f690:	str	r7, [sp, #28]
   1f694:	lsr	r6, r1, #28
   1f698:	orr	r7, r6, r4, lsl #4
   1f69c:	lsr	lr, r4, #28
   1f6a0:	orr	lr, lr, r1, lsl #4
   1f6a4:	lsl	r2, r4, #30
   1f6a8:	orr	r2, r2, r1, lsr #2
   1f6ac:	lsl	r6, r1, #30
   1f6b0:	orr	r6, r6, r4, lsr #2
   1f6b4:	eor	r6, r6, r7
   1f6b8:	eor	lr, lr, r2
   1f6bc:	lsl	r2, r4, #25
   1f6c0:	orr	r2, r2, r1, lsr #7
   1f6c4:	lsl	r7, r1, #25
   1f6c8:	orr	r7, r7, r4, lsr #7
   1f6cc:	eor	r6, r6, r7
   1f6d0:	eor	lr, lr, r2
   1f6d4:	orr	r2, r0, r1
   1f6d8:	ldr	r9, [sp, #24]
   1f6dc:	orr	r7, r9, r4
   1f6e0:	and	r2, r2, r5
   1f6e4:	and	r7, r7, r3
   1f6e8:	and	fp, r0, r1
   1f6ec:	and	r9, r9, r4
   1f6f0:	orr	r2, r2, fp
   1f6f4:	orr	r7, r7, r9
   1f6f8:	adds	r2, r6, r2
   1f6fc:	adc	lr, lr, r7
   1f700:	adds	r2, r2, ip
   1f704:	adc	sl, lr, sl
   1f708:	str	sl, [sp, #32]
   1f70c:	ldr	r9, [sp, #8]
   1f710:	ldr	r7, [sp, #16]
   1f714:	eor	r6, r9, r7
   1f718:	ldr	fp, [sp, #4]
   1f71c:	eor	r7, r8, fp
   1f720:	ldr	fp, [sp, #44]	; 0x2c
   1f724:	and	r6, r6, fp
   1f728:	ldr	sl, [sp, #28]
   1f72c:	and	r7, r7, sl
   1f730:	eor	r6, r6, r9
   1f734:	eor	r7, r7, r8
   1f738:	ldr	lr, [sp, #376]	; 0x178
   1f73c:	ldr	r9, [sp, #256]	; 0x100
   1f740:	adds	r9, lr, r9
   1f744:	ldr	lr, [sp, #380]	; 0x17c
   1f748:	ldr	sl, [sp, #260]	; 0x104
   1f74c:	adc	sl, lr, sl
   1f750:	ldr	ip, [sp, #48]	; 0x30
   1f754:	adds	r9, r9, ip
   1f758:	ldr	ip, [sp, #12]
   1f75c:	adc	sl, sl, ip
   1f760:	adds	r9, r6, r9
   1f764:	adc	sl, r7, sl
   1f768:	mov	ip, fp
   1f76c:	lsr	r6, fp, #14
   1f770:	ldr	lr, [sp, #28]
   1f774:	orr	r6, r6, lr, lsl #18
   1f778:	lsr	r7, lr, #14
   1f77c:	mov	r8, fp
   1f780:	orr	fp, r7, fp, lsl #18
   1f784:	lsr	ip, ip, #18
   1f788:	orr	ip, ip, lr, lsl #14
   1f78c:	lsr	r7, lr, #18
   1f790:	orr	r7, r7, r8, lsl #14
   1f794:	eor	r6, r6, ip
   1f798:	eor	r7, r7, fp
   1f79c:	lsl	fp, lr, #23
   1f7a0:	orr	fp, fp, r8, lsr #9
   1f7a4:	lsl	ip, r8, #23
   1f7a8:	orr	ip, ip, lr, lsr #9
   1f7ac:	eor	r6, r6, ip
   1f7b0:	eor	r7, r7, fp
   1f7b4:	adds	r6, r9, r6
   1f7b8:	adc	r7, sl, r7
   1f7bc:	adds	r5, r5, r6
   1f7c0:	str	r5, [sp, #48]	; 0x30
   1f7c4:	adc	r3, r3, r7
   1f7c8:	str	r3, [sp, #12]
   1f7cc:	lsr	r5, r2, #28
   1f7d0:	ldr	sl, [sp, #32]
   1f7d4:	orr	r9, r5, sl, lsl #4
   1f7d8:	lsr	ip, sl, #28
   1f7dc:	orr	ip, ip, r2, lsl #4
   1f7e0:	lsl	r3, sl, #30
   1f7e4:	orr	r3, r3, r2, lsr #2
   1f7e8:	lsl	r5, r2, #30
   1f7ec:	orr	r5, r5, sl, lsr #2
   1f7f0:	eor	r5, r5, r9
   1f7f4:	eor	ip, ip, r3
   1f7f8:	lsl	r3, sl, #25
   1f7fc:	orr	r3, r3, r2, lsr #7
   1f800:	lsl	r9, r2, #25
   1f804:	orr	r9, r9, sl, lsr #7
   1f808:	eor	r5, r5, r9
   1f80c:	eor	ip, ip, r3
   1f810:	orr	r3, r1, r2
   1f814:	orr	r9, r4, sl
   1f818:	and	r3, r3, r0
   1f81c:	ldr	fp, [sp, #24]
   1f820:	and	r9, r9, fp
   1f824:	and	fp, r1, r2
   1f828:	and	sl, r4, sl
   1f82c:	orr	r3, r3, fp
   1f830:	orr	r9, r9, sl
   1f834:	adds	r3, r5, r3
   1f838:	adc	r9, ip, r9
   1f83c:	adds	r6, r3, r6
   1f840:	adc	r7, r9, r7
   1f844:	ldr	ip, [sp, #16]
   1f848:	eor	r3, ip, r8
   1f84c:	ldr	fp, [sp, #4]
   1f850:	eor	r5, fp, lr
   1f854:	ldr	lr, [sp, #48]	; 0x30
   1f858:	and	r3, r3, lr
   1f85c:	ldr	sl, [sp, #12]
   1f860:	and	r5, r5, sl
   1f864:	eor	r3, r3, ip
   1f868:	eor	r5, r5, fp
   1f86c:	ldr	r9, [sp, #384]	; 0x180
   1f870:	ldr	sl, [sp, #264]	; 0x108
   1f874:	adds	ip, r9, sl
   1f878:	ldr	r9, [sp, #388]	; 0x184
   1f87c:	ldr	sl, [sp, #268]	; 0x10c
   1f880:	adc	r9, r9, sl
   1f884:	ldr	r8, [sp, #8]
   1f888:	adds	ip, ip, r8
   1f88c:	ldr	r8, [sp, #20]
   1f890:	adc	r9, r9, r8
   1f894:	adds	r3, r3, ip
   1f898:	adc	r9, r5, r9
   1f89c:	lsr	sl, lr, #14
   1f8a0:	ldr	r8, [sp, #12]
   1f8a4:	orr	sl, sl, r8, lsl #18
   1f8a8:	lsr	r5, r8, #14
   1f8ac:	orr	fp, r5, lr, lsl #18
   1f8b0:	lsr	ip, lr, #18
   1f8b4:	orr	ip, ip, r8, lsl #14
   1f8b8:	lsr	r5, r8, #18
   1f8bc:	orr	r5, r5, lr, lsl #14
   1f8c0:	eor	sl, sl, ip
   1f8c4:	eor	r5, r5, fp
   1f8c8:	lsl	fp, r8, #23
   1f8cc:	orr	fp, fp, lr, lsr #9
   1f8d0:	lsl	ip, lr, #23
   1f8d4:	orr	ip, ip, r8, lsr #9
   1f8d8:	eor	ip, ip, sl
   1f8dc:	eor	r5, r5, fp
   1f8e0:	adds	r3, r3, ip
   1f8e4:	adc	r5, r9, r5
   1f8e8:	adds	r0, r0, r3
   1f8ec:	str	r0, [sp, #36]	; 0x24
   1f8f0:	ldr	r9, [sp, #24]
   1f8f4:	adc	r0, r9, r5
   1f8f8:	str	r0, [sp, #24]
   1f8fc:	lsr	ip, r6, #28
   1f900:	orr	r9, ip, r7, lsl #4
   1f904:	lsr	r8, r7, #28
   1f908:	orr	r8, r8, r6, lsl #4
   1f90c:	lsl	r0, r7, #30
   1f910:	orr	r0, r0, r6, lsr #2
   1f914:	lsl	ip, r6, #30
   1f918:	orr	ip, ip, r7, lsr #2
   1f91c:	eor	ip, ip, r9
   1f920:	eor	r8, r8, r0
   1f924:	lsl	r0, r7, #25
   1f928:	orr	r0, r0, r6, lsr #7
   1f92c:	lsl	r9, r6, #25
   1f930:	orr	r9, r9, r7, lsr #7
   1f934:	eor	ip, ip, r9
   1f938:	eor	r8, r8, r0
   1f93c:	orr	r0, r2, r6
   1f940:	ldr	sl, [sp, #32]
   1f944:	orr	r9, sl, r7
   1f948:	and	r0, r0, r1
   1f94c:	and	r9, r9, r4
   1f950:	and	fp, r2, r6
   1f954:	and	sl, sl, r7
   1f958:	orr	r0, r0, fp
   1f95c:	orr	r9, r9, sl
   1f960:	adds	r0, ip, r0
   1f964:	adc	r9, r8, r9
   1f968:	adds	sl, r0, r3
   1f96c:	str	sl, [sp, #40]	; 0x28
   1f970:	adc	r5, r9, r5
   1f974:	ldr	r9, [sp, #44]	; 0x2c
   1f978:	eor	r0, r9, lr
   1f97c:	ldr	ip, [sp, #28]
   1f980:	mov	r8, ip
   1f984:	ldr	lr, [sp, #12]
   1f988:	eor	r8, r8, lr
   1f98c:	ldr	lr, [sp, #36]	; 0x24
   1f990:	and	r0, r0, lr
   1f994:	ldr	sl, [sp, #24]
   1f998:	and	r8, r8, sl
   1f99c:	eor	r0, r0, r9
   1f9a0:	eor	r8, r8, ip
   1f9a4:	ldr	r3, [sp, #392]	; 0x188
   1f9a8:	ldr	r9, [sp, #272]	; 0x110
   1f9ac:	adds	ip, r3, r9
   1f9b0:	ldr	r3, [sp, #396]	; 0x18c
   1f9b4:	ldr	r9, [sp, #276]	; 0x114
   1f9b8:	adc	r9, r3, r9
   1f9bc:	ldr	sl, [sp, #16]
   1f9c0:	adds	ip, ip, sl
   1f9c4:	ldr	fp, [sp, #4]
   1f9c8:	adc	r9, r9, fp
   1f9cc:	adds	r0, r0, ip
   1f9d0:	adc	r9, r8, r9
   1f9d4:	ldr	lr, [sp, #36]	; 0x24
   1f9d8:	lsr	sl, lr, #14
   1f9dc:	ldr	r3, [sp, #24]
   1f9e0:	orr	sl, sl, r3, lsl #18
   1f9e4:	lsr	r8, r3, #14
   1f9e8:	orr	fp, r8, lr, lsl #18
   1f9ec:	lsr	ip, lr, #18
   1f9f0:	orr	ip, ip, r3, lsl #14
   1f9f4:	lsr	r8, r3, #18
   1f9f8:	orr	r8, r8, lr, lsl #14
   1f9fc:	eor	sl, sl, ip
   1fa00:	eor	r8, r8, fp
   1fa04:	lsl	fp, r3, #23
   1fa08:	orr	fp, fp, lr, lsr #9
   1fa0c:	lsl	ip, lr, #23
   1fa10:	orr	ip, ip, r3, lsr #9
   1fa14:	eor	ip, ip, sl
   1fa18:	eor	r8, r8, fp
   1fa1c:	adds	r0, r0, ip
   1fa20:	adc	r8, r9, r8
   1fa24:	adds	r1, r1, r0
   1fa28:	str	r1, [sp, #52]	; 0x34
   1fa2c:	adc	r1, r4, r8
   1fa30:	str	r1, [sp, #16]
   1fa34:	ldr	sl, [sp, #40]	; 0x28
   1fa38:	lsr	ip, sl, #28
   1fa3c:	orr	r9, ip, r5, lsl #4
   1fa40:	lsr	r4, r5, #28
   1fa44:	orr	r4, r4, sl, lsl #4
   1fa48:	lsl	r1, r5, #30
   1fa4c:	orr	r1, r1, sl, lsr #2
   1fa50:	lsl	ip, sl, #30
   1fa54:	orr	ip, ip, r5, lsr #2
   1fa58:	eor	ip, ip, r9
   1fa5c:	eor	r4, r4, r1
   1fa60:	lsl	r1, r5, #25
   1fa64:	orr	r1, r1, sl, lsr #7
   1fa68:	lsl	r9, sl, #25
   1fa6c:	orr	r9, r9, r5, lsr #7
   1fa70:	eor	ip, ip, r9
   1fa74:	eor	r4, r4, r1
   1fa78:	orr	r1, r6, sl
   1fa7c:	orr	r9, r7, r5
   1fa80:	and	r1, r1, r2
   1fa84:	ldr	fp, [sp, #32]
   1fa88:	and	r9, r9, fp
   1fa8c:	and	fp, r6, sl
   1fa90:	and	sl, r7, r5
   1fa94:	orr	r1, r1, fp
   1fa98:	orr	r9, r9, sl
   1fa9c:	adds	r1, ip, r1
   1faa0:	adc	r9, r4, r9
   1faa4:	adds	r0, r1, r0
   1faa8:	adc	r8, r9, r8
   1faac:	ldr	r4, [sp, #48]	; 0x30
   1fab0:	eor	r1, r4, lr
   1fab4:	ldr	fp, [sp, #12]
   1fab8:	eor	ip, fp, r3
   1fabc:	ldr	r3, [sp, #52]	; 0x34
   1fac0:	and	r1, r1, r3
   1fac4:	ldr	r9, [sp, #16]
   1fac8:	and	ip, ip, r9
   1facc:	eor	r1, r1, r4
   1fad0:	eor	ip, ip, fp
   1fad4:	movw	r4, #46306	; 0xb4e2
   1fad8:	movt	r4, #54783	; 0xd5ff
   1fadc:	movw	r9, #32195	; 0x7dc3
   1fae0:	movt	r9, #21772	; 0x550c
   1fae4:	ldr	sl, [sp, #400]	; 0x190
   1fae8:	adds	r4, sl, r4
   1faec:	ldr	sl, [sp, #404]	; 0x194
   1faf0:	adc	r9, sl, r9
   1faf4:	ldr	sl, [sp, #44]	; 0x2c
   1faf8:	adds	r4, r4, sl
   1fafc:	ldr	lr, [sp, #28]
   1fb00:	adc	r9, r9, lr
   1fb04:	adds	r1, r1, r4
   1fb08:	adc	ip, ip, r9
   1fb0c:	lsr	sl, r3, #14
   1fb10:	ldr	lr, [sp, #16]
   1fb14:	orr	sl, sl, lr, lsl #18
   1fb18:	lsr	r4, lr, #14
   1fb1c:	orr	fp, r4, r3, lsl #18
   1fb20:	lsr	r9, r3, #18
   1fb24:	orr	r9, r9, lr, lsl #14
   1fb28:	lsr	r4, lr, #18
   1fb2c:	orr	r4, r4, r3, lsl #14
   1fb30:	eor	sl, sl, r9
   1fb34:	eor	r4, r4, fp
   1fb38:	lsl	fp, lr, #23
   1fb3c:	orr	fp, fp, r3, lsr #9
   1fb40:	lsl	r9, r3, #23
   1fb44:	orr	r9, r9, lr, lsr #9
   1fb48:	eor	r9, r9, sl
   1fb4c:	eor	r4, r4, fp
   1fb50:	adds	r1, r1, r9
   1fb54:	adc	ip, ip, r4
   1fb58:	adds	r9, r2, r1
   1fb5c:	str	r9, [sp, #4]
   1fb60:	ldr	r2, [sp, #32]
   1fb64:	adc	r2, r2, ip
   1fb68:	str	r2, [sp, #20]
   1fb6c:	lsr	r4, r0, #28
   1fb70:	orr	r9, r4, r8, lsl #4
   1fb74:	lsr	lr, r8, #28
   1fb78:	orr	lr, lr, r0, lsl #4
   1fb7c:	lsl	r2, r8, #30
   1fb80:	orr	r2, r2, r0, lsr #2
   1fb84:	lsl	r4, r0, #30
   1fb88:	orr	r4, r4, r8, lsr #2
   1fb8c:	eor	r4, r4, r9
   1fb90:	eor	lr, lr, r2
   1fb94:	lsl	r2, r8, #25
   1fb98:	orr	r2, r2, r0, lsr #7
   1fb9c:	lsl	r9, r0, #25
   1fba0:	orr	r9, r9, r8, lsr #7
   1fba4:	eor	r4, r4, r9
   1fba8:	eor	lr, lr, r2
   1fbac:	ldr	sl, [sp, #40]	; 0x28
   1fbb0:	orr	r2, sl, r0
   1fbb4:	orr	r9, r5, r8
   1fbb8:	and	r2, r2, r6
   1fbbc:	and	r9, r9, r7
   1fbc0:	and	fp, sl, r0
   1fbc4:	and	sl, r5, r8
   1fbc8:	orr	r2, r2, fp
   1fbcc:	orr	r9, r9, sl
   1fbd0:	adds	r2, r4, r2
   1fbd4:	adc	lr, lr, r9
   1fbd8:	adds	r2, r2, r1
   1fbdc:	str	r2, [sp, #28]
   1fbe0:	adc	lr, lr, ip
   1fbe4:	ldr	r1, [sp, #36]	; 0x24
   1fbe8:	eor	ip, r1, r3
   1fbec:	ldr	sl, [sp, #24]
   1fbf0:	ldr	r9, [sp, #16]
   1fbf4:	eor	r9, sl, r9
   1fbf8:	ldr	fp, [sp, #4]
   1fbfc:	and	ip, ip, fp
   1fc00:	ldr	r2, [sp, #20]
   1fc04:	and	r9, r9, r2
   1fc08:	eor	fp, ip, r1
   1fc0c:	eor	r9, r9, sl
   1fc10:	movw	r1, #35183	; 0x896f
   1fc14:	movt	r1, #62075	; 0xf27b
   1fc18:	movw	sl, #23924	; 0x5d74
   1fc1c:	movt	sl, #29374	; 0x72be
   1fc20:	ldr	ip, [sp, #408]	; 0x198
   1fc24:	adds	r1, ip, r1
   1fc28:	ldr	ip, [sp, #412]	; 0x19c
   1fc2c:	adc	sl, ip, sl
   1fc30:	ldr	r4, [sp, #48]	; 0x30
   1fc34:	adds	r1, r1, r4
   1fc38:	ldr	ip, [sp, #12]
   1fc3c:	adc	r4, sl, ip
   1fc40:	adds	ip, fp, r1
   1fc44:	adc	sl, r9, r4
   1fc48:	ldr	r1, [sp, #4]
   1fc4c:	lsr	fp, r1, #14
   1fc50:	orr	fp, fp, r2, lsl #18
   1fc54:	lsr	r4, r2, #14
   1fc58:	orr	r9, r4, r1, lsl #18
   1fc5c:	lsr	r1, r1, #18
   1fc60:	orr	r1, r1, r2, lsl #14
   1fc64:	lsr	r4, r2, #18
   1fc68:	ldr	r2, [sp, #4]
   1fc6c:	orr	r4, r4, r2, lsl #14
   1fc70:	eor	fp, fp, r1
   1fc74:	eor	r4, r4, r9
   1fc78:	ldr	r2, [sp, #20]
   1fc7c:	lsl	r9, r2, #23
   1fc80:	ldr	r1, [sp, #4]
   1fc84:	orr	r9, r9, r1, lsr #9
   1fc88:	lsl	r1, r1, #23
   1fc8c:	ldr	r2, [sp, #20]
   1fc90:	orr	r1, r1, r2, lsr #9
   1fc94:	eor	r1, r1, fp
   1fc98:	eor	r9, r9, r4
   1fc9c:	adds	r1, ip, r1
   1fca0:	adc	r9, sl, r9
   1fca4:	adds	r4, r6, r1
   1fca8:	str	r4, [sp, #32]
   1fcac:	adc	r6, r7, r9
   1fcb0:	str	r6, [sp, #8]
   1fcb4:	ldr	r2, [sp, #28]
   1fcb8:	lsr	r6, r2, #28
   1fcbc:	orr	r7, r6, lr, lsl #4
   1fcc0:	lsr	r4, lr, #28
   1fcc4:	orr	r4, r4, r2, lsl #4
   1fcc8:	lsl	ip, lr, #30
   1fccc:	orr	ip, ip, r2, lsr #2
   1fcd0:	lsl	r6, r2, #30
   1fcd4:	orr	r6, r6, lr, lsr #2
   1fcd8:	eor	r6, r6, r7
   1fcdc:	eor	r4, r4, ip
   1fce0:	lsl	ip, lr, #25
   1fce4:	orr	ip, ip, r2, lsr #7
   1fce8:	lsl	r7, r2, #25
   1fcec:	orr	r7, r7, lr, lsr #7
   1fcf0:	eor	r6, r6, r7
   1fcf4:	eor	r4, r4, ip
   1fcf8:	orr	ip, r0, r2
   1fcfc:	orr	r7, r8, lr
   1fd00:	ldr	sl, [sp, #40]	; 0x28
   1fd04:	and	ip, ip, sl
   1fd08:	and	r7, r7, r5
   1fd0c:	and	fp, r0, r2
   1fd10:	and	sl, r8, lr
   1fd14:	orr	ip, ip, fp
   1fd18:	orr	r7, r7, sl
   1fd1c:	adds	ip, r6, ip
   1fd20:	adc	r7, r4, r7
   1fd24:	adds	fp, ip, r1
   1fd28:	adc	r7, r7, r9
   1fd2c:	str	r7, [sp, #44]	; 0x2c
   1fd30:	ldr	r2, [sp, #4]
   1fd34:	eor	r1, r3, r2
   1fd38:	ldr	ip, [sp, #16]
   1fd3c:	ldr	r2, [sp, #20]
   1fd40:	eor	r4, ip, r2
   1fd44:	ldr	r7, [sp, #32]
   1fd48:	and	r1, r1, r7
   1fd4c:	ldr	r6, [sp, #8]
   1fd50:	and	r4, r4, r6
   1fd54:	eor	r1, r1, r3
   1fd58:	eor	r4, r4, ip
   1fd5c:	ldr	r6, [sp, #416]	; 0x1a0
   1fd60:	ldr	r9, [sp, #280]	; 0x118
   1fd64:	adds	ip, r6, r9
   1fd68:	ldr	r6, [sp, #420]	; 0x1a4
   1fd6c:	ldr	r9, [sp, #284]	; 0x11c
   1fd70:	adc	r6, r6, r9
   1fd74:	ldr	r9, [sp, #36]	; 0x24
   1fd78:	adds	ip, ip, r9
   1fd7c:	ldr	sl, [sp, #24]
   1fd80:	adc	r6, r6, sl
   1fd84:	adds	ip, r1, ip
   1fd88:	adc	r6, r4, r6
   1fd8c:	mov	r3, r7
   1fd90:	lsr	r7, r7, #14
   1fd94:	ldr	r1, [sp, #8]
   1fd98:	orr	sl, r7, r1, lsl #18
   1fd9c:	lsr	r4, r1, #14
   1fda0:	orr	r9, r4, r3, lsl #18
   1fda4:	lsr	r7, r3, #18
   1fda8:	mov	r4, r1
   1fdac:	orr	r1, r7, r1, lsl #14
   1fdb0:	lsr	r4, r4, #18
   1fdb4:	orr	r4, r4, r3, lsl #14
   1fdb8:	eor	r7, sl, r1
   1fdbc:	eor	r4, r4, r9
   1fdc0:	ldr	r9, [sp, #8]
   1fdc4:	lsl	r9, r9, #23
   1fdc8:	orr	r9, r9, r3, lsr #9
   1fdcc:	lsl	r1, r3, #23
   1fdd0:	ldr	sl, [sp, #8]
   1fdd4:	orr	r1, r1, sl, lsr #9
   1fdd8:	eor	r1, r1, r7
   1fddc:	eor	r4, r4, r9
   1fde0:	adds	r1, ip, r1
   1fde4:	adc	r4, r6, r4
   1fde8:	ldr	sl, [sp, #40]	; 0x28
   1fdec:	adds	r6, sl, r1
   1fdf0:	str	r6, [sp, #48]	; 0x30
   1fdf4:	adc	r9, r5, r4
   1fdf8:	str	r9, [sp, #24]
   1fdfc:	lsr	r3, fp, #28
   1fe00:	ldr	r7, [sp, #44]	; 0x2c
   1fe04:	orr	r6, r3, r7, lsl #4
   1fe08:	lsr	ip, r7, #28
   1fe0c:	orr	r5, ip, fp, lsl #4
   1fe10:	lsl	ip, r7, #30
   1fe14:	orr	ip, ip, fp, lsr #2
   1fe18:	lsl	r3, fp, #30
   1fe1c:	orr	r3, r3, r7, lsr #2
   1fe20:	eor	r3, r3, r6
   1fe24:	eor	ip, ip, r5
   1fe28:	lsl	r5, r7, #25
   1fe2c:	orr	r5, r5, fp, lsr #7
   1fe30:	lsl	r6, fp, #25
   1fe34:	orr	r6, r6, r7, lsr #7
   1fe38:	eor	r3, r3, r6
   1fe3c:	eor	ip, ip, r5
   1fe40:	ldr	r9, [sp, #28]
   1fe44:	orr	r5, r9, fp
   1fe48:	orr	r6, lr, r7
   1fe4c:	and	r5, r5, r0
   1fe50:	and	r6, r6, r8
   1fe54:	and	r9, r9, fp
   1fe58:	and	r7, lr, r7
   1fe5c:	orr	r5, r5, r9
   1fe60:	orr	r6, r6, r7
   1fe64:	adds	r5, r3, r5
   1fe68:	adc	r6, ip, r6
   1fe6c:	adds	r9, r5, r1
   1fe70:	adc	sl, r6, r4
   1fe74:	ldr	r1, [sp, #4]
   1fe78:	ldr	r4, [sp, #32]
   1fe7c:	eor	r3, r1, r4
   1fe80:	ldr	r4, [sp, #8]
   1fe84:	eor	ip, r2, r4
   1fe88:	ldr	r6, [sp, #48]	; 0x30
   1fe8c:	and	r3, r3, r6
   1fe90:	ldr	r7, [sp, #24]
   1fe94:	and	ip, ip, r7
   1fe98:	eor	r3, r3, r1
   1fe9c:	eor	ip, ip, r2
   1fea0:	ldr	r1, [sp, #424]	; 0x1a8
   1fea4:	ldr	r4, [sp, #288]	; 0x120
   1fea8:	adds	r1, r1, r4
   1feac:	ldr	r4, [sp, #428]	; 0x1ac
   1feb0:	ldr	r5, [sp, #292]	; 0x124
   1feb4:	adc	r4, r4, r5
   1feb8:	ldr	r5, [sp, #52]	; 0x34
   1febc:	adds	r1, r1, r5
   1fec0:	ldr	r5, [sp, #16]
   1fec4:	adc	r4, r4, r5
   1fec8:	adds	r3, r3, r1
   1fecc:	adc	r5, ip, r4
   1fed0:	lsr	r1, r6, #14
   1fed4:	orr	r4, r1, r7, lsl #18
   1fed8:	mov	r2, r7
   1fedc:	lsr	ip, r7, #14
   1fee0:	mov	r7, r6
   1fee4:	orr	r6, ip, r6, lsl #18
   1fee8:	lsr	r1, r7, #18
   1feec:	orr	r1, r1, r2, lsl #14
   1fef0:	lsr	ip, r2, #18
   1fef4:	orr	ip, ip, r7, lsl #14
   1fef8:	eor	r1, r1, r4
   1fefc:	eor	ip, ip, r6
   1ff00:	lsl	r6, r2, #23
   1ff04:	orr	r6, r6, r7, lsr #9
   1ff08:	mov	r2, r7
   1ff0c:	lsl	r4, r7, #23
   1ff10:	ldr	r7, [sp, #24]
   1ff14:	orr	r4, r4, r7, lsr #9
   1ff18:	eor	r1, r1, r4
   1ff1c:	eor	ip, ip, r6
   1ff20:	adds	r1, r3, r1
   1ff24:	adc	ip, r5, ip
   1ff28:	adds	r5, r0, r1
   1ff2c:	str	r5, [sp, #36]	; 0x24
   1ff30:	adc	r0, r8, ip
   1ff34:	str	r0, [sp, #12]
   1ff38:	lsr	r3, r9, #28
   1ff3c:	orr	r5, r3, sl, lsl #4
   1ff40:	lsr	r0, sl, #28
   1ff44:	orr	r4, r0, r9, lsl #4
   1ff48:	lsl	r0, sl, #30
   1ff4c:	orr	r0, r0, r9, lsr #2
   1ff50:	lsl	r3, r9, #30
   1ff54:	orr	r3, r3, sl, lsr #2
   1ff58:	eor	r3, r3, r5
   1ff5c:	eor	r0, r0, r4
   1ff60:	lsl	r4, sl, #25
   1ff64:	orr	r4, r4, r9, lsr #7
   1ff68:	lsl	r5, r9, #25
   1ff6c:	orr	r5, r5, sl, lsr #7
   1ff70:	eor	r3, r3, r5
   1ff74:	eor	r0, r0, r4
   1ff78:	orr	r4, fp, r9
   1ff7c:	ldr	r6, [sp, #44]	; 0x2c
   1ff80:	orr	r5, r6, sl
   1ff84:	ldr	r7, [sp, #28]
   1ff88:	and	r4, r4, r7
   1ff8c:	and	r5, r5, lr
   1ff90:	and	r7, fp, r9
   1ff94:	and	r6, r6, sl
   1ff98:	orr	r4, r4, r7
   1ff9c:	orr	r5, r5, r6
   1ffa0:	adds	r4, r3, r4
   1ffa4:	adc	r5, r0, r5
   1ffa8:	adds	r7, r4, r1
   1ffac:	adc	r8, r5, ip
   1ffb0:	ldr	r3, [sp, #32]
   1ffb4:	eor	r1, r3, r2
   1ffb8:	ldr	ip, [sp, #8]
   1ffbc:	ldr	r0, [sp, #24]
   1ffc0:	eor	r0, ip, r0
   1ffc4:	ldr	r5, [sp, #36]	; 0x24
   1ffc8:	and	r1, r1, r5
   1ffcc:	ldr	r6, [sp, #12]
   1ffd0:	and	r0, r0, r6
   1ffd4:	eor	r1, r1, r3
   1ffd8:	eor	r0, r0, ip
   1ffdc:	ldr	r4, [sp, #432]	; 0x1b0
   1ffe0:	ldr	r3, [sp, #296]	; 0x128
   1ffe4:	adds	r3, r4, r3
   1ffe8:	ldr	r4, [sp, #436]	; 0x1b4
   1ffec:	ldr	ip, [sp, #300]	; 0x12c
   1fff0:	adc	ip, r4, ip
   1fff4:	ldr	r2, [sp, #4]
   1fff8:	adds	r3, r3, r2
   1fffc:	ldr	r2, [sp, #20]
   20000:	adc	ip, ip, r2
   20004:	adds	r1, r1, r3
   20008:	adc	ip, r0, ip
   2000c:	lsr	r4, r5, #14
   20010:	mov	r3, r6
   20014:	orr	r6, r4, r6, lsl #18
   20018:	lsr	r0, r3, #14
   2001c:	mov	r2, r5
   20020:	orr	r5, r0, r5, lsl #18
   20024:	lsr	r4, r2, #18
   20028:	mov	r0, r3
   2002c:	orr	r3, r4, r3, lsl #14
   20030:	lsr	r0, r0, #18
   20034:	orr	r0, r0, r2, lsl #14
   20038:	eor	r4, r6, r3
   2003c:	eor	r0, r0, r5
   20040:	ldr	r6, [sp, #12]
   20044:	lsl	r5, r6, #23
   20048:	orr	r5, r5, r2, lsr #9
   2004c:	lsl	r3, r2, #23
   20050:	orr	r3, r3, r6, lsr #9
   20054:	eor	r3, r3, r4
   20058:	eor	r0, r0, r5
   2005c:	adds	r1, r1, r3
   20060:	adc	r0, ip, r0
   20064:	ldr	r3, [sp, #28]
   20068:	adds	r4, r3, r1
   2006c:	str	r4, [sp, #28]
   20070:	adc	r5, lr, r0
   20074:	str	r5, [sp, #4]
   20078:	lsr	r3, r7, #28
   2007c:	orr	lr, r3, r8, lsl #4
   20080:	lsr	r2, r8, #28
   20084:	orr	ip, r2, r7, lsl #4
   20088:	lsl	r2, r8, #30
   2008c:	orr	r2, r2, r7, lsr #2
   20090:	lsl	r3, r7, #30
   20094:	orr	r3, r3, r8, lsr #2
   20098:	eor	r3, r3, lr
   2009c:	eor	r2, r2, ip
   200a0:	lsl	ip, r8, #25
   200a4:	orr	ip, ip, r7, lsr #7
   200a8:	lsl	lr, r7, #25
   200ac:	orr	lr, lr, r8, lsr #7
   200b0:	eor	r3, r3, lr
   200b4:	eor	r2, r2, ip
   200b8:	orr	ip, r9, r7
   200bc:	orr	lr, sl, r8
   200c0:	and	ip, ip, fp
   200c4:	ldr	r6, [sp, #44]	; 0x2c
   200c8:	and	lr, lr, r6
   200cc:	and	r5, r9, r7
   200d0:	and	r4, sl, r8
   200d4:	orr	ip, ip, r5
   200d8:	orr	lr, lr, r4
   200dc:	adds	ip, r3, ip
   200e0:	adc	lr, r2, lr
   200e4:	adds	r5, ip, r1
   200e8:	adc	r4, lr, r0
   200ec:	str	r4, [sp, #40]	; 0x28
   200f0:	ldr	r0, [sp, #424]	; 0x1a8
   200f4:	lsr	r0, r0, #19
   200f8:	ldr	lr, [sp, #428]	; 0x1ac
   200fc:	orr	r0, r0, lr, lsl #13
   20100:	lsr	r1, lr, #19
   20104:	ldr	lr, [sp, #424]	; 0x1a8
   20108:	orr	r1, r1, lr, lsl #13
   2010c:	ldr	lr, [sp, #428]	; 0x1ac
   20110:	lsl	r2, lr, #3
   20114:	ldr	lr, [sp, #424]	; 0x1a8
   20118:	orr	r2, r2, lr, lsr #29
   2011c:	lsl	r3, lr, #3
   20120:	ldr	lr, [sp, #428]	; 0x1ac
   20124:	orr	r3, r3, lr, lsr #29
   20128:	eor	r3, r3, r0
   2012c:	eor	r2, r2, r1
   20130:	ldr	r0, [sp, #424]	; 0x1a8
   20134:	lsr	r1, r0, #6
   20138:	orr	r1, r1, lr, lsl #26
   2013c:	eor	r3, r3, r1
   20140:	eor	r2, r2, lr, lsr #6
   20144:	ldr	r0, [sp, #312]	; 0x138
   20148:	ldr	lr, [sp, #384]	; 0x180
   2014c:	adds	r0, r0, lr
   20150:	ldr	lr, [sp, #316]	; 0x13c
   20154:	ldr	ip, [sp, #388]	; 0x184
   20158:	adc	r1, lr, ip
   2015c:	adds	r3, r3, r0
   20160:	adc	r2, r2, r1
   20164:	ldr	r0, [sp, #320]	; 0x140
   20168:	lsr	lr, r0, #1
   2016c:	ldr	r0, [sp, #324]	; 0x144
   20170:	orr	lr, lr, r0, lsl #31
   20174:	lsr	r1, r0, #1
   20178:	ldr	r0, [sp, #320]	; 0x140
   2017c:	orr	r1, r1, r0, lsl #31
   20180:	lsr	r0, r0, #8
   20184:	ldr	ip, [sp, #324]	; 0x144
   20188:	orr	r0, r0, ip, lsl #24
   2018c:	lsr	ip, ip, #8
   20190:	ldr	r4, [sp, #320]	; 0x140
   20194:	orr	ip, ip, r4, lsl #24
   20198:	eor	r0, r0, lr
   2019c:	eor	r1, r1, ip
   201a0:	lsr	lr, r4, #7
   201a4:	ldr	ip, [sp, #324]	; 0x144
   201a8:	orr	lr, lr, ip, lsl #25
   201ac:	eor	r0, r0, lr
   201b0:	eor	r1, r1, ip, lsr #7
   201b4:	adds	r0, r3, r0
   201b8:	adc	r2, r2, r1
   201bc:	ldr	lr, [sp, #48]	; 0x30
   201c0:	ldr	r3, [sp, #36]	; 0x24
   201c4:	eor	r3, lr, r3
   201c8:	ldr	r1, [sp, #24]
   201cc:	ldr	ip, [sp, #12]
   201d0:	eor	ip, r1, ip
   201d4:	ldr	r4, [sp, #28]
   201d8:	and	r3, r3, r4
   201dc:	ldr	r6, [sp, #4]
   201e0:	and	ip, ip, r6
   201e4:	eor	r3, r3, lr
   201e8:	eor	ip, ip, r1
   201ec:	str	r0, [sp, #56]	; 0x38
   201f0:	ldr	lr, [sp, #304]	; 0x130
   201f4:	adds	r6, r0, lr
   201f8:	str	r2, [sp, #60]	; 0x3c
   201fc:	ldr	r0, [sp, #308]	; 0x134
   20200:	adc	r0, r2, r0
   20204:	ldr	r1, [sp, #32]
   20208:	adds	r6, r6, r1
   2020c:	ldr	r1, [sp, #8]
   20210:	adc	r0, r0, r1
   20214:	adds	r3, r3, r6
   20218:	adc	r0, ip, r0
   2021c:	mov	r6, r4
   20220:	lsr	lr, r4, #14
   20224:	ldr	r2, [sp, #4]
   20228:	orr	r4, lr, r2, lsl #18
   2022c:	lsr	r1, r2, #14
   20230:	orr	ip, r1, r6, lsl #18
   20234:	lsr	lr, r6, #18
   20238:	mov	r1, r2
   2023c:	orr	r2, lr, r2, lsl #14
   20240:	lsr	r1, r1, #18
   20244:	orr	r1, r1, r6, lsl #14
   20248:	eor	lr, r4, r2
   2024c:	eor	r1, r1, ip
   20250:	ldr	ip, [sp, #4]
   20254:	lsl	ip, ip, #23
   20258:	orr	ip, ip, r6, lsr #9
   2025c:	lsl	r2, r6, #23
   20260:	ldr	r6, [sp, #4]
   20264:	orr	r2, r2, r6, lsr #9
   20268:	eor	r2, r2, lr
   2026c:	eor	ip, ip, r1
   20270:	adds	r3, r3, r2
   20274:	adc	ip, r0, ip
   20278:	adds	fp, fp, r3
   2027c:	ldr	r6, [sp, #44]	; 0x2c
   20280:	adc	r6, r6, ip
   20284:	str	r6, [sp, #8]
   20288:	lsr	r0, r5, #28
   2028c:	ldr	r4, [sp, #40]	; 0x28
   20290:	orr	lr, r0, r4, lsl #4
   20294:	lsr	r1, r4, #28
   20298:	orr	r1, r1, r5, lsl #4
   2029c:	lsl	r2, r4, #30
   202a0:	orr	r2, r2, r5, lsr #2
   202a4:	lsl	r0, r5, #30
   202a8:	orr	r0, r0, r4, lsr #2
   202ac:	eor	r0, r0, lr
   202b0:	eor	r1, r1, r2
   202b4:	lsl	r2, r4, #25
   202b8:	orr	r2, r2, r5, lsr #7
   202bc:	lsl	lr, r5, #25
   202c0:	orr	lr, lr, r4, lsr #7
   202c4:	eor	r0, r0, lr
   202c8:	eor	r1, r1, r2
   202cc:	orr	r2, r7, r5
   202d0:	orr	lr, r8, r4
   202d4:	and	r2, r2, r9
   202d8:	and	lr, lr, sl
   202dc:	str	r5, [sp, #52]	; 0x34
   202e0:	and	r5, r7, r5
   202e4:	and	r4, r8, r4
   202e8:	orr	r2, r2, r5
   202ec:	orr	lr, lr, r4
   202f0:	adds	r2, r0, r2
   202f4:	adc	lr, r1, lr
   202f8:	adds	r4, r2, r3
   202fc:	adc	r6, lr, ip
   20300:	ldr	ip, [sp, #432]	; 0x1b0
   20304:	lsr	r0, ip, #19
   20308:	ldr	ip, [sp, #436]	; 0x1b4
   2030c:	orr	r0, r0, ip, lsl #13
   20310:	lsr	r1, ip, #19
   20314:	ldr	ip, [sp, #432]	; 0x1b0
   20318:	orr	r1, r1, ip, lsl #13
   2031c:	ldr	ip, [sp, #436]	; 0x1b4
   20320:	lsl	r2, ip, #3
   20324:	ldr	ip, [sp, #432]	; 0x1b0
   20328:	orr	r2, r2, ip, lsr #29
   2032c:	lsl	r3, ip, #3
   20330:	ldr	ip, [sp, #436]	; 0x1b4
   20334:	orr	r3, r3, ip, lsr #29
   20338:	eor	r3, r3, r0
   2033c:	eor	r2, r2, r1
   20340:	ldr	ip, [sp, #432]	; 0x1b0
   20344:	lsr	r0, ip, #6
   20348:	ldr	ip, [sp, #436]	; 0x1b4
   2034c:	orr	r0, r0, ip, lsl #26
   20350:	eor	r0, r0, r3
   20354:	eor	r2, r2, ip, lsr #6
   20358:	ldr	ip, [sp, #320]	; 0x140
   2035c:	ldr	r3, [sp, #392]	; 0x188
   20360:	adds	r3, ip, r3
   20364:	ldr	ip, [sp, #324]	; 0x144
   20368:	ldr	r5, [sp, #396]	; 0x18c
   2036c:	adc	r1, ip, r5
   20370:	adds	r3, r0, r3
   20374:	adc	r2, r2, r1
   20378:	ldr	ip, [sp, #328]	; 0x148
   2037c:	lsr	lr, ip, #1
   20380:	ldr	ip, [sp, #332]	; 0x14c
   20384:	orr	lr, lr, ip, lsl #31
   20388:	lsr	r1, ip, #1
   2038c:	ldr	ip, [sp, #328]	; 0x148
   20390:	orr	r1, r1, ip, lsl #31
   20394:	lsr	r0, ip, #8
   20398:	ldr	ip, [sp, #332]	; 0x14c
   2039c:	orr	r0, r0, ip, lsl #24
   203a0:	lsr	ip, ip, #8
   203a4:	ldr	r5, [sp, #328]	; 0x148
   203a8:	orr	ip, ip, r5, lsl #24
   203ac:	eor	r0, r0, lr
   203b0:	eor	r1, r1, ip
   203b4:	lsr	lr, r5, #7
   203b8:	ldr	ip, [sp, #332]	; 0x14c
   203bc:	orr	lr, lr, ip, lsl #25
   203c0:	eor	r0, r0, lr
   203c4:	eor	r1, r1, ip, lsr #7
   203c8:	adds	r5, r3, r0
   203cc:	adc	r0, r2, r1
   203d0:	ldr	r3, [sp, #36]	; 0x24
   203d4:	ldr	ip, [sp, #28]
   203d8:	eor	r1, r3, ip
   203dc:	ldr	r2, [sp, #12]
   203e0:	mov	ip, r2
   203e4:	ldr	lr, [sp, #4]
   203e8:	eor	ip, ip, lr
   203ec:	and	r1, r1, fp
   203f0:	ldr	lr, [sp, #8]
   203f4:	and	ip, ip, lr
   203f8:	eor	r1, r1, r3
   203fc:	eor	ip, ip, r2
   20400:	movw	lr, #9699	; 0x25e3
   20404:	movt	lr, #14415	; 0x384f
   20408:	movw	r3, #18310	; 0x4786
   2040c:	movt	r3, #61374	; 0xefbe
   20410:	str	r5, [sp, #64]	; 0x40
   20414:	adds	lr, r5, lr
   20418:	str	r0, [sp, #68]	; 0x44
   2041c:	adc	r3, r0, r3
   20420:	ldr	r2, [sp, #48]	; 0x30
   20424:	adds	r0, lr, r2
   20428:	ldr	lr, [sp, #24]
   2042c:	adc	r5, r3, lr
   20430:	adds	r0, r1, r0
   20434:	adc	r5, ip, r5
   20438:	lsr	r1, fp, #14
   2043c:	ldr	lr, [sp, #8]
   20440:	orr	r1, r1, lr, lsl #18
   20444:	lsr	r2, lr, #14
   20448:	orr	ip, r2, fp, lsl #18
   2044c:	lsr	r3, fp, #18
   20450:	orr	r3, r3, lr, lsl #14
   20454:	lsr	r2, lr, #18
   20458:	orr	r2, r2, fp, lsl #14
   2045c:	eor	r1, r1, r3
   20460:	eor	r2, r2, ip
   20464:	lsl	ip, lr, #23
   20468:	orr	ip, ip, fp, lsr #9
   2046c:	lsl	r3, fp, #23
   20470:	orr	r3, r3, lr, lsr #9
   20474:	eor	r3, r3, r1
   20478:	eor	r2, r2, ip
   2047c:	adds	r1, r0, r3
   20480:	adc	ip, r5, r2
   20484:	adds	r9, r9, r1
   20488:	str	r9, [sp, #16]
   2048c:	adc	r9, sl, ip
   20490:	str	r9, [sp, #24]
   20494:	lsr	r0, r4, #28
   20498:	orr	lr, r0, r6, lsl #4
   2049c:	lsr	r2, r6, #28
   204a0:	orr	r2, r2, r4, lsl #4
   204a4:	lsl	r3, r6, #30
   204a8:	orr	r3, r3, r4, lsr #2
   204ac:	lsl	r0, r4, #30
   204b0:	orr	r0, r0, r6, lsr #2
   204b4:	eor	r0, r0, lr
   204b8:	eor	r2, r2, r3
   204bc:	lsl	r3, r6, #25
   204c0:	orr	r3, r3, r4, lsr #7
   204c4:	lsl	lr, r4, #25
   204c8:	orr	lr, lr, r6, lsr #7
   204cc:	eor	r0, r0, lr
   204d0:	eor	r2, r2, r3
   204d4:	ldr	r9, [sp, #52]	; 0x34
   204d8:	orr	r3, r9, r4
   204dc:	ldr	sl, [sp, #40]	; 0x28
   204e0:	orr	lr, sl, r6
   204e4:	and	r3, r3, r7
   204e8:	and	lr, lr, r8
   204ec:	and	r9, r9, r4
   204f0:	and	r5, sl, r6
   204f4:	orr	r3, r3, r9
   204f8:	orr	lr, lr, r5
   204fc:	adds	r3, r0, r3
   20500:	adc	r2, r2, lr
   20504:	adds	r3, r3, r1
   20508:	adc	sl, r2, ip
   2050c:	str	sl, [sp, #32]
   20510:	ldr	ip, [sp, #336]	; 0x150
   20514:	lsr	lr, ip, #1
   20518:	ldr	ip, [sp, #340]	; 0x154
   2051c:	orr	lr, lr, ip, lsl #31
   20520:	lsr	ip, ip, #1
   20524:	ldr	r1, [sp, #336]	; 0x150
   20528:	orr	ip, ip, r1, lsl #31
   2052c:	lsr	r1, r1, #8
   20530:	ldr	r5, [sp, #340]	; 0x154
   20534:	orr	r1, r1, r5, lsl #24
   20538:	lsr	r0, r5, #8
   2053c:	ldr	r5, [sp, #336]	; 0x150
   20540:	orr	r0, r0, r5, lsl #24
   20544:	eor	r1, r1, lr
   20548:	eor	r0, r0, ip
   2054c:	lsr	lr, r5, #7
   20550:	ldr	ip, [sp, #340]	; 0x154
   20554:	orr	lr, lr, ip, lsl #25
   20558:	eor	lr, lr, r1
   2055c:	eor	r0, r0, ip, lsr #7
   20560:	ldr	ip, [sp, #328]	; 0x148
   20564:	ldr	r1, [sp, #400]	; 0x190
   20568:	adds	r1, ip, r1
   2056c:	ldr	ip, [sp, #332]	; 0x14c
   20570:	ldr	r5, [sp, #404]	; 0x194
   20574:	adc	ip, ip, r5
   20578:	adds	r1, lr, r1
   2057c:	adc	r0, r0, ip
   20580:	ldr	r2, [sp, #56]	; 0x38
   20584:	lsr	r9, r2, #19
   20588:	ldr	sl, [sp, #60]	; 0x3c
   2058c:	orr	r9, r9, sl, lsl #13
   20590:	lsr	ip, sl, #19
   20594:	orr	ip, ip, r2, lsl #13
   20598:	lsl	r5, sl, #3
   2059c:	orr	r5, r5, r2, lsr #29
   205a0:	lsl	lr, r2, #3
   205a4:	orr	lr, lr, sl, lsr #29
   205a8:	eor	lr, lr, r9
   205ac:	eor	ip, ip, r5
   205b0:	lsr	r9, r2, #6
   205b4:	orr	r9, r9, sl, lsl #26
   205b8:	eor	lr, lr, r9
   205bc:	eor	ip, ip, sl, lsr #6
   205c0:	adds	r9, r1, lr
   205c4:	adc	lr, r0, ip
   205c8:	ldr	r1, [sp, #28]
   205cc:	eor	ip, r1, fp
   205d0:	ldr	r0, [sp, #4]
   205d4:	ldr	r5, [sp, #8]
   205d8:	eor	r5, r0, r5
   205dc:	ldr	sl, [sp, #16]
   205e0:	and	ip, ip, sl
   205e4:	ldr	r2, [sp, #24]
   205e8:	and	r5, r5, r2
   205ec:	eor	ip, ip, r1
   205f0:	eor	r5, r5, r0
   205f4:	movw	sl, #54709	; 0xd5b5
   205f8:	movt	sl, #35724	; 0x8b8c
   205fc:	movw	r1, #40390	; 0x9dc6
   20600:	movt	r1, #4033	; 0xfc1
   20604:	str	r9, [sp, #20]
   20608:	adds	sl, r9, sl
   2060c:	str	lr, [sp, #72]	; 0x48
   20610:	adc	r1, lr, r1
   20614:	ldr	r0, [sp, #36]	; 0x24
   20618:	adds	r0, sl, r0
   2061c:	ldr	lr, [sp, #12]
   20620:	adc	r1, r1, lr
   20624:	adds	lr, ip, r0
   20628:	adc	r9, r5, r1
   2062c:	ldr	sl, [sp, #16]
   20630:	lsr	ip, sl, #14
   20634:	orr	ip, ip, r2, lsl #18
   20638:	lsr	r0, r2, #14
   2063c:	orr	r5, r0, sl, lsl #18
   20640:	lsr	r1, sl, #18
   20644:	orr	r1, r1, r2, lsl #14
   20648:	lsr	r0, r2, #18
   2064c:	orr	r0, r0, sl, lsl #14
   20650:	eor	ip, ip, r1
   20654:	eor	r0, r0, r5
   20658:	lsl	r5, r2, #23
   2065c:	orr	r5, r5, sl, lsr #9
   20660:	lsl	r1, sl, #23
   20664:	orr	r1, r1, r2, lsr #9
   20668:	eor	r1, r1, ip
   2066c:	eor	r0, r0, r5
   20670:	adds	ip, lr, r1
   20674:	adc	r5, r9, r0
   20678:	adds	r7, r7, ip
   2067c:	str	r7, [sp, #12]
   20680:	adc	r8, r8, r5
   20684:	str	r8, [sp, #36]	; 0x24
   20688:	lsr	lr, r3, #28
   2068c:	ldr	sl, [sp, #32]
   20690:	orr	r7, lr, sl, lsl #4
   20694:	lsr	r0, sl, #28
   20698:	orr	r0, r0, r3, lsl #4
   2069c:	lsl	r1, sl, #30
   206a0:	orr	r1, r1, r3, lsr #2
   206a4:	lsl	lr, r3, #30
   206a8:	orr	lr, lr, sl, lsr #2
   206ac:	eor	lr, lr, r7
   206b0:	eor	r0, r0, r1
   206b4:	lsl	r1, sl, #25
   206b8:	orr	r1, r1, r3, lsr #7
   206bc:	lsl	r7, r3, #25
   206c0:	orr	r7, r7, sl, lsr #7
   206c4:	eor	lr, lr, r7
   206c8:	eor	r0, r0, r1
   206cc:	orr	r1, r4, r3
   206d0:	orr	r7, r6, sl
   206d4:	ldr	r8, [sp, #52]	; 0x34
   206d8:	and	r1, r1, r8
   206dc:	ldr	r8, [sp, #40]	; 0x28
   206e0:	and	r7, r7, r8
   206e4:	and	r9, r4, r3
   206e8:	and	r8, r6, sl
   206ec:	orr	r1, r1, r9
   206f0:	orr	r7, r7, r8
   206f4:	adds	r1, lr, r1
   206f8:	adc	r0, r0, r7
   206fc:	adds	r1, r1, ip
   20700:	adc	r0, r0, r5
   20704:	str	r0, [sp, #44]	; 0x2c
   20708:	ldr	r2, [sp, #344]	; 0x158
   2070c:	lsr	r7, r2, #1
   20710:	ldr	r2, [sp, #348]	; 0x15c
   20714:	orr	r7, r7, r2, lsl #31
   20718:	lsr	r5, r2, #1
   2071c:	ldr	r2, [sp, #344]	; 0x158
   20720:	orr	r5, r5, r2, lsl #31
   20724:	lsr	ip, r2, #8
   20728:	ldr	r2, [sp, #348]	; 0x15c
   2072c:	orr	ip, ip, r2, lsl #24
   20730:	lsr	lr, r2, #8
   20734:	ldr	r2, [sp, #344]	; 0x158
   20738:	orr	lr, lr, r2, lsl #24
   2073c:	eor	ip, ip, r7
   20740:	eor	lr, lr, r5
   20744:	lsr	r7, r2, #7
   20748:	ldr	r2, [sp, #348]	; 0x15c
   2074c:	orr	r7, r7, r2, lsl #25
   20750:	eor	r7, r7, ip
   20754:	eor	lr, lr, r2, lsr #7
   20758:	ldr	r2, [sp, #336]	; 0x150
   2075c:	ldr	ip, [sp, #408]	; 0x198
   20760:	adds	ip, r2, ip
   20764:	ldr	r2, [sp, #340]	; 0x154
   20768:	ldr	r0, [sp, #412]	; 0x19c
   2076c:	adc	r5, r2, r0
   20770:	adds	ip, r7, ip
   20774:	adc	lr, lr, r5
   20778:	ldr	r2, [sp, #64]	; 0x40
   2077c:	lsr	r9, r2, #19
   20780:	ldr	sl, [sp, #68]	; 0x44
   20784:	orr	r9, r9, sl, lsl #13
   20788:	lsr	r5, sl, #19
   2078c:	orr	r5, r5, r2, lsl #13
   20790:	lsl	r8, sl, #3
   20794:	orr	r8, r8, r2, lsr #29
   20798:	lsl	r7, r2, #3
   2079c:	orr	r7, r7, sl, lsr #29
   207a0:	eor	r7, r7, r9
   207a4:	eor	r5, r5, r8
   207a8:	lsr	r9, r2, #6
   207ac:	orr	r9, r9, sl, lsl #26
   207b0:	eor	r7, r7, r9
   207b4:	eor	r5, r5, sl, lsr #6
   207b8:	adds	ip, ip, r7
   207bc:	mov	r9, ip
   207c0:	adc	r7, lr, r5
   207c4:	ldr	r5, [sp, #16]
   207c8:	eor	r5, fp, r5
   207cc:	ldr	ip, [sp, #8]
   207d0:	ldr	lr, [sp, #24]
   207d4:	eor	r8, ip, lr
   207d8:	ldr	r0, [sp, #12]
   207dc:	and	r5, r5, r0
   207e0:	ldr	r2, [sp, #36]	; 0x24
   207e4:	and	r8, r8, r2
   207e8:	eor	r5, r5, fp
   207ec:	eor	r8, r8, ip
   207f0:	movw	sl, #40037	; 0x9c65
   207f4:	movt	sl, #30636	; 0x77ac
   207f8:	movw	ip, #41420	; 0xa1cc
   207fc:	movt	ip, #9228	; 0x240c
   20800:	str	r9, [sp, #76]	; 0x4c
   20804:	adds	sl, r9, sl
   20808:	str	r7, [sp, #80]	; 0x50
   2080c:	adc	ip, r7, ip
   20810:	ldr	r7, [sp, #28]
   20814:	adds	r7, sl, r7
   20818:	ldr	lr, [sp, #4]
   2081c:	adc	ip, ip, lr
   20820:	adds	r7, r5, r7
   20824:	adc	r9, r8, ip
   20828:	lsr	r5, r0, #14
   2082c:	orr	r5, r5, r2, lsl #18
   20830:	lsr	lr, r2, #14
   20834:	orr	r8, lr, r0, lsl #18
   20838:	lsr	ip, r0, #18
   2083c:	orr	ip, ip, r2, lsl #14
   20840:	lsr	lr, r2, #18
   20844:	orr	lr, lr, r0, lsl #14
   20848:	eor	r5, r5, ip
   2084c:	eor	lr, lr, r8
   20850:	lsl	r8, r2, #23
   20854:	orr	r8, r8, r0, lsr #9
   20858:	lsl	ip, r0, #23
   2085c:	orr	ip, ip, r2, lsr #9
   20860:	eor	ip, ip, r5
   20864:	eor	lr, lr, r8
   20868:	adds	r5, r7, ip
   2086c:	adc	r8, r9, lr
   20870:	ldr	ip, [sp, #52]	; 0x34
   20874:	adds	r0, ip, r5
   20878:	str	r0, [sp, #108]	; 0x6c
   2087c:	ldr	ip, [sp, #40]	; 0x28
   20880:	adc	r0, ip, r8
   20884:	str	r0, [sp, #4]
   20888:	lsr	r7, r1, #28
   2088c:	ldr	r0, [sp, #44]	; 0x2c
   20890:	orr	r9, r7, r0, lsl #4
   20894:	lsr	lr, r0, #28
   20898:	orr	lr, lr, r1, lsl #4
   2089c:	lsl	ip, r0, #30
   208a0:	orr	ip, ip, r1, lsr #2
   208a4:	lsl	r7, r1, #30
   208a8:	orr	r7, r7, r0, lsr #2
   208ac:	eor	r7, r7, r9
   208b0:	eor	lr, lr, ip
   208b4:	lsl	ip, r0, #25
   208b8:	orr	ip, ip, r1, lsr #7
   208bc:	lsl	r9, r1, #25
   208c0:	orr	r9, r9, r0, lsr #7
   208c4:	eor	r7, r7, r9
   208c8:	eor	lr, lr, ip
   208cc:	orr	ip, r3, r1
   208d0:	ldr	sl, [sp, #32]
   208d4:	orr	r9, sl, r0
   208d8:	and	ip, ip, r4
   208dc:	and	r9, r9, r6
   208e0:	and	r2, r3, r1
   208e4:	and	sl, sl, r0
   208e8:	orr	ip, ip, r2
   208ec:	orr	r9, r9, sl
   208f0:	adds	ip, r7, ip
   208f4:	adc	lr, lr, r9
   208f8:	adds	ip, ip, r5
   208fc:	adc	r2, lr, r8
   20900:	str	r2, [sp, #40]	; 0x28
   20904:	ldr	r2, [sp, #352]	; 0x160
   20908:	lsr	r9, r2, #1
   2090c:	ldr	r2, [sp, #356]	; 0x164
   20910:	orr	r9, r9, r2, lsl #31
   20914:	lsr	r8, r2, #1
   20918:	ldr	r2, [sp, #352]	; 0x160
   2091c:	orr	r8, r8, r2, lsl #31
   20920:	lsr	r5, r2, #8
   20924:	ldr	r2, [sp, #356]	; 0x164
   20928:	orr	r5, r5, r2, lsl #24
   2092c:	lsr	r7, r2, #8
   20930:	ldr	r2, [sp, #352]	; 0x160
   20934:	orr	r7, r7, r2, lsl #24
   20938:	eor	r5, r5, r9
   2093c:	eor	r7, r7, r8
   20940:	lsr	r9, r2, #7
   20944:	ldr	r2, [sp, #356]	; 0x164
   20948:	orr	r9, r9, r2, lsl #25
   2094c:	eor	r9, r9, r5
   20950:	eor	r7, r7, r2, lsr #7
   20954:	ldr	r2, [sp, #344]	; 0x158
   20958:	ldr	r0, [sp, #416]	; 0x1a0
   2095c:	adds	r5, r2, r0
   20960:	ldr	r2, [sp, #348]	; 0x15c
   20964:	ldr	r0, [sp, #420]	; 0x1a4
   20968:	adc	r8, r2, r0
   2096c:	adds	r5, r9, r5
   20970:	adc	r7, r7, r8
   20974:	ldr	lr, [sp, #20]
   20978:	lsr	r8, lr, #19
   2097c:	ldr	r0, [sp, #72]	; 0x48
   20980:	orr	r2, r8, r0, lsl #13
   20984:	lsr	r8, r0, #19
   20988:	orr	r8, r8, lr, lsl #13
   2098c:	lsl	sl, r0, #3
   20990:	orr	sl, sl, lr, lsr #29
   20994:	lsl	r9, lr, #3
   20998:	orr	r9, r9, r0, lsr #29
   2099c:	eor	r9, r9, r2
   209a0:	eor	r8, r8, sl
   209a4:	ldr	sl, [sp, #20]
   209a8:	lsr	sl, sl, #6
   209ac:	orr	sl, sl, r0, lsl #26
   209b0:	eor	r9, r9, sl
   209b4:	eor	r8, r8, r0, lsr #6
   209b8:	adds	r5, r5, r9
   209bc:	mov	lr, r5
   209c0:	adc	r9, r7, r8
   209c4:	ldr	r5, [sp, #16]
   209c8:	ldr	r7, [sp, #12]
   209cc:	eor	r7, r5, r7
   209d0:	ldr	sl, [sp, #24]
   209d4:	mov	r8, sl
   209d8:	ldr	r0, [sp, #36]	; 0x24
   209dc:	eor	r8, r8, r0
   209e0:	ldr	r0, [sp, #108]	; 0x6c
   209e4:	and	r7, r7, r0
   209e8:	ldr	r2, [sp, #4]
   209ec:	and	r8, r8, r2
   209f0:	eor	r7, r7, r5
   209f4:	eor	r8, r8, sl
   209f8:	movw	sl, #629	; 0x275
   209fc:	movt	sl, #22827	; 0x592b
   20a00:	movw	r5, #11375	; 0x2c6f
   20a04:	movt	r5, #11753	; 0x2de9
   20a08:	str	lr, [sp, #84]	; 0x54
   20a0c:	adds	sl, lr, sl
   20a10:	str	r9, [sp, #88]	; 0x58
   20a14:	adc	r5, r9, r5
   20a18:	adds	fp, sl, fp
   20a1c:	ldr	sl, [sp, #8]
   20a20:	adc	r5, r5, sl
   20a24:	adds	fp, r7, fp
   20a28:	adc	r9, r8, r5
   20a2c:	lsr	sl, r0, #14
   20a30:	orr	sl, sl, r2, lsl #18
   20a34:	lsr	r5, r2, #14
   20a38:	orr	r8, r5, r0, lsl #18
   20a3c:	lsr	r7, r0, #18
   20a40:	orr	r7, r7, r2, lsl #14
   20a44:	lsr	r5, r2, #18
   20a48:	orr	r5, r5, r0, lsl #14
   20a4c:	eor	sl, sl, r7
   20a50:	eor	r5, r5, r8
   20a54:	lsl	r8, r2, #23
   20a58:	orr	r8, r8, r0, lsr #9
   20a5c:	lsl	r7, r0, #23
   20a60:	orr	r7, r7, r2, lsr #9
   20a64:	eor	r7, r7, sl
   20a68:	eor	r5, r5, r8
   20a6c:	adds	r7, fp, r7
   20a70:	adc	r8, r9, r5
   20a74:	adds	r4, r4, r7
   20a78:	str	r4, [sp, #48]	; 0x30
   20a7c:	adc	r6, r6, r8
   20a80:	str	r6, [sp, #52]	; 0x34
   20a84:	lsr	r6, ip, #28
   20a88:	ldr	r2, [sp, #40]	; 0x28
   20a8c:	orr	r9, r6, r2, lsl #4
   20a90:	lsr	r5, r2, #28
   20a94:	orr	r5, r5, ip, lsl #4
   20a98:	lsl	r4, r2, #30
   20a9c:	orr	r4, r4, ip, lsr #2
   20aa0:	lsl	r6, ip, #30
   20aa4:	orr	r6, r6, r2, lsr #2
   20aa8:	eor	r6, r6, r9
   20aac:	eor	r5, r5, r4
   20ab0:	lsl	r4, r2, #25
   20ab4:	orr	r4, r4, ip, lsr #7
   20ab8:	lsl	r9, ip, #25
   20abc:	orr	r9, r9, r2, lsr #7
   20ac0:	eor	r6, r6, r9
   20ac4:	eor	r5, r5, r4
   20ac8:	orr	r4, r1, ip
   20acc:	ldr	lr, [sp, #44]	; 0x2c
   20ad0:	orr	r9, lr, r2
   20ad4:	and	r4, r4, r3
   20ad8:	ldr	sl, [sp, #32]
   20adc:	and	r9, r9, sl
   20ae0:	and	fp, r1, ip
   20ae4:	and	sl, lr, r2
   20ae8:	orr	r4, r4, fp
   20aec:	orr	r9, r9, sl
   20af0:	adds	r4, r6, r4
   20af4:	adc	r5, r5, r9
   20af8:	adds	r4, r4, r7
   20afc:	adc	r5, r5, r8
   20b00:	ldr	r6, [sp, #360]	; 0x168
   20b04:	lsr	r9, r6, #1
   20b08:	ldr	r6, [sp, #364]	; 0x16c
   20b0c:	orr	r9, r9, r6, lsl #31
   20b10:	lsr	r8, r6, #1
   20b14:	ldr	r6, [sp, #360]	; 0x168
   20b18:	orr	r8, r8, r6, lsl #31
   20b1c:	lsr	r6, r6, #8
   20b20:	ldr	fp, [sp, #364]	; 0x16c
   20b24:	orr	r6, r6, fp, lsl #24
   20b28:	lsr	r7, fp, #8
   20b2c:	ldr	fp, [sp, #360]	; 0x168
   20b30:	orr	r7, r7, fp, lsl #24
   20b34:	eor	r6, r6, r9
   20b38:	eor	r7, r7, r8
   20b3c:	lsr	r9, fp, #7
   20b40:	ldr	fp, [sp, #364]	; 0x16c
   20b44:	orr	r9, r9, fp, lsl #25
   20b48:	eor	r9, r9, r6
   20b4c:	eor	r7, r7, fp, lsr #7
   20b50:	ldr	r6, [sp, #352]	; 0x160
   20b54:	ldr	fp, [sp, #424]	; 0x1a8
   20b58:	adds	r6, r6, fp
   20b5c:	ldr	fp, [sp, #356]	; 0x164
   20b60:	ldr	r2, [sp, #428]	; 0x1ac
   20b64:	adc	r8, fp, r2
   20b68:	adds	r6, r9, r6
   20b6c:	adc	r7, r7, r8
   20b70:	ldr	r2, [sp, #76]	; 0x4c
   20b74:	lsr	fp, r2, #19
   20b78:	ldr	lr, [sp, #80]	; 0x50
   20b7c:	orr	fp, fp, lr, lsl #13
   20b80:	lsr	r8, lr, #19
   20b84:	orr	r8, r8, r2, lsl #13
   20b88:	lsl	sl, lr, #3
   20b8c:	orr	sl, sl, r2, lsr #29
   20b90:	lsl	r9, r2, #3
   20b94:	orr	r9, r9, lr, lsr #29
   20b98:	eor	r9, r9, fp
   20b9c:	eor	r8, r8, sl
   20ba0:	lsr	fp, r2, #6
   20ba4:	orr	fp, fp, lr, lsl #26
   20ba8:	eor	r9, r9, fp
   20bac:	eor	r8, r8, lr, lsr #6
   20bb0:	adds	r6, r6, r9
   20bb4:	mov	r9, r6
   20bb8:	adc	r6, r7, r8
   20bbc:	mov	fp, r6
   20bc0:	ldr	r7, [sp, #12]
   20bc4:	mov	r6, r7
   20bc8:	eor	r6, r6, r0
   20bcc:	ldr	sl, [sp, #36]	; 0x24
   20bd0:	mov	r8, sl
   20bd4:	ldr	r2, [sp, #4]
   20bd8:	eor	r8, r8, r2
   20bdc:	ldr	r2, [sp, #48]	; 0x30
   20be0:	and	r6, r6, r2
   20be4:	ldr	lr, [sp, #52]	; 0x34
   20be8:	and	r8, r8, lr
   20bec:	eor	r6, r6, r7
   20bf0:	eor	r8, r8, sl
   20bf4:	movw	r7, #58499	; 0xe483
   20bf8:	movt	r7, #28326	; 0x6ea6
   20bfc:	movw	sl, #33962	; 0x84aa
   20c00:	movt	sl, #19060	; 0x4a74
   20c04:	str	r9, [sp, #92]	; 0x5c
   20c08:	adds	r7, r9, r7
   20c0c:	str	fp, [sp, #96]	; 0x60
   20c10:	adc	sl, fp, sl
   20c14:	ldr	fp, [sp, #16]
   20c18:	adds	r9, r7, fp
   20c1c:	ldr	r7, [sp, #24]
   20c20:	adc	sl, sl, r7
   20c24:	adds	r9, r6, r9
   20c28:	adc	sl, r8, sl
   20c2c:	lsr	fp, r2, #14
   20c30:	orr	fp, fp, lr, lsl #18
   20c34:	lsr	r7, lr, #14
   20c38:	orr	r8, r7, r2, lsl #18
   20c3c:	lsr	r6, r2, #18
   20c40:	orr	r6, r6, lr, lsl #14
   20c44:	lsr	r7, lr, #18
   20c48:	orr	r7, r7, r2, lsl #14
   20c4c:	eor	fp, fp, r6
   20c50:	eor	r7, r7, r8
   20c54:	lsl	r8, lr, #23
   20c58:	orr	r8, r8, r2, lsr #9
   20c5c:	lsl	r6, r2, #23
   20c60:	orr	r6, r6, lr, lsr #9
   20c64:	eor	r6, r6, fp
   20c68:	eor	r8, r8, r7
   20c6c:	adds	r6, r9, r6
   20c70:	adc	r8, sl, r8
   20c74:	adds	r3, r3, r6
   20c78:	str	r3, [sp, #16]
   20c7c:	ldr	sl, [sp, #32]
   20c80:	adc	r3, sl, r8
   20c84:	str	r3, [sp, #32]
   20c88:	lsr	r7, r4, #28
   20c8c:	orr	r9, r7, r5, lsl #4
   20c90:	lsr	r2, r5, #28
   20c94:	orr	r2, r2, r4, lsl #4
   20c98:	lsl	r3, r5, #30
   20c9c:	orr	r3, r3, r4, lsr #2
   20ca0:	lsl	r7, r4, #30
   20ca4:	orr	r7, r7, r5, lsr #2
   20ca8:	eor	r7, r7, r9
   20cac:	eor	r2, r2, r3
   20cb0:	lsl	r3, r5, #25
   20cb4:	orr	r3, r3, r4, lsr #7
   20cb8:	lsl	r9, r4, #25
   20cbc:	orr	r9, r9, r5, lsr #7
   20cc0:	eor	r7, r7, r9
   20cc4:	eor	r2, r2, r3
   20cc8:	orr	r3, ip, r4
   20ccc:	ldr	r0, [sp, #40]	; 0x28
   20cd0:	orr	r9, r0, r5
   20cd4:	and	r3, r3, r1
   20cd8:	ldr	lr, [sp, #44]	; 0x2c
   20cdc:	and	r9, r9, lr
   20ce0:	and	fp, ip, r4
   20ce4:	and	sl, r0, r5
   20ce8:	orr	r3, r3, fp
   20cec:	orr	r9, r9, sl
   20cf0:	adds	r3, r7, r3
   20cf4:	adc	r2, r2, r9
   20cf8:	adds	r3, r3, r6
   20cfc:	str	r3, [sp, #120]	; 0x78
   20d00:	adc	r2, r2, r8
   20d04:	ldr	r6, [sp, #368]	; 0x170
   20d08:	lsr	r9, r6, #1
   20d0c:	ldr	r6, [sp, #372]	; 0x174
   20d10:	orr	r9, r9, r6, lsl #31
   20d14:	lsr	r8, r6, #1
   20d18:	ldr	r6, [sp, #368]	; 0x170
   20d1c:	orr	r8, r8, r6, lsl #31
   20d20:	lsr	r6, r6, #8
   20d24:	ldr	r3, [sp, #372]	; 0x174
   20d28:	orr	r6, r6, r3, lsl #24
   20d2c:	lsr	r7, r3, #8
   20d30:	ldr	r3, [sp, #368]	; 0x170
   20d34:	orr	r7, r7, r3, lsl #24
   20d38:	eor	r6, r6, r9
   20d3c:	eor	r7, r7, r8
   20d40:	lsr	r9, r3, #7
   20d44:	ldr	r3, [sp, #372]	; 0x174
   20d48:	orr	r9, r9, r3, lsl #25
   20d4c:	eor	r9, r9, r6
   20d50:	eor	r7, r7, r3, lsr #7
   20d54:	ldr	r6, [sp, #360]	; 0x168
   20d58:	ldr	r3, [sp, #432]	; 0x1b0
   20d5c:	adds	r6, r6, r3
   20d60:	ldr	r3, [sp, #364]	; 0x16c
   20d64:	ldr	r8, [sp, #436]	; 0x1b4
   20d68:	adc	r8, r3, r8
   20d6c:	adds	r6, r9, r6
   20d70:	adc	r7, r7, r8
   20d74:	ldr	r3, [sp, #84]	; 0x54
   20d78:	lsr	fp, r3, #19
   20d7c:	ldr	r9, [sp, #88]	; 0x58
   20d80:	orr	fp, fp, r9, lsl #13
   20d84:	lsr	r8, r9, #19
   20d88:	orr	r8, r8, r3, lsl #13
   20d8c:	mov	lr, r9
   20d90:	lsl	sl, r9, #3
   20d94:	orr	sl, sl, r3, lsr #29
   20d98:	lsl	r9, r3, #3
   20d9c:	orr	r9, r9, lr, lsr #29
   20da0:	eor	r9, r9, fp
   20da4:	eor	r8, r8, sl
   20da8:	lsr	fp, r3, #6
   20dac:	orr	fp, fp, lr, lsl #26
   20db0:	eor	r9, r9, fp
   20db4:	eor	r8, r8, lr, lsr #6
   20db8:	adds	r6, r6, r9
   20dbc:	mov	fp, r6
   20dc0:	adc	r7, r7, r8
   20dc4:	ldr	r0, [sp, #108]	; 0x6c
   20dc8:	mov	r6, r0
   20dcc:	ldr	r8, [sp, #48]	; 0x30
   20dd0:	eor	r6, r6, r8
   20dd4:	ldr	r8, [sp, #4]
   20dd8:	ldr	sl, [sp, #52]	; 0x34
   20ddc:	eor	r9, r8, sl
   20de0:	ldr	lr, [sp, #16]
   20de4:	and	r6, r6, lr
   20de8:	ldr	r3, [sp, #32]
   20dec:	and	r9, r9, r3
   20df0:	eor	r6, r6, r0
   20df4:	eor	r9, r9, r8
   20df8:	movw	sl, #64468	; 0xfbd4
   20dfc:	movt	sl, #48449	; 0xbd41
   20e00:	movw	r8, #43484	; 0xa9dc
   20e04:	movt	r8, #23728	; 0x5cb0
   20e08:	str	fp, [sp, #24]
   20e0c:	adds	sl, fp, sl
   20e10:	str	r7, [sp, #100]	; 0x64
   20e14:	adc	r8, r7, r8
   20e18:	ldr	r7, [sp, #12]
   20e1c:	adds	r7, sl, r7
   20e20:	ldr	r0, [sp, #36]	; 0x24
   20e24:	adc	r8, r8, r0
   20e28:	adds	r7, r6, r7
   20e2c:	adc	r9, r9, r8
   20e30:	mov	r6, lr
   20e34:	lsr	sl, lr, #14
   20e38:	orr	sl, sl, r3, lsl #18
   20e3c:	lsr	r8, r3, #14
   20e40:	orr	fp, r8, r6, lsl #18
   20e44:	mov	r0, r6
   20e48:	lsr	r6, r6, #18
   20e4c:	orr	r6, r6, r3, lsl #14
   20e50:	lsr	r8, r3, #18
   20e54:	orr	r8, r8, r0, lsl #14
   20e58:	eor	sl, sl, r6
   20e5c:	eor	r8, r8, fp
   20e60:	lsl	fp, r3, #23
   20e64:	orr	fp, fp, r0, lsr #9
   20e68:	lsl	r6, r0, #23
   20e6c:	orr	r6, r6, r3, lsr #9
   20e70:	eor	r6, r6, sl
   20e74:	eor	r8, r8, fp
   20e78:	adds	r6, r7, r6
   20e7c:	adc	r8, r9, r8
   20e80:	adds	r1, r1, r6
   20e84:	str	r1, [sp, #124]	; 0x7c
   20e88:	ldr	lr, [sp, #44]	; 0x2c
   20e8c:	adc	r1, lr, r8
   20e90:	str	r1, [sp, #44]	; 0x2c
   20e94:	ldr	r3, [sp, #120]	; 0x78
   20e98:	lsr	r7, r3, #28
   20e9c:	orr	r9, r7, r2, lsl #4
   20ea0:	lsr	r0, r2, #28
   20ea4:	orr	r0, r0, r3, lsl #4
   20ea8:	lsl	r1, r2, #30
   20eac:	orr	r1, r1, r3, lsr #2
   20eb0:	lsl	r7, r3, #30
   20eb4:	orr	r7, r7, r2, lsr #2
   20eb8:	eor	r7, r7, r9
   20ebc:	eor	r0, r0, r1
   20ec0:	lsl	r1, r2, #25
   20ec4:	orr	r1, r1, r3, lsr #7
   20ec8:	lsl	r9, r3, #25
   20ecc:	orr	r9, r9, r2, lsr #7
   20ed0:	eor	r7, r7, r9
   20ed4:	eor	r0, r0, r1
   20ed8:	orr	r1, r4, r3
   20edc:	orr	r9, r5, r2
   20ee0:	and	r1, r1, ip
   20ee4:	ldr	lr, [sp, #40]	; 0x28
   20ee8:	and	r9, r9, lr
   20eec:	and	fp, r4, r3
   20ef0:	and	sl, r5, r2
   20ef4:	orr	r1, r1, fp
   20ef8:	orr	r9, r9, sl
   20efc:	adds	r1, r7, r1
   20f00:	adc	r0, r0, r9
   20f04:	adds	r1, r1, r6
   20f08:	adc	r0, r0, r8
   20f0c:	ldr	r3, [sp, #376]	; 0x178
   20f10:	lsr	r9, r3, #1
   20f14:	ldr	r3, [sp, #380]	; 0x17c
   20f18:	orr	r9, r9, r3, lsl #31
   20f1c:	lsr	r8, r3, #1
   20f20:	ldr	r3, [sp, #376]	; 0x178
   20f24:	orr	r8, r8, r3, lsl #31
   20f28:	lsr	r7, r3, #8
   20f2c:	ldr	r3, [sp, #380]	; 0x17c
   20f30:	orr	r7, r7, r3, lsl #24
   20f34:	lsr	r6, r3, #8
   20f38:	ldr	r3, [sp, #376]	; 0x178
   20f3c:	orr	r6, r6, r3, lsl #24
   20f40:	eor	r7, r7, r9
   20f44:	eor	r8, r8, r6
   20f48:	lsr	r6, r3, #7
   20f4c:	ldr	r3, [sp, #380]	; 0x17c
   20f50:	orr	r6, r6, r3, lsl #25
   20f54:	eor	r6, r6, r7
   20f58:	eor	r8, r8, r3, lsr #7
   20f5c:	ldr	r3, [sp, #368]	; 0x170
   20f60:	adds	r6, r6, r3
   20f64:	ldr	r3, [sp, #372]	; 0x174
   20f68:	adc	r7, r8, r3
   20f6c:	ldr	r8, [sp, #56]	; 0x38
   20f70:	adds	r6, r6, r8
   20f74:	ldr	sl, [sp, #60]	; 0x3c
   20f78:	adc	r7, r7, sl
   20f7c:	ldr	r3, [sp, #92]	; 0x5c
   20f80:	lsr	fp, r3, #19
   20f84:	ldr	r9, [sp, #96]	; 0x60
   20f88:	orr	fp, fp, r9, lsl #13
   20f8c:	lsr	r8, r9, #19
   20f90:	orr	r8, r8, r3, lsl #13
   20f94:	mov	lr, r9
   20f98:	lsl	sl, r9, #3
   20f9c:	orr	sl, sl, r3, lsr #29
   20fa0:	lsl	r9, r3, #3
   20fa4:	orr	r9, r9, lr, lsr #29
   20fa8:	eor	r9, r9, fp
   20fac:	eor	r8, r8, sl
   20fb0:	lsr	fp, r3, #6
   20fb4:	orr	fp, fp, lr, lsl #26
   20fb8:	eor	r9, r9, fp
   20fbc:	eor	r8, r8, lr, lsr #6
   20fc0:	adds	r6, r6, r9
   20fc4:	mov	lr, r6
   20fc8:	adc	r6, r7, r8
   20fcc:	mov	r7, r6
   20fd0:	ldr	r9, [sp, #48]	; 0x30
   20fd4:	mov	r6, r9
   20fd8:	ldr	r8, [sp, #16]
   20fdc:	eor	r6, r6, r8
   20fe0:	ldr	sl, [sp, #52]	; 0x34
   20fe4:	ldr	r8, [sp, #32]
   20fe8:	eor	r8, sl, r8
   20fec:	ldr	fp, [sp, #124]	; 0x7c
   20ff0:	and	r6, r6, fp
   20ff4:	ldr	r3, [sp, #44]	; 0x2c
   20ff8:	and	r8, r8, r3
   20ffc:	eor	r6, r6, r9
   21000:	eor	r8, r8, sl
   21004:	movw	sl, #21429	; 0x53b5
   21008:	movt	sl, #33553	; 0x8311
   2100c:	movw	r9, #35034	; 0x88da
   21010:	movt	r9, #30457	; 0x76f9
   21014:	str	lr, [sp, #28]
   21018:	adds	sl, lr, sl
   2101c:	str	r7, [sp, #104]	; 0x68
   21020:	adc	r9, r7, r9
   21024:	ldr	r7, [sp, #108]	; 0x6c
   21028:	adds	r7, sl, r7
   2102c:	ldr	sl, [sp, #4]
   21030:	adc	r9, r9, sl
   21034:	adds	r7, r6, r7
   21038:	adc	r9, r8, r9
   2103c:	mov	r6, fp
   21040:	lsr	sl, fp, #14
   21044:	orr	sl, sl, r3, lsl #18
   21048:	lsr	r8, r3, #14
   2104c:	mov	lr, fp
   21050:	orr	fp, r8, fp, lsl #18
   21054:	lsr	r6, r6, #18
   21058:	orr	r6, r6, r3, lsl #14
   2105c:	lsr	r8, r3, #18
   21060:	orr	r8, r8, lr, lsl #14
   21064:	eor	sl, sl, r6
   21068:	eor	r8, r8, fp
   2106c:	lsl	fp, r3, #23
   21070:	orr	fp, fp, lr, lsr #9
   21074:	lsl	r6, lr, #23
   21078:	orr	r6, r6, r3, lsr #9
   2107c:	eor	r6, r6, sl
   21080:	eor	r8, r8, fp
   21084:	adds	r6, r7, r6
   21088:	adc	r8, r9, r8
   2108c:	adds	r3, ip, r6
   21090:	str	r3, [sp, #132]	; 0x84
   21094:	ldr	ip, [sp, #40]	; 0x28
   21098:	adc	ip, ip, r8
   2109c:	str	ip, [sp, #8]
   210a0:	lsr	r7, r1, #28
   210a4:	orr	r9, r7, r0, lsl #4
   210a8:	lsr	lr, r0, #28
   210ac:	orr	lr, lr, r1, lsl #4
   210b0:	lsl	ip, r0, #30
   210b4:	orr	ip, ip, r1, lsr #2
   210b8:	lsl	r7, r1, #30
   210bc:	orr	r7, r7, r0, lsr #2
   210c0:	eor	r7, r7, r9
   210c4:	eor	lr, lr, ip
   210c8:	lsl	ip, r0, #25
   210cc:	orr	ip, ip, r1, lsr #7
   210d0:	lsl	r9, r1, #25
   210d4:	orr	r9, r9, r0, lsr #7
   210d8:	eor	r7, r7, r9
   210dc:	eor	lr, lr, ip
   210e0:	ldr	r3, [sp, #120]	; 0x78
   210e4:	orr	ip, r3, r1
   210e8:	orr	r9, r2, r0
   210ec:	and	ip, ip, r4
   210f0:	and	r9, r9, r5
   210f4:	and	fp, r3, r1
   210f8:	and	sl, r2, r0
   210fc:	orr	ip, ip, fp
   21100:	orr	r9, r9, sl
   21104:	adds	ip, r7, ip
   21108:	adc	lr, lr, r9
   2110c:	adds	ip, ip, r6
   21110:	str	ip, [sp, #128]	; 0x80
   21114:	adc	lr, lr, r8
   21118:	ldr	r3, [sp, #384]	; 0x180
   2111c:	lsr	r9, r3, #1
   21120:	ldr	r3, [sp, #388]	; 0x184
   21124:	orr	r9, r9, r3, lsl #31
   21128:	lsr	r8, r3, #1
   2112c:	ldr	r3, [sp, #384]	; 0x180
   21130:	orr	r8, r8, r3, lsl #31
   21134:	lsr	r7, r3, #8
   21138:	ldr	r3, [sp, #388]	; 0x184
   2113c:	orr	r7, r7, r3, lsl #24
   21140:	lsr	r6, r3, #8
   21144:	ldr	r3, [sp, #384]	; 0x180
   21148:	orr	r6, r6, r3, lsl #24
   2114c:	eor	r7, r7, r9
   21150:	eor	r8, r8, r6
   21154:	lsr	r6, r3, #7
   21158:	ldr	r3, [sp, #388]	; 0x184
   2115c:	orr	r6, r6, r3, lsl #25
   21160:	eor	r6, r6, r7
   21164:	eor	r8, r8, r3, lsr #7
   21168:	ldr	r3, [sp, #376]	; 0x178
   2116c:	adds	r6, r6, r3
   21170:	ldr	r3, [sp, #380]	; 0x17c
   21174:	adc	r7, r8, r3
   21178:	ldr	r9, [sp, #64]	; 0x40
   2117c:	adds	r6, r6, r9
   21180:	ldr	fp, [sp, #68]	; 0x44
   21184:	adc	r7, r7, fp
   21188:	ldr	ip, [sp, #24]
   2118c:	lsr	fp, ip, #19
   21190:	ldr	r3, [sp, #100]	; 0x64
   21194:	orr	fp, fp, r3, lsl #13
   21198:	lsr	r8, r3, #19
   2119c:	orr	r8, r8, ip, lsl #13
   211a0:	lsl	sl, r3, #3
   211a4:	orr	sl, sl, ip, lsr #29
   211a8:	lsl	r9, ip, #3
   211ac:	orr	r9, r9, r3, lsr #29
   211b0:	eor	r9, r9, fp
   211b4:	eor	r8, r8, sl
   211b8:	ldr	ip, [sp, #24]
   211bc:	lsr	fp, ip, #6
   211c0:	orr	fp, fp, r3, lsl #26
   211c4:	eor	r9, r9, fp
   211c8:	eor	r8, r8, r3, lsr #6
   211cc:	adds	r6, r6, r9
   211d0:	mov	ip, r6
   211d4:	adc	r6, r7, r8
   211d8:	mov	r7, r6
   211dc:	ldr	r9, [sp, #16]
   211e0:	ldr	r6, [sp, #124]	; 0x7c
   211e4:	eor	r6, r9, r6
   211e8:	ldr	fp, [sp, #32]
   211ec:	mov	r8, fp
   211f0:	ldr	r3, [sp, #44]	; 0x2c
   211f4:	eor	r8, r8, r3
   211f8:	ldr	r3, [sp, #132]	; 0x84
   211fc:	and	r6, r6, r3
   21200:	ldr	sl, [sp, #8]
   21204:	and	r8, r8, sl
   21208:	eor	r6, r6, r9
   2120c:	eor	r8, r8, fp
   21210:	movw	sl, #57259	; 0xdfab
   21214:	movt	sl, #61030	; 0xee66
   21218:	movw	r9, #20818	; 0x5152
   2121c:	movt	r9, #38974	; 0x983e
   21220:	str	ip, [sp, #12]
   21224:	adds	sl, ip, sl
   21228:	str	r7, [sp, #108]	; 0x6c
   2122c:	adc	r9, r7, r9
   21230:	ldr	r7, [sp, #48]	; 0x30
   21234:	adds	r7, sl, r7
   21238:	ldr	sl, [sp, #52]	; 0x34
   2123c:	adc	r9, r9, sl
   21240:	adds	r7, r6, r7
   21244:	adc	r9, r8, r9
   21248:	lsr	sl, r3, #14
   2124c:	ldr	ip, [sp, #8]
   21250:	orr	sl, sl, ip, lsl #18
   21254:	lsr	r8, ip, #14
   21258:	orr	fp, r8, r3, lsl #18
   2125c:	lsr	r6, r3, #18
   21260:	orr	r6, r6, ip, lsl #14
   21264:	lsr	r8, ip, #18
   21268:	orr	r8, r8, r3, lsl #14
   2126c:	eor	sl, sl, r6
   21270:	eor	r8, r8, fp
   21274:	lsl	fp, ip, #23
   21278:	orr	fp, fp, r3, lsr #9
   2127c:	lsl	r6, r3, #23
   21280:	orr	r6, r6, ip, lsr #9
   21284:	eor	r6, r6, sl
   21288:	eor	r8, r8, fp
   2128c:	adds	r6, r7, r6
   21290:	adc	r8, r9, r8
   21294:	adds	r4, r4, r6
   21298:	str	r4, [sp, #52]	; 0x34
   2129c:	adc	r5, r5, r8
   212a0:	str	r5, [sp, #36]	; 0x24
   212a4:	ldr	ip, [sp, #128]	; 0x80
   212a8:	lsr	r7, ip, #28
   212ac:	orr	r9, r7, lr, lsl #4
   212b0:	lsr	r5, lr, #28
   212b4:	orr	r5, r5, ip, lsl #4
   212b8:	lsl	r4, lr, #30
   212bc:	orr	r4, r4, ip, lsr #2
   212c0:	lsl	r7, ip, #30
   212c4:	orr	r7, r7, lr, lsr #2
   212c8:	eor	r7, r7, r9
   212cc:	eor	r5, r5, r4
   212d0:	lsl	r4, lr, #25
   212d4:	orr	r4, r4, ip, lsr #7
   212d8:	lsl	r9, ip, #25
   212dc:	orr	r9, r9, lr, lsr #7
   212e0:	eor	r7, r7, r9
   212e4:	eor	r5, r5, r4
   212e8:	orr	r4, r1, ip
   212ec:	orr	r9, r0, lr
   212f0:	ldr	sl, [sp, #120]	; 0x78
   212f4:	and	r4, r4, sl
   212f8:	and	r9, r9, r2
   212fc:	and	fp, r1, ip
   21300:	and	sl, r0, lr
   21304:	orr	r4, r4, fp
   21308:	orr	r9, r9, sl
   2130c:	adds	r4, r7, r4
   21310:	adc	r5, r5, r9
   21314:	adds	r4, r4, r6
   21318:	adc	r5, r5, r8
   2131c:	ldr	r8, [sp, #392]	; 0x188
   21320:	lsr	r9, r8, #1
   21324:	ldr	r8, [sp, #396]	; 0x18c
   21328:	orr	r9, r9, r8, lsl #31
   2132c:	lsr	r8, r8, #1
   21330:	ldr	r6, [sp, #392]	; 0x188
   21334:	orr	r8, r8, r6, lsl #31
   21338:	lsr	r7, r6, #8
   2133c:	ldr	r6, [sp, #396]	; 0x18c
   21340:	orr	r7, r7, r6, lsl #24
   21344:	lsr	r6, r6, #8
   21348:	ldr	sl, [sp, #392]	; 0x188
   2134c:	orr	r6, r6, sl, lsl #24
   21350:	eor	r7, r7, r9
   21354:	eor	r8, r8, r6
   21358:	lsr	r6, sl, #7
   2135c:	ldr	sl, [sp, #396]	; 0x18c
   21360:	orr	r6, r6, sl, lsl #25
   21364:	eor	r6, r6, r7
   21368:	eor	r8, r8, sl, lsr #7
   2136c:	ldr	r7, [sp, #384]	; 0x180
   21370:	adds	r6, r6, r7
   21374:	ldr	r7, [sp, #388]	; 0x184
   21378:	adc	r7, r8, r7
   2137c:	ldr	r8, [sp, #20]
   21380:	adds	r6, r6, r8
   21384:	ldr	r9, [sp, #72]	; 0x48
   21388:	adc	r7, r7, r9
   2138c:	ldr	r9, [sp, #28]
   21390:	lsr	fp, r9, #19
   21394:	ldr	ip, [sp, #104]	; 0x68
   21398:	orr	fp, fp, ip, lsl #13
   2139c:	lsr	r8, ip, #19
   213a0:	orr	r8, r8, r9, lsl #13
   213a4:	lsl	sl, ip, #3
   213a8:	orr	sl, sl, r9, lsr #29
   213ac:	lsl	r9, r9, #3
   213b0:	orr	r9, r9, ip, lsr #29
   213b4:	eor	r9, r9, fp
   213b8:	eor	r8, r8, sl
   213bc:	ldr	sl, [sp, #28]
   213c0:	lsr	fp, sl, #6
   213c4:	orr	fp, fp, ip, lsl #26
   213c8:	eor	r9, r9, fp
   213cc:	eor	r8, r8, ip, lsr #6
   213d0:	adds	r6, r6, r9
   213d4:	mov	ip, r6
   213d8:	adc	r6, r7, r8
   213dc:	mov	r7, r6
   213e0:	ldr	sl, [sp, #124]	; 0x7c
   213e4:	mov	r6, sl
   213e8:	eor	r6, r6, r3
   213ec:	ldr	r9, [sp, #44]	; 0x2c
   213f0:	mov	r8, r9
   213f4:	ldr	r3, [sp, #8]
   213f8:	eor	r8, r8, r3
   213fc:	ldr	fp, [sp, #52]	; 0x34
   21400:	and	r6, r6, fp
   21404:	ldr	r3, [sp, #36]	; 0x24
   21408:	and	r8, r8, r3
   2140c:	eor	r6, r6, sl
   21410:	eor	r8, r8, r9
   21414:	movw	sl, #12816	; 0x3210
   21418:	movt	sl, #11700	; 0x2db4
   2141c:	movw	r9, #50797	; 0xc66d
   21420:	movt	r9, #43057	; 0xa831
   21424:	str	ip, [sp, #112]	; 0x70
   21428:	adds	sl, ip, sl
   2142c:	str	r7, [sp, #116]	; 0x74
   21430:	adc	r9, r7, r9
   21434:	ldr	r7, [sp, #16]
   21438:	adds	r7, sl, r7
   2143c:	ldr	sl, [sp, #32]
   21440:	adc	r9, r9, sl
   21444:	adds	r7, r6, r7
   21448:	adc	r9, r8, r9
   2144c:	mov	r6, fp
   21450:	lsr	sl, fp, #14
   21454:	ldr	ip, [sp, #36]	; 0x24
   21458:	orr	sl, sl, ip, lsl #18
   2145c:	lsr	r8, ip, #14
   21460:	mov	r3, fp
   21464:	orr	fp, r8, fp, lsl #18
   21468:	lsr	r6, r6, #18
   2146c:	orr	r6, r6, ip, lsl #14
   21470:	lsr	r8, ip, #18
   21474:	orr	r8, r8, r3, lsl #14
   21478:	eor	sl, sl, r6
   2147c:	eor	r8, r8, fp
   21480:	lsl	fp, ip, #23
   21484:	orr	fp, fp, r3, lsr #9
   21488:	lsl	r6, r3, #23
   2148c:	orr	r6, r6, ip, lsr #9
   21490:	eor	r6, r6, sl
   21494:	eor	r8, r8, fp
   21498:	adds	r6, r7, r6
   2149c:	adc	r8, r9, r8
   214a0:	ldr	r3, [sp, #120]	; 0x78
   214a4:	adds	r3, r3, r6
   214a8:	str	r3, [sp, #40]	; 0x28
   214ac:	adc	r2, r2, r8
   214b0:	str	r2, [sp, #4]
   214b4:	lsr	r7, r4, #28
   214b8:	orr	r9, r7, r5, lsl #4
   214bc:	lsr	r2, r5, #28
   214c0:	orr	r2, r2, r4, lsl #4
   214c4:	lsl	r3, r5, #30
   214c8:	orr	r3, r3, r4, lsr #2
   214cc:	lsl	r7, r4, #30
   214d0:	orr	r7, r7, r5, lsr #2
   214d4:	eor	r7, r7, r9
   214d8:	eor	r2, r2, r3
   214dc:	lsl	r3, r5, #25
   214e0:	orr	r3, r3, r4, lsr #7
   214e4:	lsl	r9, r4, #25
   214e8:	orr	r9, r9, r5, lsr #7
   214ec:	eor	r7, r7, r9
   214f0:	eor	r2, r2, r3
   214f4:	ldr	ip, [sp, #128]	; 0x80
   214f8:	orr	r3, ip, r4
   214fc:	orr	r9, lr, r5
   21500:	and	r3, r3, r1
   21504:	and	r9, r9, r0
   21508:	and	fp, ip, r4
   2150c:	and	sl, lr, r5
   21510:	orr	r3, r3, fp
   21514:	orr	r9, r9, sl
   21518:	adds	r3, r7, r3
   2151c:	adc	r2, r2, r9
   21520:	adds	r3, r3, r6
   21524:	adc	r2, r2, r8
   21528:	ldr	r8, [sp, #400]	; 0x190
   2152c:	lsr	r9, r8, #1
   21530:	ldr	r8, [sp, #404]	; 0x194
   21534:	orr	r9, r9, r8, lsl #31
   21538:	lsr	r8, r8, #1
   2153c:	ldr	r6, [sp, #400]	; 0x190
   21540:	orr	r8, r8, r6, lsl #31
   21544:	lsr	r7, r6, #8
   21548:	ldr	r6, [sp, #404]	; 0x194
   2154c:	orr	r7, r7, r6, lsl #24
   21550:	lsr	r6, r6, #8
   21554:	ldr	fp, [sp, #400]	; 0x190
   21558:	orr	r6, r6, fp, lsl #24
   2155c:	eor	r7, r7, r9
   21560:	eor	r8, r8, r6
   21564:	lsr	r6, fp, #7
   21568:	ldr	fp, [sp, #404]	; 0x194
   2156c:	orr	r6, r6, fp, lsl #25
   21570:	eor	r6, r6, r7
   21574:	eor	r8, r8, fp, lsr #7
   21578:	ldr	r7, [sp, #392]	; 0x188
   2157c:	adds	r6, r6, r7
   21580:	ldr	r7, [sp, #396]	; 0x18c
   21584:	adc	r7, r8, r7
   21588:	ldr	r8, [sp, #76]	; 0x4c
   2158c:	adds	r6, r6, r8
   21590:	ldr	r8, [sp, #80]	; 0x50
   21594:	adc	r7, r7, r8
   21598:	ldr	ip, [sp, #12]
   2159c:	lsr	fp, ip, #19
   215a0:	ldr	r9, [sp, #108]	; 0x6c
   215a4:	orr	fp, fp, r9, lsl #13
   215a8:	lsr	r8, r9, #19
   215ac:	orr	r8, r8, ip, lsl #13
   215b0:	mov	ip, r9
   215b4:	lsl	sl, r9, #3
   215b8:	ldr	r9, [sp, #12]
   215bc:	orr	sl, sl, r9, lsr #29
   215c0:	lsl	r9, r9, #3
   215c4:	orr	r9, r9, ip, lsr #29
   215c8:	eor	r9, r9, fp
   215cc:	eor	r8, r8, sl
   215d0:	ldr	sl, [sp, #12]
   215d4:	lsr	fp, sl, #6
   215d8:	orr	fp, fp, ip, lsl #26
   215dc:	eor	r9, r9, fp
   215e0:	eor	r8, r8, ip, lsr #6
   215e4:	adds	r6, r6, r9
   215e8:	mov	fp, r6
   215ec:	adc	r6, r7, r8
   215f0:	mov	r7, r6
   215f4:	ldr	r9, [sp, #132]	; 0x84
   215f8:	mov	r6, r9
   215fc:	ldr	r8, [sp, #52]	; 0x34
   21600:	eor	r6, r6, r8
   21604:	ldr	ip, [sp, #8]
   21608:	mov	r8, ip
   2160c:	ldr	sl, [sp, #36]	; 0x24
   21610:	eor	r8, r8, sl
   21614:	ldr	sl, [sp, #40]	; 0x28
   21618:	and	r6, r6, sl
   2161c:	ldr	sl, [sp, #4]
   21620:	and	r8, r8, sl
   21624:	eor	r6, r6, r9
   21628:	eor	r8, r8, ip
   2162c:	movw	sl, #8511	; 0x213f
   21630:	movt	sl, #39163	; 0x98fb
   21634:	movw	r9, #10184	; 0x27c8
   21638:	movt	r9, #45059	; 0xb003
   2163c:	str	fp, [sp, #32]
   21640:	adds	sl, fp, sl
   21644:	str	r7, [sp, #16]
   21648:	adc	r9, r7, r9
   2164c:	ldr	r7, [sp, #124]	; 0x7c
   21650:	adds	r7, sl, r7
   21654:	ldr	sl, [sp, #44]	; 0x2c
   21658:	adc	r9, r9, sl
   2165c:	adds	r7, r6, r7
   21660:	adc	r9, r8, r9
   21664:	ldr	ip, [sp, #40]	; 0x28
   21668:	lsr	sl, ip, #14
   2166c:	ldr	r8, [sp, #4]
   21670:	orr	sl, sl, r8, lsl #18
   21674:	lsr	r8, r8, #14
   21678:	orr	fp, r8, ip, lsl #18
   2167c:	lsr	r6, ip, #18
   21680:	ldr	r8, [sp, #4]
   21684:	orr	r6, r6, r8, lsl #14
   21688:	lsr	r8, r8, #18
   2168c:	orr	r8, r8, ip, lsl #14
   21690:	eor	sl, sl, r6
   21694:	eor	r8, r8, fp
   21698:	ldr	r6, [sp, #4]
   2169c:	lsl	fp, r6, #23
   216a0:	orr	fp, fp, ip, lsr #9
   216a4:	lsl	r6, ip, #23
   216a8:	ldr	ip, [sp, #4]
   216ac:	orr	r6, r6, ip, lsr #9
   216b0:	eor	r6, r6, sl
   216b4:	eor	r8, r8, fp
   216b8:	adds	r6, r7, r6
   216bc:	adc	r8, r9, r8
   216c0:	adds	r1, r1, r6
   216c4:	str	r1, [sp, #148]	; 0x94
   216c8:	adc	r0, r0, r8
   216cc:	str	r0, [sp, #44]	; 0x2c
   216d0:	lsr	r7, r3, #28
   216d4:	orr	r9, r7, r2, lsl #4
   216d8:	lsr	r0, r2, #28
   216dc:	orr	r0, r0, r3, lsl #4
   216e0:	lsl	r1, r2, #30
   216e4:	orr	r1, r1, r3, lsr #2
   216e8:	lsl	r7, r3, #30
   216ec:	orr	r7, r7, r2, lsr #2
   216f0:	eor	r7, r7, r9
   216f4:	eor	r0, r0, r1
   216f8:	lsl	r1, r2, #25
   216fc:	orr	r1, r1, r3, lsr #7
   21700:	lsl	r9, r3, #25
   21704:	orr	r9, r9, r2, lsr #7
   21708:	eor	r7, r7, r9
   2170c:	eor	r0, r0, r1
   21710:	orr	r1, r4, r3
   21714:	orr	r9, r5, r2
   21718:	ldr	ip, [sp, #128]	; 0x80
   2171c:	and	r1, r1, ip
   21720:	and	r9, r9, lr
   21724:	and	fp, r4, r3
   21728:	and	sl, r5, r2
   2172c:	orr	r1, r1, fp
   21730:	orr	r9, r9, sl
   21734:	adds	r1, r7, r1
   21738:	adc	r0, r0, r9
   2173c:	adds	r1, r1, r6
   21740:	str	r1, [sp, #152]	; 0x98
   21744:	adc	r0, r0, r8
   21748:	ldr	r8, [sp, #408]	; 0x198
   2174c:	lsr	r9, r8, #1
   21750:	ldr	r8, [sp, #412]	; 0x19c
   21754:	orr	r9, r9, r8, lsl #31
   21758:	lsr	r8, r8, #1
   2175c:	ldr	r1, [sp, #408]	; 0x198
   21760:	orr	r8, r8, r1, lsl #31
   21764:	lsr	r7, r1, #8
   21768:	ldr	r1, [sp, #412]	; 0x19c
   2176c:	orr	r7, r7, r1, lsl #24
   21770:	lsr	r6, r1, #8
   21774:	ldr	r1, [sp, #408]	; 0x198
   21778:	orr	r6, r6, r1, lsl #24
   2177c:	eor	r7, r7, r9
   21780:	eor	r8, r8, r6
   21784:	lsr	r6, r1, #7
   21788:	ldr	r1, [sp, #412]	; 0x19c
   2178c:	orr	r6, r6, r1, lsl #25
   21790:	eor	r6, r6, r7
   21794:	eor	r8, r8, r1, lsr #7
   21798:	ldr	r1, [sp, #400]	; 0x190
   2179c:	adds	r6, r6, r1
   217a0:	ldr	r1, [sp, #404]	; 0x194
   217a4:	adc	r7, r8, r1
   217a8:	ldr	r1, [sp, #84]	; 0x54
   217ac:	adds	r6, r6, r1
   217b0:	ldr	r8, [sp, #88]	; 0x58
   217b4:	adc	r7, r7, r8
   217b8:	ldr	r1, [sp, #112]	; 0x70
   217bc:	lsr	fp, r1, #19
   217c0:	ldr	ip, [sp, #116]	; 0x74
   217c4:	orr	fp, fp, ip, lsl #13
   217c8:	lsr	r8, ip, #19
   217cc:	orr	r8, r8, r1, lsl #13
   217d0:	lsl	sl, ip, #3
   217d4:	orr	sl, sl, r1, lsr #29
   217d8:	lsl	r9, r1, #3
   217dc:	orr	r9, r9, ip, lsr #29
   217e0:	eor	r9, r9, fp
   217e4:	eor	r8, r8, sl
   217e8:	lsr	fp, r1, #6
   217ec:	orr	fp, fp, ip, lsl #26
   217f0:	eor	r9, r9, fp
   217f4:	eor	r8, r8, ip, lsr #6
   217f8:	adds	r1, r6, r9
   217fc:	mov	fp, r1
   21800:	adc	r1, r7, r8
   21804:	ldr	r7, [sp, #52]	; 0x34
   21808:	ldr	r6, [sp, #40]	; 0x28
   2180c:	eor	r6, r7, r6
   21810:	ldr	r9, [sp, #36]	; 0x24
   21814:	mov	r8, r9
   21818:	ldr	sl, [sp, #4]
   2181c:	eor	r8, r8, sl
   21820:	ldr	ip, [sp, #148]	; 0x94
   21824:	and	r6, r6, ip
   21828:	ldr	sl, [sp, #44]	; 0x2c
   2182c:	and	r8, r8, sl
   21830:	eor	r6, r6, r7
   21834:	eor	r8, r8, r9
   21838:	movw	sl, #3812	; 0xee4
   2183c:	movt	sl, #48879	; 0xbeef
   21840:	movw	r9, #32711	; 0x7fc7
   21844:	movt	r9, #48985	; 0xbf59
   21848:	str	fp, [sp, #120]	; 0x78
   2184c:	adds	sl, fp, sl
   21850:	str	r1, [sp, #124]	; 0x7c
   21854:	adc	r9, r1, r9
   21858:	ldr	r7, [sp, #132]	; 0x84
   2185c:	adds	r7, sl, r7
   21860:	ldr	r1, [sp, #8]
   21864:	adc	r9, r9, r1
   21868:	adds	r7, r6, r7
   2186c:	adc	r9, r8, r9
   21870:	mov	r1, ip
   21874:	lsr	sl, ip, #14
   21878:	ldr	ip, [sp, #44]	; 0x2c
   2187c:	orr	sl, sl, ip, lsl #18
   21880:	lsr	r8, ip, #14
   21884:	orr	fp, r8, r1, lsl #18
   21888:	lsr	r6, r1, #18
   2188c:	orr	r6, r6, ip, lsl #14
   21890:	lsr	r8, ip, #18
   21894:	orr	r8, r8, r1, lsl #14
   21898:	eor	sl, sl, r6
   2189c:	eor	r8, r8, fp
   218a0:	lsl	fp, ip, #23
   218a4:	orr	fp, fp, r1, lsr #9
   218a8:	lsl	r6, r1, #23
   218ac:	orr	r6, r6, ip, lsr #9
   218b0:	eor	r6, r6, sl
   218b4:	eor	r8, r8, fp
   218b8:	adds	r6, r7, r6
   218bc:	adc	r8, r9, r8
   218c0:	ldr	ip, [sp, #128]	; 0x80
   218c4:	adds	r7, ip, r6
   218c8:	str	r7, [sp, #48]	; 0x30
   218cc:	adc	lr, lr, r8
   218d0:	str	lr, [sp, #8]
   218d4:	ldr	r1, [sp, #152]	; 0x98
   218d8:	lsr	r7, r1, #28
   218dc:	orr	r9, r7, r0, lsl #4
   218e0:	lsr	lr, r0, #28
   218e4:	orr	lr, lr, r1, lsl #4
   218e8:	lsl	ip, r0, #30
   218ec:	orr	ip, ip, r1, lsr #2
   218f0:	lsl	r7, r1, #30
   218f4:	orr	r7, r7, r0, lsr #2
   218f8:	eor	r7, r7, r9
   218fc:	eor	lr, lr, ip
   21900:	lsl	ip, r0, #25
   21904:	orr	ip, ip, r1, lsr #7
   21908:	lsl	r9, r1, #25
   2190c:	orr	r9, r9, r0, lsr #7
   21910:	eor	r7, r7, r9
   21914:	eor	lr, lr, ip
   21918:	orr	ip, r3, r1
   2191c:	orr	r9, r2, r0
   21920:	and	ip, ip, r4
   21924:	and	r9, r9, r5
   21928:	and	fp, r3, r1
   2192c:	and	sl, r2, r0
   21930:	orr	ip, ip, fp
   21934:	orr	r9, r9, sl
   21938:	adds	ip, r7, ip
   2193c:	adc	lr, lr, r9
   21940:	adds	ip, ip, r6
   21944:	adc	lr, lr, r8
   21948:	ldr	r8, [sp, #416]	; 0x1a0
   2194c:	lsr	r9, r8, #1
   21950:	ldr	r8, [sp, #420]	; 0x1a4
   21954:	orr	r9, r9, r8, lsl #31
   21958:	lsr	r8, r8, #1
   2195c:	ldr	r7, [sp, #416]	; 0x1a0
   21960:	orr	r8, r8, r7, lsl #31
   21964:	lsr	r7, r7, #8
   21968:	ldr	r6, [sp, #420]	; 0x1a4
   2196c:	orr	r7, r7, r6, lsl #24
   21970:	lsr	r6, r6, #8
   21974:	ldr	r1, [sp, #416]	; 0x1a0
   21978:	orr	r6, r6, r1, lsl #24
   2197c:	eor	r7, r7, r9
   21980:	eor	r8, r8, r6
   21984:	lsr	r6, r1, #7
   21988:	ldr	r1, [sp, #420]	; 0x1a4
   2198c:	orr	r6, r6, r1, lsl #25
   21990:	eor	r6, r6, r7
   21994:	eor	r8, r8, r1, lsr #7
   21998:	ldr	r7, [sp, #408]	; 0x198
   2199c:	adds	r6, r6, r7
   219a0:	ldr	r7, [sp, #412]	; 0x19c
   219a4:	adc	r7, r8, r7
   219a8:	ldr	r9, [sp, #92]	; 0x5c
   219ac:	adds	r6, r6, r9
   219b0:	ldr	r9, [sp, #96]	; 0x60
   219b4:	adc	r7, r7, r9
   219b8:	ldr	r1, [sp, #32]
   219bc:	lsr	fp, r1, #19
   219c0:	ldr	r9, [sp, #16]
   219c4:	orr	fp, fp, r9, lsl #13
   219c8:	lsr	r8, r9, #19
   219cc:	orr	r8, r8, r1, lsl #13
   219d0:	lsl	sl, r9, #3
   219d4:	orr	sl, sl, r1, lsr #29
   219d8:	lsl	r9, r1, #3
   219dc:	ldr	r1, [sp, #16]
   219e0:	orr	r9, r9, r1, lsr #29
   219e4:	eor	r9, r9, fp
   219e8:	eor	r8, r8, sl
   219ec:	ldr	r1, [sp, #32]
   219f0:	lsr	fp, r1, #6
   219f4:	ldr	sl, [sp, #16]
   219f8:	orr	fp, fp, sl, lsl #26
   219fc:	eor	r9, r9, fp
   21a00:	eor	r8, r8, sl, lsr #6
   21a04:	adds	r6, r6, r9
   21a08:	mov	fp, r6
   21a0c:	adc	r7, r7, r8
   21a10:	ldr	r9, [sp, #40]	; 0x28
   21a14:	ldr	r6, [sp, #148]	; 0x94
   21a18:	eor	r6, r9, r6
   21a1c:	ldr	r1, [sp, #4]
   21a20:	mov	r8, r1
   21a24:	ldr	sl, [sp, #44]	; 0x2c
   21a28:	eor	r8, r8, sl
   21a2c:	ldr	sl, [sp, #48]	; 0x30
   21a30:	and	r6, r6, sl
   21a34:	ldr	sl, [sp, #8]
   21a38:	and	r8, r8, sl
   21a3c:	eor	r6, r6, r9
   21a40:	eor	r8, r8, r1
   21a44:	movw	sl, #36802	; 0x8fc2
   21a48:	movt	sl, #15784	; 0x3da8
   21a4c:	movw	r9, #3059	; 0xbf3
   21a50:	movt	r9, #50912	; 0xc6e0
   21a54:	str	fp, [sp, #128]	; 0x80
   21a58:	adds	sl, fp, sl
   21a5c:	str	r7, [sp, #132]	; 0x84
   21a60:	adc	r9, r7, r9
   21a64:	ldr	r7, [sp, #52]	; 0x34
   21a68:	adds	r7, sl, r7
   21a6c:	ldr	fp, [sp, #36]	; 0x24
   21a70:	adc	r9, r9, fp
   21a74:	adds	r7, r6, r7
   21a78:	adc	r9, r8, r9
   21a7c:	ldr	r1, [sp, #48]	; 0x30
   21a80:	lsr	sl, r1, #14
   21a84:	ldr	r8, [sp, #8]
   21a88:	orr	sl, sl, r8, lsl #18
   21a8c:	lsr	r8, r8, #14
   21a90:	orr	fp, r8, r1, lsl #18
   21a94:	lsr	r6, r1, #18
   21a98:	ldr	r8, [sp, #8]
   21a9c:	orr	r6, r6, r8, lsl #14
   21aa0:	lsr	r8, r8, #18
   21aa4:	orr	r8, r8, r1, lsl #14
   21aa8:	eor	sl, sl, r6
   21aac:	eor	r8, r8, fp
   21ab0:	ldr	r6, [sp, #8]
   21ab4:	lsl	fp, r6, #23
   21ab8:	orr	fp, fp, r1, lsr #9
   21abc:	lsl	r6, r1, #23
   21ac0:	ldr	r1, [sp, #8]
   21ac4:	orr	r6, r6, r1, lsr #9
   21ac8:	eor	r6, r6, sl
   21acc:	eor	r8, r8, fp
   21ad0:	adds	r6, r7, r6
   21ad4:	adc	r8, r9, r8
   21ad8:	adds	r4, r4, r6
   21adc:	str	r4, [sp, #52]	; 0x34
   21ae0:	adc	r5, r5, r8
   21ae4:	str	r5, [sp, #164]	; 0xa4
   21ae8:	lsr	r7, ip, #28
   21aec:	orr	r9, r7, lr, lsl #4
   21af0:	lsr	r5, lr, #28
   21af4:	orr	r5, r5, ip, lsl #4
   21af8:	lsl	r4, lr, #30
   21afc:	orr	r4, r4, ip, lsr #2
   21b00:	lsl	r7, ip, #30
   21b04:	orr	r7, r7, lr, lsr #2
   21b08:	eor	r7, r7, r9
   21b0c:	eor	r5, r5, r4
   21b10:	lsl	r4, lr, #25
   21b14:	orr	r4, r4, ip, lsr #7
   21b18:	lsl	r9, ip, #25
   21b1c:	orr	r9, r9, lr, lsr #7
   21b20:	eor	r7, r7, r9
   21b24:	eor	r5, r5, r4
   21b28:	ldr	r1, [sp, #152]	; 0x98
   21b2c:	orr	r4, r1, ip
   21b30:	orr	r9, r0, lr
   21b34:	and	r4, r4, r3
   21b38:	and	r9, r9, r2
   21b3c:	and	fp, r1, ip
   21b40:	and	sl, r0, lr
   21b44:	orr	r4, r4, fp
   21b48:	orr	r9, r9, sl
   21b4c:	adds	r4, r7, r4
   21b50:	adc	r5, r5, r9
   21b54:	adds	r4, r4, r6
   21b58:	adc	r1, r5, r8
   21b5c:	str	r1, [sp, #168]	; 0xa8
   21b60:	ldr	r5, [sp, #424]	; 0x1a8
   21b64:	lsr	r9, r5, #1
   21b68:	ldr	r5, [sp, #428]	; 0x1ac
   21b6c:	orr	r9, r9, r5, lsl #31
   21b70:	lsr	r8, r5, #1
   21b74:	ldr	r5, [sp, #424]	; 0x1a8
   21b78:	orr	r8, r8, r5, lsl #31
   21b7c:	lsr	r7, r5, #8
   21b80:	ldr	r5, [sp, #428]	; 0x1ac
   21b84:	orr	r7, r7, r5, lsl #24
   21b88:	lsr	r6, r5, #8
   21b8c:	ldr	r5, [sp, #424]	; 0x1a8
   21b90:	orr	r6, r6, r5, lsl #24
   21b94:	eor	r7, r7, r9
   21b98:	eor	r8, r8, r6
   21b9c:	lsr	r6, r5, #7
   21ba0:	ldr	r5, [sp, #428]	; 0x1ac
   21ba4:	orr	r6, r6, r5, lsl #25
   21ba8:	eor	r6, r6, r7
   21bac:	eor	r8, r8, r5, lsr #7
   21bb0:	ldr	r5, [sp, #416]	; 0x1a0
   21bb4:	adds	r6, r6, r5
   21bb8:	ldr	r5, [sp, #420]	; 0x1a4
   21bbc:	adc	r7, r8, r5
   21bc0:	ldr	r9, [sp, #24]
   21bc4:	adds	r6, r6, r9
   21bc8:	ldr	r8, [sp, #100]	; 0x64
   21bcc:	adc	r7, r7, r8
   21bd0:	ldr	r5, [sp, #120]	; 0x78
   21bd4:	lsr	fp, r5, #19
   21bd8:	ldr	r1, [sp, #124]	; 0x7c
   21bdc:	orr	fp, fp, r1, lsl #13
   21be0:	lsr	r8, r1, #19
   21be4:	orr	r8, r8, r5, lsl #13
   21be8:	lsl	sl, r1, #3
   21bec:	orr	sl, sl, r5, lsr #29
   21bf0:	lsl	r9, r5, #3
   21bf4:	orr	r9, r9, r1, lsr #29
   21bf8:	eor	r9, r9, fp
   21bfc:	eor	r8, r8, sl
   21c00:	lsr	fp, r5, #6
   21c04:	orr	fp, fp, r1, lsl #26
   21c08:	eor	r9, r9, fp
   21c0c:	eor	r8, r8, r1, lsr #6
   21c10:	adds	r6, r6, r9
   21c14:	mov	r1, r6
   21c18:	adc	r6, r7, r8
   21c1c:	mov	r7, r6
   21c20:	ldr	r9, [sp, #148]	; 0x94
   21c24:	ldr	r6, [sp, #48]	; 0x30
   21c28:	eor	r6, r9, r6
   21c2c:	ldr	fp, [sp, #44]	; 0x2c
   21c30:	mov	r8, fp
   21c34:	ldr	sl, [sp, #8]
   21c38:	eor	r8, r8, sl
   21c3c:	ldr	sl, [sp, #52]	; 0x34
   21c40:	and	r6, r6, sl
   21c44:	ldr	r5, [sp, #164]	; 0xa4
   21c48:	and	r8, r8, r5
   21c4c:	eor	r6, r6, r9
   21c50:	eor	r8, r8, fp
   21c54:	movw	sl, #42789	; 0xa725
   21c58:	movt	sl, #37642	; 0x930a
   21c5c:	movw	r9, #37191	; 0x9147
   21c60:	movt	r9, #54695	; 0xd5a7
   21c64:	str	r1, [sp, #36]	; 0x24
   21c68:	adds	sl, r1, sl
   21c6c:	str	r7, [sp, #136]	; 0x88
   21c70:	adc	r9, r7, r9
   21c74:	ldr	r7, [sp, #40]	; 0x28
   21c78:	adds	r7, sl, r7
   21c7c:	ldr	r1, [sp, #4]
   21c80:	adc	r9, r9, r1
   21c84:	adds	r7, r6, r7
   21c88:	adc	r9, r8, r9
   21c8c:	ldr	r1, [sp, #52]	; 0x34
   21c90:	lsr	sl, r1, #14
   21c94:	orr	sl, sl, r5, lsl #18
   21c98:	lsr	r8, r5, #14
   21c9c:	orr	fp, r8, r1, lsl #18
   21ca0:	lsr	r6, r1, #18
   21ca4:	orr	r6, r6, r5, lsl #14
   21ca8:	lsr	r8, r5, #18
   21cac:	orr	r8, r8, r1, lsl #14
   21cb0:	eor	sl, sl, r6
   21cb4:	eor	r8, r8, fp
   21cb8:	lsl	fp, r5, #23
   21cbc:	orr	fp, fp, r1, lsr #9
   21cc0:	lsl	r6, r1, #23
   21cc4:	orr	r6, r6, r5, lsr #9
   21cc8:	eor	r6, r6, sl
   21ccc:	eor	r8, r8, fp
   21cd0:	adds	r6, r7, r6
   21cd4:	adc	r8, r9, r8
   21cd8:	adds	r3, r3, r6
   21cdc:	str	r3, [sp, #4]
   21ce0:	adc	r2, r2, r8
   21ce4:	str	r2, [sp, #172]	; 0xac
   21ce8:	lsr	r7, r4, #28
   21cec:	ldr	r1, [sp, #168]	; 0xa8
   21cf0:	orr	r9, r7, r1, lsl #4
   21cf4:	lsr	r2, r1, #28
   21cf8:	orr	r2, r2, r4, lsl #4
   21cfc:	lsl	r3, r1, #30
   21d00:	orr	r3, r3, r4, lsr #2
   21d04:	lsl	r7, r4, #30
   21d08:	orr	r7, r7, r1, lsr #2
   21d0c:	eor	r7, r7, r9
   21d10:	eor	r2, r2, r3
   21d14:	lsl	r3, r1, #25
   21d18:	orr	r3, r3, r4, lsr #7
   21d1c:	lsl	r9, r4, #25
   21d20:	orr	r9, r9, r1, lsr #7
   21d24:	eor	r7, r7, r9
   21d28:	eor	r2, r2, r3
   21d2c:	orr	r3, ip, r4
   21d30:	orr	r9, lr, r1
   21d34:	ldr	r5, [sp, #152]	; 0x98
   21d38:	and	r3, r3, r5
   21d3c:	and	r9, r9, r0
   21d40:	and	fp, ip, r4
   21d44:	and	sl, lr, r1
   21d48:	orr	r3, r3, fp
   21d4c:	orr	r9, r9, sl
   21d50:	adds	r3, r7, r3
   21d54:	adc	r2, r2, r9
   21d58:	adds	r3, r3, r6
   21d5c:	adc	r2, r2, r8
   21d60:	ldr	r5, [sp, #432]	; 0x1b0
   21d64:	lsr	r9, r5, #1
   21d68:	ldr	r5, [sp, #436]	; 0x1b4
   21d6c:	orr	r9, r9, r5, lsl #31
   21d70:	lsr	r8, r5, #1
   21d74:	ldr	r5, [sp, #432]	; 0x1b0
   21d78:	orr	r8, r8, r5, lsl #31
   21d7c:	lsr	r7, r5, #8
   21d80:	ldr	r5, [sp, #436]	; 0x1b4
   21d84:	orr	r7, r7, r5, lsl #24
   21d88:	lsr	r6, r5, #8
   21d8c:	ldr	r5, [sp, #432]	; 0x1b0
   21d90:	orr	r6, r6, r5, lsl #24
   21d94:	eor	r7, r7, r9
   21d98:	eor	r8, r8, r6
   21d9c:	lsr	r6, r5, #7
   21da0:	ldr	r5, [sp, #436]	; 0x1b4
   21da4:	orr	r6, r6, r5, lsl #25
   21da8:	eor	r6, r6, r7
   21dac:	eor	r8, r8, r5, lsr #7
   21db0:	ldr	r5, [sp, #424]	; 0x1a8
   21db4:	adds	r6, r6, r5
   21db8:	ldr	r5, [sp, #428]	; 0x1ac
   21dbc:	adc	r7, r8, r5
   21dc0:	ldr	r8, [sp, #28]
   21dc4:	adds	r6, r6, r8
   21dc8:	ldr	r9, [sp, #104]	; 0x68
   21dcc:	adc	r7, r7, r9
   21dd0:	ldr	r5, [sp, #128]	; 0x80
   21dd4:	lsr	fp, r5, #19
   21dd8:	ldr	r1, [sp, #132]	; 0x84
   21ddc:	orr	fp, fp, r1, lsl #13
   21de0:	lsr	r8, r1, #19
   21de4:	orr	r8, r8, r5, lsl #13
   21de8:	lsl	sl, r1, #3
   21dec:	orr	sl, sl, r5, lsr #29
   21df0:	lsl	r9, r5, #3
   21df4:	orr	r9, r9, r1, lsr #29
   21df8:	eor	r9, r9, fp
   21dfc:	eor	r8, r8, sl
   21e00:	lsr	fp, r5, #6
   21e04:	orr	fp, fp, r1, lsl #26
   21e08:	eor	r9, r9, fp
   21e0c:	eor	r8, r8, r1, lsr #6
   21e10:	adds	r6, r6, r9
   21e14:	mov	fp, r6
   21e18:	adc	r6, r7, r8
   21e1c:	mov	r7, r6
   21e20:	ldr	r9, [sp, #48]	; 0x30
   21e24:	ldr	r6, [sp, #52]	; 0x34
   21e28:	eor	r6, r9, r6
   21e2c:	ldr	r1, [sp, #8]
   21e30:	mov	r8, r1
   21e34:	ldr	sl, [sp, #164]	; 0xa4
   21e38:	eor	r8, r8, sl
   21e3c:	ldr	sl, [sp, #4]
   21e40:	and	r6, r6, sl
   21e44:	ldr	r5, [sp, #172]	; 0xac
   21e48:	and	r8, r8, r5
   21e4c:	eor	r6, r6, r9
   21e50:	eor	r8, r8, r1
   21e54:	movw	sl, #33391	; 0x826f
   21e58:	movt	sl, #57347	; 0xe003
   21e5c:	movw	r9, #25425	; 0x6351
   21e60:	movt	r9, #1738	; 0x6ca
   21e64:	str	fp, [sp, #140]	; 0x8c
   21e68:	adds	sl, fp, sl
   21e6c:	str	r7, [sp, #144]	; 0x90
   21e70:	adc	r9, r7, r9
   21e74:	ldr	r7, [sp, #148]	; 0x94
   21e78:	adds	r7, sl, r7
   21e7c:	ldr	fp, [sp, #44]	; 0x2c
   21e80:	adc	r9, r9, fp
   21e84:	adds	r7, r6, r7
   21e88:	adc	r9, r8, r9
   21e8c:	ldr	r1, [sp, #4]
   21e90:	lsr	sl, r1, #14
   21e94:	orr	sl, sl, r5, lsl #18
   21e98:	lsr	r8, r5, #14
   21e9c:	orr	fp, r8, r1, lsl #18
   21ea0:	lsr	r6, r1, #18
   21ea4:	orr	r6, r6, r5, lsl #14
   21ea8:	lsr	r8, r5, #18
   21eac:	orr	r8, r8, r1, lsl #14
   21eb0:	eor	sl, sl, r6
   21eb4:	eor	r8, r8, fp
   21eb8:	lsl	fp, r5, #23
   21ebc:	orr	fp, fp, r1, lsr #9
   21ec0:	lsl	r6, r1, #23
   21ec4:	orr	r6, r6, r5, lsr #9
   21ec8:	eor	r6, r6, sl
   21ecc:	eor	r8, r8, fp
   21ed0:	adds	r6, r7, r6
   21ed4:	adc	r8, r9, r8
   21ed8:	ldr	r7, [sp, #152]	; 0x98
   21edc:	adds	r7, r7, r6
   21ee0:	str	r7, [sp, #44]	; 0x2c
   21ee4:	adc	r0, r0, r8
   21ee8:	str	r0, [sp, #176]	; 0xb0
   21eec:	lsr	r7, r3, #28
   21ef0:	orr	r9, r7, r2, lsl #4
   21ef4:	lsr	r0, r2, #28
   21ef8:	orr	r0, r0, r3, lsl #4
   21efc:	lsl	r1, r2, #30
   21f00:	orr	r1, r1, r3, lsr #2
   21f04:	lsl	r7, r3, #30
   21f08:	orr	r7, r7, r2, lsr #2
   21f0c:	eor	r7, r7, r9
   21f10:	eor	r0, r0, r1
   21f14:	lsl	r1, r2, #25
   21f18:	orr	r1, r1, r3, lsr #7
   21f1c:	lsl	r9, r3, #25
   21f20:	orr	r9, r9, r2, lsr #7
   21f24:	eor	r7, r7, r9
   21f28:	eor	r0, r0, r1
   21f2c:	orr	r1, r4, r3
   21f30:	ldr	r5, [sp, #168]	; 0xa8
   21f34:	orr	r9, r5, r2
   21f38:	and	r1, r1, ip
   21f3c:	and	r9, r9, lr
   21f40:	and	fp, r4, r3
   21f44:	and	sl, r5, r2
   21f48:	orr	r1, r1, fp
   21f4c:	orr	r9, r9, sl
   21f50:	adds	r1, r7, r1
   21f54:	adc	r0, r0, r9
   21f58:	adds	r1, r1, r6
   21f5c:	adc	r0, r0, r8
   21f60:	str	r0, [sp, #180]	; 0xb4
   21f64:	ldr	r0, [sp, #56]	; 0x38
   21f68:	lsr	r9, r0, #1
   21f6c:	ldr	sl, [sp, #60]	; 0x3c
   21f70:	orr	r9, r9, sl, lsl #31
   21f74:	lsr	r8, sl, #1
   21f78:	orr	r8, r8, r0, lsl #31
   21f7c:	lsr	r7, r0, #8
   21f80:	orr	r7, r7, sl, lsl #24
   21f84:	lsr	r6, sl, #8
   21f88:	orr	r6, r6, r0, lsl #24
   21f8c:	eor	r7, r7, r9
   21f90:	eor	r8, r8, r6
   21f94:	lsr	r6, r0, #7
   21f98:	orr	r6, r6, sl, lsl #25
   21f9c:	eor	r6, r6, r7
   21fa0:	eor	r8, r8, sl, lsr #7
   21fa4:	ldr	r5, [sp, #432]	; 0x1b0
   21fa8:	adds	r6, r6, r5
   21fac:	ldr	r5, [sp, #436]	; 0x1b4
   21fb0:	adc	r7, r8, r5
   21fb4:	ldr	r0, [sp, #12]
   21fb8:	adds	r6, r6, r0
   21fbc:	ldr	r9, [sp, #108]	; 0x6c
   21fc0:	adc	r7, r7, r9
   21fc4:	ldr	r0, [sp, #36]	; 0x24
   21fc8:	lsr	fp, r0, #19
   21fcc:	ldr	r5, [sp, #136]	; 0x88
   21fd0:	orr	fp, fp, r5, lsl #13
   21fd4:	lsr	r8, r5, #19
   21fd8:	orr	r8, r8, r0, lsl #13
   21fdc:	lsl	sl, r5, #3
   21fe0:	orr	sl, sl, r0, lsr #29
   21fe4:	lsl	r9, r0, #3
   21fe8:	orr	r9, r9, r5, lsr #29
   21fec:	eor	r9, r9, fp
   21ff0:	eor	r8, r8, sl
   21ff4:	ldr	r0, [sp, #36]	; 0x24
   21ff8:	lsr	fp, r0, #6
   21ffc:	orr	fp, fp, r5, lsl #26
   22000:	eor	r9, r9, fp
   22004:	eor	r8, r8, r5, lsr #6
   22008:	adds	r0, r6, r9
   2200c:	adc	r6, r7, r8
   22010:	mov	r7, r6
   22014:	ldr	r9, [sp, #52]	; 0x34
   22018:	ldr	r6, [sp, #4]
   2201c:	eor	r6, r9, r6
   22020:	ldr	fp, [sp, #164]	; 0xa4
   22024:	mov	r8, fp
   22028:	ldr	sl, [sp, #172]	; 0xac
   2202c:	eor	r8, r8, sl
   22030:	ldr	sl, [sp, #44]	; 0x2c
   22034:	and	r6, r6, sl
   22038:	ldr	r5, [sp, #176]	; 0xb0
   2203c:	and	r8, r8, r5
   22040:	eor	r6, r6, r9
   22044:	eor	r8, r8, fp
   22048:	movw	sl, #28272	; 0x6e70
   2204c:	movt	sl, #2574	; 0xa0e
   22050:	movw	r9, #10599	; 0x2967
   22054:	movt	r9, #5161	; 0x1429
   22058:	str	r0, [sp, #148]	; 0x94
   2205c:	adds	sl, r0, sl
   22060:	str	r7, [sp, #152]	; 0x98
   22064:	adc	r9, r7, r9
   22068:	ldr	r7, [sp, #48]	; 0x30
   2206c:	adds	r7, sl, r7
   22070:	ldr	r0, [sp, #8]
   22074:	adc	r9, r9, r0
   22078:	adds	r7, r6, r7
   2207c:	adc	r9, r8, r9
   22080:	ldr	r0, [sp, #44]	; 0x2c
   22084:	lsr	sl, r0, #14
   22088:	orr	sl, sl, r5, lsl #18
   2208c:	lsr	r8, r5, #14
   22090:	orr	fp, r8, r0, lsl #18
   22094:	lsr	r6, r0, #18
   22098:	orr	r6, r6, r5, lsl #14
   2209c:	lsr	r8, r5, #18
   220a0:	orr	r8, r8, r0, lsl #14
   220a4:	eor	sl, sl, r6
   220a8:	eor	r8, r8, fp
   220ac:	lsl	fp, r5, #23
   220b0:	orr	fp, fp, r0, lsr #9
   220b4:	lsl	r6, r0, #23
   220b8:	orr	r6, r6, r5, lsr #9
   220bc:	eor	r6, r6, sl
   220c0:	eor	r8, r8, fp
   220c4:	adds	r6, r7, r6
   220c8:	adc	r8, r9, r8
   220cc:	adds	r7, ip, r6
   220d0:	str	r7, [sp, #48]	; 0x30
   220d4:	adc	lr, lr, r8
   220d8:	str	lr, [sp, #184]	; 0xb8
   220dc:	lsr	r7, r1, #28
   220e0:	ldr	r0, [sp, #180]	; 0xb4
   220e4:	orr	r9, r7, r0, lsl #4
   220e8:	lsr	lr, r0, #28
   220ec:	orr	lr, lr, r1, lsl #4
   220f0:	lsl	ip, r0, #30
   220f4:	orr	ip, ip, r1, lsr #2
   220f8:	lsl	r7, r1, #30
   220fc:	orr	r7, r7, r0, lsr #2
   22100:	eor	r7, r7, r9
   22104:	eor	lr, lr, ip
   22108:	lsl	ip, r0, #25
   2210c:	orr	ip, ip, r1, lsr #7
   22110:	lsl	r9, r1, #25
   22114:	orr	r9, r9, r0, lsr #7
   22118:	eor	r7, r7, r9
   2211c:	eor	lr, lr, ip
   22120:	orr	ip, r3, r1
   22124:	orr	r9, r2, r0
   22128:	and	ip, ip, r4
   2212c:	ldr	r5, [sp, #168]	; 0xa8
   22130:	and	r9, r9, r5
   22134:	and	fp, r3, r1
   22138:	and	sl, r2, r0
   2213c:	orr	ip, ip, fp
   22140:	orr	r9, r9, sl
   22144:	adds	ip, r7, ip
   22148:	adc	lr, lr, r9
   2214c:	adds	ip, ip, r6
   22150:	adc	lr, lr, r8
   22154:	ldr	r0, [sp, #64]	; 0x40
   22158:	lsr	r9, r0, #1
   2215c:	ldr	fp, [sp, #68]	; 0x44
   22160:	orr	r9, r9, fp, lsl #31
   22164:	lsr	r8, fp, #1
   22168:	orr	r8, r8, r0, lsl #31
   2216c:	lsr	r7, r0, #8
   22170:	orr	r7, r7, fp, lsl #24
   22174:	lsr	r6, fp, #8
   22178:	orr	r6, r6, r0, lsl #24
   2217c:	eor	r7, r7, r9
   22180:	eor	r8, r8, r6
   22184:	lsr	r6, r0, #7
   22188:	orr	r6, r6, fp, lsl #25
   2218c:	eor	r6, r6, r7
   22190:	eor	r8, r8, fp, lsr #7
   22194:	ldr	r9, [sp, #56]	; 0x38
   22198:	adds	r6, r6, r9
   2219c:	ldr	sl, [sp, #60]	; 0x3c
   221a0:	adc	r7, r8, sl
   221a4:	ldr	r9, [sp, #112]	; 0x70
   221a8:	adds	r6, r6, r9
   221ac:	ldr	r8, [sp, #116]	; 0x74
   221b0:	adc	r7, r7, r8
   221b4:	ldr	r5, [sp, #140]	; 0x8c
   221b8:	lsr	fp, r5, #19
   221bc:	ldr	r0, [sp, #144]	; 0x90
   221c0:	orr	fp, fp, r0, lsl #13
   221c4:	lsr	r8, r0, #19
   221c8:	orr	r8, r8, r5, lsl #13
   221cc:	lsl	sl, r0, #3
   221d0:	orr	sl, sl, r5, lsr #29
   221d4:	lsl	r9, r5, #3
   221d8:	orr	r9, r9, r0, lsr #29
   221dc:	eor	r9, r9, fp
   221e0:	eor	r8, r8, sl
   221e4:	lsr	fp, r5, #6
   221e8:	orr	fp, fp, r0, lsl #26
   221ec:	eor	r9, r9, fp
   221f0:	eor	r8, r8, r0, lsr #6
   221f4:	adds	r6, r6, r9
   221f8:	mov	r0, r6
   221fc:	adc	r6, r7, r8
   22200:	mov	r7, r6
   22204:	ldr	r9, [sp, #4]
   22208:	ldr	r6, [sp, #44]	; 0x2c
   2220c:	eor	r6, r9, r6
   22210:	ldr	sl, [sp, #172]	; 0xac
   22214:	mov	r8, sl
   22218:	ldr	fp, [sp, #176]	; 0xb0
   2221c:	eor	r8, r8, fp
   22220:	ldr	fp, [sp, #48]	; 0x30
   22224:	and	r6, r6, fp
   22228:	ldr	r5, [sp, #184]	; 0xb8
   2222c:	and	r8, r8, r5
   22230:	eor	r6, r6, r9
   22234:	eor	r8, r8, sl
   22238:	movw	sl, #12284	; 0x2ffc
   2223c:	movt	sl, #18130	; 0x46d2
   22240:	movw	r9, #2693	; 0xa85
   22244:	movt	r9, #10167	; 0x27b7
   22248:	str	r0, [sp, #156]	; 0x9c
   2224c:	adds	sl, r0, sl
   22250:	str	r7, [sp, #160]	; 0xa0
   22254:	adc	r9, r7, r9
   22258:	ldr	r7, [sp, #52]	; 0x34
   2225c:	adds	r7, sl, r7
   22260:	ldr	sl, [sp, #164]	; 0xa4
   22264:	adc	r9, r9, sl
   22268:	adds	r7, r6, r7
   2226c:	adc	r9, r8, r9
   22270:	lsr	sl, fp, #14
   22274:	orr	sl, sl, r5, lsl #18
   22278:	lsr	r8, r5, #14
   2227c:	mov	r0, fp
   22280:	orr	fp, r8, fp, lsl #18
   22284:	lsr	r6, r0, #18
   22288:	orr	r6, r6, r5, lsl #14
   2228c:	lsr	r8, r5, #18
   22290:	orr	r8, r8, r0, lsl #14
   22294:	eor	sl, sl, r6
   22298:	eor	r8, r8, fp
   2229c:	lsl	fp, r5, #23
   222a0:	orr	fp, fp, r0, lsr #9
   222a4:	lsl	r6, r0, #23
   222a8:	orr	r6, r6, r5, lsr #9
   222ac:	eor	r6, r6, sl
   222b0:	eor	r8, r8, fp
   222b4:	adds	r6, r7, r6
   222b8:	adc	r8, r9, r8
   222bc:	adds	r5, r4, r6
   222c0:	str	r5, [sp, #8]
   222c4:	ldr	r5, [sp, #168]	; 0xa8
   222c8:	adc	r5, r5, r8
   222cc:	str	r5, [sp, #52]	; 0x34
   222d0:	lsr	r7, ip, #28
   222d4:	orr	r9, r7, lr, lsl #4
   222d8:	lsr	r5, lr, #28
   222dc:	orr	r5, r5, ip, lsl #4
   222e0:	lsl	r4, lr, #30
   222e4:	orr	r4, r4, ip, lsr #2
   222e8:	lsl	r7, ip, #30
   222ec:	orr	r7, r7, lr, lsr #2
   222f0:	eor	r7, r7, r9
   222f4:	eor	r5, r5, r4
   222f8:	lsl	r4, lr, #25
   222fc:	orr	r4, r4, ip, lsr #7
   22300:	lsl	r9, ip, #25
   22304:	orr	r9, r9, lr, lsr #7
   22308:	eor	r7, r7, r9
   2230c:	eor	r5, r5, r4
   22310:	orr	r4, r1, ip
   22314:	ldr	r0, [sp, #180]	; 0xb4
   22318:	orr	r9, r0, lr
   2231c:	and	r4, r4, r3
   22320:	and	r9, r9, r2
   22324:	and	fp, r1, ip
   22328:	and	sl, r0, lr
   2232c:	orr	r4, r4, fp
   22330:	orr	r9, r9, sl
   22334:	adds	r4, r7, r4
   22338:	adc	r5, r5, r9
   2233c:	adds	r4, r4, r6
   22340:	str	r4, [sp, #60]	; 0x3c
   22344:	adc	r5, r5, r8
   22348:	ldr	r4, [sp, #20]
   2234c:	lsr	r9, r4, #1
   22350:	ldr	sl, [sp, #72]	; 0x48
   22354:	orr	r9, r9, sl, lsl #31
   22358:	lsr	r8, sl, #1
   2235c:	orr	r8, r8, r4, lsl #31
   22360:	lsr	r7, r4, #8
   22364:	orr	r7, r7, sl, lsl #24
   22368:	lsr	r6, sl, #8
   2236c:	orr	r6, r6, r4, lsl #24
   22370:	eor	r7, r7, r9
   22374:	eor	r8, r8, r6
   22378:	lsr	r6, r4, #7
   2237c:	orr	r6, r6, sl, lsl #25
   22380:	eor	r6, r6, r7
   22384:	eor	r8, r8, sl, lsr #7
   22388:	ldr	r4, [sp, #64]	; 0x40
   2238c:	adds	r6, r6, r4
   22390:	ldr	fp, [sp, #68]	; 0x44
   22394:	adc	r7, r8, fp
   22398:	ldr	r4, [sp, #32]
   2239c:	adds	r6, r6, r4
   223a0:	ldr	r9, [sp, #16]
   223a4:	adc	r7, r7, r9
   223a8:	ldr	r4, [sp, #148]	; 0x94
   223ac:	lsr	fp, r4, #19
   223b0:	ldr	r0, [sp, #152]	; 0x98
   223b4:	orr	fp, fp, r0, lsl #13
   223b8:	lsr	r8, r0, #19
   223bc:	orr	r8, r8, r4, lsl #13
   223c0:	lsl	sl, r0, #3
   223c4:	orr	sl, sl, r4, lsr #29
   223c8:	lsl	r9, r4, #3
   223cc:	orr	r9, r9, r0, lsr #29
   223d0:	eor	r9, r9, fp
   223d4:	eor	r8, r8, sl
   223d8:	lsr	fp, r4, #6
   223dc:	orr	fp, fp, r0, lsl #26
   223e0:	eor	r9, r9, fp
   223e4:	eor	r8, r8, r0, lsr #6
   223e8:	adds	r4, r6, r9
   223ec:	adc	r6, r7, r8
   223f0:	mov	r7, r6
   223f4:	ldr	r0, [sp, #44]	; 0x2c
   223f8:	ldr	r6, [sp, #48]	; 0x30
   223fc:	eor	r6, r0, r6
   22400:	ldr	fp, [sp, #176]	; 0xb0
   22404:	mov	r8, fp
   22408:	ldr	r9, [sp, #184]	; 0xb8
   2240c:	eor	r8, r8, r9
   22410:	ldr	r9, [sp, #8]
   22414:	and	r6, r6, r9
   22418:	ldr	r9, [sp, #52]	; 0x34
   2241c:	and	r8, r8, r9
   22420:	eor	r6, r6, r0
   22424:	eor	r8, r8, fp
   22428:	movw	sl, #51494	; 0xc926
   2242c:	movt	sl, #23590	; 0x5c26
   22430:	movw	r9, #8504	; 0x2138
   22434:	movt	r9, #11803	; 0x2e1b
   22438:	str	r4, [sp, #40]	; 0x28
   2243c:	adds	sl, r4, sl
   22440:	str	r7, [sp, #64]	; 0x40
   22444:	adc	r9, r7, r9
   22448:	ldr	r7, [sp, #4]
   2244c:	adds	r7, sl, r7
   22450:	ldr	fp, [sp, #172]	; 0xac
   22454:	adc	r9, r9, fp
   22458:	adds	r7, r6, r7
   2245c:	adc	r9, r8, r9
   22460:	ldr	r4, [sp, #8]
   22464:	lsr	sl, r4, #14
   22468:	ldr	r0, [sp, #52]	; 0x34
   2246c:	orr	sl, sl, r0, lsl #18
   22470:	lsr	r8, r0, #14
   22474:	orr	fp, r8, r4, lsl #18
   22478:	lsr	r6, r4, #18
   2247c:	orr	r6, r6, r0, lsl #14
   22480:	lsr	r8, r0, #18
   22484:	orr	r8, r8, r4, lsl #14
   22488:	eor	sl, sl, r6
   2248c:	eor	r8, r8, fp
   22490:	lsl	fp, r0, #23
   22494:	orr	fp, fp, r4, lsr #9
   22498:	lsl	r6, r4, #23
   2249c:	orr	r6, r6, r0, lsr #9
   224a0:	eor	r6, r6, sl
   224a4:	eor	r8, r8, fp
   224a8:	adds	r6, r7, r6
   224ac:	adc	r8, r9, r8
   224b0:	adds	r3, r3, r6
   224b4:	str	r3, [sp, #4]
   224b8:	adc	r2, r2, r8
   224bc:	str	r2, [sp, #164]	; 0xa4
   224c0:	ldr	r4, [sp, #60]	; 0x3c
   224c4:	lsr	r7, r4, #28
   224c8:	orr	r9, r7, r5, lsl #4
   224cc:	lsr	r2, r5, #28
   224d0:	orr	r2, r2, r4, lsl #4
   224d4:	lsl	r3, r5, #30
   224d8:	orr	r3, r3, r4, lsr #2
   224dc:	lsl	r7, r4, #30
   224e0:	orr	r7, r7, r5, lsr #2
   224e4:	eor	r7, r7, r9
   224e8:	eor	r2, r2, r3
   224ec:	lsl	r3, r5, #25
   224f0:	orr	r3, r3, r4, lsr #7
   224f4:	lsl	r9, r4, #25
   224f8:	orr	r9, r9, r5, lsr #7
   224fc:	eor	r7, r7, r9
   22500:	eor	r2, r2, r3
   22504:	orr	r3, ip, r4
   22508:	orr	r9, lr, r5
   2250c:	and	r3, r3, r1
   22510:	ldr	r0, [sp, #180]	; 0xb4
   22514:	and	r9, r9, r0
   22518:	and	fp, ip, r4
   2251c:	and	sl, lr, r5
   22520:	orr	r3, r3, fp
   22524:	orr	r9, r9, sl
   22528:	adds	r3, r7, r3
   2252c:	adc	r2, r2, r9
   22530:	adds	r3, r3, r6
   22534:	adc	r2, r2, r8
   22538:	str	r2, [sp, #168]	; 0xa8
   2253c:	ldr	r4, [sp, #76]	; 0x4c
   22540:	lsr	r9, r4, #1
   22544:	ldr	fp, [sp, #80]	; 0x50
   22548:	orr	r9, r9, fp, lsl #31
   2254c:	lsr	r8, fp, #1
   22550:	orr	r8, r8, r4, lsl #31
   22554:	lsr	r7, r4, #8
   22558:	orr	r7, r7, fp, lsl #24
   2255c:	lsr	r6, fp, #8
   22560:	orr	r6, r6, r4, lsl #24
   22564:	eor	r7, r7, r9
   22568:	eor	r8, r8, r6
   2256c:	lsr	r6, r4, #7
   22570:	orr	r6, r6, fp, lsl #25
   22574:	eor	r6, r6, r7
   22578:	eor	r8, r8, fp, lsr #7
   2257c:	ldr	r4, [sp, #20]
   22580:	adds	r6, r6, r4
   22584:	ldr	sl, [sp, #72]	; 0x48
   22588:	adc	r7, r8, sl
   2258c:	ldr	r4, [sp, #120]	; 0x78
   22590:	adds	r6, r6, r4
   22594:	ldr	r8, [sp, #124]	; 0x7c
   22598:	adc	r7, r7, r8
   2259c:	ldr	r4, [sp, #156]	; 0x9c
   225a0:	lsr	fp, r4, #19
   225a4:	ldr	r0, [sp, #160]	; 0xa0
   225a8:	orr	fp, fp, r0, lsl #13
   225ac:	lsr	r8, r0, #19
   225b0:	orr	r8, r8, r4, lsl #13
   225b4:	lsl	sl, r0, #3
   225b8:	orr	sl, sl, r4, lsr #29
   225bc:	lsl	r9, r4, #3
   225c0:	orr	r9, r9, r0, lsr #29
   225c4:	eor	r9, r9, fp
   225c8:	eor	r8, r8, sl
   225cc:	lsr	fp, r4, #6
   225d0:	orr	fp, fp, r0, lsl #26
   225d4:	eor	r9, r9, fp
   225d8:	eor	r8, r8, r0, lsr #6
   225dc:	adds	r9, r6, r9
   225e0:	mov	r0, r9
   225e4:	adc	r4, r7, r8
   225e8:	ldr	r7, [sp, #48]	; 0x30
   225ec:	ldr	r8, [sp, #8]
   225f0:	eor	r6, r7, r8
   225f4:	ldr	r9, [sp, #184]	; 0xb8
   225f8:	mov	r8, r9
   225fc:	ldr	sl, [sp, #52]	; 0x34
   22600:	eor	r8, r8, sl
   22604:	ldr	sl, [sp, #4]
   22608:	and	r6, r6, sl
   2260c:	ldr	r2, [sp, #164]	; 0xa4
   22610:	and	r8, r8, r2
   22614:	eor	r6, r6, r7
   22618:	eor	r8, r8, r9
   2261c:	movw	sl, #10989	; 0x2aed
   22620:	movt	sl, #23236	; 0x5ac4
   22624:	movw	r9, #28156	; 0x6dfc
   22628:	movt	r9, #19756	; 0x4d2c
   2262c:	str	r0, [sp, #68]	; 0x44
   22630:	adds	sl, r0, sl
   22634:	str	r4, [sp, #72]	; 0x48
   22638:	adc	r9, r4, r9
   2263c:	ldr	r7, [sp, #44]	; 0x2c
   22640:	adds	r7, sl, r7
   22644:	ldr	fp, [sp, #176]	; 0xb0
   22648:	adc	r9, r9, fp
   2264c:	adds	r7, r6, r7
   22650:	adc	r9, r8, r9
   22654:	ldr	r0, [sp, #4]
   22658:	lsr	sl, r0, #14
   2265c:	orr	sl, sl, r2, lsl #18
   22660:	lsr	r8, r2, #14
   22664:	orr	fp, r8, r0, lsl #18
   22668:	lsr	r6, r0, #18
   2266c:	orr	r6, r6, r2, lsl #14
   22670:	lsr	r8, r2, #18
   22674:	orr	r8, r8, r0, lsl #14
   22678:	eor	sl, sl, r6
   2267c:	eor	r8, r8, fp
   22680:	lsl	fp, r2, #23
   22684:	orr	fp, fp, r0, lsr #9
   22688:	lsl	r6, r0, #23
   2268c:	orr	r6, r6, r2, lsr #9
   22690:	eor	r6, r6, sl
   22694:	eor	r8, r8, fp
   22698:	adds	r6, r7, r6
   2269c:	adc	r8, r9, r8
   226a0:	adds	r1, r1, r6
   226a4:	str	r1, [sp, #56]	; 0x38
   226a8:	ldr	r0, [sp, #180]	; 0xb4
   226ac:	adc	r7, r0, r8
   226b0:	str	r7, [sp, #172]	; 0xac
   226b4:	lsr	r7, r3, #28
   226b8:	ldr	r2, [sp, #168]	; 0xa8
   226bc:	orr	r9, r7, r2, lsl #4
   226c0:	lsr	r0, r2, #28
   226c4:	orr	r0, r0, r3, lsl #4
   226c8:	lsl	r1, r2, #30
   226cc:	orr	r1, r1, r3, lsr #2
   226d0:	lsl	r7, r3, #30
   226d4:	orr	r7, r7, r2, lsr #2
   226d8:	eor	r7, r7, r9
   226dc:	eor	r0, r0, r1
   226e0:	lsl	r1, r2, #25
   226e4:	orr	r1, r1, r3, lsr #7
   226e8:	lsl	r9, r3, #25
   226ec:	orr	r9, r9, r2, lsr #7
   226f0:	eor	r7, r7, r9
   226f4:	eor	r0, r0, r1
   226f8:	ldr	r4, [sp, #60]	; 0x3c
   226fc:	orr	r1, r4, r3
   22700:	orr	r9, r5, r2
   22704:	and	r1, r1, ip
   22708:	and	r9, r9, lr
   2270c:	and	fp, r4, r3
   22710:	and	sl, r5, r2
   22714:	orr	r1, r1, fp
   22718:	orr	r9, r9, sl
   2271c:	adds	r1, r7, r1
   22720:	adc	r0, r0, r9
   22724:	adds	r1, r1, r6
   22728:	adc	r0, r0, r8
   2272c:	ldr	r4, [sp, #84]	; 0x54
   22730:	lsr	r9, r4, #1
   22734:	ldr	sl, [sp, #88]	; 0x58
   22738:	orr	r9, r9, sl, lsl #31
   2273c:	lsr	r8, sl, #1
   22740:	orr	r8, r8, r4, lsl #31
   22744:	lsr	r7, r4, #8
   22748:	orr	r7, r7, sl, lsl #24
   2274c:	lsr	r6, sl, #8
   22750:	orr	r6, r6, r4, lsl #24
   22754:	eor	r7, r7, r9
   22758:	eor	r8, r8, r6
   2275c:	lsr	r6, r4, #7
   22760:	orr	r6, r6, sl, lsl #25
   22764:	eor	r6, r6, r7
   22768:	eor	r8, r8, sl, lsr #7
   2276c:	ldr	r7, [sp, #76]	; 0x4c
   22770:	adds	r6, r6, r7
   22774:	ldr	fp, [sp, #80]	; 0x50
   22778:	adc	r7, r8, fp
   2277c:	ldr	r8, [sp, #128]	; 0x80
   22780:	adds	r6, r6, r8
   22784:	ldr	r8, [sp, #132]	; 0x84
   22788:	adc	r7, r7, r8
   2278c:	ldr	r4, [sp, #40]	; 0x28
   22790:	lsr	fp, r4, #19
   22794:	ldr	r2, [sp, #64]	; 0x40
   22798:	orr	fp, fp, r2, lsl #13
   2279c:	lsr	r8, r2, #19
   227a0:	orr	r8, r8, r4, lsl #13
   227a4:	lsl	sl, r2, #3
   227a8:	orr	sl, sl, r4, lsr #29
   227ac:	lsl	r9, r4, #3
   227b0:	orr	r9, r9, r2, lsr #29
   227b4:	eor	r9, r9, fp
   227b8:	eor	r8, r8, sl
   227bc:	ldr	fp, [sp, #40]	; 0x28
   227c0:	lsr	fp, fp, #6
   227c4:	orr	fp, fp, r2, lsl #26
   227c8:	eor	r9, r9, fp
   227cc:	eor	r8, r8, r2, lsr #6
   227d0:	adds	r9, r6, r9
   227d4:	mov	fp, r9
   227d8:	adc	r7, r7, r8
   227dc:	ldr	r9, [sp, #8]
   227e0:	ldr	r6, [sp, #4]
   227e4:	eor	r6, r9, r6
   227e8:	ldr	r4, [sp, #52]	; 0x34
   227ec:	mov	r8, r4
   227f0:	ldr	sl, [sp, #164]	; 0xa4
   227f4:	eor	r8, r8, sl
   227f8:	ldr	sl, [sp, #56]	; 0x38
   227fc:	and	r6, r6, sl
   22800:	ldr	r2, [sp, #172]	; 0xac
   22804:	and	r8, r8, r2
   22808:	eor	r6, r6, r9
   2280c:	eor	r8, r8, r4
   22810:	movw	sl, #46047	; 0xb3df
   22814:	movt	sl, #40341	; 0x9d95
   22818:	movw	r9, #3347	; 0xd13
   2281c:	movt	r9, #21304	; 0x5338
   22820:	str	fp, [sp, #44]	; 0x2c
   22824:	adds	sl, fp, sl
   22828:	str	r7, [sp, #76]	; 0x4c
   2282c:	adc	r9, r7, r9
   22830:	ldr	r7, [sp, #48]	; 0x30
   22834:	adds	r7, sl, r7
   22838:	ldr	fp, [sp, #184]	; 0xb8
   2283c:	adc	r9, r9, fp
   22840:	adds	r7, r6, r7
   22844:	adc	r9, r8, r9
   22848:	ldr	r4, [sp, #56]	; 0x38
   2284c:	lsr	sl, r4, #14
   22850:	orr	sl, sl, r2, lsl #18
   22854:	lsr	r8, r2, #14
   22858:	orr	fp, r8, r4, lsl #18
   2285c:	lsr	r6, r4, #18
   22860:	orr	r6, r6, r2, lsl #14
   22864:	lsr	r8, r2, #18
   22868:	orr	r8, r8, r4, lsl #14
   2286c:	eor	sl, sl, r6
   22870:	eor	r8, r8, fp
   22874:	lsl	fp, r2, #23
   22878:	orr	fp, fp, r4, lsr #9
   2287c:	lsl	r6, r4, #23
   22880:	orr	r6, r6, r2, lsr #9
   22884:	eor	r6, r6, sl
   22888:	eor	r8, r8, fp
   2288c:	adds	r6, r7, r6
   22890:	adc	r8, r9, r8
   22894:	adds	r7, ip, r6
   22898:	str	r7, [sp, #176]	; 0xb0
   2289c:	adc	lr, lr, r8
   228a0:	str	lr, [sp, #180]	; 0xb4
   228a4:	lsr	r7, r1, #28
   228a8:	orr	r9, r7, r0, lsl #4
   228ac:	lsr	lr, r0, #28
   228b0:	orr	lr, lr, r1, lsl #4
   228b4:	lsl	ip, r0, #30
   228b8:	orr	ip, ip, r1, lsr #2
   228bc:	lsl	r7, r1, #30
   228c0:	orr	r7, r7, r0, lsr #2
   228c4:	eor	r7, r7, r9
   228c8:	eor	lr, lr, ip
   228cc:	lsl	ip, r0, #25
   228d0:	orr	ip, ip, r1, lsr #7
   228d4:	lsl	r9, r1, #25
   228d8:	orr	r9, r9, r0, lsr #7
   228dc:	eor	r7, r7, r9
   228e0:	eor	lr, lr, ip
   228e4:	orr	ip, r3, r1
   228e8:	ldr	r2, [sp, #168]	; 0xa8
   228ec:	orr	r9, r2, r0
   228f0:	ldr	r4, [sp, #60]	; 0x3c
   228f4:	and	ip, ip, r4
   228f8:	and	r9, r9, r5
   228fc:	and	fp, r3, r1
   22900:	and	sl, r2, r0
   22904:	orr	ip, ip, fp
   22908:	orr	r9, r9, sl
   2290c:	adds	ip, r7, ip
   22910:	adc	lr, lr, r9
   22914:	adds	ip, ip, r6
   22918:	adc	lr, lr, r8
   2291c:	ldr	r4, [sp, #92]	; 0x5c
   22920:	lsr	r9, r4, #1
   22924:	ldr	fp, [sp, #96]	; 0x60
   22928:	orr	r9, r9, fp, lsl #31
   2292c:	lsr	r8, fp, #1
   22930:	orr	r8, r8, r4, lsl #31
   22934:	lsr	r7, r4, #8
   22938:	orr	r7, r7, fp, lsl #24
   2293c:	lsr	r6, fp, #8
   22940:	orr	r6, r6, r4, lsl #24
   22944:	eor	r7, r7, r9
   22948:	eor	r8, r8, r6
   2294c:	lsr	r6, r4, #7
   22950:	orr	r6, r6, fp, lsl #25
   22954:	eor	r6, r6, r7
   22958:	eor	r8, r8, fp, lsr #7
   2295c:	ldr	r7, [sp, #84]	; 0x54
   22960:	adds	r6, r6, r7
   22964:	ldr	sl, [sp, #88]	; 0x58
   22968:	adc	r7, r8, sl
   2296c:	ldr	r8, [sp, #36]	; 0x24
   22970:	adds	r6, r6, r8
   22974:	ldr	r8, [sp, #136]	; 0x88
   22978:	adc	r7, r7, r8
   2297c:	ldr	r2, [sp, #68]	; 0x44
   22980:	lsr	fp, r2, #19
   22984:	ldr	r4, [sp, #72]	; 0x48
   22988:	orr	fp, fp, r4, lsl #13
   2298c:	lsr	r8, r4, #19
   22990:	orr	r8, r8, r2, lsl #13
   22994:	lsl	sl, r4, #3
   22998:	orr	sl, sl, r2, lsr #29
   2299c:	lsl	r9, r2, #3
   229a0:	orr	r9, r9, r4, lsr #29
   229a4:	eor	r9, r9, fp
   229a8:	eor	r8, r8, sl
   229ac:	lsr	fp, r2, #6
   229b0:	orr	fp, fp, r4, lsl #26
   229b4:	eor	r9, r9, fp
   229b8:	eor	r8, r8, r4, lsr #6
   229bc:	adds	r9, r6, r9
   229c0:	mov	r4, r9
   229c4:	adc	r6, r7, r8
   229c8:	mov	r7, r6
   229cc:	ldr	r9, [sp, #4]
   229d0:	ldr	r6, [sp, #56]	; 0x38
   229d4:	eor	r6, r9, r6
   229d8:	ldr	sl, [sp, #164]	; 0xa4
   229dc:	mov	r8, sl
   229e0:	ldr	fp, [sp, #172]	; 0xac
   229e4:	eor	r8, r8, fp
   229e8:	ldr	fp, [sp, #176]	; 0xb0
   229ec:	and	r6, r6, fp
   229f0:	ldr	r2, [sp, #180]	; 0xb4
   229f4:	and	r8, r8, r2
   229f8:	eor	r6, r6, r9
   229fc:	eor	r8, r8, sl
   22a00:	movw	sl, #25566	; 0x63de
   22a04:	movt	sl, #35759	; 0x8baf
   22a08:	movw	r9, #29524	; 0x7354
   22a0c:	movt	r9, #25866	; 0x650a
   22a10:	str	r4, [sp, #48]	; 0x30
   22a14:	adds	sl, r4, sl
   22a18:	str	r7, [sp, #80]	; 0x50
   22a1c:	adc	r9, r7, r9
   22a20:	ldr	r7, [sp, #8]
   22a24:	adds	r7, sl, r7
   22a28:	ldr	r4, [sp, #52]	; 0x34
   22a2c:	adc	r9, r9, r4
   22a30:	adds	r7, r6, r7
   22a34:	adc	r9, r8, r9
   22a38:	lsr	sl, fp, #14
   22a3c:	orr	sl, sl, r2, lsl #18
   22a40:	lsr	r8, r2, #14
   22a44:	mov	r4, fp
   22a48:	orr	fp, r8, fp, lsl #18
   22a4c:	lsr	r6, r4, #18
   22a50:	orr	r6, r6, r2, lsl #14
   22a54:	lsr	r8, r2, #18
   22a58:	orr	r8, r8, r4, lsl #14
   22a5c:	eor	sl, sl, r6
   22a60:	eor	r8, r8, fp
   22a64:	lsl	fp, r2, #23
   22a68:	orr	fp, fp, r4, lsr #9
   22a6c:	lsl	r6, r4, #23
   22a70:	orr	r6, r6, r2, lsr #9
   22a74:	eor	r6, r6, sl
   22a78:	eor	r8, r8, fp
   22a7c:	adds	r6, r7, r6
   22a80:	adc	r8, r9, r8
   22a84:	ldr	r4, [sp, #60]	; 0x3c
   22a88:	adds	r2, r4, r6
   22a8c:	str	r2, [sp, #184]	; 0xb8
   22a90:	adc	r5, r5, r8
   22a94:	str	r5, [sp, #52]	; 0x34
   22a98:	lsr	r7, ip, #28
   22a9c:	orr	r9, r7, lr, lsl #4
   22aa0:	lsr	r5, lr, #28
   22aa4:	orr	r5, r5, ip, lsl #4
   22aa8:	lsl	r4, lr, #30
   22aac:	orr	r4, r4, ip, lsr #2
   22ab0:	lsl	r7, ip, #30
   22ab4:	orr	r7, r7, lr, lsr #2
   22ab8:	eor	r7, r7, r9
   22abc:	eor	r5, r5, r4
   22ac0:	lsl	r4, lr, #25
   22ac4:	orr	r4, r4, ip, lsr #7
   22ac8:	lsl	r9, ip, #25
   22acc:	orr	r9, r9, lr, lsr #7
   22ad0:	eor	r7, r7, r9
   22ad4:	eor	r5, r5, r4
   22ad8:	orr	r4, r1, ip
   22adc:	orr	r9, r0, lr
   22ae0:	and	r4, r4, r3
   22ae4:	ldr	r2, [sp, #168]	; 0xa8
   22ae8:	and	r9, r9, r2
   22aec:	and	fp, r1, ip
   22af0:	and	sl, r0, lr
   22af4:	orr	r4, r4, fp
   22af8:	orr	r9, r9, sl
   22afc:	adds	r4, r7, r4
   22b00:	adc	r5, r5, r9
   22b04:	adds	r4, r4, r6
   22b08:	adc	r5, r5, r8
   22b0c:	str	r5, [sp, #188]	; 0xbc
   22b10:	ldr	r5, [sp, #24]
   22b14:	lsr	r9, r5, #1
   22b18:	ldr	sl, [sp, #100]	; 0x64
   22b1c:	orr	r9, r9, sl, lsl #31
   22b20:	lsr	r8, sl, #1
   22b24:	orr	r8, r8, r5, lsl #31
   22b28:	lsr	r7, r5, #8
   22b2c:	orr	r7, r7, sl, lsl #24
   22b30:	lsr	r6, sl, #8
   22b34:	orr	r6, r6, r5, lsl #24
   22b38:	eor	r7, r7, r9
   22b3c:	eor	r8, r8, r6
   22b40:	lsr	r6, r5, #7
   22b44:	orr	r6, r6, sl, lsl #25
   22b48:	eor	r6, r6, r7
   22b4c:	eor	r8, r8, sl, lsr #7
   22b50:	ldr	r5, [sp, #92]	; 0x5c
   22b54:	adds	r6, r6, r5
   22b58:	ldr	fp, [sp, #96]	; 0x60
   22b5c:	adc	r7, r8, fp
   22b60:	ldr	r9, [sp, #140]	; 0x8c
   22b64:	adds	r6, r6, r9
   22b68:	ldr	r8, [sp, #144]	; 0x90
   22b6c:	adc	r7, r7, r8
   22b70:	ldr	r5, [sp, #44]	; 0x2c
   22b74:	lsr	fp, r5, #19
   22b78:	ldr	r2, [sp, #76]	; 0x4c
   22b7c:	orr	fp, fp, r2, lsl #13
   22b80:	lsr	r8, r2, #19
   22b84:	orr	r8, r8, r5, lsl #13
   22b88:	lsl	sl, r2, #3
   22b8c:	orr	sl, sl, r5, lsr #29
   22b90:	lsl	r9, r5, #3
   22b94:	orr	r9, r9, r2, lsr #29
   22b98:	eor	r9, r9, fp
   22b9c:	eor	r8, r8, sl
   22ba0:	ldr	r5, [sp, #44]	; 0x2c
   22ba4:	lsr	fp, r5, #6
   22ba8:	orr	fp, fp, r2, lsl #26
   22bac:	eor	r9, r9, fp
   22bb0:	eor	r8, r8, r2, lsr #6
   22bb4:	adds	r9, r6, r9
   22bb8:	mov	r5, r9
   22bbc:	adc	r6, r7, r8
   22bc0:	mov	r7, r6
   22bc4:	ldr	r9, [sp, #56]	; 0x38
   22bc8:	ldr	r6, [sp, #176]	; 0xb0
   22bcc:	eor	r6, r9, r6
   22bd0:	ldr	fp, [sp, #172]	; 0xac
   22bd4:	mov	r8, fp
   22bd8:	ldr	r2, [sp, #180]	; 0xb4
   22bdc:	eor	r8, r8, r2
   22be0:	ldr	r2, [sp, #184]	; 0xb8
   22be4:	and	r6, r6, r2
   22be8:	ldr	sl, [sp, #52]	; 0x34
   22bec:	and	r8, r8, sl
   22bf0:	eor	r6, r6, r9
   22bf4:	eor	r8, r8, fp
   22bf8:	movw	sl, #45736	; 0xb2a8
   22bfc:	movt	sl, #15479	; 0x3c77
   22c00:	movw	r9, #2747	; 0xabb
   22c04:	movt	r9, #30314	; 0x766a
   22c08:	str	r5, [sp, #20]
   22c0c:	adds	sl, r5, sl
   22c10:	str	r7, [sp, #84]	; 0x54
   22c14:	adc	r9, r7, r9
   22c18:	ldr	r7, [sp, #4]
   22c1c:	adds	r7, sl, r7
   22c20:	ldr	fp, [sp, #164]	; 0xa4
   22c24:	adc	r9, r9, fp
   22c28:	adds	r7, r6, r7
   22c2c:	adc	r9, r8, r9
   22c30:	lsr	sl, r2, #14
   22c34:	ldr	r5, [sp, #52]	; 0x34
   22c38:	orr	sl, sl, r5, lsl #18
   22c3c:	lsr	r8, r5, #14
   22c40:	orr	fp, r8, r2, lsl #18
   22c44:	lsr	r6, r2, #18
   22c48:	orr	r6, r6, r5, lsl #14
   22c4c:	lsr	r8, r5, #18
   22c50:	orr	r8, r8, r2, lsl #14
   22c54:	eor	sl, sl, r6
   22c58:	eor	r8, r8, fp
   22c5c:	lsl	fp, r5, #23
   22c60:	orr	fp, fp, r2, lsr #9
   22c64:	lsl	r6, r2, #23
   22c68:	orr	r6, r6, r5, lsr #9
   22c6c:	eor	r6, r6, sl
   22c70:	eor	r8, r8, fp
   22c74:	adds	r6, r7, r6
   22c78:	adc	r8, r9, r8
   22c7c:	adds	r3, r3, r6
   22c80:	str	r3, [sp, #60]	; 0x3c
   22c84:	ldr	r2, [sp, #168]	; 0xa8
   22c88:	adc	r3, r2, r8
   22c8c:	str	r3, [sp, #4]
   22c90:	lsr	r7, r4, #28
   22c94:	ldr	r5, [sp, #188]	; 0xbc
   22c98:	orr	r9, r7, r5, lsl #4
   22c9c:	lsr	r2, r5, #28
   22ca0:	orr	r2, r2, r4, lsl #4
   22ca4:	lsl	r3, r5, #30
   22ca8:	orr	r3, r3, r4, lsr #2
   22cac:	lsl	r7, r4, #30
   22cb0:	orr	r7, r7, r5, lsr #2
   22cb4:	eor	r7, r7, r9
   22cb8:	eor	r2, r2, r3
   22cbc:	lsl	r3, r5, #25
   22cc0:	orr	r3, r3, r4, lsr #7
   22cc4:	lsl	r9, r4, #25
   22cc8:	orr	r9, r9, r5, lsr #7
   22ccc:	eor	r7, r7, r9
   22cd0:	eor	r2, r2, r3
   22cd4:	orr	r3, ip, r4
   22cd8:	orr	r9, lr, r5
   22cdc:	and	r3, r3, r1
   22ce0:	and	r9, r9, r0
   22ce4:	and	fp, ip, r4
   22ce8:	and	sl, lr, r5
   22cec:	orr	r3, r3, fp
   22cf0:	orr	r9, r9, sl
   22cf4:	adds	r3, r7, r3
   22cf8:	adc	r2, r2, r9
   22cfc:	adds	r3, r3, r6
   22d00:	adc	r2, r2, r8
   22d04:	ldr	r5, [sp, #28]
   22d08:	lsr	r9, r5, #1
   22d0c:	ldr	fp, [sp, #104]	; 0x68
   22d10:	orr	r9, r9, fp, lsl #31
   22d14:	lsr	r8, fp, #1
   22d18:	orr	r8, r8, r5, lsl #31
   22d1c:	lsr	r7, r5, #8
   22d20:	orr	r7, r7, fp, lsl #24
   22d24:	lsr	r6, fp, #8
   22d28:	orr	r6, r6, r5, lsl #24
   22d2c:	eor	r7, r7, r9
   22d30:	eor	r8, r8, r6
   22d34:	lsr	r6, r5, #7
   22d38:	orr	r6, r6, fp, lsl #25
   22d3c:	eor	r6, r6, r7
   22d40:	eor	r8, r8, fp, lsr #7
   22d44:	ldr	r5, [sp, #24]
   22d48:	adds	r6, r6, r5
   22d4c:	ldr	sl, [sp, #100]	; 0x64
   22d50:	adc	r7, r8, sl
   22d54:	ldr	r8, [sp, #148]	; 0x94
   22d58:	adds	r6, r6, r8
   22d5c:	ldr	r8, [sp, #152]	; 0x98
   22d60:	adc	r7, r7, r8
   22d64:	ldr	r9, [sp, #48]	; 0x30
   22d68:	lsr	fp, r9, #19
   22d6c:	ldr	r5, [sp, #80]	; 0x50
   22d70:	orr	fp, fp, r5, lsl #13
   22d74:	lsr	r8, r5, #19
   22d78:	orr	r8, r8, r9, lsl #13
   22d7c:	lsl	sl, r5, #3
   22d80:	orr	sl, sl, r9, lsr #29
   22d84:	lsl	r9, r9, #3
   22d88:	orr	r9, r9, r5, lsr #29
   22d8c:	eor	r9, r9, fp
   22d90:	eor	r8, r8, sl
   22d94:	ldr	fp, [sp, #48]	; 0x30
   22d98:	lsr	fp, fp, #6
   22d9c:	orr	fp, fp, r5, lsl #26
   22da0:	eor	r9, r9, fp
   22da4:	eor	r8, r8, r5, lsr #6
   22da8:	adds	r9, r6, r9
   22dac:	mov	r5, r9
   22db0:	adc	r6, r7, r8
   22db4:	mov	r7, r6
   22db8:	ldr	r9, [sp, #176]	; 0xb0
   22dbc:	ldr	r6, [sp, #184]	; 0xb8
   22dc0:	eor	r6, r9, r6
   22dc4:	ldr	sl, [sp, #180]	; 0xb4
   22dc8:	mov	r8, sl
   22dcc:	ldr	fp, [sp, #52]	; 0x34
   22dd0:	eor	r8, r8, fp
   22dd4:	ldr	fp, [sp, #60]	; 0x3c
   22dd8:	and	r6, r6, fp
   22ddc:	ldr	fp, [sp, #4]
   22de0:	and	r8, r8, fp
   22de4:	eor	r6, r6, r9
   22de8:	eor	r8, r8, sl
   22dec:	movw	sl, #44774	; 0xaee6
   22df0:	movt	sl, #18413	; 0x47ed
   22df4:	movw	r9, #51502	; 0xc92e
   22df8:	movt	r9, #33218	; 0x81c2
   22dfc:	str	r5, [sp, #88]	; 0x58
   22e00:	adds	sl, r5, sl
   22e04:	str	r7, [sp, #92]	; 0x5c
   22e08:	adc	r9, r7, r9
   22e0c:	ldr	r7, [sp, #56]	; 0x38
   22e10:	adds	r7, sl, r7
   22e14:	ldr	fp, [sp, #172]	; 0xac
   22e18:	adc	r9, r9, fp
   22e1c:	adds	r7, r6, r7
   22e20:	adc	r9, r8, r9
   22e24:	ldr	r5, [sp, #60]	; 0x3c
   22e28:	lsr	sl, r5, #14
   22e2c:	ldr	r8, [sp, #4]
   22e30:	orr	sl, sl, r8, lsl #18
   22e34:	lsr	r8, r8, #14
   22e38:	orr	fp, r8, r5, lsl #18
   22e3c:	lsr	r6, r5, #18
   22e40:	ldr	r8, [sp, #4]
   22e44:	orr	r6, r6, r8, lsl #14
   22e48:	lsr	r8, r8, #18
   22e4c:	orr	r8, r8, r5, lsl #14
   22e50:	eor	sl, sl, r6
   22e54:	eor	r8, r8, fp
   22e58:	ldr	r6, [sp, #4]
   22e5c:	lsl	fp, r6, #23
   22e60:	orr	fp, fp, r5, lsr #9
   22e64:	lsl	r6, r5, #23
   22e68:	ldr	r5, [sp, #4]
   22e6c:	orr	r6, r6, r5, lsr #9
   22e70:	eor	r6, r6, sl
   22e74:	eor	r8, r8, fp
   22e78:	adds	r6, r7, r6
   22e7c:	adc	r8, r9, r8
   22e80:	adds	r1, r1, r6
   22e84:	str	r1, [sp, #24]
   22e88:	adc	r1, r0, r8
   22e8c:	str	r1, [sp, #8]
   22e90:	lsr	r7, r3, #28
   22e94:	orr	r9, r7, r2, lsl #4
   22e98:	lsr	r0, r2, #28
   22e9c:	orr	r0, r0, r3, lsl #4
   22ea0:	lsl	r1, r2, #30
   22ea4:	orr	r1, r1, r3, lsr #2
   22ea8:	lsl	r7, r3, #30
   22eac:	orr	r7, r7, r2, lsr #2
   22eb0:	eor	r7, r7, r9
   22eb4:	eor	r0, r0, r1
   22eb8:	lsl	r1, r2, #25
   22ebc:	orr	r1, r1, r3, lsr #7
   22ec0:	lsl	r9, r3, #25
   22ec4:	orr	r9, r9, r2, lsr #7
   22ec8:	eor	r7, r7, r9
   22ecc:	eor	r0, r0, r1
   22ed0:	orr	r1, r4, r3
   22ed4:	ldr	r5, [sp, #188]	; 0xbc
   22ed8:	orr	r9, r5, r2
   22edc:	and	r1, r1, ip
   22ee0:	and	r9, r9, lr
   22ee4:	and	fp, r4, r3
   22ee8:	and	sl, r5, r2
   22eec:	orr	r1, r1, fp
   22ef0:	orr	r9, r9, sl
   22ef4:	adds	r1, r7, r1
   22ef8:	adc	r0, r0, r9
   22efc:	adds	r1, r1, r6
   22f00:	adc	r0, r0, r8
   22f04:	ldr	r5, [sp, #12]
   22f08:	lsr	r9, r5, #1
   22f0c:	ldr	sl, [sp, #108]	; 0x6c
   22f10:	orr	r9, r9, sl, lsl #31
   22f14:	lsr	r8, sl, #1
   22f18:	orr	r8, r8, r5, lsl #31
   22f1c:	lsr	r7, r5, #8
   22f20:	orr	r7, r7, sl, lsl #24
   22f24:	lsr	r6, sl, #8
   22f28:	orr	r6, r6, r5, lsl #24
   22f2c:	eor	r7, r7, r9
   22f30:	eor	r8, r8, r6
   22f34:	lsr	r6, r5, #7
   22f38:	orr	r6, r6, sl, lsl #25
   22f3c:	eor	r6, r6, r7
   22f40:	eor	r8, r8, sl, lsr #7
   22f44:	ldr	r5, [sp, #28]
   22f48:	adds	r6, r6, r5
   22f4c:	ldr	fp, [sp, #104]	; 0x68
   22f50:	adc	r7, r8, fp
   22f54:	ldr	r8, [sp, #156]	; 0x9c
   22f58:	adds	r6, r6, r8
   22f5c:	ldr	r8, [sp, #160]	; 0xa0
   22f60:	adc	r7, r7, r8
   22f64:	ldr	r5, [sp, #20]
   22f68:	lsr	fp, r5, #19
   22f6c:	ldr	r9, [sp, #84]	; 0x54
   22f70:	orr	fp, fp, r9, lsl #13
   22f74:	lsr	r8, r9, #19
   22f78:	orr	r8, r8, r5, lsl #13
   22f7c:	mov	r5, r9
   22f80:	lsl	sl, r9, #3
   22f84:	ldr	r9, [sp, #20]
   22f88:	orr	sl, sl, r9, lsr #29
   22f8c:	lsl	r9, r9, #3
   22f90:	orr	r9, r9, r5, lsr #29
   22f94:	eor	r9, r9, fp
   22f98:	eor	r8, r8, sl
   22f9c:	ldr	fp, [sp, #20]
   22fa0:	lsr	fp, fp, #6
   22fa4:	orr	fp, fp, r5, lsl #26
   22fa8:	eor	r9, r9, fp
   22fac:	eor	r8, r8, r5, lsr #6
   22fb0:	adds	r6, r6, r9
   22fb4:	mov	fp, r6
   22fb8:	adc	r6, r7, r8
   22fbc:	mov	r7, r6
   22fc0:	ldr	r9, [sp, #184]	; 0xb8
   22fc4:	ldr	r6, [sp, #60]	; 0x3c
   22fc8:	eor	r6, r9, r6
   22fcc:	ldr	r5, [sp, #52]	; 0x34
   22fd0:	mov	r8, r5
   22fd4:	ldr	sl, [sp, #4]
   22fd8:	eor	r8, r8, sl
   22fdc:	ldr	sl, [sp, #24]
   22fe0:	and	r6, r6, sl
   22fe4:	ldr	sl, [sp, #8]
   22fe8:	and	r8, r8, sl
   22fec:	eor	r6, r6, r9
   22ff0:	eor	r8, r8, r5
   22ff4:	movw	sl, #13627	; 0x353b
   22ff8:	movt	sl, #5250	; 0x1482
   22ffc:	movw	r9, #11397	; 0x2c85
   23000:	movt	r9, #37490	; 0x9272
   23004:	str	fp, [sp, #28]
   23008:	adds	sl, fp, sl
   2300c:	str	r7, [sp, #56]	; 0x38
   23010:	adc	r9, r7, r9
   23014:	ldr	r7, [sp, #176]	; 0xb0
   23018:	adds	r7, sl, r7
   2301c:	ldr	r5, [sp, #180]	; 0xb4
   23020:	adc	r9, r9, r5
   23024:	adds	r7, r6, r7
   23028:	adc	r9, r8, r9
   2302c:	ldr	r5, [sp, #24]
   23030:	lsr	sl, r5, #14
   23034:	ldr	r8, [sp, #8]
   23038:	orr	sl, sl, r8, lsl #18
   2303c:	lsr	r8, r8, #14
   23040:	orr	fp, r8, r5, lsl #18
   23044:	lsr	r6, r5, #18
   23048:	ldr	r8, [sp, #8]
   2304c:	orr	r6, r6, r8, lsl #14
   23050:	lsr	r8, r8, #18
   23054:	orr	r8, r8, r5, lsl #14
   23058:	eor	sl, sl, r6
   2305c:	eor	r8, r8, fp
   23060:	ldr	r6, [sp, #8]
   23064:	lsl	fp, r6, #23
   23068:	orr	fp, fp, r5, lsr #9
   2306c:	lsl	r6, r5, #23
   23070:	ldr	r5, [sp, #8]
   23074:	orr	r6, r6, r5, lsr #9
   23078:	eor	r6, r6, sl
   2307c:	eor	r8, r8, fp
   23080:	adds	r6, r7, r6
   23084:	adc	r8, r9, r8
   23088:	adds	r7, ip, r6
   2308c:	str	r7, [sp, #164]	; 0xa4
   23090:	adc	lr, lr, r8
   23094:	str	lr, [sp, #168]	; 0xa8
   23098:	lsr	r7, r1, #28
   2309c:	orr	r9, r7, r0, lsl #4
   230a0:	lsr	lr, r0, #28
   230a4:	orr	lr, lr, r1, lsl #4
   230a8:	lsl	ip, r0, #30
   230ac:	orr	ip, ip, r1, lsr #2
   230b0:	lsl	r7, r1, #30
   230b4:	orr	r7, r7, r0, lsr #2
   230b8:	eor	r7, r7, r9
   230bc:	eor	lr, lr, ip
   230c0:	lsl	ip, r0, #25
   230c4:	orr	ip, ip, r1, lsr #7
   230c8:	lsl	r9, r1, #25
   230cc:	orr	r9, r9, r0, lsr #7
   230d0:	eor	r7, r7, r9
   230d4:	eor	lr, lr, ip
   230d8:	orr	ip, r3, r1
   230dc:	orr	r9, r2, r0
   230e0:	and	ip, ip, r4
   230e4:	ldr	r5, [sp, #188]	; 0xbc
   230e8:	and	r9, r9, r5
   230ec:	and	fp, r3, r1
   230f0:	and	sl, r2, r0
   230f4:	orr	ip, ip, fp
   230f8:	orr	r9, r9, sl
   230fc:	adds	ip, r7, ip
   23100:	adc	lr, lr, r9
   23104:	adds	ip, ip, r6
   23108:	str	ip, [sp, #172]	; 0xac
   2310c:	adc	ip, lr, r8
   23110:	str	ip, [sp, #176]	; 0xb0
   23114:	ldr	ip, [sp, #112]	; 0x70
   23118:	lsr	r9, ip, #1
   2311c:	ldr	fp, [sp, #116]	; 0x74
   23120:	orr	r9, r9, fp, lsl #31
   23124:	lsr	r8, fp, #1
   23128:	orr	r8, r8, ip, lsl #31
   2312c:	lsr	r7, ip, #8
   23130:	orr	r7, r7, fp, lsl #24
   23134:	lsr	r6, fp, #8
   23138:	orr	r6, r6, ip, lsl #24
   2313c:	eor	r7, r7, r9
   23140:	eor	r8, r8, r6
   23144:	lsr	r6, ip, #7
   23148:	orr	r6, r6, fp, lsl #25
   2314c:	eor	r6, r6, r7
   23150:	eor	r8, r8, fp, lsr #7
   23154:	ldr	ip, [sp, #12]
   23158:	adds	r6, r6, ip
   2315c:	ldr	sl, [sp, #108]	; 0x6c
   23160:	adc	r7, r8, sl
   23164:	ldr	ip, [sp, #40]	; 0x28
   23168:	adds	r6, r6, ip
   2316c:	ldr	r8, [sp, #64]	; 0x40
   23170:	adc	r7, r7, r8
   23174:	ldr	ip, [sp, #88]	; 0x58
   23178:	lsr	fp, ip, #19
   2317c:	ldr	r5, [sp, #92]	; 0x5c
   23180:	orr	fp, fp, r5, lsl #13
   23184:	lsr	r8, r5, #19
   23188:	orr	r8, r8, ip, lsl #13
   2318c:	lsl	sl, r5, #3
   23190:	orr	sl, sl, ip, lsr #29
   23194:	lsl	r9, ip, #3
   23198:	orr	r9, r9, r5, lsr #29
   2319c:	eor	r9, r9, fp
   231a0:	eor	r8, r8, sl
   231a4:	lsr	fp, ip, #6
   231a8:	orr	fp, fp, r5, lsl #26
   231ac:	eor	r9, r9, fp
   231b0:	eor	r8, r8, r5, lsr #6
   231b4:	adds	ip, r6, r9
   231b8:	mov	r5, ip
   231bc:	adc	ip, r7, r8
   231c0:	ldr	r7, [sp, #60]	; 0x3c
   231c4:	ldr	r8, [sp, #24]
   231c8:	eor	r6, r7, r8
   231cc:	ldr	r9, [sp, #4]
   231d0:	mov	r8, r9
   231d4:	ldr	sl, [sp, #8]
   231d8:	eor	r8, r8, sl
   231dc:	ldr	fp, [sp, #164]	; 0xa4
   231e0:	and	r6, r6, fp
   231e4:	ldr	lr, [sp, #168]	; 0xa8
   231e8:	and	r8, r8, lr
   231ec:	eor	r6, r6, r7
   231f0:	eor	r8, r8, r9
   231f4:	mov	sl, #868	; 0x364
   231f8:	movt	sl, #19697	; 0x4cf1
   231fc:	movw	r9, #59553	; 0xe8a1
   23200:	movt	r9, #41663	; 0xa2bf
   23204:	str	r5, [sp, #96]	; 0x60
   23208:	adds	sl, r5, sl
   2320c:	str	ip, [sp, #100]	; 0x64
   23210:	adc	r9, ip, r9
   23214:	ldr	r7, [sp, #184]	; 0xb8
   23218:	adds	r7, sl, r7
   2321c:	ldr	ip, [sp, #52]	; 0x34
   23220:	adc	r9, r9, ip
   23224:	adds	r7, r6, r7
   23228:	adc	r9, r8, r9
   2322c:	lsr	sl, fp, #14
   23230:	orr	sl, sl, lr, lsl #18
   23234:	lsr	r8, lr, #14
   23238:	mov	ip, fp
   2323c:	orr	fp, r8, fp, lsl #18
   23240:	lsr	r6, ip, #18
   23244:	orr	r6, r6, lr, lsl #14
   23248:	lsr	r8, lr, #18
   2324c:	orr	r8, r8, ip, lsl #14
   23250:	eor	sl, sl, r6
   23254:	eor	r8, r8, fp
   23258:	lsl	fp, lr, #23
   2325c:	orr	fp, fp, ip, lsr #9
   23260:	lsl	r6, ip, #23
   23264:	orr	r6, r6, lr, lsr #9
   23268:	eor	r6, r6, sl
   2326c:	eor	r8, r8, fp
   23270:	adds	r6, r7, r6
   23274:	adc	r8, r9, r8
   23278:	adds	r7, r4, r6
   2327c:	str	r7, [sp, #52]	; 0x34
   23280:	ldr	r5, [sp, #188]	; 0xbc
   23284:	adc	r7, r5, r8
   23288:	str	r7, [sp, #180]	; 0xb4
   2328c:	ldr	lr, [sp, #172]	; 0xac
   23290:	lsr	r7, lr, #28
   23294:	ldr	ip, [sp, #176]	; 0xb0
   23298:	orr	r9, r7, ip, lsl #4
   2329c:	lsr	r5, ip, #28
   232a0:	orr	r5, r5, lr, lsl #4
   232a4:	lsl	r4, ip, #30
   232a8:	orr	r4, r4, lr, lsr #2
   232ac:	lsl	r7, lr, #30
   232b0:	orr	r7, r7, ip, lsr #2
   232b4:	eor	r7, r7, r9
   232b8:	eor	r5, r5, r4
   232bc:	lsl	r4, ip, #25
   232c0:	orr	r4, r4, lr, lsr #7
   232c4:	lsl	r9, lr, #25
   232c8:	orr	r9, r9, ip, lsr #7
   232cc:	eor	r7, r7, r9
   232d0:	eor	r5, r5, r4
   232d4:	orr	r4, r1, lr
   232d8:	orr	r9, r0, ip
   232dc:	and	r4, r4, r3
   232e0:	and	r9, r9, r2
   232e4:	and	fp, r1, lr
   232e8:	and	sl, r0, ip
   232ec:	orr	r4, r4, fp
   232f0:	orr	r9, r9, sl
   232f4:	adds	r4, r7, r4
   232f8:	adc	r5, r5, r9
   232fc:	adds	r4, r4, r6
   23300:	adc	r5, r5, r8
   23304:	ldr	ip, [sp, #32]
   23308:	lsr	r9, ip, #1
   2330c:	ldr	sl, [sp, #16]
   23310:	orr	r9, r9, sl, lsl #31
   23314:	lsr	r8, sl, #1
   23318:	orr	r8, r8, ip, lsl #31
   2331c:	lsr	r7, ip, #8
   23320:	orr	r7, r7, sl, lsl #24
   23324:	lsr	r6, sl, #8
   23328:	orr	r6, r6, ip, lsl #24
   2332c:	eor	r7, r7, r9
   23330:	eor	r8, r8, r6
   23334:	lsr	r6, ip, #7
   23338:	orr	r6, r6, sl, lsl #25
   2333c:	eor	r6, r6, r7
   23340:	eor	r8, r8, sl, lsr #7
   23344:	ldr	r9, [sp, #112]	; 0x70
   23348:	adds	r6, r6, r9
   2334c:	ldr	fp, [sp, #116]	; 0x74
   23350:	adc	r7, r8, fp
   23354:	ldr	r9, [sp, #68]	; 0x44
   23358:	adds	r6, r6, r9
   2335c:	ldr	r9, [sp, #72]	; 0x48
   23360:	adc	r7, r7, r9
   23364:	ldr	ip, [sp, #28]
   23368:	lsr	fp, ip, #19
   2336c:	ldr	lr, [sp, #56]	; 0x38
   23370:	orr	fp, fp, lr, lsl #13
   23374:	lsr	r8, lr, #19
   23378:	orr	r8, r8, ip, lsl #13
   2337c:	lsl	sl, lr, #3
   23380:	orr	sl, sl, ip, lsr #29
   23384:	lsl	r9, ip, #3
   23388:	orr	r9, r9, lr, lsr #29
   2338c:	eor	r9, r9, fp
   23390:	eor	r8, r8, sl
   23394:	ldr	ip, [sp, #28]
   23398:	lsr	fp, ip, #6
   2339c:	orr	fp, fp, lr, lsl #26
   233a0:	eor	r9, r9, fp
   233a4:	eor	r8, r8, lr, lsr #6
   233a8:	adds	r9, r6, r9
   233ac:	mov	fp, r9
   233b0:	adc	r7, r7, r8
   233b4:	ldr	r9, [sp, #24]
   233b8:	ldr	r6, [sp, #164]	; 0xa4
   233bc:	eor	r6, r9, r6
   233c0:	ldr	ip, [sp, #8]
   233c4:	mov	r8, ip
   233c8:	ldr	sl, [sp, #168]	; 0xa8
   233cc:	eor	r8, r8, sl
   233d0:	ldr	sl, [sp, #52]	; 0x34
   233d4:	and	r6, r6, sl
   233d8:	ldr	lr, [sp, #180]	; 0xb4
   233dc:	and	r8, r8, lr
   233e0:	eor	r6, r6, r9
   233e4:	eor	r8, r8, ip
   233e8:	movw	sl, #12289	; 0x3001
   233ec:	movt	sl, #48194	; 0xbc42
   233f0:	movw	r9, #26187	; 0x664b
   233f4:	movt	r9, #43034	; 0xa81a
   233f8:	str	fp, [sp, #104]	; 0x68
   233fc:	adds	sl, fp, sl
   23400:	str	r7, [sp, #108]	; 0x6c
   23404:	adc	r9, r7, r9
   23408:	ldr	r7, [sp, #60]	; 0x3c
   2340c:	adds	r7, sl, r7
   23410:	ldr	fp, [sp, #4]
   23414:	adc	r9, r9, fp
   23418:	adds	r7, r6, r7
   2341c:	adc	r9, r8, r9
   23420:	ldr	ip, [sp, #52]	; 0x34
   23424:	lsr	sl, ip, #14
   23428:	orr	sl, sl, lr, lsl #18
   2342c:	lsr	r8, lr, #14
   23430:	orr	fp, r8, ip, lsl #18
   23434:	lsr	r6, ip, #18
   23438:	orr	r6, r6, lr, lsl #14
   2343c:	lsr	r8, lr, #18
   23440:	orr	r8, r8, ip, lsl #14
   23444:	eor	sl, sl, r6
   23448:	eor	r8, r8, fp
   2344c:	lsl	fp, lr, #23
   23450:	orr	fp, fp, ip, lsr #9
   23454:	lsl	r6, ip, #23
   23458:	orr	r6, r6, lr, lsr #9
   2345c:	eor	r6, r6, sl
   23460:	eor	r8, r8, fp
   23464:	adds	r6, r7, r6
   23468:	adc	r8, r9, r8
   2346c:	adds	r3, r3, r6
   23470:	str	r3, [sp, #184]	; 0xb8
   23474:	adc	r2, r2, r8
   23478:	str	r2, [sp, #188]	; 0xbc
   2347c:	lsr	r7, r4, #28
   23480:	orr	r9, r7, r5, lsl #4
   23484:	lsr	r2, r5, #28
   23488:	orr	r2, r2, r4, lsl #4
   2348c:	lsl	r3, r5, #30
   23490:	orr	r3, r3, r4, lsr #2
   23494:	lsl	r7, r4, #30
   23498:	orr	r7, r7, r5, lsr #2
   2349c:	eor	r7, r7, r9
   234a0:	eor	r2, r2, r3
   234a4:	lsl	r3, r5, #25
   234a8:	orr	r3, r3, r4, lsr #7
   234ac:	lsl	r9, r4, #25
   234b0:	orr	r9, r9, r5, lsr #7
   234b4:	eor	r7, r7, r9
   234b8:	eor	r2, r2, r3
   234bc:	ldr	lr, [sp, #172]	; 0xac
   234c0:	orr	r3, lr, r4
   234c4:	ldr	ip, [sp, #176]	; 0xb0
   234c8:	orr	r9, ip, r5
   234cc:	and	r3, r3, r1
   234d0:	and	r9, r9, r0
   234d4:	and	fp, lr, r4
   234d8:	and	sl, ip, r5
   234dc:	orr	r3, r3, fp
   234e0:	orr	r9, r9, sl
   234e4:	adds	r3, r7, r3
   234e8:	adc	r2, r2, r9
   234ec:	adds	r3, r3, r6
   234f0:	adc	r2, r2, r8
   234f4:	ldr	ip, [sp, #120]	; 0x78
   234f8:	lsr	r9, ip, #1
   234fc:	ldr	fp, [sp, #124]	; 0x7c
   23500:	orr	r9, r9, fp, lsl #31
   23504:	lsr	r8, fp, #1
   23508:	orr	r8, r8, ip, lsl #31
   2350c:	lsr	r7, ip, #8
   23510:	orr	r7, r7, fp, lsl #24
   23514:	lsr	r6, fp, #8
   23518:	orr	r6, r6, ip, lsl #24
   2351c:	eor	r7, r7, r9
   23520:	eor	r8, r8, r6
   23524:	lsr	r6, ip, #7
   23528:	orr	r6, r6, fp, lsl #25
   2352c:	eor	r6, r6, r7
   23530:	eor	r8, r8, fp, lsr #7
   23534:	ldr	r9, [sp, #32]
   23538:	adds	r6, r6, r9
   2353c:	ldr	sl, [sp, #16]
   23540:	adc	r7, r8, sl
   23544:	ldr	r9, [sp, #44]	; 0x2c
   23548:	adds	r6, r6, r9
   2354c:	ldr	r9, [sp, #76]	; 0x4c
   23550:	adc	r7, r7, r9
   23554:	ldr	lr, [sp, #96]	; 0x60
   23558:	lsr	fp, lr, #19
   2355c:	ldr	ip, [sp, #100]	; 0x64
   23560:	orr	fp, fp, ip, lsl #13
   23564:	lsr	r8, ip, #19
   23568:	orr	r8, r8, lr, lsl #13
   2356c:	lsl	sl, ip, #3
   23570:	orr	sl, sl, lr, lsr #29
   23574:	lsl	r9, lr, #3
   23578:	orr	r9, r9, ip, lsr #29
   2357c:	eor	r9, r9, fp
   23580:	eor	r8, r8, sl
   23584:	lsr	fp, lr, #6
   23588:	orr	fp, fp, ip, lsl #26
   2358c:	eor	r9, r9, fp
   23590:	eor	r8, r8, ip, lsr #6
   23594:	adds	r6, r6, r9
   23598:	mov	ip, r6
   2359c:	adc	r6, r7, r8
   235a0:	mov	r7, r6
   235a4:	ldr	sl, [sp, #164]	; 0xa4
   235a8:	ldr	r6, [sp, #52]	; 0x34
   235ac:	eor	r6, sl, r6
   235b0:	ldr	r9, [sp, #168]	; 0xa8
   235b4:	mov	r8, r9
   235b8:	ldr	fp, [sp, #180]	; 0xb4
   235bc:	eor	r8, r8, fp
   235c0:	ldr	fp, [sp, #184]	; 0xb8
   235c4:	and	r6, r6, fp
   235c8:	ldr	lr, [sp, #188]	; 0xbc
   235cc:	and	r8, r8, lr
   235d0:	eor	r6, r6, sl
   235d4:	eor	r8, r8, r9
   235d8:	movw	sl, #38801	; 0x9791
   235dc:	movt	sl, #53496	; 0xd0f8
   235e0:	movw	r9, #35696	; 0x8b70
   235e4:	movt	r9, #49739	; 0xc24b
   235e8:	str	ip, [sp, #12]
   235ec:	adds	sl, ip, sl
   235f0:	str	r7, [sp, #60]	; 0x3c
   235f4:	adc	r9, r7, r9
   235f8:	ldr	r7, [sp, #24]
   235fc:	adds	r7, sl, r7
   23600:	ldr	sl, [sp, #8]
   23604:	adc	r9, r9, sl
   23608:	adds	r7, r6, r7
   2360c:	adc	r9, r8, r9
   23610:	lsr	sl, fp, #14
   23614:	orr	sl, sl, lr, lsl #18
   23618:	lsr	r8, lr, #14
   2361c:	mov	ip, fp
   23620:	orr	fp, r8, fp, lsl #18
   23624:	lsr	r6, ip, #18
   23628:	orr	r6, r6, lr, lsl #14
   2362c:	lsr	r8, lr, #18
   23630:	orr	r8, r8, ip, lsl #14
   23634:	eor	sl, sl, r6
   23638:	eor	r8, r8, fp
   2363c:	lsl	fp, lr, #23
   23640:	orr	fp, fp, ip, lsr #9
   23644:	lsl	r6, ip, #23
   23648:	orr	r6, r6, lr, lsr #9
   2364c:	eor	r6, r6, sl
   23650:	eor	r8, r8, fp
   23654:	adds	r6, r7, r6
   23658:	adc	r8, r9, r8
   2365c:	adds	r1, r1, r6
   23660:	str	r1, [sp, #16]
   23664:	adc	r1, r0, r8
   23668:	str	r1, [sp, #24]
   2366c:	lsr	r7, r3, #28
   23670:	orr	r9, r7, r2, lsl #4
   23674:	lsr	r0, r2, #28
   23678:	orr	r0, r0, r3, lsl #4
   2367c:	lsl	r1, r2, #30
   23680:	orr	r1, r1, r3, lsr #2
   23684:	lsl	r7, r3, #30
   23688:	orr	r7, r7, r2, lsr #2
   2368c:	eor	r7, r7, r9
   23690:	eor	r0, r0, r1
   23694:	lsl	r1, r2, #25
   23698:	orr	r1, r1, r3, lsr #7
   2369c:	lsl	r9, r3, #25
   236a0:	orr	r9, r9, r2, lsr #7
   236a4:	eor	r7, r7, r9
   236a8:	eor	r0, r0, r1
   236ac:	orr	r1, r4, r3
   236b0:	orr	r9, r5, r2
   236b4:	ldr	sl, [sp, #172]	; 0xac
   236b8:	and	r1, r1, sl
   236bc:	ldr	ip, [sp, #176]	; 0xb0
   236c0:	and	r9, r9, ip
   236c4:	and	fp, r4, r3
   236c8:	str	r2, [sp, #8]
   236cc:	and	sl, r5, r2
   236d0:	orr	r1, r1, fp
   236d4:	orr	r9, r9, sl
   236d8:	adds	r1, r7, r1
   236dc:	adc	r0, r0, r9
   236e0:	adds	r1, r1, r6
   236e4:	adc	r0, r0, r8
   236e8:	ldr	ip, [sp, #128]	; 0x80
   236ec:	lsr	r9, ip, #1
   236f0:	ldr	sl, [sp, #132]	; 0x84
   236f4:	orr	r9, r9, sl, lsl #31
   236f8:	lsr	r8, sl, #1
   236fc:	orr	r8, r8, ip, lsl #31
   23700:	lsr	r7, ip, #8
   23704:	orr	r7, r7, sl, lsl #24
   23708:	lsr	r6, sl, #8
   2370c:	orr	r6, r6, ip, lsl #24
   23710:	eor	r7, r7, r9
   23714:	eor	r8, r8, r6
   23718:	lsr	r6, ip, #7
   2371c:	orr	r6, r6, sl, lsl #25
   23720:	eor	r6, r6, r7
   23724:	eor	r8, r8, sl, lsr #7
   23728:	ldr	ip, [sp, #120]	; 0x78
   2372c:	adds	r6, r6, ip
   23730:	ldr	fp, [sp, #124]	; 0x7c
   23734:	adc	r7, r8, fp
   23738:	ldr	r8, [sp, #48]	; 0x30
   2373c:	adds	r6, r6, r8
   23740:	ldr	r9, [sp, #80]	; 0x50
   23744:	adc	r7, r7, r9
   23748:	ldr	r2, [sp, #104]	; 0x68
   2374c:	lsr	fp, r2, #19
   23750:	ldr	r9, [sp, #108]	; 0x6c
   23754:	orr	fp, fp, r9, lsl #13
   23758:	lsr	r8, r9, #19
   2375c:	orr	r8, r8, r2, lsl #13
   23760:	mov	ip, r9
   23764:	lsl	sl, r9, #3
   23768:	orr	sl, sl, r2, lsr #29
   2376c:	lsl	r9, r2, #3
   23770:	orr	r9, r9, ip, lsr #29
   23774:	eor	r9, r9, fp
   23778:	eor	r8, r8, sl
   2377c:	lsr	fp, r2, #6
   23780:	orr	fp, fp, ip, lsl #26
   23784:	eor	r9, r9, fp
   23788:	eor	r8, r8, ip, lsr #6
   2378c:	adds	r6, r6, r9
   23790:	mov	fp, r6
   23794:	adc	r6, r7, r8
   23798:	mov	r7, r6
   2379c:	ldr	r9, [sp, #52]	; 0x34
   237a0:	ldr	r6, [sp, #184]	; 0xb8
   237a4:	eor	r6, r9, r6
   237a8:	ldr	ip, [sp, #180]	; 0xb4
   237ac:	mov	r8, ip
   237b0:	eor	r8, r8, lr
   237b4:	ldr	lr, [sp, #16]
   237b8:	and	r6, r6, lr
   237bc:	ldr	r2, [sp, #24]
   237c0:	and	r8, r8, r2
   237c4:	eor	r6, r6, r9
   237c8:	eor	r8, r8, ip
   237cc:	movw	sl, #48688	; 0xbe30
   237d0:	movt	sl, #1620	; 0x654
   237d4:	movw	r9, #20899	; 0x51a3
   237d8:	movt	r9, #51052	; 0xc76c
   237dc:	str	fp, [sp, #112]	; 0x70
   237e0:	adds	sl, fp, sl
   237e4:	str	r7, [sp, #116]	; 0x74
   237e8:	adc	r9, r7, r9
   237ec:	ldr	r7, [sp, #164]	; 0xa4
   237f0:	adds	r7, sl, r7
   237f4:	ldr	fp, [sp, #168]	; 0xa8
   237f8:	adc	r9, r9, fp
   237fc:	adds	r7, r6, r7
   23800:	adc	r9, r8, r9
   23804:	lsr	sl, lr, #14
   23808:	orr	sl, sl, r2, lsl #18
   2380c:	lsr	r8, r2, #14
   23810:	orr	fp, r8, lr, lsl #18
   23814:	lsr	r6, lr, #18
   23818:	orr	r6, r6, r2, lsl #14
   2381c:	lsr	r8, r2, #18
   23820:	orr	r8, r8, lr, lsl #14
   23824:	eor	sl, sl, r6
   23828:	eor	r8, r8, fp
   2382c:	lsl	fp, r2, #23
   23830:	orr	fp, fp, lr, lsr #9
   23834:	lsl	r6, lr, #23
   23838:	orr	r6, r6, r2, lsr #9
   2383c:	eor	r6, r6, sl
   23840:	eor	r8, r8, fp
   23844:	adds	r6, r7, r6
   23848:	adc	r8, r9, r8
   2384c:	ldr	lr, [sp, #172]	; 0xac
   23850:	adds	r7, lr, r6
   23854:	str	r7, [sp, #32]
   23858:	ldr	ip, [sp, #176]	; 0xb0
   2385c:	adc	r7, ip, r8
   23860:	str	r7, [sp, #164]	; 0xa4
   23864:	lsr	r7, r1, #28
   23868:	orr	r9, r7, r0, lsl #4
   2386c:	lsr	lr, r0, #28
   23870:	orr	lr, lr, r1, lsl #4
   23874:	lsl	ip, r0, #30
   23878:	orr	ip, ip, r1, lsr #2
   2387c:	lsl	r7, r1, #30
   23880:	orr	r7, r7, r0, lsr #2
   23884:	eor	r7, r7, r9
   23888:	eor	lr, lr, ip
   2388c:	lsl	ip, r0, #25
   23890:	orr	ip, ip, r1, lsr #7
   23894:	lsl	r9, r1, #25
   23898:	orr	r9, r9, r0, lsr #7
   2389c:	eor	r7, r7, r9
   238a0:	eor	lr, lr, ip
   238a4:	orr	ip, r3, r1
   238a8:	ldr	r2, [sp, #8]
   238ac:	orr	r9, r2, r0
   238b0:	and	ip, ip, r4
   238b4:	and	r9, r9, r5
   238b8:	and	fp, r3, r1
   238bc:	and	sl, r2, r0
   238c0:	orr	ip, ip, fp
   238c4:	orr	r9, r9, sl
   238c8:	adds	ip, r7, ip
   238cc:	adc	lr, lr, r9
   238d0:	adds	ip, ip, r6
   238d4:	adc	r2, lr, r8
   238d8:	str	r2, [sp, #168]	; 0xa8
   238dc:	ldr	lr, [sp, #36]	; 0x24
   238e0:	lsr	r9, lr, #1
   238e4:	ldr	fp, [sp, #136]	; 0x88
   238e8:	orr	r9, r9, fp, lsl #31
   238ec:	lsr	r8, fp, #1
   238f0:	orr	r8, r8, lr, lsl #31
   238f4:	lsr	r7, lr, #8
   238f8:	orr	r7, r7, fp, lsl #24
   238fc:	lsr	r6, fp, #8
   23900:	orr	r6, r6, lr, lsl #24
   23904:	eor	r7, r7, r9
   23908:	eor	r8, r8, r6
   2390c:	lsr	r6, lr, #7
   23910:	orr	r6, r6, fp, lsl #25
   23914:	eor	r6, r6, r7
   23918:	eor	r8, r8, fp, lsr #7
   2391c:	ldr	lr, [sp, #128]	; 0x80
   23920:	adds	r6, r6, lr
   23924:	ldr	sl, [sp, #132]	; 0x84
   23928:	adc	r7, r8, sl
   2392c:	ldr	r8, [sp, #20]
   23930:	adds	r6, r6, r8
   23934:	ldr	r8, [sp, #84]	; 0x54
   23938:	adc	r7, r7, r8
   2393c:	ldr	lr, [sp, #12]
   23940:	lsr	fp, lr, #19
   23944:	ldr	r2, [sp, #60]	; 0x3c
   23948:	orr	fp, fp, r2, lsl #13
   2394c:	lsr	r8, r2, #19
   23950:	orr	r8, r8, lr, lsl #13
   23954:	lsl	sl, r2, #3
   23958:	orr	sl, sl, lr, lsr #29
   2395c:	lsl	r9, lr, #3
   23960:	orr	r9, r9, r2, lsr #29
   23964:	eor	r9, r9, fp
   23968:	eor	r8, r8, sl
   2396c:	ldr	lr, [sp, #12]
   23970:	lsr	fp, lr, #6
   23974:	orr	fp, fp, r2, lsl #26
   23978:	eor	r9, r9, fp
   2397c:	eor	r8, r8, r2, lsr #6
   23980:	adds	lr, r6, r9
   23984:	adc	r6, r7, r8
   23988:	mov	r7, r6
   2398c:	ldr	r9, [sp, #184]	; 0xb8
   23990:	ldr	r6, [sp, #16]
   23994:	eor	r6, r9, r6
   23998:	ldr	sl, [sp, #188]	; 0xbc
   2399c:	mov	r8, sl
   239a0:	ldr	fp, [sp, #24]
   239a4:	eor	r8, r8, fp
   239a8:	ldr	fp, [sp, #32]
   239ac:	and	r6, r6, fp
   239b0:	ldr	r2, [sp, #164]	; 0xa4
   239b4:	and	r8, r8, r2
   239b8:	eor	r6, r6, r9
   239bc:	eor	r8, r8, sl
   239c0:	movw	sl, #21016	; 0x5218
   239c4:	movt	sl, #55023	; 0xd6ef
   239c8:	movw	r9, #59417	; 0xe819
   239cc:	movt	r9, #53650	; 0xd192
   239d0:	str	lr, [sp, #120]	; 0x78
   239d4:	adds	sl, lr, sl
   239d8:	str	r7, [sp, #124]	; 0x7c
   239dc:	adc	r9, r7, r9
   239e0:	ldr	r7, [sp, #52]	; 0x34
   239e4:	adds	r7, sl, r7
   239e8:	ldr	lr, [sp, #180]	; 0xb4
   239ec:	adc	r9, r9, lr
   239f0:	adds	r7, r6, r7
   239f4:	adc	r9, r8, r9
   239f8:	lsr	sl, fp, #14
   239fc:	orr	sl, sl, r2, lsl #18
   23a00:	lsr	r8, r2, #14
   23a04:	mov	lr, fp
   23a08:	orr	fp, r8, fp, lsl #18
   23a0c:	lsr	r6, lr, #18
   23a10:	orr	r6, r6, r2, lsl #14
   23a14:	lsr	r8, r2, #18
   23a18:	orr	r8, r8, lr, lsl #14
   23a1c:	eor	sl, sl, r6
   23a20:	eor	r8, r8, fp
   23a24:	lsl	fp, r2, #23
   23a28:	orr	fp, fp, lr, lsr #9
   23a2c:	lsl	r6, lr, #23
   23a30:	orr	r6, r6, r2, lsr #9
   23a34:	eor	r6, r6, sl
   23a38:	eor	r8, r8, fp
   23a3c:	adds	r6, r7, r6
   23a40:	adc	r8, r9, r8
   23a44:	adds	r2, r4, r6
   23a48:	str	r2, [sp, #172]	; 0xac
   23a4c:	adc	r4, r5, r8
   23a50:	str	r4, [sp, #4]
   23a54:	lsr	r7, ip, #28
   23a58:	ldr	r2, [sp, #168]	; 0xa8
   23a5c:	orr	r9, r7, r2, lsl #4
   23a60:	lsr	r5, r2, #28
   23a64:	orr	r5, r5, ip, lsl #4
   23a68:	lsl	r4, r2, #30
   23a6c:	orr	r4, r4, ip, lsr #2
   23a70:	lsl	r7, ip, #30
   23a74:	orr	r7, r7, r2, lsr #2
   23a78:	eor	r7, r7, r9
   23a7c:	eor	r5, r5, r4
   23a80:	lsl	r4, r2, #25
   23a84:	orr	r4, r4, ip, lsr #7
   23a88:	lsl	r9, ip, #25
   23a8c:	orr	r9, r9, r2, lsr #7
   23a90:	eor	r7, r7, r9
   23a94:	eor	r5, r5, r4
   23a98:	orr	r4, r1, ip
   23a9c:	orr	r9, r0, r2
   23aa0:	and	r4, r4, r3
   23aa4:	ldr	lr, [sp, #8]
   23aa8:	and	r9, r9, lr
   23aac:	and	fp, r1, ip
   23ab0:	and	sl, r0, r2
   23ab4:	orr	r4, r4, fp
   23ab8:	orr	r9, r9, sl
   23abc:	adds	r4, r7, r4
   23ac0:	adc	r5, r5, r9
   23ac4:	adds	r4, r4, r6
   23ac8:	adc	r5, r5, r8
   23acc:	ldr	lr, [sp, #140]	; 0x8c
   23ad0:	lsr	r9, lr, #1
   23ad4:	ldr	sl, [sp, #144]	; 0x90
   23ad8:	orr	r9, r9, sl, lsl #31
   23adc:	lsr	r8, sl, #1
   23ae0:	orr	r8, r8, lr, lsl #31
   23ae4:	lsr	r7, lr, #8
   23ae8:	orr	r7, r7, sl, lsl #24
   23aec:	lsr	r6, sl, #8
   23af0:	orr	r6, r6, lr, lsl #24
   23af4:	eor	r7, r7, r9
   23af8:	eor	r8, r8, r6
   23afc:	lsr	r6, lr, #7
   23b00:	orr	r6, r6, sl, lsl #25
   23b04:	eor	r6, r6, r7
   23b08:	eor	r8, r8, sl, lsr #7
   23b0c:	ldr	lr, [sp, #36]	; 0x24
   23b10:	adds	r6, r6, lr
   23b14:	ldr	fp, [sp, #136]	; 0x88
   23b18:	adc	r7, r8, fp
   23b1c:	ldr	r8, [sp, #88]	; 0x58
   23b20:	adds	r6, r6, r8
   23b24:	ldr	r8, [sp, #92]	; 0x5c
   23b28:	adc	r7, r7, r8
   23b2c:	ldr	r2, [sp, #112]	; 0x70
   23b30:	lsr	fp, r2, #19
   23b34:	ldr	lr, [sp, #116]	; 0x74
   23b38:	orr	fp, fp, lr, lsl #13
   23b3c:	lsr	r8, lr, #19
   23b40:	orr	r8, r8, r2, lsl #13
   23b44:	lsl	sl, lr, #3
   23b48:	orr	sl, sl, r2, lsr #29
   23b4c:	lsl	r9, r2, #3
   23b50:	orr	r9, r9, lr, lsr #29
   23b54:	eor	r9, r9, fp
   23b58:	eor	r8, r8, sl
   23b5c:	lsr	fp, r2, #6
   23b60:	orr	fp, fp, lr, lsl #26
   23b64:	eor	r9, r9, fp
   23b68:	eor	r8, r8, lr, lsr #6
   23b6c:	adds	r6, r6, r9
   23b70:	mov	lr, r6
   23b74:	adc	r6, r7, r8
   23b78:	mov	r7, r6
   23b7c:	ldr	fp, [sp, #16]
   23b80:	ldr	r6, [sp, #32]
   23b84:	eor	r6, fp, r6
   23b88:	ldr	r9, [sp, #24]
   23b8c:	mov	r8, r9
   23b90:	ldr	r2, [sp, #164]	; 0xa4
   23b94:	eor	r8, r8, r2
   23b98:	ldr	r2, [sp, #172]	; 0xac
   23b9c:	and	r6, r6, r2
   23ba0:	ldr	sl, [sp, #4]
   23ba4:	and	r8, r8, sl
   23ba8:	eor	r6, r6, fp
   23bac:	eor	r8, r8, r9
   23bb0:	movw	sl, #43280	; 0xa910
   23bb4:	movt	sl, #21861	; 0x5565
   23bb8:	movw	r9, #1572	; 0x624
   23bbc:	movt	r9, #54937	; 0xd699
   23bc0:	str	lr, [sp, #128]	; 0x80
   23bc4:	adds	sl, lr, sl
   23bc8:	str	r7, [sp, #132]	; 0x84
   23bcc:	adc	r9, r7, r9
   23bd0:	ldr	r7, [sp, #184]	; 0xb8
   23bd4:	adds	r7, sl, r7
   23bd8:	ldr	fp, [sp, #188]	; 0xbc
   23bdc:	adc	r9, r9, fp
   23be0:	adds	r7, r6, r7
   23be4:	adc	r9, r8, r9
   23be8:	lsr	sl, r2, #14
   23bec:	ldr	lr, [sp, #4]
   23bf0:	orr	sl, sl, lr, lsl #18
   23bf4:	lsr	r8, lr, #14
   23bf8:	orr	fp, r8, r2, lsl #18
   23bfc:	lsr	r6, r2, #18
   23c00:	orr	r6, r6, lr, lsl #14
   23c04:	lsr	r8, lr, #18
   23c08:	orr	r8, r8, r2, lsl #14
   23c0c:	eor	sl, sl, r6
   23c10:	eor	r8, r8, fp
   23c14:	lsl	fp, lr, #23
   23c18:	orr	fp, fp, r2, lsr #9
   23c1c:	lsl	r6, r2, #23
   23c20:	orr	r6, r6, lr, lsr #9
   23c24:	eor	r6, r6, sl
   23c28:	eor	r8, r8, fp
   23c2c:	adds	r6, r7, r6
   23c30:	adc	r8, r9, r8
   23c34:	adds	r3, r3, r6
   23c38:	str	r3, [sp, #176]	; 0xb0
   23c3c:	ldr	r3, [sp, #8]
   23c40:	adc	r2, r3, r8
   23c44:	str	r2, [sp, #8]
   23c48:	lsr	r7, r4, #28
   23c4c:	orr	r9, r7, r5, lsl #4
   23c50:	lsr	r2, r5, #28
   23c54:	orr	r2, r2, r4, lsl #4
   23c58:	lsl	r3, r5, #30
   23c5c:	orr	r3, r3, r4, lsr #2
   23c60:	lsl	r7, r4, #30
   23c64:	orr	r7, r7, r5, lsr #2
   23c68:	eor	r7, r7, r9
   23c6c:	eor	r2, r2, r3
   23c70:	lsl	r3, r5, #25
   23c74:	orr	r3, r3, r4, lsr #7
   23c78:	lsl	r9, r4, #25
   23c7c:	orr	r9, r9, r5, lsr #7
   23c80:	eor	r7, r7, r9
   23c84:	eor	r2, r2, r3
   23c88:	orr	r3, ip, r4
   23c8c:	ldr	lr, [sp, #168]	; 0xa8
   23c90:	orr	r9, lr, r5
   23c94:	and	r3, r3, r1
   23c98:	and	r9, r9, r0
   23c9c:	and	fp, ip, r4
   23ca0:	and	sl, lr, r5
   23ca4:	orr	r3, r3, fp
   23ca8:	orr	r9, r9, sl
   23cac:	adds	r3, r7, r3
   23cb0:	adc	r2, r2, r9
   23cb4:	adds	r3, r3, r6
   23cb8:	str	r3, [sp, #180]	; 0xb4
   23cbc:	adc	r2, r2, r8
   23cc0:	ldr	r3, [sp, #148]	; 0x94
   23cc4:	lsr	r9, r3, #1
   23cc8:	ldr	fp, [sp, #152]	; 0x98
   23ccc:	orr	r9, r9, fp, lsl #31
   23cd0:	lsr	r8, fp, #1
   23cd4:	orr	r8, r8, r3, lsl #31
   23cd8:	lsr	r7, r3, #8
   23cdc:	orr	r7, r7, fp, lsl #24
   23ce0:	lsr	r6, fp, #8
   23ce4:	orr	r6, r6, r3, lsl #24
   23ce8:	eor	r7, r7, r9
   23cec:	eor	r8, r8, r6
   23cf0:	lsr	r6, r3, #7
   23cf4:	orr	r6, r6, fp, lsl #25
   23cf8:	eor	r6, r6, r7
   23cfc:	eor	r8, r8, fp, lsr #7
   23d00:	ldr	r3, [sp, #140]	; 0x8c
   23d04:	adds	r6, r6, r3
   23d08:	ldr	sl, [sp, #144]	; 0x90
   23d0c:	adc	r7, r8, sl
   23d10:	ldr	r8, [sp, #28]
   23d14:	adds	r6, r6, r8
   23d18:	ldr	r8, [sp, #56]	; 0x38
   23d1c:	adc	r7, r7, r8
   23d20:	ldr	r3, [sp, #120]	; 0x78
   23d24:	lsr	fp, r3, #19
   23d28:	ldr	lr, [sp, #124]	; 0x7c
   23d2c:	orr	fp, fp, lr, lsl #13
   23d30:	lsr	r8, lr, #19
   23d34:	orr	r8, r8, r3, lsl #13
   23d38:	lsl	sl, lr, #3
   23d3c:	orr	sl, sl, r3, lsr #29
   23d40:	lsl	r9, r3, #3
   23d44:	orr	r9, r9, lr, lsr #29
   23d48:	eor	r9, r9, fp
   23d4c:	eor	r8, r8, sl
   23d50:	lsr	fp, r3, #6
   23d54:	orr	fp, fp, lr, lsl #26
   23d58:	eor	r9, r9, fp
   23d5c:	eor	r8, r8, lr, lsr #6
   23d60:	adds	r3, r6, r9
   23d64:	adc	r6, r7, r8
   23d68:	mov	r7, r6
   23d6c:	ldr	lr, [sp, #32]
   23d70:	ldr	r6, [sp, #172]	; 0xac
   23d74:	eor	r6, lr, r6
   23d78:	ldr	r9, [sp, #164]	; 0xa4
   23d7c:	mov	r8, r9
   23d80:	ldr	sl, [sp, #4]
   23d84:	eor	r8, r8, sl
   23d88:	ldr	fp, [sp, #176]	; 0xb0
   23d8c:	and	r6, r6, fp
   23d90:	ldr	sl, [sp, #8]
   23d94:	and	r8, r8, sl
   23d98:	eor	r6, r6, lr
   23d9c:	eor	r8, r8, r9
   23da0:	movw	sl, #8234	; 0x202a
   23da4:	movt	sl, #22385	; 0x5771
   23da8:	movw	r9, #13701	; 0x3585
   23dac:	movt	r9, #62478	; 0xf40e
   23db0:	str	r3, [sp, #36]	; 0x24
   23db4:	adds	sl, r3, sl
   23db8:	str	r7, [sp, #136]	; 0x88
   23dbc:	adc	r9, r7, r9
   23dc0:	ldr	r7, [sp, #16]
   23dc4:	adds	r7, sl, r7
   23dc8:	ldr	r3, [sp, #24]
   23dcc:	adc	r9, r9, r3
   23dd0:	adds	r7, r6, r7
   23dd4:	adc	r9, r8, r9
   23dd8:	lsr	sl, fp, #14
   23ddc:	ldr	lr, [sp, #8]
   23de0:	orr	sl, sl, lr, lsl #18
   23de4:	lsr	r8, lr, #14
   23de8:	mov	r3, fp
   23dec:	orr	fp, r8, fp, lsl #18
   23df0:	lsr	r6, r3, #18
   23df4:	orr	r6, r6, lr, lsl #14
   23df8:	lsr	r8, lr, #18
   23dfc:	orr	r8, r8, r3, lsl #14
   23e00:	eor	sl, sl, r6
   23e04:	eor	r8, r8, fp
   23e08:	lsl	fp, lr, #23
   23e0c:	orr	fp, fp, r3, lsr #9
   23e10:	lsl	r6, r3, #23
   23e14:	orr	r6, r6, lr, lsr #9
   23e18:	eor	r6, r6, sl
   23e1c:	eor	r8, r8, fp
   23e20:	adds	r6, r7, r6
   23e24:	adc	r8, r9, r8
   23e28:	adds	r1, r1, r6
   23e2c:	str	r1, [sp, #24]
   23e30:	adc	r0, r0, r8
   23e34:	str	r0, [sp, #184]	; 0xb8
   23e38:	ldr	r3, [sp, #180]	; 0xb4
   23e3c:	lsr	r7, r3, #28
   23e40:	orr	r9, r7, r2, lsl #4
   23e44:	lsr	r0, r2, #28
   23e48:	orr	r0, r0, r3, lsl #4
   23e4c:	lsl	r1, r2, #30
   23e50:	orr	r1, r1, r3, lsr #2
   23e54:	lsl	r7, r3, #30
   23e58:	orr	r7, r7, r2, lsr #2
   23e5c:	eor	r7, r7, r9
   23e60:	eor	r0, r0, r1
   23e64:	lsl	r1, r2, #25
   23e68:	orr	r1, r1, r3, lsr #7
   23e6c:	lsl	r9, r3, #25
   23e70:	orr	r9, r9, r2, lsr #7
   23e74:	eor	r7, r7, r9
   23e78:	eor	r0, r0, r1
   23e7c:	orr	r1, r4, r3
   23e80:	orr	r9, r5, r2
   23e84:	and	r1, r1, ip
   23e88:	ldr	lr, [sp, #168]	; 0xa8
   23e8c:	and	r9, r9, lr
   23e90:	and	fp, r4, r3
   23e94:	and	sl, r5, r2
   23e98:	orr	r1, r1, fp
   23e9c:	orr	r9, r9, sl
   23ea0:	adds	r1, r7, r1
   23ea4:	adc	r0, r0, r9
   23ea8:	adds	r1, r1, r6
   23eac:	adc	r3, r0, r8
   23eb0:	str	r3, [sp, #188]	; 0xbc
   23eb4:	ldr	r3, [sp, #156]	; 0x9c
   23eb8:	lsr	r9, r3, #1
   23ebc:	ldr	sl, [sp, #160]	; 0xa0
   23ec0:	orr	r9, r9, sl, lsl #31
   23ec4:	lsr	r8, sl, #1
   23ec8:	orr	r8, r8, r3, lsl #31
   23ecc:	lsr	r7, r3, #8
   23ed0:	orr	r7, r7, sl, lsl #24
   23ed4:	lsr	r6, sl, #8
   23ed8:	orr	r6, r6, r3, lsl #24
   23edc:	eor	r7, r7, r9
   23ee0:	eor	r8, r8, r6
   23ee4:	lsr	r6, r3, #7
   23ee8:	orr	r6, r6, sl, lsl #25
   23eec:	eor	r6, r6, r7
   23ef0:	eor	r8, r8, sl, lsr #7
   23ef4:	ldr	r3, [sp, #148]	; 0x94
   23ef8:	adds	r6, r6, r3
   23efc:	ldr	fp, [sp, #152]	; 0x98
   23f00:	adc	r7, r8, fp
   23f04:	ldr	r3, [sp, #96]	; 0x60
   23f08:	adds	r6, r6, r3
   23f0c:	ldr	r9, [sp, #100]	; 0x64
   23f10:	adc	r7, r7, r9
   23f14:	ldr	r3, [sp, #128]	; 0x80
   23f18:	lsr	fp, r3, #19
   23f1c:	ldr	lr, [sp, #132]	; 0x84
   23f20:	orr	fp, fp, lr, lsl #13
   23f24:	lsr	r8, lr, #19
   23f28:	orr	r8, r8, r3, lsl #13
   23f2c:	lsl	sl, lr, #3
   23f30:	orr	sl, sl, r3, lsr #29
   23f34:	lsl	r9, r3, #3
   23f38:	orr	r9, r9, lr, lsr #29
   23f3c:	eor	r9, r9, fp
   23f40:	eor	r8, r8, sl
   23f44:	lsr	fp, r3, #6
   23f48:	orr	fp, fp, lr, lsl #26
   23f4c:	eor	r9, r9, fp
   23f50:	eor	r8, r8, lr, lsr #6
   23f54:	adds	r9, r6, r9
   23f58:	mov	lr, r9
   23f5c:	adc	r3, r7, r8
   23f60:	ldr	r7, [sp, #172]	; 0xac
   23f64:	ldr	r8, [sp, #176]	; 0xb0
   23f68:	eor	r6, r7, r8
   23f6c:	ldr	r9, [sp, #4]
   23f70:	mov	r8, r9
   23f74:	ldr	fp, [sp, #8]
   23f78:	eor	r8, r8, fp
   23f7c:	ldr	fp, [sp, #24]
   23f80:	and	r6, r6, fp
   23f84:	ldr	r0, [sp, #184]	; 0xb8
   23f88:	and	r8, r8, r0
   23f8c:	eor	r6, r6, r7
   23f90:	eor	r8, r8, r9
   23f94:	movw	sl, #53688	; 0xd1b8
   23f98:	movt	sl, #12987	; 0x32bb
   23f9c:	movw	r9, #41072	; 0xa070
   23fa0:	movt	r9, #4202	; 0x106a
   23fa4:	str	lr, [sp, #140]	; 0x8c
   23fa8:	adds	sl, lr, sl
   23fac:	str	r3, [sp, #144]	; 0x90
   23fb0:	adc	r9, r3, r9
   23fb4:	ldr	r7, [sp, #32]
   23fb8:	adds	r7, sl, r7
   23fbc:	ldr	fp, [sp, #164]	; 0xa4
   23fc0:	adc	r9, r9, fp
   23fc4:	adds	r7, r6, r7
   23fc8:	adc	r9, r8, r9
   23fcc:	ldr	lr, [sp, #24]
   23fd0:	lsr	sl, lr, #14
   23fd4:	orr	sl, sl, r0, lsl #18
   23fd8:	lsr	r8, r0, #14
   23fdc:	orr	fp, r8, lr, lsl #18
   23fe0:	lsr	r6, lr, #18
   23fe4:	orr	r6, r6, r0, lsl #14
   23fe8:	lsr	r8, r0, #18
   23fec:	orr	r8, r8, lr, lsl #14
   23ff0:	eor	sl, sl, r6
   23ff4:	eor	r8, r8, fp
   23ff8:	lsl	fp, r0, #23
   23ffc:	orr	fp, fp, lr, lsr #9
   24000:	lsl	r6, lr, #23
   24004:	orr	r6, r6, r0, lsr #9
   24008:	eor	r6, r6, sl
   2400c:	eor	r8, r8, fp
   24010:	adds	r6, r7, r6
   24014:	adc	r8, r9, r8
   24018:	adds	ip, ip, r6
   2401c:	str	ip, [sp, #192]	; 0xc0
   24020:	ldr	lr, [sp, #168]	; 0xa8
   24024:	adc	r7, lr, r8
   24028:	str	r7, [sp, #196]	; 0xc4
   2402c:	lsr	r7, r1, #28
   24030:	ldr	r3, [sp, #188]	; 0xbc
   24034:	orr	r9, r7, r3, lsl #4
   24038:	lsr	lr, r3, #28
   2403c:	orr	lr, lr, r1, lsl #4
   24040:	lsl	ip, r3, #30
   24044:	orr	ip, ip, r1, lsr #2
   24048:	lsl	r7, r1, #30
   2404c:	orr	r7, r7, r3, lsr #2
   24050:	eor	r7, r7, r9
   24054:	eor	lr, lr, ip
   24058:	lsl	ip, r3, #25
   2405c:	orr	ip, ip, r1, lsr #7
   24060:	lsl	r9, r1, #25
   24064:	orr	r9, r9, r3, lsr #7
   24068:	eor	r7, r7, r9
   2406c:	eor	lr, lr, ip
   24070:	ldr	r0, [sp, #180]	; 0xb4
   24074:	orr	ip, r0, r1
   24078:	orr	r9, r2, r3
   2407c:	and	ip, ip, r4
   24080:	and	r9, r9, r5
   24084:	and	fp, r0, r1
   24088:	and	sl, r2, r3
   2408c:	orr	ip, ip, fp
   24090:	orr	r9, r9, sl
   24094:	adds	ip, r7, ip
   24098:	adc	lr, lr, r9
   2409c:	adds	ip, ip, r6
   240a0:	adc	lr, lr, r8
   240a4:	ldr	r3, [sp, #40]	; 0x28
   240a8:	lsr	r9, r3, #1
   240ac:	ldr	fp, [sp, #64]	; 0x40
   240b0:	orr	r9, r9, fp, lsl #31
   240b4:	lsr	r8, fp, #1
   240b8:	orr	r8, r8, r3, lsl #31
   240bc:	lsr	r7, r3, #8
   240c0:	orr	r7, r7, fp, lsl #24
   240c4:	lsr	r6, fp, #8
   240c8:	orr	r6, r6, r3, lsl #24
   240cc:	eor	r7, r7, r9
   240d0:	eor	r8, r8, r6
   240d4:	lsr	r6, r3, #7
   240d8:	orr	r6, r6, fp, lsl #25
   240dc:	eor	r6, r6, r7
   240e0:	eor	r8, r8, fp, lsr #7
   240e4:	ldr	r7, [sp, #156]	; 0x9c
   240e8:	adds	r6, r6, r7
   240ec:	ldr	sl, [sp, #160]	; 0xa0
   240f0:	adc	r7, r8, sl
   240f4:	ldr	r8, [sp, #104]	; 0x68
   240f8:	adds	r6, r6, r8
   240fc:	ldr	r8, [sp, #108]	; 0x6c
   24100:	adc	r7, r7, r8
   24104:	ldr	r3, [sp, #36]	; 0x24
   24108:	lsr	fp, r3, #19
   2410c:	ldr	r0, [sp, #136]	; 0x88
   24110:	orr	fp, fp, r0, lsl #13
   24114:	lsr	r8, r0, #19
   24118:	orr	r8, r8, r3, lsl #13
   2411c:	lsl	sl, r0, #3
   24120:	orr	sl, sl, r3, lsr #29
   24124:	lsl	r9, r3, #3
   24128:	orr	r9, r9, r0, lsr #29
   2412c:	eor	r9, r9, fp
   24130:	eor	r8, r8, sl
   24134:	ldr	sl, [sp, #36]	; 0x24
   24138:	lsr	fp, sl, #6
   2413c:	orr	fp, fp, r0, lsl #26
   24140:	eor	r9, r9, fp
   24144:	eor	r8, r8, r0, lsr #6
   24148:	adds	r9, r6, r9
   2414c:	mov	r3, r9
   24150:	adc	r7, r7, r8
   24154:	ldr	r9, [sp, #176]	; 0xb0
   24158:	ldr	r6, [sp, #24]
   2415c:	eor	r6, r9, r6
   24160:	ldr	sl, [sp, #8]
   24164:	mov	r8, sl
   24168:	ldr	fp, [sp, #184]	; 0xb8
   2416c:	eor	r8, r8, fp
   24170:	ldr	fp, [sp, #192]	; 0xc0
   24174:	and	r6, r6, fp
   24178:	ldr	r0, [sp, #196]	; 0xc4
   2417c:	and	r8, r8, r0
   24180:	eor	r6, r6, r9
   24184:	eor	r8, r8, sl
   24188:	movw	sl, #53448	; 0xd0c8
   2418c:	movt	sl, #47314	; 0xb8d2
   24190:	movw	r9, #49430	; 0xc116
   24194:	movt	r9, #6564	; 0x19a4
   24198:	str	r3, [sp, #52]	; 0x34
   2419c:	adds	sl, r3, sl
   241a0:	str	r7, [sp, #16]
   241a4:	adc	r9, r7, r9
   241a8:	ldr	r7, [sp, #172]	; 0xac
   241ac:	adds	r7, sl, r7
   241b0:	ldr	sl, [sp, #4]
   241b4:	adc	r9, r9, sl
   241b8:	adds	r7, r6, r7
   241bc:	adc	r9, r8, r9
   241c0:	lsr	sl, fp, #14
   241c4:	orr	sl, sl, r0, lsl #18
   241c8:	lsr	r8, r0, #14
   241cc:	mov	r3, fp
   241d0:	orr	fp, r8, fp, lsl #18
   241d4:	lsr	r6, r3, #18
   241d8:	orr	r6, r6, r0, lsl #14
   241dc:	lsr	r8, r0, #18
   241e0:	orr	r8, r8, r3, lsl #14
   241e4:	eor	sl, sl, r6
   241e8:	eor	r8, r8, fp
   241ec:	lsl	fp, r0, #23
   241f0:	orr	fp, fp, r3, lsr #9
   241f4:	lsl	r6, r3, #23
   241f8:	orr	r6, r6, r0, lsr #9
   241fc:	eor	r6, r6, sl
   24200:	eor	r8, r8, fp
   24204:	adds	r6, r7, r6
   24208:	adc	r8, r9, r8
   2420c:	adds	r0, r4, r6
   24210:	str	r0, [sp, #200]	; 0xc8
   24214:	adc	r4, r5, r8
   24218:	str	r4, [sp, #4]
   2421c:	lsr	r7, ip, #28
   24220:	orr	r9, r7, lr, lsl #4
   24224:	lsr	r5, lr, #28
   24228:	orr	r5, r5, ip, lsl #4
   2422c:	lsl	r4, lr, #30
   24230:	orr	r4, r4, ip, lsr #2
   24234:	lsl	r7, ip, #30
   24238:	orr	r7, r7, lr, lsr #2
   2423c:	eor	r7, r7, r9
   24240:	eor	r5, r5, r4
   24244:	lsl	r4, lr, #25
   24248:	orr	r4, r4, ip, lsr #7
   2424c:	lsl	r9, ip, #25
   24250:	orr	r9, r9, lr, lsr #7
   24254:	eor	r7, r7, r9
   24258:	eor	r5, r5, r4
   2425c:	orr	r4, r1, ip
   24260:	ldr	r3, [sp, #188]	; 0xbc
   24264:	orr	r9, r3, lr
   24268:	ldr	r0, [sp, #180]	; 0xb4
   2426c:	and	r4, r4, r0
   24270:	and	r9, r9, r2
   24274:	and	fp, r1, ip
   24278:	and	sl, r3, lr
   2427c:	orr	r4, r4, fp
   24280:	orr	r9, r9, sl
   24284:	adds	r4, r7, r4
   24288:	adc	r5, r5, r9
   2428c:	adds	r4, r4, r6
   24290:	adc	r5, r5, r8
   24294:	ldr	r3, [sp, #68]	; 0x44
   24298:	lsr	r9, r3, #1
   2429c:	ldr	sl, [sp, #72]	; 0x48
   242a0:	orr	r9, r9, sl, lsl #31
   242a4:	lsr	r8, sl, #1
   242a8:	orr	r8, r8, r3, lsl #31
   242ac:	lsr	r7, r3, #8
   242b0:	orr	r7, r7, sl, lsl #24
   242b4:	lsr	r6, sl, #8
   242b8:	orr	r6, r6, r3, lsl #24
   242bc:	eor	r7, r7, r9
   242c0:	eor	r8, r8, r6
   242c4:	lsr	r6, r3, #7
   242c8:	orr	r6, r6, sl, lsl #25
   242cc:	eor	r6, r6, r7
   242d0:	eor	r8, r8, sl, lsr #7
   242d4:	ldr	r7, [sp, #40]	; 0x28
   242d8:	adds	r6, r6, r7
   242dc:	ldr	fp, [sp, #64]	; 0x40
   242e0:	adc	r7, r8, fp
   242e4:	ldr	r9, [sp, #12]
   242e8:	adds	r6, r6, r9
   242ec:	ldr	r8, [sp, #60]	; 0x3c
   242f0:	adc	r7, r7, r8
   242f4:	ldr	r0, [sp, #140]	; 0x8c
   242f8:	lsr	fp, r0, #19
   242fc:	ldr	r3, [sp, #144]	; 0x90
   24300:	orr	fp, fp, r3, lsl #13
   24304:	lsr	r8, r3, #19
   24308:	orr	r8, r8, r0, lsl #13
   2430c:	lsl	sl, r3, #3
   24310:	orr	sl, sl, r0, lsr #29
   24314:	lsl	r9, r0, #3
   24318:	orr	r9, r9, r3, lsr #29
   2431c:	eor	r9, r9, fp
   24320:	eor	r8, r8, sl
   24324:	lsr	fp, r0, #6
   24328:	orr	fp, fp, r3, lsl #26
   2432c:	eor	r9, r9, fp
   24330:	eor	r8, r8, r3, lsr #6
   24334:	adds	r9, r6, r9
   24338:	mov	fp, r9
   2433c:	adc	r6, r7, r8
   24340:	mov	r7, r6
   24344:	ldr	r9, [sp, #24]
   24348:	ldr	r6, [sp, #192]	; 0xc0
   2434c:	eor	r6, r9, r6
   24350:	ldr	r3, [sp, #184]	; 0xb8
   24354:	mov	r8, r3
   24358:	ldr	r0, [sp, #196]	; 0xc4
   2435c:	eor	r8, r8, r0
   24360:	ldr	r0, [sp, #200]	; 0xc8
   24364:	and	r6, r6, r0
   24368:	ldr	sl, [sp, #4]
   2436c:	and	r8, r8, sl
   24370:	eor	r6, r6, r9
   24374:	eor	r8, r8, r3
   24378:	movw	sl, #43859	; 0xab53
   2437c:	movt	sl, #20801	; 0x5141
   24380:	movw	r9, #27656	; 0x6c08
   24384:	movt	r9, #7735	; 0x1e37
   24388:	str	fp, [sp, #148]	; 0x94
   2438c:	adds	sl, fp, sl
   24390:	str	r7, [sp, #152]	; 0x98
   24394:	adc	r9, r7, r9
   24398:	ldr	r7, [sp, #176]	; 0xb0
   2439c:	adds	r7, sl, r7
   243a0:	ldr	r3, [sp, #8]
   243a4:	adc	r9, r9, r3
   243a8:	adds	r7, r6, r7
   243ac:	adc	r9, r8, r9
   243b0:	lsr	sl, r0, #14
   243b4:	ldr	r3, [sp, #4]
   243b8:	orr	sl, sl, r3, lsl #18
   243bc:	lsr	r8, r3, #14
   243c0:	orr	fp, r8, r0, lsl #18
   243c4:	lsr	r6, r0, #18
   243c8:	orr	r6, r6, r3, lsl #14
   243cc:	lsr	r8, r3, #18
   243d0:	orr	r8, r8, r0, lsl #14
   243d4:	eor	sl, sl, r6
   243d8:	eor	r8, r8, fp
   243dc:	lsl	fp, r3, #23
   243e0:	orr	fp, fp, r0, lsr #9
   243e4:	lsl	r6, r0, #23
   243e8:	orr	r6, r6, r3, lsr #9
   243ec:	eor	r6, r6, sl
   243f0:	eor	r8, r8, fp
   243f4:	adds	r6, r7, r6
   243f8:	adc	r8, r9, r8
   243fc:	ldr	r7, [sp, #180]	; 0xb4
   24400:	adds	r7, r7, r6
   24404:	str	r7, [sp, #64]	; 0x40
   24408:	adc	r2, r2, r8
   2440c:	str	r2, [sp, #8]
   24410:	lsr	r7, r4, #28
   24414:	orr	r9, r7, r5, lsl #4
   24418:	lsr	r2, r5, #28
   2441c:	orr	r2, r2, r4, lsl #4
   24420:	lsl	r3, r5, #30
   24424:	orr	r3, r3, r4, lsr #2
   24428:	lsl	r7, r4, #30
   2442c:	orr	r7, r7, r5, lsr #2
   24430:	eor	r7, r7, r9
   24434:	eor	r2, r2, r3
   24438:	lsl	r3, r5, #25
   2443c:	orr	r3, r3, r4, lsr #7
   24440:	lsl	r9, r4, #25
   24444:	orr	r9, r9, r5, lsr #7
   24448:	eor	r7, r7, r9
   2444c:	eor	r2, r2, r3
   24450:	orr	r3, ip, r4
   24454:	orr	r9, lr, r5
   24458:	and	r3, r3, r1
   2445c:	ldr	sl, [sp, #188]	; 0xbc
   24460:	and	r9, r9, sl
   24464:	and	fp, ip, r4
   24468:	and	sl, lr, r5
   2446c:	orr	r3, r3, fp
   24470:	orr	r9, r9, sl
   24474:	adds	r3, r7, r3
   24478:	adc	r2, r2, r9
   2447c:	adds	r3, r3, r6
   24480:	adc	r2, r2, r8
   24484:	str	r2, [sp, #172]	; 0xac
   24488:	ldr	r2, [sp, #44]	; 0x2c
   2448c:	lsr	r9, r2, #1
   24490:	ldr	fp, [sp, #76]	; 0x4c
   24494:	orr	r9, r9, fp, lsl #31
   24498:	lsr	r8, fp, #1
   2449c:	orr	r8, r8, r2, lsl #31
   244a0:	lsr	r7, r2, #8
   244a4:	orr	r7, r7, fp, lsl #24
   244a8:	lsr	r6, fp, #8
   244ac:	orr	r6, r6, r2, lsl #24
   244b0:	eor	r7, r7, r9
   244b4:	eor	r8, r8, r6
   244b8:	lsr	r6, r2, #7
   244bc:	orr	r6, r6, fp, lsl #25
   244c0:	eor	r6, r6, r7
   244c4:	eor	r8, r8, fp, lsr #7
   244c8:	ldr	r9, [sp, #68]	; 0x44
   244cc:	adds	r6, r6, r9
   244d0:	ldr	sl, [sp, #72]	; 0x48
   244d4:	adc	r7, r8, sl
   244d8:	ldr	r9, [sp, #112]	; 0x70
   244dc:	adds	r6, r6, r9
   244e0:	ldr	r9, [sp, #116]	; 0x74
   244e4:	adc	r7, r7, r9
   244e8:	ldr	r2, [sp, #52]	; 0x34
   244ec:	lsr	fp, r2, #19
   244f0:	ldr	r9, [sp, #16]
   244f4:	orr	fp, fp, r9, lsl #13
   244f8:	lsr	r8, r9, #19
   244fc:	orr	r8, r8, r2, lsl #13
   24500:	lsl	sl, r9, #3
   24504:	orr	sl, sl, r2, lsr #29
   24508:	lsl	r9, r2, #3
   2450c:	ldr	r2, [sp, #16]
   24510:	orr	r9, r9, r2, lsr #29
   24514:	eor	r9, r9, fp
   24518:	eor	r8, r8, sl
   2451c:	ldr	r2, [sp, #52]	; 0x34
   24520:	lsr	fp, r2, #6
   24524:	ldr	sl, [sp, #16]
   24528:	orr	fp, fp, sl, lsl #26
   2452c:	eor	r9, r9, fp
   24530:	eor	r8, r8, sl, lsr #6
   24534:	adds	r9, r6, r9
   24538:	mov	r2, r9
   2453c:	adc	r6, r7, r8
   24540:	mov	r7, r6
   24544:	ldr	r9, [sp, #192]	; 0xc0
   24548:	eor	r6, r9, r0
   2454c:	ldr	sl, [sp, #196]	; 0xc4
   24550:	mov	r8, sl
   24554:	ldr	r0, [sp, #4]
   24558:	eor	r8, r8, r0
   2455c:	ldr	fp, [sp, #64]	; 0x40
   24560:	and	r6, r6, fp
   24564:	ldr	r0, [sp, #8]
   24568:	and	r8, r8, r0
   2456c:	eor	r6, r6, r9
   24570:	eor	r8, r8, sl
   24574:	movw	sl, #60313	; 0xeb99
   24578:	movt	sl, #57230	; 0xdf8e
   2457c:	movw	r9, #30540	; 0x774c
   24580:	movt	r9, #10056	; 0x2748
   24584:	str	r2, [sp, #156]	; 0x9c
   24588:	adds	sl, r2, sl
   2458c:	str	r7, [sp, #160]	; 0xa0
   24590:	adc	r9, r7, r9
   24594:	ldr	r7, [sp, #24]
   24598:	adds	r7, sl, r7
   2459c:	ldr	r2, [sp, #184]	; 0xb8
   245a0:	adc	r9, r9, r2
   245a4:	adds	r7, r6, r7
   245a8:	adc	r9, r8, r9
   245ac:	mov	r0, fp
   245b0:	lsr	sl, fp, #14
   245b4:	ldr	r2, [sp, #8]
   245b8:	orr	sl, sl, r2, lsl #18
   245bc:	lsr	r8, r2, #14
   245c0:	orr	fp, r8, fp, lsl #18
   245c4:	lsr	r6, r0, #18
   245c8:	orr	r6, r6, r2, lsl #14
   245cc:	lsr	r8, r2, #18
   245d0:	orr	r8, r8, r0, lsl #14
   245d4:	eor	sl, sl, r6
   245d8:	eor	r8, r8, fp
   245dc:	lsl	fp, r2, #23
   245e0:	orr	fp, fp, r0, lsr #9
   245e4:	lsl	r6, r0, #23
   245e8:	orr	r6, r6, r2, lsr #9
   245ec:	eor	r6, r6, sl
   245f0:	eor	r8, r8, fp
   245f4:	adds	r6, r7, r6
   245f8:	adc	r8, r9, r8
   245fc:	adds	r1, r1, r6
   24600:	str	r1, [sp, #32]
   24604:	ldr	r1, [sp, #188]	; 0xbc
   24608:	adc	r1, r1, r8
   2460c:	str	r1, [sp, #68]	; 0x44
   24610:	lsr	r7, r3, #28
   24614:	ldr	r2, [sp, #172]	; 0xac
   24618:	orr	r9, r7, r2, lsl #4
   2461c:	lsr	r0, r2, #28
   24620:	orr	r0, r0, r3, lsl #4
   24624:	lsl	r1, r2, #30
   24628:	orr	r1, r1, r3, lsr #2
   2462c:	lsl	r7, r3, #30
   24630:	orr	r7, r7, r2, lsr #2
   24634:	eor	r7, r7, r9
   24638:	eor	r0, r0, r1
   2463c:	lsl	r1, r2, #25
   24640:	orr	r1, r1, r3, lsr #7
   24644:	lsl	r9, r3, #25
   24648:	orr	r9, r9, r2, lsr #7
   2464c:	eor	r7, r7, r9
   24650:	eor	r0, r0, r1
   24654:	orr	r1, r4, r3
   24658:	orr	r9, r5, r2
   2465c:	and	r1, r1, ip
   24660:	and	r9, r9, lr
   24664:	and	fp, r4, r3
   24668:	and	sl, r5, r2
   2466c:	orr	r1, r1, fp
   24670:	orr	r9, r9, sl
   24674:	adds	r1, r7, r1
   24678:	adc	r0, r0, r9
   2467c:	adds	r1, r1, r6
   24680:	adc	r2, r0, r8
   24684:	str	r2, [sp, #72]	; 0x48
   24688:	ldr	r2, [sp, #48]	; 0x30
   2468c:	lsr	r9, r2, #1
   24690:	ldr	sl, [sp, #80]	; 0x50
   24694:	orr	r9, r9, sl, lsl #31
   24698:	lsr	r8, sl, #1
   2469c:	orr	r8, r8, r2, lsl #31
   246a0:	lsr	r7, r2, #8
   246a4:	orr	r7, r7, sl, lsl #24
   246a8:	lsr	r6, sl, #8
   246ac:	orr	r6, r6, r2, lsl #24
   246b0:	eor	r7, r7, r9
   246b4:	eor	r8, r8, r6
   246b8:	lsr	r6, r2, #7
   246bc:	orr	r6, r6, sl, lsl #25
   246c0:	eor	r6, r6, r7
   246c4:	eor	r8, r8, sl, lsr #7
   246c8:	ldr	r9, [sp, #44]	; 0x2c
   246cc:	adds	r6, r6, r9
   246d0:	ldr	fp, [sp, #76]	; 0x4c
   246d4:	adc	r7, r8, fp
   246d8:	ldr	r9, [sp, #120]	; 0x78
   246dc:	adds	r6, r6, r9
   246e0:	ldr	r9, [sp, #124]	; 0x7c
   246e4:	adc	r7, r7, r9
   246e8:	ldr	r0, [sp, #148]	; 0x94
   246ec:	lsr	fp, r0, #19
   246f0:	ldr	r2, [sp, #152]	; 0x98
   246f4:	orr	fp, fp, r2, lsl #13
   246f8:	lsr	r8, r2, #19
   246fc:	orr	r8, r8, r0, lsl #13
   24700:	lsl	sl, r2, #3
   24704:	orr	sl, sl, r0, lsr #29
   24708:	lsl	r9, r0, #3
   2470c:	orr	r9, r9, r2, lsr #29
   24710:	eor	r9, r9, fp
   24714:	eor	r8, r8, sl
   24718:	lsr	fp, r0, #6
   2471c:	orr	fp, fp, r2, lsl #26
   24720:	eor	r9, r9, fp
   24724:	eor	r8, r8, r2, lsr #6
   24728:	adds	r9, r6, r9
   2472c:	mov	fp, r9
   24730:	adc	r6, r7, r8
   24734:	mov	r7, r6
   24738:	ldr	r9, [sp, #200]	; 0xc8
   2473c:	ldr	r6, [sp, #64]	; 0x40
   24740:	eor	r6, r9, r6
   24744:	ldr	r2, [sp, #4]
   24748:	mov	r8, r2
   2474c:	ldr	sl, [sp, #8]
   24750:	eor	r8, r8, sl
   24754:	ldr	sl, [sp, #32]
   24758:	and	r6, r6, sl
   2475c:	ldr	r0, [sp, #68]	; 0x44
   24760:	and	r8, r8, r0
   24764:	eor	r6, r6, r9
   24768:	eor	r8, r8, r2
   2476c:	movw	sl, #18600	; 0x48a8
   24770:	movt	sl, #57755	; 0xe19b
   24774:	movw	r9, #48309	; 0xbcb5
   24778:	movt	r9, #13488	; 0x34b0
   2477c:	str	fp, [sp, #164]	; 0xa4
   24780:	adds	sl, fp, sl
   24784:	str	r7, [sp, #168]	; 0xa8
   24788:	adc	r9, r7, r9
   2478c:	ldr	r7, [sp, #192]	; 0xc0
   24790:	adds	r7, sl, r7
   24794:	ldr	r2, [sp, #196]	; 0xc4
   24798:	adc	r9, r9, r2
   2479c:	adds	r7, r6, r7
   247a0:	adc	r9, r8, r9
   247a4:	ldr	r2, [sp, #32]
   247a8:	lsr	sl, r2, #14
   247ac:	orr	sl, sl, r0, lsl #18
   247b0:	lsr	r8, r0, #14
   247b4:	orr	fp, r8, r2, lsl #18
   247b8:	lsr	r6, r2, #18
   247bc:	orr	r6, r6, r0, lsl #14
   247c0:	lsr	r8, r0, #18
   247c4:	orr	r8, r8, r2, lsl #14
   247c8:	eor	sl, sl, r6
   247cc:	eor	r8, r8, fp
   247d0:	lsl	fp, r0, #23
   247d4:	orr	fp, fp, r2, lsr #9
   247d8:	lsl	r6, r2, #23
   247dc:	orr	r6, r6, r0, lsr #9
   247e0:	eor	r6, r6, sl
   247e4:	eor	r8, r8, fp
   247e8:	adds	r6, r7, r6
   247ec:	adc	r8, r9, r8
   247f0:	adds	ip, ip, r6
   247f4:	str	ip, [sp, #76]	; 0x4c
   247f8:	adc	ip, lr, r8
   247fc:	str	ip, [sp, #176]	; 0xb0
   24800:	lsr	r7, r1, #28
   24804:	ldr	r2, [sp, #72]	; 0x48
   24808:	orr	r9, r7, r2, lsl #4
   2480c:	lsr	lr, r2, #28
   24810:	orr	lr, lr, r1, lsl #4
   24814:	lsl	ip, r2, #30
   24818:	orr	ip, ip, r1, lsr #2
   2481c:	lsl	r7, r1, #30
   24820:	orr	r7, r7, r2, lsr #2
   24824:	eor	r7, r7, r9
   24828:	eor	lr, lr, ip
   2482c:	lsl	ip, r2, #25
   24830:	orr	ip, ip, r1, lsr #7
   24834:	lsl	r9, r1, #25
   24838:	orr	r9, r9, r2, lsr #7
   2483c:	eor	r7, r7, r9
   24840:	eor	lr, lr, ip
   24844:	orr	ip, r3, r1
   24848:	ldr	r0, [sp, #172]	; 0xac
   2484c:	orr	r9, r0, r2
   24850:	and	ip, ip, r4
   24854:	and	r9, r9, r5
   24858:	and	fp, r3, r1
   2485c:	and	sl, r0, r2
   24860:	orr	ip, ip, fp
   24864:	orr	r9, r9, sl
   24868:	adds	ip, r7, ip
   2486c:	adc	lr, lr, r9
   24870:	adds	ip, ip, r6
   24874:	adc	lr, lr, r8
   24878:	ldr	r2, [sp, #20]
   2487c:	lsr	r9, r2, #1
   24880:	ldr	fp, [sp, #84]	; 0x54
   24884:	orr	r9, r9, fp, lsl #31
   24888:	lsr	r8, fp, #1
   2488c:	orr	r8, r8, r2, lsl #31
   24890:	lsr	r7, r2, #8
   24894:	orr	r7, r7, fp, lsl #24
   24898:	lsr	r6, fp, #8
   2489c:	orr	r6, r6, r2, lsl #24
   248a0:	eor	r7, r7, r9
   248a4:	eor	r8, r8, r6
   248a8:	lsr	r6, r2, #7
   248ac:	orr	r6, r6, fp, lsl #25
   248b0:	eor	r6, r6, r7
   248b4:	eor	r8, r8, fp, lsr #7
   248b8:	ldr	r2, [sp, #48]	; 0x30
   248bc:	adds	r6, r6, r2
   248c0:	ldr	sl, [sp, #80]	; 0x50
   248c4:	adc	r7, r8, sl
   248c8:	ldr	r8, [sp, #128]	; 0x80
   248cc:	adds	r6, r6, r8
   248d0:	ldr	r9, [sp, #132]	; 0x84
   248d4:	adc	r7, r7, r9
   248d8:	ldr	r0, [sp, #156]	; 0x9c
   248dc:	lsr	fp, r0, #19
   248e0:	ldr	r9, [sp, #160]	; 0xa0
   248e4:	orr	fp, fp, r9, lsl #13
   248e8:	lsr	r8, r9, #19
   248ec:	orr	r8, r8, r0, lsl #13
   248f0:	mov	r2, r9
   248f4:	lsl	sl, r9, #3
   248f8:	orr	sl, sl, r0, lsr #29
   248fc:	lsl	r9, r0, #3
   24900:	orr	r9, r9, r2, lsr #29
   24904:	eor	r9, r9, fp
   24908:	eor	r8, r8, sl
   2490c:	lsr	fp, r0, #6
   24910:	orr	fp, fp, r2, lsl #26
   24914:	eor	r9, r9, fp
   24918:	eor	r8, r8, r2, lsr #6
   2491c:	adds	r6, r6, r9
   24920:	mov	r2, r6
   24924:	adc	r6, r7, r8
   24928:	mov	r7, r6
   2492c:	ldr	r9, [sp, #64]	; 0x40
   24930:	ldr	r6, [sp, #32]
   24934:	eor	r6, r9, r6
   24938:	ldr	sl, [sp, #8]
   2493c:	mov	r8, sl
   24940:	ldr	fp, [sp, #68]	; 0x44
   24944:	eor	r8, r8, fp
   24948:	ldr	fp, [sp, #76]	; 0x4c
   2494c:	and	r6, r6, fp
   24950:	ldr	r0, [sp, #176]	; 0xb0
   24954:	and	r8, r8, r0
   24958:	eor	r6, r6, r9
   2495c:	eor	r8, r8, sl
   24960:	movw	sl, #23139	; 0x5a63
   24964:	movt	sl, #50633	; 0xc5c9
   24968:	movw	r9, #3251	; 0xcb3
   2496c:	movt	r9, #14620	; 0x391c
   24970:	str	r2, [sp, #40]	; 0x28
   24974:	adds	sl, r2, sl
   24978:	str	r7, [sp, #24]
   2497c:	adc	r9, r7, r9
   24980:	ldr	r7, [sp, #200]	; 0xc8
   24984:	adds	r7, sl, r7
   24988:	ldr	r2, [sp, #4]
   2498c:	adc	r9, r9, r2
   24990:	adds	r7, r6, r7
   24994:	adc	r9, r8, r9
   24998:	lsr	sl, fp, #14
   2499c:	orr	sl, sl, r0, lsl #18
   249a0:	lsr	r8, r0, #14
   249a4:	mov	r2, fp
   249a8:	orr	fp, r8, fp, lsl #18
   249ac:	lsr	r6, r2, #18
   249b0:	orr	r6, r6, r0, lsl #14
   249b4:	lsr	r8, r0, #18
   249b8:	orr	r8, r8, r2, lsl #14
   249bc:	eor	sl, sl, r6
   249c0:	eor	r8, r8, fp
   249c4:	lsl	fp, r0, #23
   249c8:	orr	fp, fp, r2, lsr #9
   249cc:	lsl	r6, r2, #23
   249d0:	orr	r6, r6, r0, lsr #9
   249d4:	eor	r6, r6, sl
   249d8:	eor	r8, r8, fp
   249dc:	adds	r6, r7, r6
   249e0:	adc	r8, r9, r8
   249e4:	adds	r0, r4, r6
   249e8:	str	r0, [sp, #188]	; 0xbc
   249ec:	adc	r5, r5, r8
   249f0:	str	r5, [sp, #180]	; 0xb4
   249f4:	lsr	r7, ip, #28
   249f8:	orr	r9, r7, lr, lsl #4
   249fc:	lsr	r5, lr, #28
   24a00:	orr	r5, r5, ip, lsl #4
   24a04:	lsl	r4, lr, #30
   24a08:	orr	r4, r4, ip, lsr #2
   24a0c:	lsl	r7, ip, #30
   24a10:	orr	r7, r7, lr, lsr #2
   24a14:	eor	r7, r7, r9
   24a18:	eor	r5, r5, r4
   24a1c:	lsl	r4, lr, #25
   24a20:	orr	r4, r4, ip, lsr #7
   24a24:	lsl	r9, ip, #25
   24a28:	orr	r9, r9, lr, lsr #7
   24a2c:	eor	r7, r7, r9
   24a30:	eor	r5, r5, r4
   24a34:	orr	r4, r1, ip
   24a38:	ldr	r2, [sp, #72]	; 0x48
   24a3c:	orr	r9, r2, lr
   24a40:	and	r4, r4, r3
   24a44:	ldr	r0, [sp, #172]	; 0xac
   24a48:	and	r9, r9, r0
   24a4c:	and	fp, r1, ip
   24a50:	and	sl, r2, lr
   24a54:	orr	r4, r4, fp
   24a58:	orr	r9, r9, sl
   24a5c:	adds	r4, r7, r4
   24a60:	adc	r5, r5, r9
   24a64:	adds	r4, r4, r6
   24a68:	str	r4, [sp, #184]	; 0xb8
   24a6c:	adc	r5, r5, r8
   24a70:	ldr	r4, [sp, #88]	; 0x58
   24a74:	lsr	r9, r4, #1
   24a78:	ldr	sl, [sp, #92]	; 0x5c
   24a7c:	orr	r9, r9, sl, lsl #31
   24a80:	lsr	r8, sl, #1
   24a84:	orr	r8, r8, r4, lsl #31
   24a88:	lsr	r7, r4, #8
   24a8c:	orr	r7, r7, sl, lsl #24
   24a90:	lsr	r6, sl, #8
   24a94:	orr	r6, r6, r4, lsl #24
   24a98:	eor	r7, r7, r9
   24a9c:	eor	r8, r8, r6
   24aa0:	lsr	r6, r4, #7
   24aa4:	orr	r6, r6, sl, lsl #25
   24aa8:	eor	r6, r6, r7
   24aac:	eor	r8, r8, sl, lsr #7
   24ab0:	ldr	r4, [sp, #20]
   24ab4:	adds	r6, r6, r4
   24ab8:	ldr	fp, [sp, #84]	; 0x54
   24abc:	adc	r7, r8, fp
   24ac0:	ldr	r4, [sp, #36]	; 0x24
   24ac4:	adds	r6, r6, r4
   24ac8:	ldr	r9, [sp, #136]	; 0x88
   24acc:	adc	r7, r7, r9
   24ad0:	ldr	r4, [sp, #164]	; 0xa4
   24ad4:	lsr	fp, r4, #19
   24ad8:	ldr	r2, [sp, #168]	; 0xa8
   24adc:	orr	fp, fp, r2, lsl #13
   24ae0:	lsr	r8, r2, #19
   24ae4:	orr	r8, r8, r4, lsl #13
   24ae8:	lsl	sl, r2, #3
   24aec:	orr	sl, sl, r4, lsr #29
   24af0:	lsl	r9, r4, #3
   24af4:	orr	r9, r9, r2, lsr #29
   24af8:	eor	r9, r9, fp
   24afc:	eor	r8, r8, sl
   24b00:	lsr	fp, r4, #6
   24b04:	orr	fp, fp, r2, lsl #26
   24b08:	eor	r9, r9, fp
   24b0c:	eor	r8, r8, r2, lsr #6
   24b10:	adds	r4, r6, r9
   24b14:	mov	fp, r4
   24b18:	adc	r4, r7, r8
   24b1c:	ldr	r7, [sp, #32]
   24b20:	ldr	r8, [sp, #76]	; 0x4c
   24b24:	eor	r6, r7, r8
   24b28:	ldr	r9, [sp, #68]	; 0x44
   24b2c:	mov	r8, r9
   24b30:	ldr	r0, [sp, #176]	; 0xb0
   24b34:	eor	r8, r8, r0
   24b38:	ldr	r0, [sp, #188]	; 0xbc
   24b3c:	and	r6, r6, r0
   24b40:	ldr	r2, [sp, #180]	; 0xb4
   24b44:	and	r8, r8, r2
   24b48:	eor	r6, r6, r7
   24b4c:	eor	r8, r8, r9
   24b50:	movw	sl, #35531	; 0x8acb
   24b54:	movt	sl, #58177	; 0xe341
   24b58:	movw	r9, #43594	; 0xaa4a
   24b5c:	movt	r9, #20184	; 0x4ed8
   24b60:	str	fp, [sp, #44]	; 0x2c
   24b64:	adds	sl, fp, sl
   24b68:	str	r4, [sp, #80]	; 0x50
   24b6c:	adc	r9, r4, r9
   24b70:	ldr	r7, [sp, #64]	; 0x40
   24b74:	adds	r7, sl, r7
   24b78:	ldr	r4, [sp, #8]
   24b7c:	adc	r9, r9, r4
   24b80:	adds	r7, r6, r7
   24b84:	adc	r9, r8, r9
   24b88:	lsr	sl, r0, #14
   24b8c:	orr	sl, sl, r2, lsl #18
   24b90:	lsr	r8, r2, #14
   24b94:	orr	fp, r8, r0, lsl #18
   24b98:	lsr	r6, r0, #18
   24b9c:	orr	r6, r6, r2, lsl #14
   24ba0:	lsr	r8, r2, #18
   24ba4:	orr	r8, r8, r0, lsl #14
   24ba8:	eor	sl, sl, r6
   24bac:	eor	r8, r8, fp
   24bb0:	lsl	fp, r2, #23
   24bb4:	orr	fp, fp, r0, lsr #9
   24bb8:	lsl	r6, r0, #23
   24bbc:	orr	r6, r6, r2, lsr #9
   24bc0:	eor	r6, r6, sl
   24bc4:	eor	r8, r8, fp
   24bc8:	adds	r6, r7, r6
   24bcc:	adc	r8, r9, r8
   24bd0:	adds	r3, r3, r6
   24bd4:	str	r3, [sp, #64]	; 0x40
   24bd8:	ldr	r3, [sp, #172]	; 0xac
   24bdc:	adc	r3, r3, r8
   24be0:	str	r3, [sp, #8]
   24be4:	ldr	r4, [sp, #184]	; 0xb8
   24be8:	lsr	r7, r4, #28
   24bec:	orr	r9, r7, r5, lsl #4
   24bf0:	lsr	r2, r5, #28
   24bf4:	orr	r2, r2, r4, lsl #4
   24bf8:	lsl	r3, r5, #30
   24bfc:	orr	r3, r3, r4, lsr #2
   24c00:	lsl	r7, r4, #30
   24c04:	orr	r7, r7, r5, lsr #2
   24c08:	eor	r7, r7, r9
   24c0c:	eor	r2, r2, r3
   24c10:	lsl	r3, r5, #25
   24c14:	orr	r3, r3, r4, lsr #7
   24c18:	lsl	r9, r4, #25
   24c1c:	orr	r9, r9, r5, lsr #7
   24c20:	eor	r7, r7, r9
   24c24:	eor	r2, r2, r3
   24c28:	orr	r3, ip, r4
   24c2c:	orr	r9, lr, r5
   24c30:	and	r3, r3, r1
   24c34:	ldr	sl, [sp, #72]	; 0x48
   24c38:	and	r9, r9, sl
   24c3c:	and	fp, ip, r4
   24c40:	and	sl, lr, r5
   24c44:	orr	r3, r3, fp
   24c48:	orr	r9, r9, sl
   24c4c:	adds	r3, r7, r3
   24c50:	adc	r2, r2, r9
   24c54:	adds	r3, r3, r6
   24c58:	adc	r2, r2, r8
   24c5c:	ldr	r4, [sp, #28]
   24c60:	lsr	r9, r4, #1
   24c64:	ldr	fp, [sp, #56]	; 0x38
   24c68:	orr	r9, r9, fp, lsl #31
   24c6c:	lsr	r8, fp, #1
   24c70:	orr	r8, r8, r4, lsl #31
   24c74:	lsr	r7, r4, #8
   24c78:	orr	r7, r7, fp, lsl #24
   24c7c:	lsr	r6, fp, #8
   24c80:	orr	r6, r6, r4, lsl #24
   24c84:	eor	r7, r7, r9
   24c88:	eor	r8, r8, r6
   24c8c:	lsr	r6, r4, #7
   24c90:	orr	r6, r6, fp, lsl #25
   24c94:	eor	r6, r6, r7
   24c98:	eor	r8, r8, fp, lsr #7
   24c9c:	ldr	r7, [sp, #88]	; 0x58
   24ca0:	adds	r6, r6, r7
   24ca4:	ldr	sl, [sp, #92]	; 0x5c
   24ca8:	adc	r7, r8, sl
   24cac:	ldr	r8, [sp, #140]	; 0x8c
   24cb0:	adds	r6, r6, r8
   24cb4:	ldr	r8, [sp, #144]	; 0x90
   24cb8:	adc	r7, r7, r8
   24cbc:	ldr	r4, [sp, #40]	; 0x28
   24cc0:	lsr	fp, r4, #19
   24cc4:	ldr	r9, [sp, #24]
   24cc8:	orr	fp, fp, r9, lsl #13
   24ccc:	lsr	r8, r9, #19
   24cd0:	orr	r8, r8, r4, lsl #13
   24cd4:	lsl	sl, r9, #3
   24cd8:	orr	sl, sl, r4, lsr #29
   24cdc:	lsl	r9, r4, #3
   24ce0:	ldr	r4, [sp, #24]
   24ce4:	orr	r9, r9, r4, lsr #29
   24ce8:	eor	r9, r9, fp
   24cec:	eor	r8, r8, sl
   24cf0:	ldr	r4, [sp, #40]	; 0x28
   24cf4:	lsr	fp, r4, #6
   24cf8:	ldr	sl, [sp, #24]
   24cfc:	orr	fp, fp, sl, lsl #26
   24d00:	eor	r9, r9, fp
   24d04:	eor	r8, r8, sl, lsr #6
   24d08:	adds	r9, r6, r9
   24d0c:	mov	r4, r9
   24d10:	adc	r7, r7, r8
   24d14:	ldr	r9, [sp, #76]	; 0x4c
   24d18:	eor	r6, r9, r0
   24d1c:	ldr	sl, [sp, #176]	; 0xb0
   24d20:	mov	r8, sl
   24d24:	ldr	r0, [sp, #180]	; 0xb4
   24d28:	eor	r8, r8, r0
   24d2c:	ldr	fp, [sp, #64]	; 0x40
   24d30:	and	r6, r6, fp
   24d34:	ldr	r0, [sp, #8]
   24d38:	and	r8, r8, r0
   24d3c:	eor	r6, r6, r9
   24d40:	eor	r8, r8, sl
   24d44:	movw	sl, #58227	; 0xe373
   24d48:	movt	sl, #30563	; 0x7763
   24d4c:	movw	r9, #51791	; 0xca4f
   24d50:	movt	r9, #23452	; 0x5b9c
   24d54:	str	r4, [sp, #84]	; 0x54
   24d58:	adds	sl, r4, sl
   24d5c:	str	r7, [sp, #88]	; 0x58
   24d60:	adc	r9, r7, r9
   24d64:	ldr	r7, [sp, #32]
   24d68:	adds	r7, sl, r7
   24d6c:	ldr	sl, [sp, #68]	; 0x44
   24d70:	adc	r9, r9, sl
   24d74:	adds	r7, r6, r7
   24d78:	adc	r9, r8, r9
   24d7c:	mov	r0, fp
   24d80:	lsr	sl, fp, #14
   24d84:	ldr	r4, [sp, #8]
   24d88:	orr	sl, sl, r4, lsl #18
   24d8c:	lsr	r8, r4, #14
   24d90:	orr	fp, r8, fp, lsl #18
   24d94:	lsr	r6, r0, #18
   24d98:	orr	r6, r6, r4, lsl #14
   24d9c:	lsr	r8, r4, #18
   24da0:	orr	r8, r8, r0, lsl #14
   24da4:	eor	sl, sl, r6
   24da8:	eor	r8, r8, fp
   24dac:	lsl	fp, r4, #23
   24db0:	orr	fp, fp, r0, lsr #9
   24db4:	lsl	r6, r0, #23
   24db8:	orr	r6, r6, r4, lsr #9
   24dbc:	eor	r6, r6, sl
   24dc0:	eor	r8, r8, fp
   24dc4:	adds	r6, r7, r6
   24dc8:	adc	r8, r9, r8
   24dcc:	adds	r1, r1, r6
   24dd0:	str	r1, [sp, #20]
   24dd4:	ldr	r1, [sp, #72]	; 0x48
   24dd8:	adc	r1, r1, r8
   24ddc:	str	r1, [sp, #4]
   24de0:	lsr	r7, r3, #28
   24de4:	orr	r9, r7, r2, lsl #4
   24de8:	lsr	r0, r2, #28
   24dec:	orr	r0, r0, r3, lsl #4
   24df0:	lsl	r1, r2, #30
   24df4:	orr	r1, r1, r3, lsr #2
   24df8:	lsl	r7, r3, #30
   24dfc:	orr	r7, r7, r2, lsr #2
   24e00:	eor	r7, r7, r9
   24e04:	eor	r0, r0, r1
   24e08:	lsl	r1, r2, #25
   24e0c:	orr	r1, r1, r3, lsr #7
   24e10:	lsl	r9, r3, #25
   24e14:	orr	r9, r9, r2, lsr #7
   24e18:	eor	r7, r7, r9
   24e1c:	eor	r0, r0, r1
   24e20:	ldr	r4, [sp, #184]	; 0xb8
   24e24:	orr	r1, r4, r3
   24e28:	orr	r9, r5, r2
   24e2c:	and	r1, r1, ip
   24e30:	and	r9, r9, lr
   24e34:	and	fp, r4, r3
   24e38:	and	sl, r5, r2
   24e3c:	orr	r1, r1, fp
   24e40:	orr	r9, r9, sl
   24e44:	adds	r1, r7, r1
   24e48:	adc	r0, r0, r9
   24e4c:	adds	r1, r1, r6
   24e50:	adc	r0, r0, r8
   24e54:	ldr	r4, [sp, #96]	; 0x60
   24e58:	lsr	r9, r4, #1
   24e5c:	ldr	sl, [sp, #100]	; 0x64
   24e60:	orr	r9, r9, sl, lsl #31
   24e64:	lsr	r8, sl, #1
   24e68:	orr	r8, r8, r4, lsl #31
   24e6c:	lsr	r7, r4, #8
   24e70:	orr	r7, r7, sl, lsl #24
   24e74:	lsr	r6, sl, #8
   24e78:	orr	r6, r6, r4, lsl #24
   24e7c:	eor	r7, r7, r9
   24e80:	eor	r8, r8, r6
   24e84:	lsr	r6, r4, #7
   24e88:	orr	r6, r6, sl, lsl #25
   24e8c:	eor	r6, r6, r7
   24e90:	eor	r8, r8, sl, lsr #7
   24e94:	ldr	r7, [sp, #28]
   24e98:	adds	r6, r6, r7
   24e9c:	ldr	fp, [sp, #56]	; 0x38
   24ea0:	adc	r7, r8, fp
   24ea4:	ldr	r8, [sp, #52]	; 0x34
   24ea8:	adds	r6, r6, r8
   24eac:	ldr	r8, [sp, #16]
   24eb0:	adc	r7, r7, r8
   24eb4:	ldr	r9, [sp, #44]	; 0x2c
   24eb8:	lsr	fp, r9, #19
   24ebc:	ldr	r4, [sp, #80]	; 0x50
   24ec0:	orr	fp, fp, r4, lsl #13
   24ec4:	lsr	r8, r4, #19
   24ec8:	orr	r8, r8, r9, lsl #13
   24ecc:	lsl	sl, r4, #3
   24ed0:	orr	sl, sl, r9, lsr #29
   24ed4:	lsl	r9, r9, #3
   24ed8:	orr	r9, r9, r4, lsr #29
   24edc:	eor	r9, r9, fp
   24ee0:	eor	r8, r8, sl
   24ee4:	ldr	fp, [sp, #44]	; 0x2c
   24ee8:	lsr	fp, fp, #6
   24eec:	orr	fp, fp, r4, lsl #26
   24ef0:	eor	r9, r9, fp
   24ef4:	eor	r8, r8, r4, lsr #6
   24ef8:	adds	r9, r6, r9
   24efc:	mov	fp, r9
   24f00:	adc	r6, r7, r8
   24f04:	mov	r7, r6
   24f08:	ldr	r9, [sp, #188]	; 0xbc
   24f0c:	ldr	r6, [sp, #64]	; 0x40
   24f10:	eor	r6, r9, r6
   24f14:	ldr	r4, [sp, #180]	; 0xb4
   24f18:	mov	r8, r4
   24f1c:	ldr	sl, [sp, #8]
   24f20:	eor	r8, r8, sl
   24f24:	ldr	sl, [sp, #20]
   24f28:	and	r6, r6, sl
   24f2c:	ldr	sl, [sp, #4]
   24f30:	and	r8, r8, sl
   24f34:	eor	r6, r6, r9
   24f38:	eor	r8, r8, r4
   24f3c:	movw	sl, #47267	; 0xb8a3
   24f40:	movt	sl, #54962	; 0xd6b2
   24f44:	movw	r9, #28659	; 0x6ff3
   24f48:	movt	r9, #26670	; 0x682e
   24f4c:	str	fp, [sp, #48]	; 0x30
   24f50:	adds	sl, fp, sl
   24f54:	str	r7, [sp, #92]	; 0x5c
   24f58:	adc	r9, r7, r9
   24f5c:	ldr	r7, [sp, #76]	; 0x4c
   24f60:	adds	r7, sl, r7
   24f64:	ldr	fp, [sp, #176]	; 0xb0
   24f68:	adc	r9, r9, fp
   24f6c:	adds	r7, r6, r7
   24f70:	adc	r9, r8, r9
   24f74:	ldr	r4, [sp, #20]
   24f78:	lsr	sl, r4, #14
   24f7c:	ldr	r8, [sp, #4]
   24f80:	orr	sl, sl, r8, lsl #18
   24f84:	lsr	r8, r8, #14
   24f88:	orr	fp, r8, r4, lsl #18
   24f8c:	lsr	r6, r4, #18
   24f90:	ldr	r8, [sp, #4]
   24f94:	orr	r6, r6, r8, lsl #14
   24f98:	lsr	r8, r8, #18
   24f9c:	orr	r8, r8, r4, lsl #14
   24fa0:	eor	sl, sl, r6
   24fa4:	eor	r8, r8, fp
   24fa8:	ldr	r6, [sp, #4]
   24fac:	lsl	fp, r6, #23
   24fb0:	orr	fp, fp, r4, lsr #9
   24fb4:	lsl	r6, r4, #23
   24fb8:	ldr	r4, [sp, #4]
   24fbc:	orr	r6, r6, r4, lsr #9
   24fc0:	eor	r6, r6, sl
   24fc4:	eor	r8, r8, fp
   24fc8:	adds	r6, r7, r6
   24fcc:	adc	r8, r9, r8
   24fd0:	adds	ip, ip, r6
   24fd4:	str	ip, [sp, #68]	; 0x44
   24fd8:	adc	ip, lr, r8
   24fdc:	str	ip, [sp, #76]	; 0x4c
   24fe0:	lsr	r7, r1, #28
   24fe4:	orr	r9, r7, r0, lsl #4
   24fe8:	lsr	lr, r0, #28
   24fec:	orr	lr, lr, r1, lsl #4
   24ff0:	lsl	ip, r0, #30
   24ff4:	orr	ip, ip, r1, lsr #2
   24ff8:	lsl	r7, r1, #30
   24ffc:	orr	r7, r7, r0, lsr #2
   25000:	eor	r7, r7, r9
   25004:	eor	lr, lr, ip
   25008:	lsl	ip, r0, #25
   2500c:	orr	ip, ip, r1, lsr #7
   25010:	lsl	r9, r1, #25
   25014:	orr	r9, r9, r0, lsr #7
   25018:	eor	r7, r7, r9
   2501c:	eor	lr, lr, ip
   25020:	orr	ip, r3, r1
   25024:	orr	r9, r2, r0
   25028:	ldr	r4, [sp, #184]	; 0xb8
   2502c:	and	ip, ip, r4
   25030:	and	r9, r9, r5
   25034:	and	fp, r3, r1
   25038:	and	sl, r2, r0
   2503c:	orr	ip, ip, fp
   25040:	orr	r9, r9, sl
   25044:	adds	ip, r7, ip
   25048:	adc	lr, lr, r9
   2504c:	adds	sl, ip, r6
   25050:	str	sl, [sp, #176]	; 0xb0
   25054:	adc	lr, lr, r8
   25058:	ldr	r4, [sp, #104]	; 0x68
   2505c:	lsr	r9, r4, #1
   25060:	ldr	fp, [sp, #108]	; 0x6c
   25064:	orr	r9, r9, fp, lsl #31
   25068:	lsr	r8, fp, #1
   2506c:	orr	r8, r8, r4, lsl #31
   25070:	lsr	r7, r4, #8
   25074:	orr	r7, r7, fp, lsl #24
   25078:	lsr	r6, fp, #8
   2507c:	orr	r6, r6, r4, lsl #24
   25080:	eor	r7, r7, r9
   25084:	eor	r8, r8, r6
   25088:	lsr	r6, r4, #7
   2508c:	orr	r6, r6, fp, lsl #25
   25090:	eor	r6, r6, r7
   25094:	eor	r8, r8, fp, lsr #7
   25098:	ldr	r4, [sp, #96]	; 0x60
   2509c:	adds	r6, r6, r4
   250a0:	ldr	sl, [sp, #100]	; 0x64
   250a4:	adc	r7, r8, sl
   250a8:	ldr	r8, [sp, #148]	; 0x94
   250ac:	adds	r6, r6, r8
   250b0:	ldr	r9, [sp, #152]	; 0x98
   250b4:	adc	r7, r7, r9
   250b8:	ldr	ip, [sp, #84]	; 0x54
   250bc:	lsr	fp, ip, #19
   250c0:	ldr	r9, [sp, #88]	; 0x58
   250c4:	orr	fp, fp, r9, lsl #13
   250c8:	lsr	r8, r9, #19
   250cc:	orr	r8, r8, ip, lsl #13
   250d0:	mov	r4, r9
   250d4:	lsl	sl, r9, #3
   250d8:	orr	sl, sl, ip, lsr #29
   250dc:	lsl	r9, ip, #3
   250e0:	orr	r9, r9, r4, lsr #29
   250e4:	eor	r9, r9, fp
   250e8:	eor	r8, r8, sl
   250ec:	lsr	fp, ip, #6
   250f0:	orr	fp, fp, r4, lsl #26
   250f4:	eor	r9, r9, fp
   250f8:	eor	r8, r8, r4, lsr #6
   250fc:	adds	r6, r6, r9
   25100:	mov	r4, r6
   25104:	adc	r6, r7, r8
   25108:	mov	r7, r6
   2510c:	ldr	r9, [sp, #64]	; 0x40
   25110:	ldr	r6, [sp, #20]
   25114:	eor	r6, r9, r6
   25118:	ldr	sl, [sp, #8]
   2511c:	mov	r8, sl
   25120:	ldr	fp, [sp, #4]
   25124:	eor	r8, r8, fp
   25128:	ldr	fp, [sp, #68]	; 0x44
   2512c:	and	r6, r6, fp
   25130:	ldr	ip, [sp, #76]	; 0x4c
   25134:	and	r8, r8, ip
   25138:	eor	r6, r6, r9
   2513c:	eor	r8, r8, sl
   25140:	movw	sl, #45820	; 0xb2fc
   25144:	movt	sl, #24047	; 0x5def
   25148:	movw	r9, #33518	; 0x82ee
   2514c:	movt	r9, #29839	; 0x748f
   25150:	str	r4, [sp, #56]	; 0x38
   25154:	adds	sl, r4, sl
   25158:	str	r7, [sp, #96]	; 0x60
   2515c:	adc	r9, r7, r9
   25160:	ldr	r7, [sp, #188]	; 0xbc
   25164:	adds	r7, sl, r7
   25168:	ldr	sl, [sp, #180]	; 0xb4
   2516c:	adc	r9, r9, sl
   25170:	adds	r7, r6, r7
   25174:	adc	r9, r8, r9
   25178:	lsr	sl, fp, #14
   2517c:	orr	sl, sl, ip, lsl #18
   25180:	lsr	r8, ip, #14
   25184:	mov	r4, fp
   25188:	orr	fp, r8, fp, lsl #18
   2518c:	lsr	r6, r4, #18
   25190:	orr	r6, r6, ip, lsl #14
   25194:	lsr	r8, ip, #18
   25198:	orr	r8, r8, r4, lsl #14
   2519c:	eor	sl, sl, r6
   251a0:	eor	r8, r8, fp
   251a4:	lsl	fp, ip, #23
   251a8:	orr	fp, fp, r4, lsr #9
   251ac:	lsl	r6, r4, #23
   251b0:	orr	r6, r6, ip, lsr #9
   251b4:	eor	r6, r6, sl
   251b8:	eor	r8, r8, fp
   251bc:	adds	r6, r7, r6
   251c0:	adc	r8, r9, r8
   251c4:	ldr	r4, [sp, #184]	; 0xb8
   251c8:	adds	ip, r4, r6
   251cc:	str	ip, [sp, #192]	; 0xc0
   251d0:	adc	r5, r5, r8
   251d4:	str	r5, [sp, #28]
   251d8:	ldr	sl, [sp, #176]	; 0xb0
   251dc:	lsr	r7, sl, #28
   251e0:	orr	r9, r7, lr, lsl #4
   251e4:	lsr	r5, lr, #28
   251e8:	orr	r5, r5, sl, lsl #4
   251ec:	lsl	r4, lr, #30
   251f0:	orr	r4, r4, sl, lsr #2
   251f4:	lsl	r7, sl, #30
   251f8:	orr	r7, r7, lr, lsr #2
   251fc:	eor	r7, r7, r9
   25200:	eor	r5, r5, r4
   25204:	lsl	r4, lr, #25
   25208:	orr	r4, r4, sl, lsr #7
   2520c:	lsl	r9, sl, #25
   25210:	orr	r9, r9, lr, lsr #7
   25214:	eor	r7, r7, r9
   25218:	eor	r5, r5, r4
   2521c:	orr	r4, r1, sl
   25220:	orr	r9, r0, lr
   25224:	and	r4, r4, r3
   25228:	and	r9, r9, r2
   2522c:	and	fp, r1, sl
   25230:	and	sl, r0, lr
   25234:	orr	r4, r4, fp
   25238:	orr	r9, r9, sl
   2523c:	adds	r4, r7, r4
   25240:	adc	r5, r5, r9
   25244:	adds	r4, r4, r6
   25248:	adc	r5, r5, r8
   2524c:	str	r5, [sp, #180]	; 0xb4
   25250:	ldr	r5, [sp, #12]
   25254:	lsr	r9, r5, #1
   25258:	ldr	sl, [sp, #60]	; 0x3c
   2525c:	orr	r9, r9, sl, lsl #31
   25260:	lsr	r8, sl, #1
   25264:	orr	r8, r8, r5, lsl #31
   25268:	lsr	r7, r5, #8
   2526c:	orr	r7, r7, sl, lsl #24
   25270:	lsr	r6, sl, #8
   25274:	orr	r6, r6, r5, lsl #24
   25278:	eor	r7, r7, r9
   2527c:	eor	r8, r8, r6
   25280:	lsr	r6, r5, #7
   25284:	orr	r6, r6, sl, lsl #25
   25288:	eor	r6, r6, r7
   2528c:	eor	r8, r8, sl, lsr #7
   25290:	ldr	r5, [sp, #104]	; 0x68
   25294:	adds	r6, r6, r5
   25298:	ldr	fp, [sp, #108]	; 0x6c
   2529c:	adc	r7, r8, fp
   252a0:	ldr	r8, [sp, #156]	; 0x9c
   252a4:	adds	r6, r6, r8
   252a8:	ldr	r8, [sp, #160]	; 0xa0
   252ac:	adc	r7, r7, r8
   252b0:	ldr	r5, [sp, #48]	; 0x30
   252b4:	lsr	fp, r5, #19
   252b8:	ldr	ip, [sp, #92]	; 0x5c
   252bc:	orr	fp, fp, ip, lsl #13
   252c0:	lsr	r8, ip, #19
   252c4:	orr	r8, r8, r5, lsl #13
   252c8:	lsl	sl, ip, #3
   252cc:	orr	sl, sl, r5, lsr #29
   252d0:	lsl	r9, r5, #3
   252d4:	orr	r9, r9, ip, lsr #29
   252d8:	eor	r9, r9, fp
   252dc:	eor	r8, r8, sl
   252e0:	ldr	r5, [sp, #48]	; 0x30
   252e4:	lsr	fp, r5, #6
   252e8:	orr	fp, fp, ip, lsl #26
   252ec:	eor	r9, r9, fp
   252f0:	eor	r8, r8, ip, lsr #6
   252f4:	adds	r9, r6, r9
   252f8:	mov	r5, r9
   252fc:	adc	r6, r7, r8
   25300:	mov	r7, r6
   25304:	ldr	r9, [sp, #20]
   25308:	ldr	r6, [sp, #68]	; 0x44
   2530c:	eor	r6, r9, r6
   25310:	ldr	fp, [sp, #4]
   25314:	mov	r8, fp
   25318:	ldr	ip, [sp, #76]	; 0x4c
   2531c:	eor	r8, r8, ip
   25320:	ldr	ip, [sp, #192]	; 0xc0
   25324:	and	r6, r6, ip
   25328:	ldr	sl, [sp, #28]
   2532c:	and	r8, r8, sl
   25330:	eor	r6, r6, r9
   25334:	eor	r8, r8, fp
   25338:	movw	sl, #12128	; 0x2f60
   2533c:	movt	sl, #17175	; 0x4317
   25340:	movw	r9, #25455	; 0x636f
   25344:	movt	r9, #30885	; 0x78a5
   25348:	str	r5, [sp, #100]	; 0x64
   2534c:	adds	sl, r5, sl
   25350:	str	r7, [sp, #104]	; 0x68
   25354:	adc	r9, r7, r9
   25358:	ldr	r7, [sp, #64]	; 0x40
   2535c:	adds	r7, sl, r7
   25360:	ldr	fp, [sp, #8]
   25364:	adc	r9, r9, fp
   25368:	adds	r7, r6, r7
   2536c:	adc	r9, r8, r9
   25370:	lsr	sl, ip, #14
   25374:	ldr	r5, [sp, #28]
   25378:	orr	sl, sl, r5, lsl #18
   2537c:	lsr	r8, r5, #14
   25380:	orr	fp, r8, ip, lsl #18
   25384:	lsr	r6, ip, #18
   25388:	orr	r6, r6, r5, lsl #14
   2538c:	lsr	r8, r5, #18
   25390:	orr	r8, r8, ip, lsl #14
   25394:	eor	sl, sl, r6
   25398:	eor	r8, r8, fp
   2539c:	lsl	fp, r5, #23
   253a0:	orr	fp, fp, ip, lsr #9
   253a4:	lsl	r6, ip, #23
   253a8:	orr	r6, r6, r5, lsr #9
   253ac:	eor	r6, r6, sl
   253b0:	eor	r8, r8, fp
   253b4:	adds	r6, r7, r6
   253b8:	adc	r8, r9, r8
   253bc:	adds	r3, r3, r6
   253c0:	str	r3, [sp, #8]
   253c4:	adc	r7, r2, r8
   253c8:	str	r7, [sp, #72]	; 0x48
   253cc:	lsr	r7, r4, #28
   253d0:	ldr	r5, [sp, #180]	; 0xb4
   253d4:	orr	r9, r7, r5, lsl #4
   253d8:	lsr	r2, r5, #28
   253dc:	orr	r2, r2, r4, lsl #4
   253e0:	lsl	r3, r5, #30
   253e4:	orr	r3, r3, r4, lsr #2
   253e8:	lsl	r7, r4, #30
   253ec:	orr	r7, r7, r5, lsr #2
   253f0:	eor	r7, r7, r9
   253f4:	eor	r2, r2, r3
   253f8:	lsl	r3, r5, #25
   253fc:	orr	r3, r3, r4, lsr #7
   25400:	lsl	r9, r4, #25
   25404:	orr	r9, r9, r5, lsr #7
   25408:	eor	r7, r7, r9
   2540c:	eor	r2, r2, r3
   25410:	ldr	sl, [sp, #176]	; 0xb0
   25414:	orr	r3, sl, r4
   25418:	orr	r9, lr, r5
   2541c:	and	r3, r3, r1
   25420:	and	r9, r9, r0
   25424:	and	fp, sl, r4
   25428:	and	sl, lr, r5
   2542c:	orr	r3, r3, fp
   25430:	orr	r9, r9, sl
   25434:	adds	r3, r7, r3
   25438:	adc	r2, r2, r9
   2543c:	adds	r3, r3, r6
   25440:	adc	r2, r2, r8
   25444:	ldr	r5, [sp, #112]	; 0x70
   25448:	lsr	r9, r5, #1
   2544c:	ldr	fp, [sp, #116]	; 0x74
   25450:	orr	r9, r9, fp, lsl #31
   25454:	lsr	r8, fp, #1
   25458:	orr	r8, r8, r5, lsl #31
   2545c:	lsr	r7, r5, #8
   25460:	orr	r7, r7, fp, lsl #24
   25464:	lsr	r6, fp, #8
   25468:	orr	r6, r6, r5, lsl #24
   2546c:	eor	r7, r7, r9
   25470:	eor	r8, r8, r6
   25474:	lsr	r6, r5, #7
   25478:	orr	r6, r6, fp, lsl #25
   2547c:	eor	r6, r6, r7
   25480:	eor	r8, r8, fp, lsr #7
   25484:	ldr	r5, [sp, #12]
   25488:	adds	r6, r6, r5
   2548c:	ldr	sl, [sp, #60]	; 0x3c
   25490:	adc	r7, r8, sl
   25494:	ldr	r9, [sp, #164]	; 0xa4
   25498:	adds	r6, r6, r9
   2549c:	ldr	r8, [sp, #168]	; 0xa8
   254a0:	adc	r7, r7, r8
   254a4:	ldr	r9, [sp, #56]	; 0x38
   254a8:	lsr	fp, r9, #19
   254ac:	ldr	r5, [sp, #96]	; 0x60
   254b0:	orr	fp, fp, r5, lsl #13
   254b4:	lsr	r8, r5, #19
   254b8:	orr	r8, r8, r9, lsl #13
   254bc:	lsl	sl, r5, #3
   254c0:	orr	sl, sl, r9, lsr #29
   254c4:	lsl	r9, r9, #3
   254c8:	orr	r9, r9, r5, lsr #29
   254cc:	eor	r9, r9, fp
   254d0:	eor	r8, r8, sl
   254d4:	ldr	fp, [sp, #56]	; 0x38
   254d8:	lsr	fp, fp, #6
   254dc:	orr	fp, fp, r5, lsl #26
   254e0:	eor	r9, r9, fp
   254e4:	eor	r8, r8, r5, lsr #6
   254e8:	adds	r9, r6, r9
   254ec:	mov	r5, r9
   254f0:	adc	r6, r7, r8
   254f4:	mov	r7, r6
   254f8:	ldr	r9, [sp, #68]	; 0x44
   254fc:	eor	r6, r9, ip
   25500:	ldr	sl, [sp, #76]	; 0x4c
   25504:	mov	r8, sl
   25508:	ldr	ip, [sp, #28]
   2550c:	eor	r8, r8, ip
   25510:	ldr	ip, [sp, #8]
   25514:	and	r6, r6, ip
   25518:	ldr	ip, [sp, #72]	; 0x48
   2551c:	and	r8, r8, ip
   25520:	eor	r6, r6, r9
   25524:	eor	r8, r8, sl
   25528:	movw	sl, #43890	; 0xab72
   2552c:	movt	sl, #41456	; 0xa1f0
   25530:	movw	r9, #30740	; 0x7814
   25534:	movt	r9, #33992	; 0x84c8
   25538:	str	r5, [sp, #108]	; 0x6c
   2553c:	adds	sl, r5, sl
   25540:	str	r7, [sp, #172]	; 0xac
   25544:	adc	r9, r7, r9
   25548:	ldr	r7, [sp, #20]
   2554c:	adds	r7, sl, r7
   25550:	ldr	fp, [sp, #4]
   25554:	adc	r9, r9, fp
   25558:	adds	r7, r6, r7
   2555c:	adc	r9, r8, r9
   25560:	ldr	ip, [sp, #8]
   25564:	lsr	sl, ip, #14
   25568:	ldr	r5, [sp, #72]	; 0x48
   2556c:	orr	sl, sl, r5, lsl #18
   25570:	lsr	r8, r5, #14
   25574:	orr	fp, r8, ip, lsl #18
   25578:	lsr	r6, ip, #18
   2557c:	orr	r6, r6, r5, lsl #14
   25580:	lsr	r8, r5, #18
   25584:	orr	r8, r8, ip, lsl #14
   25588:	eor	sl, sl, r6
   2558c:	eor	r8, r8, fp
   25590:	lsl	fp, r5, #23
   25594:	orr	fp, fp, ip, lsr #9
   25598:	lsl	r6, ip, #23
   2559c:	orr	r6, r6, r5, lsr #9
   255a0:	eor	r6, r6, sl
   255a4:	eor	r8, r8, fp
   255a8:	adds	r6, r7, r6
   255ac:	adc	r8, r9, r8
   255b0:	adds	r1, r1, r6
   255b4:	str	r1, [sp, #184]	; 0xb8
   255b8:	adc	r0, r0, r8
   255bc:	str	r0, [sp, #12]
   255c0:	lsr	r7, r3, #28
   255c4:	orr	r9, r7, r2, lsl #4
   255c8:	lsr	r0, r2, #28
   255cc:	orr	r0, r0, r3, lsl #4
   255d0:	lsl	r1, r2, #30
   255d4:	orr	r1, r1, r3, lsr #2
   255d8:	lsl	r7, r3, #30
   255dc:	orr	r7, r7, r2, lsr #2
   255e0:	eor	r7, r7, r9
   255e4:	eor	r0, r0, r1
   255e8:	lsl	r1, r2, #25
   255ec:	orr	r1, r1, r3, lsr #7
   255f0:	lsl	r9, r3, #25
   255f4:	orr	r9, r9, r2, lsr #7
   255f8:	eor	r7, r7, r9
   255fc:	eor	r0, r0, r1
   25600:	orr	r1, r4, r3
   25604:	ldr	r5, [sp, #180]	; 0xb4
   25608:	orr	r9, r5, r2
   2560c:	ldr	sl, [sp, #176]	; 0xb0
   25610:	and	r1, r1, sl
   25614:	and	r9, r9, lr
   25618:	and	fp, r4, r3
   2561c:	and	sl, r5, r2
   25620:	orr	r1, r1, fp
   25624:	orr	r9, r9, sl
   25628:	adds	r1, r7, r1
   2562c:	adc	r0, r0, r9
   25630:	adds	r1, r1, r6
   25634:	str	r1, [sp, #188]	; 0xbc
   25638:	adc	r0, r0, r8
   2563c:	ldr	r1, [sp, #120]	; 0x78
   25640:	lsr	r9, r1, #1
   25644:	ldr	sl, [sp, #124]	; 0x7c
   25648:	orr	r9, r9, sl, lsl #31
   2564c:	lsr	r8, sl, #1
   25650:	orr	r8, r8, r1, lsl #31
   25654:	lsr	r7, r1, #8
   25658:	orr	r7, r7, sl, lsl #24
   2565c:	lsr	r6, sl, #8
   25660:	orr	r6, r6, r1, lsl #24
   25664:	eor	r7, r7, r9
   25668:	eor	r8, r8, r6
   2566c:	lsr	r6, r1, #7
   25670:	orr	r6, r6, sl, lsl #25
   25674:	eor	r6, r6, r7
   25678:	eor	r8, r8, sl, lsr #7
   2567c:	ldr	r1, [sp, #112]	; 0x70
   25680:	adds	r6, r6, r1
   25684:	ldr	fp, [sp, #116]	; 0x74
   25688:	adc	r7, r8, fp
   2568c:	ldr	r1, [sp, #40]	; 0x28
   25690:	adds	r6, r6, r1
   25694:	ldr	r8, [sp, #24]
   25698:	adc	r7, r7, r8
   2569c:	ldr	r1, [sp, #100]	; 0x64
   256a0:	lsr	fp, r1, #19
   256a4:	ldr	r5, [sp, #104]	; 0x68
   256a8:	orr	fp, fp, r5, lsl #13
   256ac:	lsr	r8, r5, #19
   256b0:	orr	r8, r8, r1, lsl #13
   256b4:	lsl	sl, r5, #3
   256b8:	orr	sl, sl, r1, lsr #29
   256bc:	lsl	r9, r1, #3
   256c0:	orr	r9, r9, r5, lsr #29
   256c4:	eor	r9, r9, fp
   256c8:	eor	r8, r8, sl
   256cc:	lsr	fp, r1, #6
   256d0:	orr	fp, fp, r5, lsl #26
   256d4:	eor	r9, r9, fp
   256d8:	eor	r8, r8, r5, lsr #6
   256dc:	adds	r6, r6, r9
   256e0:	mov	r1, r6
   256e4:	adc	r6, r7, r8
   256e8:	mov	r7, r6
   256ec:	ldr	ip, [sp, #192]	; 0xc0
   256f0:	ldr	r6, [sp, #8]
   256f4:	eor	r6, ip, r6
   256f8:	ldr	fp, [sp, #28]
   256fc:	mov	r8, fp
   25700:	ldr	r9, [sp, #72]	; 0x48
   25704:	eor	r8, r8, r9
   25708:	ldr	r5, [sp, #184]	; 0xb8
   2570c:	and	r6, r6, r5
   25710:	ldr	r9, [sp, #12]
   25714:	and	r8, r8, r9
   25718:	eor	r6, r6, ip
   2571c:	eor	r8, r8, fp
   25720:	movw	sl, #14828	; 0x39ec
   25724:	movt	sl, #6756	; 0x1a64
   25728:	mov	r9, #520	; 0x208
   2572c:	movt	r9, #36039	; 0x8cc7
   25730:	str	r1, [sp, #60]	; 0x3c
   25734:	adds	sl, r1, sl
   25738:	str	r7, [sp, #32]
   2573c:	adc	r9, r7, r9
   25740:	ldr	r7, [sp, #68]	; 0x44
   25744:	adds	r7, sl, r7
   25748:	ldr	ip, [sp, #76]	; 0x4c
   2574c:	adc	r9, r9, ip
   25750:	adds	r7, r6, r7
   25754:	adc	r9, r8, r9
   25758:	lsr	sl, r5, #14
   2575c:	ldr	r1, [sp, #12]
   25760:	orr	sl, sl, r1, lsl #18
   25764:	lsr	r8, r1, #14
   25768:	orr	fp, r8, r5, lsl #18
   2576c:	lsr	r6, r5, #18
   25770:	orr	r6, r6, r1, lsl #14
   25774:	lsr	r8, r1, #18
   25778:	orr	r8, r8, r5, lsl #14
   2577c:	eor	sl, sl, r6
   25780:	eor	r8, r8, fp
   25784:	lsl	fp, r1, #23
   25788:	orr	fp, fp, r5, lsr #9
   2578c:	lsl	r6, r5, #23
   25790:	orr	r6, r6, r1, lsr #9
   25794:	eor	r6, r6, sl
   25798:	eor	r8, r8, fp
   2579c:	adds	r6, r7, r6
   257a0:	adc	r8, r9, r8
   257a4:	ldr	sl, [sp, #176]	; 0xb0
   257a8:	adds	r7, sl, r6
   257ac:	str	r7, [sp, #176]	; 0xb0
   257b0:	adc	lr, lr, r8
   257b4:	str	lr, [sp, #76]	; 0x4c
   257b8:	ldr	r1, [sp, #188]	; 0xbc
   257bc:	lsr	r7, r1, #28
   257c0:	orr	r9, r7, r0, lsl #4
   257c4:	lsr	lr, r0, #28
   257c8:	orr	lr, lr, r1, lsl #4
   257cc:	lsl	ip, r0, #30
   257d0:	orr	ip, ip, r1, lsr #2
   257d4:	lsl	r7, r1, #30
   257d8:	orr	r7, r7, r0, lsr #2
   257dc:	eor	r7, r7, r9
   257e0:	eor	lr, lr, ip
   257e4:	lsl	ip, r0, #25
   257e8:	orr	ip, ip, r1, lsr #7
   257ec:	lsl	r9, r1, #25
   257f0:	orr	r9, r9, r0, lsr #7
   257f4:	eor	r7, r7, r9
   257f8:	eor	lr, lr, ip
   257fc:	orr	ip, r3, r1
   25800:	orr	r9, r2, r0
   25804:	and	ip, ip, r4
   25808:	ldr	r5, [sp, #180]	; 0xb4
   2580c:	and	r9, r9, r5
   25810:	and	fp, r3, r1
   25814:	and	sl, r2, r0
   25818:	orr	ip, ip, fp
   2581c:	orr	r9, r9, sl
   25820:	adds	ip, r7, ip
   25824:	adc	lr, lr, r9
   25828:	adds	ip, ip, r6
   2582c:	adc	lr, lr, r8
   25830:	ldr	r1, [sp, #128]	; 0x80
   25834:	lsr	r9, r1, #1
   25838:	ldr	fp, [sp, #132]	; 0x84
   2583c:	orr	r9, r9, fp, lsl #31
   25840:	lsr	r8, fp, #1
   25844:	orr	r8, r8, r1, lsl #31
   25848:	lsr	r7, r1, #8
   2584c:	orr	r7, r7, fp, lsl #24
   25850:	lsr	r6, fp, #8
   25854:	orr	r6, r6, r1, lsl #24
   25858:	eor	r7, r7, r9
   2585c:	eor	r8, r8, r6
   25860:	lsr	r6, r1, #7
   25864:	orr	r6, r6, fp, lsl #25
   25868:	eor	r6, r6, r7
   2586c:	eor	r8, r8, fp, lsr #7
   25870:	ldr	r1, [sp, #120]	; 0x78
   25874:	adds	r6, r6, r1
   25878:	ldr	sl, [sp, #124]	; 0x7c
   2587c:	adc	r7, r8, sl
   25880:	ldr	r1, [sp, #44]	; 0x2c
   25884:	adds	r6, r6, r1
   25888:	ldr	r9, [sp, #80]	; 0x50
   2588c:	adc	r7, r7, r9
   25890:	ldr	r1, [sp, #108]	; 0x6c
   25894:	lsr	fp, r1, #19
   25898:	ldr	r5, [sp, #172]	; 0xac
   2589c:	orr	fp, fp, r5, lsl #13
   258a0:	lsr	r8, r5, #19
   258a4:	orr	r8, r8, r1, lsl #13
   258a8:	lsl	sl, r5, #3
   258ac:	orr	sl, sl, r1, lsr #29
   258b0:	lsl	r9, r1, #3
   258b4:	orr	r9, r9, r5, lsr #29
   258b8:	eor	r9, r9, fp
   258bc:	eor	r8, r8, sl
   258c0:	lsr	fp, r1, #6
   258c4:	orr	fp, fp, r5, lsl #26
   258c8:	eor	r9, r9, fp
   258cc:	eor	r8, r8, r5, lsr #6
   258d0:	adds	r6, r6, r9
   258d4:	mov	fp, r6
   258d8:	adc	r1, r7, r8
   258dc:	ldr	r7, [sp, #8]
   258e0:	ldr	r6, [sp, #184]	; 0xb8
   258e4:	eor	r6, r7, r6
   258e8:	ldr	r9, [sp, #72]	; 0x48
   258ec:	ldr	r8, [sp, #12]
   258f0:	eor	r8, r9, r8
   258f4:	ldr	r5, [sp, #176]	; 0xb0
   258f8:	and	r6, r6, r5
   258fc:	ldr	sl, [sp, #76]	; 0x4c
   25900:	and	r8, r8, sl
   25904:	eor	r6, r6, r7
   25908:	eor	r8, r8, r9
   2590c:	movw	sl, #7720	; 0x1e28
   25910:	movt	sl, #9059	; 0x2363
   25914:	movw	r9, #65530	; 0xfffa
   25918:	movt	r9, #37054	; 0x90be
   2591c:	str	fp, [sp, #64]	; 0x40
   25920:	adds	sl, fp, sl
   25924:	str	r1, [sp, #196]	; 0xc4
   25928:	adc	r9, r1, r9
   2592c:	ldr	r7, [sp, #192]	; 0xc0
   25930:	adds	r7, sl, r7
   25934:	ldr	fp, [sp, #28]
   25938:	adc	r9, r9, fp
   2593c:	adds	r7, r6, r7
   25940:	adc	r9, r8, r9
   25944:	lsr	sl, r5, #14
   25948:	ldr	r1, [sp, #76]	; 0x4c
   2594c:	orr	sl, sl, r1, lsl #18
   25950:	lsr	r8, r1, #14
   25954:	orr	fp, r8, r5, lsl #18
   25958:	lsr	r6, r5, #18
   2595c:	orr	r6, r6, r1, lsl #14
   25960:	lsr	r8, r1, #18
   25964:	orr	r8, r8, r5, lsl #14
   25968:	eor	sl, sl, r6
   2596c:	eor	r8, r8, fp
   25970:	lsl	fp, r1, #23
   25974:	orr	fp, fp, r5, lsr #9
   25978:	lsl	r6, r5, #23
   2597c:	orr	r6, r6, r1, lsr #9
   25980:	eor	r6, r6, sl
   25984:	eor	r8, r8, fp
   25988:	adds	r6, r7, r6
   2598c:	adc	r8, r9, r8
   25990:	adds	r7, r4, r6
   25994:	str	r7, [sp, #28]
   25998:	ldr	r5, [sp, #180]	; 0xb4
   2599c:	adc	r4, r5, r8
   259a0:	str	r4, [sp, #4]
   259a4:	lsr	r7, ip, #28
   259a8:	orr	r9, r7, lr, lsl #4
   259ac:	lsr	r5, lr, #28
   259b0:	orr	r5, r5, ip, lsl #4
   259b4:	lsl	r4, lr, #30
   259b8:	orr	r4, r4, ip, lsr #2
   259bc:	lsl	r7, ip, #30
   259c0:	orr	r7, r7, lr, lsr #2
   259c4:	eor	r7, r7, r9
   259c8:	eor	r5, r5, r4
   259cc:	lsl	r4, lr, #25
   259d0:	orr	r4, r4, ip, lsr #7
   259d4:	lsl	r9, ip, #25
   259d8:	orr	r9, r9, lr, lsr #7
   259dc:	eor	r7, r7, r9
   259e0:	eor	r5, r5, r4
   259e4:	ldr	r1, [sp, #188]	; 0xbc
   259e8:	orr	r4, r1, ip
   259ec:	orr	r9, r0, lr
   259f0:	and	r4, r4, r3
   259f4:	and	r9, r9, r2
   259f8:	and	fp, r1, ip
   259fc:	and	sl, r0, lr
   25a00:	orr	r4, r4, fp
   25a04:	orr	r9, r9, sl
   25a08:	adds	r4, r7, r4
   25a0c:	adc	r5, r5, r9
   25a10:	adds	r4, r4, r6
   25a14:	adc	r5, r5, r8
   25a18:	ldr	r1, [sp, #36]	; 0x24
   25a1c:	lsr	r9, r1, #1
   25a20:	ldr	sl, [sp, #136]	; 0x88
   25a24:	orr	r9, r9, sl, lsl #31
   25a28:	lsr	r8, sl, #1
   25a2c:	orr	r8, r8, r1, lsl #31
   25a30:	lsr	r7, r1, #8
   25a34:	orr	r7, r7, sl, lsl #24
   25a38:	lsr	r6, sl, #8
   25a3c:	orr	r6, r6, r1, lsl #24
   25a40:	eor	r7, r7, r9
   25a44:	eor	r8, r8, r6
   25a48:	lsr	r6, r1, #7
   25a4c:	orr	r6, r6, sl, lsl #25
   25a50:	eor	r6, r6, r7
   25a54:	eor	r8, r8, sl, lsr #7
   25a58:	ldr	r7, [sp, #128]	; 0x80
   25a5c:	adds	r6, r6, r7
   25a60:	ldr	fp, [sp, #132]	; 0x84
   25a64:	adc	r7, r8, fp
   25a68:	ldr	r9, [sp, #84]	; 0x54
   25a6c:	adds	r6, r6, r9
   25a70:	ldr	r9, [sp, #88]	; 0x58
   25a74:	adc	r7, r7, r9
   25a78:	ldr	r1, [sp, #60]	; 0x3c
   25a7c:	lsr	fp, r1, #19
   25a80:	ldr	r9, [sp, #32]
   25a84:	orr	fp, fp, r9, lsl #13
   25a88:	lsr	r8, r9, #19
   25a8c:	orr	r8, r8, r1, lsl #13
   25a90:	lsl	sl, r9, #3
   25a94:	orr	sl, sl, r1, lsr #29
   25a98:	lsl	r9, r1, #3
   25a9c:	ldr	r1, [sp, #32]
   25aa0:	orr	r9, r9, r1, lsr #29
   25aa4:	eor	r9, r9, fp
   25aa8:	eor	r8, r8, sl
   25aac:	ldr	fp, [sp, #60]	; 0x3c
   25ab0:	lsr	fp, fp, #6
   25ab4:	orr	fp, fp, r1, lsl #26
   25ab8:	eor	r9, r9, fp
   25abc:	eor	r8, r8, r1, lsr #6
   25ac0:	adds	r6, r6, r9
   25ac4:	mov	fp, r6
   25ac8:	adc	r7, r7, r8
   25acc:	ldr	r9, [sp, #184]	; 0xb8
   25ad0:	mov	r6, r9
   25ad4:	ldr	r8, [sp, #176]	; 0xb0
   25ad8:	eor	r6, r6, r8
   25adc:	ldr	r1, [sp, #12]
   25ae0:	mov	r8, r1
   25ae4:	ldr	sl, [sp, #76]	; 0x4c
   25ae8:	eor	r8, r8, sl
   25aec:	ldr	sl, [sp, #28]
   25af0:	and	r6, r6, sl
   25af4:	ldr	sl, [sp, #4]
   25af8:	and	r8, r8, sl
   25afc:	eor	r6, r6, r9
   25b00:	eor	r8, r8, r1
   25b04:	movw	sl, #48617	; 0xbde9
   25b08:	movt	sl, #56962	; 0xde82
   25b0c:	movw	r9, #27883	; 0x6ceb
   25b10:	movt	r9, #42064	; 0xa450
   25b14:	str	fp, [sp, #68]	; 0x44
   25b18:	adds	sl, fp, sl
   25b1c:	str	r7, [sp, #20]
   25b20:	adc	r9, r7, r9
   25b24:	ldr	r7, [sp, #8]
   25b28:	adds	r7, sl, r7
   25b2c:	ldr	fp, [sp, #72]	; 0x48
   25b30:	adc	r9, r9, fp
   25b34:	adds	r7, r6, r7
   25b38:	adc	r9, r8, r9
   25b3c:	ldr	r1, [sp, #28]
   25b40:	lsr	sl, r1, #14
   25b44:	ldr	r8, [sp, #4]
   25b48:	orr	sl, sl, r8, lsl #18
   25b4c:	lsr	r8, r8, #14
   25b50:	orr	fp, r8, r1, lsl #18
   25b54:	lsr	r6, r1, #18
   25b58:	ldr	r8, [sp, #4]
   25b5c:	orr	r6, r6, r8, lsl #14
   25b60:	lsr	r8, r8, #18
   25b64:	orr	r8, r8, r1, lsl #14
   25b68:	eor	sl, sl, r6
   25b6c:	eor	r8, r8, fp
   25b70:	ldr	r6, [sp, #4]
   25b74:	lsl	fp, r6, #23
   25b78:	orr	fp, fp, r1, lsr #9
   25b7c:	lsl	r6, r1, #23
   25b80:	ldr	r1, [sp, #4]
   25b84:	orr	r6, r6, r1, lsr #9
   25b88:	eor	r6, r6, sl
   25b8c:	eor	r8, r8, fp
   25b90:	adds	r6, r7, r6
   25b94:	adc	r8, r9, r8
   25b98:	adds	r7, r3, r6
   25b9c:	str	r7, [sp, #72]	; 0x48
   25ba0:	adc	r2, r2, r8
   25ba4:	str	r2, [sp, #8]
   25ba8:	lsr	r7, r4, #28
   25bac:	orr	r9, r7, r5, lsl #4
   25bb0:	lsr	r2, r5, #28
   25bb4:	orr	r2, r2, r4, lsl #4
   25bb8:	lsl	r3, r5, #30
   25bbc:	orr	r3, r3, r4, lsr #2
   25bc0:	lsl	r7, r4, #30
   25bc4:	orr	r7, r7, r5, lsr #2
   25bc8:	eor	r7, r7, r9
   25bcc:	eor	r2, r2, r3
   25bd0:	lsl	r3, r5, #25
   25bd4:	orr	r3, r3, r4, lsr #7
   25bd8:	lsl	r9, r4, #25
   25bdc:	orr	r9, r9, r5, lsr #7
   25be0:	eor	r7, r7, r9
   25be4:	eor	r2, r2, r3
   25be8:	orr	r3, ip, r4
   25bec:	orr	r9, lr, r5
   25bf0:	ldr	r1, [sp, #188]	; 0xbc
   25bf4:	and	r3, r3, r1
   25bf8:	and	r9, r9, r0
   25bfc:	and	fp, ip, r4
   25c00:	and	sl, lr, r5
   25c04:	orr	r3, r3, fp
   25c08:	orr	r9, r9, sl
   25c0c:	adds	r3, r7, r3
   25c10:	adc	r2, r2, r9
   25c14:	adds	r3, r3, r6
   25c18:	adc	r2, r2, r8
   25c1c:	ldr	r1, [sp, #140]	; 0x8c
   25c20:	lsr	r9, r1, #1
   25c24:	ldr	fp, [sp, #144]	; 0x90
   25c28:	orr	r9, r9, fp, lsl #31
   25c2c:	lsr	r8, fp, #1
   25c30:	orr	r8, r8, r1, lsl #31
   25c34:	lsr	r7, r1, #8
   25c38:	orr	r7, r7, fp, lsl #24
   25c3c:	lsr	r6, fp, #8
   25c40:	orr	r6, r6, r1, lsl #24
   25c44:	eor	r7, r7, r9
   25c48:	eor	r8, r8, r6
   25c4c:	lsr	r6, r1, #7
   25c50:	orr	r6, r6, fp, lsl #25
   25c54:	eor	r6, r6, r7
   25c58:	eor	r8, r8, fp, lsr #7
   25c5c:	ldr	r7, [sp, #36]	; 0x24
   25c60:	adds	r6, r6, r7
   25c64:	ldr	sl, [sp, #136]	; 0x88
   25c68:	adc	r7, r8, sl
   25c6c:	ldr	r9, [sp, #48]	; 0x30
   25c70:	adds	r6, r6, r9
   25c74:	ldr	r9, [sp, #92]	; 0x5c
   25c78:	adc	r7, r7, r9
   25c7c:	ldr	r9, [sp, #64]	; 0x40
   25c80:	lsr	fp, r9, #19
   25c84:	ldr	r1, [sp, #196]	; 0xc4
   25c88:	orr	fp, fp, r1, lsl #13
   25c8c:	lsr	r8, r1, #19
   25c90:	orr	r8, r8, r9, lsl #13
   25c94:	lsl	sl, r1, #3
   25c98:	orr	sl, sl, r9, lsr #29
   25c9c:	lsl	r9, r9, #3
   25ca0:	orr	r9, r9, r1, lsr #29
   25ca4:	eor	r9, r9, fp
   25ca8:	eor	r8, r8, sl
   25cac:	ldr	sl, [sp, #64]	; 0x40
   25cb0:	lsr	fp, sl, #6
   25cb4:	orr	fp, fp, r1, lsl #26
   25cb8:	eor	r9, r9, fp
   25cbc:	eor	r8, r8, r1, lsr #6
   25cc0:	adds	r6, r6, r9
   25cc4:	mov	r1, r6
   25cc8:	adc	r6, r7, r8
   25ccc:	mov	r7, r6
   25cd0:	ldr	sl, [sp, #176]	; 0xb0
   25cd4:	mov	r6, sl
   25cd8:	ldr	r8, [sp, #28]
   25cdc:	eor	r6, r6, r8
   25ce0:	ldr	fp, [sp, #76]	; 0x4c
   25ce4:	mov	r8, fp
   25ce8:	ldr	r9, [sp, #4]
   25cec:	eor	r8, r8, r9
   25cf0:	ldr	r9, [sp, #72]	; 0x48
   25cf4:	and	r6, r6, r9
   25cf8:	ldr	r9, [sp, #8]
   25cfc:	and	r8, r8, r9
   25d00:	eor	r6, r6, sl
   25d04:	eor	r8, r8, fp
   25d08:	movw	sl, #30997	; 0x7915
   25d0c:	movt	sl, #45766	; 0xb2c6
   25d10:	movw	r9, #41975	; 0xa3f7
   25d14:	movt	r9, #48889	; 0xbef9
   25d18:	str	r1, [sp, #112]	; 0x70
   25d1c:	adds	sl, r1, sl
   25d20:	str	r7, [sp, #180]	; 0xb4
   25d24:	adc	r9, r7, r9
   25d28:	ldr	r7, [sp, #184]	; 0xb8
   25d2c:	adds	r7, sl, r7
   25d30:	ldr	sl, [sp, #12]
   25d34:	adc	r9, r9, sl
   25d38:	adds	r7, r6, r7
   25d3c:	adc	r9, r8, r9
   25d40:	ldr	r1, [sp, #72]	; 0x48
   25d44:	lsr	sl, r1, #14
   25d48:	ldr	r8, [sp, #8]
   25d4c:	orr	sl, sl, r8, lsl #18
   25d50:	lsr	r8, r8, #14
   25d54:	orr	fp, r8, r1, lsl #18
   25d58:	lsr	r6, r1, #18
   25d5c:	ldr	r8, [sp, #8]
   25d60:	orr	r6, r6, r8, lsl #14
   25d64:	lsr	r8, r8, #18
   25d68:	orr	r8, r8, r1, lsl #14
   25d6c:	eor	sl, sl, r6
   25d70:	eor	r8, r8, fp
   25d74:	ldr	r6, [sp, #8]
   25d78:	lsl	fp, r6, #23
   25d7c:	orr	fp, fp, r1, lsr #9
   25d80:	lsl	r6, r1, #23
   25d84:	ldr	r1, [sp, #8]
   25d88:	orr	r6, r6, r1, lsr #9
   25d8c:	eor	r6, r6, sl
   25d90:	eor	r8, r8, fp
   25d94:	adds	r6, r7, r6
   25d98:	adc	r8, r9, r8
   25d9c:	ldr	r1, [sp, #188]	; 0xbc
   25da0:	adds	r7, r1, r6
   25da4:	str	r7, [sp, #36]	; 0x24
   25da8:	adc	r0, r0, r8
   25dac:	str	r0, [sp, #12]
   25db0:	lsr	r7, r3, #28
   25db4:	orr	r9, r7, r2, lsl #4
   25db8:	lsr	r0, r2, #28
   25dbc:	orr	r0, r0, r3, lsl #4
   25dc0:	lsl	r1, r2, #30
   25dc4:	orr	r1, r1, r3, lsr #2
   25dc8:	lsl	r7, r3, #30
   25dcc:	orr	r7, r7, r2, lsr #2
   25dd0:	eor	r7, r7, r9
   25dd4:	eor	r0, r0, r1
   25dd8:	lsl	r1, r2, #25
   25ddc:	orr	r1, r1, r3, lsr #7
   25de0:	lsl	r9, r3, #25
   25de4:	orr	r9, r9, r2, lsr #7
   25de8:	eor	r7, r7, r9
   25dec:	eor	r0, r0, r1
   25df0:	orr	r1, r4, r3
   25df4:	orr	r9, r5, r2
   25df8:	and	r1, r1, ip
   25dfc:	and	r9, r9, lr
   25e00:	and	fp, r4, r3
   25e04:	and	sl, r5, r2
   25e08:	orr	r1, r1, fp
   25e0c:	orr	r9, r9, sl
   25e10:	adds	r1, r7, r1
   25e14:	adc	r0, r0, r9
   25e18:	adds	r1, r1, r6
   25e1c:	adc	r0, r0, r8
   25e20:	str	r0, [sp, #128]	; 0x80
   25e24:	ldr	r0, [sp, #52]	; 0x34
   25e28:	lsr	r9, r0, #1
   25e2c:	ldr	sl, [sp, #16]
   25e30:	orr	r9, r9, sl, lsl #31
   25e34:	lsr	r8, sl, #1
   25e38:	orr	r8, r8, r0, lsl #31
   25e3c:	lsr	r7, r0, #8
   25e40:	orr	r7, r7, sl, lsl #24
   25e44:	lsr	r6, sl, #8
   25e48:	orr	r6, r6, r0, lsl #24
   25e4c:	eor	r7, r7, r9
   25e50:	eor	r8, r8, r6
   25e54:	lsr	r6, r0, #7
   25e58:	orr	r6, r6, sl, lsl #25
   25e5c:	eor	r6, r6, r7
   25e60:	eor	r8, r8, sl, lsr #7
   25e64:	ldr	r0, [sp, #140]	; 0x8c
   25e68:	adds	r6, r6, r0
   25e6c:	ldr	fp, [sp, #144]	; 0x90
   25e70:	adc	r7, r8, fp
   25e74:	ldr	r0, [sp, #56]	; 0x38
   25e78:	adds	r6, r6, r0
   25e7c:	ldr	r8, [sp, #96]	; 0x60
   25e80:	adc	r7, r7, r8
   25e84:	ldr	r0, [sp, #68]	; 0x44
   25e88:	lsr	fp, r0, #19
   25e8c:	ldr	r9, [sp, #20]
   25e90:	orr	fp, fp, r9, lsl #13
   25e94:	lsr	r8, r9, #19
   25e98:	orr	r8, r8, r0, lsl #13
   25e9c:	lsl	sl, r9, #3
   25ea0:	orr	sl, sl, r0, lsr #29
   25ea4:	lsl	r9, r0, #3
   25ea8:	ldr	r0, [sp, #20]
   25eac:	orr	r9, r9, r0, lsr #29
   25eb0:	eor	r9, r9, fp
   25eb4:	eor	r8, r8, sl
   25eb8:	ldr	r0, [sp, #68]	; 0x44
   25ebc:	lsr	fp, r0, #6
   25ec0:	ldr	sl, [sp, #20]
   25ec4:	orr	fp, fp, sl, lsl #26
   25ec8:	eor	r9, r9, fp
   25ecc:	eor	r8, r8, sl, lsr #6
   25ed0:	adds	r6, r6, r9
   25ed4:	mov	fp, r6
   25ed8:	adc	r6, r7, r8
   25edc:	mov	r0, r6
   25ee0:	ldr	r7, [sp, #28]
   25ee4:	mov	r6, r7
   25ee8:	ldr	r8, [sp, #72]	; 0x48
   25eec:	eor	r6, r6, r8
   25ef0:	ldr	r9, [sp, #4]
   25ef4:	mov	r8, r9
   25ef8:	ldr	sl, [sp, #8]
   25efc:	eor	r8, r8, sl
   25f00:	ldr	sl, [sp, #36]	; 0x24
   25f04:	and	r6, r6, sl
   25f08:	ldr	sl, [sp, #12]
   25f0c:	and	r8, r8, sl
   25f10:	eor	r6, r6, r7
   25f14:	eor	r8, r8, r9
   25f18:	movw	sl, #21291	; 0x532b
   25f1c:	movt	sl, #58226	; 0xe372
   25f20:	movw	r9, #30962	; 0x78f2
   25f24:	movt	r9, #50801	; 0xc671
   25f28:	str	fp, [sp, #116]	; 0x74
   25f2c:	adds	sl, fp, sl
   25f30:	str	r0, [sp, #120]	; 0x78
   25f34:	adc	r9, r0, r9
   25f38:	ldr	r7, [sp, #176]	; 0xb0
   25f3c:	adds	r7, sl, r7
   25f40:	ldr	fp, [sp, #76]	; 0x4c
   25f44:	adc	r9, r9, fp
   25f48:	adds	r7, r6, r7
   25f4c:	adc	r9, r8, r9
   25f50:	ldr	r0, [sp, #36]	; 0x24
   25f54:	lsr	sl, r0, #14
   25f58:	ldr	r8, [sp, #12]
   25f5c:	orr	sl, sl, r8, lsl #18
   25f60:	lsr	r8, r8, #14
   25f64:	orr	fp, r8, r0, lsl #18
   25f68:	lsr	r6, r0, #18
   25f6c:	ldr	r8, [sp, #12]
   25f70:	orr	r6, r6, r8, lsl #14
   25f74:	lsr	r8, r8, #18
   25f78:	orr	r8, r8, r0, lsl #14
   25f7c:	eor	sl, sl, r6
   25f80:	eor	r8, r8, fp
   25f84:	ldr	r6, [sp, #12]
   25f88:	lsl	fp, r6, #23
   25f8c:	orr	fp, fp, r0, lsr #9
   25f90:	lsl	r6, r0, #23
   25f94:	ldr	r0, [sp, #12]
   25f98:	orr	r6, r6, r0, lsr #9
   25f9c:	eor	r6, r6, sl
   25fa0:	eor	r8, r8, fp
   25fa4:	adds	r6, r7, r6
   25fa8:	adc	r8, r9, r8
   25fac:	adds	ip, ip, r6
   25fb0:	str	ip, [sp, #76]	; 0x4c
   25fb4:	adc	ip, lr, r8
   25fb8:	str	ip, [sp, #132]	; 0x84
   25fbc:	lsr	r7, r1, #28
   25fc0:	ldr	r0, [sp, #128]	; 0x80
   25fc4:	orr	r9, r7, r0, lsl #4
   25fc8:	lsr	lr, r0, #28
   25fcc:	orr	lr, lr, r1, lsl #4
   25fd0:	lsl	ip, r0, #30
   25fd4:	orr	ip, ip, r1, lsr #2
   25fd8:	lsl	r7, r1, #30
   25fdc:	orr	r7, r7, r0, lsr #2
   25fe0:	eor	r7, r7, r9
   25fe4:	eor	lr, lr, ip
   25fe8:	lsl	ip, r0, #25
   25fec:	orr	ip, ip, r1, lsr #7
   25ff0:	lsl	r9, r1, #25
   25ff4:	orr	r9, r9, r0, lsr #7
   25ff8:	eor	r7, r7, r9
   25ffc:	eor	lr, lr, ip
   26000:	orr	ip, r3, r1
   26004:	orr	r9, r2, r0
   26008:	and	ip, ip, r4
   2600c:	and	r9, r9, r5
   26010:	and	fp, r3, r1
   26014:	and	sl, r2, r0
   26018:	orr	ip, ip, fp
   2601c:	orr	r9, r9, sl
   26020:	adds	ip, r7, ip
   26024:	adc	lr, lr, r9
   26028:	adds	r0, ip, r6
   2602c:	str	r0, [sp, #136]	; 0x88
   26030:	adc	lr, lr, r8
   26034:	ldr	r0, [sp, #148]	; 0x94
   26038:	lsr	r9, r0, #1
   2603c:	ldr	fp, [sp, #152]	; 0x98
   26040:	orr	r9, r9, fp, lsl #31
   26044:	lsr	r8, fp, #1
   26048:	orr	r8, r8, r0, lsl #31
   2604c:	lsr	r7, r0, #8
   26050:	orr	r7, r7, fp, lsl #24
   26054:	lsr	r6, fp, #8
   26058:	orr	r6, r6, r0, lsl #24
   2605c:	eor	r7, r7, r9
   26060:	eor	r8, r8, r6
   26064:	lsr	r6, r0, #7
   26068:	orr	r6, r6, fp, lsl #25
   2606c:	eor	r6, r6, r7
   26070:	eor	r8, r8, fp, lsr #7
   26074:	ldr	r9, [sp, #52]	; 0x34
   26078:	adds	r6, r6, r9
   2607c:	ldr	sl, [sp, #16]
   26080:	adc	r7, r8, sl
   26084:	ldr	r8, [sp, #100]	; 0x64
   26088:	adds	r6, r6, r8
   2608c:	ldr	r8, [sp, #104]	; 0x68
   26090:	adc	r7, r7, r8
   26094:	ldr	ip, [sp, #112]	; 0x70
   26098:	lsr	fp, ip, #19
   2609c:	ldr	r0, [sp, #180]	; 0xb4
   260a0:	orr	fp, fp, r0, lsl #13
   260a4:	lsr	r8, r0, #19
   260a8:	orr	r8, r8, ip, lsl #13
   260ac:	lsl	sl, r0, #3
   260b0:	orr	sl, sl, ip, lsr #29
   260b4:	lsl	r9, ip, #3
   260b8:	orr	r9, r9, r0, lsr #29
   260bc:	eor	r9, r9, fp
   260c0:	eor	r8, r8, sl
   260c4:	lsr	fp, ip, #6
   260c8:	orr	fp, fp, r0, lsl #26
   260cc:	eor	r9, r9, fp
   260d0:	eor	r8, r8, r0, lsr #6
   260d4:	adds	r6, r6, r9
   260d8:	mov	fp, r6
   260dc:	adc	r6, r7, r8
   260e0:	str	fp, [sp, #312]	; 0x138
   260e4:	mov	r7, r6
   260e8:	str	r6, [sp, #316]	; 0x13c
   260ec:	ldr	sl, [sp, #72]	; 0x48
   260f0:	mov	r6, sl
   260f4:	ldr	r8, [sp, #36]	; 0x24
   260f8:	eor	r6, r6, r8
   260fc:	ldr	r0, [sp, #8]
   26100:	mov	r8, r0
   26104:	ldr	r9, [sp, #12]
   26108:	eor	r8, r8, r9
   2610c:	ldr	r9, [sp, #76]	; 0x4c
   26110:	and	r6, r6, r9
   26114:	ldr	ip, [sp, #132]	; 0x84
   26118:	and	r8, r8, ip
   2611c:	eor	r6, r6, sl
   26120:	eor	r8, r8, r0
   26124:	movw	sl, #24988	; 0x619c
   26128:	movt	sl, #59942	; 0xea26
   2612c:	movw	r9, #16078	; 0x3ece
   26130:	movt	r9, #51751	; 0xca27
   26134:	str	fp, [sp, #176]	; 0xb0
   26138:	adds	sl, fp, sl
   2613c:	str	r7, [sp, #184]	; 0xb8
   26140:	adc	r9, r7, r9
   26144:	ldr	r7, [sp, #28]
   26148:	adds	r7, sl, r7
   2614c:	ldr	sl, [sp, #4]
   26150:	adc	r9, r9, sl
   26154:	adds	r7, r6, r7
   26158:	adc	r9, r8, r9
   2615c:	ldr	r0, [sp, #76]	; 0x4c
   26160:	lsr	sl, r0, #14
   26164:	orr	sl, sl, ip, lsl #18
   26168:	lsr	r8, ip, #14
   2616c:	orr	fp, r8, r0, lsl #18
   26170:	lsr	r6, r0, #18
   26174:	orr	r6, r6, ip, lsl #14
   26178:	lsr	r8, ip, #18
   2617c:	orr	r8, r8, r0, lsl #14
   26180:	eor	sl, sl, r6
   26184:	eor	r8, r8, fp
   26188:	lsl	fp, ip, #23
   2618c:	orr	fp, fp, r0, lsr #9
   26190:	lsl	r6, r0, #23
   26194:	orr	r6, r6, ip, lsr #9
   26198:	eor	r6, r6, sl
   2619c:	eor	r8, r8, fp
   261a0:	adds	r6, r7, r6
   261a4:	adc	r8, r9, r8
   261a8:	adds	r7, r4, r6
   261ac:	str	r7, [sp, #16]
   261b0:	adc	r5, r5, r8
   261b4:	str	r5, [sp, #52]	; 0x34
   261b8:	ldr	r0, [sp, #136]	; 0x88
   261bc:	lsr	r7, r0, #28
   261c0:	orr	r9, r7, lr, lsl #4
   261c4:	lsr	r5, lr, #28
   261c8:	orr	r5, r5, r0, lsl #4
   261cc:	lsl	r4, lr, #30
   261d0:	orr	r4, r4, r0, lsr #2
   261d4:	lsl	r7, r0, #30
   261d8:	orr	r7, r7, lr, lsr #2
   261dc:	eor	r7, r7, r9
   261e0:	eor	r5, r5, r4
   261e4:	lsl	r4, lr, #25
   261e8:	orr	r4, r4, r0, lsr #7
   261ec:	lsl	r9, r0, #25
   261f0:	orr	r9, r9, lr, lsr #7
   261f4:	eor	r7, r7, r9
   261f8:	eor	r5, r5, r4
   261fc:	orr	r4, r1, r0
   26200:	ldr	ip, [sp, #128]	; 0x80
   26204:	orr	r9, ip, lr
   26208:	and	r4, r4, r3
   2620c:	and	r9, r9, r2
   26210:	and	fp, r1, r0
   26214:	and	sl, ip, lr
   26218:	orr	r4, r4, fp
   2621c:	orr	r9, r9, sl
   26220:	adds	r4, r7, r4
   26224:	adc	r5, r5, r9
   26228:	adds	r4, r4, r6
   2622c:	adc	r5, r5, r8
   26230:	ldr	fp, [sp, #156]	; 0x9c
   26234:	lsr	r9, fp, #1
   26238:	ldr	sl, [sp, #160]	; 0xa0
   2623c:	orr	r9, r9, sl, lsl #31
   26240:	lsr	r8, sl, #1
   26244:	orr	r8, r8, fp, lsl #31
   26248:	lsr	r7, fp, #8
   2624c:	orr	r7, r7, sl, lsl #24
   26250:	lsr	r6, sl, #8
   26254:	orr	r6, r6, fp, lsl #24
   26258:	eor	r7, r7, r9
   2625c:	eor	r8, r8, r6
   26260:	lsr	r6, fp, #7
   26264:	orr	r6, r6, sl, lsl #25
   26268:	eor	r6, r6, r7
   2626c:	eor	r8, r8, sl, lsr #7
   26270:	ldr	r7, [sp, #148]	; 0x94
   26274:	adds	r6, r6, r7
   26278:	ldr	fp, [sp, #152]	; 0x98
   2627c:	adc	r7, r8, fp
   26280:	ldr	r8, [sp, #108]	; 0x6c
   26284:	adds	r6, r6, r8
   26288:	ldr	r8, [sp, #172]	; 0xac
   2628c:	adc	r7, r7, r8
   26290:	ldr	ip, [sp, #116]	; 0x74
   26294:	lsr	fp, ip, #19
   26298:	ldr	r0, [sp, #120]	; 0x78
   2629c:	orr	fp, fp, r0, lsl #13
   262a0:	lsr	r8, r0, #19
   262a4:	orr	r8, r8, ip, lsl #13
   262a8:	lsl	sl, r0, #3
   262ac:	orr	sl, sl, ip, lsr #29
   262b0:	lsl	r9, ip, #3
   262b4:	orr	r9, r9, r0, lsr #29
   262b8:	eor	r9, r9, fp
   262bc:	eor	r8, r8, sl
   262c0:	lsr	fp, ip, #6
   262c4:	orr	fp, fp, r0, lsl #26
   262c8:	eor	r9, r9, fp
   262cc:	eor	r8, r8, r0, lsr #6
   262d0:	adds	ip, r6, r9
   262d4:	mov	r0, ip
   262d8:	adc	ip, r7, r8
   262dc:	str	r0, [sp, #320]	; 0x140
   262e0:	str	ip, [sp, #324]	; 0x144
   262e4:	ldr	r6, [sp, #36]	; 0x24
   262e8:	ldr	r7, [sp, #76]	; 0x4c
   262ec:	eor	r7, r6, r7
   262f0:	ldr	fp, [sp, #12]
   262f4:	mov	r8, fp
   262f8:	ldr	r9, [sp, #132]	; 0x84
   262fc:	eor	r8, r8, r9
   26300:	ldr	r9, [sp, #16]
   26304:	and	r7, r7, r9
   26308:	ldr	sl, [sp, #52]	; 0x34
   2630c:	and	r8, r8, sl
   26310:	eor	r7, r7, r6
   26314:	eor	r8, r8, fp
   26318:	movw	fp, #49671	; 0xc207
   2631c:	movt	fp, #8640	; 0x21c0
   26320:	movw	r6, #47303	; 0xb8c7
   26324:	movt	r6, #53638	; 0xd186
   26328:	str	r0, [sp, #148]	; 0x94
   2632c:	adds	fp, r0, fp
   26330:	str	ip, [sp, #188]	; 0xbc
   26334:	adc	r6, ip, r6
   26338:	ldr	sl, [sp, #72]	; 0x48
   2633c:	adds	r9, fp, sl
   26340:	ldr	r0, [sp, #8]
   26344:	adc	r6, r6, r0
   26348:	adds	r9, r7, r9
   2634c:	adc	sl, r8, r6
   26350:	ldr	r0, [sp, #16]
   26354:	lsr	fp, r0, #14
   26358:	ldr	ip, [sp, #52]	; 0x34
   2635c:	orr	fp, fp, ip, lsl #18
   26360:	lsr	r6, ip, #14
   26364:	orr	r8, r6, r0, lsl #18
   26368:	lsr	r7, r0, #18
   2636c:	orr	r7, r7, ip, lsl #14
   26370:	lsr	r6, ip, #18
   26374:	orr	r6, r6, r0, lsl #14
   26378:	eor	fp, fp, r7
   2637c:	eor	r6, r6, r8
   26380:	lsl	r8, ip, #23
   26384:	orr	r8, r8, r0, lsr #9
   26388:	lsl	r7, r0, #23
   2638c:	orr	r7, r7, ip, lsr #9
   26390:	eor	r7, r7, fp
   26394:	eor	r6, r6, r8
   26398:	adds	r7, r9, r7
   2639c:	adc	r8, sl, r6
   263a0:	adds	r3, r3, r7
   263a4:	str	r3, [sp, #140]	; 0x8c
   263a8:	adc	r3, r2, r8
   263ac:	str	r3, [sp, #72]	; 0x48
   263b0:	lsr	r2, r4, #28
   263b4:	orr	r9, r2, r5, lsl #4
   263b8:	lsr	r6, r5, #28
   263bc:	orr	r6, r6, r4, lsl #4
   263c0:	lsl	r3, r5, #30
   263c4:	orr	r3, r3, r4, lsr #2
   263c8:	lsl	r2, r4, #30
   263cc:	orr	r2, r2, r5, lsr #2
   263d0:	eor	r2, r2, r9
   263d4:	eor	r6, r6, r3
   263d8:	lsl	r3, r5, #25
   263dc:	orr	r3, r3, r4, lsr #7
   263e0:	lsl	r9, r4, #25
   263e4:	orr	r9, r9, r5, lsr #7
   263e8:	eor	r2, r2, r9
   263ec:	eor	r6, r6, r3
   263f0:	ldr	r0, [sp, #136]	; 0x88
   263f4:	orr	r3, r0, r4
   263f8:	orr	r9, lr, r5
   263fc:	and	r3, r3, r1
   26400:	ldr	ip, [sp, #128]	; 0x80
   26404:	and	r9, r9, ip
   26408:	and	fp, r0, r4
   2640c:	and	sl, lr, r5
   26410:	orr	r3, r3, fp
   26414:	orr	r9, r9, sl
   26418:	adds	r2, r2, r3
   2641c:	adc	r6, r6, r9
   26420:	adds	r2, r2, r7
   26424:	adc	r6, r6, r8
   26428:	str	r6, [sp, #144]	; 0x90
   2642c:	ldr	r0, [sp, #164]	; 0xa4
   26430:	lsr	r9, r0, #1
   26434:	ldr	fp, [sp, #168]	; 0xa8
   26438:	orr	r9, r9, fp, lsl #31
   2643c:	lsr	r8, fp, #1
   26440:	orr	r8, r8, r0, lsl #31
   26444:	lsr	r7, r0, #8
   26448:	orr	r7, r7, fp, lsl #24
   2644c:	lsr	r3, fp, #8
   26450:	orr	r3, r3, r0, lsl #24
   26454:	eor	r7, r7, r9
   26458:	eor	r8, r8, r3
   2645c:	lsr	r3, r0, #7
   26460:	orr	r3, r3, fp, lsl #25
   26464:	eor	r3, r3, r7
   26468:	eor	r8, r8, fp, lsr #7
   2646c:	ldr	fp, [sp, #156]	; 0x9c
   26470:	adds	r3, r3, fp
   26474:	ldr	sl, [sp, #160]	; 0xa0
   26478:	adc	r7, r8, sl
   2647c:	ldr	fp, [sp, #60]	; 0x3c
   26480:	adds	r3, r3, fp
   26484:	ldr	sl, [sp, #32]
   26488:	adc	r7, r7, sl
   2648c:	ldr	ip, [sp, #176]	; 0xb0
   26490:	lsr	fp, ip, #19
   26494:	ldr	sl, [sp, #184]	; 0xb8
   26498:	orr	fp, fp, sl, lsl #13
   2649c:	lsr	r8, sl, #19
   264a0:	orr	r8, r8, ip, lsl #13
   264a4:	mov	r0, sl
   264a8:	lsl	sl, sl, #3
   264ac:	orr	sl, sl, ip, lsr #29
   264b0:	lsl	r9, ip, #3
   264b4:	orr	r9, r9, r0, lsr #29
   264b8:	eor	r9, r9, fp
   264bc:	eor	r8, r8, sl
   264c0:	lsr	fp, ip, #6
   264c4:	orr	fp, fp, r0, lsl #26
   264c8:	eor	r9, r9, fp
   264cc:	eor	r8, r8, r0, lsr #6
   264d0:	adds	ip, r3, r9
   264d4:	mov	r6, ip
   264d8:	adc	ip, r7, r8
   264dc:	str	r6, [sp, #328]	; 0x148
   264e0:	str	ip, [sp, #332]	; 0x14c
   264e4:	ldr	r7, [sp, #76]	; 0x4c
   264e8:	ldr	r3, [sp, #16]
   264ec:	eor	r3, r7, r3
   264f0:	ldr	r8, [sp, #132]	; 0x84
   264f4:	ldr	fp, [sp, #52]	; 0x34
   264f8:	eor	r9, r8, fp
   264fc:	ldr	r0, [sp, #140]	; 0x8c
   26500:	and	r3, r3, r0
   26504:	ldr	sl, [sp, #72]	; 0x48
   26508:	and	r9, r9, sl
   2650c:	eor	r3, r3, r7
   26510:	eor	r9, r9, r8
   26514:	movw	fp, #60190	; 0xeb1e
   26518:	movt	fp, #52704	; 0xcde0
   2651c:	movw	r7, #32214	; 0x7dd6
   26520:	movt	r7, #60122	; 0xeada
   26524:	str	r6, [sp, #152]	; 0x98
   26528:	adds	fp, r6, fp
   2652c:	str	ip, [sp, #124]	; 0x7c
   26530:	adc	r7, ip, r7
   26534:	ldr	r8, [sp, #36]	; 0x24
   26538:	adds	r8, fp, r8
   2653c:	ldr	fp, [sp, #12]
   26540:	adc	r7, r7, fp
   26544:	adds	r8, r3, r8
   26548:	adc	sl, r9, r7
   2654c:	lsr	fp, r0, #14
   26550:	ldr	r6, [sp, #72]	; 0x48
   26554:	orr	fp, fp, r6, lsl #18
   26558:	lsr	r7, r6, #14
   2655c:	orr	r9, r7, r0, lsl #18
   26560:	lsr	r3, r0, #18
   26564:	orr	r3, r3, r6, lsl #14
   26568:	lsr	r7, r6, #18
   2656c:	orr	r7, r7, r0, lsl #14
   26570:	eor	fp, fp, r3
   26574:	eor	r7, r7, r9
   26578:	lsl	r9, r6, #23
   2657c:	orr	r9, r9, r0, lsr #9
   26580:	lsl	r3, r0, #23
   26584:	orr	r3, r3, r6, lsr #9
   26588:	eor	r3, r3, fp
   2658c:	eor	r7, r7, r9
   26590:	adds	r3, r8, r3
   26594:	adc	r9, sl, r7
   26598:	adds	r7, r1, r3
   2659c:	str	r7, [sp, #4]
   265a0:	ldr	ip, [sp, #128]	; 0x80
   265a4:	adc	ip, ip, r9
   265a8:	lsr	r8, r2, #28
   265ac:	ldr	r6, [sp, #144]	; 0x90
   265b0:	orr	r8, r8, r6, lsl #4
   265b4:	lsr	r0, r6, #28
   265b8:	orr	r0, r0, r2, lsl #4
   265bc:	lsl	r1, r6, #30
   265c0:	orr	r1, r1, r2, lsr #2
   265c4:	lsl	r7, r2, #30
   265c8:	orr	r7, r7, r6, lsr #2
   265cc:	eor	r8, r8, r7
   265d0:	eor	r0, r0, r1
   265d4:	lsl	r7, r6, #25
   265d8:	orr	r7, r7, r2, lsr #7
   265dc:	lsl	r1, r2, #25
   265e0:	orr	r1, r1, r6, lsr #7
   265e4:	eor	r8, r8, r1
   265e8:	eor	r0, r0, r7
   265ec:	orr	r1, r4, r2
   265f0:	orr	r7, r5, r6
   265f4:	ldr	sl, [sp, #136]	; 0x88
   265f8:	and	r1, r1, sl
   265fc:	and	r7, r7, lr
   26600:	and	fp, r4, r2
   26604:	and	sl, r5, r6
   26608:	orr	r1, r1, fp
   2660c:	orr	r7, r7, sl
   26610:	adds	r8, r8, r1
   26614:	adc	r7, r0, r7
   26618:	adds	r8, r8, r3
   2661c:	adc	r7, r7, r9
   26620:	ldr	fp, [sp, #40]	; 0x28
   26624:	lsr	r9, fp, #1
   26628:	ldr	sl, [sp, #24]
   2662c:	orr	r9, r9, sl, lsl #31
   26630:	lsr	r0, sl, #1
   26634:	orr	r0, r0, fp, lsl #31
   26638:	lsr	r1, fp, #8
   2663c:	orr	r1, r1, sl, lsl #24
   26640:	lsr	r3, sl, #8
   26644:	orr	r3, r3, fp, lsl #24
   26648:	eor	r1, r1, r9
   2664c:	eor	r0, r0, r3
   26650:	lsr	r3, fp, #7
   26654:	orr	r3, r3, sl, lsl #25
   26658:	eor	r3, r3, r1
   2665c:	eor	r0, r0, sl, lsr #7
   26660:	ldr	r1, [sp, #164]	; 0xa4
   26664:	adds	r3, r3, r1
   26668:	ldr	fp, [sp, #168]	; 0xa8
   2666c:	adc	r1, r0, fp
   26670:	ldr	fp, [sp, #64]	; 0x40
   26674:	adds	r3, r3, fp
   26678:	ldr	fp, [sp, #196]	; 0xc4
   2667c:	adc	r1, r1, fp
   26680:	ldr	r9, [sp, #148]	; 0x94
   26684:	lsr	fp, r9, #19
   26688:	ldr	r6, [sp, #188]	; 0xbc
   2668c:	orr	fp, fp, r6, lsl #13
   26690:	lsr	r0, r6, #19
   26694:	orr	r0, r0, r9, lsl #13
   26698:	lsl	sl, r6, #3
   2669c:	orr	sl, sl, r9, lsr #29
   266a0:	lsl	r9, r9, #3
   266a4:	orr	r9, r9, r6, lsr #29
   266a8:	eor	r9, r9, fp
   266ac:	eor	r0, r0, sl
   266b0:	ldr	sl, [sp, #148]	; 0x94
   266b4:	lsr	fp, sl, #6
   266b8:	orr	fp, fp, r6, lsl #26
   266bc:	eor	r9, r9, fp
   266c0:	eor	r0, r0, r6, lsr #6
   266c4:	adds	r3, r3, r9
   266c8:	adc	r6, r1, r0
   266cc:	str	r3, [sp, #128]	; 0x80
   266d0:	str	r3, [sp, #336]	; 0x150
   266d4:	str	r6, [sp, #340]	; 0x154
   266d8:	ldr	r1, [sp, #16]
   266dc:	mov	r3, r1
   266e0:	ldr	sl, [sp, #140]	; 0x8c
   266e4:	eor	r3, r3, sl
   266e8:	ldr	fp, [sp, #52]	; 0x34
   266ec:	ldr	sl, [sp, #72]	; 0x48
   266f0:	eor	sl, fp, sl
   266f4:	ldr	r0, [sp, #4]
   266f8:	and	r3, r3, r0
   266fc:	and	sl, sl, ip
   26700:	eor	r3, r3, r1
   26704:	eor	sl, sl, fp
   26708:	movw	r0, #53624	; 0xd178
   2670c:	movt	r0, #61038	; 0xee6e
   26710:	movw	r9, #20351	; 0x4f7f
   26714:	movt	r9, #62845	; 0xf57d
   26718:	ldr	fp, [sp, #128]	; 0x80
   2671c:	adds	r0, fp, r0
   26720:	str	r6, [sp, #160]	; 0xa0
   26724:	adc	r9, r6, r9
   26728:	ldr	r1, [sp, #76]	; 0x4c
   2672c:	adds	r1, r0, r1
   26730:	ldr	fp, [sp, #132]	; 0x84
   26734:	adc	r9, r9, fp
   26738:	adds	r1, r3, r1
   2673c:	adc	sl, sl, r9
   26740:	ldr	r3, [sp, #4]
   26744:	lsr	r9, r3, #14
   26748:	orr	r9, r9, ip, lsl #18
   2674c:	mov	r6, ip
   26750:	lsr	r0, ip, #14
   26754:	orr	fp, r0, r3, lsl #18
   26758:	lsr	r3, r3, #18
   2675c:	orr	r3, r3, ip, lsl #14
   26760:	lsr	r0, ip, #18
   26764:	ldr	ip, [sp, #4]
   26768:	orr	r0, r0, ip, lsl #14
   2676c:	eor	r9, r9, r3
   26770:	eor	r0, r0, fp
   26774:	lsl	fp, r6, #23
   26778:	ldr	r3, [sp, #4]
   2677c:	orr	fp, fp, r3, lsr #9
   26780:	lsl	r3, r3, #23
   26784:	str	r6, [sp, #156]	; 0x9c
   26788:	orr	r3, r3, r6, lsr #9
   2678c:	eor	r3, r3, r9
   26790:	eor	fp, fp, r0
   26794:	adds	r3, r1, r3
   26798:	adc	fp, sl, fp
   2679c:	ldr	r0, [sp, #136]	; 0x88
   267a0:	adds	ip, r0, r3
   267a4:	str	ip, [sp, #28]
   267a8:	adc	r6, lr, fp
   267ac:	lsr	r0, r8, #28
   267b0:	orr	lr, r0, r7, lsl #4
   267b4:	lsr	ip, r7, #28
   267b8:	orr	ip, ip, r8, lsl #4
   267bc:	lsl	r1, r7, #30
   267c0:	orr	r1, r1, r8, lsr #2
   267c4:	lsl	r0, r8, #30
   267c8:	orr	r0, r0, r7, lsr #2
   267cc:	eor	r0, r0, lr
   267d0:	eor	ip, ip, r1
   267d4:	lsl	sl, r7, #25
   267d8:	orr	sl, sl, r8, lsr #7
   267dc:	lsl	r9, r8, #25
   267e0:	orr	r9, r9, r7, lsr #7
   267e4:	eor	r0, r0, r9
   267e8:	eor	ip, ip, sl
   267ec:	orr	r1, r2, r8
   267f0:	ldr	sl, [sp, #144]	; 0x90
   267f4:	orr	lr, sl, r7
   267f8:	and	r1, r1, r4
   267fc:	and	lr, lr, r5
   26800:	and	r9, r2, r8
   26804:	and	sl, sl, r7
   26808:	orr	r1, r1, r9
   2680c:	orr	lr, lr, sl
   26810:	adds	r9, r0, r1
   26814:	adc	sl, ip, lr
   26818:	adds	r9, r9, r3
   2681c:	adc	sl, sl, fp
   26820:	ldr	fp, [sp, #44]	; 0x2c
   26824:	lsr	ip, fp, #1
   26828:	ldr	lr, [sp, #80]	; 0x50
   2682c:	orr	ip, ip, lr, lsl #31
   26830:	lsr	r0, lr, #1
   26834:	orr	r0, r0, fp, lsl #31
   26838:	lsr	r1, fp, #8
   2683c:	orr	r1, r1, lr, lsl #24
   26840:	lsr	r3, lr, #8
   26844:	orr	r3, r3, fp, lsl #24
   26848:	eor	r1, r1, ip
   2684c:	eor	r3, r3, r0
   26850:	lsr	r0, fp, #7
   26854:	orr	r0, r0, lr, lsl #25
   26858:	eor	r0, r0, r1
   2685c:	eor	r3, r3, lr, lsr #7
   26860:	ldr	ip, [sp, #40]	; 0x28
   26864:	adds	r0, r0, ip
   26868:	ldr	r1, [sp, #24]
   2686c:	adc	lr, r3, r1
   26870:	ldr	r3, [sp, #68]	; 0x44
   26874:	adds	r0, r0, r3
   26878:	ldr	r3, [sp, #20]
   2687c:	adc	lr, lr, r3
   26880:	ldr	r1, [sp, #152]	; 0x98
   26884:	lsr	fp, r1, #19
   26888:	ldr	ip, [sp, #124]	; 0x7c
   2688c:	orr	fp, fp, ip, lsl #13
   26890:	lsr	r3, ip, #19
   26894:	orr	r3, r3, r1, lsl #13
   26898:	lsl	ip, ip, #3
   2689c:	orr	ip, ip, r1, lsr #29
   268a0:	str	ip, [sp, #8]
   268a4:	lsl	r1, r1, #3
   268a8:	ldr	ip, [sp, #124]	; 0x7c
   268ac:	orr	r1, r1, ip, lsr #29
   268b0:	eor	r1, r1, fp
   268b4:	ldr	ip, [sp, #8]
   268b8:	eor	r3, r3, ip
   268bc:	ldr	ip, [sp, #152]	; 0x98
   268c0:	lsr	fp, ip, #6
   268c4:	ldr	ip, [sp, #124]	; 0x7c
   268c8:	orr	fp, fp, ip, lsl #26
   268cc:	eor	r1, r1, fp
   268d0:	eor	r3, r3, ip, lsr #6
   268d4:	adds	r0, r0, r1
   268d8:	adc	r3, lr, r3
   268dc:	str	r0, [sp, #76]	; 0x4c
   268e0:	str	r0, [sp, #344]	; 0x158
   268e4:	str	r3, [sp, #132]	; 0x84
   268e8:	str	r3, [sp, #348]	; 0x15c
   268ec:	ldr	ip, [sp, #140]	; 0x8c
   268f0:	ldr	r3, [sp, #4]
   268f4:	eor	r3, ip, r3
   268f8:	ldr	r1, [sp, #72]	; 0x48
   268fc:	mov	lr, r1
   26900:	ldr	r0, [sp, #156]	; 0x9c
   26904:	eor	lr, lr, r0
   26908:	ldr	fp, [sp, #28]
   2690c:	and	r3, r3, fp
   26910:	and	lr, lr, r6
   26914:	eor	r3, r3, ip
   26918:	eor	lr, lr, r1
   2691c:	movw	r0, #28602	; 0x6fba
   26920:	movt	r0, #29207	; 0x7217
   26924:	movw	ip, #26538	; 0x67aa
   26928:	movt	ip, #1776	; 0x6f0
   2692c:	ldr	r1, [sp, #76]	; 0x4c
   26930:	adds	r0, r1, r0
   26934:	ldr	r1, [sp, #132]	; 0x84
   26938:	adc	ip, r1, ip
   2693c:	ldr	r1, [sp, #16]
   26940:	adds	r1, r0, r1
   26944:	ldr	r0, [sp, #52]	; 0x34
   26948:	adc	ip, ip, r0
   2694c:	adds	r1, r3, r1
   26950:	adc	ip, lr, ip
   26954:	mov	r3, fp
   26958:	lsr	fp, fp, #14
   2695c:	orr	fp, fp, r6, lsl #18
   26960:	lsr	r0, r6, #14
   26964:	orr	lr, r0, r3, lsl #18
   26968:	lsr	r3, r3, #18
   2696c:	orr	r3, r3, r6, lsl #14
   26970:	str	r6, [sp, #36]	; 0x24
   26974:	lsr	r0, r6, #18
   26978:	ldr	r6, [sp, #28]
   2697c:	orr	r0, r0, r6, lsl #14
   26980:	eor	fp, fp, r3
   26984:	eor	r0, r0, lr
   26988:	ldr	r6, [sp, #36]	; 0x24
   2698c:	lsl	lr, r6, #23
   26990:	ldr	r3, [sp, #28]
   26994:	orr	lr, lr, r3, lsr #9
   26998:	lsl	r3, r3, #23
   2699c:	ldr	r6, [sp, #36]	; 0x24
   269a0:	orr	r3, r3, r6, lsr #9
   269a4:	eor	r3, r3, fp
   269a8:	eor	lr, lr, r0
   269ac:	adds	r3, r1, r3
   269b0:	adc	lr, ip, lr
   269b4:	adds	r4, r4, r3
   269b8:	str	r4, [sp, #40]	; 0x28
   269bc:	adc	r5, r5, lr
   269c0:	str	r5, [sp, #8]
   269c4:	lsr	ip, r9, #28
   269c8:	orr	r4, ip, sl, lsl #4
   269cc:	lsr	r0, sl, #28
   269d0:	orr	r0, r0, r9, lsl #4
   269d4:	lsl	r1, sl, #30
   269d8:	orr	r1, r1, r9, lsr #2
   269dc:	lsl	ip, r9, #30
   269e0:	orr	ip, ip, sl, lsr #2
   269e4:	eor	ip, ip, r4
   269e8:	eor	r0, r0, r1
   269ec:	lsl	fp, sl, #25
   269f0:	orr	fp, fp, r9, lsr #7
   269f4:	lsl	r5, r9, #25
   269f8:	orr	r5, r5, sl, lsr #7
   269fc:	eor	ip, ip, r5
   26a00:	eor	r0, r0, fp
   26a04:	orr	r1, r8, r9
   26a08:	orr	r4, r7, sl
   26a0c:	and	r1, r1, r2
   26a10:	ldr	r6, [sp, #144]	; 0x90
   26a14:	and	r4, r4, r6
   26a18:	and	r5, r8, r9
   26a1c:	and	fp, r7, sl
   26a20:	orr	r1, r1, r5
   26a24:	orr	r4, r4, fp
   26a28:	adds	r5, ip, r1
   26a2c:	adc	fp, r0, r4
   26a30:	adds	r5, r5, r3
   26a34:	adc	fp, fp, lr
   26a38:	ldr	lr, [sp, #84]	; 0x54
   26a3c:	lsr	ip, lr, #1
   26a40:	ldr	r4, [sp, #88]	; 0x58
   26a44:	orr	ip, ip, r4, lsl #31
   26a48:	lsr	r0, r4, #1
   26a4c:	orr	r0, r0, lr, lsl #31
   26a50:	lsr	r1, lr, #8
   26a54:	orr	r1, r1, r4, lsl #24
   26a58:	lsr	r3, r4, #8
   26a5c:	orr	r3, r3, lr, lsl #24
   26a60:	eor	r1, r1, ip
   26a64:	eor	r3, r3, r0
   26a68:	lsr	ip, lr, #7
   26a6c:	orr	ip, ip, r4, lsl #25
   26a70:	eor	r1, r1, ip
   26a74:	eor	r0, r3, r4, lsr #7
   26a78:	ldr	ip, [sp, #44]	; 0x2c
   26a7c:	adds	r1, r1, ip
   26a80:	ldr	lr, [sp, #80]	; 0x50
   26a84:	adc	r0, r0, lr
   26a88:	ldr	r3, [sp, #112]	; 0x70
   26a8c:	adds	r1, r1, r3
   26a90:	ldr	ip, [sp, #180]	; 0xb4
   26a94:	adc	r0, r0, ip
   26a98:	ldr	ip, [sp, #128]	; 0x80
   26a9c:	lsr	r4, ip, #19
   26aa0:	ldr	r6, [sp, #160]	; 0xa0
   26aa4:	orr	r4, r4, r6, lsl #13
   26aa8:	lsr	r3, r6, #19
   26aac:	orr	r3, r3, ip, lsl #13
   26ab0:	lsl	lr, r6, #3
   26ab4:	orr	lr, lr, ip, lsr #29
   26ab8:	lsl	ip, ip, #3
   26abc:	orr	ip, ip, r6, lsr #29
   26ac0:	eor	ip, ip, r4
   26ac4:	eor	r3, r3, lr
   26ac8:	ldr	lr, [sp, #128]	; 0x80
   26acc:	lsr	r4, lr, #6
   26ad0:	orr	r4, r4, r6, lsl #26
   26ad4:	eor	ip, ip, r4
   26ad8:	eor	r3, r3, r6, lsr #6
   26adc:	adds	lr, r1, ip
   26ae0:	adc	r0, r0, r3
   26ae4:	str	lr, [sp, #80]	; 0x50
   26ae8:	str	lr, [sp, #352]	; 0x160
   26aec:	str	r0, [sp, #356]	; 0x164
   26af0:	ldr	r3, [sp, #4]
   26af4:	ldr	r6, [sp, #28]
   26af8:	eor	r1, r3, r6
   26afc:	ldr	lr, [sp, #156]	; 0x9c
   26b00:	ldr	r6, [sp, #36]	; 0x24
   26b04:	eor	ip, lr, r6
   26b08:	ldr	r6, [sp, #40]	; 0x28
   26b0c:	and	r1, r1, r6
   26b10:	ldr	r4, [sp, #8]
   26b14:	and	ip, ip, r4
   26b18:	eor	r1, r1, r3
   26b1c:	eor	ip, ip, lr
   26b20:	movw	r3, #39078	; 0x98a6
   26b24:	movt	r3, #41672	; 0xa2c8
   26b28:	movw	lr, #32197	; 0x7dc5
   26b2c:	movt	lr, #2659	; 0xa63
   26b30:	ldr	r4, [sp, #80]	; 0x50
   26b34:	adds	r3, r4, r3
   26b38:	str	r0, [sp, #164]	; 0xa4
   26b3c:	adc	lr, r0, lr
   26b40:	ldr	r4, [sp, #140]	; 0x8c
   26b44:	adds	r3, r3, r4
   26b48:	ldr	r4, [sp, #72]	; 0x48
   26b4c:	adc	lr, lr, r4
   26b50:	adds	r0, r1, r3
   26b54:	adc	lr, ip, lr
   26b58:	lsr	r1, r6, #14
   26b5c:	ldr	ip, [sp, #8]
   26b60:	orr	r1, r1, ip, lsl #18
   26b64:	lsr	ip, ip, #14
   26b68:	orr	r4, ip, r6, lsl #18
   26b6c:	lsr	r3, r6, #18
   26b70:	ldr	ip, [sp, #8]
   26b74:	orr	r3, r3, ip, lsl #14
   26b78:	lsr	ip, ip, #18
   26b7c:	orr	ip, ip, r6, lsl #14
   26b80:	eor	r1, r1, r3
   26b84:	eor	ip, ip, r4
   26b88:	ldr	r4, [sp, #8]
   26b8c:	lsl	r4, r4, #23
   26b90:	orr	r4, r4, r6, lsr #9
   26b94:	lsl	r3, r6, #23
   26b98:	ldr	r6, [sp, #8]
   26b9c:	orr	r3, r3, r6, lsr #9
   26ba0:	eor	r3, r3, r1
   26ba4:	eor	ip, ip, r4
   26ba8:	adds	r1, r0, r3
   26bac:	adc	ip, lr, ip
   26bb0:	adds	r4, r2, r1
   26bb4:	str	r4, [sp, #12]
   26bb8:	ldr	r6, [sp, #144]	; 0x90
   26bbc:	adc	r4, r6, ip
   26bc0:	str	r4, [sp, #44]	; 0x2c
   26bc4:	lsr	r0, r5, #28
   26bc8:	orr	lr, r0, fp, lsl #4
   26bcc:	lsr	r2, fp, #28
   26bd0:	orr	r2, r2, r5, lsl #4
   26bd4:	lsl	r3, fp, #30
   26bd8:	orr	r3, r3, r5, lsr #2
   26bdc:	lsl	r0, r5, #30
   26be0:	orr	r0, r0, fp, lsr #2
   26be4:	eor	r0, r0, lr
   26be8:	eor	r2, r2, r3
   26bec:	lsl	r4, fp, #25
   26bf0:	orr	r4, r4, r5, lsr #7
   26bf4:	lsl	r3, r5, #25
   26bf8:	orr	r3, r3, fp, lsr #7
   26bfc:	eor	r0, r0, r3
   26c00:	eor	r2, r2, r4
   26c04:	orr	r3, r9, r5
   26c08:	orr	lr, sl, fp
   26c0c:	and	r3, r3, r8
   26c10:	and	lr, lr, r7
   26c14:	and	r6, r9, r5
   26c18:	and	r4, sl, fp
   26c1c:	orr	r3, r3, r6
   26c20:	orr	lr, lr, r4
   26c24:	adds	r3, r0, r3
   26c28:	adc	r4, r2, lr
   26c2c:	adds	r3, r3, r1
   26c30:	adc	r4, r4, ip
   26c34:	str	r4, [sp, #52]	; 0x34
   26c38:	ldr	r6, [sp, #48]	; 0x30
   26c3c:	lsr	ip, r6, #1
   26c40:	ldr	lr, [sp, #92]	; 0x5c
   26c44:	orr	ip, ip, lr, lsl #31
   26c48:	lsr	r0, lr, #1
   26c4c:	orr	r0, r0, r6, lsl #31
   26c50:	lsr	r1, r6, #8
   26c54:	orr	r1, r1, lr, lsl #24
   26c58:	lsr	r2, lr, #8
   26c5c:	orr	r2, r2, r6, lsl #24
   26c60:	eor	r1, r1, ip
   26c64:	eor	r0, r0, r2
   26c68:	lsr	r2, r6, #7
   26c6c:	orr	r2, r2, lr, lsl #25
   26c70:	eor	r2, r2, r1
   26c74:	eor	r0, r0, lr, lsr #7
   26c78:	ldr	ip, [sp, #84]	; 0x54
   26c7c:	adds	r2, r2, ip
   26c80:	ldr	r1, [sp, #88]	; 0x58
   26c84:	adc	ip, r0, r1
   26c88:	ldr	lr, [sp, #116]	; 0x74
   26c8c:	adds	r2, r2, lr
   26c90:	ldr	r0, [sp, #120]	; 0x78
   26c94:	adc	ip, ip, r0
   26c98:	ldr	r0, [sp, #76]	; 0x4c
   26c9c:	lsr	r6, r0, #19
   26ca0:	ldr	r4, [sp, #132]	; 0x84
   26ca4:	orr	r6, r6, r4, lsl #13
   26ca8:	lsr	r1, r4, #19
   26cac:	orr	r1, r1, r0, lsl #13
   26cb0:	lsl	lr, r4, #3
   26cb4:	orr	lr, lr, r0, lsr #29
   26cb8:	lsl	r0, r0, #3
   26cbc:	orr	r0, r0, r4, lsr #29
   26cc0:	eor	r0, r0, r6
   26cc4:	eor	r1, r1, lr
   26cc8:	ldr	lr, [sp, #76]	; 0x4c
   26ccc:	lsr	r6, lr, #6
   26cd0:	orr	r6, r6, r4, lsl #26
   26cd4:	eor	r0, r0, r6
   26cd8:	eor	r1, r1, r4, lsr #6
   26cdc:	adds	r2, r2, r0
   26ce0:	adc	ip, ip, r1
   26ce4:	mov	r6, ip
   26ce8:	str	r2, [sp, #84]	; 0x54
   26cec:	str	r2, [sp, #360]	; 0x168
   26cf0:	str	ip, [sp, #364]	; 0x16c
   26cf4:	ldr	ip, [sp, #28]
   26cf8:	ldr	r2, [sp, #40]	; 0x28
   26cfc:	eor	r2, ip, r2
   26d00:	ldr	r0, [sp, #36]	; 0x24
   26d04:	ldr	r1, [sp, #8]
   26d08:	eor	lr, r0, r1
   26d0c:	ldr	r1, [sp, #12]
   26d10:	and	r2, r2, r1
   26d14:	ldr	r4, [sp, #44]	; 0x2c
   26d18:	and	lr, lr, r4
   26d1c:	eor	r2, r2, ip
   26d20:	eor	lr, lr, r0
   26d24:	movw	ip, #3502	; 0xdae
   26d28:	movt	ip, #48889	; 0xbef9
   26d2c:	movw	r0, #38916	; 0x9804
   26d30:	movt	r0, #4415	; 0x113f
   26d34:	ldr	r1, [sp, #84]	; 0x54
   26d38:	adds	ip, r1, ip
   26d3c:	str	r6, [sp, #140]	; 0x8c
   26d40:	adc	r0, r6, r0
   26d44:	ldr	r6, [sp, #4]
   26d48:	adds	r1, ip, r6
   26d4c:	ldr	ip, [sp, #156]	; 0x9c
   26d50:	adc	r0, r0, ip
   26d54:	adds	r1, r2, r1
   26d58:	adc	lr, lr, r0
   26d5c:	ldr	r2, [sp, #12]
   26d60:	lsr	r0, r2, #14
   26d64:	orr	r0, r0, r4, lsl #18
   26d68:	lsr	ip, r4, #14
   26d6c:	orr	r6, ip, r2, lsl #18
   26d70:	lsr	r2, r2, #18
   26d74:	orr	r2, r2, r4, lsl #14
   26d78:	lsr	ip, r4, #18
   26d7c:	ldr	r4, [sp, #12]
   26d80:	orr	ip, ip, r4, lsl #14
   26d84:	eor	r0, r0, r2
   26d88:	eor	ip, ip, r6
   26d8c:	ldr	r4, [sp, #44]	; 0x2c
   26d90:	lsl	r6, r4, #23
   26d94:	ldr	r2, [sp, #12]
   26d98:	orr	r6, r6, r2, lsr #9
   26d9c:	lsl	r2, r2, #23
   26da0:	ldr	r4, [sp, #44]	; 0x2c
   26da4:	orr	r2, r2, r4, lsr #9
   26da8:	eor	r2, r2, r0
   26dac:	eor	r6, r6, ip
   26db0:	adds	r2, r1, r2
   26db4:	adc	r6, lr, r6
   26db8:	adds	ip, r8, r2
   26dbc:	str	ip, [sp, #16]
   26dc0:	adc	r7, r7, r6
   26dc4:	str	r7, [sp, #24]
   26dc8:	lsr	r0, r3, #28
   26dcc:	ldr	r4, [sp, #52]	; 0x34
   26dd0:	orr	lr, r0, r4, lsl #4
   26dd4:	lsr	ip, r4, #28
   26dd8:	orr	ip, ip, r3, lsl #4
   26ddc:	lsl	r1, r4, #30
   26de0:	orr	r1, r1, r3, lsr #2
   26de4:	lsl	r0, r3, #30
   26de8:	orr	r0, r0, r4, lsr #2
   26dec:	eor	r0, r0, lr
   26df0:	eor	ip, ip, r1
   26df4:	lsl	lr, r4, #25
   26df8:	orr	lr, lr, r3, lsr #7
   26dfc:	lsl	r1, r3, #25
   26e00:	orr	r1, r1, r4, lsr #7
   26e04:	eor	r0, r0, r1
   26e08:	eor	ip, ip, lr
   26e0c:	orr	r1, r5, r3
   26e10:	orr	lr, fp, r4
   26e14:	and	r1, r1, r9
   26e18:	and	lr, lr, sl
   26e1c:	and	r8, r5, r3
   26e20:	and	r7, fp, r4
   26e24:	orr	r1, r1, r8
   26e28:	orr	lr, lr, r7
   26e2c:	adds	r0, r0, r1
   26e30:	adc	lr, ip, lr
   26e34:	adds	r0, r0, r2
   26e38:	adc	lr, lr, r6
   26e3c:	ldr	r8, [sp, #56]	; 0x38
   26e40:	lsr	r6, r8, #1
   26e44:	ldr	r7, [sp, #96]	; 0x60
   26e48:	orr	r6, r6, r7, lsl #31
   26e4c:	lsr	ip, r7, #1
   26e50:	orr	ip, ip, r8, lsl #31
   26e54:	lsr	r1, r8, #8
   26e58:	orr	r1, r1, r7, lsl #24
   26e5c:	lsr	r2, r7, #8
   26e60:	orr	r2, r2, r8, lsl #24
   26e64:	eor	r1, r1, r6
   26e68:	eor	ip, ip, r2
   26e6c:	lsr	r2, r8, #7
   26e70:	orr	r2, r2, r7, lsl #25
   26e74:	eor	r2, r2, r1
   26e78:	eor	ip, ip, r7, lsr #7
   26e7c:	ldr	r6, [sp, #48]	; 0x30
   26e80:	adds	r2, r2, r6
   26e84:	ldr	r1, [sp, #92]	; 0x5c
   26e88:	adc	r1, ip, r1
   26e8c:	ldr	ip, [sp, #176]	; 0xb0
   26e90:	adds	r2, r2, ip
   26e94:	ldr	ip, [sp, #184]	; 0xb8
   26e98:	adc	r1, r1, ip
   26e9c:	ldr	r6, [sp, #80]	; 0x50
   26ea0:	lsr	r8, r6, #19
   26ea4:	ldr	r7, [sp, #164]	; 0xa4
   26ea8:	orr	r8, r8, r7, lsl #13
   26eac:	lsr	ip, r7, #19
   26eb0:	orr	ip, ip, r6, lsl #13
   26eb4:	mov	r4, r7
   26eb8:	lsl	r7, r7, #3
   26ebc:	orr	r7, r7, r6, lsr #29
   26ec0:	lsl	r6, r6, #3
   26ec4:	orr	r6, r6, r4, lsr #29
   26ec8:	eor	r6, r6, r8
   26ecc:	eor	ip, ip, r7
   26ed0:	ldr	r7, [sp, #80]	; 0x50
   26ed4:	lsr	r8, r7, #6
   26ed8:	orr	r8, r8, r4, lsl #26
   26edc:	eor	r6, r6, r8
   26ee0:	eor	ip, ip, r4, lsr #6
   26ee4:	adds	r8, r2, r6
   26ee8:	adc	r1, r1, ip
   26eec:	str	r8, [sp, #88]	; 0x58
   26ef0:	str	r8, [sp, #368]	; 0x170
   26ef4:	str	r1, [sp, #92]	; 0x5c
   26ef8:	str	r1, [sp, #372]	; 0x174
   26efc:	ldr	r6, [sp, #40]	; 0x28
   26f00:	ldr	r4, [sp, #12]
   26f04:	eor	r2, r6, r4
   26f08:	ldr	ip, [sp, #8]
   26f0c:	ldr	r4, [sp, #44]	; 0x2c
   26f10:	eor	r7, ip, r4
   26f14:	ldr	r1, [sp, #16]
   26f18:	and	r2, r2, r1
   26f1c:	ldr	r4, [sp, #24]
   26f20:	and	r7, r7, r4
   26f24:	eor	r2, r2, r6
   26f28:	eor	r7, r7, ip
   26f2c:	movw	r8, #18203	; 0x471b
   26f30:	movt	r8, #4892	; 0x131c
   26f34:	movw	ip, #2869	; 0xb35
   26f38:	movt	ip, #7025	; 0x1b71
   26f3c:	ldr	r1, [sp, #88]	; 0x58
   26f40:	adds	r8, r1, r8
   26f44:	ldr	r1, [sp, #92]	; 0x5c
   26f48:	adc	ip, r1, ip
   26f4c:	ldr	r6, [sp, #28]
   26f50:	adds	r1, r8, r6
   26f54:	ldr	r6, [sp, #36]	; 0x24
   26f58:	adc	ip, ip, r6
   26f5c:	adds	r1, r2, r1
   26f60:	adc	r6, r7, ip
   26f64:	ldr	r2, [sp, #16]
   26f68:	lsr	r8, r2, #14
   26f6c:	orr	r8, r8, r4, lsl #18
   26f70:	lsr	ip, r4, #14
   26f74:	orr	r7, ip, r2, lsl #18
   26f78:	lsr	r2, r2, #18
   26f7c:	orr	r2, r2, r4, lsl #14
   26f80:	lsr	ip, r4, #18
   26f84:	ldr	r4, [sp, #16]
   26f88:	orr	ip, ip, r4, lsl #14
   26f8c:	eor	r8, r8, r2
   26f90:	eor	ip, ip, r7
   26f94:	ldr	r4, [sp, #24]
   26f98:	lsl	r7, r4, #23
   26f9c:	ldr	r2, [sp, #16]
   26fa0:	orr	r7, r7, r2, lsr #9
   26fa4:	lsl	r2, r2, #23
   26fa8:	orr	r2, r2, r4, lsr #9
   26fac:	eor	r2, r2, r8
   26fb0:	eor	ip, ip, r7
   26fb4:	adds	r2, r1, r2
   26fb8:	adc	r7, r6, ip
   26fbc:	adds	ip, r9, r2
   26fc0:	str	ip, [sp, #28]
   26fc4:	adc	ip, sl, r7
   26fc8:	str	ip, [sp, #72]	; 0x48
   26fcc:	lsr	r6, r0, #28
   26fd0:	orr	r8, r6, lr, lsl #4
   26fd4:	lsr	ip, lr, #28
   26fd8:	orr	ip, ip, r0, lsl #4
   26fdc:	lsl	r1, lr, #30
   26fe0:	orr	r1, r1, r0, lsr #2
   26fe4:	lsl	r6, r0, #30
   26fe8:	orr	r6, r6, lr, lsr #2
   26fec:	eor	r6, r6, r8
   26ff0:	eor	ip, ip, r1
   26ff4:	lsl	r1, lr, #25
   26ff8:	orr	r1, r1, r0, lsr #7
   26ffc:	lsl	r8, r0, #25
   27000:	orr	r8, r8, lr, lsr #7
   27004:	eor	r6, r6, r8
   27008:	eor	ip, ip, r1
   2700c:	orr	r1, r3, r0
   27010:	ldr	r4, [sp, #52]	; 0x34
   27014:	orr	r8, r4, lr
   27018:	and	r1, r1, r5
   2701c:	and	r8, r8, fp
   27020:	and	sl, r3, r0
   27024:	and	r9, r4, lr
   27028:	orr	r1, r1, sl
   2702c:	orr	r8, r8, r9
   27030:	adds	r1, r6, r1
   27034:	adc	ip, ip, r8
   27038:	adds	r2, r1, r2
   2703c:	str	r2, [sp, #4]
   27040:	adc	ip, ip, r7
   27044:	ldr	sl, [sp, #100]	; 0x64
   27048:	lsr	r8, sl, #1
   2704c:	ldr	r9, [sp, #104]	; 0x68
   27050:	orr	r8, r8, r9, lsl #31
   27054:	lsr	r7, r9, #1
   27058:	orr	r7, r7, sl, lsl #31
   2705c:	lsr	r6, sl, #8
   27060:	orr	r6, r6, r9, lsl #24
   27064:	lsr	r2, r9, #8
   27068:	orr	r2, r2, sl, lsl #24
   2706c:	eor	r6, r6, r8
   27070:	eor	r2, r2, r7
   27074:	lsr	r8, sl, #7
   27078:	orr	r8, r8, r9, lsl #25
   2707c:	eor	r6, r6, r8
   27080:	eor	r2, r2, r9, lsr #7
   27084:	ldr	r8, [sp, #56]	; 0x38
   27088:	adds	r6, r6, r8
   2708c:	ldr	r7, [sp, #96]	; 0x60
   27090:	adc	r8, r2, r7
   27094:	ldr	r2, [sp, #148]	; 0x94
   27098:	adds	r6, r6, r2
   2709c:	ldr	r2, [sp, #188]	; 0xbc
   270a0:	adc	r8, r8, r2
   270a4:	ldr	r1, [sp, #84]	; 0x54
   270a8:	lsr	sl, r1, #19
   270ac:	ldr	r7, [sp, #140]	; 0x8c
   270b0:	orr	sl, sl, r7, lsl #13
   270b4:	lsr	r2, r7, #19
   270b8:	orr	r2, r2, r1, lsl #13
   270bc:	mov	r4, r7
   270c0:	lsl	r9, r7, #3
   270c4:	orr	r9, r9, r1, lsr #29
   270c8:	lsl	r7, r1, #3
   270cc:	orr	r7, r7, r4, lsr #29
   270d0:	eor	r7, r7, sl
   270d4:	eor	r2, r2, r9
   270d8:	lsr	sl, r1, #6
   270dc:	orr	sl, sl, r4, lsl #26
   270e0:	eor	r7, r7, sl
   270e4:	eor	r2, r2, r4, lsr #6
   270e8:	adds	r7, r6, r7
   270ec:	adc	r2, r8, r2
   270f0:	str	r7, [sp, #96]	; 0x60
   270f4:	str	r7, [sp, #376]	; 0x178
   270f8:	str	r2, [sp, #136]	; 0x88
   270fc:	str	r2, [sp, #380]	; 0x17c
   27100:	ldr	r7, [sp, #12]
   27104:	mov	r2, r7
   27108:	ldr	r4, [sp, #16]
   2710c:	eor	r2, r2, r4
   27110:	ldr	r6, [sp, #44]	; 0x2c
   27114:	ldr	r8, [sp, #24]
   27118:	eor	r8, r6, r8
   2711c:	ldr	sl, [sp, #28]
   27120:	and	r2, r2, sl
   27124:	ldr	r1, [sp, #72]	; 0x48
   27128:	and	r8, r8, r1
   2712c:	eor	r2, r2, r7
   27130:	mov	r4, r6
   27134:	eor	r8, r8, r6
   27138:	movw	r7, #32132	; 0x7d84
   2713c:	movt	r7, #8964	; 0x2304
   27140:	movw	r9, #30709	; 0x77f5
   27144:	movt	r9, #10459	; 0x28db
   27148:	ldr	r6, [sp, #96]	; 0x60
   2714c:	adds	r7, r6, r7
   27150:	ldr	r6, [sp, #136]	; 0x88
   27154:	adc	r9, r6, r9
   27158:	ldr	r6, [sp, #40]	; 0x28
   2715c:	adds	r6, r7, r6
   27160:	ldr	r7, [sp, #8]
   27164:	adc	r9, r9, r7
   27168:	adds	r6, r2, r6
   2716c:	str	r6, [sp, #8]
   27170:	adc	r9, r8, r9
   27174:	mov	r2, sl
   27178:	lsr	sl, sl, #14
   2717c:	mov	r6, r1
   27180:	orr	sl, sl, r1, lsl #18
   27184:	lsr	r7, r1, #14
   27188:	orr	r8, r7, r2, lsl #18
   2718c:	lsr	r2, r2, #18
   27190:	orr	r1, r2, r1, lsl #14
   27194:	lsr	r7, r6, #18
   27198:	ldr	r2, [sp, #28]
   2719c:	orr	r7, r7, r2, lsl #14
   271a0:	eor	sl, sl, r1
   271a4:	eor	r7, r7, r8
   271a8:	lsl	r8, r6, #23
   271ac:	orr	r8, r8, r2, lsr #9
   271b0:	lsl	r2, r2, #23
   271b4:	orr	r2, r2, r6, lsr #9
   271b8:	eor	r2, r2, sl
   271bc:	eor	r8, r8, r7
   271c0:	ldr	r6, [sp, #8]
   271c4:	adds	r2, r6, r2
   271c8:	adc	r8, r9, r8
   271cc:	adds	r5, r5, r2
   271d0:	str	r5, [sp, #36]	; 0x24
   271d4:	adc	r5, fp, r8
   271d8:	mov	r1, r5
   271dc:	ldr	r5, [sp, #4]
   271e0:	lsr	r7, r5, #28
   271e4:	orr	r9, r7, ip, lsl #4
   271e8:	lsr	r6, ip, #28
   271ec:	orr	r6, r6, r5, lsl #4
   271f0:	lsl	r5, ip, #30
   271f4:	ldr	r7, [sp, #4]
   271f8:	orr	r5, r5, r7, lsr #2
   271fc:	lsl	r7, r7, #30
   27200:	orr	r7, r7, ip, lsr #2
   27204:	eor	r7, r7, r9
   27208:	eor	r6, r6, r5
   2720c:	lsl	r5, ip, #25
   27210:	ldr	r9, [sp, #4]
   27214:	orr	r5, r5, r9, lsr #7
   27218:	lsl	r9, r9, #25
   2721c:	orr	r9, r9, ip, lsr #7
   27220:	eor	r7, r7, r9
   27224:	eor	r6, r6, r5
   27228:	ldr	r5, [sp, #4]
   2722c:	orr	r5, r0, r5
   27230:	orr	r9, lr, ip
   27234:	and	r5, r5, r3
   27238:	ldr	sl, [sp, #52]	; 0x34
   2723c:	and	r9, r9, sl
   27240:	ldr	sl, [sp, #4]
   27244:	and	fp, r0, sl
   27248:	and	sl, lr, ip
   2724c:	orr	r5, r5, fp
   27250:	orr	r9, r9, sl
   27254:	adds	r5, r7, r5
   27258:	adc	r9, r6, r9
   2725c:	adds	r2, r5, r2
   27260:	str	r2, [sp, #56]	; 0x38
   27264:	adc	r5, r9, r8
   27268:	str	r5, [sp, #40]	; 0x28
   2726c:	ldr	fp, [sp, #108]	; 0x6c
   27270:	lsr	r7, fp, #1
   27274:	ldr	r8, [sp, #172]	; 0xac
   27278:	orr	r7, r7, r8, lsl #31
   2727c:	lsr	r6, r8, #1
   27280:	orr	r6, r6, fp, lsl #31
   27284:	lsr	r5, fp, #8
   27288:	orr	r5, r5, r8, lsl #24
   2728c:	lsr	r2, r8, #8
   27290:	orr	r2, r2, fp, lsl #24
   27294:	eor	r5, r5, r7
   27298:	eor	r6, r6, r2
   2729c:	lsr	r2, fp, #7
   272a0:	orr	r2, r2, r8, lsl #25
   272a4:	eor	r2, r2, r5
   272a8:	eor	r5, r6, r8, lsr #7
   272ac:	ldr	sl, [sp, #100]	; 0x64
   272b0:	adds	r2, r2, sl
   272b4:	ldr	r9, [sp, #104]	; 0x68
   272b8:	adc	r5, r5, r9
   272bc:	ldr	r9, [sp, #152]	; 0x98
   272c0:	adds	r2, r2, r9
   272c4:	ldr	r6, [sp, #124]	; 0x7c
   272c8:	adc	r5, r5, r6
   272cc:	ldr	fp, [sp, #88]	; 0x58
   272d0:	lsr	r9, fp, #19
   272d4:	ldr	sl, [sp, #92]	; 0x5c
   272d8:	orr	r9, r9, sl, lsl #13
   272dc:	lsr	r8, sl, #19
   272e0:	orr	r8, r8, fp, lsl #13
   272e4:	lsl	r6, sl, #3
   272e8:	orr	r6, r6, fp, lsr #29
   272ec:	lsl	r7, fp, #3
   272f0:	orr	r7, r7, sl, lsr #29
   272f4:	eor	r7, r7, r9
   272f8:	eor	r6, r6, r8
   272fc:	lsr	r9, fp, #6
   27300:	orr	r9, r9, sl, lsl #26
   27304:	eor	r7, r7, r9
   27308:	eor	r6, r6, sl, lsr #6
   2730c:	adds	r2, r2, r7
   27310:	adc	r5, r5, r6
   27314:	str	r2, [sp, #384]	; 0x180
   27318:	str	r5, [sp, #388]	; 0x184
   2731c:	ldr	r6, [sp, #16]
   27320:	ldr	r7, [sp, #28]
   27324:	eor	r7, r6, r7
   27328:	ldr	sl, [sp, #24]
   2732c:	ldr	r9, [sp, #72]	; 0x48
   27330:	eor	r9, sl, r9
   27334:	ldr	r8, [sp, #36]	; 0x24
   27338:	and	r7, r7, r8
   2733c:	and	r9, r9, r1
   27340:	eor	fp, r7, r6
   27344:	eor	sl, r9, sl
   27348:	movw	r6, #9363	; 0x2493
   2734c:	movt	r6, #16583	; 0x40c7
   27350:	movw	r8, #43899	; 0xab7b
   27354:	movt	r8, #13002	; 0x32ca
   27358:	adds	r6, r2, r6
   2735c:	adc	r8, r5, r8
   27360:	ldr	r7, [sp, #12]
   27364:	adds	r6, r6, r7
   27368:	adc	r8, r8, r4
   2736c:	adds	r7, fp, r6
   27370:	adc	r9, sl, r8
   27374:	ldr	r4, [sp, #36]	; 0x24
   27378:	lsr	sl, r4, #14
   2737c:	orr	sl, sl, r1, lsl #18
   27380:	lsr	r8, r1, #14
   27384:	orr	fp, r8, r4, lsl #18
   27388:	lsr	r6, r4, #18
   2738c:	orr	r6, r6, r1, lsl #14
   27390:	lsr	r8, r1, #18
   27394:	orr	r8, r8, r4, lsl #14
   27398:	eor	sl, sl, r6
   2739c:	eor	r8, r8, fp
   273a0:	lsl	fp, r1, #23
   273a4:	orr	fp, fp, r4, lsr #9
   273a8:	lsl	r6, r4, #23
   273ac:	str	r1, [sp, #100]	; 0x64
   273b0:	orr	r6, r6, r1, lsr #9
   273b4:	eor	r6, r6, sl
   273b8:	eor	r8, r8, fp
   273bc:	adds	r6, r7, r6
   273c0:	adc	r8, r9, r8
   273c4:	adds	r3, r3, r6
   273c8:	mov	r1, r3
   273cc:	ldr	r4, [sp, #52]	; 0x34
   273d0:	adc	r7, r4, r8
   273d4:	str	r7, [sp, #44]	; 0x2c
   273d8:	ldr	sl, [sp, #56]	; 0x38
   273dc:	lsr	r7, sl, #28
   273e0:	ldr	fp, [sp, #40]	; 0x28
   273e4:	orr	r9, r7, fp, lsl #4
   273e8:	lsr	r4, fp, #28
   273ec:	orr	r4, r4, sl, lsl #4
   273f0:	lsl	r3, fp, #30
   273f4:	orr	r3, r3, sl, lsr #2
   273f8:	lsl	r7, sl, #30
   273fc:	orr	r7, r7, fp, lsr #2
   27400:	eor	r7, r7, r9
   27404:	eor	r4, r4, r3
   27408:	lsl	r3, fp, #25
   2740c:	orr	r3, r3, sl, lsr #7
   27410:	lsl	r9, sl, #25
   27414:	orr	r9, r9, fp, lsr #7
   27418:	eor	r7, r7, r9
   2741c:	eor	r4, r4, r3
   27420:	ldr	r3, [sp, #4]
   27424:	orr	r3, r3, sl
   27428:	orr	r9, ip, fp
   2742c:	and	r3, r3, r0
   27430:	and	r9, r9, lr
   27434:	ldr	fp, [sp, #4]
   27438:	and	fp, fp, sl
   2743c:	ldr	sl, [sp, #40]	; 0x28
   27440:	and	sl, ip, sl
   27444:	orr	r3, r3, fp
   27448:	orr	r9, r9, sl
   2744c:	adds	r3, r7, r3
   27450:	adc	r9, r4, r9
   27454:	adds	r4, r3, r6
   27458:	str	r4, [sp, #48]	; 0x30
   2745c:	adc	r4, r9, r8
   27460:	str	r4, [sp, #124]	; 0x7c
   27464:	ldr	sl, [sp, #60]	; 0x3c
   27468:	lsr	r7, sl, #1
   2746c:	ldr	r9, [sp, #32]
   27470:	orr	r7, r7, r9, lsl #31
   27474:	lsr	r6, r9, #1
   27478:	orr	r6, r6, sl, lsl #31
   2747c:	lsr	r4, sl, #8
   27480:	orr	r4, r4, r9, lsl #24
   27484:	lsr	r3, r9, #8
   27488:	orr	r3, r3, sl, lsl #24
   2748c:	eor	r4, r4, r7
   27490:	eor	r6, r6, r3
   27494:	lsr	r3, sl, #7
   27498:	orr	r3, r3, r9, lsl #25
   2749c:	eor	r3, r3, r4
   274a0:	eor	r4, r6, r9, lsr #7
   274a4:	ldr	sl, [sp, #108]	; 0x6c
   274a8:	adds	r3, r3, sl
   274ac:	ldr	r8, [sp, #172]	; 0xac
   274b0:	adc	r4, r4, r8
   274b4:	ldr	r8, [sp, #128]	; 0x80
   274b8:	adds	r3, r3, r8
   274bc:	ldr	r6, [sp, #160]	; 0xa0
   274c0:	adc	r4, r4, r6
   274c4:	ldr	sl, [sp, #96]	; 0x60
   274c8:	lsr	r9, sl, #19
   274cc:	ldr	fp, [sp, #136]	; 0x88
   274d0:	orr	r9, r9, fp, lsl #13
   274d4:	lsr	r8, fp, #19
   274d8:	orr	r8, r8, sl, lsl #13
   274dc:	lsl	r6, fp, #3
   274e0:	orr	r6, r6, sl, lsr #29
   274e4:	lsl	r7, sl, #3
   274e8:	orr	r7, r7, fp, lsr #29
   274ec:	eor	r7, r7, r9
   274f0:	eor	r6, r6, r8
   274f4:	lsr	r9, sl, #6
   274f8:	orr	r9, r9, fp, lsl #26
   274fc:	eor	r7, r7, r9
   27500:	eor	r6, r6, fp, lsr #6
   27504:	adds	r3, r3, r7
   27508:	adc	r4, r4, r6
   2750c:	str	r3, [sp, #392]	; 0x188
   27510:	str	r4, [sp, #108]	; 0x6c
   27514:	str	r4, [sp, #396]	; 0x18c
   27518:	ldr	r7, [sp, #28]
   2751c:	ldr	r4, [sp, #36]	; 0x24
   27520:	eor	r8, r7, r4
   27524:	ldr	r6, [sp, #72]	; 0x48
   27528:	ldr	fp, [sp, #100]	; 0x64
   2752c:	eor	r9, r6, fp
   27530:	mov	r4, r1
   27534:	and	r8, r8, r1
   27538:	ldr	fp, [sp, #44]	; 0x2c
   2753c:	and	r9, r9, fp
   27540:	eor	fp, r8, r7
   27544:	eor	sl, r9, r6
   27548:	movw	r6, #48828	; 0xbebc
   2754c:	movt	r6, #5577	; 0x15c9
   27550:	movw	r7, #48650	; 0xbe0a
   27554:	movt	r7, #15518	; 0x3c9e
   27558:	adds	r6, r3, r6
   2755c:	ldr	r8, [sp, #108]	; 0x6c
   27560:	adc	r7, r8, r7
   27564:	ldr	r8, [sp, #16]
   27568:	adds	r6, r6, r8
   2756c:	ldr	r8, [sp, #24]
   27570:	adc	r7, r7, r8
   27574:	adds	r8, fp, r6
   27578:	adc	r9, sl, r7
   2757c:	lsr	sl, r1, #14
   27580:	ldr	r1, [sp, #44]	; 0x2c
   27584:	orr	sl, sl, r1, lsl #18
   27588:	lsr	r7, r1, #14
   2758c:	orr	fp, r7, r4, lsl #18
   27590:	lsr	r6, r4, #18
   27594:	orr	r6, r6, r1, lsl #14
   27598:	lsr	r7, r1, #18
   2759c:	orr	r7, r7, r4, lsl #14
   275a0:	eor	sl, sl, r6
   275a4:	eor	r7, r7, fp
   275a8:	lsl	fp, r1, #23
   275ac:	orr	fp, fp, r4, lsr #9
   275b0:	str	r4, [sp, #104]	; 0x68
   275b4:	lsl	r6, r4, #23
   275b8:	orr	r6, r6, r1, lsr #9
   275bc:	eor	r6, r6, sl
   275c0:	eor	r7, r7, fp
   275c4:	adds	r6, r8, r6
   275c8:	adc	r7, r9, r7
   275cc:	adds	r8, r0, r6
   275d0:	str	r8, [sp, #8]
   275d4:	adc	lr, lr, r7
   275d8:	str	lr, [sp, #24]
   275dc:	ldr	sl, [sp, #48]	; 0x30
   275e0:	lsr	r0, sl, #28
   275e4:	ldr	r4, [sp, #124]	; 0x7c
   275e8:	orr	r9, r0, r4, lsl #4
   275ec:	lsr	lr, r4, #28
   275f0:	orr	r8, lr, sl, lsl #4
   275f4:	lsl	lr, r4, #30
   275f8:	orr	lr, lr, sl, lsr #2
   275fc:	lsl	r0, sl, #30
   27600:	orr	r0, r0, r4, lsr #2
   27604:	eor	r0, r0, r9
   27608:	eor	lr, lr, r8
   2760c:	lsl	r8, r4, #25
   27610:	orr	r8, r8, sl, lsr #7
   27614:	lsl	r9, sl, #25
   27618:	mov	r1, r4
   2761c:	orr	r9, r9, r4, lsr #7
   27620:	eor	r0, r0, r9
   27624:	eor	lr, lr, r8
   27628:	ldr	fp, [sp, #56]	; 0x38
   2762c:	orr	r8, fp, sl
   27630:	ldr	sl, [sp, #40]	; 0x28
   27634:	orr	r9, sl, r4
   27638:	ldr	r4, [sp, #4]
   2763c:	and	r8, r8, r4
   27640:	and	r9, r9, ip
   27644:	ldr	r4, [sp, #48]	; 0x30
   27648:	and	fp, fp, r4
   2764c:	mov	r4, r1
   27650:	and	sl, sl, r1
   27654:	orr	r8, r8, fp
   27658:	orr	r9, r9, sl
   2765c:	adds	r8, r0, r8
   27660:	adc	r9, lr, r9
   27664:	adds	r6, r8, r6
   27668:	str	r6, [sp, #52]	; 0x34
   2766c:	adc	r7, r9, r7
   27670:	str	r7, [sp, #12]
   27674:	ldr	r8, [sp, #64]	; 0x40
   27678:	lsr	r7, r8, #1
   2767c:	ldr	fp, [sp, #196]	; 0xc4
   27680:	orr	r7, r7, fp, lsl #31
   27684:	lsr	r6, fp, #1
   27688:	orr	r6, r6, r8, lsl #31
   2768c:	lsr	lr, r8, #8
   27690:	orr	lr, lr, fp, lsl #24
   27694:	lsr	r0, fp, #8
   27698:	orr	r0, r0, r8, lsl #24
   2769c:	eor	lr, lr, r7
   276a0:	eor	r6, r6, r0
   276a4:	lsr	r0, r8, #7
   276a8:	orr	r0, r0, fp, lsl #25
   276ac:	eor	r0, r0, lr
   276b0:	eor	r6, r6, fp, lsr #7
   276b4:	ldr	sl, [sp, #60]	; 0x3c
   276b8:	adds	r0, r0, sl
   276bc:	ldr	r9, [sp, #32]
   276c0:	adc	lr, r6, r9
   276c4:	ldr	r9, [sp, #76]	; 0x4c
   276c8:	adds	r0, r0, r9
   276cc:	ldr	r9, [sp, #132]	; 0x84
   276d0:	adc	lr, lr, r9
   276d4:	lsr	r7, r2, #19
   276d8:	orr	r7, r7, r5, lsl #13
   276dc:	lsr	r8, r5, #19
   276e0:	orr	r8, r8, r2, lsl #13
   276e4:	lsl	r6, r5, #3
   276e8:	orr	r6, r6, r2, lsr #29
   276ec:	lsl	r9, r2, #3
   276f0:	orr	r9, r9, r5, lsr #29
   276f4:	eor	r7, r7, r9
   276f8:	eor	r6, r6, r8
   276fc:	lsr	r2, r2, #6
   27700:	orr	r2, r2, r5, lsl #26
   27704:	eor	r2, r2, r7
   27708:	eor	r5, r6, r5, lsr #6
   2770c:	adds	r2, r0, r2
   27710:	adc	r5, lr, r5
   27714:	str	r2, [sp, #400]	; 0x190
   27718:	str	r5, [sp, #404]	; 0x194
   2771c:	ldr	lr, [sp, #36]	; 0x24
   27720:	ldr	r9, [sp, #104]	; 0x68
   27724:	eor	r6, lr, r9
   27728:	ldr	sl, [sp, #100]	; 0x64
   2772c:	ldr	r9, [sp, #44]	; 0x2c
   27730:	eor	r7, sl, r9
   27734:	ldr	r0, [sp, #8]
   27738:	and	r6, r6, r0
   2773c:	ldr	r1, [sp, #24]
   27740:	and	r7, r7, r1
   27744:	eor	r9, r6, lr
   27748:	eor	r8, r7, sl
   2774c:	movw	r0, #3404	; 0xd4c
   27750:	movt	r0, #39952	; 0x9c10
   27754:	movw	lr, #26564	; 0x67c4
   27758:	movt	lr, #17181	; 0x431d
   2775c:	adds	r0, r2, r0
   27760:	adc	lr, r5, lr
   27764:	ldr	r7, [sp, #28]
   27768:	adds	r0, r0, r7
   2776c:	ldr	r6, [sp, #72]	; 0x48
   27770:	adc	lr, lr, r6
   27774:	adds	r6, r9, r0
   27778:	adc	r7, r8, lr
   2777c:	ldr	r0, [sp, #8]
   27780:	lsr	r8, r0, #14
   27784:	orr	sl, r8, r1, lsl #18
   27788:	lsr	lr, r1, #14
   2778c:	orr	r9, lr, r0, lsl #18
   27790:	lsr	r8, r0, #18
   27794:	orr	r0, r8, r1, lsl #14
   27798:	lsr	lr, r1, #18
   2779c:	ldr	r8, [sp, #8]
   277a0:	orr	lr, lr, r8, lsl #14
   277a4:	eor	r8, sl, r0
   277a8:	eor	lr, lr, r9
   277ac:	lsl	r9, r1, #23
   277b0:	ldr	r0, [sp, #8]
   277b4:	orr	r9, r9, r0, lsr #9
   277b8:	lsl	r0, r0, #23
   277bc:	orr	r0, r0, r1, lsr #9
   277c0:	eor	r0, r0, r8
   277c4:	eor	lr, lr, r9
   277c8:	adds	r0, r6, r0
   277cc:	adc	lr, r7, lr
   277d0:	ldr	r1, [sp, #4]
   277d4:	adds	r1, r1, r0
   277d8:	str	r1, [sp, #28]
   277dc:	adc	sl, ip, lr
   277e0:	ldr	r9, [sp, #52]	; 0x34
   277e4:	lsr	r1, r9, #28
   277e8:	ldr	r8, [sp, #12]
   277ec:	orr	r7, r1, r8, lsl #4
   277f0:	lsr	ip, r8, #28
   277f4:	orr	r6, ip, r9, lsl #4
   277f8:	lsl	ip, r8, #30
   277fc:	orr	ip, ip, r9, lsr #2
   27800:	lsl	r1, r9, #30
   27804:	orr	r1, r1, r8, lsr #2
   27808:	eor	r1, r1, r7
   2780c:	eor	ip, ip, r6
   27810:	lsl	r6, r8, #25
   27814:	orr	r6, r6, r9, lsr #7
   27818:	lsl	r7, r9, #25
   2781c:	orr	r7, r7, r8, lsr #7
   27820:	eor	r1, r1, r7
   27824:	eor	ip, ip, r6
   27828:	ldr	r8, [sp, #48]	; 0x30
   2782c:	orr	r6, r8, r9
   27830:	ldr	r7, [sp, #12]
   27834:	orr	r7, r4, r7
   27838:	ldr	r9, [sp, #56]	; 0x38
   2783c:	and	r6, r6, r9
   27840:	ldr	r9, [sp, #40]	; 0x28
   27844:	and	r7, r7, r9
   27848:	ldr	r9, [sp, #52]	; 0x34
   2784c:	and	r9, r8, r9
   27850:	ldr	r8, [sp, #12]
   27854:	and	r8, r4, r8
   27858:	orr	r6, r6, r9
   2785c:	orr	r7, r7, r8
   27860:	adds	r6, r1, r6
   27864:	adc	r7, ip, r7
   27868:	adds	r1, r6, r0
   2786c:	mov	r9, r1
   27870:	adc	ip, r7, lr
   27874:	str	ip, [sp, #4]
   27878:	ldr	r7, [sp, #68]	; 0x44
   2787c:	lsr	lr, r7, #1
   27880:	ldr	r6, [sp, #20]
   27884:	orr	lr, lr, r6, lsl #31
   27888:	lsr	ip, r6, #1
   2788c:	orr	ip, ip, r7, lsl #31
   27890:	lsr	r0, r7, #8
   27894:	orr	r0, r0, r6, lsl #24
   27898:	lsr	r1, r6, #8
   2789c:	orr	r1, r1, r7, lsl #24
   278a0:	eor	r0, r0, lr
   278a4:	eor	ip, ip, r1
   278a8:	lsr	r1, r7, #7
   278ac:	orr	r1, r1, r6, lsl #25
   278b0:	eor	r1, r1, r0
   278b4:	eor	ip, ip, r6, lsr #7
   278b8:	ldr	r8, [sp, #64]	; 0x40
   278bc:	adds	r1, r1, r8
   278c0:	adc	r0, ip, fp
   278c4:	ldr	ip, [sp, #80]	; 0x50
   278c8:	adds	r1, r1, ip
   278cc:	ldr	r4, [sp, #164]	; 0xa4
   278d0:	adc	r0, r0, r4
   278d4:	lsr	lr, r3, #19
   278d8:	ldr	r4, [sp, #108]	; 0x6c
   278dc:	orr	lr, lr, r4, lsl #13
   278e0:	lsr	r6, r4, #19
   278e4:	orr	r6, r6, r3, lsl #13
   278e8:	lsl	ip, r4, #3
   278ec:	orr	ip, ip, r3, lsr #29
   278f0:	lsl	r7, r3, #3
   278f4:	orr	r7, r7, r4, lsr #29
   278f8:	eor	lr, lr, r7
   278fc:	eor	ip, ip, r6
   27900:	lsr	r3, r3, #6
   27904:	orr	r3, r3, r4, lsl #26
   27908:	eor	lr, lr, r3
   2790c:	eor	r4, ip, r4, lsr #6
   27910:	adds	r1, r1, lr
   27914:	adc	r4, r0, r4
   27918:	str	r1, [sp, #408]	; 0x198
   2791c:	str	r4, [sp, #412]	; 0x19c
   27920:	ldr	r3, [sp, #104]	; 0x68
   27924:	ldr	ip, [sp, #8]
   27928:	eor	r0, r3, ip
   2792c:	ldr	r7, [sp, #44]	; 0x2c
   27930:	ldr	lr, [sp, #24]
   27934:	eor	r6, r7, lr
   27938:	ldr	r8, [sp, #28]
   2793c:	and	r0, r0, r8
   27940:	and	r6, r6, sl
   27944:	eor	ip, r0, r3
   27948:	eor	r6, r6, r7
   2794c:	movw	r3, #17078	; 0x42b6
   27950:	movt	r3, #52030	; 0xcb3e
   27954:	movw	lr, #54462	; 0xd4be
   27958:	movt	lr, #19653	; 0x4cc5
   2795c:	adds	r3, r1, r3
   27960:	adc	lr, r4, lr
   27964:	ldr	fp, [sp, #36]	; 0x24
   27968:	adds	r3, r3, fp
   2796c:	ldr	fp, [sp, #100]	; 0x64
   27970:	adc	fp, lr, fp
   27974:	adds	r0, ip, r3
   27978:	adc	lr, r6, fp
   2797c:	mov	fp, r8
   27980:	lsr	r7, r8, #14
   27984:	orr	r8, r7, sl, lsl #18
   27988:	lsr	ip, sl, #14
   2798c:	orr	r6, ip, fp, lsl #18
   27990:	lsr	r7, fp, #18
   27994:	orr	r3, r7, sl, lsl #14
   27998:	lsr	ip, sl, #18
   2799c:	orr	ip, ip, fp, lsl #14
   279a0:	eor	r7, r8, r3
   279a4:	eor	ip, ip, r6
   279a8:	lsl	r6, sl, #23
   279ac:	orr	r6, r6, fp, lsr #9
   279b0:	lsl	r3, fp, #23
   279b4:	orr	r3, r3, sl, lsr #9
   279b8:	eor	r3, r3, r7
   279bc:	eor	r6, r6, ip
   279c0:	adds	r3, r0, r3
   279c4:	adc	r6, lr, r6
   279c8:	ldr	fp, [sp, #56]	; 0x38
   279cc:	adds	ip, fp, r3
   279d0:	str	ip, [sp, #32]
   279d4:	ldr	fp, [sp, #40]	; 0x28
   279d8:	adc	lr, fp, r6
   279dc:	str	lr, [sp, #36]	; 0x24
   279e0:	mov	r8, r9
   279e4:	lsr	lr, r9, #28
   279e8:	ldr	r9, [sp, #4]
   279ec:	orr	r7, lr, r9, lsl #4
   279f0:	lsr	ip, r9, #28
   279f4:	orr	ip, ip, r8, lsl #4
   279f8:	lsl	r0, r9, #30
   279fc:	orr	r0, r0, r8, lsr #2
   27a00:	lsl	lr, r8, #30
   27a04:	orr	lr, lr, r9, lsr #2
   27a08:	eor	lr, lr, r7
   27a0c:	eor	ip, ip, r0
   27a10:	lsl	r0, r9, #25
   27a14:	orr	r0, r0, r8, lsr #7
   27a18:	lsl	r7, r8, #25
   27a1c:	orr	r7, r7, r9, lsr #7
   27a20:	eor	lr, lr, r7
   27a24:	eor	ip, ip, r0
   27a28:	ldr	r9, [sp, #52]	; 0x34
   27a2c:	str	r8, [sp, #40]	; 0x28
   27a30:	orr	r0, r9, r8
   27a34:	ldr	r8, [sp, #12]
   27a38:	ldr	r7, [sp, #4]
   27a3c:	orr	r7, r8, r7
   27a40:	ldr	fp, [sp, #48]	; 0x30
   27a44:	and	r0, r0, fp
   27a48:	ldr	fp, [sp, #124]	; 0x7c
   27a4c:	and	r7, r7, fp
   27a50:	mov	fp, r9
   27a54:	ldr	r9, [sp, #40]	; 0x28
   27a58:	and	r9, fp, r9
   27a5c:	ldr	fp, [sp, #4]
   27a60:	and	r8, r8, fp
   27a64:	orr	r0, r0, r9
   27a68:	orr	r7, r7, r8
   27a6c:	adds	r0, lr, r0
   27a70:	adc	r7, ip, r7
   27a74:	adds	r3, r0, r3
   27a78:	str	r3, [sp, #16]
   27a7c:	adc	ip, r7, r6
   27a80:	mov	r7, ip
   27a84:	ldr	r8, [sp, #112]	; 0x70
   27a88:	lsr	lr, r8, #1
   27a8c:	ldr	r9, [sp, #180]	; 0xb4
   27a90:	orr	lr, lr, r9, lsl #31
   27a94:	lsr	ip, r9, #1
   27a98:	orr	ip, ip, r8, lsl #31
   27a9c:	lsr	r0, r8, #8
   27aa0:	orr	r0, r0, r9, lsl #24
   27aa4:	lsr	r3, r9, #8
   27aa8:	orr	r3, r3, r8, lsl #24
   27aac:	eor	r0, r0, lr
   27ab0:	eor	r3, r3, ip
   27ab4:	lsr	fp, r8, #7
   27ab8:	orr	fp, fp, r9, lsl #25
   27abc:	eor	fp, fp, r0
   27ac0:	eor	ip, r3, r9, lsr #7
   27ac4:	ldr	r3, [sp, #68]	; 0x44
   27ac8:	adds	fp, fp, r3
   27acc:	ldr	r6, [sp, #20]
   27ad0:	adc	ip, ip, r6
   27ad4:	ldr	r6, [sp, #84]	; 0x54
   27ad8:	adds	fp, fp, r6
   27adc:	ldr	r6, [sp, #140]	; 0x8c
   27ae0:	adc	ip, ip, r6
   27ae4:	lsr	r0, r2, #19
   27ae8:	orr	r0, r0, r5, lsl #13
   27aec:	lsr	lr, r5, #19
   27af0:	orr	lr, lr, r2, lsl #13
   27af4:	lsl	r3, r5, #3
   27af8:	orr	r3, r3, r2, lsr #29
   27afc:	lsl	r6, r2, #3
   27b00:	orr	r6, r6, r5, lsr #29
   27b04:	eor	r0, r0, r6
   27b08:	eor	r3, r3, lr
   27b0c:	lsr	r2, r2, #6
   27b10:	orr	r2, r2, r5, lsl #26
   27b14:	eor	r0, r0, r2
   27b18:	eor	r3, r3, r5, lsr #6
   27b1c:	adds	r5, fp, r0
   27b20:	adc	ip, ip, r3
   27b24:	str	r5, [sp, #20]
   27b28:	str	r5, [sp, #416]	; 0x1a0
   27b2c:	str	ip, [sp, #420]	; 0x1a4
   27b30:	ldr	r6, [sp, #8]
   27b34:	ldr	r5, [sp, #28]
   27b38:	eor	r0, r6, r5
   27b3c:	ldr	r2, [sp, #24]
   27b40:	eor	r5, r2, sl
   27b44:	ldr	fp, [sp, #32]
   27b48:	and	r0, r0, fp
   27b4c:	ldr	r8, [sp, #36]	; 0x24
   27b50:	and	r5, r5, r8
   27b54:	eor	r0, r0, r6
   27b58:	eor	r6, r5, r2
   27b5c:	movw	r3, #32298	; 0x7e2a
   27b60:	movt	r3, #64613	; 0xfc65
   27b64:	movw	r5, #10652	; 0x299c
   27b68:	movt	r5, #22911	; 0x597f
   27b6c:	ldr	r2, [sp, #20]
   27b70:	adds	r3, r2, r3
   27b74:	adc	r5, ip, r5
   27b78:	ldr	r2, [sp, #104]	; 0x68
   27b7c:	adds	r3, r3, r2
   27b80:	ldr	r2, [sp, #44]	; 0x2c
   27b84:	adc	r2, r5, r2
   27b88:	adds	lr, r0, r3
   27b8c:	adc	r5, r6, r2
   27b90:	lsr	r0, fp, #14
   27b94:	orr	r0, r0, r8, lsl #18
   27b98:	lsr	r2, r8, #14
   27b9c:	orr	r6, r2, fp, lsl #18
   27ba0:	lsr	r3, fp, #18
   27ba4:	orr	r3, r3, r8, lsl #14
   27ba8:	lsr	r2, r8, #18
   27bac:	orr	r2, r2, fp, lsl #14
   27bb0:	eor	r0, r0, r3
   27bb4:	eor	r2, r2, r6
   27bb8:	lsl	r6, r8, #23
   27bbc:	orr	r6, r6, fp, lsr #9
   27bc0:	lsl	r3, fp, #23
   27bc4:	orr	r3, r3, r8, lsr #9
   27bc8:	eor	r3, r3, r0
   27bcc:	eor	r2, r2, r6
   27bd0:	adds	r0, lr, r3
   27bd4:	adc	r5, r5, r2
   27bd8:	ldr	r3, [sp, #48]	; 0x30
   27bdc:	adds	r2, r3, r0
   27be0:	str	r2, [sp, #56]	; 0x38
   27be4:	ldr	r3, [sp, #124]	; 0x7c
   27be8:	adc	r2, r3, r5
   27bec:	str	r2, [sp, #60]	; 0x3c
   27bf0:	ldr	r3, [sp, #16]
   27bf4:	lsr	lr, r3, #28
   27bf8:	orr	r6, lr, r7, lsl #4
   27bfc:	mov	fp, r7
   27c00:	lsr	r2, r7, #28
   27c04:	mov	r7, r3
   27c08:	orr	r2, r2, r3, lsl #4
   27c0c:	lsl	r3, fp, #30
   27c10:	orr	r3, r3, r7, lsr #2
   27c14:	lsl	lr, r7, #30
   27c18:	orr	lr, lr, fp, lsr #2
   27c1c:	eor	lr, lr, r6
   27c20:	eor	r2, r2, r3
   27c24:	lsl	r3, fp, #25
   27c28:	orr	r3, r3, r7, lsr #7
   27c2c:	lsl	r6, r7, #25
   27c30:	orr	r6, r6, fp, lsr #7
   27c34:	eor	lr, lr, r6
   27c38:	eor	r3, r2, r3
   27c3c:	str	r3, [sp, #44]	; 0x2c
   27c40:	ldr	r8, [sp, #40]	; 0x28
   27c44:	orr	r3, r8, r7
   27c48:	ldr	r6, [sp, #4]
   27c4c:	mov	r2, fp
   27c50:	orr	r6, r6, fp
   27c54:	ldr	fp, [sp, #52]	; 0x34
   27c58:	and	r3, r3, fp
   27c5c:	ldr	r7, [sp, #12]
   27c60:	and	r6, r6, r7
   27c64:	mov	r7, r8
   27c68:	ldr	r8, [sp, #16]
   27c6c:	and	r8, r7, r8
   27c70:	ldr	r7, [sp, #4]
   27c74:	str	r2, [sp, #52]	; 0x34
   27c78:	and	r7, r7, r2
   27c7c:	orr	r3, r3, r8
   27c80:	orr	r6, r6, r7
   27c84:	adds	r3, lr, r3
   27c88:	ldr	lr, [sp, #44]	; 0x2c
   27c8c:	adc	r2, lr, r6
   27c90:	adds	r3, r3, r0
   27c94:	adc	r2, r2, r5
   27c98:	ldr	r8, [sp, #116]	; 0x74
   27c9c:	lsr	r6, r8, #1
   27ca0:	ldr	r7, [sp, #120]	; 0x78
   27ca4:	orr	r6, r6, r7, lsl #31
   27ca8:	lsr	r5, r7, #1
   27cac:	orr	r5, r5, r8, lsl #31
   27cb0:	lsr	lr, r8, #8
   27cb4:	orr	lr, lr, r7, lsl #24
   27cb8:	lsr	r0, r7, #8
   27cbc:	orr	r0, r0, r8, lsl #24
   27cc0:	eor	lr, lr, r6
   27cc4:	eor	r5, r5, r0
   27cc8:	lsr	r0, r8, #7
   27ccc:	orr	r0, r0, r7, lsl #25
   27cd0:	eor	r0, r0, lr
   27cd4:	eor	r5, r5, r7, lsr #7
   27cd8:	ldr	r8, [sp, #112]	; 0x70
   27cdc:	adds	r0, r0, r8
   27ce0:	adc	r5, r5, r9
   27ce4:	ldr	lr, [sp, #88]	; 0x58
   27ce8:	adds	r0, r0, lr
   27cec:	ldr	lr, [sp, #92]	; 0x5c
   27cf0:	adc	r5, r5, lr
   27cf4:	lsr	r6, r1, #19
   27cf8:	orr	r6, r6, r4, lsl #13
   27cfc:	lsr	r7, r4, #19
   27d00:	orr	r7, r7, r1, lsl #13
   27d04:	lsl	lr, r4, #3
   27d08:	orr	lr, lr, r1, lsr #29
   27d0c:	lsl	r8, r1, #3
   27d10:	orr	r8, r8, r4, lsr #29
   27d14:	eor	r6, r6, r8
   27d18:	eor	lr, lr, r7
   27d1c:	lsr	r1, r1, #6
   27d20:	orr	r1, r1, r4, lsl #26
   27d24:	eor	r6, r6, r1
   27d28:	eor	lr, lr, r4, lsr #6
   27d2c:	adds	r0, r0, r6
   27d30:	adc	r5, r5, lr
   27d34:	str	r0, [sp, #424]	; 0x1a8
   27d38:	str	r5, [sp, #428]	; 0x1ac
   27d3c:	ldr	lr, [sp, #28]
   27d40:	mov	r1, lr
   27d44:	ldr	r4, [sp, #32]
   27d48:	eor	r1, r1, r4
   27d4c:	ldr	r4, [sp, #36]	; 0x24
   27d50:	eor	r4, sl, r4
   27d54:	ldr	r9, [sp, #56]	; 0x38
   27d58:	and	r1, r1, r9
   27d5c:	ldr	r8, [sp, #60]	; 0x3c
   27d60:	and	r4, r4, r8
   27d64:	eor	r1, r1, lr
   27d68:	eor	r4, r4, sl
   27d6c:	movw	lr, #64236	; 0xfaec
   27d70:	movt	lr, #15062	; 0x3ad6
   27d74:	movw	r6, #28587	; 0x6fab
   27d78:	movt	r6, #24523	; 0x5fcb
   27d7c:	adds	r0, r0, lr
   27d80:	adc	r5, r5, r6
   27d84:	ldr	r6, [sp, #8]
   27d88:	adds	r0, r0, r6
   27d8c:	ldr	lr, [sp, #24]
   27d90:	adc	r5, r5, lr
   27d94:	adds	r1, r1, r0
   27d98:	adc	r4, r4, r5
   27d9c:	lsr	r6, r9, #14
   27da0:	orr	r7, r6, r8, lsl #18
   27da4:	lsr	lr, r8, #14
   27da8:	orr	r5, lr, r9, lsl #18
   27dac:	lsr	r6, r9, #18
   27db0:	orr	r0, r6, r8, lsl #14
   27db4:	lsr	lr, r8, #18
   27db8:	orr	lr, lr, r9, lsl #14
   27dbc:	eor	r6, r7, r0
   27dc0:	eor	lr, lr, r5
   27dc4:	lsl	r5, r8, #23
   27dc8:	orr	r5, r5, r9, lsr #9
   27dcc:	lsl	r0, r9, #23
   27dd0:	orr	r0, r0, r8, lsr #9
   27dd4:	eor	r0, r0, r6
   27dd8:	eor	r5, r5, lr
   27ddc:	adds	r0, r1, r0
   27de0:	adc	r5, r4, r5
   27de4:	adds	lr, fp, r0
   27de8:	ldr	r1, [sp, #12]
   27dec:	adc	r7, r1, r5
   27df0:	lsr	r6, r3, #28
   27df4:	orr	r8, r6, r2, lsl #4
   27df8:	lsr	r4, r2, #28
   27dfc:	orr	r4, r4, r3, lsl #4
   27e00:	lsl	r1, r2, #30
   27e04:	orr	r1, r1, r3, lsr #2
   27e08:	lsl	r6, r3, #30
   27e0c:	orr	r6, r6, r2, lsr #2
   27e10:	eor	r6, r6, r8
   27e14:	eor	r4, r4, r1
   27e18:	lsl	r1, r2, #25
   27e1c:	orr	r1, r1, r3, lsr #7
   27e20:	lsl	r8, r3, #25
   27e24:	orr	r8, r8, r2, lsr #7
   27e28:	eor	r6, r6, r8
   27e2c:	eor	r4, r4, r1
   27e30:	ldr	r9, [sp, #16]
   27e34:	orr	r1, r9, r3
   27e38:	ldr	fp, [sp, #52]	; 0x34
   27e3c:	orr	r8, fp, r2
   27e40:	ldr	fp, [sp, #40]	; 0x28
   27e44:	and	r1, r1, fp
   27e48:	ldr	fp, [sp, #4]
   27e4c:	and	r8, r8, fp
   27e50:	and	fp, r9, r3
   27e54:	str	fp, [sp, #8]
   27e58:	ldr	fp, [sp, #52]	; 0x34
   27e5c:	and	r9, fp, r2
   27e60:	ldr	fp, [sp, #8]
   27e64:	orr	r1, r1, fp
   27e68:	orr	r8, r8, r9
   27e6c:	adds	r1, r6, r1
   27e70:	adc	r4, r4, r8
   27e74:	adds	r1, r1, r0
   27e78:	adc	r4, r4, r5
   27e7c:	ldr	fp, [sp, #176]	; 0xb0
   27e80:	lsr	r8, fp, #1
   27e84:	ldr	r9, [sp, #184]	; 0xb8
   27e88:	orr	r8, r8, r9, lsl #31
   27e8c:	lsr	r6, r9, #1
   27e90:	orr	r6, r6, fp, lsl #31
   27e94:	lsr	r5, fp, #8
   27e98:	orr	r5, r5, r9, lsl #24
   27e9c:	lsr	r0, r9, #8
   27ea0:	orr	r0, r0, fp, lsl #24
   27ea4:	eor	r5, r5, r8
   27ea8:	eor	r6, r6, r0
   27eac:	lsr	r0, fp, #7
   27eb0:	orr	r0, r0, r9, lsl #25
   27eb4:	eor	r0, r0, r5
   27eb8:	eor	r6, r6, r9, lsr #7
   27ebc:	ldr	r8, [sp, #116]	; 0x74
   27ec0:	adds	r0, r0, r8
   27ec4:	ldr	r5, [sp, #120]	; 0x78
   27ec8:	adc	r6, r6, r5
   27ecc:	ldr	r8, [sp, #96]	; 0x60
   27ed0:	adds	r0, r0, r8
   27ed4:	ldr	r8, [sp, #136]	; 0x88
   27ed8:	adc	r6, r6, r8
   27edc:	ldr	fp, [sp, #20]
   27ee0:	lsr	r8, fp, #19
   27ee4:	orr	r8, r8, ip, lsl #13
   27ee8:	lsr	r9, ip, #19
   27eec:	orr	r9, r9, fp, lsl #13
   27ef0:	lsl	r5, ip, #3
   27ef4:	orr	r5, r5, fp, lsr #29
   27ef8:	lsl	fp, fp, #3
   27efc:	orr	fp, fp, ip, lsr #29
   27f00:	eor	r8, r8, fp
   27f04:	eor	r5, r5, r9
   27f08:	ldr	fp, [sp, #20]
   27f0c:	lsr	fp, fp, #6
   27f10:	orr	fp, fp, ip, lsl #26
   27f14:	eor	r8, r8, fp
   27f18:	eor	r5, r5, ip, lsr #6
   27f1c:	adds	r0, r0, r8
   27f20:	adc	r6, r6, r5
   27f24:	str	r0, [sp, #432]	; 0x1b0
   27f28:	str	r6, [sp, #436]	; 0x1b4
   27f2c:	ldr	r5, [sp, #32]
   27f30:	ldr	r8, [sp, #56]	; 0x38
   27f34:	eor	r8, r5, r8
   27f38:	ldr	r9, [sp, #36]	; 0x24
   27f3c:	mov	ip, r9
   27f40:	ldr	fp, [sp, #60]	; 0x3c
   27f44:	eor	ip, ip, fp
   27f48:	and	r8, r8, lr
   27f4c:	and	ip, ip, r7
   27f50:	eor	r8, r8, r5
   27f54:	eor	ip, ip, r9
   27f58:	movw	r5, #22551	; 0x5817
   27f5c:	movt	r5, #19015	; 0x4a47
   27f60:	movw	r9, #6540	; 0x198c
   27f64:	movt	r9, #27716	; 0x6c44
   27f68:	adds	r0, r0, r5
   27f6c:	adc	r6, r6, r9
   27f70:	ldr	r5, [sp, #28]
   27f74:	adds	r0, r0, r5
   27f78:	adc	r6, r6, sl
   27f7c:	adds	r8, r8, r0
   27f80:	adc	ip, ip, r6
   27f84:	lsr	r6, lr, #14
   27f88:	orr	sl, r6, r7, lsl #18
   27f8c:	lsr	r5, r7, #14
   27f90:	orr	r9, r5, lr, lsl #18
   27f94:	lsr	r6, lr, #18
   27f98:	orr	r0, r6, r7, lsl #14
   27f9c:	lsr	r5, r7, #18
   27fa0:	orr	r5, r5, lr, lsl #14
   27fa4:	eor	r6, sl, r0
   27fa8:	eor	r5, r5, r9
   27fac:	lsl	r9, r7, #23
   27fb0:	orr	r9, r9, lr, lsr #9
   27fb4:	lsl	r0, lr, #23
   27fb8:	orr	r0, r0, r7, lsr #9
   27fbc:	eor	r0, r0, r6
   27fc0:	eor	r5, r5, r9
   27fc4:	adds	r0, r8, r0
   27fc8:	adc	ip, ip, r5
   27fcc:	lsr	r8, r1, #28
   27fd0:	orr	r8, r8, r4, lsl #4
   27fd4:	lsr	r9, r4, #28
   27fd8:	orr	r9, r9, r1, lsl #4
   27fdc:	lsl	r5, r4, #30
   27fe0:	orr	r5, r5, r1, lsr #2
   27fe4:	lsl	r6, r1, #30
   27fe8:	orr	r6, r6, r4, lsr #2
   27fec:	eor	r8, r8, r6
   27ff0:	eor	r9, r9, r5
   27ff4:	lsl	r5, r4, #25
   27ff8:	orr	r5, r5, r1, lsr #7
   27ffc:	lsl	r6, r1, #25
   28000:	orr	r6, r6, r4, lsr #7
   28004:	eor	r8, r8, r6
   28008:	eor	r9, r9, r5
   2800c:	orr	r5, r3, r1
   28010:	orr	r6, r2, r4
   28014:	ldr	sl, [sp, #16]
   28018:	and	r5, r5, sl
   2801c:	ldr	sl, [sp, #52]	; 0x34
   28020:	and	r6, r6, sl
   28024:	and	fp, r3, r1
   28028:	and	sl, r2, r4
   2802c:	orr	r5, r5, fp
   28030:	orr	r6, r6, sl
   28034:	adds	r5, r8, r5
   28038:	adc	r6, r9, r6
   2803c:	ldr	fp, [sp, #208]	; 0xd0
   28040:	ldr	r8, [fp]
   28044:	ldr	r9, [fp, #4]
   28048:	adds	r5, r5, r8
   2804c:	adc	r6, r6, r9
   28050:	adds	r5, r5, r0
   28054:	str	r5, [sp, #8]
   28058:	adc	sl, r6, ip
   2805c:	str	r5, [fp]
   28060:	mov	r8, fp
   28064:	str	sl, [fp, #4]
   28068:	ldr	r5, [fp, #8]
   2806c:	ldr	r6, [fp, #12]
   28070:	adds	r1, r1, r5
   28074:	str	r1, [sp, #44]	; 0x2c
   28078:	adc	r6, r4, r6
   2807c:	str	r6, [sp, #48]	; 0x30
   28080:	str	r1, [r8, #8]
   28084:	mov	r5, fp
   28088:	str	r6, [fp, #12]
   2808c:	ldr	r1, [fp, #16]
   28090:	ldr	r4, [fp, #20]
   28094:	adds	r6, r3, r1
   28098:	str	r6, [sp, #20]
   2809c:	adc	r4, r2, r4
   280a0:	str	r4, [sp, #24]
   280a4:	str	r6, [fp, #16]
   280a8:	str	r4, [fp, #20]
   280ac:	ldr	r3, [fp, #24]
   280b0:	ldr	r6, [fp, #28]
   280b4:	ldr	r9, [sp, #16]
   280b8:	adds	r4, r9, r3
   280bc:	str	r4, [sp, #12]
   280c0:	ldr	r3, [sp, #52]	; 0x34
   280c4:	adc	r6, r3, r6
   280c8:	str	r4, [fp, #24]
   280cc:	str	r6, [fp, #28]
   280d0:	ldr	r8, [fp, #32]
   280d4:	ldr	r3, [fp, #36]	; 0x24
   280d8:	ldr	r1, [sp, #40]	; 0x28
   280dc:	adds	r8, r1, r8
   280e0:	ldr	r1, [sp, #4]
   280e4:	adc	r3, r1, r3
   280e8:	adds	r8, r8, r0
   280ec:	adc	ip, r3, ip
   280f0:	str	r8, [fp, #32]
   280f4:	mov	r1, fp
   280f8:	str	ip, [fp, #36]	; 0x24
   280fc:	ldr	r3, [fp, #40]	; 0x28
   28100:	ldr	r2, [fp, #44]	; 0x2c
   28104:	adds	r3, lr, r3
   28108:	str	r3, [sp, #4]
   2810c:	adc	lr, r7, r2
   28110:	str	lr, [sp, #28]
   28114:	str	r3, [fp, #40]	; 0x28
   28118:	str	lr, [fp, #44]	; 0x2c
   2811c:	ldr	r9, [fp, #48]	; 0x30
   28120:	ldr	r7, [fp, #52]	; 0x34
   28124:	ldr	r0, [sp, #56]	; 0x38
   28128:	adds	r9, r0, r9
   2812c:	ldr	fp, [sp, #60]	; 0x3c
   28130:	adc	r7, fp, r7
   28134:	str	r9, [r5, #48]	; 0x30
   28138:	str	r7, [r5, #52]	; 0x34
   2813c:	ldr	r4, [r5, #56]	; 0x38
   28140:	ldr	r0, [r5, #60]	; 0x3c
   28144:	ldr	r5, [sp, #32]
   28148:	adds	r4, r5, r4
   2814c:	ldr	r2, [sp, #36]	; 0x24
   28150:	adc	r0, r2, r0
   28154:	str	r4, [r1, #56]	; 0x38
   28158:	str	r0, [r1, #60]	; 0x3c
   2815c:	ldr	r3, [sp, #204]	; 0xcc
   28160:	add	r3, r3, #128	; 0x80
   28164:	str	r3, [sp, #204]	; 0xcc
   28168:	ldr	r2, [sp, #212]	; 0xd4
   2816c:	cmp	r3, r2
   28170:	bne	1ecd0 <__assert_fail@plt+0xd9e4>
   28174:	add	sp, sp, #444	; 0x1bc
   28178:	ldrd	r4, [sp]
   2817c:	ldrd	r6, [sp, #8]
   28180:	ldrd	r8, [sp, #16]
   28184:	ldrd	sl, [sp, #24]
   28188:	add	sp, sp, #32
   2818c:	pop	{pc}		; (ldr pc, [sp], #4)
   28190:	strd	r4, [sp, #-20]!	; 0xffffffec
   28194:	strd	r6, [sp, #8]
   28198:	str	lr, [sp, #16]
   2819c:	sub	sp, sp, #12
   281a0:	mov	r4, r0
   281a4:	ldr	r0, [r0, #80]	; 0x50
   281a8:	cmp	r0, #112	; 0x70
   281ac:	movcc	r1, #16
   281b0:	movcs	r1, #32
   281b4:	mov	r3, #0
   281b8:	ldr	ip, [r4, #64]	; 0x40
   281bc:	ldr	lr, [r4, #68]	; 0x44
   281c0:	adds	r6, r0, ip
   281c4:	adc	r7, r3, lr
   281c8:	strd	r6, [r4, #64]	; 0x40
   281cc:	cmp	r3, r7
   281d0:	cmpeq	r0, r6
   281d4:	bls	281f0 <__assert_fail@plt+0x16f04>
   281d8:	ldr	r3, [r4, #72]	; 0x48
   281dc:	ldr	r2, [r4, #76]	; 0x4c
   281e0:	adds	r3, r3, #1
   281e4:	adc	r2, r2, #0
   281e8:	str	r3, [r4, #72]	; 0x48
   281ec:	str	r2, [r4, #76]	; 0x4c
   281f0:	add	r1, r1, #9
   281f4:	lsl	r5, r1, #3
   281f8:	ldr	ip, [r4, #72]	; 0x48
   281fc:	ldr	r3, [r4, #76]	; 0x4c
   28200:	lsl	r3, r3, #3
   28204:	orr	r3, r3, ip, lsr #29
   28208:	lsr	r2, r7, #29
   2820c:	orr	r2, r2, ip, lsl #3
   28210:	add	ip, r4, r5
   28214:	rev	r3, r3
   28218:	rev	r2, r2
   2821c:	str	r3, [r4, r1, lsl #3]
   28220:	str	r2, [ip, #4]
   28224:	ldr	r2, [r4, #64]	; 0x40
   28228:	ldr	r3, [r4, #68]	; 0x44
   2822c:	lsl	r3, r3, #3
   28230:	orr	r3, r3, r2, lsr #29
   28234:	lsl	r2, r2, #3
   28238:	rev	r2, r2
   2823c:	rev	r3, r3
   28240:	str	r3, [sp]
   28244:	str	r2, [sp, #4]
   28248:	add	r1, r5, #8
   2824c:	add	ip, r4, r1
   28250:	str	r3, [r4, r1]
   28254:	str	r2, [ip, #4]
   28258:	add	r6, r4, #88	; 0x58
   2825c:	sub	r2, r5, #88	; 0x58
   28260:	sub	r2, r2, r0
   28264:	movw	r1, #13572	; 0x3504
   28268:	movt	r1, #3
   2826c:	add	r0, r6, r0
   28270:	bl	11058 <memcpy@plt>
   28274:	mov	r2, r4
   28278:	sub	r1, r5, #72	; 0x48
   2827c:	mov	r0, r6
   28280:	bl	1ea90 <__assert_fail@plt+0xd7a4>
   28284:	add	sp, sp, #12
   28288:	ldrd	r4, [sp]
   2828c:	ldrd	r6, [sp, #8]
   28290:	add	sp, sp, #16
   28294:	pop	{pc}		; (ldr pc, [sp], #4)
   28298:	strd	r4, [sp, #-16]!
   2829c:	str	r6, [sp, #8]
   282a0:	str	lr, [sp, #12]
   282a4:	mov	r4, r0
   282a8:	mov	r5, r1
   282ac:	bl	28190 <__assert_fail@plt+0x16ea4>
   282b0:	mov	r1, r5
   282b4:	mov	r0, r4
   282b8:	bl	1e9e0 <__assert_fail@plt+0xd6f4>
   282bc:	ldrd	r4, [sp]
   282c0:	ldr	r6, [sp, #8]
   282c4:	add	sp, sp, #12
   282c8:	pop	{pc}		; (ldr pc, [sp], #4)
   282cc:	strd	r4, [sp, #-16]!
   282d0:	str	r6, [sp, #8]
   282d4:	str	lr, [sp, #12]
   282d8:	mov	r4, r0
   282dc:	mov	r5, r1
   282e0:	bl	28190 <__assert_fail@plt+0x16ea4>
   282e4:	mov	r1, r5
   282e8:	mov	r0, r4
   282ec:	bl	1ea38 <__assert_fail@plt+0xd74c>
   282f0:	ldrd	r4, [sp]
   282f4:	ldr	r6, [sp, #8]
   282f8:	add	sp, sp, #12
   282fc:	pop	{pc}		; (ldr pc, [sp], #4)
   28300:	strd	r4, [sp, #-32]!	; 0xffffffe0
   28304:	strd	r6, [sp, #8]
   28308:	strd	r8, [sp, #16]
   2830c:	str	sl, [sp, #24]
   28310:	str	lr, [sp, #28]
   28314:	mov	r4, r0
   28318:	mov	r6, r1
   2831c:	mov	r5, r2
   28320:	ldr	r7, [r2, #80]	; 0x50
   28324:	cmp	r7, #0
   28328:	bne	283b0 <__assert_fail@plt+0x170c4>
   2832c:	cmp	r6, #127	; 0x7f
   28330:	bls	28390 <__assert_fail@plt+0x170a4>
   28334:	tst	r4, #7
   28338:	beq	28424 <__assert_fail@plt+0x17138>
   2833c:	cmp	r6, #128	; 0x80
   28340:	bls	28444 <__assert_fail@plt+0x17158>
   28344:	sub	sl, r6, #129	; 0x81
   28348:	lsr	sl, sl, #7
   2834c:	add	r8, sl, #1
   28350:	add	r8, r4, r8, lsl #7
   28354:	add	r9, r5, #88	; 0x58
   28358:	mov	r7, #128	; 0x80
   2835c:	mov	r2, r7
   28360:	mov	r1, r4
   28364:	mov	r0, r9
   28368:	bl	11058 <memcpy@plt>
   2836c:	mov	r2, r5
   28370:	mov	r1, r7
   28374:	bl	1ea90 <__assert_fail@plt+0xd7a4>
   28378:	add	r4, r4, #128	; 0x80
   2837c:	cmp	r4, r8
   28380:	bne	2835c <__assert_fail@plt+0x17070>
   28384:	sub	r6, r6, #128	; 0x80
   28388:	sub	r6, r6, sl, lsl #7
   2838c:	mov	r4, r8
   28390:	cmp	r6, #0
   28394:	bne	28444 <__assert_fail@plt+0x17158>
   28398:	ldrd	r4, [sp]
   2839c:	ldrd	r6, [sp, #8]
   283a0:	ldrd	r8, [sp, #16]
   283a4:	ldr	sl, [sp, #24]
   283a8:	add	sp, sp, #28
   283ac:	pop	{pc}		; (ldr pc, [sp], #4)
   283b0:	rsb	r8, r7, #256	; 0x100
   283b4:	cmp	r8, r1
   283b8:	movcs	r8, r1
   283bc:	add	r9, r2, #88	; 0x58
   283c0:	mov	r2, r8
   283c4:	mov	r1, r0
   283c8:	add	r0, r9, r7
   283cc:	bl	11058 <memcpy@plt>
   283d0:	ldr	r1, [r5, #80]	; 0x50
   283d4:	add	r1, r8, r1
   283d8:	str	r1, [r5, #80]	; 0x50
   283dc:	cmp	r1, #128	; 0x80
   283e0:	bhi	283f0 <__assert_fail@plt+0x17104>
   283e4:	add	r4, r4, r8
   283e8:	sub	r6, r6, r8
   283ec:	b	2832c <__assert_fail@plt+0x17040>
   283f0:	mov	r2, r5
   283f4:	bic	r1, r1, #127	; 0x7f
   283f8:	mov	r0, r9
   283fc:	bl	1ea90 <__assert_fail@plt+0xd7a4>
   28400:	ldr	r2, [r5, #80]	; 0x50
   28404:	and	r2, r2, #127	; 0x7f
   28408:	str	r2, [r5, #80]	; 0x50
   2840c:	add	r1, r7, r8
   28410:	bic	r1, r1, #127	; 0x7f
   28414:	add	r1, r9, r1
   28418:	mov	r0, r9
   2841c:	bl	11058 <memcpy@plt>
   28420:	b	283e4 <__assert_fail@plt+0x170f8>
   28424:	bic	r7, r6, #127	; 0x7f
   28428:	mov	r2, r5
   2842c:	mov	r1, r7
   28430:	mov	r0, r4
   28434:	bl	1ea90 <__assert_fail@plt+0xd7a4>
   28438:	add	r4, r4, r7
   2843c:	and	r6, r6, #127	; 0x7f
   28440:	b	28390 <__assert_fail@plt+0x170a4>
   28444:	ldr	r7, [r5, #80]	; 0x50
   28448:	add	r8, r5, #88	; 0x58
   2844c:	mov	r2, r6
   28450:	mov	r1, r4
   28454:	add	r0, r8, r7
   28458:	bl	11058 <memcpy@plt>
   2845c:	add	r6, r7, r6
   28460:	cmp	r6, #127	; 0x7f
   28464:	bhi	28470 <__assert_fail@plt+0x17184>
   28468:	str	r6, [r5, #80]	; 0x50
   2846c:	b	28398 <__assert_fail@plt+0x170ac>
   28470:	mov	r2, r5
   28474:	mov	r1, #128	; 0x80
   28478:	mov	r0, r8
   2847c:	bl	1ea90 <__assert_fail@plt+0xd7a4>
   28480:	sub	r6, r6, #128	; 0x80
   28484:	mov	r2, r6
   28488:	add	r1, r5, #216	; 0xd8
   2848c:	mov	r0, r8
   28490:	bl	11058 <memcpy@plt>
   28494:	b	28468 <__assert_fail@plt+0x1717c>
   28498:	strd	r4, [sp, #-16]!
   2849c:	str	r6, [sp, #8]
   284a0:	str	lr, [sp, #12]
   284a4:	sub	sp, sp, #344	; 0x158
   284a8:	mov	r5, r0
   284ac:	mov	r6, r1
   284b0:	mov	r4, r2
   284b4:	mov	r0, sp
   284b8:	bl	1e860 <__assert_fail@plt+0xd574>
   284bc:	mov	r2, sp
   284c0:	mov	r1, r6
   284c4:	mov	r0, r5
   284c8:	bl	28300 <__assert_fail@plt+0x17014>
   284cc:	mov	r1, r4
   284d0:	mov	r0, sp
   284d4:	bl	28298 <__assert_fail@plt+0x16fac>
   284d8:	add	sp, sp, #344	; 0x158
   284dc:	ldrd	r4, [sp]
   284e0:	ldr	r6, [sp, #8]
   284e4:	add	sp, sp, #12
   284e8:	pop	{pc}		; (ldr pc, [sp], #4)
   284ec:	strd	r4, [sp, #-16]!
   284f0:	str	r6, [sp, #8]
   284f4:	str	lr, [sp, #12]
   284f8:	sub	sp, sp, #344	; 0x158
   284fc:	mov	r5, r0
   28500:	mov	r6, r1
   28504:	mov	r4, r2
   28508:	mov	r0, sp
   2850c:	bl	1e920 <__assert_fail@plt+0xd634>
   28510:	mov	r2, sp
   28514:	mov	r1, r6
   28518:	mov	r0, r5
   2851c:	bl	28300 <__assert_fail@plt+0x17014>
   28520:	mov	r1, r4
   28524:	mov	r0, sp
   28528:	bl	282cc <__assert_fail@plt+0x16fe0>
   2852c:	add	sp, sp, #344	; 0x158
   28530:	ldrd	r4, [sp]
   28534:	ldr	r6, [sp, #8]
   28538:	add	sp, sp, #12
   2853c:	pop	{pc}		; (ldr pc, [sp], #4)
   28540:	strd	r4, [sp, #-28]!	; 0xffffffe4
   28544:	strd	r6, [sp, #8]
   28548:	strd	r8, [sp, #16]
   2854c:	str	lr, [sp, #24]
   28550:	sub	sp, sp, #180	; 0xb4
   28554:	mov	r5, r0
   28558:	mov	r8, r1
   2855c:	movw	r0, #32840	; 0x8048
   28560:	bl	2f624 <__assert_fail@plt+0x1e338>
   28564:	subs	r6, r0, #0
   28568:	moveq	r0, #1
   2856c:	beq	285d8 <__assert_fail@plt+0x172ec>
   28570:	add	r0, sp, #4
   28574:	bl	28634 <__assert_fail@plt+0x17348>
   28578:	mov	r7, #1
   2857c:	mov	r9, #32768	; 0x8000
   28580:	mov	r4, #0
   28584:	mov	r3, r5
   28588:	rsb	r2, r4, #32768	; 0x8000
   2858c:	mov	r1, r7
   28590:	add	r0, r6, r4
   28594:	bl	112b0 <fread_unlocked@plt>
   28598:	add	r4, r4, r0
   2859c:	cmp	r4, #32768	; 0x8000
   285a0:	beq	2860c <__assert_fail@plt+0x17320>
   285a4:	cmp	r0, #0
   285a8:	beq	285f0 <__assert_fail@plt+0x17304>
   285ac:	ldr	r3, [r5]
   285b0:	tst	r3, #16
   285b4:	beq	28584 <__assert_fail@plt+0x17298>
   285b8:	cmp	r4, #0
   285bc:	bne	28620 <__assert_fail@plt+0x17334>
   285c0:	mov	r1, r8
   285c4:	add	r0, sp, #4
   285c8:	bl	2adec <__assert_fail@plt+0x19b00>
   285cc:	mov	r0, r6
   285d0:	bl	2b318 <__assert_fail@plt+0x1a02c>
   285d4:	mov	r0, #0
   285d8:	add	sp, sp, #180	; 0xb4
   285dc:	ldrd	r4, [sp]
   285e0:	ldrd	r6, [sp, #8]
   285e4:	ldrd	r8, [sp, #16]
   285e8:	add	sp, sp, #24
   285ec:	pop	{pc}		; (ldr pc, [sp], #4)
   285f0:	ldr	r3, [r5]
   285f4:	tst	r3, #32
   285f8:	beq	285b8 <__assert_fail@plt+0x172cc>
   285fc:	mov	r0, r6
   28600:	bl	2b318 <__assert_fail@plt+0x1a02c>
   28604:	mov	r0, #1
   28608:	b	285d8 <__assert_fail@plt+0x172ec>
   2860c:	add	r2, sp, #4
   28610:	mov	r1, r9
   28614:	mov	r0, r6
   28618:	bl	286d4 <__assert_fail@plt+0x173e8>
   2861c:	b	28580 <__assert_fail@plt+0x17294>
   28620:	add	r2, sp, #4
   28624:	mov	r1, r4
   28628:	mov	r0, r6
   2862c:	bl	2aea8 <__assert_fail@plt+0x19bbc>
   28630:	b	285c0 <__assert_fail@plt+0x172d4>
   28634:	movw	r3, #5743	; 0x166f
   28638:	movt	r3, #29568	; 0x7380
   2863c:	str	r3, [r0]
   28640:	movw	r3, #45753	; 0xb2b9
   28644:	movt	r3, #18708	; 0x4914
   28648:	str	r3, [r0, #4]
   2864c:	movw	r3, #17111	; 0x42d7
   28650:	movt	r3, #5924	; 0x1724
   28654:	str	r3, [r0, #8]
   28658:	mov	r3, #1536	; 0x600
   2865c:	movt	r3, #55946	; 0xda8a
   28660:	str	r3, [r0, #12]
   28664:	movw	r3, #12476	; 0x30bc
   28668:	movt	r3, #43375	; 0xa96f
   2866c:	str	r3, [r0, #16]
   28670:	movw	r3, #14506	; 0x38aa
   28674:	movt	r3, #5681	; 0x1631
   28678:	str	r3, [r0, #20]
   2867c:	movw	r3, #61005	; 0xee4d
   28680:	movt	r3, #58253	; 0xe38d
   28684:	str	r3, [r0, #24]
   28688:	movw	r3, #3662	; 0xe4e
   2868c:	movt	r3, #45307	; 0xb0fb
   28690:	str	r3, [r0, #28]
   28694:	mov	r3, #0
   28698:	str	r3, [r0, #36]	; 0x24
   2869c:	str	r3, [r0, #32]
   286a0:	str	r3, [r0, #40]	; 0x28
   286a4:	bx	lr
   286a8:	push	{lr}		; (str lr, [sp, #-4]!)
   286ac:	sub	r2, r0, #4
   286b0:	mov	ip, r1
   286b4:	add	lr, r0, #28
   286b8:	ldr	r3, [r2, #4]!
   286bc:	rev	r3, r3
   286c0:	str	r3, [ip], #4
   286c4:	cmp	r2, lr
   286c8:	bne	286b8 <__assert_fail@plt+0x173cc>
   286cc:	mov	r0, r1
   286d0:	pop	{pc}		; (ldr pc, [sp], #4)
   286d4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   286d8:	strd	r6, [sp, #8]
   286dc:	strd	r8, [sp, #16]
   286e0:	strd	sl, [sp, #24]
   286e4:	str	lr, [sp, #32]
   286e8:	sub	sp, sp, #196	; 0xc4
   286ec:	mov	sl, r2
   286f0:	str	r2, [sp, #120]	; 0x78
   286f4:	bic	lr, r1, #3
   286f8:	ldr	r9, [r2]
   286fc:	ldr	ip, [r2, #4]
   28700:	ldr	fp, [r2, #8]
   28704:	ldr	r2, [r2, #12]
   28708:	ldr	r3, [sl, #16]
   2870c:	ldr	r6, [sl, #20]
   28710:	ldr	r8, [sl, #24]
   28714:	ldr	r4, [sl, #28]
   28718:	ldr	r5, [sl, #32]
   2871c:	add	r5, r1, r5
   28720:	str	r5, [sl, #32]
   28724:	ldr	r7, [sl, #36]	; 0x24
   28728:	cmp	r5, r1
   2872c:	movcs	r1, r7
   28730:	addcc	r1, r7, #1
   28734:	str	r1, [sl, #36]	; 0x24
   28738:	add	r1, r0, lr
   2873c:	cmp	r0, r1
   28740:	bcs	2add0 <__assert_fail@plt+0x19ae4>
   28744:	sub	r1, r0, #4
   28748:	str	r1, [sp, #68]	; 0x44
   2874c:	sub	r1, lr, #1
   28750:	bic	r1, r1, #63	; 0x3f
   28754:	add	r0, r0, #60	; 0x3c
   28758:	add	r1, r1, r0
   2875c:	str	r1, [sp, #124]	; 0x7c
   28760:	movw	r1, #31367	; 0x7a87
   28764:	movt	r1, #40330	; 0x9d8a
   28768:	str	r1, [sp, #72]	; 0x48
   2876c:	movw	r1, #62735	; 0xf50f
   28770:	movt	r1, #15124	; 0x3b14
   28774:	str	r1, [sp, #76]	; 0x4c
   28778:	movw	r1, #59934	; 0xea1e
   2877c:	movt	r1, #30249	; 0x7629
   28780:	str	r1, [sp, #80]	; 0x50
   28784:	movw	r1, #54332	; 0xd43c
   28788:	movt	r1, #60499	; 0xec53
   2878c:	str	r1, [sp, #84]	; 0x54
   28790:	movw	r1, #43129	; 0xa879
   28794:	movt	r1, #55463	; 0xd8a7
   28798:	str	r1, [sp, #88]	; 0x58
   2879c:	movw	r1, #20723	; 0x50f3
   287a0:	movt	r1, #45391	; 0xb14f
   287a4:	str	r1, [sp, #92]	; 0x5c
   287a8:	movw	r1, #41447	; 0xa1e7
   287ac:	movt	r1, #25246	; 0x629e
   287b0:	str	r1, [sp, #96]	; 0x60
   287b4:	movw	r1, #17358	; 0x43ce
   287b8:	movt	r1, #50493	; 0xc53d
   287bc:	str	r1, [sp, #100]	; 0x64
   287c0:	movw	r1, #34717	; 0x879d
   287c4:	movt	r1, #35450	; 0x8a7a
   287c8:	str	r1, [sp, #104]	; 0x68
   287cc:	movw	r1, #7798	; 0x1e76
   287d0:	movt	r1, #10730	; 0x29ea
   287d4:	str	r1, [sp, #108]	; 0x6c
   287d8:	movw	r1, #31192	; 0x79d8
   287dc:	movt	r1, #42920	; 0xa7a8
   287e0:	str	r1, [sp, #112]	; 0x70
   287e4:	movw	r1, #59234	; 0xe762
   287e8:	movt	r1, #40609	; 0x9ea1
   287ec:	str	r1, [sp, #116]	; 0x74
   287f0:	mov	lr, r6
   287f4:	mov	r7, r9
   287f8:	mov	r5, r2
   287fc:	mov	r2, ip
   28800:	mov	sl, fp
   28804:	mov	r1, r4
   28808:	add	ip, sp, #128	; 0x80
   2880c:	add	r6, sp, #192	; 0xc0
   28810:	ldr	r4, [sp, #68]	; 0x44
   28814:	ldr	r0, [r4, #4]!
   28818:	rev	r0, r0
   2881c:	str	r0, [ip], #4
   28820:	cmp	ip, r6
   28824:	bne	28814 <__assert_fail@plt+0x17528>
   28828:	ror	r6, r7, #20
   2882c:	movw	r0, #17689	; 0x4519
   28830:	movt	r0, #31180	; 0x79cc
   28834:	add	r0, r3, r0
   28838:	add	r0, r0, r6
   2883c:	ror	r0, r0, #25
   28840:	ldr	fp, [sp, #128]	; 0x80
   28844:	eor	r4, r7, r2
   28848:	eor	r4, r4, sl
   2884c:	ldr	ip, [sp, #144]	; 0x90
   28850:	eor	ip, fp, ip
   28854:	add	r5, ip, r5
   28858:	add	r5, r4, r5
   2885c:	eor	r4, r6, r0
   28860:	add	r9, r4, r5
   28864:	eor	ip, r3, lr
   28868:	eor	ip, ip, r8
   2886c:	add	r1, fp, r1
   28870:	add	r1, ip, r1
   28874:	add	r0, r0, r1
   28878:	ror	r2, r2, #23
   2887c:	ror	ip, lr, #13
   28880:	ror	r1, r0, #15
   28884:	eor	r1, r1, r0, ror #23
   28888:	eor	r0, r0, r1
   2888c:	ror	r4, r9, #20
   28890:	movw	r1, #35378	; 0x8a32
   28894:	movt	r1, #62360	; 0xf398
   28898:	add	r1, r4, r1
   2889c:	add	r1, r1, r0
   288a0:	ror	r1, r1, #25
   288a4:	eor	r5, r2, r7
   288a8:	eor	r5, r5, r9
   288ac:	ldr	lr, [sp, #132]	; 0x84
   288b0:	ldr	r6, [sp, #148]	; 0x94
   288b4:	eor	lr, lr, r6
   288b8:	add	sl, lr, sl
   288bc:	add	sl, r5, sl
   288c0:	eor	r5, r4, r1
   288c4:	add	r5, r5, sl
   288c8:	eor	lr, ip, r3
   288cc:	eor	lr, lr, r0
   288d0:	ldr	r4, [sp, #132]	; 0x84
   288d4:	add	r4, r4, r8
   288d8:	add	r4, lr, r4
   288dc:	add	r1, r1, r4
   288e0:	ror	r7, r7, #23
   288e4:	ror	r6, r3, #13
   288e8:	ror	r3, r1, #15
   288ec:	eor	r3, r3, r1, ror #23
   288f0:	eor	r1, r1, r3
   288f4:	ror	r8, r5, #20
   288f8:	movw	r4, #5221	; 0x1465
   288fc:	movt	r4, #59185	; 0xe731
   28900:	add	r4, r8, r4
   28904:	add	r4, r4, r1
   28908:	ror	r4, r4, #25
   2890c:	eor	lr, r9, r7
   28910:	eor	lr, lr, r5
   28914:	ldr	r3, [sp, #136]	; 0x88
   28918:	ldr	sl, [sp, #152]	; 0x98
   2891c:	eor	r3, r3, sl
   28920:	add	r3, r3, r2
   28924:	add	r3, lr, r3
   28928:	eor	lr, r8, r4
   2892c:	add	lr, lr, r3
   28930:	eor	r2, r0, r6
   28934:	eor	r2, r2, r1
   28938:	ldr	r3, [sp, #136]	; 0x88
   2893c:	add	ip, r3, ip
   28940:	add	r2, r2, ip
   28944:	add	r2, r4, r2
   28948:	ror	r4, r9, #23
   2894c:	ror	r0, r0, #13
   28950:	ror	r3, r2, #15
   28954:	eor	r3, r3, r2, ror #23
   28958:	eor	r2, r2, r3
   2895c:	ror	r9, lr, #20
   28960:	movw	r3, #10443	; 0x28cb
   28964:	movt	r3, #52834	; 0xce62
   28968:	add	r3, r9, r3
   2896c:	add	r3, r3, r2
   28970:	ror	r3, r3, #25
   28974:	eor	ip, r5, r4
   28978:	eor	ip, ip, lr
   2897c:	ldr	r8, [sp, #140]	; 0x8c
   28980:	ldr	sl, [sp, #156]	; 0x9c
   28984:	eor	r8, r8, sl
   28988:	add	r7, r8, r7
   2898c:	add	r7, ip, r7
   28990:	eor	ip, r9, r3
   28994:	add	ip, ip, r7
   28998:	eor	r7, r1, r0
   2899c:	eor	r7, r7, r2
   289a0:	ldr	r8, [sp, #140]	; 0x8c
   289a4:	add	r6, r8, r6
   289a8:	add	r6, r7, r6
   289ac:	add	r3, r3, r6
   289b0:	ror	r5, r5, #23
   289b4:	ror	r1, r1, #13
   289b8:	ror	r6, r3, #15
   289bc:	eor	r6, r6, r3, ror #23
   289c0:	eor	r3, r3, r6
   289c4:	ror	r9, ip, #20
   289c8:	movw	r7, #20887	; 0x5197
   289cc:	movt	r7, #40132	; 0x9cc4
   289d0:	add	r7, r9, r7
   289d4:	add	r7, r7, r3
   289d8:	ror	r7, r7, #25
   289dc:	eor	r6, lr, r5
   289e0:	eor	r6, r6, ip
   289e4:	ldr	r8, [sp, #144]	; 0x90
   289e8:	ldr	sl, [sp, #160]	; 0xa0
   289ec:	eor	r8, r8, sl
   289f0:	add	r4, r8, r4
   289f4:	add	r4, r6, r4
   289f8:	eor	r6, r9, r7
   289fc:	add	r6, r6, r4
   28a00:	eor	r4, r2, r1
   28a04:	eor	r4, r4, r3
   28a08:	ldr	r8, [sp, #144]	; 0x90
   28a0c:	add	r0, r8, r0
   28a10:	add	r0, r4, r0
   28a14:	add	r0, r7, r0
   28a18:	ror	lr, lr, #23
   28a1c:	ror	r2, r2, #13
   28a20:	ror	r4, r0, #15
   28a24:	eor	r4, r4, r0, ror #23
   28a28:	eor	r0, r0, r4
   28a2c:	ror	r9, r6, #20
   28a30:	movw	r7, #41775	; 0xa32f
   28a34:	movt	r7, #14728	; 0x3988
   28a38:	add	r7, r9, r7
   28a3c:	add	r7, r7, r0
   28a40:	ror	r7, r7, #25
   28a44:	eor	r4, ip, lr
   28a48:	eor	r4, r4, r6
   28a4c:	ldr	r8, [sp, #148]	; 0x94
   28a50:	ldr	sl, [sp, #164]	; 0xa4
   28a54:	eor	r8, r8, sl
   28a58:	add	r5, r8, r5
   28a5c:	add	r5, r4, r5
   28a60:	eor	r4, r9, r7
   28a64:	add	r4, r4, r5
   28a68:	eor	r5, r3, r2
   28a6c:	eor	r5, r5, r0
   28a70:	ldr	r8, [sp, #148]	; 0x94
   28a74:	add	r1, r8, r1
   28a78:	add	r1, r5, r1
   28a7c:	add	r1, r7, r1
   28a80:	ror	ip, ip, #23
   28a84:	ror	r3, r3, #13
   28a88:	ror	r5, r1, #15
   28a8c:	eor	r5, r5, r1, ror #23
   28a90:	eor	r1, r1, r5
   28a94:	ror	r9, r4, #20
   28a98:	movw	r7, #18014	; 0x465e
   28a9c:	movt	r7, #29457	; 0x7311
   28aa0:	add	r7, r9, r7
   28aa4:	add	r7, r7, r1
   28aa8:	ror	r7, r7, #25
   28aac:	eor	r5, r6, ip
   28ab0:	eor	r5, r5, r4
   28ab4:	ldr	r8, [sp, #152]	; 0x98
   28ab8:	ldr	sl, [sp, #168]	; 0xa8
   28abc:	eor	r8, r8, sl
   28ac0:	add	lr, r8, lr
   28ac4:	add	lr, r5, lr
   28ac8:	eor	r5, r9, r7
   28acc:	add	r5, r5, lr
   28ad0:	eor	lr, r0, r3
   28ad4:	eor	lr, lr, r1
   28ad8:	ldr	r8, [sp, #152]	; 0x98
   28adc:	add	r2, r8, r2
   28ae0:	add	r2, lr, r2
   28ae4:	add	r2, r7, r2
   28ae8:	ror	r6, r6, #23
   28aec:	ror	r0, r0, #13
   28af0:	ror	lr, r2, #15
   28af4:	eor	lr, lr, r2, ror #23
   28af8:	eor	r2, r2, lr
   28afc:	ror	r9, r5, #20
   28b00:	movw	r7, #36028	; 0x8cbc
   28b04:	movt	r7, #58914	; 0xe622
   28b08:	add	r7, r9, r7
   28b0c:	add	r7, r7, r2
   28b10:	ror	r7, r7, #25
   28b14:	eor	lr, r4, r6
   28b18:	eor	lr, lr, r5
   28b1c:	ldr	r8, [sp, #156]	; 0x9c
   28b20:	ldr	sl, [sp, #172]	; 0xac
   28b24:	eor	r8, r8, sl
   28b28:	add	ip, r8, ip
   28b2c:	add	ip, lr, ip
   28b30:	eor	lr, r9, r7
   28b34:	add	lr, lr, ip
   28b38:	eor	ip, r1, r0
   28b3c:	eor	ip, ip, r2
   28b40:	ldr	r8, [sp, #156]	; 0x9c
   28b44:	add	r3, r8, r3
   28b48:	add	r3, ip, r3
   28b4c:	add	r3, r7, r3
   28b50:	ror	r4, r4, #23
   28b54:	ror	r1, r1, #13
   28b58:	ror	ip, r3, #15
   28b5c:	eor	ip, ip, r3, ror #23
   28b60:	eor	r3, r3, ip
   28b64:	ror	r9, lr, #20
   28b68:	movw	r7, #6521	; 0x1979
   28b6c:	movt	r7, #52293	; 0xcc45
   28b70:	add	r7, r9, r7
   28b74:	add	r7, r7, r3
   28b78:	ror	r7, r7, #25
   28b7c:	eor	ip, r5, r4
   28b80:	eor	ip, ip, lr
   28b84:	ldr	r8, [sp, #160]	; 0xa0
   28b88:	ldr	sl, [sp, #176]	; 0xb0
   28b8c:	eor	r8, r8, sl
   28b90:	add	r6, r8, r6
   28b94:	add	r6, ip, r6
   28b98:	eor	ip, r9, r7
   28b9c:	add	ip, ip, r6
   28ba0:	eor	r6, r2, r1
   28ba4:	eor	r6, r6, r3
   28ba8:	ldr	r8, [sp, #160]	; 0xa0
   28bac:	add	r0, r8, r0
   28bb0:	add	r0, r6, r0
   28bb4:	add	r0, r7, r0
   28bb8:	ror	r5, r5, #23
   28bbc:	ror	r2, r2, #13
   28bc0:	ror	r6, r0, #15
   28bc4:	eor	r6, r6, r0, ror #23
   28bc8:	eor	r0, r0, r6
   28bcc:	ror	r9, ip, #20
   28bd0:	movw	r7, #13043	; 0x32f3
   28bd4:	movt	r7, #39050	; 0x988a
   28bd8:	add	r7, r9, r7
   28bdc:	add	r7, r7, r0
   28be0:	ror	r7, r7, #25
   28be4:	eor	r6, lr, r5
   28be8:	eor	r6, r6, ip
   28bec:	ldr	r8, [sp, #164]	; 0xa4
   28bf0:	ldr	sl, [sp, #180]	; 0xb4
   28bf4:	eor	r8, r8, sl
   28bf8:	add	r4, r8, r4
   28bfc:	add	r4, r6, r4
   28c00:	eor	r6, r9, r7
   28c04:	add	r6, r6, r4
   28c08:	eor	r4, r3, r2
   28c0c:	eor	r4, r4, r0
   28c10:	ldr	r8, [sp, #164]	; 0xa4
   28c14:	add	r1, r8, r1
   28c18:	add	r1, r4, r1
   28c1c:	add	r1, r7, r1
   28c20:	ror	lr, lr, #23
   28c24:	ror	r3, r3, #13
   28c28:	ror	r4, r1, #15
   28c2c:	eor	r4, r4, r1, ror #23
   28c30:	eor	r1, r1, r4
   28c34:	ror	r9, r6, #20
   28c38:	movw	r7, #26087	; 0x65e7
   28c3c:	movt	r7, #12564	; 0x3114
   28c40:	add	r7, r9, r7
   28c44:	add	r7, r7, r1
   28c48:	ror	r7, r7, #25
   28c4c:	eor	r4, ip, lr
   28c50:	eor	r4, r4, r6
   28c54:	ldr	r8, [sp, #168]	; 0xa8
   28c58:	ldr	sl, [sp, #184]	; 0xb8
   28c5c:	eor	r8, r8, sl
   28c60:	add	r5, r8, r5
   28c64:	add	r5, r4, r5
   28c68:	eor	r4, r9, r7
   28c6c:	add	r4, r4, r5
   28c70:	eor	r5, r0, r3
   28c74:	eor	r5, r5, r1
   28c78:	ldr	r8, [sp, #168]	; 0xa8
   28c7c:	add	r2, r8, r2
   28c80:	add	r2, r5, r2
   28c84:	add	r2, r7, r2
   28c88:	ror	ip, ip, #23
   28c8c:	ror	r0, r0, #13
   28c90:	ror	r5, r2, #15
   28c94:	eor	r5, r5, r2, ror #23
   28c98:	eor	r2, r2, r5
   28c9c:	ror	r8, r4, #20
   28ca0:	movw	r5, #52174	; 0xcbce
   28ca4:	movt	r5, #25128	; 0x6228
   28ca8:	add	r5, r8, r5
   28cac:	add	r5, r5, r2
   28cb0:	ror	r5, r5, #25
   28cb4:	eor	r9, r6, ip
   28cb8:	eor	r9, r9, r4
   28cbc:	ldr	r7, [sp, #172]	; 0xac
   28cc0:	ldr	sl, [sp, #188]	; 0xbc
   28cc4:	eor	r7, r7, sl
   28cc8:	add	lr, r7, lr
   28ccc:	add	lr, r9, lr
   28cd0:	eor	r9, r8, r5
   28cd4:	add	r9, r9, lr
   28cd8:	eor	lr, r1, r0
   28cdc:	eor	lr, lr, r2
   28ce0:	ldr	r7, [sp, #172]	; 0xac
   28ce4:	add	r3, r7, r3
   28ce8:	add	r3, lr, r3
   28cec:	add	r3, r5, r3
   28cf0:	ror	r6, r6, #23
   28cf4:	ror	r1, r1, #13
   28cf8:	ror	lr, r3, #15
   28cfc:	eor	lr, lr, r3, ror #23
   28d00:	eor	r3, r3, lr
   28d04:	ror	sl, r9, #20
   28d08:	movw	r5, #38812	; 0x979c
   28d0c:	movt	r5, #50257	; 0xc451
   28d10:	add	r5, sl, r5
   28d14:	add	r5, r5, r3
   28d18:	ror	r5, r5, #25
   28d1c:	ldr	lr, [sp, #156]	; 0x9c
   28d20:	eor	lr, fp, lr
   28d24:	ldr	r7, [sp, #180]	; 0xb4
   28d28:	eor	r7, lr, r7, ror #17
   28d2c:	ldr	lr, [sp, #168]	; 0xa8
   28d30:	ldr	r8, [sp, #140]	; 0x8c
   28d34:	eor	lr, lr, r8, ror #25
   28d38:	eor	lr, lr, r7
   28d3c:	eor	lr, lr, r7, ror #17
   28d40:	eor	r8, lr, r7, ror #9
   28d44:	eor	r7, r4, r6
   28d48:	eor	r7, r7, r9
   28d4c:	ldr	lr, [sp, #176]	; 0xb0
   28d50:	str	r8, [sp]
   28d54:	eor	r8, lr, r8
   28d58:	add	ip, r8, ip
   28d5c:	add	ip, r7, ip
   28d60:	eor	r7, sl, r5
   28d64:	add	r7, r7, ip
   28d68:	eor	ip, r2, r1
   28d6c:	eor	ip, ip, r3
   28d70:	add	r0, lr, r0
   28d74:	add	r0, ip, r0
   28d78:	add	r5, r5, r0
   28d7c:	ror	r4, r4, #23
   28d80:	ror	r2, r2, #13
   28d84:	ror	r0, r5, #15
   28d88:	eor	r0, r0, r5, ror #23
   28d8c:	eor	r0, r0, r5
   28d90:	ror	fp, r7, #20
   28d94:	movw	r8, #12089	; 0x2f39
   28d98:	movt	r8, #34979	; 0x88a3
   28d9c:	add	r8, fp, r8
   28da0:	add	r8, r8, r0
   28da4:	ror	r8, r8, #25
   28da8:	ldr	ip, [sp, #132]	; 0x84
   28dac:	ldr	lr, [sp, #160]	; 0xa0
   28db0:	eor	ip, ip, lr
   28db4:	ldr	lr, [sp, #184]	; 0xb8
   28db8:	eor	r5, ip, lr, ror #17
   28dbc:	ldr	ip, [sp, #172]	; 0xac
   28dc0:	ldr	lr, [sp, #144]	; 0x90
   28dc4:	eor	ip, ip, lr, ror #25
   28dc8:	eor	ip, ip, r5
   28dcc:	eor	ip, ip, r5, ror #17
   28dd0:	eor	lr, ip, r5, ror #9
   28dd4:	eor	r5, r9, r4
   28dd8:	eor	r5, r5, r7
   28ddc:	ldr	ip, [sp, #180]	; 0xb4
   28de0:	str	lr, [sp, #4]
   28de4:	eor	sl, ip, lr
   28de8:	add	r6, sl, r6
   28dec:	add	r6, r5, r6
   28df0:	eor	r5, fp, r8
   28df4:	add	r5, r5, r6
   28df8:	eor	r6, r3, r2
   28dfc:	eor	r6, r6, r0
   28e00:	add	r1, ip, r1
   28e04:	add	r1, r6, r1
   28e08:	add	r8, r8, r1
   28e0c:	ror	r9, r9, #23
   28e10:	ror	r3, r3, #13
   28e14:	ror	r1, r8, #15
   28e18:	eor	r1, r1, r8, ror #23
   28e1c:	eor	r1, r1, r8
   28e20:	ror	fp, r5, #20
   28e24:	movw	r6, #24179	; 0x5e73
   28e28:	movt	r6, #4422	; 0x1146
   28e2c:	add	r6, fp, r6
   28e30:	add	r6, r6, r1
   28e34:	ror	r6, r6, #25
   28e38:	ldr	ip, [sp, #136]	; 0x88
   28e3c:	ldr	lr, [sp, #164]	; 0xa4
   28e40:	eor	r8, ip, lr
   28e44:	ldr	ip, [sp, #188]	; 0xbc
   28e48:	eor	r8, r8, ip, ror #17
   28e4c:	ldr	ip, [sp, #176]	; 0xb0
   28e50:	ldr	lr, [sp, #148]	; 0x94
   28e54:	eor	sl, ip, lr, ror #25
   28e58:	eor	sl, sl, r8
   28e5c:	eor	sl, sl, r8, ror #17
   28e60:	eor	sl, sl, r8, ror #9
   28e64:	eor	r8, r7, r9
   28e68:	eor	r8, r8, r5
   28e6c:	ldr	ip, [sp, #184]	; 0xb8
   28e70:	str	sl, [sp, #8]
   28e74:	eor	sl, ip, sl
   28e78:	add	r4, sl, r4
   28e7c:	add	r4, r8, r4
   28e80:	eor	r8, fp, r6
   28e84:	add	r8, r8, r4
   28e88:	eor	r4, r0, r3
   28e8c:	eor	r4, r4, r1
   28e90:	add	r2, ip, r2
   28e94:	add	r4, r4, r2
   28e98:	add	r6, r6, r4
   28e9c:	ror	r7, r7, #23
   28ea0:	ror	r0, r0, #13
   28ea4:	ror	r4, r6, #15
   28ea8:	eor	r4, r4, r6, ror #23
   28eac:	eor	r4, r4, r6
   28eb0:	ror	fp, r8, #20
   28eb4:	movw	sl, #48358	; 0xbce6
   28eb8:	movt	sl, #8844	; 0x228c
   28ebc:	add	sl, fp, sl
   28ec0:	add	sl, sl, r4
   28ec4:	ror	sl, sl, #25
   28ec8:	ldr	r2, [sp, #140]	; 0x8c
   28ecc:	ldr	ip, [sp, #168]	; 0xa8
   28ed0:	eor	r2, r2, ip
   28ed4:	ldr	r6, [sp]
   28ed8:	eor	r2, r2, r6, ror #17
   28edc:	ldr	ip, [sp, #180]	; 0xb4
   28ee0:	ldr	lr, [sp, #152]	; 0x98
   28ee4:	eor	r6, ip, lr, ror #25
   28ee8:	eor	r6, r6, r2
   28eec:	eor	r6, r6, r2, ror #17
   28ef0:	eor	r2, r6, r2, ror #9
   28ef4:	eor	r6, r5, r7
   28ef8:	eor	r6, r6, r8
   28efc:	ldr	ip, [sp, #188]	; 0xbc
   28f00:	str	r2, [sp, #52]	; 0x34
   28f04:	eor	r2, ip, r2
   28f08:	add	r9, r2, r9
   28f0c:	add	r9, r6, r9
   28f10:	eor	r6, fp, sl
   28f14:	add	r6, r6, r9
   28f18:	eor	r2, r1, r0
   28f1c:	eor	r2, r2, r4
   28f20:	add	r3, ip, r3
   28f24:	add	r2, r2, r3
   28f28:	add	sl, sl, r2
   28f2c:	ror	r5, r5, #23
   28f30:	ror	r1, r1, #13
   28f34:	ror	r2, sl, #15
   28f38:	eor	r2, r2, sl, ror #23
   28f3c:	eor	r2, r2, sl
   28f40:	ror	fp, r6, #20
   28f44:	ldr	r3, [sp, #72]	; 0x48
   28f48:	add	r9, fp, r3
   28f4c:	add	r9, r9, r2
   28f50:	ror	r9, r9, #25
   28f54:	ldr	ip, [sp, #144]	; 0x90
   28f58:	ldr	lr, [sp, #172]	; 0xac
   28f5c:	eor	r3, ip, lr
   28f60:	ldr	ip, [sp, #4]
   28f64:	eor	r3, r3, ip, ror #17
   28f68:	ldr	ip, [sp, #184]	; 0xb8
   28f6c:	ldr	lr, [sp, #156]	; 0x9c
   28f70:	eor	sl, ip, lr, ror #25
   28f74:	eor	sl, sl, r3
   28f78:	eor	sl, sl, r3, ror #17
   28f7c:	eor	r3, sl, r3, ror #9
   28f80:	mov	ip, r3
   28f84:	orr	sl, r8, r5
   28f88:	and	r3, sl, r6
   28f8c:	and	sl, r8, r5
   28f90:	orr	sl, r3, sl
   28f94:	str	ip, [sp, #12]
   28f98:	mov	r3, ip
   28f9c:	ldr	lr, [sp]
   28fa0:	eor	r3, r3, lr
   28fa4:	add	r7, r3, r7
   28fa8:	add	r7, sl, r7
   28fac:	eor	sl, fp, r9
   28fb0:	add	sl, sl, r7
   28fb4:	add	r0, lr, r0
   28fb8:	add	r9, r0, r9
   28fbc:	eor	r3, r4, r1
   28fc0:	and	r3, r3, r2
   28fc4:	eor	r3, r3, r1
   28fc8:	add	r3, r3, r9
   28fcc:	ror	r0, r8, #23
   28fd0:	ror	r4, r4, #13
   28fd4:	ror	r7, r3, #15
   28fd8:	eor	r7, r7, r3, ror #23
   28fdc:	eor	r7, r7, r3
   28fe0:	ror	fp, sl, #20
   28fe4:	ldr	ip, [sp, #76]	; 0x4c
   28fe8:	add	r8, fp, ip
   28fec:	add	r8, r8, r7
   28ff0:	ror	r8, r8, #25
   28ff4:	ldr	lr, [sp, #148]	; 0x94
   28ff8:	ldr	r9, [sp, #176]	; 0xb0
   28ffc:	eor	r3, lr, r9
   29000:	ldr	r9, [sp, #8]
   29004:	eor	r3, r3, r9, ror #17
   29008:	ldr	lr, [sp, #188]	; 0xbc
   2900c:	ldr	ip, [sp, #160]	; 0xa0
   29010:	eor	r9, lr, ip, ror #25
   29014:	eor	r9, r9, r3
   29018:	eor	r9, r9, r3, ror #17
   2901c:	eor	r9, r9, r3, ror #9
   29020:	mov	lr, r9
   29024:	orr	r9, r6, r0
   29028:	and	r3, r9, sl
   2902c:	and	r9, r6, r0
   29030:	orr	r9, r3, r9
   29034:	str	lr, [sp, #16]
   29038:	mov	r3, lr
   2903c:	ldr	ip, [sp, #4]
   29040:	eor	r3, r3, ip
   29044:	add	r5, r3, r5
   29048:	add	r5, r9, r5
   2904c:	eor	r9, fp, r8
   29050:	add	r9, r9, r5
   29054:	add	r1, ip, r1
   29058:	add	r8, r1, r8
   2905c:	eor	r5, r2, r4
   29060:	and	r5, r5, r7
   29064:	eor	r5, r5, r4
   29068:	add	r5, r5, r8
   2906c:	ror	r6, r6, #23
   29070:	ror	r2, r2, #13
   29074:	ror	r3, r5, #15
   29078:	eor	r3, r3, r5, ror #23
   2907c:	eor	r5, r5, r3
   29080:	ror	r3, r9, #20
   29084:	ldr	r1, [sp, #80]	; 0x50
   29088:	add	fp, r3, r1
   2908c:	add	fp, fp, r5
   29090:	ror	fp, fp, #25
   29094:	ldr	lr, [sp, #152]	; 0x98
   29098:	ldr	r1, [sp, #180]	; 0xb4
   2909c:	eor	r1, lr, r1
   290a0:	ldr	r8, [sp, #52]	; 0x34
   290a4:	eor	r1, r1, r8, ror #17
   290a8:	ldr	lr, [sp, #164]	; 0xa4
   290ac:	ldr	r8, [sp]
   290b0:	eor	r8, r8, lr, ror #25
   290b4:	eor	r8, r8, r1
   290b8:	eor	r8, r8, r1, ror #17
   290bc:	eor	r1, r8, r1, ror #9
   290c0:	mov	ip, r1
   290c4:	orr	r8, sl, r6
   290c8:	and	r1, r8, r9
   290cc:	and	r8, sl, r6
   290d0:	orr	r8, r1, r8
   290d4:	ldr	lr, [sp, #8]
   290d8:	mov	r1, lr
   290dc:	str	ip, [sp, #20]
   290e0:	eor	r1, r1, ip
   290e4:	add	r0, r1, r0
   290e8:	add	r0, r8, r0
   290ec:	eor	r3, r3, fp
   290f0:	add	r8, r3, r0
   290f4:	add	r4, lr, r4
   290f8:	add	fp, r4, fp
   290fc:	eor	r1, r7, r2
   29100:	and	r1, r1, r5
   29104:	eor	r1, r1, r2
   29108:	add	r1, r1, fp
   2910c:	ror	r0, sl, #23
   29110:	ror	r3, r7, #13
   29114:	ror	r4, r1, #15
   29118:	eor	r4, r4, r1, ror #23
   2911c:	eor	r1, r1, r4
   29120:	ror	fp, r8, #20
   29124:	ldr	lr, [sp, #84]	; 0x54
   29128:	add	sl, fp, lr
   2912c:	add	sl, sl, r1
   29130:	ror	sl, sl, #25
   29134:	ldr	r4, [sp, #156]	; 0x9c
   29138:	ldr	lr, [sp, #184]	; 0xb8
   2913c:	eor	r7, r4, lr
   29140:	ldr	r4, [sp, #12]
   29144:	eor	r7, r7, r4, ror #17
   29148:	ldr	lr, [sp, #168]	; 0xa8
   2914c:	ldr	ip, [sp, #4]
   29150:	eor	r4, ip, lr, ror #25
   29154:	eor	r4, r4, r7
   29158:	eor	r4, r4, r7, ror #17
   2915c:	eor	r7, r4, r7, ror #9
   29160:	mov	ip, r7
   29164:	orr	r4, r9, r0
   29168:	and	r7, r4, r8
   2916c:	and	r4, r9, r0
   29170:	orr	r4, r7, r4
   29174:	ldr	lr, [sp, #52]	; 0x34
   29178:	mov	r7, lr
   2917c:	str	ip, [sp, #56]	; 0x38
   29180:	eor	r7, r7, ip
   29184:	add	r6, r7, r6
   29188:	add	r6, r4, r6
   2918c:	eor	r4, fp, sl
   29190:	add	r4, r4, r6
   29194:	add	r2, lr, r2
   29198:	add	sl, r2, sl
   2919c:	eor	r7, r5, r3
   291a0:	and	r7, r7, r1
   291a4:	eor	r7, r7, r3
   291a8:	add	r7, r7, sl
   291ac:	ror	r2, r9, #23
   291b0:	ror	r5, r5, #13
   291b4:	ror	r6, r7, #15
   291b8:	eor	r6, r6, r7, ror #23
   291bc:	eor	r7, r7, r6
   291c0:	ror	fp, r4, #20
   291c4:	ldr	r6, [sp, #88]	; 0x58
   291c8:	add	sl, fp, r6
   291cc:	add	sl, sl, r7
   291d0:	ror	sl, sl, #25
   291d4:	ldr	r9, [sp, #160]	; 0xa0
   291d8:	ldr	lr, [sp, #188]	; 0xbc
   291dc:	eor	r9, r9, lr
   291e0:	ldr	r6, [sp, #16]
   291e4:	eor	r9, r9, r6, ror #17
   291e8:	ldr	r6, [sp, #8]
   291ec:	ldr	lr, [sp, #172]	; 0xac
   291f0:	eor	r6, r6, lr, ror #25
   291f4:	eor	r6, r6, r9
   291f8:	eor	r6, r6, r9, ror #17
   291fc:	eor	r9, r6, r9, ror #9
   29200:	mov	ip, r9
   29204:	orr	r6, r8, r2
   29208:	and	r9, r6, r4
   2920c:	and	r6, r8, r2
   29210:	orr	r6, r9, r6
   29214:	ldr	lr, [sp, #12]
   29218:	mov	r9, lr
   2921c:	str	ip, [sp, #60]	; 0x3c
   29220:	eor	r9, r9, ip
   29224:	add	r0, r9, r0
   29228:	add	r0, r6, r0
   2922c:	eor	r6, fp, sl
   29230:	add	r6, r6, r0
   29234:	add	r0, lr, r3
   29238:	add	sl, r0, sl
   2923c:	eor	r0, r1, r5
   29240:	and	r0, r0, r7
   29244:	eor	r0, r0, r5
   29248:	add	r0, r0, sl
   2924c:	ror	r3, r8, #23
   29250:	ror	r1, r1, #13
   29254:	ror	r8, r0, #15
   29258:	eor	r8, r8, r0, ror #23
   2925c:	eor	r0, r0, r8
   29260:	ror	fp, r6, #20
   29264:	ldr	sl, [sp, #92]	; 0x5c
   29268:	add	r9, fp, sl
   2926c:	add	r9, r9, r0
   29270:	ror	r9, r9, #25
   29274:	ldr	lr, [sp, #164]	; 0xa4
   29278:	ldr	r8, [sp]
   2927c:	eor	r8, lr, r8
   29280:	ldr	ip, [sp, #20]
   29284:	eor	r8, r8, ip, ror #17
   29288:	ldr	sl, [sp, #52]	; 0x34
   2928c:	ldr	lr, [sp, #176]	; 0xb0
   29290:	eor	sl, sl, lr, ror #25
   29294:	eor	sl, sl, r8
   29298:	eor	sl, sl, r8, ror #17
   2929c:	eor	sl, sl, r8, ror #9
   292a0:	mov	ip, sl
   292a4:	orr	sl, r4, r3
   292a8:	and	r8, sl, r6
   292ac:	and	sl, r4, r3
   292b0:	orr	sl, r8, sl
   292b4:	ldr	lr, [sp, #16]
   292b8:	mov	r8, lr
   292bc:	str	ip, [sp, #24]
   292c0:	eor	r8, r8, ip
   292c4:	add	r2, r8, r2
   292c8:	add	r2, sl, r2
   292cc:	eor	sl, fp, r9
   292d0:	add	sl, sl, r2
   292d4:	add	r5, lr, r5
   292d8:	add	r9, r5, r9
   292dc:	eor	r2, r7, r1
   292e0:	and	r2, r2, r0
   292e4:	eor	r2, r2, r1
   292e8:	add	r2, r2, r9
   292ec:	ror	r4, r4, #23
   292f0:	ror	r5, r7, #13
   292f4:	ror	r7, r2, #15
   292f8:	eor	r7, r7, r2, ror #23
   292fc:	eor	r2, r2, r7
   29300:	ror	fp, sl, #20
   29304:	ldr	lr, [sp, #96]	; 0x60
   29308:	add	r8, fp, lr
   2930c:	add	r8, r8, r2
   29310:	ror	r8, r8, #25
   29314:	ldr	lr, [sp, #168]	; 0xa8
   29318:	ldr	ip, [sp, #4]
   2931c:	eor	r7, lr, ip
   29320:	ldr	ip, [sp, #56]	; 0x38
   29324:	eor	r7, r7, ip, ror #17
   29328:	ldr	r9, [sp, #12]
   2932c:	ldr	lr, [sp, #180]	; 0xb4
   29330:	eor	r9, r9, lr, ror #25
   29334:	eor	r9, r9, r7
   29338:	eor	r9, r9, r7, ror #17
   2933c:	eor	r7, r9, r7, ror #9
   29340:	mov	lr, r7
   29344:	orr	r9, r6, r4
   29348:	and	r7, r9, sl
   2934c:	and	r9, r6, r4
   29350:	orr	r9, r7, r9
   29354:	ldr	r7, [sp, #20]
   29358:	str	lr, [sp, #28]
   2935c:	eor	r7, r7, lr
   29360:	add	r3, r7, r3
   29364:	add	r3, r9, r3
   29368:	eor	r9, fp, r8
   2936c:	add	r9, r9, r3
   29370:	ldr	fp, [sp, #20]
   29374:	add	r1, fp, r1
   29378:	add	r8, r1, r8
   2937c:	eor	r3, r0, r5
   29380:	and	r3, r3, r2
   29384:	eor	r3, r3, r5
   29388:	add	r3, r3, r8
   2938c:	ror	r6, r6, #23
   29390:	ror	r1, r0, #13
   29394:	ror	r0, r3, #15
   29398:	eor	r0, r0, r3, ror #23
   2939c:	eor	r3, r3, r0
   293a0:	ror	fp, r9, #20
   293a4:	ldr	r0, [sp, #100]	; 0x64
   293a8:	add	r7, fp, r0
   293ac:	add	r7, r7, r3
   293b0:	ror	r7, r7, #25
   293b4:	ldr	r8, [sp, #172]	; 0xac
   293b8:	ldr	r0, [sp, #8]
   293bc:	eor	r0, r8, r0
   293c0:	ldr	r8, [sp, #60]	; 0x3c
   293c4:	eor	r0, r0, r8, ror #17
   293c8:	ldr	r8, [sp, #16]
   293cc:	ldr	lr, [sp, #184]	; 0xb8
   293d0:	eor	r8, r8, lr, ror #25
   293d4:	eor	r8, r8, r0
   293d8:	eor	r8, r8, r0, ror #17
   293dc:	eor	lr, r8, r0, ror #9
   293e0:	orr	r8, sl, r6
   293e4:	and	r0, r8, r9
   293e8:	and	r8, sl, r6
   293ec:	orr	r8, r0, r8
   293f0:	str	lr, [sp, #32]
   293f4:	eor	r0, ip, lr
   293f8:	add	r4, r0, r4
   293fc:	add	r4, r8, r4
   29400:	eor	r8, fp, r7
   29404:	add	r8, r8, r4
   29408:	add	r5, ip, r5
   2940c:	add	r7, r5, r7
   29410:	eor	r0, r2, r1
   29414:	and	r0, r0, r3
   29418:	eor	r0, r0, r1
   2941c:	add	r0, r0, r7
   29420:	ror	sl, sl, #23
   29424:	ror	r2, r2, #13
   29428:	ror	r5, r0, #15
   2942c:	eor	r5, r5, r0, ror #23
   29430:	eor	r5, r5, r0
   29434:	ror	r7, r8, #20
   29438:	ldr	r4, [sp, #104]	; 0x68
   2943c:	add	r4, r7, r4
   29440:	add	r4, r4, r5
   29444:	ror	r4, r4, #25
   29448:	ldr	r0, [sp, #176]	; 0xb0
   2944c:	ldr	fp, [sp, #52]	; 0x34
   29450:	eor	r0, r0, fp
   29454:	ldr	fp, [sp, #24]
   29458:	eor	r0, r0, fp, ror #17
   2945c:	ldr	ip, [sp, #20]
   29460:	ldr	fp, [sp, #188]	; 0xbc
   29464:	eor	fp, ip, fp, ror #25
   29468:	eor	fp, fp, r0
   2946c:	eor	fp, fp, r0, ror #17
   29470:	eor	r0, fp, r0, ror #9
   29474:	mov	lr, r0
   29478:	orr	fp, r9, sl
   2947c:	and	r0, fp, r8
   29480:	and	fp, r9, sl
   29484:	orr	fp, r0, fp
   29488:	ldr	ip, [sp, #60]	; 0x3c
   2948c:	mov	r0, ip
   29490:	str	lr, [sp, #36]	; 0x24
   29494:	eor	r0, r0, lr
   29498:	add	r6, r0, r6
   2949c:	add	r6, fp, r6
   294a0:	eor	r7, r7, r4
   294a4:	add	r6, r7, r6
   294a8:	add	r1, ip, r1
   294ac:	add	r4, r1, r4
   294b0:	eor	r1, r3, r2
   294b4:	and	r1, r1, r5
   294b8:	eor	r1, r1, r2
   294bc:	add	r1, r1, r4
   294c0:	ror	r9, r9, #23
   294c4:	ror	r3, r3, #13
   294c8:	ror	r0, r1, #15
   294cc:	eor	r0, r0, r1, ror #23
   294d0:	eor	r1, r1, r0
   294d4:	ror	fp, r6, #20
   294d8:	movw	r0, #3899	; 0xf3b
   294dc:	movt	r0, #5365	; 0x14f5
   294e0:	add	r0, fp, r0
   294e4:	add	r0, r0, r1
   294e8:	ror	r0, r0, #25
   294ec:	ldr	r7, [sp, #180]	; 0xb4
   294f0:	ldr	r4, [sp, #12]
   294f4:	eor	r4, r7, r4
   294f8:	ldr	lr, [sp, #28]
   294fc:	eor	r4, r4, lr, ror #17
   29500:	ldr	r7, [sp, #56]	; 0x38
   29504:	ldr	lr, [sp]
   29508:	eor	r7, r7, lr, ror #25
   2950c:	eor	r7, r7, r4
   29510:	eor	r7, r7, r4, ror #17
   29514:	eor	r7, r7, r4, ror #9
   29518:	mov	lr, r7
   2951c:	orr	r7, r8, r9
   29520:	and	r4, r7, r6
   29524:	and	r7, r8, r9
   29528:	orr	r7, r4, r7
   2952c:	ldr	r4, [sp, #24]
   29530:	str	lr, [sp, #40]	; 0x28
   29534:	eor	r4, r4, lr
   29538:	add	sl, r4, sl
   2953c:	add	sl, r7, sl
   29540:	eor	r7, fp, r0
   29544:	add	r7, r7, sl
   29548:	ldr	sl, [sp, #24]
   2954c:	add	r2, sl, r2
   29550:	add	r0, r2, r0
   29554:	eor	r2, r5, r3
   29558:	and	r2, r2, r1
   2955c:	eor	r2, r2, r3
   29560:	add	r2, r2, r0
   29564:	ror	r8, r8, #23
   29568:	ror	r0, r5, #13
   2956c:	ror	r4, r2, #15
   29570:	eor	r4, r4, r2, ror #23
   29574:	eor	r2, r2, r4
   29578:	ror	fp, r7, #20
   2957c:	ldr	r5, [sp, #108]	; 0x6c
   29580:	add	sl, fp, r5
   29584:	add	sl, sl, r2
   29588:	ror	sl, sl, #25
   2958c:	ldr	r4, [sp, #184]	; 0xb8
   29590:	ldr	r5, [sp, #16]
   29594:	eor	r4, r4, r5
   29598:	ldr	r5, [sp, #32]
   2959c:	eor	r4, r4, r5, ror #17
   295a0:	mov	r5, ip
   295a4:	ldr	ip, [sp, #4]
   295a8:	eor	r5, r5, ip, ror #25
   295ac:	eor	r5, r5, r4
   295b0:	eor	r5, r5, r4, ror #17
   295b4:	eor	r4, r5, r4, ror #9
   295b8:	mov	lr, r4
   295bc:	orr	r5, r6, r8
   295c0:	and	r4, r5, r7
   295c4:	and	r5, r6, r8
   295c8:	orr	r5, r4, r5
   295cc:	ldr	ip, [sp, #28]
   295d0:	mov	r4, ip
   295d4:	str	lr, [sp, #44]	; 0x2c
   295d8:	eor	r4, r4, lr
   295dc:	add	r9, r4, r9
   295e0:	add	r9, r5, r9
   295e4:	eor	r5, fp, sl
   295e8:	add	r5, r5, r9
   295ec:	add	r3, ip, r3
   295f0:	add	sl, r3, sl
   295f4:	eor	r3, r1, r0
   295f8:	and	r3, r3, r2
   295fc:	eor	r3, r3, r0
   29600:	add	r3, r3, sl
   29604:	ror	sl, r6, #23
   29608:	ror	r1, r1, #13
   2960c:	ror	r4, r3, #15
   29610:	eor	r4, r4, r3, ror #23
   29614:	eor	r3, r3, r4
   29618:	ror	r4, r5, #20
   2961c:	movw	r9, #15596	; 0x3cec
   29620:	movt	r9, #21460	; 0x53d4
   29624:	add	r9, r4, r9
   29628:	add	r9, r9, r3
   2962c:	ror	r9, r9, #25
   29630:	ldr	r6, [sp, #188]	; 0xbc
   29634:	ldr	ip, [sp, #20]
   29638:	eor	r6, r6, ip
   2963c:	ldr	lr, [sp, #36]	; 0x24
   29640:	eor	r6, r6, lr, ror #17
   29644:	ldr	ip, [sp, #24]
   29648:	ldr	fp, [sp, #8]
   2964c:	eor	fp, ip, fp, ror #25
   29650:	eor	fp, fp, r6
   29654:	eor	fp, fp, r6, ror #17
   29658:	eor	r6, fp, r6, ror #9
   2965c:	mov	ip, r6
   29660:	orr	fp, r7, sl
   29664:	and	r6, fp, r5
   29668:	and	fp, r7, sl
   2966c:	orr	fp, r6, fp
   29670:	ldr	lr, [sp, #32]
   29674:	mov	r6, lr
   29678:	str	ip, [sp, #48]	; 0x30
   2967c:	eor	r6, r6, ip
   29680:	add	r8, r6, r8
   29684:	add	r8, fp, r8
   29688:	eor	r4, r4, r9
   2968c:	add	r4, r4, r8
   29690:	add	r0, lr, r0
   29694:	add	r9, r0, r9
   29698:	eor	r0, r2, r1
   2969c:	and	r0, r0, r3
   296a0:	eor	r0, r0, r1
   296a4:	add	r0, r0, r9
   296a8:	ror	r7, r7, #23
   296ac:	ror	r2, r2, #13
   296b0:	str	r2, [sp, #64]	; 0x40
   296b4:	ror	r6, r0, #15
   296b8:	eor	r6, r6, r0, ror #23
   296bc:	eor	r0, r0, r6
   296c0:	ror	r8, r4, #20
   296c4:	ldr	r2, [sp, #112]	; 0x70
   296c8:	add	r9, r8, r2
   296cc:	add	r9, r9, r0
   296d0:	ror	r9, r9, #25
   296d4:	ldr	r6, [sp, #56]	; 0x38
   296d8:	ldr	lr, [sp]
   296dc:	eor	lr, lr, r6
   296e0:	ldr	r6, [sp, #40]	; 0x28
   296e4:	eor	lr, lr, r6, ror #17
   296e8:	ldr	ip, [sp, #28]
   296ec:	ldr	fp, [sp, #52]	; 0x34
   296f0:	eor	r6, ip, fp, ror #25
   296f4:	eor	r6, r6, lr
   296f8:	eor	r6, r6, lr, ror #17
   296fc:	eor	r6, r6, lr, ror #9
   29700:	mov	r2, r6
   29704:	orr	lr, r5, r7
   29708:	and	r6, lr, r4
   2970c:	and	lr, r5, r7
   29710:	orr	lr, r6, lr
   29714:	ldr	ip, [sp, #36]	; 0x24
   29718:	mov	r6, ip
   2971c:	str	r2, [sp]
   29720:	eor	r6, r6, r2
   29724:	add	r6, r6, sl
   29728:	add	r6, lr, r6
   2972c:	eor	r8, r8, r9
   29730:	add	r8, r8, r6
   29734:	add	r1, ip, r1
   29738:	add	r9, r1, r9
   2973c:	ldr	r2, [sp, #64]	; 0x40
   29740:	eor	r1, r3, r2
   29744:	and	r1, r1, r0
   29748:	eor	r1, r1, r2
   2974c:	add	r1, r1, r9
   29750:	ror	r5, r5, #23
   29754:	ror	r3, r3, #13
   29758:	ror	lr, r1, #15
   2975c:	eor	lr, lr, r1, ror #23
   29760:	eor	r1, r1, lr
   29764:	ror	lr, r8, #20
   29768:	movw	r6, #62385	; 0xf3b1
   2976c:	movt	r6, #20304	; 0x4f50
   29770:	add	r6, lr, r6
   29774:	add	r6, r6, r1
   29778:	ror	r6, r6, #25
   2977c:	ldr	sl, [sp, #60]	; 0x3c
   29780:	ldr	ip, [sp, #4]
   29784:	eor	ip, ip, sl
   29788:	ldr	r9, [sp, #44]	; 0x2c
   2978c:	eor	ip, ip, r9, ror #17
   29790:	ldr	sl, [sp, #32]
   29794:	ldr	r9, [sp, #12]
   29798:	eor	r9, sl, r9, ror #25
   2979c:	eor	r9, r9, ip
   297a0:	eor	r9, r9, ip, ror #17
   297a4:	eor	r2, r9, ip, ror #9
   297a8:	orr	r9, r4, r5
   297ac:	and	ip, r9, r8
   297b0:	and	r9, r4, r5
   297b4:	orr	r9, ip, r9
   297b8:	ldr	sl, [sp, #40]	; 0x28
   297bc:	str	r2, [sp, #4]
   297c0:	eor	ip, sl, r2
   297c4:	add	r7, ip, r7
   297c8:	add	r7, r9, r7
   297cc:	eor	lr, lr, r6
   297d0:	add	r9, lr, r7
   297d4:	ldr	r2, [sp, #64]	; 0x40
   297d8:	add	r2, sl, r2
   297dc:	add	r6, r2, r6
   297e0:	eor	ip, r0, r3
   297e4:	and	ip, ip, r1
   297e8:	eor	ip, ip, r3
   297ec:	add	ip, ip, r6
   297f0:	ror	r4, r4, #23
   297f4:	ror	r2, r0, #13
   297f8:	str	r2, [sp, #64]	; 0x40
   297fc:	ror	r2, ip, #15
   29800:	eor	r2, r2, ip, ror #23
   29804:	eor	ip, ip, r2
   29808:	ror	r2, r9, #20
   2980c:	ldr	r0, [sp, #116]	; 0x74
   29810:	add	r6, r2, r0
   29814:	add	r6, r6, ip
   29818:	ror	r6, r6, #25
   2981c:	ldr	lr, [sp, #8]
   29820:	ldr	r7, [sp, #24]
   29824:	eor	lr, lr, r7
   29828:	ldr	r7, [sp, #48]	; 0x30
   2982c:	eor	lr, lr, r7, ror #17
   29830:	ldr	sl, [sp, #36]	; 0x24
   29834:	ldr	r7, [sp, #16]
   29838:	eor	r7, sl, r7, ror #25
   2983c:	eor	r7, r7, lr
   29840:	eor	r7, r7, lr, ror #17
   29844:	eor	lr, r7, lr, ror #9
   29848:	mov	r0, lr
   2984c:	orr	r7, r8, r4
   29850:	and	lr, r7, r9
   29854:	and	r7, r8, r4
   29858:	orr	r7, lr, r7
   2985c:	ldr	sl, [sp, #44]	; 0x2c
   29860:	mov	lr, sl
   29864:	str	r0, [sp, #8]
   29868:	eor	lr, lr, r0
   2986c:	add	r5, lr, r5
   29870:	add	r5, r7, r5
   29874:	eor	r2, r2, r6
   29878:	add	r7, r2, r5
   2987c:	add	r3, sl, r3
   29880:	add	r6, r3, r6
   29884:	ldr	r3, [sp, #64]	; 0x40
   29888:	eor	r5, r1, r3
   2988c:	and	r5, r5, ip
   29890:	eor	r5, r5, r3
   29894:	add	r5, r5, r6
   29898:	ror	r8, r8, #23
   2989c:	ror	r1, r1, #13
   298a0:	ror	r3, r5, #15
   298a4:	eor	r3, r3, r5, ror #23
   298a8:	eor	r5, r5, r3
   298ac:	ror	r3, r7, #20
   298b0:	movw	sl, #52933	; 0xcec5
   298b4:	movt	sl, #15683	; 0x3d43
   298b8:	add	sl, r3, sl
   298bc:	add	sl, sl, r5
   298c0:	ror	sl, sl, #25
   298c4:	ldr	r2, [sp, #28]
   298c8:	eor	r6, fp, r2
   298cc:	ldr	lr, [sp]
   298d0:	eor	r6, r6, lr, ror #17
   298d4:	ldr	lr, [sp, #40]	; 0x28
   298d8:	ldr	fp, [sp, #20]
   298dc:	eor	r2, lr, fp, ror #25
   298e0:	eor	r2, r2, r6
   298e4:	eor	r2, r2, r6, ror #17
   298e8:	eor	r0, r2, r6, ror #9
   298ec:	orr	lr, r9, r8
   298f0:	and	r2, lr, r7
   298f4:	and	lr, r9, r8
   298f8:	orr	lr, r2, lr
   298fc:	ldr	r6, [sp, #48]	; 0x30
   29900:	str	r0, [sp, #52]	; 0x34
   29904:	eor	r2, r6, r0
   29908:	add	r4, r2, r4
   2990c:	add	r4, lr, r4
   29910:	eor	r3, r3, sl
   29914:	add	lr, r3, r4
   29918:	ldr	r3, [sp, #64]	; 0x40
   2991c:	add	r0, r6, r3
   29920:	add	sl, r0, sl
   29924:	eor	r0, ip, r1
   29928:	and	r0, r0, r5
   2992c:	eor	r0, r0, r1
   29930:	add	r0, r0, sl
   29934:	ror	r6, r9, #23
   29938:	ror	ip, ip, #13
   2993c:	ror	r3, r0, #15
   29940:	eor	r3, r3, r0, ror #23
   29944:	eor	r0, r0, r3
   29948:	ror	r2, lr, #20
   2994c:	movw	r4, #40330	; 0x9d8a
   29950:	movt	r4, #31367	; 0x7a87
   29954:	add	r4, r2, r4
   29958:	add	r4, r4, r0
   2995c:	ror	r4, r4, #25
   29960:	ldr	r9, [sp, #12]
   29964:	ldr	r3, [sp, #32]
   29968:	eor	sl, r9, r3
   2996c:	ldr	r9, [sp, #4]
   29970:	eor	sl, sl, r9, ror #17
   29974:	ldr	r3, [sp, #44]	; 0x2c
   29978:	ldr	r9, [sp, #56]	; 0x38
   2997c:	eor	r3, r3, r9, ror #25
   29980:	eor	r3, r3, sl
   29984:	eor	r3, r3, sl, ror #17
   29988:	eor	r9, r3, sl, ror #9
   2998c:	mov	fp, r9
   29990:	orr	r9, r7, r6
   29994:	and	r3, r9, lr
   29998:	and	r9, r7, r6
   2999c:	orr	r9, r3, r9
   299a0:	ldr	sl, [sp]
   299a4:	mov	r3, sl
   299a8:	str	fp, [sp, #12]
   299ac:	eor	r3, r3, fp
   299b0:	add	r8, r3, r8
   299b4:	add	r8, r9, r8
   299b8:	eor	r2, r2, r4
   299bc:	add	r2, r2, r8
   299c0:	add	r1, sl, r1
   299c4:	add	r4, r1, r4
   299c8:	eor	r3, r5, ip
   299cc:	and	r3, r3, r0
   299d0:	eor	r3, r3, ip
   299d4:	add	r4, r3, r4
   299d8:	ror	r7, r7, #23
   299dc:	ror	r5, r5, #13
   299e0:	ror	r3, r4, #15
   299e4:	eor	r3, r3, r4, ror #23
   299e8:	eor	r4, r4, r3
   299ec:	ror	r1, r2, #20
   299f0:	movw	r8, #15124	; 0x3b14
   299f4:	movt	r8, #62735	; 0xf50f
   299f8:	add	r8, r1, r8
   299fc:	add	r8, r8, r4
   29a00:	ror	r8, r8, #25
   29a04:	ldr	r3, [sp, #16]
   29a08:	ldr	r9, [sp, #36]	; 0x24
   29a0c:	eor	r9, r3, r9
   29a10:	ldr	r3, [sp, #8]
   29a14:	eor	r9, r9, r3, ror #17
   29a18:	ldr	r3, [sp, #48]	; 0x30
   29a1c:	ldr	sl, [sp, #60]	; 0x3c
   29a20:	eor	r3, r3, sl, ror #25
   29a24:	eor	r3, r3, r9
   29a28:	eor	r3, r3, r9, ror #17
   29a2c:	eor	fp, r3, r9, ror #9
   29a30:	orr	r3, lr, r7
   29a34:	and	r9, r3, r2
   29a38:	and	r3, lr, r7
   29a3c:	orr	r3, r9, r3
   29a40:	ldr	sl, [sp, #4]
   29a44:	mov	r9, sl
   29a48:	str	fp, [sp, #16]
   29a4c:	eor	r9, r9, fp
   29a50:	add	r9, r9, r6
   29a54:	add	r9, r3, r9
   29a58:	eor	r3, r1, r8
   29a5c:	add	r3, r3, r9
   29a60:	add	ip, sl, ip
   29a64:	add	r8, ip, r8
   29a68:	eor	ip, r0, r5
   29a6c:	and	ip, ip, r4
   29a70:	eor	ip, ip, r5
   29a74:	add	ip, ip, r8
   29a78:	ror	lr, lr, #23
   29a7c:	ror	r0, r0, #13
   29a80:	ror	r1, ip, #15
   29a84:	eor	r1, r1, ip, ror #23
   29a88:	eor	ip, ip, r1
   29a8c:	ror	r6, r3, #20
   29a90:	movw	r9, #30249	; 0x7629
   29a94:	movt	r9, #59934	; 0xea1e
   29a98:	add	r9, r6, r9
   29a9c:	add	r9, r9, ip
   29aa0:	ror	r9, r9, #25
   29aa4:	ldr	fp, [sp, #20]
   29aa8:	ldr	r1, [sp, #40]	; 0x28
   29aac:	eor	r8, fp, r1
   29ab0:	ldr	fp, [sp, #52]	; 0x34
   29ab4:	eor	r8, r8, fp, ror #17
   29ab8:	ldr	fp, [sp]
   29abc:	ldr	r1, [sp, #24]
   29ac0:	eor	r1, fp, r1, ror #25
   29ac4:	eor	r1, r1, r8
   29ac8:	eor	r1, r1, r8, ror #17
   29acc:	eor	r8, r1, r8, ror #9
   29ad0:	mov	sl, r8
   29ad4:	orr	r8, r2, lr
   29ad8:	and	r1, r8, r3
   29adc:	and	r8, r2, lr
   29ae0:	orr	r8, r1, r8
   29ae4:	ldr	fp, [sp, #8]
   29ae8:	str	sl, [sp, #20]
   29aec:	eor	r1, fp, sl
   29af0:	add	r7, r1, r7
   29af4:	add	r7, r8, r7
   29af8:	eor	r6, r6, r9
   29afc:	add	r8, r6, r7
   29b00:	add	r5, fp, r5
   29b04:	add	r9, r5, r9
   29b08:	eor	r5, r4, r0
   29b0c:	and	r5, r5, ip
   29b10:	eor	r5, r5, r0
   29b14:	add	r5, r5, r9
   29b18:	ror	r2, r2, #23
   29b1c:	ror	fp, r4, #13
   29b20:	ror	r1, r5, #15
   29b24:	eor	r1, r1, r5, ror #23
   29b28:	eor	r5, r5, r1
   29b2c:	ror	r1, r8, #20
   29b30:	movw	sl, #60499	; 0xec53
   29b34:	movt	sl, #54332	; 0xd43c
   29b38:	add	sl, r1, sl
   29b3c:	add	sl, sl, r5
   29b40:	ror	sl, sl, #25
   29b44:	ldr	r4, [sp, #56]	; 0x38
   29b48:	ldr	r6, [sp, #44]	; 0x2c
   29b4c:	eor	r4, r4, r6
   29b50:	ldr	r7, [sp, #12]
   29b54:	eor	r6, r4, r7, ror #17
   29b58:	ldr	r4, [sp, #4]
   29b5c:	ldr	r7, [sp, #28]
   29b60:	eor	r4, r4, r7, ror #25
   29b64:	eor	r4, r4, r6
   29b68:	eor	r4, r4, r6, ror #17
   29b6c:	eor	r7, r4, r6, ror #9
   29b70:	orr	r6, r3, r2
   29b74:	and	r4, r6, r8
   29b78:	and	r6, r3, r2
   29b7c:	orr	r6, r4, r6
   29b80:	ldr	r9, [sp, #52]	; 0x34
   29b84:	str	r7, [sp, #56]	; 0x38
   29b88:	eor	r4, r9, r7
   29b8c:	add	lr, r4, lr
   29b90:	add	lr, r6, lr
   29b94:	eor	r1, r1, sl
   29b98:	add	r1, r1, lr
   29b9c:	add	r0, r9, r0
   29ba0:	add	sl, r0, sl
   29ba4:	eor	r0, ip, fp
   29ba8:	and	r0, r0, r5
   29bac:	eor	r0, r0, fp
   29bb0:	add	r0, r0, sl
   29bb4:	ror	r3, r3, #23
   29bb8:	ror	ip, ip, #13
   29bbc:	ror	lr, r0, #15
   29bc0:	eor	lr, lr, r0, ror #23
   29bc4:	eor	r0, r0, lr
   29bc8:	ror	lr, r1, #20
   29bcc:	movw	r7, #55463	; 0xd8a7
   29bd0:	movt	r7, #43129	; 0xa879
   29bd4:	add	r7, lr, r7
   29bd8:	add	r7, r7, r0
   29bdc:	ror	r7, r7, #25
   29be0:	ldr	r4, [sp, #60]	; 0x3c
   29be4:	ldr	r6, [sp, #48]	; 0x30
   29be8:	eor	r6, r4, r6
   29bec:	ldr	r4, [sp, #16]
   29bf0:	eor	sl, r6, r4, ror #17
   29bf4:	ldr	r9, [sp, #8]
   29bf8:	ldr	r4, [sp, #32]
   29bfc:	eor	r4, r9, r4, ror #25
   29c00:	eor	r4, r4, sl
   29c04:	eor	r4, r4, sl, ror #17
   29c08:	eor	r9, r4, sl, ror #9
   29c0c:	orr	r6, r8, r3
   29c10:	and	r4, r6, r1
   29c14:	and	r6, r8, r3
   29c18:	orr	r6, r4, r6
   29c1c:	ldr	sl, [sp, #12]
   29c20:	mov	r4, sl
   29c24:	str	r9, [sp, #64]	; 0x40
   29c28:	eor	r4, r4, r9
   29c2c:	add	r2, r4, r2
   29c30:	add	r2, r6, r2
   29c34:	eor	lr, lr, r7
   29c38:	add	lr, lr, r2
   29c3c:	add	r2, sl, fp
   29c40:	add	r7, r2, r7
   29c44:	eor	r2, r5, ip
   29c48:	and	r2, r2, r0
   29c4c:	eor	r2, r2, ip
   29c50:	add	r2, r2, r7
   29c54:	ror	r6, r8, #23
   29c58:	ror	r5, r5, #13
   29c5c:	ror	r4, r2, #15
   29c60:	eor	r4, r4, r2, ror #23
   29c64:	eor	r2, r2, r4
   29c68:	ror	r4, lr, #20
   29c6c:	movw	r7, #45391	; 0xb14f
   29c70:	movt	r7, #20723	; 0x50f3
   29c74:	add	r7, r4, r7
   29c78:	add	r7, r7, r2
   29c7c:	ror	r7, r7, #25
   29c80:	ldr	r8, [sp, #24]
   29c84:	ldr	fp, [sp]
   29c88:	eor	sl, r8, fp
   29c8c:	ldr	r8, [sp, #20]
   29c90:	eor	sl, sl, r8, ror #17
   29c94:	ldr	r8, [sp, #52]	; 0x34
   29c98:	ldr	r9, [sp, #36]	; 0x24
   29c9c:	eor	r8, r8, r9, ror #25
   29ca0:	eor	r8, r8, sl
   29ca4:	eor	r8, r8, sl, ror #17
   29ca8:	eor	r8, r8, sl, ror #9
   29cac:	mov	sl, r8
   29cb0:	orr	r9, r1, r6
   29cb4:	and	r8, r9, lr
   29cb8:	and	r9, r1, r6
   29cbc:	orr	r9, r8, r9
   29cc0:	ldr	fp, [sp, #16]
   29cc4:	mov	r8, fp
   29cc8:	str	sl, [sp, #24]
   29ccc:	eor	r8, r8, sl
   29cd0:	add	r3, r8, r3
   29cd4:	add	r3, r9, r3
   29cd8:	eor	r4, r4, r7
   29cdc:	add	r4, r4, r3
   29ce0:	add	ip, fp, ip
   29ce4:	add	r7, ip, r7
   29ce8:	eor	r3, r0, r5
   29cec:	and	r3, r3, r2
   29cf0:	eor	r3, r3, r5
   29cf4:	add	r3, r3, r7
   29cf8:	ror	r1, r1, #23
   29cfc:	ror	fp, r0, #13
   29d00:	ror	r0, r3, #15
   29d04:	eor	r0, r0, r3, ror #23
   29d08:	eor	r3, r3, r0
   29d0c:	ror	ip, r4, #20
   29d10:	movw	sl, #25246	; 0x629e
   29d14:	movt	sl, #41447	; 0xa1e7
   29d18:	add	sl, ip, sl
   29d1c:	add	sl, sl, r3
   29d20:	ror	sl, sl, #25
   29d24:	ldr	r0, [sp, #28]
   29d28:	ldr	r7, [sp, #4]
   29d2c:	eor	r9, r0, r7
   29d30:	ldr	r0, [sp, #56]	; 0x38
   29d34:	eor	r9, r9, r0, ror #17
   29d38:	ldr	r8, [sp, #12]
   29d3c:	ldr	r0, [sp, #40]	; 0x28
   29d40:	eor	r0, r8, r0, ror #25
   29d44:	eor	r0, r0, r9
   29d48:	eor	r0, r0, r9, ror #17
   29d4c:	eor	r0, r0, r9, ror #9
   29d50:	mov	r8, r0
   29d54:	orr	r0, lr, r1
   29d58:	and	r7, r0, r4
   29d5c:	and	r0, lr, r1
   29d60:	orr	r0, r7, r0
   29d64:	ldr	r7, [sp, #20]
   29d68:	str	r8, [sp, #28]
   29d6c:	eor	r8, r7, r8
   29d70:	add	r8, r8, r6
   29d74:	add	r8, r0, r8
   29d78:	eor	ip, ip, sl
   29d7c:	add	ip, ip, r8
   29d80:	add	r5, r7, r5
   29d84:	add	sl, r5, sl
   29d88:	eor	r5, r2, fp
   29d8c:	and	r5, r5, r3
   29d90:	eor	r5, r5, fp
   29d94:	add	r5, r5, sl
   29d98:	ror	lr, lr, #23
   29d9c:	ror	r2, r2, #13
   29da0:	ror	r0, r5, #15
   29da4:	eor	r0, r0, r5, ror #23
   29da8:	eor	r5, r5, r0
   29dac:	ror	r7, ip, #20
   29db0:	movw	r9, #50493	; 0xc53d
   29db4:	movt	r9, #17358	; 0x43ce
   29db8:	add	r9, r7, r9
   29dbc:	add	r9, r9, r5
   29dc0:	ror	r9, r9, #25
   29dc4:	ldr	sl, [sp, #32]
   29dc8:	ldr	r8, [sp, #8]
   29dcc:	eor	r8, sl, r8
   29dd0:	ldr	r0, [sp, #64]	; 0x40
   29dd4:	eor	r8, r8, r0, ror #17
   29dd8:	ldr	r0, [sp, #16]
   29ddc:	ldr	r6, [sp, #44]	; 0x2c
   29de0:	eor	r0, r0, r6, ror #25
   29de4:	eor	r0, r0, r8
   29de8:	eor	r0, r0, r8, ror #17
   29dec:	eor	r6, r0, r8, ror #9
   29df0:	mov	r8, r6
   29df4:	orr	r6, r4, lr
   29df8:	and	r0, r6, ip
   29dfc:	and	r6, r4, lr
   29e00:	orr	r6, r0, r6
   29e04:	ldr	sl, [sp, #56]	; 0x38
   29e08:	str	r8, [sp, #32]
   29e0c:	eor	r0, sl, r8
   29e10:	add	r1, r0, r1
   29e14:	add	r1, r6, r1
   29e18:	eor	r7, r7, r9
   29e1c:	add	r8, r7, r1
   29e20:	add	r1, sl, fp
   29e24:	add	r9, r1, r9
   29e28:	eor	r1, r3, r2
   29e2c:	and	r1, r1, r5
   29e30:	eor	r1, r1, r2
   29e34:	add	r1, r1, r9
   29e38:	ror	r9, r4, #23
   29e3c:	ror	r3, r3, #13
   29e40:	ror	r0, r1, #15
   29e44:	eor	r0, r0, r1, ror #23
   29e48:	eor	r1, r1, r0
   29e4c:	ror	r6, r8, #20
   29e50:	movw	r7, #35450	; 0x8a7a
   29e54:	movt	r7, #34717	; 0x879d
   29e58:	add	r7, r6, r7
   29e5c:	add	r7, r7, r1
   29e60:	ror	r7, r7, #25
   29e64:	ldr	sl, [sp, #36]	; 0x24
   29e68:	ldr	r0, [sp, #52]	; 0x34
   29e6c:	eor	fp, sl, r0
   29e70:	ldr	sl, [sp, #24]
   29e74:	eor	fp, fp, sl, ror #17
   29e78:	ldr	r4, [sp, #20]
   29e7c:	ldr	sl, [sp, #48]	; 0x30
   29e80:	eor	r0, r4, sl, ror #25
   29e84:	eor	r0, r0, fp
   29e88:	eor	r0, r0, fp, ror #17
   29e8c:	eor	r4, r0, fp, ror #9
   29e90:	mov	sl, r4
   29e94:	orr	r4, ip, r9
   29e98:	and	r0, r4, r8
   29e9c:	and	r4, ip, r9
   29ea0:	orr	r4, r0, r4
   29ea4:	ldr	fp, [sp, #64]	; 0x40
   29ea8:	str	sl, [sp, #36]	; 0x24
   29eac:	eor	r0, fp, sl
   29eb0:	add	lr, r0, lr
   29eb4:	add	lr, r4, lr
   29eb8:	eor	r6, r6, r7
   29ebc:	add	r6, r6, lr
   29ec0:	add	r2, fp, r2
   29ec4:	add	r7, r2, r7
   29ec8:	eor	r2, r5, r3
   29ecc:	and	r2, r2, r1
   29ed0:	eor	r2, r2, r3
   29ed4:	add	r2, r2, r7
   29ed8:	ror	ip, ip, #23
   29edc:	ror	r0, r5, #13
   29ee0:	ror	lr, r2, #15
   29ee4:	eor	lr, lr, r2, ror #23
   29ee8:	eor	r2, r2, lr
   29eec:	ror	lr, r6, #20
   29ef0:	movw	sl, #5365	; 0x14f5
   29ef4:	movt	sl, #3899	; 0xf3b
   29ef8:	add	sl, lr, sl
   29efc:	add	sl, sl, r2
   29f00:	ror	sl, sl, #25
   29f04:	ldr	r4, [sp, #40]	; 0x28
   29f08:	ldr	r5, [sp, #12]
   29f0c:	eor	r4, r4, r5
   29f10:	ldr	r5, [sp, #28]
   29f14:	eor	r4, r4, r5, ror #17
   29f18:	ldr	r5, [sp, #56]	; 0x38
   29f1c:	ldr	fp, [sp]
   29f20:	eor	r5, r5, fp, ror #25
   29f24:	eor	r5, r5, r4
   29f28:	eor	r5, r5, r4, ror #17
   29f2c:	eor	r5, r5, r4, ror #9
   29f30:	mov	fp, r5
   29f34:	orr	r5, r8, ip
   29f38:	and	r4, r5, r6
   29f3c:	and	r5, r8, ip
   29f40:	orr	r5, r4, r5
   29f44:	ldr	r7, [sp, #24]
   29f48:	str	fp, [sp, #40]	; 0x28
   29f4c:	eor	r4, r7, fp
   29f50:	add	r4, r4, r9
   29f54:	add	r4, r5, r4
   29f58:	eor	lr, lr, sl
   29f5c:	add	lr, lr, r4
   29f60:	add	r3, r7, r3
   29f64:	add	sl, r3, sl
   29f68:	eor	r3, r1, r0
   29f6c:	and	r3, r3, r2
   29f70:	eor	r3, r3, r0
   29f74:	add	r3, r3, sl
   29f78:	ror	r8, r8, #23
   29f7c:	ror	r1, r1, #13
   29f80:	ror	r4, r3, #15
   29f84:	eor	r4, r4, r3, ror #23
   29f88:	eor	r3, r3, r4
   29f8c:	ror	r9, lr, #20
   29f90:	movw	sl, #10730	; 0x29ea
   29f94:	movt	sl, #7798	; 0x1e76
   29f98:	add	sl, r9, sl
   29f9c:	add	sl, sl, r3
   29fa0:	ror	sl, sl, #25
   29fa4:	ldr	r4, [sp, #44]	; 0x2c
   29fa8:	ldr	r5, [sp, #16]
   29fac:	eor	r5, r4, r5
   29fb0:	ldr	r4, [sp, #32]
   29fb4:	eor	r5, r5, r4, ror #17
   29fb8:	ldr	r4, [sp, #64]	; 0x40
   29fbc:	ldr	r7, [sp, #4]
   29fc0:	eor	r4, r4, r7, ror #25
   29fc4:	eor	r4, r4, r5
   29fc8:	eor	r4, r4, r5, ror #17
   29fcc:	eor	r5, r4, r5, ror #9
   29fd0:	mov	fp, r5
   29fd4:	orr	r5, r6, r8
   29fd8:	and	r4, r5, lr
   29fdc:	and	r5, r6, r8
   29fe0:	orr	r5, r4, r5
   29fe4:	ldr	r7, [sp, #28]
   29fe8:	mov	r4, r7
   29fec:	str	fp, [sp, #44]	; 0x2c
   29ff0:	eor	r4, r4, fp
   29ff4:	add	ip, r4, ip
   29ff8:	add	ip, r5, ip
   29ffc:	eor	r9, r9, sl
   2a000:	add	r9, r9, ip
   2a004:	add	r0, r7, r0
   2a008:	add	sl, r0, sl
   2a00c:	eor	r0, r2, r1
   2a010:	and	r0, r0, r3
   2a014:	eor	r0, r0, r1
   2a018:	add	r0, r0, sl
   2a01c:	ror	r4, r6, #23
   2a020:	ror	r2, r2, #13
   2a024:	ror	ip, r0, #15
   2a028:	eor	ip, ip, r0, ror #23
   2a02c:	eor	r0, r0, ip
   2a030:	ror	ip, r9, #20
   2a034:	movw	r5, #21460	; 0x53d4
   2a038:	movt	r5, #15596	; 0x3cec
   2a03c:	add	r5, ip, r5
   2a040:	add	r5, r5, r0
   2a044:	ror	r5, r5, #25
   2a048:	ldr	r6, [sp, #48]	; 0x30
   2a04c:	ldr	sl, [sp, #20]
   2a050:	eor	fp, r6, sl
   2a054:	ldr	r6, [sp, #36]	; 0x24
   2a058:	eor	fp, fp, r6, ror #17
   2a05c:	ldr	r7, [sp, #24]
   2a060:	ldr	r6, [sp, #8]
   2a064:	eor	r6, r7, r6, ror #25
   2a068:	eor	r6, r6, fp
   2a06c:	eor	r6, r6, fp, ror #17
   2a070:	eor	r6, r6, fp, ror #9
   2a074:	mov	fp, r6
   2a078:	orr	r7, lr, r4
   2a07c:	and	r6, r7, r9
   2a080:	and	r7, lr, r4
   2a084:	orr	r7, r6, r7
   2a088:	ldr	sl, [sp, #32]
   2a08c:	mov	r6, sl
   2a090:	str	fp, [sp, #48]	; 0x30
   2a094:	eor	r6, r6, fp
   2a098:	add	r8, r6, r8
   2a09c:	add	r8, r7, r8
   2a0a0:	eor	ip, ip, r5
   2a0a4:	add	r7, ip, r8
   2a0a8:	add	r1, sl, r1
   2a0ac:	add	r5, r1, r5
   2a0b0:	eor	r1, r3, r2
   2a0b4:	and	r1, r1, r0
   2a0b8:	eor	r1, r1, r2
   2a0bc:	add	r1, r1, r5
   2a0c0:	ror	lr, lr, #23
   2a0c4:	ror	r3, r3, #13
   2a0c8:	ror	ip, r1, #15
   2a0cc:	eor	ip, ip, r1, ror #23
   2a0d0:	eor	r1, r1, ip
   2a0d4:	ror	r8, r7, #20
   2a0d8:	movw	ip, #42920	; 0xa7a8
   2a0dc:	movt	ip, #31192	; 0x79d8
   2a0e0:	add	ip, r8, ip
   2a0e4:	add	ip, ip, r1
   2a0e8:	ror	ip, ip, #25
   2a0ec:	ldr	fp, [sp]
   2a0f0:	ldr	r6, [sp, #56]	; 0x38
   2a0f4:	eor	r5, fp, r6
   2a0f8:	ldr	fp, [sp, #40]	; 0x28
   2a0fc:	eor	r5, r5, fp, ror #17
   2a100:	ldr	fp, [sp, #28]
   2a104:	ldr	sl, [sp, #52]	; 0x34
   2a108:	eor	r6, fp, sl, ror #25
   2a10c:	eor	r6, r6, r5
   2a110:	eor	r6, r6, r5, ror #17
   2a114:	eor	r5, r6, r5, ror #9
   2a118:	mov	sl, r5
   2a11c:	orr	r5, r9, lr
   2a120:	and	r6, r5, r7
   2a124:	and	r5, r9, lr
   2a128:	orr	r5, r6, r5
   2a12c:	ldr	fp, [sp, #36]	; 0x24
   2a130:	str	sl, [sp, #60]	; 0x3c
   2a134:	eor	r6, fp, sl
   2a138:	add	r6, r6, r4
   2a13c:	add	r6, r5, r6
   2a140:	eor	r8, r8, ip
   2a144:	add	r6, r8, r6
   2a148:	add	r2, fp, r2
   2a14c:	add	ip, r2, ip
   2a150:	eor	r4, r0, r3
   2a154:	and	r4, r4, r1
   2a158:	eor	r4, r4, r3
   2a15c:	add	r4, r4, ip
   2a160:	ror	r5, r9, #23
   2a164:	ror	r0, r0, #13
   2a168:	ror	r2, r4, #15
   2a16c:	eor	r2, r2, r4, ror #23
   2a170:	eor	r4, r4, r2
   2a174:	ror	fp, r6, #20
   2a178:	movw	sl, #20304	; 0x4f50
   2a17c:	movt	sl, #62385	; 0xf3b1
   2a180:	add	sl, fp, sl
   2a184:	add	sl, sl, r4
   2a188:	ror	sl, sl, #25
   2a18c:	ldr	r2, [sp, #4]
   2a190:	ldr	ip, [sp, #64]	; 0x40
   2a194:	eor	r2, r2, ip
   2a198:	ldr	ip, [sp, #44]	; 0x2c
   2a19c:	eor	r2, r2, ip, ror #17
   2a1a0:	ldr	r8, [sp, #32]
   2a1a4:	ldr	ip, [sp, #12]
   2a1a8:	eor	ip, r8, ip, ror #25
   2a1ac:	eor	ip, ip, r2
   2a1b0:	eor	ip, ip, r2, ror #17
   2a1b4:	eor	r2, ip, r2, ror #9
   2a1b8:	orr	ip, r7, r5
   2a1bc:	and	r8, ip, r6
   2a1c0:	and	ip, r7, r5
   2a1c4:	orr	ip, r8, ip
   2a1c8:	ldr	r9, [sp, #40]	; 0x28
   2a1cc:	str	r2, [sp, #4]
   2a1d0:	eor	r2, r9, r2
   2a1d4:	add	lr, r2, lr
   2a1d8:	add	lr, ip, lr
   2a1dc:	eor	r8, fp, sl
   2a1e0:	add	r8, r8, lr
   2a1e4:	add	r3, r9, r3
   2a1e8:	add	sl, r3, sl
   2a1ec:	eor	ip, r1, r0
   2a1f0:	and	ip, ip, r4
   2a1f4:	eor	ip, ip, r0
   2a1f8:	add	ip, ip, sl
   2a1fc:	ror	sl, r7, #23
   2a200:	ror	r3, r1, #13
   2a204:	ror	r2, ip, #15
   2a208:	eor	r2, r2, ip, ror #23
   2a20c:	eor	ip, ip, r2
   2a210:	ror	fp, r8, #20
   2a214:	movw	r2, #40609	; 0x9ea1
   2a218:	movt	r2, #59234	; 0xe762
   2a21c:	add	r2, fp, r2
   2a220:	add	r2, r2, ip
   2a224:	ror	r2, r2, #25
   2a228:	ldr	r9, [sp, #8]
   2a22c:	ldr	r7, [sp, #24]
   2a230:	eor	r7, r9, r7
   2a234:	ldr	r1, [sp, #48]	; 0x30
   2a238:	eor	r7, r7, r1, ror #17
   2a23c:	ldr	r9, [sp, #36]	; 0x24
   2a240:	ldr	r1, [sp, #16]
   2a244:	eor	r9, r9, r1, ror #25
   2a248:	eor	r9, r9, r7
   2a24c:	eor	r9, r9, r7, ror #17
   2a250:	eor	r1, r9, r7, ror #9
   2a254:	mov	r7, r1
   2a258:	orr	r1, r6, sl
   2a25c:	and	r9, r1, r8
   2a260:	and	r1, r6, sl
   2a264:	orr	r1, r9, r1
   2a268:	ldr	lr, [sp, #44]	; 0x2c
   2a26c:	str	r7, [sp, #8]
   2a270:	eor	r9, lr, r7
   2a274:	add	r9, r9, r5
   2a278:	add	r9, r1, r9
   2a27c:	eor	r1, fp, r2
   2a280:	add	r9, r1, r9
   2a284:	add	r0, lr, r0
   2a288:	add	r2, r0, r2
   2a28c:	eor	r0, r4, r3
   2a290:	and	r0, r0, ip
   2a294:	eor	r0, r0, r3
   2a298:	add	r2, r0, r2
   2a29c:	ror	fp, r6, #23
   2a2a0:	ror	lr, r4, #13
   2a2a4:	ror	r0, r2, #15
   2a2a8:	eor	r0, r0, r2, ror #23
   2a2ac:	eor	r0, r0, r2
   2a2b0:	ror	r1, r9, #20
   2a2b4:	movw	r4, #15683	; 0x3d43
   2a2b8:	movt	r4, #52933	; 0xcec5
   2a2bc:	add	r4, r1, r4
   2a2c0:	add	r4, r4, r0
   2a2c4:	ror	r4, r4, #25
   2a2c8:	ldr	r2, [sp, #52]	; 0x34
   2a2cc:	ldr	r5, [sp, #28]
   2a2d0:	eor	r2, r2, r5
   2a2d4:	ldr	r6, [sp, #60]	; 0x3c
   2a2d8:	eor	r2, r2, r6, ror #17
   2a2dc:	ldr	r6, [sp, #40]	; 0x28
   2a2e0:	ldr	r5, [sp, #20]
   2a2e4:	eor	r5, r6, r5, ror #25
   2a2e8:	eor	r5, r5, r2
   2a2ec:	eor	r5, r5, r2, ror #17
   2a2f0:	eor	r2, r5, r2, ror #9
   2a2f4:	str	r2, [sp]
   2a2f8:	orr	r2, r8, fp
   2a2fc:	and	r6, r2, r9
   2a300:	and	r2, r8, fp
   2a304:	orr	r2, r6, r2
   2a308:	ldr	r5, [sp, #48]	; 0x30
   2a30c:	mov	r7, r5
   2a310:	ldr	r6, [sp]
   2a314:	eor	r7, r7, r6
   2a318:	add	r7, r7, sl
   2a31c:	add	r7, r2, r7
   2a320:	eor	r6, r1, r4
   2a324:	add	r6, r6, r7
   2a328:	add	r3, r5, r3
   2a32c:	add	r4, r3, r4
   2a330:	eor	r3, ip, lr
   2a334:	and	r3, r3, r0
   2a338:	eor	r3, r3, lr
   2a33c:	add	r3, r3, r4
   2a340:	ror	r8, r8, #23
   2a344:	ror	r5, ip, #13
   2a348:	ror	r7, r3, #15
   2a34c:	eor	r7, r7, r3, ror #23
   2a350:	eor	r7, r7, r3
   2a354:	ror	ip, r6, #20
   2a358:	ldr	r3, [sp, #72]	; 0x48
   2a35c:	add	r1, ip, r3
   2a360:	add	r1, r1, r7
   2a364:	ror	r1, r1, #25
   2a368:	ldr	sl, [sp, #12]
   2a36c:	ldr	r3, [sp, #32]
   2a370:	eor	r2, sl, r3
   2a374:	ldr	r4, [sp, #4]
   2a378:	eor	r2, r2, r4, ror #17
   2a37c:	ldr	r4, [sp, #44]	; 0x2c
   2a380:	ldr	sl, [sp, #56]	; 0x38
   2a384:	eor	r3, r4, sl, ror #25
   2a388:	eor	r3, r3, r2
   2a38c:	eor	r3, r3, r2, ror #17
   2a390:	eor	r3, r3, r2, ror #9
   2a394:	str	r3, [sp, #52]	; 0x34
   2a398:	str	r3, [sp, #144]	; 0x90
   2a39c:	orr	r2, r9, r8
   2a3a0:	and	r4, r2, r6
   2a3a4:	and	r2, r9, r8
   2a3a8:	orr	r2, r4, r2
   2a3ac:	ldr	sl, [sp, #60]	; 0x3c
   2a3b0:	mov	r3, sl
   2a3b4:	ldr	r4, [sp, #52]	; 0x34
   2a3b8:	eor	r3, r3, r4
   2a3bc:	add	fp, r3, fp
   2a3c0:	add	fp, r2, fp
   2a3c4:	eor	r4, ip, r1
   2a3c8:	add	r4, r4, fp
   2a3cc:	add	lr, sl, lr
   2a3d0:	add	r1, lr, r1
   2a3d4:	eor	lr, r0, r5
   2a3d8:	and	lr, lr, r7
   2a3dc:	eor	lr, lr, r5
   2a3e0:	add	lr, lr, r1
   2a3e4:	ror	r1, r9, #23
   2a3e8:	ror	r2, r0, #13
   2a3ec:	ror	r3, lr, #15
   2a3f0:	eor	r3, r3, lr, ror #23
   2a3f4:	eor	lr, lr, r3
   2a3f8:	ror	sl, r4, #20
   2a3fc:	ldr	r0, [sp, #76]	; 0x4c
   2a400:	add	r0, sl, r0
   2a404:	add	r0, r0, lr
   2a408:	ror	r0, r0, #25
   2a40c:	ldr	fp, [sp, #16]
   2a410:	ldr	r9, [sp, #36]	; 0x24
   2a414:	eor	r3, fp, r9
   2a418:	ldr	ip, [sp, #8]
   2a41c:	eor	r3, r3, ip, ror #17
   2a420:	ldr	ip, [sp, #48]	; 0x30
   2a424:	ldr	fp, [sp, #64]	; 0x40
   2a428:	eor	ip, ip, fp, ror #25
   2a42c:	eor	ip, ip, r3
   2a430:	eor	ip, ip, r3, ror #17
   2a434:	eor	ip, ip, r3, ror #9
   2a438:	str	ip, [sp, #12]
   2a43c:	str	ip, [sp, #148]	; 0x94
   2a440:	orr	ip, r6, r1
   2a444:	and	r3, ip, r4
   2a448:	and	ip, r6, r1
   2a44c:	orr	ip, r3, ip
   2a450:	ldr	r9, [sp, #4]
   2a454:	ldr	r3, [sp, #12]
   2a458:	eor	r3, r9, r3
   2a45c:	add	r8, r3, r8
   2a460:	add	r8, ip, r8
   2a464:	eor	ip, sl, r0
   2a468:	add	ip, ip, r8
   2a46c:	add	r5, r9, r5
   2a470:	add	r0, r5, r0
   2a474:	eor	r3, r7, r2
   2a478:	and	r3, r3, lr
   2a47c:	eor	r3, r3, r2
   2a480:	add	r0, r3, r0
   2a484:	ror	r6, r6, #23
   2a488:	ror	r3, r7, #13
   2a48c:	ror	r5, r0, #15
   2a490:	eor	r5, r5, r0, ror #23
   2a494:	eor	r0, r0, r5
   2a498:	ror	r9, ip, #20
   2a49c:	ldr	r8, [sp, #80]	; 0x50
   2a4a0:	add	r7, r9, r8
   2a4a4:	add	r7, r7, r0
   2a4a8:	ror	r7, r7, #25
   2a4ac:	ldr	r5, [sp, #20]
   2a4b0:	ldr	r8, [sp, #40]	; 0x28
   2a4b4:	eor	r8, r5, r8
   2a4b8:	ldr	r5, [sp]
   2a4bc:	eor	r5, r8, r5, ror #17
   2a4c0:	ldr	sl, [sp, #60]	; 0x3c
   2a4c4:	ldr	r8, [sp, #24]
   2a4c8:	eor	r8, sl, r8, ror #25
   2a4cc:	eor	r8, r8, r5
   2a4d0:	eor	r8, r8, r5, ror #17
   2a4d4:	eor	r5, r8, r5, ror #9
   2a4d8:	str	r5, [sp, #16]
   2a4dc:	str	r5, [sp, #152]	; 0x98
   2a4e0:	orr	r5, r4, r6
   2a4e4:	and	r8, r5, ip
   2a4e8:	and	r5, r4, r6
   2a4ec:	orr	r5, r8, r5
   2a4f0:	ldr	sl, [sp, #8]
   2a4f4:	ldr	r8, [sp, #16]
   2a4f8:	eor	r8, sl, r8
   2a4fc:	add	r1, r8, r1
   2a500:	add	r1, r5, r1
   2a504:	eor	r5, r9, r7
   2a508:	add	r5, r5, r1
   2a50c:	add	r2, sl, r2
   2a510:	add	r7, r2, r7
   2a514:	eor	r2, lr, r3
   2a518:	and	r2, r2, r0
   2a51c:	eor	r2, r2, r3
   2a520:	add	r2, r2, r7
   2a524:	ror	r4, r4, #23
   2a528:	ror	lr, lr, #13
   2a52c:	ror	r1, r2, #15
   2a530:	eor	r1, r1, r2, ror #23
   2a534:	eor	r2, r2, r1
   2a538:	ror	r9, r5, #20
   2a53c:	ldr	r7, [sp, #84]	; 0x54
   2a540:	add	r7, r9, r7
   2a544:	add	r7, r7, r2
   2a548:	ror	r7, r7, #25
   2a54c:	ldr	sl, [sp, #56]	; 0x38
   2a550:	ldr	r1, [sp, #44]	; 0x2c
   2a554:	eor	r1, sl, r1
   2a558:	ldr	r8, [sp, #52]	; 0x34
   2a55c:	eor	r1, r1, r8, ror #17
   2a560:	ldr	r8, [sp, #4]
   2a564:	ldr	sl, [sp, #28]
   2a568:	eor	r8, r8, sl, ror #25
   2a56c:	eor	r8, r8, r1
   2a570:	eor	r8, r8, r1, ror #17
   2a574:	eor	r1, r8, r1, ror #9
   2a578:	str	r1, [sp, #20]
   2a57c:	str	r1, [sp, #156]	; 0x9c
   2a580:	orr	r1, ip, r4
   2a584:	and	r8, r1, r5
   2a588:	and	r1, ip, r4
   2a58c:	orr	r1, r8, r1
   2a590:	ldr	sl, [sp]
   2a594:	ldr	r8, [sp, #20]
   2a598:	eor	r8, sl, r8
   2a59c:	add	r6, r8, r6
   2a5a0:	add	r6, r1, r6
   2a5a4:	eor	r1, r9, r7
   2a5a8:	add	r1, r1, r6
   2a5ac:	add	r3, sl, r3
   2a5b0:	add	r7, r3, r7
   2a5b4:	eor	r3, r0, lr
   2a5b8:	and	r3, r3, r2
   2a5bc:	eor	r3, r3, lr
   2a5c0:	add	r3, r3, r7
   2a5c4:	ror	ip, ip, #23
   2a5c8:	ror	r0, r0, #13
   2a5cc:	ror	r6, r3, #15
   2a5d0:	eor	r6, r6, r3, ror #23
   2a5d4:	eor	r3, r3, r6
   2a5d8:	ror	r9, r1, #20
   2a5dc:	ldr	r7, [sp, #88]	; 0x58
   2a5e0:	add	r6, r9, r7
   2a5e4:	add	r6, r6, r3
   2a5e8:	ror	r6, r6, #25
   2a5ec:	ldr	r7, [sp, #48]	; 0x30
   2a5f0:	eor	sl, fp, r7
   2a5f4:	ldr	r7, [sp, #12]
   2a5f8:	eor	sl, sl, r7, ror #17
   2a5fc:	ldr	fp, [sp, #8]
   2a600:	ldr	r7, [sp, #32]
   2a604:	eor	r7, fp, r7, ror #25
   2a608:	eor	r7, r7, sl
   2a60c:	eor	r7, r7, sl, ror #17
   2a610:	eor	r7, r7, sl, ror #9
   2a614:	mov	sl, r7
   2a618:	str	r7, [sp, #160]	; 0xa0
   2a61c:	orr	r7, r5, ip
   2a620:	and	r8, r7, r1
   2a624:	and	r7, r5, ip
   2a628:	orr	r7, r8, r7
   2a62c:	ldr	fp, [sp, #52]	; 0x34
   2a630:	str	sl, [sp, #56]	; 0x38
   2a634:	eor	r8, fp, sl
   2a638:	add	r4, r8, r4
   2a63c:	add	r4, r7, r4
   2a640:	eor	r7, r9, r6
   2a644:	add	r7, r7, r4
   2a648:	mov	sl, fp
   2a64c:	add	r4, fp, lr
   2a650:	add	r6, r4, r6
   2a654:	eor	r4, r2, r0
   2a658:	and	r4, r4, r3
   2a65c:	eor	r4, r4, r0
   2a660:	add	r4, r4, r6
   2a664:	ror	r5, r5, #23
   2a668:	ror	r2, r2, #13
   2a66c:	ror	lr, r4, #15
   2a670:	eor	lr, lr, r4, ror #23
   2a674:	eor	r4, r4, lr
   2a678:	ror	r9, r7, #20
   2a67c:	ldr	r6, [sp, #92]	; 0x5c
   2a680:	add	r6, r9, r6
   2a684:	add	r6, r6, r4
   2a688:	ror	r6, r6, #25
   2a68c:	ldr	lr, [sp, #24]
   2a690:	ldr	r8, [sp, #60]	; 0x3c
   2a694:	eor	lr, lr, r8
   2a698:	ldr	r8, [sp, #16]
   2a69c:	eor	lr, lr, r8, ror #17
   2a6a0:	ldr	fp, [sp]
   2a6a4:	ldr	r8, [sp, #36]	; 0x24
   2a6a8:	eor	r8, fp, r8, ror #25
   2a6ac:	eor	r8, r8, lr
   2a6b0:	eor	r8, r8, lr, ror #17
   2a6b4:	eor	lr, r8, lr, ror #9
   2a6b8:	str	lr, [sp, #24]
   2a6bc:	str	lr, [sp, #164]	; 0xa4
   2a6c0:	orr	lr, r1, r5
   2a6c4:	and	r8, lr, r7
   2a6c8:	and	lr, r1, r5
   2a6cc:	orr	lr, r8, lr
   2a6d0:	ldr	fp, [sp, #12]
   2a6d4:	ldr	r8, [sp, #24]
   2a6d8:	eor	r8, fp, r8
   2a6dc:	add	ip, r8, ip
   2a6e0:	add	ip, lr, ip
   2a6e4:	eor	lr, r9, r6
   2a6e8:	add	lr, lr, ip
   2a6ec:	add	ip, fp, r0
   2a6f0:	add	r6, ip, r6
   2a6f4:	eor	ip, r3, r2
   2a6f8:	and	ip, ip, r4
   2a6fc:	eor	ip, ip, r2
   2a700:	add	ip, ip, r6
   2a704:	ror	r1, r1, #23
   2a708:	ror	r3, r3, #13
   2a70c:	ror	r0, ip, #15
   2a710:	eor	r0, r0, ip, ror #23
   2a714:	eor	ip, ip, r0
   2a718:	ror	r9, lr, #20
   2a71c:	ldr	r0, [sp, #96]	; 0x60
   2a720:	add	r6, r9, r0
   2a724:	add	r6, r6, ip
   2a728:	ror	r6, r6, #25
   2a72c:	ldr	fp, [sp, #28]
   2a730:	ldr	r0, [sp, #4]
   2a734:	eor	r0, fp, r0
   2a738:	ldr	fp, [sp, #20]
   2a73c:	eor	r0, r0, fp, ror #17
   2a740:	ldr	fp, [sp, #40]	; 0x28
   2a744:	eor	r8, sl, fp, ror #25
   2a748:	eor	r8, r8, r0
   2a74c:	eor	r8, r8, r0, ror #17
   2a750:	eor	r0, r8, r0, ror #9
   2a754:	mov	fp, r0
   2a758:	str	r0, [sp, #168]	; 0xa8
   2a75c:	orr	r8, r7, r1
   2a760:	and	r0, r8, lr
   2a764:	and	r8, r7, r1
   2a768:	orr	r8, r0, r8
   2a76c:	ldr	sl, [sp, #16]
   2a770:	mov	r0, sl
   2a774:	str	fp, [sp, #28]
   2a778:	eor	r0, r0, fp
   2a77c:	add	r5, r0, r5
   2a780:	add	r5, r8, r5
   2a784:	eor	r8, r9, r6
   2a788:	add	r8, r8, r5
   2a78c:	add	r2, sl, r2
   2a790:	add	r6, r2, r6
   2a794:	eor	r2, r4, r3
   2a798:	and	r2, r2, ip
   2a79c:	eor	r2, r2, r3
   2a7a0:	add	r6, r2, r6
   2a7a4:	ror	r7, r7, #23
   2a7a8:	ror	r4, r4, #13
   2a7ac:	ror	r2, r6, #15
   2a7b0:	eor	r2, r2, r6, ror #23
   2a7b4:	eor	r6, r6, r2
   2a7b8:	ror	r9, r8, #20
   2a7bc:	ldr	r2, [sp, #100]	; 0x64
   2a7c0:	add	r0, r9, r2
   2a7c4:	add	r0, r0, r6
   2a7c8:	ror	r0, r0, #25
   2a7cc:	ldr	sl, [sp, #32]
   2a7d0:	ldr	r2, [sp, #8]
   2a7d4:	eor	r2, sl, r2
   2a7d8:	ldr	r5, [sp, #56]	; 0x38
   2a7dc:	eor	r2, r2, r5, ror #17
   2a7e0:	ldr	fp, [sp, #12]
   2a7e4:	ldr	r5, [sp, #44]	; 0x2c
   2a7e8:	eor	fp, fp, r5, ror #25
   2a7ec:	eor	fp, fp, r2
   2a7f0:	eor	fp, fp, r2, ror #17
   2a7f4:	eor	fp, fp, r2, ror #9
   2a7f8:	str	fp, [sp, #172]	; 0xac
   2a7fc:	orr	r5, lr, r7
   2a800:	and	r2, r5, r8
   2a804:	and	r5, lr, r7
   2a808:	orr	r5, r2, r5
   2a80c:	ldr	sl, [sp, #20]
   2a810:	mov	r2, sl
   2a814:	eor	r2, r2, fp
   2a818:	add	r1, r2, r1
   2a81c:	add	r1, r5, r1
   2a820:	eor	r5, r9, r0
   2a824:	add	r5, r5, r1
   2a828:	add	r3, sl, r3
   2a82c:	add	r0, r3, r0
   2a830:	eor	r3, ip, r4
   2a834:	and	r3, r3, r6
   2a838:	eor	r3, r3, r4
   2a83c:	add	r0, r3, r0
   2a840:	ror	lr, lr, #23
   2a844:	ror	ip, ip, #13
   2a848:	str	ip, [sp, #64]	; 0x40
   2a84c:	ror	r3, r0, #15
   2a850:	eor	r3, r3, r0, ror #23
   2a854:	eor	r0, r0, r3
   2a858:	ror	r9, r5, #20
   2a85c:	ldr	r3, [sp, #104]	; 0x68
   2a860:	add	r2, r9, r3
   2a864:	add	r2, r2, r0
   2a868:	ror	r2, r2, #25
   2a86c:	ldr	r3, [sp, #36]	; 0x24
   2a870:	ldr	r1, [sp]
   2a874:	eor	r3, r3, r1
   2a878:	ldr	r1, [sp, #24]
   2a87c:	eor	r3, r3, r1, ror #17
   2a880:	ldr	sl, [sp, #16]
   2a884:	ldr	r1, [sp, #48]	; 0x30
   2a888:	eor	r1, sl, r1, ror #25
   2a88c:	eor	r1, r1, r3
   2a890:	eor	r1, r1, r3, ror #17
   2a894:	eor	r3, r1, r3, ror #9
   2a898:	mov	ip, r3
   2a89c:	str	r3, [sp, #176]	; 0xb0
   2a8a0:	orr	r1, r8, lr
   2a8a4:	and	r3, r1, r5
   2a8a8:	and	r1, r8, lr
   2a8ac:	orr	r1, r3, r1
   2a8b0:	ldr	sl, [sp, #56]	; 0x38
   2a8b4:	mov	r3, sl
   2a8b8:	str	ip, [sp, #32]
   2a8bc:	eor	r3, r3, ip
   2a8c0:	add	r7, r3, r7
   2a8c4:	add	r7, r1, r7
   2a8c8:	eor	r1, r9, r2
   2a8cc:	add	r1, r1, r7
   2a8d0:	add	r4, sl, r4
   2a8d4:	add	r2, r4, r2
   2a8d8:	ldr	ip, [sp, #64]	; 0x40
   2a8dc:	eor	r3, r6, ip
   2a8e0:	and	r3, r3, r0
   2a8e4:	eor	r3, r3, ip
   2a8e8:	add	r2, r3, r2
   2a8ec:	ror	r8, r8, #23
   2a8f0:	ror	r6, r6, #13
   2a8f4:	ror	r3, r2, #15
   2a8f8:	eor	r3, r3, r2, ror #23
   2a8fc:	eor	r2, r2, r3
   2a900:	ror	r9, r1, #20
   2a904:	movw	r3, #3899	; 0xf3b
   2a908:	movt	r3, #5365	; 0x14f5
   2a90c:	add	r3, r9, r3
   2a910:	add	r3, r3, r2
   2a914:	ror	r3, r3, #25
   2a918:	ldr	r4, [sp, #40]	; 0x28
   2a91c:	ldr	r7, [sp, #52]	; 0x34
   2a920:	eor	r4, r4, r7
   2a924:	ldr	r7, [sp, #28]
   2a928:	eor	r4, r4, r7, ror #17
   2a92c:	ldr	sl, [sp, #20]
   2a930:	ldr	r7, [sp, #60]	; 0x3c
   2a934:	eor	r7, sl, r7, ror #25
   2a938:	eor	r7, r7, r4
   2a93c:	eor	r7, r7, r4, ror #17
   2a940:	eor	r4, r7, r4, ror #9
   2a944:	mov	ip, r4
   2a948:	str	r4, [sp, #180]	; 0xb4
   2a94c:	orr	r4, r5, r8
   2a950:	and	r7, r4, r1
   2a954:	and	r4, r5, r8
   2a958:	orr	r4, r7, r4
   2a95c:	ldr	sl, [sp, #24]
   2a960:	mov	r7, sl
   2a964:	str	ip, [sp, #36]	; 0x24
   2a968:	eor	r7, r7, ip
   2a96c:	add	lr, r7, lr
   2a970:	add	lr, r4, lr
   2a974:	eor	r4, r9, r3
   2a978:	add	r4, r4, lr
   2a97c:	ldr	ip, [sp, #64]	; 0x40
   2a980:	add	ip, sl, ip
   2a984:	add	r3, ip, r3
   2a988:	eor	ip, r0, r6
   2a98c:	and	ip, ip, r2
   2a990:	eor	ip, ip, r6
   2a994:	add	r3, ip, r3
   2a998:	ror	r5, r5, #23
   2a99c:	ror	r0, r0, #13
   2a9a0:	str	r0, [sp, #40]	; 0x28
   2a9a4:	ror	ip, r3, #15
   2a9a8:	eor	ip, ip, r3, ror #23
   2a9ac:	eor	r3, r3, ip
   2a9b0:	ror	sl, r4, #20
   2a9b4:	ldr	lr, [sp, #108]	; 0x6c
   2a9b8:	add	r9, sl, lr
   2a9bc:	add	r9, r9, r3
   2a9c0:	ror	r9, r9, #25
   2a9c4:	ldr	lr, [sp, #44]	; 0x2c
   2a9c8:	ldr	ip, [sp, #12]
   2a9cc:	eor	lr, lr, ip
   2a9d0:	eor	ip, lr, fp, ror #17
   2a9d4:	ldr	r7, [sp, #56]	; 0x38
   2a9d8:	ldr	lr, [sp, #4]
   2a9dc:	eor	lr, r7, lr, ror #25
   2a9e0:	eor	lr, lr, ip
   2a9e4:	eor	lr, lr, ip, ror #17
   2a9e8:	eor	lr, lr, ip, ror #9
   2a9ec:	str	lr, [sp, #184]	; 0xb8
   2a9f0:	orr	r7, r1, r5
   2a9f4:	and	ip, r7, r4
   2a9f8:	and	r7, r1, r5
   2a9fc:	orr	r7, ip, r7
   2aa00:	ldr	r0, [sp, #28]
   2aa04:	eor	ip, r0, lr
   2aa08:	add	r8, ip, r8
   2aa0c:	add	r8, r7, r8
   2aa10:	eor	r7, sl, r9
   2aa14:	add	r7, r7, r8
   2aa18:	add	ip, r0, r6
   2aa1c:	add	r9, ip, r9
   2aa20:	ldr	r0, [sp, #40]	; 0x28
   2aa24:	eor	ip, r2, r0
   2aa28:	and	ip, ip, r3
   2aa2c:	eor	ip, ip, r0
   2aa30:	add	ip, ip, r9
   2aa34:	ror	r1, r1, #23
   2aa38:	ror	r2, r2, #13
   2aa3c:	ror	r6, ip, #15
   2aa40:	eor	r6, r6, ip, ror #23
   2aa44:	eor	ip, ip, r6
   2aa48:	ror	sl, r7, #20
   2aa4c:	movw	r8, #15596	; 0x3cec
   2aa50:	movt	r8, #21460	; 0x53d4
   2aa54:	add	r8, sl, r8
   2aa58:	add	r8, r8, ip
   2aa5c:	ror	r8, r8, #25
   2aa60:	ldr	r6, [sp, #48]	; 0x30
   2aa64:	ldr	r9, [sp, #16]
   2aa68:	eor	r6, r6, r9
   2aa6c:	ldr	r0, [sp, #32]
   2aa70:	eor	r6, r6, r0, ror #17
   2aa74:	ldr	r0, [sp, #24]
   2aa78:	ldr	r9, [sp, #8]
   2aa7c:	eor	r9, r0, r9, ror #25
   2aa80:	eor	r9, r9, r6
   2aa84:	eor	r9, r9, r6, ror #17
   2aa88:	eor	r6, r9, r6, ror #9
   2aa8c:	mov	r0, r6
   2aa90:	str	r6, [sp, #188]	; 0xbc
   2aa94:	orr	r6, r4, r1
   2aa98:	and	r9, r6, r7
   2aa9c:	and	r6, r4, r1
   2aaa0:	orr	r6, r9, r6
   2aaa4:	str	r0, [sp, #44]	; 0x2c
   2aaa8:	eor	r9, fp, r0
   2aaac:	add	r5, r9, r5
   2aab0:	add	r5, r6, r5
   2aab4:	eor	r6, sl, r8
   2aab8:	add	r6, r6, r5
   2aabc:	ldr	r0, [sp, #40]	; 0x28
   2aac0:	add	r0, fp, r0
   2aac4:	add	r8, r0, r8
   2aac8:	eor	r0, r3, r2
   2aacc:	and	r0, r0, ip
   2aad0:	eor	r0, r0, r2
   2aad4:	add	r0, r0, r8
   2aad8:	ror	r4, r4, #23
   2aadc:	ror	r3, r3, #13
   2aae0:	ror	r5, r0, #15
   2aae4:	eor	r5, r5, r0, ror #23
   2aae8:	eor	r0, r0, r5
   2aaec:	ror	sl, r6, #20
   2aaf0:	ldr	r5, [sp, #112]	; 0x70
   2aaf4:	add	r8, sl, r5
   2aaf8:	add	r8, r8, r0
   2aafc:	ror	r9, r8, #25
   2ab00:	str	r9, [sp, #40]	; 0x28
   2ab04:	ldr	r5, [sp, #60]	; 0x3c
   2ab08:	ldr	r9, [sp, #20]
   2ab0c:	eor	r5, r5, r9
   2ab10:	ldr	r8, [sp, #36]	; 0x24
   2ab14:	eor	r5, r5, r8, ror #17
   2ab18:	ldr	r8, [sp, #28]
   2ab1c:	ldr	r9, [sp]
   2ab20:	eor	r9, r8, r9, ror #25
   2ab24:	eor	r9, r9, r5
   2ab28:	eor	r9, r9, r5, ror #17
   2ab2c:	eor	r5, r9, r5, ror #9
   2ab30:	str	r5, [sp, #20]
   2ab34:	str	r5, [sp, #128]	; 0x80
   2ab38:	orr	r5, r7, r4
   2ab3c:	and	r9, r5, r6
   2ab40:	and	r5, r7, r4
   2ab44:	orr	r5, r9, r5
   2ab48:	ldr	r8, [sp, #32]
   2ab4c:	ldr	r9, [sp, #20]
   2ab50:	eor	r9, r8, r9
   2ab54:	add	r1, r9, r1
   2ab58:	add	r1, r5, r1
   2ab5c:	ldr	r9, [sp, #40]	; 0x28
   2ab60:	eor	r5, sl, r9
   2ab64:	add	r5, r5, r1
   2ab68:	add	r1, r8, r2
   2ab6c:	add	r8, r1, r9
   2ab70:	eor	r1, ip, r3
   2ab74:	and	r1, r1, r0
   2ab78:	eor	r1, r1, r3
   2ab7c:	add	r1, r1, r8
   2ab80:	ror	r7, r7, #23
   2ab84:	ror	ip, ip, #13
   2ab88:	ror	r2, r1, #15
   2ab8c:	eor	r2, r2, r1, ror #23
   2ab90:	eor	r1, r1, r2
   2ab94:	ror	r9, r5, #20
   2ab98:	movw	r8, #62385	; 0xf3b1
   2ab9c:	movt	r8, #20304	; 0x4f50
   2aba0:	add	r8, r9, r8
   2aba4:	add	r8, r8, r1
   2aba8:	ror	r8, r8, #25
   2abac:	ldr	r2, [sp, #4]
   2abb0:	ldr	sl, [sp, #56]	; 0x38
   2abb4:	eor	r2, r2, sl
   2abb8:	eor	sl, r2, lr, ror #17
   2abbc:	ldr	r2, [sp, #52]	; 0x34
   2abc0:	eor	r2, fp, r2, ror #25
   2abc4:	eor	r2, r2, sl
   2abc8:	eor	r2, r2, sl, ror #17
   2abcc:	eor	r2, r2, sl, ror #9
   2abd0:	str	r2, [sp, #132]	; 0x84
   2abd4:	orr	fp, r6, r7
   2abd8:	and	fp, fp, r5
   2abdc:	and	sl, r6, r7
   2abe0:	orr	sl, fp, sl
   2abe4:	ldr	fp, [sp, #36]	; 0x24
   2abe8:	eor	r2, r2, fp
   2abec:	add	r2, r2, r4
   2abf0:	add	sl, sl, r2
   2abf4:	eor	r9, r9, r8
   2abf8:	add	sl, r9, sl
   2abfc:	add	r4, fp, r3
   2ac00:	add	r8, r4, r8
   2ac04:	eor	r4, r0, ip
   2ac08:	and	r4, r4, r1
   2ac0c:	eor	r4, r4, ip
   2ac10:	add	r4, r4, r8
   2ac14:	ror	r6, r6, #23
   2ac18:	ror	r0, r0, #13
   2ac1c:	ror	r3, r4, #15
   2ac20:	eor	r3, r3, r4, ror #23
   2ac24:	eor	r4, r4, r3
   2ac28:	ror	r2, sl, #20
   2ac2c:	ldr	r3, [sp, #116]	; 0x74
   2ac30:	add	r8, r2, r3
   2ac34:	add	r8, r8, r4
   2ac38:	ror	r8, r8, #25
   2ac3c:	ldr	fp, [sp, #8]
   2ac40:	ldr	r3, [sp, #24]
   2ac44:	eor	r3, fp, r3
   2ac48:	ldr	r9, [sp, #44]	; 0x2c
   2ac4c:	eor	r9, r3, r9, ror #17
   2ac50:	ldr	fp, [sp, #32]
   2ac54:	ldr	r3, [sp, #12]
   2ac58:	eor	r3, fp, r3, ror #25
   2ac5c:	eor	r3, r3, r9
   2ac60:	eor	r3, r3, r9, ror #17
   2ac64:	eor	r3, r3, r9, ror #9
   2ac68:	str	r3, [sp, #136]	; 0x88
   2ac6c:	orr	fp, r5, r6
   2ac70:	and	fp, fp, sl
   2ac74:	and	r9, r5, r6
   2ac78:	orr	r9, fp, r9
   2ac7c:	eor	r3, r3, lr
   2ac80:	add	r3, r3, r7
   2ac84:	add	r3, r9, r3
   2ac88:	eor	r2, r2, r8
   2ac8c:	add	r3, r2, r3
   2ac90:	add	lr, lr, ip
   2ac94:	add	r8, lr, r8
   2ac98:	eor	lr, r1, r0
   2ac9c:	and	lr, lr, r4
   2aca0:	eor	lr, lr, r0
   2aca4:	add	r8, lr, r8
   2aca8:	ror	r5, r5, #23
   2acac:	ror	r1, r1, #13
   2acb0:	ror	lr, r8, #15
   2acb4:	eor	lr, lr, r8, ror #23
   2acb8:	eor	lr, lr, r8
   2acbc:	ror	r2, r3, #20
   2acc0:	movw	ip, #52933	; 0xcec5
   2acc4:	movt	ip, #15683	; 0x3d43
   2acc8:	add	ip, r2, ip
   2accc:	add	ip, ip, lr
   2acd0:	ror	ip, ip, #25
   2acd4:	ldr	fp, [sp]
   2acd8:	ldr	r8, [sp, #28]
   2acdc:	eor	r8, fp, r8
   2ace0:	ldr	r7, [sp, #20]
   2ace4:	eor	r8, r8, r7, ror #17
   2ace8:	ldr	fp, [sp, #36]	; 0x24
   2acec:	ldr	r9, [sp, #16]
   2acf0:	eor	r7, fp, r9, ror #25
   2acf4:	eor	r7, r7, r8
   2acf8:	eor	r7, r7, r8, ror #17
   2acfc:	eor	r8, r7, r8, ror #9
   2ad00:	str	r8, [sp, #140]	; 0x8c
   2ad04:	orr	r9, sl, r5
   2ad08:	and	r9, r9, r3
   2ad0c:	and	r7, sl, r5
   2ad10:	orr	r7, r9, r7
   2ad14:	ldr	r9, [sp, #44]	; 0x2c
   2ad18:	eor	r8, r8, r9
   2ad1c:	add	r6, r8, r6
   2ad20:	add	r7, r7, r6
   2ad24:	add	r0, r9, r0
   2ad28:	add	r0, r0, ip
   2ad2c:	eor	r6, r4, r1
   2ad30:	and	r6, r6, lr
   2ad34:	eor	r6, r6, r1
   2ad38:	add	r0, r6, r0
   2ad3c:	eor	r2, r2, ip
   2ad40:	add	r7, r2, r7
   2ad44:	ldr	ip, [sp, #120]	; 0x78
   2ad48:	ldr	r2, [ip]
   2ad4c:	eor	r7, r7, r2
   2ad50:	str	r7, [ip]
   2ad54:	ldr	r2, [ip, #4]
   2ad58:	eor	r2, r2, r3
   2ad5c:	str	r2, [ip, #4]
   2ad60:	ldr	r3, [ip, #8]
   2ad64:	eor	sl, r3, sl, ror #23
   2ad68:	str	sl, [ip, #8]
   2ad6c:	ldr	r3, [ip, #12]
   2ad70:	eor	r5, r5, r3
   2ad74:	str	r5, [ip, #12]
   2ad78:	ldr	r6, [ip, #16]
   2ad7c:	eor	r6, r6, r0
   2ad80:	eor	r6, r6, r0, ror #23
   2ad84:	eor	r3, r6, r0, ror #15
   2ad88:	str	r3, [ip, #16]
   2ad8c:	mov	r0, ip
   2ad90:	ldr	ip, [ip, #20]
   2ad94:	eor	lr, lr, ip
   2ad98:	mov	ip, r0
   2ad9c:	str	lr, [r0, #20]
   2ada0:	ldr	r8, [r0, #24]
   2ada4:	eor	r8, r8, r4, ror #13
   2ada8:	str	r8, [r0, #24]
   2adac:	ldr	r0, [r0, #28]
   2adb0:	eor	r1, r1, r0
   2adb4:	str	r1, [ip, #28]
   2adb8:	ldr	r0, [sp, #68]	; 0x44
   2adbc:	add	r0, r0, #64	; 0x40
   2adc0:	str	r0, [sp, #68]	; 0x44
   2adc4:	ldr	ip, [sp, #124]	; 0x7c
   2adc8:	cmp	r0, ip
   2adcc:	bne	28808 <__assert_fail@plt+0x1751c>
   2add0:	add	sp, sp, #196	; 0xc4
   2add4:	ldrd	r4, [sp]
   2add8:	ldrd	r6, [sp, #8]
   2addc:	ldrd	r8, [sp, #16]
   2ade0:	ldrd	sl, [sp, #24]
   2ade4:	add	sp, sp, #32
   2ade8:	pop	{pc}		; (ldr pc, [sp], #4)
   2adec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2adf0:	strd	r6, [sp, #8]
   2adf4:	str	r8, [sp, #16]
   2adf8:	str	lr, [sp, #20]
   2adfc:	mov	r4, r0
   2ae00:	mov	r6, r1
   2ae04:	ldr	r0, [r0, #40]	; 0x28
   2ae08:	cmp	r0, #56	; 0x38
   2ae0c:	movcc	r5, #16
   2ae10:	movcs	r5, #32
   2ae14:	ldr	r3, [r4, #32]
   2ae18:	add	r3, r0, r3
   2ae1c:	str	r3, [r4, #32]
   2ae20:	cmp	r0, r3
   2ae24:	bls	2ae34 <__assert_fail@plt+0x19b48>
   2ae28:	ldr	r2, [r4, #36]	; 0x24
   2ae2c:	add	r2, r2, #1
   2ae30:	str	r2, [r4, #36]	; 0x24
   2ae34:	ldr	r1, [r4, #36]	; 0x24
   2ae38:	lsr	r2, r3, #29
   2ae3c:	orr	r2, r2, r1, lsl #3
   2ae40:	rev	r2, r2
   2ae44:	add	r1, r4, r5, lsl #2
   2ae48:	str	r2, [r1, #36]	; 0x24
   2ae4c:	lsl	r3, r3, #3
   2ae50:	rev	r3, r3
   2ae54:	str	r3, [r1, #40]	; 0x28
   2ae58:	add	r7, r4, #44	; 0x2c
   2ae5c:	sub	r5, r5, #-1073741822	; 0xc0000002
   2ae60:	lsl	r5, r5, #2
   2ae64:	sub	r2, r5, r0
   2ae68:	movw	r1, #13700	; 0x3584
   2ae6c:	movt	r1, #3
   2ae70:	add	r0, r7, r0
   2ae74:	bl	11058 <memcpy@plt>
   2ae78:	mov	r2, r4
   2ae7c:	add	r1, r5, #8
   2ae80:	mov	r0, r7
   2ae84:	bl	286d4 <__assert_fail@plt+0x173e8>
   2ae88:	mov	r1, r6
   2ae8c:	mov	r0, r4
   2ae90:	bl	286a8 <__assert_fail@plt+0x173bc>
   2ae94:	ldrd	r4, [sp]
   2ae98:	ldrd	r6, [sp, #8]
   2ae9c:	ldr	r8, [sp, #16]
   2aea0:	add	sp, sp, #20
   2aea4:	pop	{pc}		; (ldr pc, [sp], #4)
   2aea8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2aeac:	strd	r6, [sp, #8]
   2aeb0:	strd	r8, [sp, #16]
   2aeb4:	strd	sl, [sp, #24]
   2aeb8:	str	lr, [sp, #32]
   2aebc:	sub	sp, sp, #4
   2aec0:	mov	r4, r0
   2aec4:	mov	r6, r1
   2aec8:	mov	r5, r2
   2aecc:	ldr	r7, [r2, #40]	; 0x28
   2aed0:	cmp	r7, #0
   2aed4:	bne	2af90 <__assert_fail@plt+0x19ca4>
   2aed8:	cmp	r6, #63	; 0x3f
   2aedc:	bls	2af6c <__assert_fail@plt+0x19c80>
   2aee0:	tst	r4, #3
   2aee4:	beq	2b004 <__assert_fail@plt+0x19d18>
   2aee8:	cmp	r6, #64	; 0x40
   2aeec:	bls	2b024 <__assert_fail@plt+0x19d38>
   2aef0:	sub	sl, r6, #65	; 0x41
   2aef4:	lsr	sl, sl, #6
   2aef8:	add	r8, sl, #1
   2aefc:	add	r8, r4, r8, lsl #6
   2af00:	add	r7, r5, #44	; 0x2c
   2af04:	mov	r9, #64	; 0x40
   2af08:	mov	r3, r4
   2af0c:	mov	r2, r7
   2af10:	add	fp, r4, #64	; 0x40
   2af14:	ldr	lr, [r3]
   2af18:	ldr	ip, [r3, #4]
   2af1c:	ldr	r0, [r3, #8]
   2af20:	ldr	r1, [r3, #12]
   2af24:	str	lr, [r2]
   2af28:	str	ip, [r2, #4]
   2af2c:	str	r0, [r2, #8]
   2af30:	str	r1, [r2, #12]
   2af34:	add	r3, r3, #16
   2af38:	add	r2, r2, #16
   2af3c:	cmp	r3, fp
   2af40:	bne	2af14 <__assert_fail@plt+0x19c28>
   2af44:	mov	r2, r5
   2af48:	mov	r1, r9
   2af4c:	mov	r0, r7
   2af50:	bl	286d4 <__assert_fail@plt+0x173e8>
   2af54:	add	r4, r4, #64	; 0x40
   2af58:	cmp	r4, r8
   2af5c:	bne	2af08 <__assert_fail@plt+0x19c1c>
   2af60:	sub	r6, r6, #64	; 0x40
   2af64:	sub	r6, r6, sl, lsl #6
   2af68:	mov	r4, r8
   2af6c:	cmp	r6, #0
   2af70:	bne	2b024 <__assert_fail@plt+0x19d38>
   2af74:	add	sp, sp, #4
   2af78:	ldrd	r4, [sp]
   2af7c:	ldrd	r6, [sp, #8]
   2af80:	ldrd	r8, [sp, #16]
   2af84:	ldrd	sl, [sp, #24]
   2af88:	add	sp, sp, #32
   2af8c:	pop	{pc}		; (ldr pc, [sp], #4)
   2af90:	rsb	r8, r7, #128	; 0x80
   2af94:	cmp	r8, r1
   2af98:	movcs	r8, r1
   2af9c:	add	r9, r2, #44	; 0x2c
   2afa0:	mov	r2, r8
   2afa4:	mov	r1, r0
   2afa8:	add	r0, r9, r7
   2afac:	bl	11058 <memcpy@plt>
   2afb0:	ldr	r1, [r5, #40]	; 0x28
   2afb4:	add	r1, r8, r1
   2afb8:	str	r1, [r5, #40]	; 0x28
   2afbc:	cmp	r1, #64	; 0x40
   2afc0:	bhi	2afd0 <__assert_fail@plt+0x19ce4>
   2afc4:	add	r4, r4, r8
   2afc8:	sub	r6, r6, r8
   2afcc:	b	2aed8 <__assert_fail@plt+0x19bec>
   2afd0:	mov	r2, r5
   2afd4:	bic	r1, r1, #63	; 0x3f
   2afd8:	mov	r0, r9
   2afdc:	bl	286d4 <__assert_fail@plt+0x173e8>
   2afe0:	ldr	r2, [r5, #40]	; 0x28
   2afe4:	and	r2, r2, #63	; 0x3f
   2afe8:	str	r2, [r5, #40]	; 0x28
   2afec:	add	r1, r7, r8
   2aff0:	bic	r1, r1, #63	; 0x3f
   2aff4:	add	r1, r9, r1
   2aff8:	mov	r0, r9
   2affc:	bl	11058 <memcpy@plt>
   2b000:	b	2afc4 <__assert_fail@plt+0x19cd8>
   2b004:	bic	r7, r6, #63	; 0x3f
   2b008:	mov	r2, r5
   2b00c:	mov	r1, r7
   2b010:	mov	r0, r4
   2b014:	bl	286d4 <__assert_fail@plt+0x173e8>
   2b018:	add	r4, r4, r7
   2b01c:	and	r6, r6, #63	; 0x3f
   2b020:	b	2af6c <__assert_fail@plt+0x19c80>
   2b024:	ldr	r7, [r5, #40]	; 0x28
   2b028:	add	r8, r5, #44	; 0x2c
   2b02c:	mov	r2, r6
   2b030:	mov	r1, r4
   2b034:	add	r0, r8, r7
   2b038:	bl	11058 <memcpy@plt>
   2b03c:	add	r6, r7, r6
   2b040:	cmp	r6, #63	; 0x3f
   2b044:	bhi	2b050 <__assert_fail@plt+0x19d64>
   2b048:	str	r6, [r5, #40]	; 0x28
   2b04c:	b	2af74 <__assert_fail@plt+0x19c88>
   2b050:	mov	r2, r5
   2b054:	mov	r1, #64	; 0x40
   2b058:	mov	r0, r8
   2b05c:	bl	286d4 <__assert_fail@plt+0x173e8>
   2b060:	sub	r6, r6, #64	; 0x40
   2b064:	mov	r2, r6
   2b068:	add	r1, r5, #108	; 0x6c
   2b06c:	mov	r0, r8
   2b070:	bl	11058 <memcpy@plt>
   2b074:	b	2b048 <__assert_fail@plt+0x19d5c>
   2b078:	strd	r4, [sp, #-16]!
   2b07c:	str	r6, [sp, #8]
   2b080:	str	lr, [sp, #12]
   2b084:	sub	sp, sp, #176	; 0xb0
   2b088:	mov	r5, r0
   2b08c:	mov	r6, r1
   2b090:	mov	r4, r2
   2b094:	add	r0, sp, #4
   2b098:	bl	28634 <__assert_fail@plt+0x17348>
   2b09c:	add	r2, sp, #4
   2b0a0:	mov	r1, r6
   2b0a4:	mov	r0, r5
   2b0a8:	bl	2aea8 <__assert_fail@plt+0x19bbc>
   2b0ac:	mov	r1, r4
   2b0b0:	add	r0, sp, #4
   2b0b4:	bl	2adec <__assert_fail@plt+0x19b00>
   2b0b8:	add	sp, sp, #176	; 0xb0
   2b0bc:	ldrd	r4, [sp]
   2b0c0:	ldr	r6, [sp, #8]
   2b0c4:	add	sp, sp, #12
   2b0c8:	pop	{pc}		; (ldr pc, [sp], #4)
   2b0cc:	strd	r4, [sp, #-12]!
   2b0d0:	str	lr, [sp, #8]
   2b0d4:	sub	sp, sp, #20
   2b0d8:	ldr	r1, [sp, #40]	; 0x28
   2b0dc:	str	r1, [sp, #8]
   2b0e0:	ldrd	r4, [sp, #32]
   2b0e4:	strd	r4, [sp]
   2b0e8:	bl	11010 <posix_fadvise64@plt>
   2b0ec:	add	sp, sp, #20
   2b0f0:	ldrd	r4, [sp]
   2b0f4:	add	sp, sp, #8
   2b0f8:	pop	{pc}		; (ldr pc, [sp], #4)
   2b0fc:	cmp	r0, #0
   2b100:	bxeq	lr
   2b104:	str	r4, [sp, #-8]!
   2b108:	str	lr, [sp, #4]
   2b10c:	sub	sp, sp, #16
   2b110:	mov	r4, r1
   2b114:	bl	11208 <fileno@plt>
   2b118:	str	r4, [sp, #8]
   2b11c:	mov	r2, #0
   2b120:	mov	r3, #0
   2b124:	strd	r2, [sp]
   2b128:	bl	11010 <posix_fadvise64@plt>
   2b12c:	add	sp, sp, #16
   2b130:	ldr	r4, [sp]
   2b134:	add	sp, sp, #4
   2b138:	pop	{pc}		; (ldr pc, [sp], #4)
   2b13c:	strd	r4, [sp, #-16]!
   2b140:	str	r6, [sp, #8]
   2b144:	str	lr, [sp, #12]
   2b148:	sub	sp, sp, #8
   2b14c:	mov	r4, r0
   2b150:	bl	11208 <fileno@plt>
   2b154:	cmp	r0, #0
   2b158:	blt	2b1d0 <__assert_fail@plt+0x19ee4>
   2b15c:	mov	r0, r4
   2b160:	bl	11154 <__freading@plt>
   2b164:	cmp	r0, #0
   2b168:	beq	2b19c <__assert_fail@plt+0x19eb0>
   2b16c:	mov	r0, r4
   2b170:	bl	11208 <fileno@plt>
   2b174:	mov	r3, #1
   2b178:	str	r3, [sp]
   2b17c:	mov	r2, #0
   2b180:	mov	r3, #0
   2b184:	bl	110e8 <lseek64@plt>
   2b188:	mvn	r2, #0
   2b18c:	mvn	r3, #0
   2b190:	cmp	r1, r3
   2b194:	cmpeq	r0, r2
   2b198:	beq	2b1dc <__assert_fail@plt+0x19ef0>
   2b19c:	mov	r0, r4
   2b1a0:	bl	2b1f8 <__assert_fail@plt+0x19f0c>
   2b1a4:	cmp	r0, #0
   2b1a8:	beq	2b1dc <__assert_fail@plt+0x19ef0>
   2b1ac:	bl	111c0 <__errno_location@plt>
   2b1b0:	mov	r5, r0
   2b1b4:	ldr	r6, [r0]
   2b1b8:	mov	r0, r4
   2b1bc:	bl	11220 <fclose@plt>
   2b1c0:	cmp	r6, #0
   2b1c4:	strne	r6, [r5]
   2b1c8:	mvnne	r0, #0
   2b1cc:	b	2b1e4 <__assert_fail@plt+0x19ef8>
   2b1d0:	mov	r0, r4
   2b1d4:	bl	11220 <fclose@plt>
   2b1d8:	b	2b1e4 <__assert_fail@plt+0x19ef8>
   2b1dc:	mov	r0, r4
   2b1e0:	bl	11220 <fclose@plt>
   2b1e4:	add	sp, sp, #8
   2b1e8:	ldrd	r4, [sp]
   2b1ec:	ldr	r6, [sp, #8]
   2b1f0:	add	sp, sp, #12
   2b1f4:	pop	{pc}		; (ldr pc, [sp], #4)
   2b1f8:	str	r4, [sp, #-8]!
   2b1fc:	str	lr, [sp, #4]
   2b200:	sub	sp, sp, #8
   2b204:	subs	r4, r0, #0
   2b208:	beq	2b21c <__assert_fail@plt+0x19f30>
   2b20c:	mov	r0, r4
   2b210:	bl	11154 <__freading@plt>
   2b214:	cmp	r0, #0
   2b218:	bne	2b234 <__assert_fail@plt+0x19f48>
   2b21c:	mov	r0, r4
   2b220:	bl	1101c <fflush@plt>
   2b224:	add	sp, sp, #8
   2b228:	ldr	r4, [sp]
   2b22c:	add	sp, sp, #4
   2b230:	pop	{pc}		; (ldr pc, [sp], #4)
   2b234:	ldr	r3, [r4]
   2b238:	tst	r3, #256	; 0x100
   2b23c:	bne	2b24c <__assert_fail@plt+0x19f60>
   2b240:	mov	r0, r4
   2b244:	bl	1101c <fflush@plt>
   2b248:	b	2b224 <__assert_fail@plt+0x19f38>
   2b24c:	mov	r3, #1
   2b250:	str	r3, [sp]
   2b254:	mov	r2, #0
   2b258:	mov	r3, #0
   2b25c:	mov	r0, r4
   2b260:	bl	2b378 <__assert_fail@plt+0x1a08c>
   2b264:	b	2b240 <__assert_fail@plt+0x19f54>
   2b268:	strd	r4, [sp, #-16]!
   2b26c:	str	r6, [sp, #8]
   2b270:	str	lr, [sp, #12]
   2b274:	mov	r5, r1
   2b278:	bl	11298 <fopen64@plt>
   2b27c:	subs	r4, r0, #0
   2b280:	beq	2b294 <__assert_fail@plt+0x19fa8>
   2b284:	mov	r0, r4
   2b288:	bl	11208 <fileno@plt>
   2b28c:	cmp	r0, #2
   2b290:	bls	2b2a8 <__assert_fail@plt+0x19fbc>
   2b294:	mov	r0, r4
   2b298:	ldrd	r4, [sp]
   2b29c:	ldr	r6, [sp, #8]
   2b2a0:	add	sp, sp, #12
   2b2a4:	pop	{pc}		; (ldr pc, [sp], #4)
   2b2a8:	bl	2e328 <__assert_fail@plt+0x1d03c>
   2b2ac:	subs	r6, r0, #0
   2b2b0:	blt	2b2f8 <__assert_fail@plt+0x1a00c>
   2b2b4:	mov	r0, r4
   2b2b8:	bl	2b13c <__assert_fail@plt+0x19e50>
   2b2bc:	cmp	r0, #0
   2b2c0:	bne	2b2d8 <__assert_fail@plt+0x19fec>
   2b2c4:	mov	r1, r5
   2b2c8:	mov	r0, r6
   2b2cc:	bl	10fc8 <fdopen@plt>
   2b2d0:	subs	r4, r0, #0
   2b2d4:	bne	2b294 <__assert_fail@plt+0x19fa8>
   2b2d8:	bl	111c0 <__errno_location@plt>
   2b2dc:	mov	r4, r0
   2b2e0:	ldr	r5, [r0]
   2b2e4:	mov	r0, r6
   2b2e8:	bl	112d4 <close@plt>
   2b2ec:	str	r5, [r4]
   2b2f0:	mov	r4, #0
   2b2f4:	b	2b294 <__assert_fail@plt+0x19fa8>
   2b2f8:	bl	111c0 <__errno_location@plt>
   2b2fc:	mov	r5, r0
   2b300:	ldr	r6, [r0]
   2b304:	mov	r0, r4
   2b308:	bl	2b13c <__assert_fail@plt+0x19e50>
   2b30c:	str	r6, [r5]
   2b310:	mov	r4, #0
   2b314:	b	2b294 <__assert_fail@plt+0x19fa8>
   2b318:	strd	r4, [sp, #-12]!
   2b31c:	str	lr, [sp, #8]
   2b320:	sub	sp, sp, #12
   2b324:	mov	r5, r0
   2b328:	bl	111c0 <__errno_location@plt>
   2b32c:	mov	r4, r0
   2b330:	ldr	r3, [r0]
   2b334:	str	r3, [sp]
   2b338:	str	r3, [sp, #4]
   2b33c:	mov	r3, #0
   2b340:	str	r3, [r0]
   2b344:	mov	r0, r5
   2b348:	bl	11034 <free@plt>
   2b34c:	ldr	r3, [r4]
   2b350:	clz	r3, r3
   2b354:	lsr	r3, r3, #5
   2b358:	add	r2, sp, #8
   2b35c:	add	r3, r2, r3, lsl #2
   2b360:	ldr	r3, [r3, #-8]
   2b364:	str	r3, [r4]
   2b368:	add	sp, sp, #12
   2b36c:	ldrd	r4, [sp]
   2b370:	add	sp, sp, #8
   2b374:	pop	{pc}		; (ldr pc, [sp], #4)
   2b378:	str	r4, [sp, #-16]!
   2b37c:	strd	r6, [sp, #4]
   2b380:	str	lr, [sp, #12]
   2b384:	sub	sp, sp, #8
   2b388:	mov	r4, r0
   2b38c:	mov	r6, r2
   2b390:	mov	r7, r3
   2b394:	ldr	r2, [r0, #8]
   2b398:	ldr	r3, [r0, #4]
   2b39c:	cmp	r2, r3
   2b3a0:	beq	2b3d0 <__assert_fail@plt+0x1a0e4>
   2b3a4:	ldr	r3, [sp, #24]
   2b3a8:	str	r3, [sp]
   2b3ac:	mov	r2, r6
   2b3b0:	mov	r3, r7
   2b3b4:	mov	r0, r4
   2b3b8:	bl	1122c <fseeko64@plt>
   2b3bc:	add	sp, sp, #8
   2b3c0:	ldr	r4, [sp]
   2b3c4:	ldrd	r6, [sp, #4]
   2b3c8:	add	sp, sp, #12
   2b3cc:	pop	{pc}		; (ldr pc, [sp], #4)
   2b3d0:	ldr	r2, [r0, #20]
   2b3d4:	ldr	r3, [r0, #16]
   2b3d8:	cmp	r2, r3
   2b3dc:	bne	2b3a4 <__assert_fail@plt+0x1a0b8>
   2b3e0:	ldr	r3, [r0, #36]	; 0x24
   2b3e4:	cmp	r3, #0
   2b3e8:	bne	2b3a4 <__assert_fail@plt+0x1a0b8>
   2b3ec:	bl	11208 <fileno@plt>
   2b3f0:	ldr	r3, [sp, #24]
   2b3f4:	str	r3, [sp]
   2b3f8:	mov	r2, r6
   2b3fc:	mov	r3, r7
   2b400:	bl	110e8 <lseek64@plt>
   2b404:	mvn	r2, #0
   2b408:	mvn	r3, #0
   2b40c:	cmp	r1, r3
   2b410:	cmpeq	r0, r2
   2b414:	beq	2b430 <__assert_fail@plt+0x1a144>
   2b418:	ldr	r3, [r4]
   2b41c:	bic	r3, r3, #16
   2b420:	str	r3, [r4]
   2b424:	strd	r0, [r4, #80]	; 0x50
   2b428:	mov	r0, #0
   2b42c:	b	2b3bc <__assert_fail@plt+0x1a0d0>
   2b430:	mvn	r0, #0
   2b434:	b	2b3bc <__assert_fail@plt+0x1a0d0>
   2b438:	str	r4, [sp, #-16]!
   2b43c:	strd	r6, [sp, #4]
   2b440:	str	lr, [sp, #12]
   2b444:	vpush	{d8}
   2b448:	vmov.f64	d8, d0
   2b44c:	cmp	r0, #1
   2b450:	beq	2b4b8 <__assert_fail@plt+0x1a1cc>
   2b454:	mov	r4, r0
   2b458:	vldr	d7, [pc, #112]	; 2b4d0 <__assert_fail@plt+0x1a1e4>
   2b45c:	vcmpe.f64	d0, d7
   2b460:	vmrs	APSR_nzcv, fpscr
   2b464:	bpl	2b4b8 <__assert_fail@plt+0x1a1cc>
   2b468:	vmov	r0, r1, d0
   2b46c:	bl	2ffd0 <__assert_fail@plt+0x1ece4>
   2b470:	mov	r6, r0
   2b474:	mov	r7, r1
   2b478:	cmp	r4, #0
   2b47c:	movne	r0, #0
   2b480:	bne	2b4a0 <__assert_fail@plt+0x1a1b4>
   2b484:	mov	r0, r6
   2b488:	bl	2ff0c <__assert_fail@plt+0x1ec20>
   2b48c:	vmov	d7, r0, r1
   2b490:	vcmp.f64	d7, d8
   2b494:	vmrs	APSR_nzcv, fpscr
   2b498:	movne	r0, #1
   2b49c:	moveq	r0, #0
   2b4a0:	adds	r2, r6, r0
   2b4a4:	adc	r3, r7, r0, asr #31
   2b4a8:	mov	r0, r2
   2b4ac:	mov	r1, r3
   2b4b0:	bl	2ff0c <__assert_fail@plt+0x1ec20>
   2b4b4:	vmov	d8, r0, r1
   2b4b8:	vmov.f64	d0, d8
   2b4bc:	vpop	{d8}
   2b4c0:	ldr	r4, [sp]
   2b4c4:	ldrd	r6, [sp, #4]
   2b4c8:	add	sp, sp, #12
   2b4cc:	pop	{pc}		; (ldr pc, [sp], #4)
   2b4d0:	andeq	r0, r0, r0
   2b4d4:	mvnsmi	r0, #0
   2b4d8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2b4dc:	strd	r6, [sp, #8]
   2b4e0:	strd	r8, [sp, #16]
   2b4e4:	strd	sl, [sp, #24]
   2b4e8:	str	lr, [sp, #32]
   2b4ec:	vpush	{d8-d9}
   2b4f0:	sub	sp, sp, #124	; 0x7c
   2b4f4:	mov	r6, r0
   2b4f8:	mov	r7, r1
   2b4fc:	mov	r8, r2
   2b500:	str	r2, [sp, #36]	; 0x24
   2b504:	mov	r9, r3
   2b508:	and	r3, r3, #3
   2b50c:	str	r3, [sp, #8]
   2b510:	ands	r3, r9, #32
   2b514:	str	r3, [sp, #44]	; 0x2c
   2b518:	movne	r3, #1024	; 0x400
   2b51c:	moveq	r3, #1000	; 0x3e8
   2b520:	str	r3, [sp, #40]	; 0x28
   2b524:	bl	11280 <localeconv@plt>
   2b528:	mov	r4, r0
   2b52c:	ldr	r5, [r0]
   2b530:	mov	r0, r5
   2b534:	bl	111a8 <strlen@plt>
   2b538:	mov	fp, r0
   2b53c:	sub	r2, r0, #1
   2b540:	cmp	r2, #16
   2b544:	movcc	fp, r0
   2b548:	movcs	fp, #1
   2b54c:	movw	r3, #13796	; 0x35e4
   2b550:	movt	r3, #3
   2b554:	cmp	r2, #15
   2b558:	movhi	r5, r3
   2b55c:	ldr	sl, [r4, #8]
   2b560:	ldr	r3, [r4, #4]
   2b564:	mov	r4, r3
   2b568:	mov	r0, r3
   2b56c:	bl	111a8 <strlen@plt>
   2b570:	movw	r3, #3028	; 0xbd4
   2b574:	movt	r3, #3
   2b578:	mov	r1, r4
   2b57c:	cmp	r0, #16
   2b580:	movhi	r1, r3
   2b584:	str	r1, [sp, #20]
   2b588:	add	r3, r8, #644	; 0x284
   2b58c:	add	r3, r3, #3
   2b590:	str	r3, [sp, #32]
   2b594:	ldrd	r2, [sp, #184]	; 0xb8
   2b598:	ldrd	r0, [sp, #176]	; 0xb0
   2b59c:	cmp	r3, r1
   2b5a0:	cmpeq	r2, r0
   2b5a4:	bhi	2b728 <__assert_fail@plt+0x1a43c>
   2b5a8:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2b5ac:	orrs	r3, r2, r3
   2b5b0:	bne	2b5f4 <__assert_fail@plt+0x1a308>
   2b5b4:	ldrd	r2, [sp, #184]	; 0xb8
   2b5b8:	ldrd	r0, [sp, #176]	; 0xb0
   2b5bc:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2b5c0:	mov	r2, r0
   2b5c4:	mov	r3, r1
   2b5c8:	mul	r0, r0, r7
   2b5cc:	mla	ip, r6, r1, r0
   2b5d0:	umull	r0, r1, r2, r6
   2b5d4:	strd	r0, [sp, #24]
   2b5d8:	add	r1, ip, r1
   2b5dc:	str	r1, [sp, #28]
   2b5e0:	ldrd	r0, [sp, #24]
   2b5e4:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2b5e8:	cmp	r1, r7
   2b5ec:	cmpeq	r0, r6
   2b5f0:	beq	2b8c4 <__assert_fail@plt+0x1a5d8>
   2b5f4:	ldrd	r0, [sp, #176]	; 0xb0
   2b5f8:	bl	2ff0c <__assert_fail@plt+0x1ec20>
   2b5fc:	vmov	d9, r0, r1
   2b600:	ldrd	r0, [sp, #184]	; 0xb8
   2b604:	bl	2ff0c <__assert_fail@plt+0x1ec20>
   2b608:	vmov	d7, r0, r1
   2b60c:	vdiv.f64	d8, d9, d7
   2b610:	mov	r0, r6
   2b614:	mov	r1, r7
   2b618:	bl	2ff0c <__assert_fail@plt+0x1ec20>
   2b61c:	vmov	d7, r0, r1
   2b620:	vmul.f64	d0, d8, d7
   2b624:	tst	r9, #16
   2b628:	beq	2b814 <__assert_fail@plt+0x1a528>
   2b62c:	vldr	d7, [pc, #1004]	; 2ba20 <__assert_fail@plt+0x1a734>
   2b630:	mov	r7, #0
   2b634:	vldr	s13, [sp, #40]	; 0x28
   2b638:	vcvt.f64.u32	d6, s13
   2b63c:	vmul.f64	d7, d7, d6
   2b640:	add	r7, r7, #1
   2b644:	vmul.f64	d5, d6, d7
   2b648:	vcmpe.f64	d5, d0
   2b64c:	vmrs	APSR_nzcv, fpscr
   2b650:	movls	r3, #1
   2b654:	movhi	r3, #0
   2b658:	cmp	r7, #7
   2b65c:	movgt	r3, #0
   2b660:	andle	r3, r3, #1
   2b664:	cmp	r3, #0
   2b668:	bne	2b63c <__assert_fail@plt+0x1a350>
   2b66c:	vdiv.f64	d8, d0, d7
   2b670:	vmov.f64	d0, d8
   2b674:	ldr	r0, [sp, #8]
   2b678:	bl	2b438 <__assert_fail@plt+0x1a14c>
   2b67c:	vstr	d0, [sp]
   2b680:	movw	r3, #13808	; 0x35f0
   2b684:	movt	r3, #3
   2b688:	mvn	r2, #0
   2b68c:	mov	r1, #1
   2b690:	ldr	r4, [sp, #36]	; 0x24
   2b694:	mov	r0, r4
   2b698:	bl	111cc <__sprintf_chk@plt>
   2b69c:	mov	r0, r4
   2b6a0:	bl	111a8 <strlen@plt>
   2b6a4:	mov	r8, r0
   2b6a8:	add	fp, fp, #1
   2b6ac:	ldr	r3, [sp, #44]	; 0x2c
   2b6b0:	clz	r3, r3
   2b6b4:	lsr	r3, r3, #5
   2b6b8:	add	r3, r3, #1
   2b6bc:	add	r3, r3, fp
   2b6c0:	cmp	r3, r0
   2b6c4:	bcc	2b6e0 <__assert_fail@plt+0x1a3f4>
   2b6c8:	tst	r9, #8
   2b6cc:	beq	2b850 <__assert_fail@plt+0x1a564>
   2b6d0:	add	r3, r4, r0
   2b6d4:	ldrb	r3, [r3, #-1]
   2b6d8:	cmp	r3, #48	; 0x30
   2b6dc:	bne	2b850 <__assert_fail@plt+0x1a564>
   2b6e0:	vldr	d9, [pc, #832]	; 2ba28 <__assert_fail@plt+0x1a73c>
   2b6e4:	vmul.f64	d0, d8, d9
   2b6e8:	ldr	r0, [sp, #8]
   2b6ec:	bl	2b438 <__assert_fail@plt+0x1a14c>
   2b6f0:	vdiv.f64	d0, d0, d9
   2b6f4:	vstr	d0, [sp]
   2b6f8:	movw	r3, #13800	; 0x35e8
   2b6fc:	movt	r3, #3
   2b700:	mvn	r2, #0
   2b704:	mov	r1, #1
   2b708:	ldr	r4, [sp, #36]	; 0x24
   2b70c:	mov	r0, r4
   2b710:	bl	111cc <__sprintf_chk@plt>
   2b714:	mov	r0, r4
   2b718:	bl	111a8 <strlen@plt>
   2b71c:	mov	r8, r0
   2b720:	mov	fp, #0
   2b724:	b	2b850 <__assert_fail@plt+0x1a564>
   2b728:	ldrd	r2, [sp, #176]	; 0xb0
   2b72c:	orrs	r3, r2, r3
   2b730:	beq	2b5f4 <__assert_fail@plt+0x1a308>
   2b734:	ldrd	r2, [sp, #176]	; 0xb0
   2b738:	ldrd	r0, [sp, #184]	; 0xb8
   2b73c:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2b740:	orrs	r3, r2, r3
   2b744:	bne	2b5f4 <__assert_fail@plt+0x1a308>
   2b748:	ldrd	r2, [sp, #176]	; 0xb0
   2b74c:	ldrd	r0, [sp, #184]	; 0xb8
   2b750:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2b754:	strd	r0, [sp, #48]	; 0x30
   2b758:	mov	r2, r0
   2b75c:	mov	r3, r1
   2b760:	mov	r0, r6
   2b764:	mov	r1, r7
   2b768:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2b76c:	lsl	r1, r3, #2
   2b770:	lsl	r4, r2, #2
   2b774:	orr	r0, r1, r2, lsr #30
   2b778:	adds	r4, r4, r2
   2b77c:	adc	r3, r0, r3
   2b780:	adds	r4, r4, r4
   2b784:	adc	r8, r3, r3
   2b788:	ldrd	r2, [sp, #48]	; 0x30
   2b78c:	mov	r0, r4
   2b790:	mov	r1, r8
   2b794:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2b798:	adds	r1, r2, r2
   2b79c:	str	r1, [sp, #56]	; 0x38
   2b7a0:	adc	r3, r3, r3
   2b7a4:	str	r3, [sp, #60]	; 0x3c
   2b7a8:	ldrd	r2, [sp, #48]	; 0x30
   2b7ac:	mov	r0, r6
   2b7b0:	mov	r1, r7
   2b7b4:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2b7b8:	strd	r0, [sp, #24]
   2b7bc:	ldrd	r2, [sp, #48]	; 0x30
   2b7c0:	mov	r0, r4
   2b7c4:	mov	r1, r8
   2b7c8:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2b7cc:	mov	r6, r0
   2b7d0:	ldrd	r2, [sp, #48]	; 0x30
   2b7d4:	ldrd	r0, [sp, #56]	; 0x38
   2b7d8:	cmp	r3, r1
   2b7dc:	cmpeq	r2, r0
   2b7e0:	bls	2b7f8 <__assert_fail@plt+0x1a50c>
   2b7e4:	mov	r3, r0
   2b7e8:	orrs	r3, r3, r1
   2b7ec:	movne	r4, #1
   2b7f0:	moveq	r4, #0
   2b7f4:	b	2b8cc <__assert_fail@plt+0x1a5e0>
   2b7f8:	ldrd	r2, [sp, #48]	; 0x30
   2b7fc:	ldrd	r0, [sp, #56]	; 0x38
   2b800:	cmp	r3, r1
   2b804:	cmpeq	r2, r0
   2b808:	movcc	r4, #3
   2b80c:	movcs	r4, #2
   2b810:	b	2b8cc <__assert_fail@plt+0x1a5e0>
   2b814:	ldr	r0, [sp, #8]
   2b818:	bl	2b438 <__assert_fail@plt+0x1a14c>
   2b81c:	vstr	d0, [sp]
   2b820:	movw	r3, #13800	; 0x35e8
   2b824:	movt	r3, #3
   2b828:	mvn	r2, #0
   2b82c:	mov	r1, #1
   2b830:	ldr	r4, [sp, #36]	; 0x24
   2b834:	mov	r0, r4
   2b838:	bl	111cc <__sprintf_chk@plt>
   2b83c:	mov	r0, r4
   2b840:	bl	111a8 <strlen@plt>
   2b844:	mov	r8, r0
   2b848:	mov	fp, #0
   2b84c:	mvn	r7, #0
   2b850:	ldr	r3, [sp, #32]
   2b854:	sub	r6, r3, r8
   2b858:	mov	r2, r8
   2b85c:	ldr	r1, [sp, #36]	; 0x24
   2b860:	mov	r0, r6
   2b864:	bl	11028 <memmove@plt>
   2b868:	sub	r8, r8, fp
   2b86c:	add	r8, r6, r8
   2b870:	tst	r9, #4
   2b874:	bne	2bc14 <__assert_fail@plt+0x1a928>
   2b878:	tst	r9, #128	; 0x80
   2b87c:	beq	2b894 <__assert_fail@plt+0x1a5a8>
   2b880:	cmp	r7, #0
   2b884:	blt	2bca4 <__assert_fail@plt+0x1a9b8>
   2b888:	and	r3, r9, #256	; 0x100
   2b88c:	orrs	r2, r3, r7
   2b890:	bne	2bd04 <__assert_fail@plt+0x1aa18>
   2b894:	mov	r3, #0
   2b898:	ldr	r2, [sp, #32]
   2b89c:	strb	r3, [r2]
   2b8a0:	mov	r0, r6
   2b8a4:	add	sp, sp, #124	; 0x7c
   2b8a8:	vpop	{d8-d9}
   2b8ac:	ldrd	r4, [sp]
   2b8b0:	ldrd	r6, [sp, #8]
   2b8b4:	ldrd	r8, [sp, #16]
   2b8b8:	ldrd	sl, [sp, #24]
   2b8bc:	add	sp, sp, #32
   2b8c0:	pop	{pc}		; (ldr pc, [sp], #4)
   2b8c4:	mov	r4, #0
   2b8c8:	mov	r6, r4
   2b8cc:	ands	r3, r9, #16
   2b8d0:	str	r3, [sp, #48]	; 0x30
   2b8d4:	beq	2ba8c <__assert_fail@plt+0x1a7a0>
   2b8d8:	ldr	r8, [sp, #40]	; 0x28
   2b8dc:	mov	r3, #0
   2b8e0:	ldrd	r0, [sp, #24]
   2b8e4:	cmp	r3, r1
   2b8e8:	cmpeq	r8, r0
   2b8ec:	bhi	2bac4 <__assert_fail@plt+0x1a7d8>
   2b8f0:	mov	r7, #0
   2b8f4:	str	r5, [sp, #56]	; 0x38
   2b8f8:	str	fp, [sp, #64]	; 0x40
   2b8fc:	str	sl, [sp, #68]	; 0x44
   2b900:	mov	sl, r8
   2b904:	mov	fp, r3
   2b908:	b	2b948 <__assert_fail@plt+0x1a65c>
   2b90c:	add	r4, r4, r5
   2b910:	cmp	r4, r8
   2b914:	movhi	r4, #3
   2b918:	movls	r4, #2
   2b91c:	add	r7, r7, #1
   2b920:	ldrd	r2, [sp, #24]
   2b924:	cmp	fp, r3
   2b928:	cmpeq	sl, r2
   2b92c:	movls	r3, #1
   2b930:	movhi	r3, #0
   2b934:	cmp	r7, #7
   2b938:	movgt	r3, #0
   2b93c:	andle	r3, r3, #1
   2b940:	cmp	r3, #0
   2b944:	beq	2b99c <__assert_fail@plt+0x1a6b0>
   2b948:	mov	r2, sl
   2b94c:	mov	r3, fp
   2b950:	ldrd	r0, [sp, #24]
   2b954:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2b958:	add	r2, r2, r2, lsl #2
   2b95c:	add	r2, r6, r2, lsl #1
   2b960:	udiv	r6, r2, r8
   2b964:	mls	r2, r8, r6, r2
   2b968:	asr	r5, r4, #1
   2b96c:	add	r5, r5, r2, lsl #1
   2b970:	mov	r2, sl
   2b974:	mov	r3, fp
   2b978:	ldrd	r0, [sp, #24]
   2b97c:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2b980:	strd	r0, [sp, #24]
   2b984:	cmp	r8, r5
   2b988:	bls	2b90c <__assert_fail@plt+0x1a620>
   2b98c:	cmn	r4, r5
   2b990:	movne	r4, #1
   2b994:	moveq	r4, #0
   2b998:	b	2b91c <__assert_fail@plt+0x1a630>
   2b99c:	ldr	r5, [sp, #56]	; 0x38
   2b9a0:	ldr	fp, [sp, #64]	; 0x40
   2b9a4:	ldr	sl, [sp, #68]	; 0x44
   2b9a8:	ldrd	r2, [sp, #24]
   2b9ac:	cmp	r3, #0
   2b9b0:	cmpeq	r2, #9
   2b9b4:	bhi	2bad0 <__assert_fail@plt+0x1a7e4>
   2b9b8:	ldr	r3, [sp, #8]
   2b9bc:	cmp	r3, #1
   2b9c0:	beq	2ba30 <__assert_fail@plt+0x1a744>
   2b9c4:	adds	r3, r4, #0
   2b9c8:	movne	r3, #1
   2b9cc:	ldr	r2, [sp, #8]
   2b9d0:	cmp	r2, #0
   2b9d4:	movne	r3, #0
   2b9d8:	cmp	r3, #0
   2b9dc:	beq	2bd90 <__assert_fail@plt+0x1aaa4>
   2b9e0:	add	r6, r6, #1
   2b9e4:	cmp	r6, #10
   2b9e8:	beq	2ba48 <__assert_fail@plt+0x1a75c>
   2b9ec:	ldr	r3, [sp, #36]	; 0x24
   2b9f0:	add	r8, r3, #644	; 0x284
   2b9f4:	add	r8, r8, #2
   2b9f8:	add	r6, r6, #48	; 0x30
   2b9fc:	strb	r6, [r3, #646]	; 0x286
   2ba00:	sub	r8, r8, fp
   2ba04:	mov	r2, fp
   2ba08:	mov	r1, r5
   2ba0c:	mov	r0, r8
   2ba10:	bl	11058 <memcpy@plt>
   2ba14:	mov	r6, #0
   2ba18:	mov	r4, r6
   2ba1c:	b	2ba94 <__assert_fail@plt+0x1a7a8>
   2ba20:	andeq	r0, r0, r0
   2ba24:	svccc	0x00f00000	; IMB
   2ba28:	andeq	r0, r0, r0
   2ba2c:	eormi	r0, r4, r0
   2ba30:	and	r3, r6, #1
   2ba34:	add	r3, r3, r4
   2ba38:	cmp	r3, #2
   2ba3c:	movle	r3, #0
   2ba40:	movgt	r3, #1
   2ba44:	b	2b9d8 <__assert_fail@plt+0x1a6ec>
   2ba48:	ldr	r3, [sp, #24]
   2ba4c:	adds	r3, r3, #1
   2ba50:	str	r3, [sp, #24]
   2ba54:	ldr	r3, [sp, #28]
   2ba58:	adc	r3, r3, #0
   2ba5c:	str	r3, [sp, #28]
   2ba60:	ldrd	r2, [sp, #24]
   2ba64:	cmp	r3, #0
   2ba68:	cmpeq	r2, #9
   2ba6c:	bls	2ba80 <__assert_fail@plt+0x1a794>
   2ba70:	ldr	r8, [sp, #32]
   2ba74:	mov	r4, #0
   2ba78:	mov	r6, r4
   2ba7c:	b	2ba94 <__assert_fail@plt+0x1a7a8>
   2ba80:	mov	r4, #0
   2ba84:	mov	r6, r4
   2ba88:	b	2bd98 <__assert_fail@plt+0x1aaac>
   2ba8c:	ldr	r8, [sp, #32]
   2ba90:	mvn	r7, #0
   2ba94:	ldr	r3, [sp, #8]
   2ba98:	cmp	r3, #1
   2ba9c:	beq	2bad8 <__assert_fail@plt+0x1a7ec>
   2baa0:	ldr	r3, [sp, #8]
   2baa4:	cmp	r3, #0
   2baa8:	movne	r6, #0
   2baac:	bne	2bb04 <__assert_fail@plt+0x1a818>
   2bab0:	add	r6, r6, r4
   2bab4:	cmp	r6, #0
   2bab8:	movle	r6, #0
   2babc:	movgt	r6, #1
   2bac0:	b	2bb04 <__assert_fail@plt+0x1a818>
   2bac4:	ldr	r8, [sp, #32]
   2bac8:	mov	r7, #0
   2bacc:	b	2ba94 <__assert_fail@plt+0x1a7a8>
   2bad0:	ldr	r8, [sp, #32]
   2bad4:	b	2ba94 <__assert_fail@plt+0x1a7a8>
   2bad8:	ldr	r3, [sp, #24]
   2badc:	and	r0, r3, #1
   2bae0:	mov	r1, #0
   2bae4:	adds	r2, r0, r4
   2bae8:	adc	r3, r1, r4, asr #31
   2baec:	orr	r2, r2, r3
   2baf0:	cmp	r2, r1
   2baf4:	addne	r6, r6, #1
   2baf8:	cmp	r6, #5
   2bafc:	movle	r6, #0
   2bb00:	movgt	r6, #1
   2bb04:	cmp	r6, #0
   2bb08:	beq	2bb60 <__assert_fail@plt+0x1a874>
   2bb0c:	ldr	r3, [sp, #24]
   2bb10:	adds	r3, r3, #1
   2bb14:	str	r3, [sp, #24]
   2bb18:	ldr	r3, [sp, #28]
   2bb1c:	adc	r3, r3, #0
   2bb20:	str	r3, [sp, #28]
   2bb24:	ldr	r3, [sp, #48]	; 0x30
   2bb28:	cmp	r3, #0
   2bb2c:	beq	2bb60 <__assert_fail@plt+0x1a874>
   2bb30:	ldr	r2, [sp, #40]	; 0x28
   2bb34:	mov	r3, #0
   2bb38:	ldrd	r0, [sp, #24]
   2bb3c:	cmp	r3, r1
   2bb40:	cmpeq	r2, r0
   2bb44:	moveq	r3, #1
   2bb48:	movne	r3, #0
   2bb4c:	cmp	r7, #7
   2bb50:	movgt	r3, #0
   2bb54:	andle	r3, r3, #1
   2bb58:	cmp	r3, #0
   2bb5c:	bne	2bb84 <__assert_fail@plt+0x1a898>
   2bb60:	mov	r4, #10
   2bb64:	mov	r5, #0
   2bb68:	mov	fp, r8
   2bb6c:	strd	r4, [sp, #8]
   2bb70:	mov	r5, r9
   2bb74:	mov	r9, r8
   2bb78:	mov	r8, r7
   2bb7c:	ldrd	r6, [sp, #24]
   2bb80:	b	2bbcc <__assert_fail@plt+0x1a8e0>
   2bb84:	add	r7, r7, #1
   2bb88:	tst	r9, #8
   2bb8c:	beq	2bba0 <__assert_fail@plt+0x1a8b4>
   2bb90:	sub	r6, r8, #1
   2bb94:	mov	r3, #49	; 0x31
   2bb98:	strb	r3, [r8, #-1]
   2bb9c:	b	2b870 <__assert_fail@plt+0x1a584>
   2bba0:	mov	r3, #48	; 0x30
   2bba4:	strb	r3, [r8, #-1]
   2bba8:	mvn	r3, fp
   2bbac:	add	r8, r8, r3
   2bbb0:	mov	r2, fp
   2bbb4:	mov	r1, r5
   2bbb8:	mov	r0, r8
   2bbbc:	bl	11058 <memcpy@plt>
   2bbc0:	b	2bb90 <__assert_fail@plt+0x1a8a4>
   2bbc4:	mov	r6, r0
   2bbc8:	mov	r7, r1
   2bbcc:	ldrd	r2, [sp, #8]
   2bbd0:	mov	r0, r6
   2bbd4:	mov	r1, r7
   2bbd8:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2bbdc:	add	r2, r2, #48	; 0x30
   2bbe0:	strb	r2, [fp, #-1]!
   2bbe4:	ldrd	r2, [sp, #8]
   2bbe8:	mov	r0, r6
   2bbec:	mov	r1, r7
   2bbf0:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2bbf4:	cmp	r7, #0
   2bbf8:	cmpeq	r6, #9
   2bbfc:	bhi	2bbc4 <__assert_fail@plt+0x1a8d8>
   2bc00:	mov	r7, r8
   2bc04:	mov	r8, r9
   2bc08:	mov	r6, fp
   2bc0c:	mov	r9, r5
   2bc10:	b	2b870 <__assert_fail@plt+0x1a584>
   2bc14:	sub	r4, r8, r6
   2bc18:	ldr	r0, [sp, #20]
   2bc1c:	bl	111a8 <strlen@plt>
   2bc20:	mov	fp, r0
   2bc24:	mov	r3, #41	; 0x29
   2bc28:	mov	r2, r4
   2bc2c:	mov	r1, r6
   2bc30:	add	r0, sp, #76	; 0x4c
   2bc34:	bl	110d0 <__memcpy_chk@plt>
   2bc38:	mvn	r5, #0
   2bc3c:	mov	r6, r8
   2bc40:	b	2bc84 <__assert_fail@plt+0x1a998>
   2bc44:	cmp	r5, r4
   2bc48:	movcs	r5, r4
   2bc4c:	sub	r6, r6, r5
   2bc50:	sub	r4, r4, r5
   2bc54:	mov	r2, r5
   2bc58:	add	r3, sp, #76	; 0x4c
   2bc5c:	add	r1, r3, r4
   2bc60:	mov	r0, r6
   2bc64:	bl	11058 <memcpy@plt>
   2bc68:	cmp	r4, #0
   2bc6c:	beq	2b878 <__assert_fail@plt+0x1a58c>
   2bc70:	sub	r6, r6, fp
   2bc74:	mov	r2, fp
   2bc78:	ldr	r1, [sp, #20]
   2bc7c:	mov	r0, r6
   2bc80:	bl	11058 <memcpy@plt>
   2bc84:	ldrb	r3, [sl]
   2bc88:	cmp	r3, #0
   2bc8c:	beq	2bc44 <__assert_fail@plt+0x1a958>
   2bc90:	cmp	r3, #255	; 0xff
   2bc94:	movne	r5, r3
   2bc98:	moveq	r5, r4
   2bc9c:	add	sl, sl, #1
   2bca0:	b	2bc44 <__assert_fail@plt+0x1a958>
   2bca4:	ldrd	r2, [sp, #184]	; 0xb8
   2bca8:	cmp	r3, #0
   2bcac:	cmpeq	r2, #1
   2bcb0:	movls	r7, #0
   2bcb4:	bls	2b888 <__assert_fail@plt+0x1a59c>
   2bcb8:	mov	r7, #1
   2bcbc:	mov	r2, #1
   2bcc0:	mov	r3, #0
   2bcc4:	ldr	r1, [sp, #40]	; 0x28
   2bcc8:	ldrd	r4, [sp, #184]	; 0xb8
   2bccc:	mul	r0, r1, r3
   2bcd0:	umull	r2, r3, r2, r1
   2bcd4:	add	r3, r0, r3
   2bcd8:	cmp	r5, r3
   2bcdc:	cmpeq	r4, r2
   2bce0:	bls	2b888 <__assert_fail@plt+0x1a59c>
   2bce4:	add	r7, r7, #1
   2bce8:	cmp	r7, #8
   2bcec:	bne	2bccc <__assert_fail@plt+0x1a9e0>
   2bcf0:	and	r3, r9, #256	; 0x100
   2bcf4:	tst	r9, #64	; 0x40
   2bcf8:	bne	2bd0c <__assert_fail@plt+0x1aa20>
   2bcfc:	ldr	r2, [sp, #32]
   2bd00:	b	2bd24 <__assert_fail@plt+0x1aa38>
   2bd04:	tst	r9, #64	; 0x40
   2bd08:	beq	2bd6c <__assert_fail@plt+0x1aa80>
   2bd0c:	ldr	r0, [sp, #36]	; 0x24
   2bd10:	add	r2, r0, #648	; 0x288
   2bd14:	mov	r1, #32
   2bd18:	strb	r1, [r0, #647]	; 0x287
   2bd1c:	cmp	r7, #0
   2bd20:	beq	2bd74 <__assert_fail@plt+0x1aa88>
   2bd24:	ldr	ip, [sp, #44]	; 0x2c
   2bd28:	cmp	ip, #0
   2bd2c:	cmpeq	r7, #1
   2bd30:	beq	2bdac <__assert_fail@plt+0x1aac0>
   2bd34:	mov	r0, r2
   2bd38:	movw	r1, #13764	; 0x35c4
   2bd3c:	movt	r1, #3
   2bd40:	ldrb	r1, [r1, r7]
   2bd44:	strb	r1, [r0], #1
   2bd48:	str	r0, [sp, #32]
   2bd4c:	cmp	r3, #0
   2bd50:	beq	2b894 <__assert_fail@plt+0x1a5a8>
   2bd54:	cmp	ip, #0
   2bd58:	movne	r3, #105	; 0x69
   2bd5c:	strbne	r3, [r2, #1]
   2bd60:	addne	r2, r2, #2
   2bd64:	ldreq	r2, [sp, #32]
   2bd68:	b	2bd80 <__assert_fail@plt+0x1aa94>
   2bd6c:	ldr	r2, [sp, #32]
   2bd70:	b	2bd1c <__assert_fail@plt+0x1aa30>
   2bd74:	cmp	r3, #0
   2bd78:	streq	r2, [sp, #32]
   2bd7c:	beq	2b894 <__assert_fail@plt+0x1a5a8>
   2bd80:	mov	r3, #66	; 0x42
   2bd84:	strb	r3, [r2], #1
   2bd88:	str	r2, [sp, #32]
   2bd8c:	b	2b894 <__assert_fail@plt+0x1a5a8>
   2bd90:	cmp	r6, #0
   2bd94:	bne	2b9ec <__assert_fail@plt+0x1a700>
   2bd98:	tst	r9, #8
   2bd9c:	beq	2b9ec <__assert_fail@plt+0x1a700>
   2bda0:	ldr	r8, [sp, #32]
   2bda4:	mov	r6, #0
   2bda8:	b	2ba94 <__assert_fail@plt+0x1a7a8>
   2bdac:	mov	r1, r2
   2bdb0:	mov	r2, #107	; 0x6b
   2bdb4:	strb	r2, [r1], #1
   2bdb8:	str	r1, [sp, #32]
   2bdbc:	cmp	r3, #0
   2bdc0:	beq	2b894 <__assert_fail@plt+0x1a5a8>
   2bdc4:	ldr	r2, [sp, #32]
   2bdc8:	b	2bd80 <__assert_fail@plt+0x1aa94>
   2bdcc:	strd	r4, [sp, #-20]!	; 0xffffffec
   2bdd0:	strd	r6, [sp, #8]
   2bdd4:	str	lr, [sp, #16]
   2bdd8:	sub	sp, sp, #20
   2bddc:	mov	r7, r1
   2bde0:	mov	r6, r2
   2bde4:	subs	r4, r0, #0
   2bde8:	beq	2be6c <__assert_fail@plt+0x1ab80>
   2bdec:	ldrb	r3, [r4]
   2bdf0:	cmp	r3, #39	; 0x27
   2bdf4:	addeq	r4, r4, #1
   2bdf8:	moveq	r5, #4
   2bdfc:	movne	r5, #0
   2be00:	movw	r1, #13764	; 0x35c4
   2be04:	movt	r1, #3
   2be08:	mov	r3, #4
   2be0c:	add	r2, r1, #12
   2be10:	add	r1, r1, #20
   2be14:	mov	r0, r4
   2be18:	bl	191c0 <__assert_fail@plt+0x7ed4>
   2be1c:	cmp	r0, #0
   2be20:	blt	2bebc <__assert_fail@plt+0x1abd0>
   2be24:	movw	r3, #13764	; 0x35c4
   2be28:	movt	r3, #3
   2be2c:	add	r3, r3, r0, lsl #2
   2be30:	ldr	r3, [r3, #12]
   2be34:	orr	r5, r5, r3
   2be38:	mov	r2, #1
   2be3c:	mov	r3, #0
   2be40:	strd	r2, [r6]
   2be44:	str	r5, [r7]
   2be48:	mov	r0, #0
   2be4c:	ldrd	r2, [r6]
   2be50:	orrs	r3, r2, r3
   2be54:	beq	2bf58 <__assert_fail@plt+0x1ac6c>
   2be58:	add	sp, sp, #20
   2be5c:	ldrd	r4, [sp]
   2be60:	ldrd	r6, [sp, #8]
   2be64:	add	sp, sp, #16
   2be68:	pop	{pc}		; (ldr pc, [sp], #4)
   2be6c:	movw	r0, #13816	; 0x35f8
   2be70:	movt	r0, #3
   2be74:	bl	11130 <getenv@plt>
   2be78:	subs	r4, r0, #0
   2be7c:	bne	2bdec <__assert_fail@plt+0x1ab00>
   2be80:	movw	r0, #13828	; 0x3604
   2be84:	movt	r0, #3
   2be88:	bl	11130 <getenv@plt>
   2be8c:	subs	r4, r0, #0
   2be90:	bne	2bdec <__assert_fail@plt+0x1ab00>
   2be94:	movw	r0, #13840	; 0x3610
   2be98:	movt	r0, #3
   2be9c:	bl	11130 <getenv@plt>
   2bea0:	cmp	r0, #0
   2bea4:	moveq	r2, #1024	; 0x400
   2bea8:	movne	r2, #512	; 0x200
   2beac:	mov	r3, #0
   2beb0:	strd	r2, [r6]
   2beb4:	mov	r5, #0
   2beb8:	b	2be44 <__assert_fail@plt+0x1ab58>
   2bebc:	movw	r3, #13856	; 0x3620
   2bec0:	movt	r3, #3
   2bec4:	str	r3, [sp]
   2bec8:	mov	r3, r6
   2becc:	mov	r2, #0
   2bed0:	add	r1, sp, #12
   2bed4:	mov	r0, r4
   2bed8:	bl	2f060 <__assert_fail@plt+0x1dd74>
   2bedc:	cmp	r0, #0
   2bee0:	bne	2bf38 <__assert_fail@plt+0x1ac4c>
   2bee4:	ldrb	r3, [r4]
   2bee8:	sub	r3, r3, #48	; 0x30
   2beec:	uxtb	r3, r3
   2bef0:	cmp	r3, #9
   2bef4:	bls	2be44 <__assert_fail@plt+0x1ab58>
   2bef8:	ldr	r2, [sp, #12]
   2befc:	cmp	r2, r4
   2bf00:	beq	2bf20 <__assert_fail@plt+0x1ac34>
   2bf04:	ldrb	r3, [r4, #1]!
   2bf08:	sub	r3, r3, #48	; 0x30
   2bf0c:	uxtb	r3, r3
   2bf10:	cmp	r3, #9
   2bf14:	bls	2be44 <__assert_fail@plt+0x1ab58>
   2bf18:	cmp	r2, r4
   2bf1c:	bne	2bf04 <__assert_fail@plt+0x1ac18>
   2bf20:	ldrb	r3, [r4, #-1]
   2bf24:	cmp	r3, #66	; 0x42
   2bf28:	orrne	r5, r5, #128	; 0x80
   2bf2c:	beq	2bf44 <__assert_fail@plt+0x1ac58>
   2bf30:	orr	r5, r5, #32
   2bf34:	b	2be44 <__assert_fail@plt+0x1ab58>
   2bf38:	mov	r3, #0
   2bf3c:	str	r3, [r7]
   2bf40:	b	2be4c <__assert_fail@plt+0x1ab60>
   2bf44:	orr	r5, r5, #384	; 0x180
   2bf48:	ldrb	r3, [r4, #-2]
   2bf4c:	cmp	r3, #105	; 0x69
   2bf50:	bne	2be44 <__assert_fail@plt+0x1ab58>
   2bf54:	b	2bf30 <__assert_fail@plt+0x1ac44>
   2bf58:	movw	r0, #13840	; 0x3610
   2bf5c:	movt	r0, #3
   2bf60:	bl	11130 <getenv@plt>
   2bf64:	cmp	r0, #0
   2bf68:	moveq	r2, #1024	; 0x400
   2bf6c:	movne	r2, #512	; 0x200
   2bf70:	mov	r3, #0
   2bf74:	strd	r2, [r6]
   2bf78:	mov	r0, #4
   2bf7c:	b	2be58 <__assert_fail@plt+0x1ab6c>
   2bf80:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2bf84:	str	r6, [sp, #8]
   2bf88:	strd	r8, [sp, #12]
   2bf8c:	str	lr, [sp, #20]
   2bf90:	mov	r4, r0
   2bf94:	mov	r5, r1
   2bf98:	add	r6, r2, #20
   2bf9c:	mov	r3, #0
   2bfa0:	strb	r3, [r2, #20]
   2bfa4:	mov	r8, #10
   2bfa8:	mov	r9, #0
   2bfac:	b	2bfb8 <__assert_fail@plt+0x1accc>
   2bfb0:	mov	r4, r0
   2bfb4:	mov	r5, r1
   2bfb8:	mov	r2, r8
   2bfbc:	mov	r3, r9
   2bfc0:	mov	r0, r4
   2bfc4:	mov	r1, r5
   2bfc8:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2bfcc:	add	r2, r2, #48	; 0x30
   2bfd0:	strb	r2, [r6, #-1]!
   2bfd4:	mov	r2, r8
   2bfd8:	mov	r3, r9
   2bfdc:	mov	r0, r4
   2bfe0:	mov	r1, r5
   2bfe4:	bl	2ff80 <__assert_fail@plt+0x1ec94>
   2bfe8:	cmp	r5, #0
   2bfec:	cmpeq	r4, #9
   2bff0:	bhi	2bfb0 <__assert_fail@plt+0x1acc4>
   2bff4:	mov	r0, r6
   2bff8:	ldrd	r4, [sp]
   2bffc:	ldr	r6, [sp, #8]
   2c000:	ldrd	r8, [sp, #12]
   2c004:	add	sp, sp, #20
   2c008:	pop	{pc}		; (ldr pc, [sp], #4)
   2c00c:	strd	r4, [sp, #-16]!
   2c010:	str	r6, [sp, #8]
   2c014:	str	lr, [sp, #12]
   2c018:	subs	r4, r0, #0
   2c01c:	beq	2c0b8 <__assert_fail@plt+0x1adcc>
   2c020:	mov	r1, #47	; 0x2f
   2c024:	mov	r0, r4
   2c028:	bl	1125c <strrchr@plt>
   2c02c:	subs	r5, r0, #0
   2c030:	beq	2c090 <__assert_fail@plt+0x1ada4>
   2c034:	add	r6, r5, #1
   2c038:	sub	r3, r6, r4
   2c03c:	cmp	r3, #6
   2c040:	ble	2c090 <__assert_fail@plt+0x1ada4>
   2c044:	mov	r2, #7
   2c048:	movw	r1, #13952	; 0x3680
   2c04c:	movt	r1, #3
   2c050:	sub	r0, r5, #6
   2c054:	bl	112bc <strncmp@plt>
   2c058:	cmp	r0, #0
   2c05c:	bne	2c090 <__assert_fail@plt+0x1ada4>
   2c060:	mov	r2, #3
   2c064:	movw	r1, #13960	; 0x3688
   2c068:	movt	r1, #3
   2c06c:	mov	r0, r6
   2c070:	bl	112bc <strncmp@plt>
   2c074:	cmp	r0, #0
   2c078:	movne	r4, r6
   2c07c:	bne	2c090 <__assert_fail@plt+0x1ada4>
   2c080:	add	r4, r5, #4
   2c084:	movw	r3, #16776	; 0x4188
   2c088:	movt	r3, #4
   2c08c:	str	r4, [r3]
   2c090:	movw	r3, #16856	; 0x41d8
   2c094:	movt	r3, #4
   2c098:	str	r4, [r3]
   2c09c:	movw	r3, #16780	; 0x418c
   2c0a0:	movt	r3, #4
   2c0a4:	str	r4, [r3]
   2c0a8:	ldrd	r4, [sp]
   2c0ac:	ldr	r6, [sp, #8]
   2c0b0:	add	sp, sp, #12
   2c0b4:	pop	{pc}		; (ldr pc, [sp], #4)
   2c0b8:	movw	r3, #16792	; 0x4198
   2c0bc:	movt	r3, #4
   2c0c0:	ldr	r3, [r3]
   2c0c4:	mov	r2, #55	; 0x37
   2c0c8:	mov	r1, #1
   2c0cc:	movw	r0, #13896	; 0x3648
   2c0d0:	movt	r0, #3
   2c0d4:	bl	110dc <fwrite@plt>
   2c0d8:	bl	112c8 <abort@plt>
   2c0dc:	mov	r2, #0
   2c0e0:	mov	r3, #0
   2c0e4:	strd	r2, [r0]
   2c0e8:	strd	r2, [r0, #8]
   2c0ec:	strd	r2, [r0, #16]
   2c0f0:	strd	r2, [r0, #24]
   2c0f4:	strd	r2, [r0, #32]
   2c0f8:	strd	r2, [r0, #40]	; 0x28
   2c0fc:	cmp	r1, #10
   2c100:	beq	2c10c <__assert_fail@plt+0x1ae20>
   2c104:	str	r1, [r0]
   2c108:	bx	lr
   2c10c:	str	r4, [sp, #-8]!
   2c110:	str	lr, [sp, #4]
   2c114:	bl	112c8 <abort@plt>
   2c118:	strd	r4, [sp, #-16]!
   2c11c:	str	r6, [sp, #8]
   2c120:	str	lr, [sp, #12]
   2c124:	mov	r5, r0
   2c128:	mov	r6, r1
   2c12c:	mov	r2, #5
   2c130:	mov	r1, r0
   2c134:	mov	r0, #0
   2c138:	bl	110a0 <dcgettext@plt>
   2c13c:	mov	r4, r0
   2c140:	cmp	r5, r0
   2c144:	beq	2c15c <__assert_fail@plt+0x1ae70>
   2c148:	mov	r0, r4
   2c14c:	ldrd	r4, [sp]
   2c150:	ldr	r6, [sp, #8]
   2c154:	add	sp, sp, #12
   2c158:	pop	{pc}		; (ldr pc, [sp], #4)
   2c15c:	bl	2f9b4 <__assert_fail@plt+0x1e6c8>
   2c160:	ldrb	r3, [r0]
   2c164:	bic	r3, r3, #32
   2c168:	cmp	r3, #85	; 0x55
   2c16c:	bne	2c1f0 <__assert_fail@plt+0x1af04>
   2c170:	ldrb	r3, [r0, #1]
   2c174:	bic	r3, r3, #32
   2c178:	cmp	r3, #84	; 0x54
   2c17c:	bne	2c1b4 <__assert_fail@plt+0x1aec8>
   2c180:	ldrb	r3, [r0, #2]
   2c184:	bic	r3, r3, #32
   2c188:	cmp	r3, #70	; 0x46
   2c18c:	bne	2c1b4 <__assert_fail@plt+0x1aec8>
   2c190:	ldrb	r3, [r0, #3]
   2c194:	cmp	r3, #45	; 0x2d
   2c198:	bne	2c1b4 <__assert_fail@plt+0x1aec8>
   2c19c:	ldrb	r3, [r0, #4]
   2c1a0:	cmp	r3, #56	; 0x38
   2c1a4:	bne	2c1b4 <__assert_fail@plt+0x1aec8>
   2c1a8:	ldrb	r3, [r0, #5]
   2c1ac:	cmp	r3, #0
   2c1b0:	beq	2c1d0 <__assert_fail@plt+0x1aee4>
   2c1b4:	movw	r4, #14048	; 0x36e0
   2c1b8:	movt	r4, #3
   2c1bc:	movw	r3, #14068	; 0x36f4
   2c1c0:	movt	r3, #3
   2c1c4:	cmp	r6, #9
   2c1c8:	movne	r4, r3
   2c1cc:	b	2c148 <__assert_fail@plt+0x1ae5c>
   2c1d0:	ldrb	r2, [r4]
   2c1d4:	movw	r4, #14064	; 0x36f0
   2c1d8:	movt	r4, #3
   2c1dc:	movw	r3, #14052	; 0x36e4
   2c1e0:	movt	r3, #3
   2c1e4:	cmp	r2, #96	; 0x60
   2c1e8:	movne	r4, r3
   2c1ec:	b	2c148 <__assert_fail@plt+0x1ae5c>
   2c1f0:	cmp	r3, #71	; 0x47
   2c1f4:	bne	2c1b4 <__assert_fail@plt+0x1aec8>
   2c1f8:	ldrb	r3, [r0, #1]
   2c1fc:	bic	r3, r3, #32
   2c200:	cmp	r3, #66	; 0x42
   2c204:	bne	2c1b4 <__assert_fail@plt+0x1aec8>
   2c208:	ldrb	r3, [r0, #2]
   2c20c:	cmp	r3, #49	; 0x31
   2c210:	bne	2c1b4 <__assert_fail@plt+0x1aec8>
   2c214:	ldrb	r3, [r0, #3]
   2c218:	cmp	r3, #56	; 0x38
   2c21c:	bne	2c1b4 <__assert_fail@plt+0x1aec8>
   2c220:	ldrb	r3, [r0, #4]
   2c224:	cmp	r3, #48	; 0x30
   2c228:	bne	2c1b4 <__assert_fail@plt+0x1aec8>
   2c22c:	ldrb	r3, [r0, #5]
   2c230:	cmp	r3, #51	; 0x33
   2c234:	bne	2c1b4 <__assert_fail@plt+0x1aec8>
   2c238:	ldrb	r3, [r0, #6]
   2c23c:	cmp	r3, #48	; 0x30
   2c240:	bne	2c1b4 <__assert_fail@plt+0x1aec8>
   2c244:	ldrb	r3, [r0, #7]
   2c248:	cmp	r3, #0
   2c24c:	bne	2c1b4 <__assert_fail@plt+0x1aec8>
   2c250:	ldrb	r2, [r4]
   2c254:	movw	r4, #14060	; 0x36ec
   2c258:	movt	r4, #3
   2c25c:	movw	r3, #14056	; 0x36e8
   2c260:	movt	r3, #3
   2c264:	cmp	r2, #96	; 0x60
   2c268:	movne	r4, r3
   2c26c:	b	2c148 <__assert_fail@plt+0x1ae5c>
   2c270:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2c274:	strd	r6, [sp, #8]
   2c278:	strd	r8, [sp, #16]
   2c27c:	strd	sl, [sp, #24]
   2c280:	str	lr, [sp, #32]
   2c284:	sub	sp, sp, #116	; 0x74
   2c288:	str	r0, [sp, #64]	; 0x40
   2c28c:	mov	r8, r1
   2c290:	str	r2, [sp, #48]	; 0x30
   2c294:	str	r3, [sp, #24]
   2c298:	ldr	r7, [sp, #152]	; 0x98
   2c29c:	bl	110f4 <__ctype_get_mb_cur_max@plt>
   2c2a0:	str	r0, [sp, #76]	; 0x4c
   2c2a4:	ldr	r3, [sp, #156]	; 0x9c
   2c2a8:	ubfx	r3, r3, #1, #1
   2c2ac:	str	r3, [sp, #32]
   2c2b0:	mov	r3, #1
   2c2b4:	str	r3, [sp, #40]	; 0x28
   2c2b8:	mov	r3, #0
   2c2bc:	str	r3, [sp, #68]	; 0x44
   2c2c0:	str	r3, [sp, #36]	; 0x24
   2c2c4:	str	r3, [sp, #28]
   2c2c8:	str	r3, [sp, #52]	; 0x34
   2c2cc:	str	r3, [sp, #60]	; 0x3c
   2c2d0:	str	r3, [sp, #72]	; 0x48
   2c2d4:	movw	r3, #14072	; 0x36f8
   2c2d8:	movt	r3, #3
   2c2dc:	str	r3, [sp, #80]	; 0x50
   2c2e0:	mov	r9, r8
   2c2e4:	mov	sl, r7
   2c2e8:	cmp	sl, #10
   2c2ec:	ldrls	pc, [pc, sl, lsl #2]
   2c2f0:	b	2c4b4 <__assert_fail@plt+0x1b1c8>
   2c2f4:	andeq	ip, r2, r4, asr r3
   2c2f8:	andeq	ip, r2, r8, lsr #6
   2c2fc:	andeq	ip, r2, ip, lsl #9
   2c300:	andeq	ip, r2, r0, lsr #6
   2c304:	andeq	ip, r2, r0, asr #8
   2c308:	andeq	ip, r2, r4, ror #6
   2c30c:	andeq	sp, r2, r0, lsr r7
   2c310:			; <UNDEFINED> instruction: 0x0002c4b8
   2c314:	andeq	ip, r2, r0, lsr #7
   2c318:	andeq	ip, r2, r0, lsr #7
   2c31c:	andeq	ip, r2, r0, lsr #7
   2c320:	mov	r3, #1
   2c324:	str	r3, [sp, #28]
   2c328:	mov	r3, #1
   2c32c:	str	r3, [sp, #32]
   2c330:	str	r3, [sp, #52]	; 0x34
   2c334:	movw	r3, #14068	; 0x36f4
   2c338:	movt	r3, #3
   2c33c:	str	r3, [sp, #60]	; 0x3c
   2c340:	mov	fp, #0
   2c344:	mov	sl, #2
   2c348:	mov	r6, #0
   2c34c:	ldr	r8, [sp, #64]	; 0x40
   2c350:	b	2cbc8 <__assert_fail@plt+0x1b8dc>
   2c354:	mov	fp, sl
   2c358:	mov	r3, #0
   2c35c:	str	r3, [sp, #32]
   2c360:	b	2c348 <__assert_fail@plt+0x1b05c>
   2c364:	ldr	r3, [sp, #32]
   2c368:	cmp	r3, #0
   2c36c:	bne	2c4cc <__assert_fail@plt+0x1b1e0>
   2c370:	cmp	r9, #0
   2c374:	beq	2c4f0 <__assert_fail@plt+0x1b204>
   2c378:	mov	r3, #34	; 0x22
   2c37c:	ldr	r2, [sp, #64]	; 0x40
   2c380:	strb	r3, [r2]
   2c384:	mov	fp, #1
   2c388:	str	fp, [sp, #28]
   2c38c:	str	fp, [sp, #52]	; 0x34
   2c390:	movw	r3, #14048	; 0x36e0
   2c394:	movt	r3, #3
   2c398:	str	r3, [sp, #60]	; 0x3c
   2c39c:	b	2c348 <__assert_fail@plt+0x1b05c>
   2c3a0:	cmp	sl, #10
   2c3a4:	bne	2c3d8 <__assert_fail@plt+0x1b0ec>
   2c3a8:	ldr	r3, [sp, #32]
   2c3ac:	cmp	r3, #0
   2c3b0:	movne	fp, #0
   2c3b4:	beq	2c400 <__assert_fail@plt+0x1b114>
   2c3b8:	ldr	r0, [sp, #168]	; 0xa8
   2c3bc:	bl	111a8 <strlen@plt>
   2c3c0:	str	r0, [sp, #52]	; 0x34
   2c3c4:	ldr	r3, [sp, #168]	; 0xa8
   2c3c8:	str	r3, [sp, #60]	; 0x3c
   2c3cc:	mov	r3, #1
   2c3d0:	str	r3, [sp, #28]
   2c3d4:	b	2c348 <__assert_fail@plt+0x1b05c>
   2c3d8:	mov	r1, sl
   2c3dc:	ldr	r0, [sp, #80]	; 0x50
   2c3e0:	bl	2c118 <__assert_fail@plt+0x1ae2c>
   2c3e4:	str	r0, [sp, #164]	; 0xa4
   2c3e8:	mov	r1, sl
   2c3ec:	movw	r0, #14068	; 0x36f4
   2c3f0:	movt	r0, #3
   2c3f4:	bl	2c118 <__assert_fail@plt+0x1ae2c>
   2c3f8:	str	r0, [sp, #168]	; 0xa8
   2c3fc:	b	2c3a8 <__assert_fail@plt+0x1b0bc>
   2c400:	ldr	r3, [sp, #164]	; 0xa4
   2c404:	ldrb	r3, [r3]
   2c408:	cmp	r3, #0
   2c40c:	beq	2c438 <__assert_fail@plt+0x1b14c>
   2c410:	ldr	r2, [sp, #164]	; 0xa4
   2c414:	mov	fp, #0
   2c418:	ldr	r1, [sp, #64]	; 0x40
   2c41c:	cmp	r9, fp
   2c420:	strbhi	r3, [r1, fp]
   2c424:	add	fp, fp, #1
   2c428:	ldrb	r3, [r2, #1]!
   2c42c:	cmp	r3, #0
   2c430:	bne	2c41c <__assert_fail@plt+0x1b130>
   2c434:	b	2c3b8 <__assert_fail@plt+0x1b0cc>
   2c438:	mov	fp, #0
   2c43c:	b	2c3b8 <__assert_fail@plt+0x1b0cc>
   2c440:	ldr	r3, [sp, #32]
   2c444:	cmp	r3, #0
   2c448:	bne	2c328 <__assert_fail@plt+0x1b03c>
   2c44c:	mov	r3, #1
   2c450:	str	r3, [sp, #28]
   2c454:	cmp	r9, #0
   2c458:	beq	2c50c <__assert_fail@plt+0x1b220>
   2c45c:	mov	r3, #39	; 0x27
   2c460:	ldr	r2, [sp, #64]	; 0x40
   2c464:	strb	r3, [r2]
   2c468:	mov	r3, #0
   2c46c:	str	r3, [sp, #32]
   2c470:	mov	fp, #1
   2c474:	str	fp, [sp, #52]	; 0x34
   2c478:	movw	r3, #14068	; 0x36f4
   2c47c:	movt	r3, #3
   2c480:	str	r3, [sp, #60]	; 0x3c
   2c484:	mov	sl, #2
   2c488:	b	2c348 <__assert_fail@plt+0x1b05c>
   2c48c:	ldr	r3, [sp, #32]
   2c490:	cmp	r3, #0
   2c494:	beq	2c454 <__assert_fail@plt+0x1b168>
   2c498:	mov	r3, #1
   2c49c:	str	r3, [sp, #52]	; 0x34
   2c4a0:	movw	r3, #14068	; 0x36f4
   2c4a4:	movt	r3, #3
   2c4a8:	str	r3, [sp, #60]	; 0x3c
   2c4ac:	mov	fp, #0
   2c4b0:	b	2c348 <__assert_fail@plt+0x1b05c>
   2c4b4:	bl	112c8 <abort@plt>
   2c4b8:	mov	fp, #0
   2c4bc:	str	fp, [sp, #32]
   2c4c0:	mov	r3, #1
   2c4c4:	str	r3, [sp, #28]
   2c4c8:	b	2c348 <__assert_fail@plt+0x1b05c>
   2c4cc:	ldr	r3, [sp, #32]
   2c4d0:	str	r3, [sp, #28]
   2c4d4:	mov	r3, #1
   2c4d8:	str	r3, [sp, #52]	; 0x34
   2c4dc:	movw	r3, #14048	; 0x36e0
   2c4e0:	movt	r3, #3
   2c4e4:	str	r3, [sp, #60]	; 0x3c
   2c4e8:	mov	fp, #0
   2c4ec:	b	2c348 <__assert_fail@plt+0x1b05c>
   2c4f0:	mov	fp, #1
   2c4f4:	str	fp, [sp, #28]
   2c4f8:	str	fp, [sp, #52]	; 0x34
   2c4fc:	movw	r3, #14048	; 0x36e0
   2c500:	movt	r3, #3
   2c504:	str	r3, [sp, #60]	; 0x3c
   2c508:	b	2c348 <__assert_fail@plt+0x1b05c>
   2c50c:	mov	r3, #0
   2c510:	str	r3, [sp, #32]
   2c514:	mov	fp, #1
   2c518:	str	fp, [sp, #52]	; 0x34
   2c51c:	movw	r3, #14068	; 0x36f4
   2c520:	movt	r3, #3
   2c524:	str	r3, [sp, #60]	; 0x3c
   2c528:	mov	sl, #2
   2c52c:	b	2c348 <__assert_fail@plt+0x1b05c>
   2c530:	mov	r3, r2
   2c534:	add	r4, r6, r2
   2c538:	ldr	r2, [sp, #24]
   2c53c:	cmp	r3, #1
   2c540:	movls	r3, #0
   2c544:	movhi	r3, #1
   2c548:	cmn	r2, #1
   2c54c:	movne	r3, #0
   2c550:	cmp	r3, #0
   2c554:	beq	2c564 <__assert_fail@plt+0x1b278>
   2c558:	ldr	r0, [sp, #48]	; 0x30
   2c55c:	bl	111a8 <strlen@plt>
   2c560:	str	r0, [sp, #24]
   2c564:	ldr	r3, [sp, #24]
   2c568:	cmp	r4, r3
   2c56c:	bhi	2d758 <__assert_fail@plt+0x1c46c>
   2c570:	ldr	r3, [sp, #48]	; 0x30
   2c574:	add	r4, r3, r6
   2c578:	ldr	r2, [sp, #52]	; 0x34
   2c57c:	ldr	r1, [sp, #60]	; 0x3c
   2c580:	mov	r0, r4
   2c584:	bl	11088 <memcmp@plt>
   2c588:	cmp	r0, #0
   2c58c:	bne	2d758 <__assert_fail@plt+0x1c46c>
   2c590:	ldr	r3, [sp, #32]
   2c594:	cmp	r3, #0
   2c598:	bne	2c7a8 <__assert_fail@plt+0x1b4bc>
   2c59c:	ldrb	r4, [r4]
   2c5a0:	cmp	r4, #126	; 0x7e
   2c5a4:	ldrls	pc, [pc, r4, lsl #2]
   2c5a8:	b	2d05c <__assert_fail@plt+0x1bd70>
   2c5ac:	andeq	ip, r2, ip, ror #15
   2c5b0:	andeq	sp, r2, ip, asr r0
   2c5b4:	andeq	sp, r2, ip, asr r0
   2c5b8:	andeq	sp, r2, ip, asr r0
   2c5bc:	andeq	sp, r2, ip, asr r0
   2c5c0:	andeq	sp, r2, ip, asr r0
   2c5c4:	andeq	sp, r2, ip, asr r0
   2c5c8:	andeq	ip, r2, r4, lsl #30
   2c5cc:	andeq	ip, r2, r8, lsl #21
   2c5d0:	andeq	ip, r2, ip, lsr #28
   2c5d4:	ldrdeq	ip, [r2], -r8
   2c5d8:	andeq	ip, r2, r0, asr #28
   2c5dc:	muleq	r2, ip, sl
   2c5e0:			; <UNDEFINED> instruction: 0x0002cab0
   2c5e4:	andeq	sp, r2, ip, asr r0
   2c5e8:	andeq	sp, r2, ip, asr r0
   2c5ec:	andeq	sp, r2, ip, asr r0
   2c5f0:	andeq	sp, r2, ip, asr r0
   2c5f4:	andeq	sp, r2, ip, asr r0
   2c5f8:	andeq	sp, r2, ip, asr r0
   2c5fc:	andeq	sp, r2, ip, asr r0
   2c600:	andeq	sp, r2, ip, asr r0
   2c604:	andeq	sp, r2, ip, asr r0
   2c608:	andeq	sp, r2, ip, asr r0
   2c60c:	andeq	sp, r2, ip, asr r0
   2c610:	andeq	sp, r2, ip, asr r0
   2c614:	andeq	sp, r2, ip, asr r0
   2c618:	andeq	sp, r2, ip, asr r0
   2c61c:	andeq	sp, r2, ip, asr r0
   2c620:	andeq	sp, r2, ip, asr r0
   2c624:	andeq	sp, r2, ip, asr r0
   2c628:	andeq	sp, r2, ip, asr r0
   2c62c:	andeq	ip, r2, r8, ror pc
   2c630:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c634:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c638:	andeq	ip, r2, r4, lsr pc
   2c63c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c640:			; <UNDEFINED> instruction: 0x0002d4bc
   2c644:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c648:			; <UNDEFINED> instruction: 0x0002cfbc
   2c64c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c650:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c654:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c658:			; <UNDEFINED> instruction: 0x0002d4bc
   2c65c:			; <UNDEFINED> instruction: 0x0002d4bc
   2c660:			; <UNDEFINED> instruction: 0x0002d4bc
   2c664:			; <UNDEFINED> instruction: 0x0002d4bc
   2c668:			; <UNDEFINED> instruction: 0x0002d4bc
   2c66c:			; <UNDEFINED> instruction: 0x0002d4bc
   2c670:			; <UNDEFINED> instruction: 0x0002d4bc
   2c674:			; <UNDEFINED> instruction: 0x0002d4bc
   2c678:			; <UNDEFINED> instruction: 0x0002d4bc
   2c67c:			; <UNDEFINED> instruction: 0x0002d4bc
   2c680:			; <UNDEFINED> instruction: 0x0002d4bc
   2c684:			; <UNDEFINED> instruction: 0x0002d4bc
   2c688:			; <UNDEFINED> instruction: 0x0002d4bc
   2c68c:			; <UNDEFINED> instruction: 0x0002d4bc
   2c690:			; <UNDEFINED> instruction: 0x0002d4bc
   2c694:			; <UNDEFINED> instruction: 0x0002d4bc
   2c698:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c69c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c6a0:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c6a4:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c6a8:	andeq	ip, r2, ip, lsl r9
   2c6ac:	andeq	sp, r2, ip, asr r0
   2c6b0:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6b4:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6b8:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6bc:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6c0:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6c4:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6c8:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6cc:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6d0:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6d4:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6d8:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6dc:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6e0:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6e4:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6e8:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6ec:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6f0:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6f4:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6f8:			; <UNDEFINED> instruction: 0x0002d4bc
   2c6fc:			; <UNDEFINED> instruction: 0x0002d4bc
   2c700:			; <UNDEFINED> instruction: 0x0002d4bc
   2c704:			; <UNDEFINED> instruction: 0x0002d4bc
   2c708:			; <UNDEFINED> instruction: 0x0002d4bc
   2c70c:			; <UNDEFINED> instruction: 0x0002d4bc
   2c710:			; <UNDEFINED> instruction: 0x0002d4bc
   2c714:			; <UNDEFINED> instruction: 0x0002d4bc
   2c718:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c71c:	andeq	ip, r2, r4, asr lr
   2c720:			; <UNDEFINED> instruction: 0x0002d4bc
   2c724:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c728:			; <UNDEFINED> instruction: 0x0002d4bc
   2c72c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c730:			; <UNDEFINED> instruction: 0x0002d4bc
   2c734:			; <UNDEFINED> instruction: 0x0002d4bc
   2c738:			; <UNDEFINED> instruction: 0x0002d4bc
   2c73c:			; <UNDEFINED> instruction: 0x0002d4bc
   2c740:			; <UNDEFINED> instruction: 0x0002d4bc
   2c744:			; <UNDEFINED> instruction: 0x0002d4bc
   2c748:			; <UNDEFINED> instruction: 0x0002d4bc
   2c74c:			; <UNDEFINED> instruction: 0x0002d4bc
   2c750:			; <UNDEFINED> instruction: 0x0002d4bc
   2c754:			; <UNDEFINED> instruction: 0x0002d4bc
   2c758:			; <UNDEFINED> instruction: 0x0002d4bc
   2c75c:			; <UNDEFINED> instruction: 0x0002d4bc
   2c760:			; <UNDEFINED> instruction: 0x0002d4bc
   2c764:			; <UNDEFINED> instruction: 0x0002d4bc
   2c768:			; <UNDEFINED> instruction: 0x0002d4bc
   2c76c:			; <UNDEFINED> instruction: 0x0002d4bc
   2c770:			; <UNDEFINED> instruction: 0x0002d4bc
   2c774:			; <UNDEFINED> instruction: 0x0002d4bc
   2c778:			; <UNDEFINED> instruction: 0x0002d4bc
   2c77c:			; <UNDEFINED> instruction: 0x0002d4bc
   2c780:			; <UNDEFINED> instruction: 0x0002d4bc
   2c784:			; <UNDEFINED> instruction: 0x0002d4bc
   2c788:			; <UNDEFINED> instruction: 0x0002d4bc
   2c78c:			; <UNDEFINED> instruction: 0x0002d4bc
   2c790:			; <UNDEFINED> instruction: 0x0002d4bc
   2c794:			; <UNDEFINED> instruction: 0x0002d4bc
   2c798:	andeq	ip, r2, r4, lsl pc
   2c79c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2c7a0:	andeq	ip, r2, r4, lsl pc
   2c7a4:	andeq	ip, r2, r4, lsr pc
   2c7a8:	mov	r8, r9
   2c7ac:	mov	r7, sl
   2c7b0:	b	2d6b0 <__assert_fail@plt+0x1c3c4>
   2c7b4:	ldr	r3, [sp, #28]
   2c7b8:	cmp	r3, #0
   2c7bc:	bne	2c7dc <__assert_fail@plt+0x1b4f0>
   2c7c0:	ldr	r3, [sp, #156]	; 0x9c
   2c7c4:	tst	r3, #1
   2c7c8:	bne	2cbc4 <__assert_fail@plt+0x1b8d8>
   2c7cc:	ldr	r3, [sp, #28]
   2c7d0:	str	r3, [sp, #44]	; 0x2c
   2c7d4:	mov	r5, r3
   2c7d8:	b	2cae4 <__assert_fail@plt+0x1b7f8>
   2c7dc:	ldr	r3, [sp, #32]
   2c7e0:	cmp	r3, #0
   2c7e4:	bne	2d660 <__assert_fail@plt+0x1c374>
   2c7e8:	str	r3, [sp, #44]	; 0x2c
   2c7ec:	ldr	r3, [sp, #36]	; 0x24
   2c7f0:	eor	r3, r3, #1
   2c7f4:	cmp	sl, #2
   2c7f8:	movne	r3, #0
   2c7fc:	andeq	r3, r3, #1
   2c800:	cmp	r3, #0
   2c804:	beq	2c85c <__assert_fail@plt+0x1b570>
   2c808:	cmp	r9, fp
   2c80c:	movhi	r2, #39	; 0x27
   2c810:	strbhi	r2, [r8, fp]
   2c814:	add	r2, fp, #1
   2c818:	cmp	r9, r2
   2c81c:	movhi	r1, #36	; 0x24
   2c820:	strbhi	r1, [r8, r2]
   2c824:	add	r2, fp, #2
   2c828:	cmp	r9, r2
   2c82c:	movhi	r1, #39	; 0x27
   2c830:	strbhi	r1, [r8, r2]
   2c834:	add	r2, fp, #3
   2c838:	cmp	r9, r2
   2c83c:	bls	2d71c <__assert_fail@plt+0x1c430>
   2c840:	mov	r1, #92	; 0x5c
   2c844:	strb	r1, [r8, r2]
   2c848:	add	fp, fp, #4
   2c84c:	str	r3, [sp, #36]	; 0x24
   2c850:	mov	r5, #0
   2c854:	mov	r4, #48	; 0x30
   2c858:	b	2cb30 <__assert_fail@plt+0x1b844>
   2c85c:	cmp	r9, fp
   2c860:	bhi	2c888 <__assert_fail@plt+0x1b59c>
   2c864:	add	r1, fp, #1
   2c868:	ldr	r2, [sp, #56]	; 0x38
   2c86c:	cmp	r2, #0
   2c870:	bne	2c8b0 <__assert_fail@plt+0x1b5c4>
   2c874:	mov	r3, r5
   2c878:	ldr	r5, [sp, #56]	; 0x38
   2c87c:	mov	fp, r1
   2c880:	mov	r4, #48	; 0x30
   2c884:	b	2cae4 <__assert_fail@plt+0x1b7f8>
   2c888:	mov	r2, #92	; 0x5c
   2c88c:	strb	r2, [r8, fp]
   2c890:	add	r1, fp, #1
   2c894:	ldr	r2, [sp, #56]	; 0x38
   2c898:	cmp	r2, #0
   2c89c:	moveq	r3, r5
   2c8a0:	moveq	r5, r2
   2c8a4:	moveq	fp, r1
   2c8a8:	moveq	r4, #48	; 0x30
   2c8ac:	beq	2cb30 <__assert_fail@plt+0x1b844>
   2c8b0:	add	r2, r6, #1
   2c8b4:	ldr	r0, [sp, #24]
   2c8b8:	cmp	r2, r0
   2c8bc:	bcs	2c8d8 <__assert_fail@plt+0x1b5ec>
   2c8c0:	ldr	r0, [sp, #48]	; 0x30
   2c8c4:	ldrb	r2, [r0, r2]
   2c8c8:	sub	r2, r2, #48	; 0x30
   2c8cc:	uxtb	r2, r2
   2c8d0:	cmp	r2, #9
   2c8d4:	bls	2c8f0 <__assert_fail@plt+0x1b604>
   2c8d8:	mov	r2, r3
   2c8dc:	mov	r3, r5
   2c8e0:	mov	r5, r2
   2c8e4:	mov	fp, r1
   2c8e8:	mov	r4, #48	; 0x30
   2c8ec:	b	2cb08 <__assert_fail@plt+0x1b81c>
   2c8f0:	cmp	r9, r1
   2c8f4:	movhi	r2, #48	; 0x30
   2c8f8:	strbhi	r2, [r8, r1]
   2c8fc:	add	r2, fp, #2
   2c900:	cmp	r9, r2
   2c904:	movhi	r1, #48	; 0x30
   2c908:	strbhi	r1, [r8, r2]
   2c90c:	add	r1, fp, #3
   2c910:	b	2c8d8 <__assert_fail@plt+0x1b5ec>
   2c914:	mov	r3, #0
   2c918:	str	r3, [sp, #44]	; 0x2c
   2c91c:	cmp	sl, #2
   2c920:	beq	2c93c <__assert_fail@plt+0x1b650>
   2c924:	cmp	sl, #5
   2c928:	beq	2c954 <__assert_fail@plt+0x1b668>
   2c92c:	mov	r5, #0
   2c930:	mov	r3, r5
   2c934:	mov	r4, #63	; 0x3f
   2c938:	b	2cae4 <__assert_fail@plt+0x1b7f8>
   2c93c:	ldr	r3, [sp, #32]
   2c940:	cmp	r3, #0
   2c944:	bne	2d66c <__assert_fail@plt+0x1c380>
   2c948:	mov	r5, r3
   2c94c:	mov	r4, #63	; 0x3f
   2c950:	b	2d04c <__assert_fail@plt+0x1bd60>
   2c954:	ldr	r3, [sp, #156]	; 0x9c
   2c958:	tst	r3, #4
   2c95c:	beq	2d484 <__assert_fail@plt+0x1c198>
   2c960:	add	r2, r6, #2
   2c964:	ldr	r3, [sp, #24]
   2c968:	cmp	r2, r3
   2c96c:	bcs	2d494 <__assert_fail@plt+0x1c1a8>
   2c970:	ldr	r3, [sp, #48]	; 0x30
   2c974:	add	r3, r3, r6
   2c978:	ldrb	r4, [r3, #1]
   2c97c:	cmp	r4, #63	; 0x3f
   2c980:	movne	r5, #0
   2c984:	movne	r3, r5
   2c988:	movne	r4, #63	; 0x3f
   2c98c:	bne	2cae4 <__assert_fail@plt+0x1b7f8>
   2c990:	ldr	r3, [sp, #48]	; 0x30
   2c994:	ldrb	r1, [r3, r2]
   2c998:	sub	r3, r1, #33	; 0x21
   2c99c:	cmp	r3, #29
   2c9a0:	ldrls	pc, [pc, r3, lsl #2]
   2c9a4:	b	2d4a4 <__assert_fail@plt+0x1c1b8>
   2c9a8:	andeq	ip, r2, r0, lsr #20
   2c9ac:	andeq	sp, r2, r4, lsr #9
   2c9b0:	andeq	sp, r2, r4, lsr #9
   2c9b4:	andeq	sp, r2, r4, lsr #9
   2c9b8:	andeq	sp, r2, r4, lsr #9
   2c9bc:	andeq	sp, r2, r4, lsr #9
   2c9c0:	andeq	ip, r2, r0, lsr #20
   2c9c4:	andeq	ip, r2, r0, lsr #20
   2c9c8:	andeq	ip, r2, r0, lsr #20
   2c9cc:	andeq	sp, r2, r4, lsr #9
   2c9d0:	andeq	sp, r2, r4, lsr #9
   2c9d4:	andeq	sp, r2, r4, lsr #9
   2c9d8:	andeq	ip, r2, r0, lsr #20
   2c9dc:	andeq	sp, r2, r4, lsr #9
   2c9e0:	andeq	ip, r2, r0, lsr #20
   2c9e4:	andeq	sp, r2, r4, lsr #9
   2c9e8:	andeq	sp, r2, r4, lsr #9
   2c9ec:	andeq	sp, r2, r4, lsr #9
   2c9f0:	andeq	sp, r2, r4, lsr #9
   2c9f4:	andeq	sp, r2, r4, lsr #9
   2c9f8:	andeq	sp, r2, r4, lsr #9
   2c9fc:	andeq	sp, r2, r4, lsr #9
   2ca00:	andeq	sp, r2, r4, lsr #9
   2ca04:	andeq	sp, r2, r4, lsr #9
   2ca08:	andeq	sp, r2, r4, lsr #9
   2ca0c:	andeq	sp, r2, r4, lsr #9
   2ca10:	andeq	sp, r2, r4, lsr #9
   2ca14:	andeq	ip, r2, r0, lsr #20
   2ca18:	andeq	ip, r2, r0, lsr #20
   2ca1c:	andeq	ip, r2, r0, lsr #20
   2ca20:	ldr	r3, [sp, #32]
   2ca24:	cmp	r3, #0
   2ca28:	bne	2d710 <__assert_fail@plt+0x1c424>
   2ca2c:	cmp	r9, fp
   2ca30:	movhi	r3, #63	; 0x3f
   2ca34:	strbhi	r3, [r8, fp]
   2ca38:	add	r3, fp, #1
   2ca3c:	cmp	r9, r3
   2ca40:	movhi	r0, #34	; 0x22
   2ca44:	strbhi	r0, [r8, r3]
   2ca48:	add	r3, fp, #2
   2ca4c:	cmp	r9, r3
   2ca50:	movhi	r0, #34	; 0x22
   2ca54:	strbhi	r0, [r8, r3]
   2ca58:	add	r3, fp, #3
   2ca5c:	cmp	r9, r3
   2ca60:	movhi	r0, #63	; 0x3f
   2ca64:	strbhi	r0, [r8, r3]
   2ca68:	add	fp, fp, #4
   2ca6c:	ldr	r3, [sp, #32]
   2ca70:	mov	r5, r3
   2ca74:	mov	r4, r1
   2ca78:	mov	r6, r2
   2ca7c:	b	2cae4 <__assert_fail@plt+0x1b7f8>
   2ca80:	mov	r3, #0
   2ca84:	str	r3, [sp, #44]	; 0x2c
   2ca88:	mov	r4, #8
   2ca8c:	mov	r3, #98	; 0x62
   2ca90:	b	2cad0 <__assert_fail@plt+0x1b7e4>
   2ca94:	mov	r3, #0
   2ca98:	str	r3, [sp, #44]	; 0x2c
   2ca9c:	mov	r4, #12
   2caa0:	mov	r3, #102	; 0x66
   2caa4:	b	2cad0 <__assert_fail@plt+0x1b7e4>
   2caa8:	mov	r3, #0
   2caac:	str	r3, [sp, #44]	; 0x2c
   2cab0:	mov	r4, #13
   2cab4:	mov	r3, #114	; 0x72
   2cab8:	ldr	r2, [sp, #32]
   2cabc:	cmp	sl, #2
   2cac0:	movne	r2, #0
   2cac4:	andeq	r2, r2, #1
   2cac8:	cmp	r2, #0
   2cacc:	bne	2cef0 <__assert_fail@plt+0x1bc04>
   2cad0:	ldr	r2, [sp, #28]
   2cad4:	cmp	r2, #0
   2cad8:	bne	2d4d8 <__assert_fail@plt+0x1c1ec>
   2cadc:	mov	r5, r2
   2cae0:	mov	r3, r2
   2cae4:	ldr	r2, [sp, #28]
   2cae8:	eor	r2, r2, #1
   2caec:	cmp	sl, #2
   2caf0:	orreq	r2, r2, #1
   2caf4:	eor	r2, r2, #1
   2caf8:	ldr	r1, [sp, #32]
   2cafc:	orr	r2, r1, r2
   2cb00:	tst	r2, #255	; 0xff
   2cb04:	beq	2cb30 <__assert_fail@plt+0x1b844>
   2cb08:	ldr	r2, [sp, #160]	; 0xa0
   2cb0c:	cmp	r2, #0
   2cb10:	beq	2cb30 <__assert_fail@plt+0x1b844>
   2cb14:	ubfx	r1, r4, #5, #8
   2cb18:	and	r2, r4, #31
   2cb1c:	ldr	r0, [sp, #160]	; 0xa0
   2cb20:	ldr	r1, [r0, r1, lsl #2]
   2cb24:	lsr	r2, r1, r2
   2cb28:	tst	r2, #1
   2cb2c:	bne	2cb3c <__assert_fail@plt+0x1b850>
   2cb30:	ldr	r2, [sp, #44]	; 0x2c
   2cb34:	cmp	r2, #0
   2cb38:	beq	2ce90 <__assert_fail@plt+0x1bba4>
   2cb3c:	ldr	r3, [sp, #32]
   2cb40:	cmp	r3, #0
   2cb44:	bne	2d690 <__assert_fail@plt+0x1c3a4>
   2cb48:	ldr	r3, [sp, #36]	; 0x24
   2cb4c:	eor	r3, r3, #1
   2cb50:	cmp	sl, #2
   2cb54:	movne	r3, #0
   2cb58:	andeq	r3, r3, #1
   2cb5c:	cmp	r3, #0
   2cb60:	beq	2cb98 <__assert_fail@plt+0x1b8ac>
   2cb64:	cmp	r9, fp
   2cb68:	movhi	r2, #39	; 0x27
   2cb6c:	strbhi	r2, [r8, fp]
   2cb70:	add	r2, fp, #1
   2cb74:	cmp	r9, r2
   2cb78:	movhi	r1, #36	; 0x24
   2cb7c:	strbhi	r1, [r8, r2]
   2cb80:	add	r2, fp, #2
   2cb84:	cmp	r9, r2
   2cb88:	movhi	r1, #39	; 0x27
   2cb8c:	strbhi	r1, [r8, r2]
   2cb90:	add	fp, fp, #3
   2cb94:	str	r3, [sp, #36]	; 0x24
   2cb98:	cmp	r9, fp
   2cb9c:	movhi	r3, #92	; 0x5c
   2cba0:	strbhi	r3, [r8, fp]
   2cba4:	add	fp, fp, #1
   2cba8:	cmp	fp, r9
   2cbac:	strbcc	r4, [r8, fp]
   2cbb0:	add	fp, fp, #1
   2cbb4:	cmp	r5, #0
   2cbb8:	ldr	r3, [sp, #40]	; 0x28
   2cbbc:	moveq	r3, r5
   2cbc0:	str	r3, [sp, #40]	; 0x28
   2cbc4:	add	r6, r6, #1
   2cbc8:	ldr	r3, [sp, #24]
   2cbcc:	cmn	r3, #1
   2cbd0:	beq	2d500 <__assert_fail@plt+0x1c214>
   2cbd4:	ldr	r3, [sp, #24]
   2cbd8:	subs	r5, r3, r6
   2cbdc:	movne	r5, #1
   2cbe0:	cmp	r5, #0
   2cbe4:	beq	2d514 <__assert_fail@plt+0x1c228>
   2cbe8:	ldr	r3, [sp, #28]
   2cbec:	cmp	sl, #2
   2cbf0:	moveq	r3, #0
   2cbf4:	andne	r3, r3, #1
   2cbf8:	str	r3, [sp, #56]	; 0x38
   2cbfc:	ldr	r2, [sp, #52]	; 0x34
   2cc00:	adds	r7, r2, #0
   2cc04:	movne	r7, #1
   2cc08:	ands	r3, r3, r7
   2cc0c:	str	r3, [sp, #44]	; 0x2c
   2cc10:	bne	2c530 <__assert_fail@plt+0x1b244>
   2cc14:	ldr	r3, [sp, #48]	; 0x30
   2cc18:	ldrb	r4, [r3, r6]
   2cc1c:	cmp	r4, #126	; 0x7e
   2cc20:	ldrls	pc, [pc, r4, lsl #2]
   2cc24:	b	2d05c <__assert_fail@plt+0x1bd70>
   2cc28:			; <UNDEFINED> instruction: 0x0002c7b4
   2cc2c:	andeq	sp, r2, ip, asr r0
   2cc30:	andeq	sp, r2, ip, asr r0
   2cc34:	andeq	sp, r2, ip, asr r0
   2cc38:	andeq	sp, r2, ip, asr r0
   2cc3c:	andeq	sp, r2, ip, asr r0
   2cc40:	andeq	sp, r2, ip, asr r0
   2cc44:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   2cc48:	andeq	ip, r2, r8, lsl #21
   2cc4c:	andeq	ip, r2, ip, lsr #28
   2cc50:	ldrdeq	ip, [r2], -r0
   2cc54:	andeq	ip, r2, r0, asr #28
   2cc58:	muleq	r2, ip, sl
   2cc5c:			; <UNDEFINED> instruction: 0x0002cab0
   2cc60:	andeq	sp, r2, ip, asr r0
   2cc64:	andeq	sp, r2, ip, asr r0
   2cc68:	andeq	sp, r2, ip, asr r0
   2cc6c:	andeq	sp, r2, ip, asr r0
   2cc70:	andeq	sp, r2, ip, asr r0
   2cc74:	andeq	sp, r2, ip, asr r0
   2cc78:	andeq	sp, r2, ip, asr r0
   2cc7c:	andeq	sp, r2, ip, asr r0
   2cc80:	andeq	sp, r2, ip, asr r0
   2cc84:	andeq	sp, r2, ip, asr r0
   2cc88:	andeq	sp, r2, ip, asr r0
   2cc8c:	andeq	sp, r2, ip, asr r0
   2cc90:	andeq	sp, r2, ip, asr r0
   2cc94:	andeq	sp, r2, ip, asr r0
   2cc98:	andeq	sp, r2, ip, asr r0
   2cc9c:	andeq	sp, r2, ip, asr r0
   2cca0:	andeq	sp, r2, ip, asr r0
   2cca4:	andeq	sp, r2, ip, asr r0
   2cca8:	andeq	ip, r2, r8, ror pc
   2ccac:	andeq	ip, r2, r4, ror pc
   2ccb0:	andeq	ip, r2, r4, ror pc
   2ccb4:	andeq	ip, r2, r4, lsr pc
   2ccb8:	andeq	ip, r2, r4, ror pc
   2ccbc:	andeq	sp, r2, ip, ror r4
   2ccc0:	andeq	ip, r2, r4, ror pc
   2ccc4:			; <UNDEFINED> instruction: 0x0002cfbc
   2ccc8:	andeq	ip, r2, r4, ror pc
   2cccc:	andeq	ip, r2, r4, ror pc
   2ccd0:	andeq	ip, r2, r4, ror pc
   2ccd4:	andeq	sp, r2, ip, ror r4
   2ccd8:	andeq	sp, r2, ip, ror r4
   2ccdc:	andeq	sp, r2, ip, ror r4
   2cce0:	andeq	sp, r2, ip, ror r4
   2cce4:	andeq	sp, r2, ip, ror r4
   2cce8:	andeq	sp, r2, ip, ror r4
   2ccec:	andeq	sp, r2, ip, ror r4
   2ccf0:	andeq	sp, r2, ip, ror r4
   2ccf4:	andeq	sp, r2, ip, ror r4
   2ccf8:	andeq	sp, r2, ip, ror r4
   2ccfc:	andeq	sp, r2, ip, ror r4
   2cd00:	andeq	sp, r2, ip, ror r4
   2cd04:	andeq	sp, r2, ip, ror r4
   2cd08:	andeq	sp, r2, ip, ror r4
   2cd0c:	andeq	sp, r2, ip, ror r4
   2cd10:	andeq	sp, r2, ip, ror r4
   2cd14:	andeq	ip, r2, r4, ror pc
   2cd18:	andeq	ip, r2, r4, ror pc
   2cd1c:	andeq	ip, r2, r4, ror pc
   2cd20:	andeq	ip, r2, r4, ror pc
   2cd24:	andeq	ip, r2, ip, lsl r9
   2cd28:	andeq	sp, r2, ip, asr r0
   2cd2c:	andeq	sp, r2, ip, ror r4
   2cd30:	andeq	sp, r2, ip, ror r4
   2cd34:	andeq	sp, r2, ip, ror r4
   2cd38:	andeq	sp, r2, ip, ror r4
   2cd3c:	andeq	sp, r2, ip, ror r4
   2cd40:	andeq	sp, r2, ip, ror r4
   2cd44:	andeq	sp, r2, ip, ror r4
   2cd48:	andeq	sp, r2, ip, ror r4
   2cd4c:	andeq	sp, r2, ip, ror r4
   2cd50:	andeq	sp, r2, ip, ror r4
   2cd54:	andeq	sp, r2, ip, ror r4
   2cd58:	andeq	sp, r2, ip, ror r4
   2cd5c:	andeq	sp, r2, ip, ror r4
   2cd60:	andeq	sp, r2, ip, ror r4
   2cd64:	andeq	sp, r2, ip, ror r4
   2cd68:	andeq	sp, r2, ip, ror r4
   2cd6c:	andeq	sp, r2, ip, ror r4
   2cd70:	andeq	sp, r2, ip, ror r4
   2cd74:	andeq	sp, r2, ip, ror r4
   2cd78:	andeq	sp, r2, ip, ror r4
   2cd7c:	andeq	sp, r2, ip, ror r4
   2cd80:	andeq	sp, r2, ip, ror r4
   2cd84:	andeq	sp, r2, ip, ror r4
   2cd88:	andeq	sp, r2, ip, ror r4
   2cd8c:	andeq	sp, r2, ip, ror r4
   2cd90:	andeq	sp, r2, ip, ror r4
   2cd94:	andeq	ip, r2, r4, ror pc
   2cd98:	andeq	ip, r2, r4, asr lr
   2cd9c:	andeq	sp, r2, ip, ror r4
   2cda0:	andeq	ip, r2, r4, ror pc
   2cda4:	andeq	sp, r2, ip, ror r4
   2cda8:	andeq	ip, r2, r4, ror pc
   2cdac:	andeq	sp, r2, ip, ror r4
   2cdb0:	andeq	sp, r2, ip, ror r4
   2cdb4:	andeq	sp, r2, ip, ror r4
   2cdb8:	andeq	sp, r2, ip, ror r4
   2cdbc:	andeq	sp, r2, ip, ror r4
   2cdc0:	andeq	sp, r2, ip, ror r4
   2cdc4:	andeq	sp, r2, ip, ror r4
   2cdc8:	andeq	sp, r2, ip, ror r4
   2cdcc:	andeq	sp, r2, ip, ror r4
   2cdd0:	andeq	sp, r2, ip, ror r4
   2cdd4:	andeq	sp, r2, ip, ror r4
   2cdd8:	andeq	sp, r2, ip, ror r4
   2cddc:	andeq	sp, r2, ip, ror r4
   2cde0:	andeq	sp, r2, ip, ror r4
   2cde4:	andeq	sp, r2, ip, ror r4
   2cde8:	andeq	sp, r2, ip, ror r4
   2cdec:	andeq	sp, r2, ip, ror r4
   2cdf0:	andeq	sp, r2, ip, ror r4
   2cdf4:	andeq	sp, r2, ip, ror r4
   2cdf8:	andeq	sp, r2, ip, ror r4
   2cdfc:	andeq	sp, r2, ip, ror r4
   2ce00:	andeq	sp, r2, ip, ror r4
   2ce04:	andeq	sp, r2, ip, ror r4
   2ce08:	andeq	sp, r2, ip, ror r4
   2ce0c:	andeq	sp, r2, ip, ror r4
   2ce10:	andeq	sp, r2, ip, ror r4
   2ce14:	andeq	ip, r2, r4, lsl pc
   2ce18:	andeq	ip, r2, r4, ror pc
   2ce1c:	andeq	ip, r2, r4, lsl pc
   2ce20:	andeq	ip, r2, r4, lsr pc
   2ce24:	mov	r3, #0
   2ce28:	str	r3, [sp, #44]	; 0x2c
   2ce2c:	mov	r4, #9
   2ce30:	mov	r3, #116	; 0x74
   2ce34:	b	2cab8 <__assert_fail@plt+0x1b7cc>
   2ce38:	mov	r3, #0
   2ce3c:	str	r3, [sp, #44]	; 0x2c
   2ce40:	mov	r4, #11
   2ce44:	mov	r3, #118	; 0x76
   2ce48:	b	2cad0 <__assert_fail@plt+0x1b7e4>
   2ce4c:	mov	r3, #0
   2ce50:	str	r3, [sp, #44]	; 0x2c
   2ce54:	cmp	sl, #2
   2ce58:	beq	2ce7c <__assert_fail@plt+0x1bb90>
   2ce5c:	ldr	r3, [sp, #28]
   2ce60:	ldr	r2, [sp, #32]
   2ce64:	and	r3, r3, r2
   2ce68:	tst	r7, r3
   2ce6c:	bne	2d4f0 <__assert_fail@plt+0x1c204>
   2ce70:	mov	r4, #92	; 0x5c
   2ce74:	mov	r3, r4
   2ce78:	b	2cad0 <__assert_fail@plt+0x1b7e4>
   2ce7c:	ldr	r3, [sp, #32]
   2ce80:	cmp	r3, #0
   2ce84:	bne	2d678 <__assert_fail@plt+0x1c38c>
   2ce88:	mov	r5, r3
   2ce8c:	mov	r4, #92	; 0x5c
   2ce90:	eor	r3, r3, #1
   2ce94:	ldr	r2, [sp, #36]	; 0x24
   2ce98:	and	r3, r3, r2
   2ce9c:	tst	r3, #255	; 0xff
   2cea0:	beq	2cba8 <__assert_fail@plt+0x1b8bc>
   2cea4:	cmp	r9, fp
   2cea8:	movhi	r3, #39	; 0x27
   2ceac:	strbhi	r3, [r8, fp]
   2ceb0:	add	r3, fp, #1
   2ceb4:	cmp	r9, r3
   2ceb8:	movhi	r2, #39	; 0x27
   2cebc:	strbhi	r2, [r8, r3]
   2cec0:	add	fp, fp, #2
   2cec4:	mov	r3, #0
   2cec8:	str	r3, [sp, #36]	; 0x24
   2cecc:	b	2cba8 <__assert_fail@plt+0x1b8bc>
   2ced0:	mov	r3, #110	; 0x6e
   2ced4:	b	2cab8 <__assert_fail@plt+0x1b7cc>
   2ced8:	mov	r3, #110	; 0x6e
   2cedc:	b	2cab8 <__assert_fail@plt+0x1b7cc>
   2cee0:	mov	r3, #0
   2cee4:	str	r3, [sp, #44]	; 0x2c
   2cee8:	mov	r3, #110	; 0x6e
   2ceec:	b	2cab8 <__assert_fail@plt+0x1b7cc>
   2cef0:	mov	r8, r9
   2cef4:	mov	r7, #2
   2cef8:	b	2d698 <__assert_fail@plt+0x1c3ac>
   2cefc:	mov	r3, #97	; 0x61
   2cf00:	b	2cad0 <__assert_fail@plt+0x1b7e4>
   2cf04:	mov	r3, #97	; 0x61
   2cf08:	b	2cad0 <__assert_fail@plt+0x1b7e4>
   2cf0c:	mov	r3, #0
   2cf10:	str	r3, [sp, #44]	; 0x2c
   2cf14:	ldr	r3, [sp, #24]
   2cf18:	cmn	r3, #1
   2cf1c:	beq	2cf48 <__assert_fail@plt+0x1bc5c>
   2cf20:	ldr	r3, [sp, #24]
   2cf24:	subs	r3, r3, #1
   2cf28:	movne	r3, #1
   2cf2c:	cmp	r3, #0
   2cf30:	bne	2d4b0 <__assert_fail@plt+0x1c1c4>
   2cf34:	cmp	r6, #0
   2cf38:	beq	2cf78 <__assert_fail@plt+0x1bc8c>
   2cf3c:	mov	r5, #0
   2cf40:	mov	r3, r5
   2cf44:	b	2cae4 <__assert_fail@plt+0x1b7f8>
   2cf48:	ldr	r3, [sp, #48]	; 0x30
   2cf4c:	ldrb	r3, [r3, #1]
   2cf50:	adds	r3, r3, #0
   2cf54:	movne	r3, #1
   2cf58:	b	2cf2c <__assert_fail@plt+0x1bc40>
   2cf5c:	mov	r3, #0
   2cf60:	str	r3, [sp, #44]	; 0x2c
   2cf64:	b	2cf34 <__assert_fail@plt+0x1bc48>
   2cf68:	mov	r3, #0
   2cf6c:	str	r3, [sp, #44]	; 0x2c
   2cf70:	b	2cf78 <__assert_fail@plt+0x1bc8c>
   2cf74:	ldr	r5, [sp, #44]	; 0x2c
   2cf78:	ldr	r3, [sp, #32]
   2cf7c:	cmp	sl, #2
   2cf80:	movne	r3, #0
   2cf84:	andeq	r3, r3, #1
   2cf88:	cmp	r3, #0
   2cf8c:	beq	2cae4 <__assert_fail@plt+0x1b7f8>
   2cf90:	mov	r8, r9
   2cf94:	mov	r7, #2
   2cf98:	b	2d698 <__assert_fail@plt+0x1c3ac>
   2cf9c:	ldr	r5, [sp, #32]
   2cfa0:	b	2cf78 <__assert_fail@plt+0x1bc8c>
   2cfa4:	mov	r3, #0
   2cfa8:	str	r3, [sp, #44]	; 0x2c
   2cfac:	mov	r5, r3
   2cfb0:	b	2cf78 <__assert_fail@plt+0x1bc8c>
   2cfb4:	mov	r3, #0
   2cfb8:	str	r3, [sp, #44]	; 0x2c
   2cfbc:	cmp	sl, #2
   2cfc0:	strne	r5, [sp, #68]	; 0x44
   2cfc4:	movne	r3, #0
   2cfc8:	movne	r4, #39	; 0x27
   2cfcc:	bne	2cae4 <__assert_fail@plt+0x1b7f8>
   2cfd0:	ldr	r3, [sp, #32]
   2cfd4:	cmp	r3, #0
   2cfd8:	bne	2d684 <__assert_fail@plt+0x1c398>
   2cfdc:	ldr	r3, [sp, #72]	; 0x48
   2cfe0:	clz	r3, r3
   2cfe4:	lsr	r3, r3, #5
   2cfe8:	cmp	r9, #0
   2cfec:	moveq	r3, #0
   2cff0:	cmp	r3, #0
   2cff4:	movne	r3, #0
   2cff8:	bne	2d020 <__assert_fail@plt+0x1bd34>
   2cffc:	cmp	r9, fp
   2d000:	movhi	r3, #39	; 0x27
   2d004:	strbhi	r3, [r8, fp]
   2d008:	add	r3, fp, #1
   2d00c:	cmp	r9, r3
   2d010:	movhi	r2, #92	; 0x5c
   2d014:	strbhi	r2, [r8, r3]
   2d018:	mov	r3, r9
   2d01c:	ldr	r9, [sp, #72]	; 0x48
   2d020:	add	r2, fp, #2
   2d024:	cmp	r2, r3
   2d028:	movcc	r1, #39	; 0x27
   2d02c:	strbcc	r1, [r8, r2]
   2d030:	add	fp, fp, #3
   2d034:	str	r5, [sp, #68]	; 0x44
   2d038:	ldr	r2, [sp, #32]
   2d03c:	str	r2, [sp, #36]	; 0x24
   2d040:	str	r9, [sp, #72]	; 0x48
   2d044:	mov	r9, r3
   2d048:	mov	r4, #39	; 0x27
   2d04c:	mov	r3, #0
   2d050:	b	2cb30 <__assert_fail@plt+0x1b844>
   2d054:	mov	r3, #0
   2d058:	str	r3, [sp, #44]	; 0x2c
   2d05c:	ldr	r7, [sp, #76]	; 0x4c
   2d060:	cmp	r7, #1
   2d064:	bne	2d09c <__assert_fail@plt+0x1bdb0>
   2d068:	bl	11184 <__ctype_b_loc@plt>
   2d06c:	ldr	r2, [r0]
   2d070:	lsl	r3, r4, #1
   2d074:	ldrh	r5, [r2, r3]
   2d078:	ubfx	r5, r5, #14, #1
   2d07c:	mov	ip, r7
   2d080:	eor	r3, r5, #1
   2d084:	ldr	r2, [sp, #28]
   2d088:	and	r3, r3, r2
   2d08c:	ands	r3, r3, #255	; 0xff
   2d090:	beq	2cae4 <__assert_fail@plt+0x1b7f8>
   2d094:	mov	r5, #0
   2d098:	b	2d2f8 <__assert_fail@plt+0x1c00c>
   2d09c:	mov	r2, #0
   2d0a0:	mov	r3, #0
   2d0a4:	strd	r2, [sp, #104]	; 0x68
   2d0a8:	ldr	r3, [sp, #24]
   2d0ac:	cmn	r3, #1
   2d0b0:	beq	2d0d4 <__assert_fail@plt+0x1bde8>
   2d0b4:	mov	r3, #0
   2d0b8:	str	r4, [sp, #88]	; 0x58
   2d0bc:	str	fp, [sp, #92]	; 0x5c
   2d0c0:	str	r8, [sp, #56]	; 0x38
   2d0c4:	mov	r8, r3
   2d0c8:	str	r9, [sp, #84]	; 0x54
   2d0cc:	ldr	r9, [sp, #48]	; 0x30
   2d0d0:	b	2d220 <__assert_fail@plt+0x1bf34>
   2d0d4:	ldr	r0, [sp, #48]	; 0x30
   2d0d8:	bl	111a8 <strlen@plt>
   2d0dc:	str	r0, [sp, #24]
   2d0e0:	b	2d0b4 <__assert_fail@plt+0x1bdc8>
   2d0e4:	mov	r1, fp
   2d0e8:	ldr	r4, [sp, #88]	; 0x58
   2d0ec:	mov	r2, r8
   2d0f0:	mov	ip, r8
   2d0f4:	ldr	fp, [sp, #92]	; 0x5c
   2d0f8:	ldr	r8, [sp, #56]	; 0x38
   2d0fc:	ldr	r9, [sp, #84]	; 0x54
   2d100:	ldr	r0, [sp, #24]
   2d104:	cmp	r7, r0
   2d108:	bcs	2d2c0 <__assert_fail@plt+0x1bfd4>
   2d10c:	ldrb	r3, [r1]
   2d110:	cmp	r3, #0
   2d114:	beq	2d2c8 <__assert_fail@plt+0x1bfdc>
   2d118:	mov	r3, r1
   2d11c:	add	r2, r2, #1
   2d120:	add	r1, r6, r2
   2d124:	cmp	r0, r1
   2d128:	bls	2d2d0 <__assert_fail@plt+0x1bfe4>
   2d12c:	ldrb	r1, [r3, #1]!
   2d130:	cmp	r1, #0
   2d134:	bne	2d11c <__assert_fail@plt+0x1be30>
   2d138:	mov	ip, r2
   2d13c:	mov	r5, #0
   2d140:	b	2d2f0 <__assert_fail@plt+0x1c004>
   2d144:	ldr	r3, [sp, #56]	; 0x38
   2d148:	str	r3, [sp, #64]	; 0x40
   2d14c:	ldr	r8, [sp, #84]	; 0x54
   2d150:	mov	r7, #2
   2d154:	b	2d698 <__assert_fail@plt+0x1c3ac>
   2d158:	cmp	r2, r7
   2d15c:	beq	2d1fc <__assert_fail@plt+0x1bf10>
   2d160:	ldrb	r3, [r2], #1
   2d164:	sub	r3, r3, #91	; 0x5b
   2d168:	cmp	r3, #33	; 0x21
   2d16c:	ldrls	pc, [pc, r3, lsl #2]
   2d170:	b	2d158 <__assert_fail@plt+0x1be6c>
   2d174:	andeq	sp, r2, r4, asr #2
   2d178:	andeq	sp, r2, r4, asr #2
   2d17c:	andeq	sp, r2, r8, asr r1
   2d180:	andeq	sp, r2, r4, asr #2
   2d184:	andeq	sp, r2, r8, asr r1
   2d188:	andeq	sp, r2, r4, asr #2
   2d18c:	andeq	sp, r2, r8, asr r1
   2d190:	andeq	sp, r2, r8, asr r1
   2d194:	andeq	sp, r2, r8, asr r1
   2d198:	andeq	sp, r2, r8, asr r1
   2d19c:	andeq	sp, r2, r8, asr r1
   2d1a0:	andeq	sp, r2, r8, asr r1
   2d1a4:	andeq	sp, r2, r8, asr r1
   2d1a8:	andeq	sp, r2, r8, asr r1
   2d1ac:	andeq	sp, r2, r8, asr r1
   2d1b0:	andeq	sp, r2, r8, asr r1
   2d1b4:	andeq	sp, r2, r8, asr r1
   2d1b8:	andeq	sp, r2, r8, asr r1
   2d1bc:	andeq	sp, r2, r8, asr r1
   2d1c0:	andeq	sp, r2, r8, asr r1
   2d1c4:	andeq	sp, r2, r8, asr r1
   2d1c8:	andeq	sp, r2, r8, asr r1
   2d1cc:	andeq	sp, r2, r8, asr r1
   2d1d0:	andeq	sp, r2, r8, asr r1
   2d1d4:	andeq	sp, r2, r8, asr r1
   2d1d8:	andeq	sp, r2, r8, asr r1
   2d1dc:	andeq	sp, r2, r8, asr r1
   2d1e0:	andeq	sp, r2, r8, asr r1
   2d1e4:	andeq	sp, r2, r8, asr r1
   2d1e8:	andeq	sp, r2, r8, asr r1
   2d1ec:	andeq	sp, r2, r8, asr r1
   2d1f0:	andeq	sp, r2, r8, asr r1
   2d1f4:	andeq	sp, r2, r8, asr r1
   2d1f8:	andeq	sp, r2, r4, asr #2
   2d1fc:	ldr	r0, [sp, #100]	; 0x64
   2d200:	bl	110c4 <iswprint@plt>
   2d204:	cmp	r0, #0
   2d208:	moveq	r5, #0
   2d20c:	add	r8, r8, r4
   2d210:	add	r0, sp, #104	; 0x68
   2d214:	bl	11070 <mbsinit@plt>
   2d218:	cmp	r0, #0
   2d21c:	bne	2d28c <__assert_fail@plt+0x1bfa0>
   2d220:	add	r7, r6, r8
   2d224:	add	fp, r9, r7
   2d228:	add	r3, sp, #104	; 0x68
   2d22c:	ldr	r2, [sp, #24]
   2d230:	sub	r2, r2, r7
   2d234:	mov	r1, fp
   2d238:	add	r0, sp, #100	; 0x64
   2d23c:	bl	2f9f8 <__assert_fail@plt+0x1e70c>
   2d240:	subs	r4, r0, #0
   2d244:	beq	2d2dc <__assert_fail@plt+0x1bff0>
   2d248:	cmn	r4, #1
   2d24c:	beq	2d2a4 <__assert_fail@plt+0x1bfb8>
   2d250:	cmn	r4, #2
   2d254:	beq	2d0e4 <__assert_fail@plt+0x1bdf8>
   2d258:	ldr	r3, [sp, #32]
   2d25c:	cmp	sl, #2
   2d260:	movne	r3, #0
   2d264:	andeq	r3, r3, #1
   2d268:	cmp	r3, #0
   2d26c:	beq	2d1fc <__assert_fail@plt+0x1bf10>
   2d270:	cmp	r4, #1
   2d274:	bls	2d1fc <__assert_fail@plt+0x1bf10>
   2d278:	add	r2, r7, #1
   2d27c:	add	r2, r9, r2
   2d280:	add	r3, r9, r4
   2d284:	add	r7, r3, r7
   2d288:	b	2d160 <__assert_fail@plt+0x1be74>
   2d28c:	ldr	r4, [sp, #88]	; 0x58
   2d290:	mov	ip, r8
   2d294:	ldr	fp, [sp, #92]	; 0x5c
   2d298:	ldr	r8, [sp, #56]	; 0x38
   2d29c:	ldr	r9, [sp, #84]	; 0x54
   2d2a0:	b	2d2f0 <__assert_fail@plt+0x1c004>
   2d2a4:	ldr	r4, [sp, #88]	; 0x58
   2d2a8:	mov	ip, r8
   2d2ac:	ldr	fp, [sp, #92]	; 0x5c
   2d2b0:	ldr	r8, [sp, #56]	; 0x38
   2d2b4:	ldr	r9, [sp, #84]	; 0x54
   2d2b8:	mov	r5, #0
   2d2bc:	b	2d2f0 <__assert_fail@plt+0x1c004>
   2d2c0:	mov	r5, #0
   2d2c4:	b	2d2f0 <__assert_fail@plt+0x1c004>
   2d2c8:	mov	r5, #0
   2d2cc:	b	2d2f0 <__assert_fail@plt+0x1c004>
   2d2d0:	mov	ip, r2
   2d2d4:	mov	r5, #0
   2d2d8:	b	2d2f0 <__assert_fail@plt+0x1c004>
   2d2dc:	ldr	r4, [sp, #88]	; 0x58
   2d2e0:	mov	ip, r8
   2d2e4:	ldr	fp, [sp, #92]	; 0x5c
   2d2e8:	ldr	r8, [sp, #56]	; 0x38
   2d2ec:	ldr	r9, [sp, #84]	; 0x54
   2d2f0:	cmp	ip, #1
   2d2f4:	bls	2d080 <__assert_fail@plt+0x1bd94>
   2d2f8:	add	lr, r6, ip
   2d2fc:	ldr	r3, [sp, #48]	; 0x30
   2d300:	add	r1, r3, r6
   2d304:	mov	r3, #0
   2d308:	eor	r0, r5, #1
   2d30c:	ldr	r2, [sp, #28]
   2d310:	and	r0, r0, r2
   2d314:	uxtb	r0, r0
   2d318:	str	r0, [sp, #56]	; 0x38
   2d31c:	mov	r7, #92	; 0x5c
   2d320:	ldr	ip, [sp, #36]	; 0x24
   2d324:	str	r5, [sp, #84]	; 0x54
   2d328:	ldr	r2, [sp, #44]	; 0x2c
   2d32c:	b	2d39c <__assert_fail@plt+0x1c0b0>
   2d330:	cmp	r2, #0
   2d334:	beq	2d344 <__assert_fail@plt+0x1c058>
   2d338:	cmp	r9, fp
   2d33c:	strbhi	r7, [r8, fp]
   2d340:	add	fp, fp, #1
   2d344:	add	r5, r6, #1
   2d348:	cmp	r5, lr
   2d34c:	bcs	2d458 <__assert_fail@plt+0x1c16c>
   2d350:	eor	r2, r3, #1
   2d354:	and	r2, r2, ip
   2d358:	ands	r2, r2, #255	; 0xff
   2d35c:	beq	2d474 <__assert_fail@plt+0x1c188>
   2d360:	cmp	r9, fp
   2d364:	movhi	r2, #39	; 0x27
   2d368:	strbhi	r2, [r8, fp]
   2d36c:	add	r2, fp, #1
   2d370:	cmp	r9, r2
   2d374:	movhi	ip, #39	; 0x27
   2d378:	strbhi	ip, [r8, r2]
   2d37c:	add	fp, fp, #2
   2d380:	ldr	ip, [sp, #56]	; 0x38
   2d384:	mov	r2, ip
   2d388:	mov	r6, r5
   2d38c:	cmp	r9, fp
   2d390:	strbhi	r4, [r8, fp]
   2d394:	add	fp, fp, #1
   2d398:	ldrb	r4, [r1, #1]!
   2d39c:	cmp	r0, #0
   2d3a0:	beq	2d330 <__assert_fail@plt+0x1c044>
   2d3a4:	ldr	r3, [sp, #32]
   2d3a8:	cmp	r3, #0
   2d3ac:	bne	2d640 <__assert_fail@plt+0x1c354>
   2d3b0:	eor	r3, ip, #1
   2d3b4:	cmp	sl, #2
   2d3b8:	movne	r3, #0
   2d3bc:	andeq	r3, r3, #1
   2d3c0:	cmp	r3, #0
   2d3c4:	beq	2d3fc <__assert_fail@plt+0x1c110>
   2d3c8:	cmp	r9, fp
   2d3cc:	movhi	ip, #39	; 0x27
   2d3d0:	strbhi	ip, [r8, fp]
   2d3d4:	add	ip, fp, #1
   2d3d8:	cmp	r9, ip
   2d3dc:	movhi	r5, #36	; 0x24
   2d3e0:	strbhi	r5, [r8, ip]
   2d3e4:	add	ip, fp, #2
   2d3e8:	cmp	r9, ip
   2d3ec:	movhi	r5, #39	; 0x27
   2d3f0:	strbhi	r5, [r8, ip]
   2d3f4:	add	fp, fp, #3
   2d3f8:	mov	ip, r3
   2d3fc:	cmp	r9, fp
   2d400:	strbhi	r7, [r8, fp]
   2d404:	add	r3, fp, #1
   2d408:	cmp	r9, r3
   2d40c:	bls	2d41c <__assert_fail@plt+0x1c130>
   2d410:	lsr	r5, r4, #6
   2d414:	add	r5, r5, #48	; 0x30
   2d418:	strb	r5, [r8, r3]
   2d41c:	add	r3, fp, #2
   2d420:	cmp	r9, r3
   2d424:	bls	2d434 <__assert_fail@plt+0x1c148>
   2d428:	ubfx	r5, r4, #3, #3
   2d42c:	add	r5, r5, #48	; 0x30
   2d430:	strb	r5, [r8, r3]
   2d434:	add	fp, fp, #3
   2d438:	and	r4, r4, #7
   2d43c:	add	r4, r4, #48	; 0x30
   2d440:	add	r5, r6, #1
   2d444:	cmp	r5, lr
   2d448:	bcs	2d464 <__assert_fail@plt+0x1c178>
   2d44c:	ldr	r3, [sp, #56]	; 0x38
   2d450:	mov	r6, r5
   2d454:	b	2d38c <__assert_fail@plt+0x1c0a0>
   2d458:	str	ip, [sp, #36]	; 0x24
   2d45c:	ldr	r5, [sp, #84]	; 0x54
   2d460:	b	2ce90 <__assert_fail@plt+0x1bba4>
   2d464:	str	ip, [sp, #36]	; 0x24
   2d468:	ldr	r5, [sp, #84]	; 0x54
   2d46c:	mov	r3, r0
   2d470:	b	2ce90 <__assert_fail@plt+0x1bba4>
   2d474:	mov	r6, r5
   2d478:	b	2d38c <__assert_fail@plt+0x1c0a0>
   2d47c:	ldr	r3, [sp, #44]	; 0x2c
   2d480:	b	2cae4 <__assert_fail@plt+0x1b7f8>
   2d484:	mov	r5, #0
   2d488:	mov	r3, r5
   2d48c:	mov	r4, #63	; 0x3f
   2d490:	b	2cae4 <__assert_fail@plt+0x1b7f8>
   2d494:	mov	r5, #0
   2d498:	mov	r3, r5
   2d49c:	mov	r4, #63	; 0x3f
   2d4a0:	b	2cae4 <__assert_fail@plt+0x1b7f8>
   2d4a4:	mov	r5, #0
   2d4a8:	mov	r3, r5
   2d4ac:	b	2cae4 <__assert_fail@plt+0x1b7f8>
   2d4b0:	mov	r5, #0
   2d4b4:	mov	r3, r5
   2d4b8:	b	2cae4 <__assert_fail@plt+0x1b7f8>
   2d4bc:	ldr	r5, [sp, #44]	; 0x2c
   2d4c0:	ldr	r3, [sp, #32]
   2d4c4:	b	2cae4 <__assert_fail@plt+0x1b7f8>
   2d4c8:	ldr	r5, [sp, #44]	; 0x2c
   2d4cc:	mov	r3, #0
   2d4d0:	str	r3, [sp, #44]	; 0x2c
   2d4d4:	b	2cae4 <__assert_fail@plt+0x1b7f8>
   2d4d8:	mov	r4, r3
   2d4dc:	mov	r5, #0
   2d4e0:	b	2cb3c <__assert_fail@plt+0x1b850>
   2d4e4:	mov	r5, #0
   2d4e8:	mov	r4, #97	; 0x61
   2d4ec:	b	2cb3c <__assert_fail@plt+0x1b850>
   2d4f0:	mov	r5, #0
   2d4f4:	mov	r3, r5
   2d4f8:	mov	r4, #92	; 0x5c
   2d4fc:	b	2ce90 <__assert_fail@plt+0x1bba4>
   2d500:	ldr	r3, [sp, #48]	; 0x30
   2d504:	ldrb	r5, [r3, r6]
   2d508:	adds	r5, r5, #0
   2d50c:	movne	r5, #1
   2d510:	b	2cbe0 <__assert_fail@plt+0x1b8f4>
   2d514:	cmp	sl, #2
   2d518:	movne	r3, #0
   2d51c:	moveq	r3, #1
   2d520:	ldr	r1, [sp, #32]
   2d524:	cmp	fp, #0
   2d528:	andeq	r2, r3, r1
   2d52c:	movne	r2, #0
   2d530:	cmp	r2, #0
   2d534:	bne	2d654 <__assert_fail@plt+0x1c368>
   2d538:	eor	r2, r1, #1
   2d53c:	uxtb	r2, r2
   2d540:	and	r3, r3, r2
   2d544:	ldr	r1, [sp, #68]	; 0x44
   2d548:	ands	r3, r1, r3
   2d54c:	beq	2d5e0 <__assert_fail@plt+0x1c2f4>
   2d550:	ldr	r2, [sp, #40]	; 0x28
   2d554:	cmp	r2, #0
   2d558:	bne	2d590 <__assert_fail@plt+0x1c2a4>
   2d55c:	ldr	r2, [sp, #72]	; 0x48
   2d560:	adds	r2, r2, #0
   2d564:	movne	r2, #1
   2d568:	cmp	r9, #0
   2d56c:	movne	r2, #0
   2d570:	str	r2, [sp, #68]	; 0x44
   2d574:	mov	sl, #2
   2d578:	ldr	r1, [sp, #40]	; 0x28
   2d57c:	str	r1, [sp, #32]
   2d580:	cmp	r2, #0
   2d584:	beq	2d5d4 <__assert_fail@plt+0x1c2e8>
   2d588:	ldr	r9, [sp, #72]	; 0x48
   2d58c:	b	2c2e8 <__assert_fail@plt+0x1affc>
   2d590:	ldr	r3, [sp, #168]	; 0xa8
   2d594:	str	r3, [sp, #16]
   2d598:	ldr	r3, [sp, #164]	; 0xa4
   2d59c:	str	r3, [sp, #12]
   2d5a0:	ldr	r3, [sp, #160]	; 0xa0
   2d5a4:	str	r3, [sp, #8]
   2d5a8:	ldr	r3, [sp, #156]	; 0x9c
   2d5ac:	str	r3, [sp, #4]
   2d5b0:	mov	r3, #5
   2d5b4:	str	r3, [sp]
   2d5b8:	ldr	r3, [sp, #24]
   2d5bc:	ldr	r2, [sp, #48]	; 0x30
   2d5c0:	ldr	r1, [sp, #72]	; 0x48
   2d5c4:	ldr	r0, [sp, #64]	; 0x40
   2d5c8:	bl	2c270 <__assert_fail@plt+0x1af84>
   2d5cc:	mov	fp, r0
   2d5d0:	b	2d6f0 <__assert_fail@plt+0x1c404>
   2d5d4:	mov	r8, r9
   2d5d8:	mov	r2, r3
   2d5dc:	b	2d5e4 <__assert_fail@plt+0x1c2f8>
   2d5e0:	mov	r8, r9
   2d5e4:	ldr	r3, [sp, #60]	; 0x3c
   2d5e8:	cmp	r3, #0
   2d5ec:	moveq	r2, #0
   2d5f0:	andne	r2, r2, #1
   2d5f4:	cmp	r2, #0
   2d5f8:	beq	2d628 <__assert_fail@plt+0x1c33c>
   2d5fc:	mov	r2, r3
   2d600:	ldrb	r3, [r3]
   2d604:	cmp	r3, #0
   2d608:	beq	2d628 <__assert_fail@plt+0x1c33c>
   2d60c:	ldr	r1, [sp, #64]	; 0x40
   2d610:	cmp	r8, fp
   2d614:	strbhi	r3, [r1, fp]
   2d618:	add	fp, fp, #1
   2d61c:	ldrb	r3, [r2, #1]!
   2d620:	cmp	r3, #0
   2d624:	bne	2d610 <__assert_fail@plt+0x1c324>
   2d628:	cmp	r8, fp
   2d62c:	bls	2d6f0 <__assert_fail@plt+0x1c404>
   2d630:	mov	r3, #0
   2d634:	ldr	r2, [sp, #64]	; 0x40
   2d638:	strb	r3, [r2, fp]
   2d63c:	b	2d6f0 <__assert_fail@plt+0x1c404>
   2d640:	mov	r8, r9
   2d644:	mov	r7, sl
   2d648:	ldr	r3, [sp, #32]
   2d64c:	str	r3, [sp, #28]
   2d650:	b	2d698 <__assert_fail@plt+0x1c3ac>
   2d654:	mov	r8, r9
   2d658:	mov	r7, #2
   2d65c:	b	2d698 <__assert_fail@plt+0x1c3ac>
   2d660:	mov	r8, r9
   2d664:	mov	r7, sl
   2d668:	b	2d698 <__assert_fail@plt+0x1c3ac>
   2d66c:	mov	r8, r9
   2d670:	mov	r7, sl
   2d674:	b	2d698 <__assert_fail@plt+0x1c3ac>
   2d678:	mov	r8, r9
   2d67c:	mov	r7, sl
   2d680:	b	2d698 <__assert_fail@plt+0x1c3ac>
   2d684:	mov	r8, r9
   2d688:	mov	r7, sl
   2d68c:	b	2d698 <__assert_fail@plt+0x1c3ac>
   2d690:	mov	r8, r9
   2d694:	mov	r7, sl
   2d698:	ldr	r3, [sp, #28]
   2d69c:	cmp	r7, #2
   2d6a0:	movne	r3, #0
   2d6a4:	andeq	r3, r3, #1
   2d6a8:	cmp	r3, #0
   2d6ac:	movne	r7, #4
   2d6b0:	ldr	r3, [sp, #168]	; 0xa8
   2d6b4:	str	r3, [sp, #16]
   2d6b8:	ldr	r3, [sp, #164]	; 0xa4
   2d6bc:	str	r3, [sp, #12]
   2d6c0:	mov	r3, #0
   2d6c4:	str	r3, [sp, #8]
   2d6c8:	ldr	r3, [sp, #156]	; 0x9c
   2d6cc:	bic	r3, r3, #2
   2d6d0:	str	r3, [sp, #4]
   2d6d4:	str	r7, [sp]
   2d6d8:	ldr	r3, [sp, #24]
   2d6dc:	ldr	r2, [sp, #48]	; 0x30
   2d6e0:	mov	r1, r8
   2d6e4:	ldr	r0, [sp, #64]	; 0x40
   2d6e8:	bl	2c270 <__assert_fail@plt+0x1af84>
   2d6ec:	mov	fp, r0
   2d6f0:	mov	r0, fp
   2d6f4:	add	sp, sp, #116	; 0x74
   2d6f8:	ldrd	r4, [sp]
   2d6fc:	ldrd	r6, [sp, #8]
   2d700:	ldrd	r8, [sp, #16]
   2d704:	ldrd	sl, [sp, #24]
   2d708:	add	sp, sp, #32
   2d70c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d710:	mov	r8, r9
   2d714:	mov	r7, sl
   2d718:	b	2d6b0 <__assert_fail@plt+0x1c3c4>
   2d71c:	add	fp, fp, #4
   2d720:	str	r3, [sp, #36]	; 0x24
   2d724:	mov	r5, #0
   2d728:	mov	r4, #48	; 0x30
   2d72c:	b	2cae4 <__assert_fail@plt+0x1b7f8>
   2d730:	mov	r3, #1
   2d734:	str	r3, [sp, #32]
   2d738:	str	r3, [sp, #28]
   2d73c:	str	r3, [sp, #52]	; 0x34
   2d740:	movw	r3, #14048	; 0x36e0
   2d744:	movt	r3, #3
   2d748:	str	r3, [sp, #60]	; 0x3c
   2d74c:	mov	fp, #0
   2d750:	mov	sl, #5
   2d754:	b	2c348 <__assert_fail@plt+0x1b05c>
   2d758:	ldr	r3, [sp, #48]	; 0x30
   2d75c:	ldrb	r4, [r3, r6]
   2d760:	cmp	r4, #126	; 0x7e
   2d764:	ldrls	pc, [pc, r4, lsl #2]
   2d768:	b	2d054 <__assert_fail@plt+0x1bd68>
   2d76c:	ldrdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   2d770:	andeq	sp, r2, r4, asr r0
   2d774:	andeq	sp, r2, r4, asr r0
   2d778:	andeq	sp, r2, r4, asr r0
   2d77c:	andeq	sp, r2, r4, asr r0
   2d780:	andeq	sp, r2, r4, asr r0
   2d784:	andeq	sp, r2, r4, asr r0
   2d788:	andeq	sp, r2, r4, ror #9
   2d78c:	andeq	ip, r2, r0, lsl #21
   2d790:	andeq	ip, r2, r4, lsr #28
   2d794:	andeq	ip, r2, r0, ror #29
   2d798:	andeq	ip, r2, r8, lsr lr
   2d79c:	muleq	r2, r4, sl
   2d7a0:	andeq	ip, r2, r8, lsr #21
   2d7a4:	andeq	sp, r2, r4, asr r0
   2d7a8:	andeq	sp, r2, r4, asr r0
   2d7ac:	andeq	sp, r2, r4, asr r0
   2d7b0:	andeq	sp, r2, r4, asr r0
   2d7b4:	andeq	sp, r2, r4, asr r0
   2d7b8:	andeq	sp, r2, r4, asr r0
   2d7bc:	andeq	sp, r2, r4, asr r0
   2d7c0:	andeq	sp, r2, r4, asr r0
   2d7c4:	andeq	sp, r2, r4, asr r0
   2d7c8:	andeq	sp, r2, r4, asr r0
   2d7cc:	andeq	sp, r2, r4, asr r0
   2d7d0:	andeq	sp, r2, r4, asr r0
   2d7d4:	andeq	sp, r2, r4, asr r0
   2d7d8:	andeq	sp, r2, r4, asr r0
   2d7dc:	andeq	sp, r2, r4, asr r0
   2d7e0:	andeq	sp, r2, r4, asr r0
   2d7e4:	andeq	sp, r2, r4, asr r0
   2d7e8:	andeq	sp, r2, r4, asr r0
   2d7ec:	andeq	ip, r2, r8, ror #30
   2d7f0:	andeq	ip, r2, r4, lsr #31
   2d7f4:	andeq	ip, r2, r4, lsr #31
   2d7f8:	andeq	ip, r2, ip, asr pc
   2d7fc:	andeq	ip, r2, r4, lsr #31
   2d800:	andeq	sp, r2, r8, asr #9
   2d804:	andeq	ip, r2, r4, lsr #31
   2d808:			; <UNDEFINED> instruction: 0x0002cfb4
   2d80c:	andeq	ip, r2, r4, lsr #31
   2d810:	andeq	ip, r2, r4, lsr #31
   2d814:	andeq	ip, r2, r4, lsr #31
   2d818:	andeq	sp, r2, r8, asr #9
   2d81c:	andeq	sp, r2, r8, asr #9
   2d820:	andeq	sp, r2, r8, asr #9
   2d824:	andeq	sp, r2, r8, asr #9
   2d828:	andeq	sp, r2, r8, asr #9
   2d82c:	andeq	sp, r2, r8, asr #9
   2d830:	andeq	sp, r2, r8, asr #9
   2d834:	andeq	sp, r2, r8, asr #9
   2d838:	andeq	sp, r2, r8, asr #9
   2d83c:	andeq	sp, r2, r8, asr #9
   2d840:	andeq	sp, r2, r8, asr #9
   2d844:	andeq	sp, r2, r8, asr #9
   2d848:	andeq	sp, r2, r8, asr #9
   2d84c:	andeq	sp, r2, r8, asr #9
   2d850:	andeq	sp, r2, r8, asr #9
   2d854:	andeq	sp, r2, r8, asr #9
   2d858:	andeq	ip, r2, r4, lsr #31
   2d85c:	andeq	ip, r2, r4, lsr #31
   2d860:	andeq	ip, r2, r4, lsr #31
   2d864:	andeq	ip, r2, r4, lsr #31
   2d868:	andeq	ip, r2, r4, lsl r9
   2d86c:	andeq	sp, r2, r4, asr r0
   2d870:	andeq	sp, r2, r8, asr #9
   2d874:	andeq	sp, r2, r8, asr #9
   2d878:	andeq	sp, r2, r8, asr #9
   2d87c:	andeq	sp, r2, r8, asr #9
   2d880:	andeq	sp, r2, r8, asr #9
   2d884:	andeq	sp, r2, r8, asr #9
   2d888:	andeq	sp, r2, r8, asr #9
   2d88c:	andeq	sp, r2, r8, asr #9
   2d890:	andeq	sp, r2, r8, asr #9
   2d894:	andeq	sp, r2, r8, asr #9
   2d898:	andeq	sp, r2, r8, asr #9
   2d89c:	andeq	sp, r2, r8, asr #9
   2d8a0:	andeq	sp, r2, r8, asr #9
   2d8a4:	andeq	sp, r2, r8, asr #9
   2d8a8:	andeq	sp, r2, r8, asr #9
   2d8ac:	andeq	sp, r2, r8, asr #9
   2d8b0:	andeq	sp, r2, r8, asr #9
   2d8b4:	andeq	sp, r2, r8, asr #9
   2d8b8:	andeq	sp, r2, r8, asr #9
   2d8bc:	andeq	sp, r2, r8, asr #9
   2d8c0:	andeq	sp, r2, r8, asr #9
   2d8c4:	andeq	sp, r2, r8, asr #9
   2d8c8:	andeq	sp, r2, r8, asr #9
   2d8cc:	andeq	sp, r2, r8, asr #9
   2d8d0:	andeq	sp, r2, r8, asr #9
   2d8d4:	andeq	sp, r2, r8, asr #9
   2d8d8:	andeq	ip, r2, r4, lsr #31
   2d8dc:	andeq	ip, r2, ip, asr #28
   2d8e0:	andeq	sp, r2, r8, asr #9
   2d8e4:	andeq	ip, r2, r4, lsr #31
   2d8e8:	andeq	sp, r2, r8, asr #9
   2d8ec:	andeq	ip, r2, r4, lsr #31
   2d8f0:	andeq	sp, r2, r8, asr #9
   2d8f4:	andeq	sp, r2, r8, asr #9
   2d8f8:	andeq	sp, r2, r8, asr #9
   2d8fc:	andeq	sp, r2, r8, asr #9
   2d900:	andeq	sp, r2, r8, asr #9
   2d904:	andeq	sp, r2, r8, asr #9
   2d908:	andeq	sp, r2, r8, asr #9
   2d90c:	andeq	sp, r2, r8, asr #9
   2d910:	andeq	sp, r2, r8, asr #9
   2d914:	andeq	sp, r2, r8, asr #9
   2d918:	andeq	sp, r2, r8, asr #9
   2d91c:	andeq	sp, r2, r8, asr #9
   2d920:	andeq	sp, r2, r8, asr #9
   2d924:	andeq	sp, r2, r8, asr #9
   2d928:	andeq	sp, r2, r8, asr #9
   2d92c:	andeq	sp, r2, r8, asr #9
   2d930:	andeq	sp, r2, r8, asr #9
   2d934:	andeq	sp, r2, r8, asr #9
   2d938:	andeq	sp, r2, r8, asr #9
   2d93c:	andeq	sp, r2, r8, asr #9
   2d940:	andeq	sp, r2, r8, asr #9
   2d944:	andeq	sp, r2, r8, asr #9
   2d948:	andeq	sp, r2, r8, asr #9
   2d94c:	andeq	sp, r2, r8, asr #9
   2d950:	andeq	sp, r2, r8, asr #9
   2d954:	andeq	sp, r2, r8, asr #9
   2d958:	andeq	ip, r2, ip, lsl #30
   2d95c:	andeq	ip, r2, r4, lsr #31
   2d960:	andeq	ip, r2, ip, lsl #30
   2d964:	andeq	ip, r2, ip, asr pc
   2d968:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2d96c:	strd	r6, [sp, #8]
   2d970:	strd	r8, [sp, #16]
   2d974:	strd	sl, [sp, #24]
   2d978:	str	lr, [sp, #32]
   2d97c:	sub	sp, sp, #52	; 0x34
   2d980:	mov	r5, r0
   2d984:	str	r1, [sp, #24]
   2d988:	str	r2, [sp, #28]
   2d98c:	mov	r4, r3
   2d990:	bl	111c0 <__errno_location@plt>
   2d994:	str	r0, [sp, #32]
   2d998:	ldr	r3, [r0]
   2d99c:	str	r3, [sp, #36]	; 0x24
   2d9a0:	movw	r3, #16708	; 0x4144
   2d9a4:	movt	r3, #4
   2d9a8:	ldr	r6, [r3]
   2d9ac:	cmn	r5, #-2147483647	; 0x80000001
   2d9b0:	movne	r3, #0
   2d9b4:	moveq	r3, #1
   2d9b8:	orrs	r3, r3, r5, lsr #31
   2d9bc:	bne	2db20 <__assert_fail@plt+0x1c834>
   2d9c0:	movw	r3, #16708	; 0x4144
   2d9c4:	movt	r3, #4
   2d9c8:	ldr	r2, [r3, #4]
   2d9cc:	cmp	r2, r5
   2d9d0:	bgt	2da40 <__assert_fail@plt+0x1c754>
   2d9d4:	str	r2, [sp, #44]	; 0x2c
   2d9d8:	add	r3, r3, #8
   2d9dc:	cmp	r6, r3
   2d9e0:	beq	2db24 <__assert_fail@plt+0x1c838>
   2d9e4:	sub	r2, r5, r2
   2d9e8:	mov	r3, #8
   2d9ec:	str	r3, [sp]
   2d9f0:	mvn	r3, #-2147483648	; 0x80000000
   2d9f4:	add	r2, r2, #1
   2d9f8:	add	r1, sp, #44	; 0x2c
   2d9fc:	mov	r0, r6
   2da00:	bl	2eb48 <__assert_fail@plt+0x1d85c>
   2da04:	mov	r6, r0
   2da08:	movw	r3, #16708	; 0x4144
   2da0c:	movt	r3, #4
   2da10:	str	r0, [r3]
   2da14:	movw	r7, #16708	; 0x4144
   2da18:	movt	r7, #4
   2da1c:	ldr	r0, [r7, #4]
   2da20:	ldr	r2, [sp, #44]	; 0x2c
   2da24:	sub	r2, r2, r0
   2da28:	lsl	r2, r2, #3
   2da2c:	mov	r1, #0
   2da30:	add	r0, r6, r0, lsl #3
   2da34:	bl	111f0 <memset@plt>
   2da38:	ldr	r3, [sp, #44]	; 0x2c
   2da3c:	str	r3, [r7, #4]
   2da40:	add	fp, r6, r5, lsl #3
   2da44:	ldr	r8, [r6, r5, lsl #3]
   2da48:	ldr	r7, [fp, #4]
   2da4c:	ldr	r3, [r4, #4]
   2da50:	orr	r9, r3, #1
   2da54:	add	sl, r4, #8
   2da58:	ldr	r3, [r4, #44]	; 0x2c
   2da5c:	str	r3, [sp, #16]
   2da60:	ldr	r3, [r4, #40]	; 0x28
   2da64:	str	r3, [sp, #12]
   2da68:	str	sl, [sp, #8]
   2da6c:	str	r9, [sp, #4]
   2da70:	ldr	r3, [r4]
   2da74:	str	r3, [sp]
   2da78:	ldr	r3, [sp, #28]
   2da7c:	ldr	r2, [sp, #24]
   2da80:	mov	r1, r8
   2da84:	mov	r0, r7
   2da88:	bl	2c270 <__assert_fail@plt+0x1af84>
   2da8c:	cmp	r8, r0
   2da90:	bhi	2daf4 <__assert_fail@plt+0x1c808>
   2da94:	add	r8, r0, #1
   2da98:	str	r8, [r6, r5, lsl #3]
   2da9c:	movw	r3, #16860	; 0x41dc
   2daa0:	movt	r3, #4
   2daa4:	cmp	r7, r3
   2daa8:	beq	2dab4 <__assert_fail@plt+0x1c7c8>
   2daac:	mov	r0, r7
   2dab0:	bl	2b318 <__assert_fail@plt+0x1a02c>
   2dab4:	mov	r0, r8
   2dab8:	bl	2e944 <__assert_fail@plt+0x1d658>
   2dabc:	mov	r7, r0
   2dac0:	str	r0, [fp, #4]
   2dac4:	ldr	r3, [r4, #44]	; 0x2c
   2dac8:	str	r3, [sp, #16]
   2dacc:	ldr	r3, [r4, #40]	; 0x28
   2dad0:	str	r3, [sp, #12]
   2dad4:	str	sl, [sp, #8]
   2dad8:	str	r9, [sp, #4]
   2dadc:	ldr	r3, [r4]
   2dae0:	str	r3, [sp]
   2dae4:	ldr	r3, [sp, #28]
   2dae8:	ldr	r2, [sp, #24]
   2daec:	mov	r1, r8
   2daf0:	bl	2c270 <__assert_fail@plt+0x1af84>
   2daf4:	ldr	r3, [sp, #32]
   2daf8:	ldr	r2, [sp, #36]	; 0x24
   2dafc:	str	r2, [r3]
   2db00:	mov	r0, r7
   2db04:	add	sp, sp, #52	; 0x34
   2db08:	ldrd	r4, [sp]
   2db0c:	ldrd	r6, [sp, #8]
   2db10:	ldrd	r8, [sp, #16]
   2db14:	ldrd	sl, [sp, #24]
   2db18:	add	sp, sp, #32
   2db1c:	pop	{pc}		; (ldr pc, [sp], #4)
   2db20:	bl	112c8 <abort@plt>
   2db24:	sub	r2, r5, r2
   2db28:	mov	r3, #8
   2db2c:	str	r3, [sp]
   2db30:	mvn	r3, #-2147483648	; 0x80000000
   2db34:	add	r2, r2, #1
   2db38:	add	r1, sp, #44	; 0x2c
   2db3c:	mov	r0, #0
   2db40:	bl	2eb48 <__assert_fail@plt+0x1d85c>
   2db44:	mov	r6, r0
   2db48:	movw	r3, #16708	; 0x4144
   2db4c:	movt	r3, #4
   2db50:	str	r0, [r3]
   2db54:	ldrd	r2, [r3, #8]
   2db58:	strd	r2, [r0]
   2db5c:	b	2da14 <__assert_fail@plt+0x1c728>
   2db60:	strd	r4, [sp, #-16]!
   2db64:	str	r6, [sp, #8]
   2db68:	str	lr, [sp, #12]
   2db6c:	mov	r4, r0
   2db70:	bl	111c0 <__errno_location@plt>
   2db74:	mov	r5, r0
   2db78:	ldr	r6, [r0]
   2db7c:	cmp	r4, #0
   2db80:	ldr	r3, [pc, #32]	; 2dba8 <__assert_fail@plt+0x1c8bc>
   2db84:	moveq	r4, r3
   2db88:	mov	r1, #48	; 0x30
   2db8c:	mov	r0, r4
   2db90:	bl	2ecb8 <__assert_fail@plt+0x1d9cc>
   2db94:	str	r6, [r5]
   2db98:	ldrd	r4, [sp]
   2db9c:	ldr	r6, [sp, #8]
   2dba0:	add	sp, sp, #12
   2dba4:	pop	{pc}		; (ldr pc, [sp], #4)
   2dba8:	ldrdeq	r4, [r4], -ip
   2dbac:	subs	r3, r0, #0
   2dbb0:	ldr	r2, [pc, #8]	; 2dbc0 <__assert_fail@plt+0x1c8d4>
   2dbb4:	moveq	r3, r2
   2dbb8:	ldr	r0, [r3]
   2dbbc:	bx	lr
   2dbc0:	ldrdeq	r4, [r4], -ip
   2dbc4:	subs	r3, r0, #0
   2dbc8:	ldr	r2, [pc, #8]	; 2dbd8 <__assert_fail@plt+0x1c8ec>
   2dbcc:	moveq	r3, r2
   2dbd0:	str	r1, [r3]
   2dbd4:	bx	lr
   2dbd8:	ldrdeq	r4, [r4], -ip
   2dbdc:	push	{lr}		; (str lr, [sp, #-4]!)
   2dbe0:	subs	r3, r0, #0
   2dbe4:	ldr	r0, [pc, #44]	; 2dc18 <__assert_fail@plt+0x1c92c>
   2dbe8:	moveq	r3, r0
   2dbec:	add	r3, r3, #8
   2dbf0:	lsr	lr, r1, #5
   2dbf4:	and	r1, r1, #31
   2dbf8:	ldr	ip, [r3, lr, lsl #2]
   2dbfc:	lsr	r0, ip, r1
   2dc00:	eor	r2, r2, r0
   2dc04:	and	r2, r2, #1
   2dc08:	eor	r1, ip, r2, lsl r1
   2dc0c:	str	r1, [r3, lr, lsl #2]
   2dc10:	and	r0, r0, #1
   2dc14:	pop	{pc}		; (ldr pc, [sp], #4)
   2dc18:	ldrdeq	r4, [r4], -ip
   2dc1c:	subs	r3, r0, #0
   2dc20:	ldr	r2, [pc, #12]	; 2dc34 <__assert_fail@plt+0x1c948>
   2dc24:	moveq	r3, r2
   2dc28:	ldr	r0, [r3, #4]
   2dc2c:	str	r1, [r3, #4]
   2dc30:	bx	lr
   2dc34:	ldrdeq	r4, [r4], -ip
   2dc38:	subs	r3, r0, #0
   2dc3c:	ldr	r0, [pc, #44]	; 2dc70 <__assert_fail@plt+0x1c984>
   2dc40:	moveq	r3, r0
   2dc44:	mov	r0, #10
   2dc48:	str	r0, [r3]
   2dc4c:	cmp	r2, #0
   2dc50:	cmpne	r1, #0
   2dc54:	beq	2dc64 <__assert_fail@plt+0x1c978>
   2dc58:	str	r1, [r3, #40]	; 0x28
   2dc5c:	str	r2, [r3, #44]	; 0x2c
   2dc60:	bx	lr
   2dc64:	str	r4, [sp, #-8]!
   2dc68:	str	lr, [sp, #4]
   2dc6c:	bl	112c8 <abort@plt>
   2dc70:	ldrdeq	r4, [r4], -ip
   2dc74:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2dc78:	strd	r6, [sp, #8]
   2dc7c:	strd	r8, [sp, #16]
   2dc80:	str	sl, [sp, #24]
   2dc84:	str	lr, [sp, #28]
   2dc88:	sub	sp, sp, #24
   2dc8c:	mov	r7, r0
   2dc90:	mov	r8, r1
   2dc94:	mov	r9, r2
   2dc98:	mov	sl, r3
   2dc9c:	ldr	r4, [sp, #56]	; 0x38
   2dca0:	cmp	r4, #0
   2dca4:	ldr	r3, [pc, #104]	; 2dd14 <__assert_fail@plt+0x1ca28>
   2dca8:	moveq	r4, r3
   2dcac:	bl	111c0 <__errno_location@plt>
   2dcb0:	mov	r5, r0
   2dcb4:	ldr	r6, [r0]
   2dcb8:	ldr	r3, [r4, #44]	; 0x2c
   2dcbc:	str	r3, [sp, #16]
   2dcc0:	ldr	r3, [r4, #40]	; 0x28
   2dcc4:	str	r3, [sp, #12]
   2dcc8:	add	r3, r4, #8
   2dccc:	str	r3, [sp, #8]
   2dcd0:	ldr	r3, [r4, #4]
   2dcd4:	str	r3, [sp, #4]
   2dcd8:	ldr	r3, [r4]
   2dcdc:	str	r3, [sp]
   2dce0:	mov	r3, sl
   2dce4:	mov	r2, r9
   2dce8:	mov	r1, r8
   2dcec:	mov	r0, r7
   2dcf0:	bl	2c270 <__assert_fail@plt+0x1af84>
   2dcf4:	str	r6, [r5]
   2dcf8:	add	sp, sp, #24
   2dcfc:	ldrd	r4, [sp]
   2dd00:	ldrd	r6, [sp, #8]
   2dd04:	ldrd	r8, [sp, #16]
   2dd08:	ldr	sl, [sp, #24]
   2dd0c:	add	sp, sp, #28
   2dd10:	pop	{pc}		; (ldr pc, [sp], #4)
   2dd14:	ldrdeq	r4, [r4], -ip
   2dd18:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2dd1c:	strd	r6, [sp, #8]
   2dd20:	strd	r8, [sp, #16]
   2dd24:	strd	sl, [sp, #24]
   2dd28:	str	lr, [sp, #32]
   2dd2c:	sub	sp, sp, #44	; 0x2c
   2dd30:	mov	r8, r0
   2dd34:	mov	sl, r1
   2dd38:	mov	r6, r2
   2dd3c:	subs	r4, r3, #0
   2dd40:	ldr	r3, [pc, #200]	; 2de10 <__assert_fail@plt+0x1cb24>
   2dd44:	moveq	r4, r3
   2dd48:	bl	111c0 <__errno_location@plt>
   2dd4c:	mov	r7, r0
   2dd50:	ldr	fp, [r0]
   2dd54:	ldr	r5, [r4, #4]
   2dd58:	cmp	r6, #0
   2dd5c:	orreq	r5, r5, #1
   2dd60:	add	r9, r4, #8
   2dd64:	ldr	r3, [r4, #44]	; 0x2c
   2dd68:	str	r3, [sp, #16]
   2dd6c:	ldr	r3, [r4, #40]	; 0x28
   2dd70:	str	r3, [sp, #12]
   2dd74:	str	r9, [sp, #8]
   2dd78:	str	r5, [sp, #4]
   2dd7c:	ldr	r3, [r4]
   2dd80:	str	r3, [sp]
   2dd84:	str	sl, [sp, #36]	; 0x24
   2dd88:	mov	r3, sl
   2dd8c:	str	r8, [sp, #32]
   2dd90:	mov	r2, r8
   2dd94:	mov	r1, #0
   2dd98:	mov	r0, r1
   2dd9c:	bl	2c270 <__assert_fail@plt+0x1af84>
   2dda0:	mov	sl, r0
   2dda4:	add	r8, r0, #1
   2dda8:	mov	r0, r8
   2ddac:	bl	2e944 <__assert_fail@plt+0x1d658>
   2ddb0:	str	r0, [sp, #28]
   2ddb4:	ldr	r3, [r4, #44]	; 0x2c
   2ddb8:	str	r3, [sp, #16]
   2ddbc:	ldr	r3, [r4, #40]	; 0x28
   2ddc0:	str	r3, [sp, #12]
   2ddc4:	str	r9, [sp, #8]
   2ddc8:	str	r5, [sp, #4]
   2ddcc:	ldr	r3, [r4]
   2ddd0:	str	r3, [sp]
   2ddd4:	ldr	r3, [sp, #36]	; 0x24
   2ddd8:	ldr	r2, [sp, #32]
   2dddc:	mov	r1, r8
   2dde0:	bl	2c270 <__assert_fail@plt+0x1af84>
   2dde4:	str	fp, [r7]
   2dde8:	cmp	r6, #0
   2ddec:	strne	sl, [r6]
   2ddf0:	ldr	r0, [sp, #28]
   2ddf4:	add	sp, sp, #44	; 0x2c
   2ddf8:	ldrd	r4, [sp]
   2ddfc:	ldrd	r6, [sp, #8]
   2de00:	ldrd	r8, [sp, #16]
   2de04:	ldrd	sl, [sp, #24]
   2de08:	add	sp, sp, #32
   2de0c:	pop	{pc}		; (ldr pc, [sp], #4)
   2de10:	ldrdeq	r4, [r4], -ip
   2de14:	str	r4, [sp, #-8]!
   2de18:	str	lr, [sp, #4]
   2de1c:	mov	r3, r2
   2de20:	mov	r2, #0
   2de24:	bl	2dd18 <__assert_fail@plt+0x1ca2c>
   2de28:	ldr	r4, [sp]
   2de2c:	add	sp, sp, #4
   2de30:	pop	{pc}		; (ldr pc, [sp], #4)
   2de34:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2de38:	strd	r6, [sp, #8]
   2de3c:	str	r8, [sp, #16]
   2de40:	str	lr, [sp, #20]
   2de44:	movw	r3, #16708	; 0x4144
   2de48:	movt	r3, #4
   2de4c:	ldr	r7, [r3]
   2de50:	ldr	r3, [r3, #4]
   2de54:	cmp	r3, #1
   2de58:	ble	2de84 <__assert_fail@plt+0x1cb98>
   2de5c:	mov	r4, #1
   2de60:	add	r6, r7, #4
   2de64:	movw	r5, #16708	; 0x4144
   2de68:	movt	r5, #4
   2de6c:	ldr	r0, [r6, r4, lsl #3]
   2de70:	bl	2b318 <__assert_fail@plt+0x1a02c>
   2de74:	add	r4, r4, #1
   2de78:	ldr	r3, [r5, #4]
   2de7c:	cmp	r3, r4
   2de80:	bgt	2de6c <__assert_fail@plt+0x1cb80>
   2de84:	ldr	r0, [r7, #4]
   2de88:	movw	r3, #16860	; 0x41dc
   2de8c:	movt	r3, #4
   2de90:	cmp	r0, r3
   2de94:	beq	2deb8 <__assert_fail@plt+0x1cbcc>
   2de98:	bl	2b318 <__assert_fail@plt+0x1a02c>
   2de9c:	movw	r3, #16708	; 0x4144
   2dea0:	movt	r3, #4
   2dea4:	mov	r2, #256	; 0x100
   2dea8:	str	r2, [r3, #8]
   2deac:	movw	r2, #16860	; 0x41dc
   2deb0:	movt	r2, #4
   2deb4:	str	r2, [r3, #12]
   2deb8:	ldr	r3, [pc, #64]	; 2df00 <__assert_fail@plt+0x1cc14>
   2debc:	cmp	r7, r3
   2dec0:	beq	2dedc <__assert_fail@plt+0x1cbf0>
   2dec4:	mov	r0, r7
   2dec8:	bl	2b318 <__assert_fail@plt+0x1a02c>
   2decc:	movw	r3, #16708	; 0x4144
   2ded0:	movt	r3, #4
   2ded4:	add	r2, r3, #8
   2ded8:	str	r2, [r3]
   2dedc:	movw	r3, #16708	; 0x4144
   2dee0:	movt	r3, #4
   2dee4:	mov	r2, #1
   2dee8:	str	r2, [r3, #4]
   2deec:	ldrd	r4, [sp]
   2def0:	ldrd	r6, [sp, #8]
   2def4:	ldr	r8, [sp, #16]
   2def8:	add	sp, sp, #20
   2defc:	pop	{pc}		; (ldr pc, [sp], #4)
   2df00:	andeq	r4, r4, ip, asr #2
   2df04:	str	r4, [sp, #-8]!
   2df08:	str	lr, [sp, #4]
   2df0c:	ldr	r3, [pc, #16]	; 2df24 <__assert_fail@plt+0x1cc38>
   2df10:	mvn	r2, #0
   2df14:	bl	2d968 <__assert_fail@plt+0x1c67c>
   2df18:	ldr	r4, [sp]
   2df1c:	add	sp, sp, #4
   2df20:	pop	{pc}		; (ldr pc, [sp], #4)
   2df24:	ldrdeq	r4, [r4], -ip
   2df28:	str	r4, [sp, #-8]!
   2df2c:	str	lr, [sp, #4]
   2df30:	ldr	r3, [pc, #12]	; 2df44 <__assert_fail@plt+0x1cc58>
   2df34:	bl	2d968 <__assert_fail@plt+0x1c67c>
   2df38:	ldr	r4, [sp]
   2df3c:	add	sp, sp, #4
   2df40:	pop	{pc}		; (ldr pc, [sp], #4)
   2df44:	ldrdeq	r4, [r4], -ip
   2df48:	str	r4, [sp, #-8]!
   2df4c:	str	lr, [sp, #4]
   2df50:	mov	r1, r0
   2df54:	mov	r0, #0
   2df58:	bl	2df04 <__assert_fail@plt+0x1cc18>
   2df5c:	ldr	r4, [sp]
   2df60:	add	sp, sp, #4
   2df64:	pop	{pc}		; (ldr pc, [sp], #4)
   2df68:	str	r4, [sp, #-8]!
   2df6c:	str	lr, [sp, #4]
   2df70:	mov	r2, r1
   2df74:	mov	r1, r0
   2df78:	mov	r0, #0
   2df7c:	bl	2df28 <__assert_fail@plt+0x1cc3c>
   2df80:	ldr	r4, [sp]
   2df84:	add	sp, sp, #4
   2df88:	pop	{pc}		; (ldr pc, [sp], #4)
   2df8c:	strd	r4, [sp, #-12]!
   2df90:	str	lr, [sp, #8]
   2df94:	sub	sp, sp, #52	; 0x34
   2df98:	mov	r4, r0
   2df9c:	mov	r5, r2
   2dfa0:	mov	r0, sp
   2dfa4:	bl	2c0dc <__assert_fail@plt+0x1adf0>
   2dfa8:	mov	r3, sp
   2dfac:	mvn	r2, #0
   2dfb0:	mov	r1, r5
   2dfb4:	mov	r0, r4
   2dfb8:	bl	2d968 <__assert_fail@plt+0x1c67c>
   2dfbc:	add	sp, sp, #52	; 0x34
   2dfc0:	ldrd	r4, [sp]
   2dfc4:	add	sp, sp, #8
   2dfc8:	pop	{pc}		; (ldr pc, [sp], #4)
   2dfcc:	strd	r4, [sp, #-16]!
   2dfd0:	str	r6, [sp, #8]
   2dfd4:	str	lr, [sp, #12]
   2dfd8:	sub	sp, sp, #48	; 0x30
   2dfdc:	mov	r4, r0
   2dfe0:	mov	r5, r2
   2dfe4:	mov	r6, r3
   2dfe8:	mov	r0, sp
   2dfec:	bl	2c0dc <__assert_fail@plt+0x1adf0>
   2dff0:	mov	r3, sp
   2dff4:	mov	r2, r6
   2dff8:	mov	r1, r5
   2dffc:	mov	r0, r4
   2e000:	bl	2d968 <__assert_fail@plt+0x1c67c>
   2e004:	add	sp, sp, #48	; 0x30
   2e008:	ldrd	r4, [sp]
   2e00c:	ldr	r6, [sp, #8]
   2e010:	add	sp, sp, #12
   2e014:	pop	{pc}		; (ldr pc, [sp], #4)
   2e018:	str	r4, [sp, #-8]!
   2e01c:	str	lr, [sp, #4]
   2e020:	mov	r2, r1
   2e024:	mov	r1, r0
   2e028:	mov	r0, #0
   2e02c:	bl	2df8c <__assert_fail@plt+0x1cca0>
   2e030:	ldr	r4, [sp]
   2e034:	add	sp, sp, #4
   2e038:	pop	{pc}		; (ldr pc, [sp], #4)
   2e03c:	str	r4, [sp, #-8]!
   2e040:	str	lr, [sp, #4]
   2e044:	mov	r3, r2
   2e048:	mov	r2, r1
   2e04c:	mov	r1, r0
   2e050:	mov	r0, #0
   2e054:	bl	2dfcc <__assert_fail@plt+0x1cce0>
   2e058:	ldr	r4, [sp]
   2e05c:	add	sp, sp, #4
   2e060:	pop	{pc}		; (ldr pc, [sp], #4)
   2e064:	strd	r4, [sp, #-12]!
   2e068:	str	lr, [sp, #8]
   2e06c:	sub	sp, sp, #52	; 0x34
   2e070:	mov	r4, r0
   2e074:	mov	r5, r1
   2e078:	mov	r1, r2
   2e07c:	ldr	r0, [pc, #92]	; 2e0e0 <__assert_fail@plt+0x1cdf4>
   2e080:	ldrd	r2, [r0]
   2e084:	strd	r2, [sp]
   2e088:	ldrd	r2, [r0, #8]
   2e08c:	strd	r2, [sp, #8]
   2e090:	ldrd	r2, [r0, #16]
   2e094:	strd	r2, [sp, #16]
   2e098:	ldrd	r2, [r0, #24]
   2e09c:	strd	r2, [sp, #24]
   2e0a0:	ldrd	r2, [r0, #32]
   2e0a4:	strd	r2, [sp, #32]
   2e0a8:	ldrd	r2, [r0, #40]	; 0x28
   2e0ac:	strd	r2, [sp, #40]	; 0x28
   2e0b0:	mov	r2, #1
   2e0b4:	mov	r0, sp
   2e0b8:	bl	2dbdc <__assert_fail@plt+0x1c8f0>
   2e0bc:	mov	r3, sp
   2e0c0:	mov	r2, r5
   2e0c4:	mov	r1, r4
   2e0c8:	mov	r0, #0
   2e0cc:	bl	2d968 <__assert_fail@plt+0x1c67c>
   2e0d0:	add	sp, sp, #52	; 0x34
   2e0d4:	ldrd	r4, [sp]
   2e0d8:	add	sp, sp, #8
   2e0dc:	pop	{pc}		; (ldr pc, [sp], #4)
   2e0e0:	ldrdeq	r4, [r4], -ip
   2e0e4:	str	r4, [sp, #-8]!
   2e0e8:	str	lr, [sp, #4]
   2e0ec:	mov	r2, r1
   2e0f0:	mvn	r1, #0
   2e0f4:	bl	2e064 <__assert_fail@plt+0x1cd78>
   2e0f8:	ldr	r4, [sp]
   2e0fc:	add	sp, sp, #4
   2e100:	pop	{pc}		; (ldr pc, [sp], #4)
   2e104:	str	r4, [sp, #-8]!
   2e108:	str	lr, [sp, #4]
   2e10c:	mov	r1, #58	; 0x3a
   2e110:	bl	2e0e4 <__assert_fail@plt+0x1cdf8>
   2e114:	ldr	r4, [sp]
   2e118:	add	sp, sp, #4
   2e11c:	pop	{pc}		; (ldr pc, [sp], #4)
   2e120:	str	r4, [sp, #-8]!
   2e124:	str	lr, [sp, #4]
   2e128:	mov	r2, #58	; 0x3a
   2e12c:	bl	2e064 <__assert_fail@plt+0x1cd78>
   2e130:	ldr	r4, [sp]
   2e134:	add	sp, sp, #4
   2e138:	pop	{pc}		; (ldr pc, [sp], #4)
   2e13c:	strd	r4, [sp, #-12]!
   2e140:	str	lr, [sp, #8]
   2e144:	sub	sp, sp, #100	; 0x64
   2e148:	mov	r4, r0
   2e14c:	mov	r5, r2
   2e150:	mov	r0, sp
   2e154:	bl	2c0dc <__assert_fail@plt+0x1adf0>
   2e158:	ldrd	r2, [sp]
   2e15c:	strd	r2, [sp, #48]	; 0x30
   2e160:	ldrd	r2, [sp, #8]
   2e164:	strd	r2, [sp, #56]	; 0x38
   2e168:	ldrd	r2, [sp, #16]
   2e16c:	strd	r2, [sp, #64]	; 0x40
   2e170:	ldrd	r2, [sp, #24]
   2e174:	strd	r2, [sp, #72]	; 0x48
   2e178:	ldrd	r2, [sp, #32]
   2e17c:	strd	r2, [sp, #80]	; 0x50
   2e180:	ldrd	r2, [sp, #40]	; 0x28
   2e184:	strd	r2, [sp, #88]	; 0x58
   2e188:	mov	r2, #1
   2e18c:	mov	r1, #58	; 0x3a
   2e190:	add	r0, sp, #48	; 0x30
   2e194:	bl	2dbdc <__assert_fail@plt+0x1c8f0>
   2e198:	add	r3, sp, #48	; 0x30
   2e19c:	mvn	r2, #0
   2e1a0:	mov	r1, r5
   2e1a4:	mov	r0, r4
   2e1a8:	bl	2d968 <__assert_fail@plt+0x1c67c>
   2e1ac:	add	sp, sp, #100	; 0x64
   2e1b0:	ldrd	r4, [sp]
   2e1b4:	add	sp, sp, #8
   2e1b8:	pop	{pc}		; (ldr pc, [sp], #4)
   2e1bc:	strd	r4, [sp, #-20]!	; 0xffffffec
   2e1c0:	strd	r6, [sp, #8]
   2e1c4:	str	lr, [sp, #16]
   2e1c8:	sub	sp, sp, #52	; 0x34
   2e1cc:	mov	r4, r0
   2e1d0:	mov	r5, r3
   2e1d4:	ldr	r3, [pc, #92]	; 2e238 <__assert_fail@plt+0x1cf4c>
   2e1d8:	ldrd	r6, [r3]
   2e1dc:	strd	r6, [sp]
   2e1e0:	ldrd	r6, [r3, #8]
   2e1e4:	strd	r6, [sp, #8]
   2e1e8:	ldrd	r6, [r3, #16]
   2e1ec:	strd	r6, [sp, #16]
   2e1f0:	ldrd	r6, [r3, #24]
   2e1f4:	strd	r6, [sp, #24]
   2e1f8:	ldrd	r6, [r3, #32]
   2e1fc:	strd	r6, [sp, #32]
   2e200:	ldrd	r6, [r3, #40]	; 0x28
   2e204:	strd	r6, [sp, #40]	; 0x28
   2e208:	mov	r0, sp
   2e20c:	bl	2dc38 <__assert_fail@plt+0x1c94c>
   2e210:	mov	r3, sp
   2e214:	ldr	r2, [sp, #72]	; 0x48
   2e218:	mov	r1, r5
   2e21c:	mov	r0, r4
   2e220:	bl	2d968 <__assert_fail@plt+0x1c67c>
   2e224:	add	sp, sp, #52	; 0x34
   2e228:	ldrd	r4, [sp]
   2e22c:	ldrd	r6, [sp, #8]
   2e230:	add	sp, sp, #16
   2e234:	pop	{pc}		; (ldr pc, [sp], #4)
   2e238:	ldrdeq	r4, [r4], -ip
   2e23c:	push	{lr}		; (str lr, [sp, #-4]!)
   2e240:	sub	sp, sp, #12
   2e244:	mvn	ip, #0
   2e248:	str	ip, [sp]
   2e24c:	bl	2e1bc <__assert_fail@plt+0x1ced0>
   2e250:	add	sp, sp, #12
   2e254:	pop	{pc}		; (ldr pc, [sp], #4)
   2e258:	str	r4, [sp, #-8]!
   2e25c:	str	lr, [sp, #4]
   2e260:	mov	r3, r2
   2e264:	mov	r2, r1
   2e268:	mov	r1, r0
   2e26c:	mov	r0, #0
   2e270:	bl	2e23c <__assert_fail@plt+0x1cf50>
   2e274:	ldr	r4, [sp]
   2e278:	add	sp, sp, #4
   2e27c:	pop	{pc}		; (ldr pc, [sp], #4)
   2e280:	push	{lr}		; (str lr, [sp, #-4]!)
   2e284:	sub	sp, sp, #12
   2e288:	str	r3, [sp]
   2e28c:	mov	r3, r2
   2e290:	mov	r2, r1
   2e294:	mov	r1, r0
   2e298:	mov	r0, #0
   2e29c:	bl	2e1bc <__assert_fail@plt+0x1ced0>
   2e2a0:	add	sp, sp, #12
   2e2a4:	pop	{pc}		; (ldr pc, [sp], #4)
   2e2a8:	str	r4, [sp, #-8]!
   2e2ac:	str	lr, [sp, #4]
   2e2b0:	ldr	r3, [pc, #12]	; 2e2c4 <__assert_fail@plt+0x1cfd8>
   2e2b4:	bl	2d968 <__assert_fail@plt+0x1c67c>
   2e2b8:	ldr	r4, [sp]
   2e2bc:	add	sp, sp, #4
   2e2c0:	pop	{pc}		; (ldr pc, [sp], #4)
   2e2c4:	andeq	r4, r4, r4, asr r1
   2e2c8:	str	r4, [sp, #-8]!
   2e2cc:	str	lr, [sp, #4]
   2e2d0:	mov	r2, r1
   2e2d4:	mov	r1, r0
   2e2d8:	mov	r0, #0
   2e2dc:	bl	2e2a8 <__assert_fail@plt+0x1cfbc>
   2e2e0:	ldr	r4, [sp]
   2e2e4:	add	sp, sp, #4
   2e2e8:	pop	{pc}		; (ldr pc, [sp], #4)
   2e2ec:	str	r4, [sp, #-8]!
   2e2f0:	str	lr, [sp, #4]
   2e2f4:	mvn	r2, #0
   2e2f8:	bl	2e2a8 <__assert_fail@plt+0x1cfbc>
   2e2fc:	ldr	r4, [sp]
   2e300:	add	sp, sp, #4
   2e304:	pop	{pc}		; (ldr pc, [sp], #4)
   2e308:	str	r4, [sp, #-8]!
   2e30c:	str	lr, [sp, #4]
   2e310:	mov	r1, r0
   2e314:	mov	r0, #0
   2e318:	bl	2e2ec <__assert_fail@plt+0x1d000>
   2e31c:	ldr	r4, [sp]
   2e320:	add	sp, sp, #4
   2e324:	pop	{pc}		; (ldr pc, [sp], #4)
   2e328:	str	r4, [sp, #-8]!
   2e32c:	str	lr, [sp, #4]
   2e330:	mov	r2, #3
   2e334:	mov	r1, #0
   2e338:	bl	2f748 <__assert_fail@plt+0x1e45c>
   2e33c:	ldr	r4, [sp]
   2e340:	add	sp, sp, #4
   2e344:	pop	{pc}		; (ldr pc, [sp], #4)
   2e348:	strd	r4, [sp, #-16]!
   2e34c:	str	r6, [sp, #8]
   2e350:	str	lr, [sp, #12]
   2e354:	sub	sp, sp, #32
   2e358:	mov	r4, r0
   2e35c:	ldr	r5, [sp, #48]	; 0x30
   2e360:	ldr	r6, [sp, #52]	; 0x34
   2e364:	cmp	r1, #0
   2e368:	beq	2e434 <__assert_fail@plt+0x1d148>
   2e36c:	str	r3, [sp, #4]
   2e370:	str	r2, [sp]
   2e374:	mov	r3, r1
   2e378:	movw	r2, #14176	; 0x3760
   2e37c:	movt	r2, #3
   2e380:	mov	r1, #1
   2e384:	bl	11214 <__fprintf_chk@plt>
   2e388:	mov	r2, #5
   2e38c:	movw	r1, #14196	; 0x3774
   2e390:	movt	r1, #3
   2e394:	mov	r0, #0
   2e398:	bl	110a0 <dcgettext@plt>
   2e39c:	movw	r3, #2022	; 0x7e6
   2e3a0:	str	r3, [sp]
   2e3a4:	mov	r3, r0
   2e3a8:	movw	r2, #14924	; 0x3a4c
   2e3ac:	movt	r2, #3
   2e3b0:	mov	r1, #1
   2e3b4:	mov	r0, r4
   2e3b8:	bl	11214 <__fprintf_chk@plt>
   2e3bc:	mov	r1, r4
   2e3c0:	mov	r0, #10
   2e3c4:	bl	11094 <fputc_unlocked@plt>
   2e3c8:	mov	r2, #5
   2e3cc:	movw	r1, #14200	; 0x3778
   2e3d0:	movt	r1, #3
   2e3d4:	mov	r0, #0
   2e3d8:	bl	110a0 <dcgettext@plt>
   2e3dc:	movw	r3, #14372	; 0x3824
   2e3e0:	movt	r3, #3
   2e3e4:	mov	r2, r0
   2e3e8:	mov	r1, #1
   2e3ec:	mov	r0, r4
   2e3f0:	bl	11214 <__fprintf_chk@plt>
   2e3f4:	mov	r1, r4
   2e3f8:	mov	r0, #10
   2e3fc:	bl	11094 <fputc_unlocked@plt>
   2e400:	cmp	r6, #9
   2e404:	ldrls	pc, [pc, r6, lsl #2]
   2e408:	b	2e70c <__assert_fail@plt+0x1d420>
   2e40c:	andeq	lr, r2, r8, ror r4
   2e410:	andeq	lr, r2, r0, asr r4
   2e414:	andeq	lr, r2, ip, lsl #9
   2e418:	andeq	lr, r2, r0, asr #9
   2e41c:	strdeq	lr, [r2], -ip
   2e420:	andeq	lr, r2, r0, asr #10
   2e424:	andeq	lr, r2, ip, lsl #11
   2e428:	andeq	lr, r2, r0, ror #11
   2e42c:	andeq	lr, r2, ip, lsr r6
   2e430:	andeq	lr, r2, r0, lsr #13
   2e434:	str	r3, [sp]
   2e438:	mov	r3, r2
   2e43c:	movw	r2, #14188	; 0x376c
   2e440:	movt	r2, #3
   2e444:	mov	r1, #1
   2e448:	bl	11214 <__fprintf_chk@plt>
   2e44c:	b	2e388 <__assert_fail@plt+0x1d09c>
   2e450:	mov	r2, #5
   2e454:	movw	r1, #14408	; 0x3848
   2e458:	movt	r1, #3
   2e45c:	mov	r0, #0
   2e460:	bl	110a0 <dcgettext@plt>
   2e464:	ldr	r3, [r5]
   2e468:	mov	r2, r0
   2e46c:	mov	r1, #1
   2e470:	mov	r0, r4
   2e474:	bl	11214 <__fprintf_chk@plt>
   2e478:	add	sp, sp, #32
   2e47c:	ldrd	r4, [sp]
   2e480:	ldr	r6, [sp, #8]
   2e484:	add	sp, sp, #12
   2e488:	pop	{pc}		; (ldr pc, [sp], #4)
   2e48c:	mov	r2, #5
   2e490:	movw	r1, #14424	; 0x3858
   2e494:	movt	r1, #3
   2e498:	mov	r0, #0
   2e49c:	bl	110a0 <dcgettext@plt>
   2e4a0:	ldr	r3, [r5, #4]
   2e4a4:	str	r3, [sp]
   2e4a8:	ldr	r3, [r5]
   2e4ac:	mov	r2, r0
   2e4b0:	mov	r1, #1
   2e4b4:	mov	r0, r4
   2e4b8:	bl	11214 <__fprintf_chk@plt>
   2e4bc:	b	2e478 <__assert_fail@plt+0x1d18c>
   2e4c0:	mov	r2, #5
   2e4c4:	movw	r1, #14448	; 0x3870
   2e4c8:	movt	r1, #3
   2e4cc:	mov	r0, #0
   2e4d0:	bl	110a0 <dcgettext@plt>
   2e4d4:	ldr	r3, [r5, #8]
   2e4d8:	str	r3, [sp, #4]
   2e4dc:	ldr	r3, [r5, #4]
   2e4e0:	str	r3, [sp]
   2e4e4:	ldr	r3, [r5]
   2e4e8:	mov	r2, r0
   2e4ec:	mov	r1, #1
   2e4f0:	mov	r0, r4
   2e4f4:	bl	11214 <__fprintf_chk@plt>
   2e4f8:	b	2e478 <__assert_fail@plt+0x1d18c>
   2e4fc:	mov	r2, #5
   2e500:	movw	r1, #14476	; 0x388c
   2e504:	movt	r1, #3
   2e508:	mov	r0, #0
   2e50c:	bl	110a0 <dcgettext@plt>
   2e510:	ldr	r3, [r5, #12]
   2e514:	str	r3, [sp, #8]
   2e518:	ldr	r3, [r5, #8]
   2e51c:	str	r3, [sp, #4]
   2e520:	ldr	r3, [r5, #4]
   2e524:	str	r3, [sp]
   2e528:	ldr	r3, [r5]
   2e52c:	mov	r2, r0
   2e530:	mov	r1, #1
   2e534:	mov	r0, r4
   2e538:	bl	11214 <__fprintf_chk@plt>
   2e53c:	b	2e478 <__assert_fail@plt+0x1d18c>
   2e540:	mov	r2, #5
   2e544:	movw	r1, #14508	; 0x38ac
   2e548:	movt	r1, #3
   2e54c:	mov	r0, #0
   2e550:	bl	110a0 <dcgettext@plt>
   2e554:	ldr	r3, [r5, #16]
   2e558:	str	r3, [sp, #12]
   2e55c:	ldr	r3, [r5, #12]
   2e560:	str	r3, [sp, #8]
   2e564:	ldr	r3, [r5, #8]
   2e568:	str	r3, [sp, #4]
   2e56c:	ldr	r3, [r5, #4]
   2e570:	str	r3, [sp]
   2e574:	ldr	r3, [r5]
   2e578:	mov	r2, r0
   2e57c:	mov	r1, #1
   2e580:	mov	r0, r4
   2e584:	bl	11214 <__fprintf_chk@plt>
   2e588:	b	2e478 <__assert_fail@plt+0x1d18c>
   2e58c:	mov	r2, #5
   2e590:	movw	r1, #14544	; 0x38d0
   2e594:	movt	r1, #3
   2e598:	mov	r0, #0
   2e59c:	bl	110a0 <dcgettext@plt>
   2e5a0:	ldr	r3, [r5, #20]
   2e5a4:	str	r3, [sp, #16]
   2e5a8:	ldr	r3, [r5, #16]
   2e5ac:	str	r3, [sp, #12]
   2e5b0:	ldr	r3, [r5, #12]
   2e5b4:	str	r3, [sp, #8]
   2e5b8:	ldr	r3, [r5, #8]
   2e5bc:	str	r3, [sp, #4]
   2e5c0:	ldr	r3, [r5, #4]
   2e5c4:	str	r3, [sp]
   2e5c8:	ldr	r3, [r5]
   2e5cc:	mov	r2, r0
   2e5d0:	mov	r1, #1
   2e5d4:	mov	r0, r4
   2e5d8:	bl	11214 <__fprintf_chk@plt>
   2e5dc:	b	2e478 <__assert_fail@plt+0x1d18c>
   2e5e0:	mov	r2, #5
   2e5e4:	movw	r1, #14584	; 0x38f8
   2e5e8:	movt	r1, #3
   2e5ec:	mov	r0, #0
   2e5f0:	bl	110a0 <dcgettext@plt>
   2e5f4:	ldr	r3, [r5, #24]
   2e5f8:	str	r3, [sp, #20]
   2e5fc:	ldr	r3, [r5, #20]
   2e600:	str	r3, [sp, #16]
   2e604:	ldr	r3, [r5, #16]
   2e608:	str	r3, [sp, #12]
   2e60c:	ldr	r3, [r5, #12]
   2e610:	str	r3, [sp, #8]
   2e614:	ldr	r3, [r5, #8]
   2e618:	str	r3, [sp, #4]
   2e61c:	ldr	r3, [r5, #4]
   2e620:	str	r3, [sp]
   2e624:	ldr	r3, [r5]
   2e628:	mov	r2, r0
   2e62c:	mov	r1, #1
   2e630:	mov	r0, r4
   2e634:	bl	11214 <__fprintf_chk@plt>
   2e638:	b	2e478 <__assert_fail@plt+0x1d18c>
   2e63c:	mov	r2, #5
   2e640:	movw	r1, #14628	; 0x3924
   2e644:	movt	r1, #3
   2e648:	mov	r0, #0
   2e64c:	bl	110a0 <dcgettext@plt>
   2e650:	ldr	r3, [r5, #28]
   2e654:	str	r3, [sp, #24]
   2e658:	ldr	r3, [r5, #24]
   2e65c:	str	r3, [sp, #20]
   2e660:	ldr	r3, [r5, #20]
   2e664:	str	r3, [sp, #16]
   2e668:	ldr	r3, [r5, #16]
   2e66c:	str	r3, [sp, #12]
   2e670:	ldr	r3, [r5, #12]
   2e674:	str	r3, [sp, #8]
   2e678:	ldr	r3, [r5, #8]
   2e67c:	str	r3, [sp, #4]
   2e680:	ldr	r3, [r5, #4]
   2e684:	str	r3, [sp]
   2e688:	ldr	r3, [r5]
   2e68c:	mov	r2, r0
   2e690:	mov	r1, #1
   2e694:	mov	r0, r4
   2e698:	bl	11214 <__fprintf_chk@plt>
   2e69c:	b	2e478 <__assert_fail@plt+0x1d18c>
   2e6a0:	mov	r2, #5
   2e6a4:	movw	r1, #14676	; 0x3954
   2e6a8:	movt	r1, #3
   2e6ac:	mov	r0, #0
   2e6b0:	bl	110a0 <dcgettext@plt>
   2e6b4:	ldr	r3, [r5, #32]
   2e6b8:	str	r3, [sp, #28]
   2e6bc:	ldr	r3, [r5, #28]
   2e6c0:	str	r3, [sp, #24]
   2e6c4:	ldr	r3, [r5, #24]
   2e6c8:	str	r3, [sp, #20]
   2e6cc:	ldr	r3, [r5, #20]
   2e6d0:	str	r3, [sp, #16]
   2e6d4:	ldr	r3, [r5, #16]
   2e6d8:	str	r3, [sp, #12]
   2e6dc:	ldr	r3, [r5, #12]
   2e6e0:	str	r3, [sp, #8]
   2e6e4:	ldr	r3, [r5, #8]
   2e6e8:	str	r3, [sp, #4]
   2e6ec:	ldr	r3, [r5, #4]
   2e6f0:	str	r3, [sp]
   2e6f4:	ldr	r3, [r5]
   2e6f8:	mov	r2, r0
   2e6fc:	mov	r1, #1
   2e700:	mov	r0, r4
   2e704:	bl	11214 <__fprintf_chk@plt>
   2e708:	b	2e478 <__assert_fail@plt+0x1d18c>
   2e70c:	mov	r2, #5
   2e710:	movw	r1, #14728	; 0x3988
   2e714:	movt	r1, #3
   2e718:	mov	r0, #0
   2e71c:	bl	110a0 <dcgettext@plt>
   2e720:	ldr	r3, [r5, #32]
   2e724:	str	r3, [sp, #28]
   2e728:	ldr	r3, [r5, #28]
   2e72c:	str	r3, [sp, #24]
   2e730:	ldr	r3, [r5, #24]
   2e734:	str	r3, [sp, #20]
   2e738:	ldr	r3, [r5, #20]
   2e73c:	str	r3, [sp, #16]
   2e740:	ldr	r3, [r5, #16]
   2e744:	str	r3, [sp, #12]
   2e748:	ldr	r3, [r5, #12]
   2e74c:	str	r3, [sp, #8]
   2e750:	ldr	r3, [r5, #8]
   2e754:	str	r3, [sp, #4]
   2e758:	ldr	r3, [r5, #4]
   2e75c:	str	r3, [sp]
   2e760:	ldr	r3, [r5]
   2e764:	mov	r2, r0
   2e768:	mov	r1, #1
   2e76c:	mov	r0, r4
   2e770:	bl	11214 <__fprintf_chk@plt>
   2e774:	b	2e478 <__assert_fail@plt+0x1d18c>
   2e778:	strd	r4, [sp, #-12]!
   2e77c:	str	lr, [sp, #8]
   2e780:	sub	sp, sp, #12
   2e784:	ldr	r5, [sp, #24]
   2e788:	ldr	ip, [r5]
   2e78c:	cmp	ip, #0
   2e790:	beq	2e7c8 <__assert_fail@plt+0x1d4dc>
   2e794:	mov	lr, r5
   2e798:	mov	ip, #0
   2e79c:	add	ip, ip, #1
   2e7a0:	ldr	r4, [lr, #4]!
   2e7a4:	cmp	r4, #0
   2e7a8:	bne	2e79c <__assert_fail@plt+0x1d4b0>
   2e7ac:	str	ip, [sp, #4]
   2e7b0:	str	r5, [sp]
   2e7b4:	bl	2e348 <__assert_fail@plt+0x1d05c>
   2e7b8:	add	sp, sp, #12
   2e7bc:	ldrd	r4, [sp]
   2e7c0:	add	sp, sp, #8
   2e7c4:	pop	{pc}		; (ldr pc, [sp], #4)
   2e7c8:	mov	ip, #0
   2e7cc:	b	2e7ac <__assert_fail@plt+0x1d4c0>
   2e7d0:	strd	r4, [sp, #-12]!
   2e7d4:	str	lr, [sp, #8]
   2e7d8:	sub	sp, sp, #52	; 0x34
   2e7dc:	ldr	r5, [sp, #64]	; 0x40
   2e7e0:	add	r4, sp, #8
   2e7e4:	mov	ip, #0
   2e7e8:	ldr	lr, [r5], #4
   2e7ec:	str	lr, [r4], #4
   2e7f0:	cmp	lr, #0
   2e7f4:	beq	2e804 <__assert_fail@plt+0x1d518>
   2e7f8:	add	ip, ip, #1
   2e7fc:	cmp	ip, #10
   2e800:	bne	2e7e8 <__assert_fail@plt+0x1d4fc>
   2e804:	str	ip, [sp, #4]
   2e808:	add	ip, sp, #8
   2e80c:	str	ip, [sp]
   2e810:	bl	2e348 <__assert_fail@plt+0x1d05c>
   2e814:	add	sp, sp, #52	; 0x34
   2e818:	ldrd	r4, [sp]
   2e81c:	add	sp, sp, #8
   2e820:	pop	{pc}		; (ldr pc, [sp], #4)
   2e824:	push	{r3}		; (str r3, [sp, #-4]!)
   2e828:	push	{lr}		; (str lr, [sp, #-4]!)
   2e82c:	sub	sp, sp, #16
   2e830:	add	r3, sp, #24
   2e834:	str	r3, [sp, #12]
   2e838:	str	r3, [sp]
   2e83c:	ldr	r3, [sp, #20]
   2e840:	bl	2e7d0 <__assert_fail@plt+0x1d4e4>
   2e844:	add	sp, sp, #16
   2e848:	pop	{lr}		; (ldr lr, [sp], #4)
   2e84c:	add	sp, sp, #4
   2e850:	bx	lr
   2e854:	str	r4, [sp, #-8]!
   2e858:	str	lr, [sp, #4]
   2e85c:	movw	r3, #16804	; 0x41a4
   2e860:	movt	r3, #4
   2e864:	ldr	r1, [r3]
   2e868:	mov	r0, #10
   2e86c:	bl	11094 <fputc_unlocked@plt>
   2e870:	mov	r2, #5
   2e874:	movw	r1, #14788	; 0x39c4
   2e878:	movt	r1, #3
   2e87c:	mov	r0, #0
   2e880:	bl	110a0 <dcgettext@plt>
   2e884:	movw	r2, #14808	; 0x39d8
   2e888:	movt	r2, #3
   2e88c:	mov	r1, r0
   2e890:	mov	r0, #1
   2e894:	bl	111fc <__printf_chk@plt>
   2e898:	mov	r2, #5
   2e89c:	movw	r1, #14832	; 0x39f0
   2e8a0:	movt	r1, #3
   2e8a4:	mov	r0, #0
   2e8a8:	bl	110a0 <dcgettext@plt>
   2e8ac:	movw	r3, #3160	; 0xc58
   2e8b0:	movt	r3, #3
   2e8b4:	movw	r2, #3200	; 0xc80
   2e8b8:	movt	r2, #3
   2e8bc:	mov	r1, r0
   2e8c0:	mov	r0, #1
   2e8c4:	bl	111fc <__printf_chk@plt>
   2e8c8:	mov	r2, #5
   2e8cc:	movw	r1, #14852	; 0x3a04
   2e8d0:	movt	r1, #3
   2e8d4:	mov	r0, #0
   2e8d8:	bl	110a0 <dcgettext@plt>
   2e8dc:	movw	r2, #14892	; 0x3a2c
   2e8e0:	movt	r2, #3
   2e8e4:	mov	r1, r0
   2e8e8:	mov	r0, #1
   2e8ec:	bl	111fc <__printf_chk@plt>
   2e8f0:	ldr	r4, [sp]
   2e8f4:	add	sp, sp, #4
   2e8f8:	pop	{pc}		; (ldr pc, [sp], #4)
   2e8fc:	str	r4, [sp, #-8]!
   2e900:	str	lr, [sp, #4]
   2e904:	bl	2f624 <__assert_fail@plt+0x1e338>
   2e908:	cmp	r0, #0
   2e90c:	beq	2e91c <__assert_fail@plt+0x1d630>
   2e910:	ldr	r4, [sp]
   2e914:	add	sp, sp, #4
   2e918:	pop	{pc}		; (ldr pc, [sp], #4)
   2e91c:	bl	2ed90 <__assert_fail@plt+0x1daa4>
   2e920:	str	r4, [sp, #-8]!
   2e924:	str	lr, [sp, #4]
   2e928:	bl	2f624 <__assert_fail@plt+0x1e338>
   2e92c:	cmp	r0, #0
   2e930:	beq	2e940 <__assert_fail@plt+0x1d654>
   2e934:	ldr	r4, [sp]
   2e938:	add	sp, sp, #4
   2e93c:	pop	{pc}		; (ldr pc, [sp], #4)
   2e940:	bl	2ed90 <__assert_fail@plt+0x1daa4>
   2e944:	str	r4, [sp, #-8]!
   2e948:	str	lr, [sp, #4]
   2e94c:	bl	2e8fc <__assert_fail@plt+0x1d610>
   2e950:	ldr	r4, [sp]
   2e954:	add	sp, sp, #4
   2e958:	pop	{pc}		; (ldr pc, [sp], #4)
   2e95c:	strd	r4, [sp, #-16]!
   2e960:	str	r6, [sp, #8]
   2e964:	str	lr, [sp, #12]
   2e968:	mov	r5, r0
   2e96c:	mov	r4, r1
   2e970:	bl	2f660 <__assert_fail@plt+0x1e374>
   2e974:	cmp	r0, #0
   2e978:	beq	2e98c <__assert_fail@plt+0x1d6a0>
   2e97c:	ldrd	r4, [sp]
   2e980:	ldr	r6, [sp, #8]
   2e984:	add	sp, sp, #12
   2e988:	pop	{pc}		; (ldr pc, [sp], #4)
   2e98c:	adds	r4, r4, #0
   2e990:	movne	r4, #1
   2e994:	cmp	r5, #0
   2e998:	moveq	r4, #1
   2e99c:	cmp	r4, #0
   2e9a0:	beq	2e97c <__assert_fail@plt+0x1d690>
   2e9a4:	bl	2ed90 <__assert_fail@plt+0x1daa4>
   2e9a8:	str	r4, [sp, #-8]!
   2e9ac:	str	lr, [sp, #4]
   2e9b0:	cmp	r1, #0
   2e9b4:	orreq	r1, r1, #1
   2e9b8:	bl	2f660 <__assert_fail@plt+0x1e374>
   2e9bc:	cmp	r0, #0
   2e9c0:	beq	2e9d0 <__assert_fail@plt+0x1d6e4>
   2e9c4:	ldr	r4, [sp]
   2e9c8:	add	sp, sp, #4
   2e9cc:	pop	{pc}		; (ldr pc, [sp], #4)
   2e9d0:	bl	2ed90 <__assert_fail@plt+0x1daa4>
   2e9d4:	strd	r4, [sp, #-16]!
   2e9d8:	str	r6, [sp, #8]
   2e9dc:	str	lr, [sp, #12]
   2e9e0:	mov	r4, r0
   2e9e4:	mov	r6, r1
   2e9e8:	mov	r5, r2
   2e9ec:	bl	2fa68 <__assert_fail@plt+0x1e77c>
   2e9f0:	cmp	r0, #0
   2e9f4:	beq	2ea08 <__assert_fail@plt+0x1d71c>
   2e9f8:	ldrd	r4, [sp]
   2e9fc:	ldr	r6, [sp, #8]
   2ea00:	add	sp, sp, #12
   2ea04:	pop	{pc}		; (ldr pc, [sp], #4)
   2ea08:	cmp	r4, #0
   2ea0c:	beq	2ea1c <__assert_fail@plt+0x1d730>
   2ea10:	cmp	r6, #0
   2ea14:	cmpne	r5, #0
   2ea18:	beq	2e9f8 <__assert_fail@plt+0x1d70c>
   2ea1c:	bl	2ed90 <__assert_fail@plt+0x1daa4>
   2ea20:	str	r4, [sp, #-8]!
   2ea24:	str	lr, [sp, #4]
   2ea28:	bl	2e9d4 <__assert_fail@plt+0x1d6e8>
   2ea2c:	ldr	r4, [sp]
   2ea30:	add	sp, sp, #4
   2ea34:	pop	{pc}		; (ldr pc, [sp], #4)
   2ea38:	str	r4, [sp, #-8]!
   2ea3c:	str	lr, [sp, #4]
   2ea40:	mov	ip, r1
   2ea44:	mov	r3, r2
   2ea48:	cmp	r2, #0
   2ea4c:	cmpne	r1, #0
   2ea50:	moveq	r3, #1
   2ea54:	moveq	ip, r3
   2ea58:	mov	r2, r3
   2ea5c:	mov	r1, ip
   2ea60:	bl	2fa68 <__assert_fail@plt+0x1e77c>
   2ea64:	cmp	r0, #0
   2ea68:	beq	2ea78 <__assert_fail@plt+0x1d78c>
   2ea6c:	ldr	r4, [sp]
   2ea70:	add	sp, sp, #4
   2ea74:	pop	{pc}		; (ldr pc, [sp], #4)
   2ea78:	bl	2ed90 <__assert_fail@plt+0x1daa4>
   2ea7c:	str	r4, [sp, #-8]!
   2ea80:	str	lr, [sp, #4]
   2ea84:	mov	r2, r1
   2ea88:	mov	r1, r0
   2ea8c:	mov	r0, #0
   2ea90:	bl	2e9d4 <__assert_fail@plt+0x1d6e8>
   2ea94:	ldr	r4, [sp]
   2ea98:	add	sp, sp, #4
   2ea9c:	pop	{pc}		; (ldr pc, [sp], #4)
   2eaa0:	str	r4, [sp, #-8]!
   2eaa4:	str	lr, [sp, #4]
   2eaa8:	mov	r2, r1
   2eaac:	mov	r1, r0
   2eab0:	mov	r0, #0
   2eab4:	bl	2ea38 <__assert_fail@plt+0x1d74c>
   2eab8:	ldr	r4, [sp]
   2eabc:	add	sp, sp, #4
   2eac0:	pop	{pc}		; (ldr pc, [sp], #4)
   2eac4:	strd	r4, [sp, #-16]!
   2eac8:	str	r6, [sp, #8]
   2eacc:	str	lr, [sp, #12]
   2ead0:	mov	r5, r1
   2ead4:	ldr	r4, [r1]
   2ead8:	cmp	r0, #0
   2eadc:	beq	2eb0c <__assert_fail@plt+0x1d820>
   2eae0:	lsr	r3, r4, #1
   2eae4:	add	r3, r3, #1
   2eae8:	adds	r4, r4, r3
   2eaec:	bcs	2eb28 <__assert_fail@plt+0x1d83c>
   2eaf0:	mov	r1, r4
   2eaf4:	bl	2e9d4 <__assert_fail@plt+0x1d6e8>
   2eaf8:	str	r4, [r5]
   2eafc:	ldrd	r4, [sp]
   2eb00:	ldr	r6, [sp, #8]
   2eb04:	add	sp, sp, #12
   2eb08:	pop	{pc}		; (ldr pc, [sp], #4)
   2eb0c:	cmp	r4, #0
   2eb10:	bne	2eaf0 <__assert_fail@plt+0x1d804>
   2eb14:	mov	r4, #64	; 0x40
   2eb18:	udiv	r4, r4, r2
   2eb1c:	cmp	r2, #64	; 0x40
   2eb20:	addhi	r4, r4, #1
   2eb24:	b	2eaf0 <__assert_fail@plt+0x1d804>
   2eb28:	bl	2ed90 <__assert_fail@plt+0x1daa4>
   2eb2c:	str	r4, [sp, #-8]!
   2eb30:	str	lr, [sp, #4]
   2eb34:	mov	r2, #1
   2eb38:	bl	2eac4 <__assert_fail@plt+0x1d7d8>
   2eb3c:	ldr	r4, [sp]
   2eb40:	add	sp, sp, #4
   2eb44:	pop	{pc}		; (ldr pc, [sp], #4)
   2eb48:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2eb4c:	strd	r6, [sp, #8]
   2eb50:	str	r8, [sp, #16]
   2eb54:	str	lr, [sp, #20]
   2eb58:	mov	r5, r1
   2eb5c:	ldr	lr, [sp, #24]
   2eb60:	ldr	ip, [r1]
   2eb64:	asr	r4, ip, #1
   2eb68:	adds	r4, ip, r4
   2eb6c:	movvs	r1, #1
   2eb70:	movvc	r1, #0
   2eb74:	cmp	r1, #0
   2eb78:	mvnne	r4, #-2147483648	; 0x80000000
   2eb7c:	mvn	r8, r3
   2eb80:	lsr	r8, r8, #31
   2eb84:	cmp	r3, r4
   2eb88:	movge	r1, #0
   2eb8c:	andlt	r1, r8, #1
   2eb90:	cmp	r1, #0
   2eb94:	movne	r4, r3
   2eb98:	smull	r6, r7, r4, lr
   2eb9c:	asr	r1, r6, #31
   2eba0:	cmp	r1, r7
   2eba4:	bne	2ebbc <__assert_fail@plt+0x1d8d0>
   2eba8:	mov	r1, r6
   2ebac:	cmp	r6, #63	; 0x3f
   2ebb0:	movle	r1, #64	; 0x40
   2ebb4:	ble	2ebc0 <__assert_fail@plt+0x1d8d4>
   2ebb8:	b	2ebcc <__assert_fail@plt+0x1d8e0>
   2ebbc:	mvn	r1, #-2147483648	; 0x80000000
   2ebc0:	sdiv	r4, r1, lr
   2ebc4:	mls	r6, lr, r4, r1
   2ebc8:	sub	r1, r1, r6
   2ebcc:	cmp	r0, #0
   2ebd0:	moveq	r6, #0
   2ebd4:	streq	r6, [r5]
   2ebd8:	sub	r6, r4, ip
   2ebdc:	cmp	r6, r2
   2ebe0:	bge	2ec18 <__assert_fail@plt+0x1d92c>
   2ebe4:	adds	r2, ip, r2
   2ebe8:	mov	r4, r2
   2ebec:	bvs	2ec34 <__assert_fail@plt+0x1d948>
   2ebf0:	cmp	r2, r3
   2ebf4:	movle	r3, #0
   2ebf8:	andgt	r3, r8, #1
   2ebfc:	cmp	r3, #0
   2ec00:	bne	2ec34 <__assert_fail@plt+0x1d948>
   2ec04:	smull	r2, r3, r2, lr
   2ec08:	asr	ip, r2, #31
   2ec0c:	mov	r1, r2
   2ec10:	cmp	ip, r3
   2ec14:	bne	2ec34 <__assert_fail@plt+0x1d948>
   2ec18:	bl	2e95c <__assert_fail@plt+0x1d670>
   2ec1c:	str	r4, [r5]
   2ec20:	ldrd	r4, [sp]
   2ec24:	ldrd	r6, [sp, #8]
   2ec28:	ldr	r8, [sp, #16]
   2ec2c:	add	sp, sp, #20
   2ec30:	pop	{pc}		; (ldr pc, [sp], #4)
   2ec34:	bl	2ed90 <__assert_fail@plt+0x1daa4>
   2ec38:	str	r4, [sp, #-8]!
   2ec3c:	str	lr, [sp, #4]
   2ec40:	bl	2f5b0 <__assert_fail@plt+0x1e2c4>
   2ec44:	cmp	r0, #0
   2ec48:	beq	2ec58 <__assert_fail@plt+0x1d96c>
   2ec4c:	ldr	r4, [sp]
   2ec50:	add	sp, sp, #4
   2ec54:	pop	{pc}		; (ldr pc, [sp], #4)
   2ec58:	bl	2ed90 <__assert_fail@plt+0x1daa4>
   2ec5c:	str	r4, [sp, #-8]!
   2ec60:	str	lr, [sp, #4]
   2ec64:	mov	r1, #1
   2ec68:	bl	2ec38 <__assert_fail@plt+0x1d94c>
   2ec6c:	ldr	r4, [sp]
   2ec70:	add	sp, sp, #4
   2ec74:	pop	{pc}		; (ldr pc, [sp], #4)
   2ec78:	str	r4, [sp, #-8]!
   2ec7c:	str	lr, [sp, #4]
   2ec80:	bl	2f5b0 <__assert_fail@plt+0x1e2c4>
   2ec84:	cmp	r0, #0
   2ec88:	beq	2ec98 <__assert_fail@plt+0x1d9ac>
   2ec8c:	ldr	r4, [sp]
   2ec90:	add	sp, sp, #4
   2ec94:	pop	{pc}		; (ldr pc, [sp], #4)
   2ec98:	bl	2ed90 <__assert_fail@plt+0x1daa4>
   2ec9c:	str	r4, [sp, #-8]!
   2eca0:	str	lr, [sp, #4]
   2eca4:	mov	r1, #1
   2eca8:	bl	2ec78 <__assert_fail@plt+0x1d98c>
   2ecac:	ldr	r4, [sp]
   2ecb0:	add	sp, sp, #4
   2ecb4:	pop	{pc}		; (ldr pc, [sp], #4)
   2ecb8:	strd	r4, [sp, #-16]!
   2ecbc:	str	r6, [sp, #8]
   2ecc0:	str	lr, [sp, #12]
   2ecc4:	mov	r5, r0
   2ecc8:	mov	r4, r1
   2eccc:	mov	r0, r1
   2ecd0:	bl	2e8fc <__assert_fail@plt+0x1d610>
   2ecd4:	mov	r2, r4
   2ecd8:	mov	r1, r5
   2ecdc:	bl	11058 <memcpy@plt>
   2ece0:	ldrd	r4, [sp]
   2ece4:	ldr	r6, [sp, #8]
   2ece8:	add	sp, sp, #12
   2ecec:	pop	{pc}		; (ldr pc, [sp], #4)
   2ecf0:	strd	r4, [sp, #-16]!
   2ecf4:	str	r6, [sp, #8]
   2ecf8:	str	lr, [sp, #12]
   2ecfc:	mov	r5, r0
   2ed00:	mov	r4, r1
   2ed04:	mov	r0, r1
   2ed08:	bl	2e920 <__assert_fail@plt+0x1d634>
   2ed0c:	mov	r2, r4
   2ed10:	mov	r1, r5
   2ed14:	bl	11058 <memcpy@plt>
   2ed18:	ldrd	r4, [sp]
   2ed1c:	ldr	r6, [sp, #8]
   2ed20:	add	sp, sp, #12
   2ed24:	pop	{pc}		; (ldr pc, [sp], #4)
   2ed28:	strd	r4, [sp, #-16]!
   2ed2c:	str	r6, [sp, #8]
   2ed30:	str	lr, [sp, #12]
   2ed34:	mov	r5, r0
   2ed38:	mov	r4, r1
   2ed3c:	add	r0, r1, #1
   2ed40:	bl	2e920 <__assert_fail@plt+0x1d634>
   2ed44:	mov	r2, #0
   2ed48:	strb	r2, [r0, r4]
   2ed4c:	mov	r2, r4
   2ed50:	mov	r1, r5
   2ed54:	bl	11058 <memcpy@plt>
   2ed58:	ldrd	r4, [sp]
   2ed5c:	ldr	r6, [sp, #8]
   2ed60:	add	sp, sp, #12
   2ed64:	pop	{pc}		; (ldr pc, [sp], #4)
   2ed68:	str	r4, [sp, #-8]!
   2ed6c:	str	lr, [sp, #4]
   2ed70:	mov	r4, r0
   2ed74:	bl	111a8 <strlen@plt>
   2ed78:	add	r1, r0, #1
   2ed7c:	mov	r0, r4
   2ed80:	bl	2ecb8 <__assert_fail@plt+0x1d9cc>
   2ed84:	ldr	r4, [sp]
   2ed88:	add	sp, sp, #4
   2ed8c:	pop	{pc}		; (ldr pc, [sp], #4)
   2ed90:	str	r4, [sp, #-8]!
   2ed94:	str	lr, [sp, #4]
   2ed98:	movw	r3, #16704	; 0x4140
   2ed9c:	movt	r3, #4
   2eda0:	ldr	r4, [r3]
   2eda4:	mov	r2, #5
   2eda8:	movw	r1, #14972	; 0x3a7c
   2edac:	movt	r1, #3
   2edb0:	mov	r0, #0
   2edb4:	bl	110a0 <dcgettext@plt>
   2edb8:	mov	r3, r0
   2edbc:	movw	r2, #3444	; 0xd74
   2edc0:	movt	r2, #3
   2edc4:	mov	r1, #0
   2edc8:	mov	r0, r4
   2edcc:	bl	11124 <error@plt>
   2edd0:	bl	112c8 <abort@plt>
   2edd4:	strd	r4, [sp, #-16]!
   2edd8:	str	r6, [sp, #8]
   2eddc:	str	lr, [sp, #12]
   2ede0:	sub	sp, sp, #16
   2ede4:	mov	r6, r0
   2ede8:	mov	r4, r2
   2edec:	mov	r5, r3
   2edf0:	ldr	r3, [sp, #40]	; 0x28
   2edf4:	str	r3, [sp]
   2edf8:	add	r3, sp, #8
   2edfc:	mov	r2, r1
   2ee00:	mov	r1, #0
   2ee04:	bl	2f060 <__assert_fail@plt+0x1dd74>
   2ee08:	cmp	r0, #0
   2ee0c:	bne	2ee84 <__assert_fail@plt+0x1db98>
   2ee10:	ldrd	r0, [sp, #8]
   2ee14:	ldrd	r2, [sp, #32]
   2ee18:	cmp	r1, r3
   2ee1c:	cmpeq	r0, r2
   2ee20:	movhi	r3, #1
   2ee24:	movls	r3, #0
   2ee28:	cmp	r1, r5
   2ee2c:	cmpeq	r0, r4
   2ee30:	orrcc	r3, r3, #1
   2ee34:	cmp	r3, #0
   2ee38:	bne	2ee50 <__assert_fail@plt+0x1db64>
   2ee3c:	add	sp, sp, #16
   2ee40:	ldrd	r4, [sp]
   2ee44:	ldr	r6, [sp, #8]
   2ee48:	add	sp, sp, #12
   2ee4c:	pop	{pc}		; (ldr pc, [sp], #4)
   2ee50:	mvn	r2, #-1073741824	; 0xc0000000
   2ee54:	mov	r3, #0
   2ee58:	cmp	r1, r3
   2ee5c:	cmpeq	r0, r2
   2ee60:	bls	2ee74 <__assert_fail@plt+0x1db88>
   2ee64:	bl	111c0 <__errno_location@plt>
   2ee68:	mov	r3, #75	; 0x4b
   2ee6c:	str	r3, [r0]
   2ee70:	b	2ee94 <__assert_fail@plt+0x1dba8>
   2ee74:	bl	111c0 <__errno_location@plt>
   2ee78:	mov	r3, #34	; 0x22
   2ee7c:	str	r3, [r0]
   2ee80:	b	2ee94 <__assert_fail@plt+0x1dba8>
   2ee84:	cmp	r0, #1
   2ee88:	beq	2eed8 <__assert_fail@plt+0x1dbec>
   2ee8c:	cmp	r0, #3
   2ee90:	beq	2eee8 <__assert_fail@plt+0x1dbfc>
   2ee94:	ldr	r3, [sp, #48]	; 0x30
   2ee98:	cmp	r3, #0
   2ee9c:	moveq	r3, #1
   2eea0:	str	r3, [sp, #48]	; 0x30
   2eea4:	bl	111c0 <__errno_location@plt>
   2eea8:	ldr	r4, [r0]
   2eeac:	cmp	r4, #22
   2eeb0:	moveq	r4, #0
   2eeb4:	mov	r0, r6
   2eeb8:	bl	2e308 <__assert_fail@plt+0x1d01c>
   2eebc:	str	r0, [sp]
   2eec0:	ldr	r3, [sp, #44]	; 0x2c
   2eec4:	movw	r2, #13372	; 0x343c
   2eec8:	movt	r2, #3
   2eecc:	mov	r1, r4
   2eed0:	ldr	r0, [sp, #48]	; 0x30
   2eed4:	bl	11124 <error@plt>
   2eed8:	bl	111c0 <__errno_location@plt>
   2eedc:	mov	r3, #75	; 0x4b
   2eee0:	str	r3, [r0]
   2eee4:	b	2ee94 <__assert_fail@plt+0x1dba8>
   2eee8:	bl	111c0 <__errno_location@plt>
   2eeec:	mov	r3, #0
   2eef0:	str	r3, [r0]
   2eef4:	b	2ee94 <__assert_fail@plt+0x1dba8>
   2eef8:	strd	r4, [sp, #-12]!
   2eefc:	str	lr, [sp, #8]
   2ef00:	sub	sp, sp, #28
   2ef04:	ldr	r1, [sp, #56]	; 0x38
   2ef08:	str	r1, [sp, #16]
   2ef0c:	ldr	r1, [sp, #52]	; 0x34
   2ef10:	str	r1, [sp, #12]
   2ef14:	ldr	r1, [sp, #48]	; 0x30
   2ef18:	str	r1, [sp, #8]
   2ef1c:	ldrd	r4, [sp, #40]	; 0x28
   2ef20:	strd	r4, [sp]
   2ef24:	mov	r1, #10
   2ef28:	bl	2edd4 <__assert_fail@plt+0x1dae8>
   2ef2c:	add	sp, sp, #28
   2ef30:	ldrd	r4, [sp]
   2ef34:	add	sp, sp, #8
   2ef38:	pop	{pc}		; (ldr pc, [sp], #4)
   2ef3c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2ef40:	strd	r6, [sp, #8]
   2ef44:	strd	r8, [sp, #16]
   2ef48:	strd	sl, [sp, #24]
   2ef4c:	str	lr, [sp, #32]
   2ef50:	sub	sp, sp, #12
   2ef54:	str	r0, [sp, #4]
   2ef58:	cmp	r2, #0
   2ef5c:	beq	2f058 <__assert_fail@plt+0x1dd6c>
   2ef60:	sub	ip, r2, #1
   2ef64:	ldrd	r2, [r0]
   2ef68:	mov	r0, #0
   2ef6c:	mov	r8, r1
   2ef70:	asr	r9, r1, #31
   2ef74:	str	r1, [sp]
   2ef78:	b	2efc8 <__assert_fail@plt+0x1dcdc>
   2ef7c:	orrs	r4, r2, r3
   2ef80:	movne	lr, #1
   2ef84:	b	2efd8 <__assert_fail@plt+0x1dcec>
   2ef88:	mov	sl, r3
   2ef8c:	ldr	fp, [sp]
   2ef90:	umull	r6, r7, r1, r2
   2ef94:	mov	r4, r7
   2ef98:	mov	r5, #0
   2ef9c:	umlal	r4, r5, sl, fp
   2efa0:	cmp	r5, #0
   2efa4:	bne	2f00c <__assert_fail@plt+0x1dd20>
   2efa8:	cmp	lr, #0
   2efac:	bne	2f024 <__assert_fail@plt+0x1dd38>
   2efb0:	mov	r2, r6
   2efb4:	mov	r3, r4
   2efb8:	orr	r0, r0, lr
   2efbc:	sub	ip, ip, #1
   2efc0:	cmn	ip, #1
   2efc4:	beq	2f034 <__assert_fail@plt+0x1dd48>
   2efc8:	mov	lr, #0
   2efcc:	cmp	r8, #0
   2efd0:	sbcs	r4, r9, #0
   2efd4:	blt	2ef7c <__assert_fail@plt+0x1dc90>
   2efd8:	cmp	r9, #0
   2efdc:	bne	2eff8 <__assert_fail@plt+0x1dd0c>
   2efe0:	cmp	r3, #0
   2efe4:	bne	2ef88 <__assert_fail@plt+0x1dc9c>
   2efe8:	umull	r2, r3, r1, r2
   2efec:	mov	r6, r2
   2eff0:	mov	r4, r3
   2eff4:	b	2efa8 <__assert_fail@plt+0x1dcbc>
   2eff8:	cmp	r3, #0
   2effc:	bne	2f00c <__assert_fail@plt+0x1dd20>
   2f000:	mov	sl, r9
   2f004:	mov	fp, r2
   2f008:	b	2ef90 <__assert_fail@plt+0x1dca4>
   2f00c:	mul	r4, r1, r3
   2f010:	mla	r4, r2, r9, r4
   2f014:	umull	r6, r7, r1, r2
   2f018:	add	r4, r4, r7
   2f01c:	mov	lr, #1
   2f020:	b	2efa8 <__assert_fail@plt+0x1dcbc>
   2f024:	mvn	r2, #0
   2f028:	mvn	r3, #0
   2f02c:	mov	lr, #1
   2f030:	b	2efb8 <__assert_fail@plt+0x1dccc>
   2f034:	ldr	r1, [sp, #4]
   2f038:	strd	r2, [r1]
   2f03c:	add	sp, sp, #12
   2f040:	ldrd	r4, [sp]
   2f044:	ldrd	r6, [sp, #8]
   2f048:	ldrd	r8, [sp, #16]
   2f04c:	ldrd	sl, [sp, #24]
   2f050:	add	sp, sp, #32
   2f054:	pop	{pc}		; (ldr pc, [sp], #4)
   2f058:	mov	r0, #0
   2f05c:	b	2f03c <__assert_fail@plt+0x1dd50>
   2f060:	strd	r4, [sp, #-28]!	; 0xffffffe4
   2f064:	strd	r6, [sp, #8]
   2f068:	strd	r8, [sp, #16]
   2f06c:	str	lr, [sp, #24]
   2f070:	sub	sp, sp, #20
   2f074:	cmp	r2, #36	; 0x24
   2f078:	bhi	2f0cc <__assert_fail@plt+0x1dde0>
   2f07c:	mov	r5, r0
   2f080:	mov	r6, r1
   2f084:	mov	r7, r2
   2f088:	mov	r9, r3
   2f08c:	cmp	r1, #0
   2f090:	addeq	r6, sp, #12
   2f094:	bl	111c0 <__errno_location@plt>
   2f098:	mov	r8, r0
   2f09c:	mov	r3, #0
   2f0a0:	str	r3, [r0]
   2f0a4:	ldrb	r4, [r5]
   2f0a8:	bl	11184 <__ctype_b_loc@plt>
   2f0ac:	ldr	r1, [r0]
   2f0b0:	mov	r2, r5
   2f0b4:	lsl	r3, r4, #1
   2f0b8:	ldrh	r3, [r1, r3]
   2f0bc:	tst	r3, #8192	; 0x2000
   2f0c0:	beq	2f0ec <__assert_fail@plt+0x1de00>
   2f0c4:	ldrb	r4, [r2, #1]!
   2f0c8:	b	2f0b4 <__assert_fail@plt+0x1ddc8>
   2f0cc:	movw	r3, #14992	; 0x3a90
   2f0d0:	movt	r3, #3
   2f0d4:	mov	r2, #85	; 0x55
   2f0d8:	movw	r1, #15004	; 0x3a9c
   2f0dc:	movt	r1, #3
   2f0e0:	movw	r0, #15020	; 0x3aac
   2f0e4:	movt	r0, #3
   2f0e8:	bl	112ec <__assert_fail@plt>
   2f0ec:	cmp	r4, #45	; 0x2d
   2f0f0:	moveq	r4, #4
   2f0f4:	beq	2f288 <__assert_fail@plt+0x1df9c>
   2f0f8:	mov	r3, #0
   2f0fc:	mov	r2, r7
   2f100:	mov	r1, r6
   2f104:	mov	r0, r5
   2f108:	bl	11064 <__strtoull_internal@plt>
   2f10c:	strd	r0, [sp]
   2f110:	ldr	r7, [r6]
   2f114:	cmp	r7, r5
   2f118:	beq	2f13c <__assert_fail@plt+0x1de50>
   2f11c:	ldr	r3, [r8]
   2f120:	cmp	r3, #0
   2f124:	beq	2f260 <__assert_fail@plt+0x1df74>
   2f128:	cmp	r3, #34	; 0x22
   2f12c:	moveq	r4, #1
   2f130:	beq	2f264 <__assert_fail@plt+0x1df78>
   2f134:	mov	r4, #4
   2f138:	b	2f288 <__assert_fail@plt+0x1df9c>
   2f13c:	ldr	r3, [sp, #48]	; 0x30
   2f140:	cmp	r3, #0
   2f144:	beq	2f5a0 <__assert_fail@plt+0x1e2b4>
   2f148:	ldrb	r1, [r5]
   2f14c:	cmp	r1, #0
   2f150:	moveq	r4, #4
   2f154:	beq	2f288 <__assert_fail@plt+0x1df9c>
   2f158:	mov	r0, r3
   2f15c:	bl	111b4 <strchr@plt>
   2f160:	cmp	r0, #0
   2f164:	beq	2f5a8 <__assert_fail@plt+0x1e2bc>
   2f168:	mov	r2, #1
   2f16c:	mov	r3, #0
   2f170:	strd	r2, [sp]
   2f174:	ldrb	r5, [r7]
   2f178:	mov	r4, #0
   2f17c:	mov	r1, r5
   2f180:	ldr	r0, [sp, #48]	; 0x30
   2f184:	bl	111b4 <strchr@plt>
   2f188:	cmp	r0, #0
   2f18c:	beq	2f2a4 <__assert_fail@plt+0x1dfb8>
   2f190:	sub	r3, r5, #69	; 0x45
   2f194:	cmp	r3, #47	; 0x2f
   2f198:	ldrls	pc, [pc, r3, lsl #2]
   2f19c:	b	2f3f0 <__assert_fail@plt+0x1e104>
   2f1a0:			; <UNDEFINED> instruction: 0x0002f2b4
   2f1a4:	strdeq	pc, [r2], -r0
   2f1a8:			; <UNDEFINED> instruction: 0x0002f2b4
   2f1ac:	strdeq	pc, [r2], -r0
   2f1b0:	strdeq	pc, [r2], -r0
   2f1b4:	strdeq	pc, [r2], -r0
   2f1b8:			; <UNDEFINED> instruction: 0x0002f2b4
   2f1bc:	strdeq	pc, [r2], -r0
   2f1c0:			; <UNDEFINED> instruction: 0x0002f2b4
   2f1c4:	strdeq	pc, [r2], -r0
   2f1c8:	strdeq	pc, [r2], -r0
   2f1cc:			; <UNDEFINED> instruction: 0x0002f2b4
   2f1d0:	strdeq	pc, [r2], -r0
   2f1d4:	strdeq	pc, [r2], -r0
   2f1d8:	strdeq	pc, [r2], -r0
   2f1dc:			; <UNDEFINED> instruction: 0x0002f2b4
   2f1e0:	strdeq	pc, [r2], -r0
   2f1e4:	strdeq	pc, [r2], -r0
   2f1e8:	strdeq	pc, [r2], -r0
   2f1ec:	strdeq	pc, [r2], -r0
   2f1f0:			; <UNDEFINED> instruction: 0x0002f2b4
   2f1f4:			; <UNDEFINED> instruction: 0x0002f2b4
   2f1f8:	strdeq	pc, [r2], -r0
   2f1fc:	strdeq	pc, [r2], -r0
   2f200:	strdeq	pc, [r2], -r0
   2f204:	strdeq	pc, [r2], -r0
   2f208:	strdeq	pc, [r2], -r0
   2f20c:	strdeq	pc, [r2], -r0
   2f210:	strdeq	pc, [r2], -r0
   2f214:	strdeq	pc, [r2], -r0
   2f218:	strdeq	pc, [r2], -r0
   2f21c:	strdeq	pc, [r2], -r0
   2f220:	strdeq	pc, [r2], -r0
   2f224:	strdeq	pc, [r2], -r0
   2f228:			; <UNDEFINED> instruction: 0x0002f2b4
   2f22c:	strdeq	pc, [r2], -r0
   2f230:	strdeq	pc, [r2], -r0
   2f234:	strdeq	pc, [r2], -r0
   2f238:			; <UNDEFINED> instruction: 0x0002f2b4
   2f23c:	strdeq	pc, [r2], -r0
   2f240:			; <UNDEFINED> instruction: 0x0002f2b4
   2f244:	strdeq	pc, [r2], -r0
   2f248:	strdeq	pc, [r2], -r0
   2f24c:	strdeq	pc, [r2], -r0
   2f250:	strdeq	pc, [r2], -r0
   2f254:	strdeq	pc, [r2], -r0
   2f258:	strdeq	pc, [r2], -r0
   2f25c:			; <UNDEFINED> instruction: 0x0002f2b4
   2f260:	mov	r4, #0
   2f264:	ldr	r3, [sp, #48]	; 0x30
   2f268:	cmp	r3, #0
   2f26c:	strdeq	r0, [r9]
   2f270:	beq	2f288 <__assert_fail@plt+0x1df9c>
   2f274:	ldrb	r5, [r7]
   2f278:	cmp	r5, #0
   2f27c:	bne	2f17c <__assert_fail@plt+0x1de90>
   2f280:	ldrd	r2, [sp]
   2f284:	strd	r2, [r9]
   2f288:	mov	r0, r4
   2f28c:	add	sp, sp, #20
   2f290:	ldrd	r4, [sp]
   2f294:	ldrd	r6, [sp, #8]
   2f298:	ldrd	r8, [sp, #16]
   2f29c:	add	sp, sp, #24
   2f2a0:	pop	{pc}		; (ldr pc, [sp], #4)
   2f2a4:	ldrd	r2, [sp]
   2f2a8:	strd	r2, [r9]
   2f2ac:	orr	r4, r4, #2
   2f2b0:	b	2f288 <__assert_fail@plt+0x1df9c>
   2f2b4:	mov	r1, #48	; 0x30
   2f2b8:	ldr	r0, [sp, #48]	; 0x30
   2f2bc:	bl	111b4 <strchr@plt>
   2f2c0:	cmp	r0, #0
   2f2c4:	beq	2f3fc <__assert_fail@plt+0x1e110>
   2f2c8:	ldrb	r3, [r7, #1]
   2f2cc:	cmp	r3, #68	; 0x44
   2f2d0:	beq	2f408 <__assert_fail@plt+0x1e11c>
   2f2d4:	cmp	r3, #105	; 0x69
   2f2d8:	beq	2f3d8 <__assert_fail@plt+0x1e0ec>
   2f2dc:	cmp	r3, #66	; 0x42
   2f2e0:	moveq	r7, #2
   2f2e4:	movne	r7, #1
   2f2e8:	moveq	r1, #1000	; 0x3e8
   2f2ec:	movne	r1, #1024	; 0x400
   2f2f0:	sub	r5, r5, #66	; 0x42
   2f2f4:	cmp	r5, #53	; 0x35
   2f2f8:	ldrls	pc, [pc, r5, lsl #2]
   2f2fc:	b	2f56c <__assert_fail@plt+0x1e280>
   2f300:	andeq	pc, r2, ip, asr r4	; <UNPREDICTABLE>
   2f304:	andeq	pc, r2, ip, ror #10
   2f308:	andeq	pc, r2, ip, ror #10
   2f30c:	andeq	pc, r2, r4, lsr #9
   2f310:	andeq	pc, r2, ip, ror #10
   2f314:			; <UNDEFINED> instruction: 0x0002f4b4
   2f318:	andeq	pc, r2, ip, ror #10
   2f31c:	andeq	pc, r2, ip, ror #10
   2f320:	andeq	pc, r2, ip, ror #10
   2f324:	andeq	pc, r2, r4, asr #9
   2f328:	andeq	pc, r2, ip, ror #10
   2f32c:	ldrdeq	pc, [r2], -r4
   2f330:	andeq	pc, r2, ip, ror #10
   2f334:	andeq	pc, r2, ip, ror #10
   2f338:	andeq	pc, r2, r4, ror #9
   2f33c:	andeq	pc, r2, ip, ror #10
   2f340:	andeq	pc, r2, ip, ror #10
   2f344:	andeq	pc, r2, ip, ror #10
   2f348:	strdeq	pc, [r2], -r4
   2f34c:	andeq	pc, r2, ip, ror #10
   2f350:	andeq	pc, r2, ip, ror #10
   2f354:	andeq	pc, r2, ip, ror #10
   2f358:	andeq	pc, r2, ip, ror #10
   2f35c:	andeq	pc, r2, ip, asr #10
   2f360:	andeq	pc, r2, ip, asr r5	; <UNPREDICTABLE>
   2f364:	andeq	pc, r2, ip, ror #10
   2f368:	andeq	pc, r2, ip, ror #10
   2f36c:	andeq	pc, r2, ip, ror #10
   2f370:	andeq	pc, r2, ip, ror #10
   2f374:	andeq	pc, r2, ip, ror #10
   2f378:	andeq	pc, r2, ip, ror #10
   2f37c:	andeq	pc, r2, ip, ror #10
   2f380:	andeq	pc, r2, r4, lsl r4	; <UNPREDICTABLE>
   2f384:	andeq	pc, r2, ip, ror r5	; <UNPREDICTABLE>
   2f388:	andeq	pc, r2, ip, ror #10
   2f38c:	andeq	pc, r2, ip, ror #10
   2f390:	andeq	pc, r2, ip, ror #10
   2f394:			; <UNDEFINED> instruction: 0x0002f4b4
   2f398:	andeq	pc, r2, ip, ror #10
   2f39c:	andeq	pc, r2, ip, ror #10
   2f3a0:	andeq	pc, r2, ip, ror #10
   2f3a4:	andeq	pc, r2, r4, asr #9
   2f3a8:	andeq	pc, r2, ip, ror #10
   2f3ac:	ldrdeq	pc, [r2], -r4
   2f3b0:	andeq	pc, r2, ip, ror #10
   2f3b4:	andeq	pc, r2, ip, ror #10
   2f3b8:	andeq	pc, r2, ip, ror #10
   2f3bc:	andeq	pc, r2, ip, ror #10
   2f3c0:	andeq	pc, r2, ip, ror #10
   2f3c4:	andeq	pc, r2, ip, ror #10
   2f3c8:	strdeq	pc, [r2], -r4
   2f3cc:	andeq	pc, r2, ip, ror #10
   2f3d0:	andeq	pc, r2, ip, ror #10
   2f3d4:	andeq	pc, r2, r4, lsl #10
   2f3d8:	ldrb	r3, [r7, #2]
   2f3dc:	cmp	r3, #66	; 0x42
   2f3e0:	movne	r7, #1
   2f3e4:	moveq	r7, #3
   2f3e8:	mov	r1, #1024	; 0x400
   2f3ec:	b	2f2f0 <__assert_fail@plt+0x1e004>
   2f3f0:	mov	r7, #1
   2f3f4:	mov	r1, #1024	; 0x400
   2f3f8:	b	2f2f0 <__assert_fail@plt+0x1e004>
   2f3fc:	mov	r7, #1
   2f400:	mov	r1, #1024	; 0x400
   2f404:	b	2f2f0 <__assert_fail@plt+0x1e004>
   2f408:	mov	r7, #2
   2f40c:	mov	r1, #1000	; 0x3e8
   2f410:	b	2f2f0 <__assert_fail@plt+0x1e004>
   2f414:	ldr	r3, [sp]
   2f418:	ldr	ip, [sp, #4]
   2f41c:	lsl	r2, ip, #9
   2f420:	orr	r2, r2, r3, lsr #23
   2f424:	lsl	r3, r3, #9
   2f428:	mov	r0, #0
   2f42c:	mov	r1, r0
   2f430:	lsr	r0, ip, #23
   2f434:	orrs	r1, r0, r1
   2f438:	streq	r3, [sp]
   2f43c:	streq	r2, [sp, #4]
   2f440:	moveq	r0, #0
   2f444:	beq	2f580 <__assert_fail@plt+0x1e294>
   2f448:	mvn	r2, #0
   2f44c:	mvn	r3, #0
   2f450:	strd	r2, [sp]
   2f454:	mov	r0, #1
   2f458:	b	2f580 <__assert_fail@plt+0x1e294>
   2f45c:	ldr	r3, [sp]
   2f460:	ldr	ip, [sp, #4]
   2f464:	lsl	r2, ip, #10
   2f468:	orr	r2, r2, r3, lsr #22
   2f46c:	lsl	r3, r3, #10
   2f470:	mov	r0, #0
   2f474:	mov	r1, r0
   2f478:	lsr	r0, ip, #22
   2f47c:	orrs	r1, r0, r1
   2f480:	streq	r3, [sp]
   2f484:	streq	r2, [sp, #4]
   2f488:	moveq	r0, #0
   2f48c:	beq	2f580 <__assert_fail@plt+0x1e294>
   2f490:	mvn	r2, #0
   2f494:	mvn	r3, #0
   2f498:	strd	r2, [sp]
   2f49c:	mov	r0, #1
   2f4a0:	b	2f580 <__assert_fail@plt+0x1e294>
   2f4a4:	mov	r2, #6
   2f4a8:	mov	r0, sp
   2f4ac:	bl	2ef3c <__assert_fail@plt+0x1dc50>
   2f4b0:	b	2f580 <__assert_fail@plt+0x1e294>
   2f4b4:	mov	r2, #3
   2f4b8:	mov	r0, sp
   2f4bc:	bl	2ef3c <__assert_fail@plt+0x1dc50>
   2f4c0:	b	2f580 <__assert_fail@plt+0x1e294>
   2f4c4:	mov	r2, #1
   2f4c8:	mov	r0, sp
   2f4cc:	bl	2ef3c <__assert_fail@plt+0x1dc50>
   2f4d0:	b	2f580 <__assert_fail@plt+0x1e294>
   2f4d4:	mov	r2, #2
   2f4d8:	mov	r0, sp
   2f4dc:	bl	2ef3c <__assert_fail@plt+0x1dc50>
   2f4e0:	b	2f580 <__assert_fail@plt+0x1e294>
   2f4e4:	mov	r2, #5
   2f4e8:	mov	r0, sp
   2f4ec:	bl	2ef3c <__assert_fail@plt+0x1dc50>
   2f4f0:	b	2f580 <__assert_fail@plt+0x1e294>
   2f4f4:	mov	r2, #4
   2f4f8:	mov	r0, sp
   2f4fc:	bl	2ef3c <__assert_fail@plt+0x1dc50>
   2f500:	b	2f580 <__assert_fail@plt+0x1e294>
   2f504:	ldr	r3, [sp]
   2f508:	ldr	r2, [sp, #4]
   2f50c:	adds	r3, r3, r3
   2f510:	adc	r2, r2, r2
   2f514:	mov	r1, #0
   2f518:	mov	r0, r1
   2f51c:	ldr	r1, [sp, #4]
   2f520:	lsr	r1, r1, #31
   2f524:	orrs	r1, r1, r0
   2f528:	streq	r3, [sp]
   2f52c:	streq	r2, [sp, #4]
   2f530:	moveq	r0, #0
   2f534:	beq	2f580 <__assert_fail@plt+0x1e294>
   2f538:	mvn	r2, #0
   2f53c:	mvn	r3, #0
   2f540:	strd	r2, [sp]
   2f544:	mov	r0, #1
   2f548:	b	2f580 <__assert_fail@plt+0x1e294>
   2f54c:	mov	r2, #8
   2f550:	mov	r0, sp
   2f554:	bl	2ef3c <__assert_fail@plt+0x1dc50>
   2f558:	b	2f580 <__assert_fail@plt+0x1e294>
   2f55c:	mov	r2, #7
   2f560:	mov	r0, sp
   2f564:	bl	2ef3c <__assert_fail@plt+0x1dc50>
   2f568:	b	2f580 <__assert_fail@plt+0x1e294>
   2f56c:	ldrd	r2, [sp]
   2f570:	strd	r2, [r9]
   2f574:	orr	r4, r4, #2
   2f578:	b	2f288 <__assert_fail@plt+0x1df9c>
   2f57c:	mov	r0, #0
   2f580:	orr	r4, r4, r0
   2f584:	ldr	r3, [r6]
   2f588:	add	r2, r3, r7
   2f58c:	str	r2, [r6]
   2f590:	ldrb	r3, [r3, r7]
   2f594:	cmp	r3, #0
   2f598:	orrne	r4, r4, #2
   2f59c:	b	2f280 <__assert_fail@plt+0x1df94>
   2f5a0:	mov	r4, #4
   2f5a4:	b	2f288 <__assert_fail@plt+0x1df9c>
   2f5a8:	mov	r4, #4
   2f5ac:	b	2f288 <__assert_fail@plt+0x1df9c>
   2f5b0:	strd	r4, [sp, #-16]!
   2f5b4:	str	r6, [sp, #8]
   2f5b8:	str	lr, [sp, #12]
   2f5bc:	cmp	r1, #0
   2f5c0:	cmpne	r0, #0
   2f5c4:	beq	2f600 <__assert_fail@plt+0x1e314>
   2f5c8:	mov	r2, r0
   2f5cc:	mov	r3, r1
   2f5d0:	umull	r4, r5, r0, r1
   2f5d4:	adds	r1, r5, #0
   2f5d8:	movne	r1, #1
   2f5dc:	cmp	r4, #0
   2f5e0:	movlt	r1, #1
   2f5e4:	cmp	r1, #0
   2f5e8:	beq	2f608 <__assert_fail@plt+0x1e31c>
   2f5ec:	bl	111c0 <__errno_location@plt>
   2f5f0:	mov	r3, #12
   2f5f4:	str	r3, [r0]
   2f5f8:	mov	r0, #0
   2f5fc:	b	2f614 <__assert_fail@plt+0x1e328>
   2f600:	mov	r3, #1
   2f604:	mov	r2, r3
   2f608:	mov	r1, r3
   2f60c:	mov	r0, r2
   2f610:	bl	10fd4 <calloc@plt>
   2f614:	ldrd	r4, [sp]
   2f618:	ldr	r6, [sp, #8]
   2f61c:	add	sp, sp, #12
   2f620:	pop	{pc}		; (ldr pc, [sp], #4)
   2f624:	str	r4, [sp, #-8]!
   2f628:	str	lr, [sp, #4]
   2f62c:	cmp	r0, #0
   2f630:	beq	2f64c <__assert_fail@plt+0x1e360>
   2f634:	bge	2f650 <__assert_fail@plt+0x1e364>
   2f638:	bl	111c0 <__errno_location@plt>
   2f63c:	mov	r3, #12
   2f640:	str	r3, [r0]
   2f644:	mov	r0, #0
   2f648:	b	2f654 <__assert_fail@plt+0x1e368>
   2f64c:	mov	r0, #1
   2f650:	bl	1113c <malloc@plt>
   2f654:	ldr	r4, [sp]
   2f658:	add	sp, sp, #4
   2f65c:	pop	{pc}		; (ldr pc, [sp], #4)
   2f660:	str	r4, [sp, #-8]!
   2f664:	str	lr, [sp, #4]
   2f668:	cmp	r0, #0
   2f66c:	beq	2f690 <__assert_fail@plt+0x1e3a4>
   2f670:	cmp	r1, #0
   2f674:	beq	2f69c <__assert_fail@plt+0x1e3b0>
   2f678:	cmp	r1, #0
   2f67c:	blt	2f6a8 <__assert_fail@plt+0x1e3bc>
   2f680:	bl	110ac <realloc@plt>
   2f684:	ldr	r4, [sp]
   2f688:	add	sp, sp, #4
   2f68c:	pop	{pc}		; (ldr pc, [sp], #4)
   2f690:	mov	r0, r1
   2f694:	bl	2f624 <__assert_fail@plt+0x1e338>
   2f698:	b	2f684 <__assert_fail@plt+0x1e398>
   2f69c:	bl	2b318 <__assert_fail@plt+0x1a02c>
   2f6a0:	mov	r0, #0
   2f6a4:	b	2f684 <__assert_fail@plt+0x1e398>
   2f6a8:	bl	111c0 <__errno_location@plt>
   2f6ac:	mov	r3, #12
   2f6b0:	str	r3, [r0]
   2f6b4:	mov	r0, #0
   2f6b8:	b	2f684 <__assert_fail@plt+0x1e398>
   2f6bc:	strd	r4, [sp, #-16]!
   2f6c0:	str	r6, [sp, #8]
   2f6c4:	str	lr, [sp, #12]
   2f6c8:	mov	r5, r0
   2f6cc:	bl	1110c <__fpending@plt>
   2f6d0:	mov	r6, r0
   2f6d4:	ldr	r4, [r5]
   2f6d8:	and	r4, r4, #32
   2f6dc:	mov	r0, r5
   2f6e0:	bl	2b13c <__assert_fail@plt+0x19e50>
   2f6e4:	cmp	r4, #0
   2f6e8:	bne	2f71c <__assert_fail@plt+0x1e430>
   2f6ec:	cmp	r0, #0
   2f6f0:	beq	2f70c <__assert_fail@plt+0x1e420>
   2f6f4:	cmp	r6, #0
   2f6f8:	bne	2f738 <__assert_fail@plt+0x1e44c>
   2f6fc:	bl	111c0 <__errno_location@plt>
   2f700:	ldr	r0, [r0]
   2f704:	subs	r0, r0, #9
   2f708:	mvnne	r0, #0
   2f70c:	ldrd	r4, [sp]
   2f710:	ldr	r6, [sp, #8]
   2f714:	add	sp, sp, #12
   2f718:	pop	{pc}		; (ldr pc, [sp], #4)
   2f71c:	cmp	r0, #0
   2f720:	bne	2f740 <__assert_fail@plt+0x1e454>
   2f724:	bl	111c0 <__errno_location@plt>
   2f728:	mov	r3, #0
   2f72c:	str	r3, [r0]
   2f730:	mvn	r0, #0
   2f734:	b	2f70c <__assert_fail@plt+0x1e420>
   2f738:	mvn	r0, #0
   2f73c:	b	2f70c <__assert_fail@plt+0x1e420>
   2f740:	mvn	r0, #0
   2f744:	b	2f70c <__assert_fail@plt+0x1e420>
   2f748:	push	{r1, r2, r3}
   2f74c:	strd	r4, [sp, #-16]!
   2f750:	str	r6, [sp, #8]
   2f754:	str	lr, [sp, #12]
   2f758:	sub	sp, sp, #12
   2f75c:	mov	r5, r0
   2f760:	ldr	r1, [sp, #28]
   2f764:	add	r3, sp, #32
   2f768:	str	r3, [sp, #4]
   2f76c:	cmp	r1, #0
   2f770:	beq	2f7b8 <__assert_fail@plt+0x1e4cc>
   2f774:	movw	r3, #1030	; 0x406
   2f778:	cmp	r1, r3
   2f77c:	beq	2f7f4 <__assert_fail@plt+0x1e508>
   2f780:	cmp	r1, #11
   2f784:	beq	2f9a4 <__assert_fail@plt+0x1e6b8>
   2f788:	bgt	2f930 <__assert_fail@plt+0x1e644>
   2f78c:	cmp	r1, #3
   2f790:	beq	2f9a4 <__assert_fail@plt+0x1e6b8>
   2f794:	ble	2f8f0 <__assert_fail@plt+0x1e604>
   2f798:	cmp	r1, #8
   2f79c:	beq	2f910 <__assert_fail@plt+0x1e624>
   2f7a0:	ble	2f908 <__assert_fail@plt+0x1e61c>
   2f7a4:	cmp	r1, #9
   2f7a8:	beq	2f9a4 <__assert_fail@plt+0x1e6b8>
   2f7ac:	cmp	r1, #10
   2f7b0:	bne	2f968 <__assert_fail@plt+0x1e67c>
   2f7b4:	b	2f910 <__assert_fail@plt+0x1e624>
   2f7b8:	ldr	r3, [sp, #4]
   2f7bc:	add	r2, r3, #4
   2f7c0:	str	r2, [sp, #4]
   2f7c4:	ldr	r2, [r3]
   2f7c8:	mov	r1, #0
   2f7cc:	bl	11238 <fcntl64@plt>
   2f7d0:	mov	r4, r0
   2f7d4:	mov	r0, r4
   2f7d8:	add	sp, sp, #12
   2f7dc:	ldrd	r4, [sp]
   2f7e0:	ldr	r6, [sp, #8]
   2f7e4:	ldr	lr, [sp, #12]
   2f7e8:	add	sp, sp, #16
   2f7ec:	add	sp, sp, #12
   2f7f0:	bx	lr
   2f7f4:	ldr	r3, [sp, #4]
   2f7f8:	add	r2, r3, #4
   2f7fc:	str	r2, [sp, #4]
   2f800:	ldr	r6, [r3]
   2f804:	movw	r3, #17164	; 0x430c
   2f808:	movt	r3, #4
   2f80c:	ldr	r3, [r3]
   2f810:	cmp	r3, #0
   2f814:	blt	2f87c <__assert_fail@plt+0x1e590>
   2f818:	mov	r2, r6
   2f81c:	movw	r1, #1030	; 0x406
   2f820:	bl	11238 <fcntl64@plt>
   2f824:	subs	r4, r0, #0
   2f828:	blt	2f840 <__assert_fail@plt+0x1e554>
   2f82c:	movw	r3, #17164	; 0x430c
   2f830:	movt	r3, #4
   2f834:	mov	r2, #1
   2f838:	str	r2, [r3]
   2f83c:	b	2f7d4 <__assert_fail@plt+0x1e4e8>
   2f840:	bl	111c0 <__errno_location@plt>
   2f844:	ldr	r3, [r0]
   2f848:	cmp	r3, #22
   2f84c:	bne	2f82c <__assert_fail@plt+0x1e540>
   2f850:	mov	r2, r6
   2f854:	mov	r1, #0
   2f858:	mov	r0, r5
   2f85c:	bl	11238 <fcntl64@plt>
   2f860:	subs	r4, r0, #0
   2f864:	blt	2f7d4 <__assert_fail@plt+0x1e4e8>
   2f868:	movw	r3, #17164	; 0x430c
   2f86c:	movt	r3, #4
   2f870:	mvn	r2, #0
   2f874:	str	r2, [r3]
   2f878:	b	2f8a4 <__assert_fail@plt+0x1e5b8>
   2f87c:	mov	r2, r6
   2f880:	mov	r1, #0
   2f884:	bl	11238 <fcntl64@plt>
   2f888:	subs	r4, r0, #0
   2f88c:	blt	2f7d4 <__assert_fail@plt+0x1e4e8>
   2f890:	movw	r3, #17164	; 0x430c
   2f894:	movt	r3, #4
   2f898:	ldr	r3, [r3]
   2f89c:	cmn	r3, #1
   2f8a0:	bne	2f7d4 <__assert_fail@plt+0x1e4e8>
   2f8a4:	mov	r1, #1
   2f8a8:	mov	r0, r4
   2f8ac:	bl	11238 <fcntl64@plt>
   2f8b0:	subs	r2, r0, #0
   2f8b4:	blt	2f8d0 <__assert_fail@plt+0x1e5e4>
   2f8b8:	orr	r2, r2, #1
   2f8bc:	mov	r1, #2
   2f8c0:	mov	r0, r4
   2f8c4:	bl	11238 <fcntl64@plt>
   2f8c8:	cmn	r0, #1
   2f8cc:	bne	2f7d4 <__assert_fail@plt+0x1e4e8>
   2f8d0:	bl	111c0 <__errno_location@plt>
   2f8d4:	mov	r5, r0
   2f8d8:	ldr	r6, [r0]
   2f8dc:	mov	r0, r4
   2f8e0:	bl	112d4 <close@plt>
   2f8e4:	str	r6, [r5]
   2f8e8:	mvn	r4, #0
   2f8ec:	b	2f7d4 <__assert_fail@plt+0x1e4e8>
   2f8f0:	cmp	r1, #1
   2f8f4:	beq	2f9a4 <__assert_fail@plt+0x1e6b8>
   2f8f8:	bgt	2f910 <__assert_fail@plt+0x1e624>
   2f8fc:	cmp	r1, #0
   2f900:	bne	2f968 <__assert_fail@plt+0x1e67c>
   2f904:	b	2f910 <__assert_fail@plt+0x1e624>
   2f908:	cmp	r1, #4
   2f90c:	bne	2f968 <__assert_fail@plt+0x1e67c>
   2f910:	ldr	r3, [sp, #4]
   2f914:	add	r2, r3, #4
   2f918:	str	r2, [sp, #4]
   2f91c:	ldr	r2, [r3]
   2f920:	mov	r0, r5
   2f924:	bl	11238 <fcntl64@plt>
   2f928:	mov	r4, r0
   2f92c:	b	2f7d4 <__assert_fail@plt+0x1e4e8>
   2f930:	movw	r3, #1031	; 0x407
   2f934:	cmp	r1, r3
   2f938:	bgt	2f988 <__assert_fail@plt+0x1e69c>
   2f93c:	movw	r3, #1030	; 0x406
   2f940:	cmp	r1, r3
   2f944:	bge	2f910 <__assert_fail@plt+0x1e624>
   2f948:	movw	r3, #1025	; 0x401
   2f94c:	cmp	r1, r3
   2f950:	beq	2f9a4 <__assert_fail@plt+0x1e6b8>
   2f954:	movw	r3, #1026	; 0x402
   2f958:	cmp	r1, r3
   2f95c:	beq	2f910 <__assert_fail@plt+0x1e624>
   2f960:	cmp	r1, #1024	; 0x400
   2f964:	beq	2f910 <__assert_fail@plt+0x1e624>
   2f968:	ldr	r3, [sp, #4]
   2f96c:	add	r2, r3, #4
   2f970:	str	r2, [sp, #4]
   2f974:	ldr	r2, [r3]
   2f978:	mov	r0, r5
   2f97c:	bl	11238 <fcntl64@plt>
   2f980:	mov	r4, r0
   2f984:	b	2f7d4 <__assert_fail@plt+0x1e4e8>
   2f988:	movw	r3, #1033	; 0x409
   2f98c:	cmp	r1, r3
   2f990:	beq	2f910 <__assert_fail@plt+0x1e624>
   2f994:	blt	2f9a4 <__assert_fail@plt+0x1e6b8>
   2f998:	movw	r3, #1034	; 0x40a
   2f99c:	cmp	r1, r3
   2f9a0:	bne	2f968 <__assert_fail@plt+0x1e67c>
   2f9a4:	mov	r0, r5
   2f9a8:	bl	11238 <fcntl64@plt>
   2f9ac:	mov	r4, r0
   2f9b0:	b	2f7d4 <__assert_fail@plt+0x1e4e8>
   2f9b4:	str	r4, [sp, #-8]!
   2f9b8:	str	lr, [sp, #4]
   2f9bc:	mov	r0, #14
   2f9c0:	bl	11268 <nl_langinfo@plt>
   2f9c4:	cmp	r0, #0
   2f9c8:	beq	2f9ec <__assert_fail@plt+0x1e700>
   2f9cc:	ldrb	r2, [r0]
   2f9d0:	movw	r3, #15060	; 0x3ad4
   2f9d4:	movt	r3, #3
   2f9d8:	cmp	r2, #0
   2f9dc:	moveq	r0, r3
   2f9e0:	ldr	r4, [sp]
   2f9e4:	add	sp, sp, #4
   2f9e8:	pop	{pc}		; (ldr pc, [sp], #4)
   2f9ec:	movw	r0, #15060	; 0x3ad4
   2f9f0:	movt	r0, #3
   2f9f4:	b	2f9e0 <__assert_fail@plt+0x1e6f4>
   2f9f8:	strd	r4, [sp, #-20]!	; 0xffffffec
   2f9fc:	strd	r6, [sp, #8]
   2fa00:	str	lr, [sp, #16]
   2fa04:	sub	sp, sp, #12
   2fa08:	mov	r7, r1
   2fa0c:	mov	r5, r2
   2fa10:	subs	r6, r0, #0
   2fa14:	addeq	r6, sp, #4
   2fa18:	mov	r0, r6
   2fa1c:	bl	11118 <mbrtowc@plt>
   2fa20:	mov	r4, r0
   2fa24:	cmp	r5, #0
   2fa28:	cmnne	r0, #3
   2fa2c:	bhi	2fa48 <__assert_fail@plt+0x1e75c>
   2fa30:	mov	r0, r4
   2fa34:	add	sp, sp, #12
   2fa38:	ldrd	r4, [sp]
   2fa3c:	ldrd	r6, [sp, #8]
   2fa40:	add	sp, sp, #16
   2fa44:	pop	{pc}		; (ldr pc, [sp], #4)
   2fa48:	mov	r0, #0
   2fa4c:	bl	2faa4 <__assert_fail@plt+0x1e7b8>
   2fa50:	cmp	r0, #0
   2fa54:	bne	2fa30 <__assert_fail@plt+0x1e744>
   2fa58:	ldrb	r3, [r7]
   2fa5c:	str	r3, [r6]
   2fa60:	mov	r4, #1
   2fa64:	b	2fa30 <__assert_fail@plt+0x1e744>
   2fa68:	str	r4, [sp, #-8]!
   2fa6c:	str	lr, [sp, #4]
   2fa70:	umull	r2, r3, r1, r2
   2fa74:	cmp	r3, #0
   2fa78:	bne	2fa90 <__assert_fail@plt+0x1e7a4>
   2fa7c:	mov	r1, r2
   2fa80:	bl	2f660 <__assert_fail@plt+0x1e374>
   2fa84:	ldr	r4, [sp]
   2fa88:	add	sp, sp, #4
   2fa8c:	pop	{pc}		; (ldr pc, [sp], #4)
   2fa90:	bl	111c0 <__errno_location@plt>
   2fa94:	mov	r3, #12
   2fa98:	str	r3, [r0]
   2fa9c:	mov	r0, #0
   2faa0:	b	2fa84 <__assert_fail@plt+0x1e798>
   2faa4:	push	{lr}		; (str lr, [sp, #-4]!)
   2faa8:	sub	sp, sp, #268	; 0x10c
   2faac:	movw	r2, #257	; 0x101
   2fab0:	add	r1, sp, #4
   2fab4:	bl	2fb00 <__assert_fail@plt+0x1e814>
   2fab8:	cmp	r0, #0
   2fabc:	movne	r0, #0
   2fac0:	bne	2faf8 <__assert_fail@plt+0x1e80c>
   2fac4:	movw	r1, #15068	; 0x3adc
   2fac8:	movt	r1, #3
   2facc:	add	r0, sp, #4
   2fad0:	bl	11004 <strcmp@plt>
   2fad4:	cmp	r0, #0
   2fad8:	beq	2faf4 <__assert_fail@plt+0x1e808>
   2fadc:	movw	r1, #15072	; 0x3ae0
   2fae0:	movt	r1, #3
   2fae4:	add	r0, sp, #4
   2fae8:	bl	11004 <strcmp@plt>
   2faec:	adds	r0, r0, #0
   2faf0:	movne	r0, #1
   2faf4:	and	r0, r0, #1
   2faf8:	add	sp, sp, #268	; 0x10c
   2fafc:	pop	{pc}		; (ldr pc, [sp], #4)
   2fb00:	strd	r4, [sp, #-16]!
   2fb04:	str	r6, [sp, #8]
   2fb08:	str	lr, [sp, #12]
   2fb0c:	mov	r6, r1
   2fb10:	mov	r4, r2
   2fb14:	mov	r1, #0
   2fb18:	bl	11250 <setlocale@plt>
   2fb1c:	subs	r5, r0, #0
   2fb20:	beq	2fb64 <__assert_fail@plt+0x1e878>
   2fb24:	mov	r0, r5
   2fb28:	bl	111a8 <strlen@plt>
   2fb2c:	cmp	r4, r0
   2fb30:	bhi	2fb80 <__assert_fail@plt+0x1e894>
   2fb34:	cmp	r4, #0
   2fb38:	moveq	r0, #34	; 0x22
   2fb3c:	beq	2fb94 <__assert_fail@plt+0x1e8a8>
   2fb40:	sub	r4, r4, #1
   2fb44:	mov	r2, r4
   2fb48:	mov	r1, r5
   2fb4c:	mov	r0, r6
   2fb50:	bl	11058 <memcpy@plt>
   2fb54:	mov	r3, #0
   2fb58:	strb	r3, [r6, r4]
   2fb5c:	mov	r0, #34	; 0x22
   2fb60:	b	2fb94 <__assert_fail@plt+0x1e8a8>
   2fb64:	cmp	r4, #0
   2fb68:	moveq	r0, #22
   2fb6c:	beq	2fb94 <__assert_fail@plt+0x1e8a8>
   2fb70:	mov	r3, #0
   2fb74:	strb	r3, [r6]
   2fb78:	mov	r0, #22
   2fb7c:	b	2fb94 <__assert_fail@plt+0x1e8a8>
   2fb80:	add	r2, r0, #1
   2fb84:	mov	r1, r5
   2fb88:	mov	r0, r6
   2fb8c:	bl	11058 <memcpy@plt>
   2fb90:	mov	r0, #0
   2fb94:	ldrd	r4, [sp]
   2fb98:	ldr	r6, [sp, #8]
   2fb9c:	add	sp, sp, #12
   2fba0:	pop	{pc}		; (ldr pc, [sp], #4)
   2fba4:	str	r4, [sp, #-8]!
   2fba8:	str	lr, [sp, #4]
   2fbac:	mov	r1, #0
   2fbb0:	bl	11250 <setlocale@plt>
   2fbb4:	ldr	r4, [sp]
   2fbb8:	add	sp, sp, #4
   2fbbc:	pop	{pc}		; (ldr pc, [sp], #4)
   2fbc0:	eor	r1, r1, #-2147483648	; 0x80000000
   2fbc4:	b	2fbcc <__assert_fail@plt+0x1e8e0>
   2fbc8:	eor	r3, r3, #-2147483648	; 0x80000000
   2fbcc:	push	{r4, r5, lr}
   2fbd0:	lsl	r4, r1, #1
   2fbd4:	lsl	r5, r3, #1
   2fbd8:	teq	r4, r5
   2fbdc:	teqeq	r0, r2
   2fbe0:	orrsne	ip, r4, r0
   2fbe4:	orrsne	ip, r5, r2
   2fbe8:	mvnsne	ip, r4, asr #21
   2fbec:	mvnsne	ip, r5, asr #21
   2fbf0:	beq	2fddc <__assert_fail@plt+0x1eaf0>
   2fbf4:	lsr	r4, r4, #21
   2fbf8:	rsbs	r5, r4, r5, lsr #21
   2fbfc:	rsblt	r5, r5, #0
   2fc00:	ble	2fc20 <__assert_fail@plt+0x1e934>
   2fc04:	add	r4, r4, r5
   2fc08:	eor	r2, r0, r2
   2fc0c:	eor	r3, r1, r3
   2fc10:	eor	r0, r2, r0
   2fc14:	eor	r1, r3, r1
   2fc18:	eor	r2, r0, r2
   2fc1c:	eor	r3, r1, r3
   2fc20:	cmp	r5, #54	; 0x36
   2fc24:	pophi	{r4, r5, pc}
   2fc28:	tst	r1, #-2147483648	; 0x80000000
   2fc2c:	lsl	r1, r1, #12
   2fc30:	mov	ip, #1048576	; 0x100000
   2fc34:	orr	r1, ip, r1, lsr #12
   2fc38:	beq	2fc44 <__assert_fail@plt+0x1e958>
   2fc3c:	rsbs	r0, r0, #0
   2fc40:	rsc	r1, r1, #0
   2fc44:	tst	r3, #-2147483648	; 0x80000000
   2fc48:	lsl	r3, r3, #12
   2fc4c:	orr	r3, ip, r3, lsr #12
   2fc50:	beq	2fc5c <__assert_fail@plt+0x1e970>
   2fc54:	rsbs	r2, r2, #0
   2fc58:	rsc	r3, r3, #0
   2fc5c:	teq	r4, r5
   2fc60:	beq	2fdc4 <__assert_fail@plt+0x1ead8>
   2fc64:	sub	r4, r4, #1
   2fc68:	rsbs	lr, r5, #32
   2fc6c:	blt	2fc88 <__assert_fail@plt+0x1e99c>
   2fc70:	lsl	ip, r2, lr
   2fc74:	adds	r0, r0, r2, lsr r5
   2fc78:	adc	r1, r1, #0
   2fc7c:	adds	r0, r0, r3, lsl lr
   2fc80:	adcs	r1, r1, r3, asr r5
   2fc84:	b	2fca4 <__assert_fail@plt+0x1e9b8>
   2fc88:	sub	r5, r5, #32
   2fc8c:	add	lr, lr, #32
   2fc90:	cmp	r2, #1
   2fc94:	lsl	ip, r3, lr
   2fc98:	orrcs	ip, ip, #2
   2fc9c:	adds	r0, r0, r3, asr r5
   2fca0:	adcs	r1, r1, r3, asr #31
   2fca4:	and	r5, r1, #-2147483648	; 0x80000000
   2fca8:	bpl	2fcb8 <__assert_fail@plt+0x1e9cc>
   2fcac:	rsbs	ip, ip, #0
   2fcb0:	rscs	r0, r0, #0
   2fcb4:	rsc	r1, r1, #0
   2fcb8:	cmp	r1, #1048576	; 0x100000
   2fcbc:	bcc	2fcfc <__assert_fail@plt+0x1ea10>
   2fcc0:	cmp	r1, #2097152	; 0x200000
   2fcc4:	bcc	2fce4 <__assert_fail@plt+0x1e9f8>
   2fcc8:	lsrs	r1, r1, #1
   2fccc:	rrxs	r0, r0
   2fcd0:	rrx	ip, ip
   2fcd4:	add	r4, r4, #1
   2fcd8:	lsl	r2, r4, #21
   2fcdc:	cmn	r2, #4194304	; 0x400000
   2fce0:	bcs	2fe3c <__assert_fail@plt+0x1eb50>
   2fce4:	cmp	ip, #-2147483648	; 0x80000000
   2fce8:	lsrseq	ip, r0, #1
   2fcec:	adcs	r0, r0, #0
   2fcf0:	adc	r1, r1, r4, lsl #20
   2fcf4:	orr	r1, r1, r5
   2fcf8:	pop	{r4, r5, pc}
   2fcfc:	lsls	ip, ip, #1
   2fd00:	adcs	r0, r0, r0
   2fd04:	adc	r1, r1, r1
   2fd08:	tst	r1, #1048576	; 0x100000
   2fd0c:	sub	r4, r4, #1
   2fd10:	bne	2fce4 <__assert_fail@plt+0x1e9f8>
   2fd14:	teq	r1, #0
   2fd18:	moveq	r1, r0
   2fd1c:	moveq	r0, #0
   2fd20:	clz	r3, r1
   2fd24:	addeq	r3, r3, #32
   2fd28:	sub	r3, r3, #11
   2fd2c:	subs	r2, r3, #32
   2fd30:	bge	2fd54 <__assert_fail@plt+0x1ea68>
   2fd34:	adds	r2, r2, #12
   2fd38:	ble	2fd50 <__assert_fail@plt+0x1ea64>
   2fd3c:	add	ip, r2, #20
   2fd40:	rsb	r2, r2, #12
   2fd44:	lsl	r0, r1, ip
   2fd48:	lsr	r1, r1, r2
   2fd4c:	b	2fd64 <__assert_fail@plt+0x1ea78>
   2fd50:	add	r2, r2, #20
   2fd54:	rsble	ip, r2, #32
   2fd58:	lsl	r1, r1, r2
   2fd5c:	orrle	r1, r1, r0, lsr ip
   2fd60:	lslle	r0, r0, r2
   2fd64:	subs	r4, r4, r3
   2fd68:	addge	r1, r1, r4, lsl #20
   2fd6c:	orrge	r1, r1, r5
   2fd70:	popge	{r4, r5, pc}
   2fd74:	mvn	r4, r4
   2fd78:	subs	r4, r4, #31
   2fd7c:	bge	2fdb8 <__assert_fail@plt+0x1eacc>
   2fd80:	adds	r4, r4, #12
   2fd84:	bgt	2fda0 <__assert_fail@plt+0x1eab4>
   2fd88:	add	r4, r4, #20
   2fd8c:	rsb	r2, r4, #32
   2fd90:	lsr	r0, r0, r4
   2fd94:	orr	r0, r0, r1, lsl r2
   2fd98:	orr	r1, r5, r1, lsr r4
   2fd9c:	pop	{r4, r5, pc}
   2fda0:	rsb	r4, r4, #12
   2fda4:	rsb	r2, r4, #32
   2fda8:	lsr	r0, r0, r2
   2fdac:	orr	r0, r0, r1, lsl r4
   2fdb0:	mov	r1, r5
   2fdb4:	pop	{r4, r5, pc}
   2fdb8:	lsr	r0, r1, r4
   2fdbc:	mov	r1, r5
   2fdc0:	pop	{r4, r5, pc}
   2fdc4:	teq	r4, #0
   2fdc8:	eor	r3, r3, #1048576	; 0x100000
   2fdcc:	eoreq	r1, r1, #1048576	; 0x100000
   2fdd0:	addeq	r4, r4, #1
   2fdd4:	subne	r5, r5, #1
   2fdd8:	b	2fc64 <__assert_fail@plt+0x1e978>
   2fddc:	mvns	ip, r4, asr #21
   2fde0:	mvnsne	ip, r5, asr #21
   2fde4:	beq	2fe4c <__assert_fail@plt+0x1eb60>
   2fde8:	teq	r4, r5
   2fdec:	teqeq	r0, r2
   2fdf0:	beq	2fe04 <__assert_fail@plt+0x1eb18>
   2fdf4:	orrs	ip, r4, r0
   2fdf8:	moveq	r1, r3
   2fdfc:	moveq	r0, r2
   2fe00:	pop	{r4, r5, pc}
   2fe04:	teq	r1, r3
   2fe08:	movne	r1, #0
   2fe0c:	movne	r0, #0
   2fe10:	popne	{r4, r5, pc}
   2fe14:	lsrs	ip, r4, #21
   2fe18:	bne	2fe2c <__assert_fail@plt+0x1eb40>
   2fe1c:	lsls	r0, r0, #1
   2fe20:	adcs	r1, r1, r1
   2fe24:	orrcs	r1, r1, #-2147483648	; 0x80000000
   2fe28:	pop	{r4, r5, pc}
   2fe2c:	adds	r4, r4, #4194304	; 0x400000
   2fe30:	addcc	r1, r1, #1048576	; 0x100000
   2fe34:	popcc	{r4, r5, pc}
   2fe38:	and	r5, r1, #-2147483648	; 0x80000000
   2fe3c:	orr	r1, r5, #2130706432	; 0x7f000000
   2fe40:	orr	r1, r1, #15728640	; 0xf00000
   2fe44:	mov	r0, #0
   2fe48:	pop	{r4, r5, pc}
   2fe4c:	mvns	ip, r4, asr #21
   2fe50:	movne	r1, r3
   2fe54:	movne	r0, r2
   2fe58:	mvnseq	ip, r5, asr #21
   2fe5c:	movne	r3, r1
   2fe60:	movne	r2, r0
   2fe64:	orrs	r4, r0, r1, lsl #12
   2fe68:	orrseq	r5, r2, r3, lsl #12
   2fe6c:	teqeq	r1, r3
   2fe70:	orrne	r1, r1, #524288	; 0x80000
   2fe74:	pop	{r4, r5, pc}
   2fe78:	teq	r0, #0
   2fe7c:	moveq	r1, #0
   2fe80:	bxeq	lr
   2fe84:	push	{r4, r5, lr}
   2fe88:	mov	r4, #1024	; 0x400
   2fe8c:	add	r4, r4, #50	; 0x32
   2fe90:	mov	r5, #0
   2fe94:	mov	r1, #0
   2fe98:	b	2fd14 <__assert_fail@plt+0x1ea28>
   2fe9c:	teq	r0, #0
   2fea0:	moveq	r1, #0
   2fea4:	bxeq	lr
   2fea8:	push	{r4, r5, lr}
   2feac:	mov	r4, #1024	; 0x400
   2feb0:	add	r4, r4, #50	; 0x32
   2feb4:	ands	r5, r0, #-2147483648	; 0x80000000
   2feb8:	rsbmi	r0, r0, #0
   2febc:	mov	r1, #0
   2fec0:	b	2fd14 <__assert_fail@plt+0x1ea28>
   2fec4:	lsls	r2, r0, #1
   2fec8:	asr	r1, r2, #3
   2fecc:	rrx	r1, r1
   2fed0:	lsl	r0, r2, #28
   2fed4:	andsne	r3, r2, #-16777216	; 0xff000000
   2fed8:	teqne	r3, #-16777216	; 0xff000000
   2fedc:	eorne	r1, r1, #939524096	; 0x38000000
   2fee0:	bxne	lr
   2fee4:	bics	r2, r2, #-16777216	; 0xff000000
   2fee8:	bxeq	lr
   2feec:	teq	r3, #-16777216	; 0xff000000
   2fef0:	orreq	r1, r1, #524288	; 0x80000
   2fef4:	bxeq	lr
   2fef8:	push	{r4, r5, lr}
   2fefc:	mov	r4, #896	; 0x380
   2ff00:	and	r5, r1, #-2147483648	; 0x80000000
   2ff04:	bic	r1, r1, #-2147483648	; 0x80000000
   2ff08:	b	2fd14 <__assert_fail@plt+0x1ea28>
   2ff0c:	orrs	r2, r0, r1
   2ff10:	bxeq	lr
   2ff14:	push	{r4, r5, lr}
   2ff18:	mov	r5, #0
   2ff1c:	b	2ff3c <__assert_fail@plt+0x1ec50>
   2ff20:	orrs	r2, r0, r1
   2ff24:	bxeq	lr
   2ff28:	push	{r4, r5, lr}
   2ff2c:	ands	r5, r1, #-2147483648	; 0x80000000
   2ff30:	bpl	2ff3c <__assert_fail@plt+0x1ec50>
   2ff34:	rsbs	r0, r0, #0
   2ff38:	rsc	r1, r1, #0
   2ff3c:	mov	r4, #1024	; 0x400
   2ff40:	add	r4, r4, #50	; 0x32
   2ff44:	lsrs	ip, r1, #22
   2ff48:	beq	2fcb8 <__assert_fail@plt+0x1e9cc>
   2ff4c:	mov	r2, #3
   2ff50:	lsrs	ip, ip, #3
   2ff54:	addne	r2, r2, #3
   2ff58:	lsrs	ip, ip, #3
   2ff5c:	addne	r2, r2, #3
   2ff60:	add	r2, r2, ip, lsr #3
   2ff64:	rsb	r3, r2, #32
   2ff68:	lsl	ip, r0, r3
   2ff6c:	lsr	r0, r0, r2
   2ff70:	orr	r0, r0, r1, lsl r3
   2ff74:	lsr	r1, r1, r2
   2ff78:	add	r4, r4, r2
   2ff7c:	b	2fcb8 <__assert_fail@plt+0x1e9cc>
   2ff80:	cmp	r3, #0
   2ff84:	cmpeq	r2, #0
   2ff88:	bne	2ffa0 <__assert_fail@plt+0x1ecb4>
   2ff8c:	cmp	r1, #0
   2ff90:	cmpeq	r0, #0
   2ff94:	mvnne	r1, #0
   2ff98:	mvnne	r0, #0
   2ff9c:	b	2ffbc <__assert_fail@plt+0x1ecd0>
   2ffa0:	sub	sp, sp, #8
   2ffa4:	push	{sp, lr}
   2ffa8:	bl	30010 <__assert_fail@plt+0x1ed24>
   2ffac:	ldr	lr, [sp, #4]
   2ffb0:	add	sp, sp, #8
   2ffb4:	pop	{r2, r3}
   2ffb8:	bx	lr
   2ffbc:	push	{r1, lr}
   2ffc0:	mov	r0, #8
   2ffc4:	bl	10fec <raise@plt>
   2ffc8:	pop	{r1, pc}
   2ffcc:	andeq	r0, r0, r0
   2ffd0:	vmov	d6, r0, r1
   2ffd4:	vldr	d7, [pc, #36]	; 30000 <__assert_fail@plt+0x1ed14>
   2ffd8:	vldr	d5, [pc, #40]	; 30008 <__assert_fail@plt+0x1ed1c>
   2ffdc:	vmul.f64	d7, d6, d7
   2ffe0:	vcvt.u32.f64	s14, d7
   2ffe4:	vcvt.f64.u32	d4, s14
   2ffe8:	vmov	r1, s14
   2ffec:	vmls.f64	d6, d4, d5
   2fff0:	vcvt.u32.f64	s15, d6
   2fff4:	vmov	r0, s15
   2fff8:	bx	lr
   2fffc:	nop			; (mov r0, r0)
   30000:	andeq	r0, r0, r0
   30004:	ldclcc	0, cr0, [r0]
   30008:	andeq	r0, r0, r0
   3000c:	mvnsmi	r0, r0
   30010:	cmp	r1, r3
   30014:	cmpeq	r0, r2
   30018:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3001c:	mov	r4, r0
   30020:	movcc	r0, #0
   30024:	mov	r5, r1
   30028:	ldr	lr, [sp, #36]	; 0x24
   3002c:	movcc	r1, r0
   30030:	bcc	3012c <__assert_fail@plt+0x1ee40>
   30034:	cmp	r3, #0
   30038:	clzeq	ip, r2
   3003c:	clzne	ip, r3
   30040:	addeq	ip, ip, #32
   30044:	cmp	r5, #0
   30048:	clzeq	r1, r4
   3004c:	addeq	r1, r1, #32
   30050:	clzne	r1, r5
   30054:	sub	ip, ip, r1
   30058:	sub	sl, ip, #32
   3005c:	lsl	r9, r3, ip
   30060:	rsb	fp, ip, #32
   30064:	orr	r9, r9, r2, lsl sl
   30068:	orr	r9, r9, r2, lsr fp
   3006c:	lsl	r8, r2, ip
   30070:	cmp	r5, r9
   30074:	cmpeq	r4, r8
   30078:	movcc	r0, #0
   3007c:	movcc	r1, r0
   30080:	bcc	3009c <__assert_fail@plt+0x1edb0>
   30084:	mov	r0, #1
   30088:	subs	r4, r4, r8
   3008c:	lsl	r1, r0, sl
   30090:	orr	r1, r1, r0, lsr fp
   30094:	lsl	r0, r0, ip
   30098:	sbc	r5, r5, r9
   3009c:	cmp	ip, #0
   300a0:	beq	3012c <__assert_fail@plt+0x1ee40>
   300a4:	lsr	r6, r8, #1
   300a8:	orr	r6, r6, r9, lsl #31
   300ac:	lsr	r7, r9, #1
   300b0:	mov	r2, ip
   300b4:	b	300d8 <__assert_fail@plt+0x1edec>
   300b8:	subs	r3, r4, r6
   300bc:	sbc	r8, r5, r7
   300c0:	adds	r3, r3, r3
   300c4:	adc	r8, r8, r8
   300c8:	adds	r4, r3, #1
   300cc:	adc	r5, r8, #0
   300d0:	subs	r2, r2, #1
   300d4:	beq	300f4 <__assert_fail@plt+0x1ee08>
   300d8:	cmp	r5, r7
   300dc:	cmpeq	r4, r6
   300e0:	bcs	300b8 <__assert_fail@plt+0x1edcc>
   300e4:	adds	r4, r4, r4
   300e8:	adc	r5, r5, r5
   300ec:	subs	r2, r2, #1
   300f0:	bne	300d8 <__assert_fail@plt+0x1edec>
   300f4:	lsr	r3, r4, ip
   300f8:	orr	r3, r3, r5, lsl fp
   300fc:	lsr	r2, r5, ip
   30100:	orr	r3, r3, r5, lsr sl
   30104:	adds	r0, r0, r4
   30108:	mov	r4, r3
   3010c:	lsl	r3, r2, ip
   30110:	orr	r3, r3, r4, lsl sl
   30114:	lsl	ip, r4, ip
   30118:	orr	r3, r3, r4, lsr fp
   3011c:	adc	r1, r1, r5
   30120:	subs	r0, r0, ip
   30124:	mov	r5, r2
   30128:	sbc	r1, r1, r3
   3012c:	cmp	lr, #0
   30130:	strdne	r4, [lr]
   30134:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30138:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3013c:	mov	r7, r0
   30140:	ldr	r6, [pc, #72]	; 30190 <__assert_fail@plt+0x1eea4>
   30144:	ldr	r5, [pc, #72]	; 30194 <__assert_fail@plt+0x1eea8>
   30148:	add	r6, pc, r6
   3014c:	add	r5, pc, r5
   30150:	sub	r6, r6, r5
   30154:	mov	r8, r1
   30158:	mov	r9, r2
   3015c:	bl	10fa8 <fdopen@plt-0x20>
   30160:	asrs	r6, r6, #2
   30164:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   30168:	mov	r4, #0
   3016c:	add	r4, r4, #1
   30170:	ldr	r3, [r5], #4
   30174:	mov	r2, r9
   30178:	mov	r1, r8
   3017c:	mov	r0, r7
   30180:	blx	r3
   30184:	cmp	r6, r4
   30188:	bne	3016c <__assert_fail@plt+0x1ee80>
   3018c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   30190:	andeq	r3, r1, r4, asr #27
   30194:			; <UNDEFINED> instruction: 0x00013dbc
   30198:	bx	lr
   3019c:	ldr	r3, [pc, #12]	; 301b0 <__assert_fail@plt+0x1eec4>
   301a0:	mov	r1, #0
   301a4:	add	r3, pc, r3
   301a8:	ldr	r2, [r3]
   301ac:	b	111d8 <__cxa_atexit@plt>
   301b0:	andeq	r3, r1, r8, ror pc

Disassembly of section .fini:

000301b4 <.fini>:
   301b4:	push	{r3, lr}
   301b8:	pop	{r3, pc}
