// Seed: 437699181
module module_0 ();
  supply1 id_1;
  id_2 :
  assert property (@(posedge id_2) 1'b0)
  else $display(id_2, id_2, id_1, 1);
  wire id_3 = id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  reg  id_8;
  assign id_6 = id_1;
  always @* begin
    id_8 <= id_6;
    if (id_3) disable id_9;
  end
  module_0();
  wire id_10;
  assign id_8 = (1);
  wire id_11;
  id_12(
      .id_0(1), .id_1(1), .id_2(1)
  );
  wire id_13;
  wire id_14;
  id_15(
      .id_0(1), .id_1(id_11), .id_2(1)
  );
endmodule
