{"Source Block": ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@285:295@HdlIdDef", "\n   // Holding buffers for AW and W channels\n   reg                              awvalid_b;\n   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   awaddr_b;\n   reg [2:0]                        awsize_b;\n   reg [7:0]                        awlen_b;\n\n   reg                              wvalid_b;\n   reg [C_M_AXI_DATA_WIDTH-1 : 0]   wdata_b;\n   reg [C_M_AXI_DATA_WIDTH/8-1 : 0] wstrb_b;\n\n"], "Clone Blocks": [["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@283:293", "   //Write Address Channel\n   //--------------------\n\n   // Holding buffers for AW and W channels\n   reg                              awvalid_b;\n   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   awaddr_b;\n   reg [2:0]                        awsize_b;\n   reg [7:0]                        awlen_b;\n\n   reg                              wvalid_b;\n   reg [C_M_AXI_DATA_WIDTH-1 : 0]   wdata_b;\n"], ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@284:294", "   //--------------------\n\n   // Holding buffers for AW and W channels\n   reg                              awvalid_b;\n   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   awaddr_b;\n   reg [2:0]                        awsize_b;\n   reg [7:0]                        awlen_b;\n\n   reg                              wvalid_b;\n   reg [C_M_AXI_DATA_WIDTH-1 : 0]   wdata_b;\n   reg [C_M_AXI_DATA_WIDTH/8-1 : 0] wstrb_b;\n"], ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@287:297", "   reg                              awvalid_b;\n   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   awaddr_b;\n   reg [2:0]                        awsize_b;\n   reg [7:0]                        awlen_b;\n\n   reg                              wvalid_b;\n   reg [C_M_AXI_DATA_WIDTH-1 : 0]   wdata_b;\n   reg [C_M_AXI_DATA_WIDTH/8-1 : 0] wstrb_b;\n\n   wire                             aw_go = axi_awvalid & M_AXI_AWREADY;\n   wire                             w_go  = axi_wvalid & M_AXI_WREADY;\n"], ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@288:298", "   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   awaddr_b;\n   reg [2:0]                        awsize_b;\n   reg [7:0]                        awlen_b;\n\n   reg                              wvalid_b;\n   reg [C_M_AXI_DATA_WIDTH-1 : 0]   wdata_b;\n   reg [C_M_AXI_DATA_WIDTH/8-1 : 0] wstrb_b;\n\n   wire                             aw_go = axi_awvalid & M_AXI_AWREADY;\n   wire                             w_go  = axi_wvalid & M_AXI_WREADY;\n   \n"]], "Diff Content": {"Delete": [[290, "      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & axi_wvalid & M_AXI_WREADY)\n"]], "Add": []}}