
AVRASM ver. 2.2.8  C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm Thu Oct 26 01:09:03 2023

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m2560def.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(1): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Constants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/FunctionModules_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/AVRModules_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(4): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/GadgetModules_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Config.inc(106): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m2560def.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Relative.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(18): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors.inc(28): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors640_1280_1281_2560_2561.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(20): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Macros.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(21): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Time_Cycles.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(25): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/FunctionModules.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(26): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/AVRModules.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/AVRModules.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(1): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersConstants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Prescaller/Counter0.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(4): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Prescaller/Counter1.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Prescaller/Counter2.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Prescaller/Counter3.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(7): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Prescaller/Counter4.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(8): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Prescaller/Counter5.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(9): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Prescaller/CountersPrescaller.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(11): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Interrupt/Counter0.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(12): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Interrupt/Counter1.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(13): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Interrupt/Counter2.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(14): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Interrupt/Counter3.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(15): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Interrupt/Counter4.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(16): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Interrupt/Counter5.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(17): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Interrupt/CountersInterrupt.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(19): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/WeveformGenerationMode/Counter0.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(20): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/WeveformGenerationMode/Counter1.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(21): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/WeveformGenerationMode/Counter2.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(22): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/WeveformGenerationMode/Counter3.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(23): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/WeveformGenerationMode/Counter4.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(24): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/WeveformGenerationMode/Counter5.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(25): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/WeveformGenerationMode/CountersWeveformGenerationMode.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(27): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CompareOutputMode/Counter0.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(28): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CompareOutputMode/Counter1.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(29): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CompareOutputMode/Counter2.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(30): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CompareOutputMode/Counter3.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(31): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CompareOutputMode/Counter4.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(32): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CompareOutputMode/Counter5.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(33): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CompareOutputMode/CountersCompareOutputMode.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(35): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/ExternalClockSourceOnT0pin/Counter0.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(36): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/ExternalClockSourceOnT0pin/Counter1.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(37): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/ExternalClockSourceOnT0pin/Counter2.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(38): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/ExternalClockSourceOnT0pin/Counter3.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(39): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/ExternalClockSourceOnT0pin/Counter4.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(40): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/ExternalClockSourceOnT0pin/Counter5.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(41): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/ExternalClockSourceOnT0pin/CountersExternalClockSourceOnT0pin.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(43): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/OffMode/Counter0.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(44): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/OffMode/Counter1.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(45): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/OffMode/Counter2.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(46): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/OffMode/Counter3.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(47): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/OffMode/Counter4.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(48): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/OffMode/Counter5.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(49): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/OffMode/CountersOffMode.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/AVRModules.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Const.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/TWSI_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Times.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(7): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Init.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(8): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_ACK_Check.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(9): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_TwintFlag.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(10): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_ACK_Transmit.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(11): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Start.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(12): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Byte_Transmit.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(13): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Sla.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(14): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Stop.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/AVRModules.inc(13): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCConstants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCPrescalerSelection.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(4): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCInputChannelSelection.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCDigitalInputDisable.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCReferenceSelection.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(7): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCLeftAdjustResult.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(8): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCAutoTriggerSourceSelections.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(9): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCInterrupt.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(11): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCCondition.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(12): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCConversion.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(27): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/GadgetModules.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/GadgetModules.inc(19): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Constants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Labels.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Includes.inc(4): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Write.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Includes.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Read.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(30): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Interrupts.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(31): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Modules_Inits.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm(8): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Reset.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Reset.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Tests.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m2560def.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(1): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Constants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/FunctionModules_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/AVRModules_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(4): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/GadgetModules_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Config.inc(106): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m2560def.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Relative.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(18): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors.inc(28): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Interrupts/Vectors640_1280_1281_2560_2561.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(20): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Macros.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(21): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Time_Cycles.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(25): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/FunctionModules.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(26): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/AVRModules.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/AVRModules.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(1): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersConstants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Prescaller/Counter0.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(4): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Prescaller/Counter1.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Prescaller/Counter2.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Prescaller/Counter3.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(7): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Prescaller/Counter4.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(8): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Prescaller/Counter5.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(9): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Prescaller/CountersPrescaller.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(11): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Interrupt/Counter0.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(12): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Interrupt/Counter1.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(13): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Interrupt/Counter2.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(14): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Interrupt/Counter3.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(15): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Interrupt/Counter4.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(16): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Interrupt/Counter5.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(17): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/Interrupt/CountersInterrupt.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(19): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/WeveformGenerationMode/Counter0.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(20): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/WeveformGenerationMode/Counter1.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(21): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/WeveformGenerationMode/Counter2.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(22): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/WeveformGenerationMode/Counter3.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(23): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/WeveformGenerationMode/Counter4.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(24): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/WeveformGenerationMode/Counter5.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(25): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/WeveformGenerationMode/CountersWeveformGenerationMode.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(27): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CompareOutputMode/Counter0.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(28): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CompareOutputMode/Counter1.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(29): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CompareOutputMode/Counter2.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(30): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CompareOutputMode/Counter3.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(31): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CompareOutputMode/Counter4.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(32): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CompareOutputMode/Counter5.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(33): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CompareOutputMode/CountersCompareOutputMode.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(35): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/ExternalClockSourceOnT0pin/Counter0.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(36): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/ExternalClockSourceOnT0pin/Counter1.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(37): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/ExternalClockSourceOnT0pin/Counter2.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(38): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/ExternalClockSourceOnT0pin/Counter3.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(39): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/ExternalClockSourceOnT0pin/Counter4.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(40): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/ExternalClockSourceOnT0pin/Counter5.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(41): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/ExternalClockSourceOnT0pin/CountersExternalClockSourceOnT0pin.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(43): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/OffMode/Counter0.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(44): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/OffMode/Counter1.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(45): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/OffMode/Counter2.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(46): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/OffMode/Counter3.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(47): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/OffMode/Counter4.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(48): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/OffMode/Counter5.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/CountersIncludes.inc(49): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/Counters/OffMode/CountersOffMode.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/AVRModules.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Const.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Configs/TWSI_Config.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Times.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(7): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Init.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(8): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_ACK_Check.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(9): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_TwintFlag.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(10): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_ACK_Transmit.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(11): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Start.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(12): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Byte_Transmit.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(13): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Sla.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Includes.inc(14): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/TWSI/TWSI_Stop.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/AVRModules.inc(13): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCConstants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCPrescalerSelection.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(4): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCInputChannelSelection.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCDigitalInputDisable.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(6): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCReferenceSelection.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(7): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCLeftAdjustResult.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(8): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCAutoTriggerSourceSelections.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(9): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCInterrupt.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(11): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCCondition.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCIncludes.inc(12): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVRModules/ADC/ADCConversion.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(27): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/GadgetModules.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/GadgetModules.inc(19): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Includes.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Includes.inc(2): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Constants.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Includes.inc(3): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Labels.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Includes.inc(4): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Write.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Includes.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\GadgetModules/PCF8574/PCF8574_Read.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(30): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Interrupts.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Includes.inc(31): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Main/Modules_Inits.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\AVR.asm(8): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Reset.inc'
C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Reset.inc(5): Including file 'C:\Users\gridar\Documents\Atmel Studio\Projects\Microchip_studio\Library\AVR\Tests.inc'
                                 
                                 /*
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #define _M2560DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega2560
                                 #pragma AVRPART ADMIN PART_NAME ATmega2560
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x98
                                 .equ	SIGNATURE_002	= 0x01
                                 
                                 #pragma AVRPART CORE CORE_VERSION V3
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR3	= 0x136	; MEMORY MAPPED
                                 .equ	UBRR3L	= 0x134	; MEMORY MAPPED
                                 .equ	UBRR3H	= 0x135	; MEMORY MAPPED
                                 .equ	UCSR3C	= 0x132	; MEMORY MAPPED
                                 .equ	UCSR3B	= 0x131	; MEMORY MAPPED
                                 .equ	UCSR3A	= 0x130	; MEMORY MAPPED
                                 .equ	OCR5CL	= 0x12c	; MEMORY MAPPED
                                 .equ	OCR5CH	= 0x12d	; MEMORY MAPPED
                                 .equ	OCR5BL	= 0x12a	; MEMORY MAPPED
                                 .equ	OCR5BH	= 0x12b	; MEMORY MAPPED
                                 .equ	OCR5AL	= 0x128	; MEMORY MAPPED
                                 .equ	OCR5AH	= 0x129	; MEMORY MAPPED
                                 .equ	ICR5H	= 0x127	; MEMORY MAPPED
                                 .equ	ICR5L	= 0x126	; MEMORY MAPPED
                                 .equ	TCNT5L	= 0x124	; MEMORY MAPPED
                                 .equ	TCNT5H	= 0x125	; MEMORY MAPPED
                                 .equ	TCCR5C	= 0x122	; MEMORY MAPPED
                                 .equ	TCCR5B	= 0x121	; MEMORY MAPPED
                                 .equ	TCCR5A	= 0x120	; MEMORY MAPPED
                                 .equ	PORTL	= 0x10b	; MEMORY MAPPED
                                 .equ	DDRL	= 0x10a	; MEMORY MAPPED
                                 .equ	PINL	= 0x109	; MEMORY MAPPED
                                 .equ	PORTK	= 0x108	; MEMORY MAPPED
                                 .equ	DDRK	= 0x107	; MEMORY MAPPED
                                 .equ	PINK	= 0x106	; MEMORY MAPPED
                                 .equ	PORTJ	= 0x105	; MEMORY MAPPED
                                 .equ	DDRJ	= 0x104	; MEMORY MAPPED
                                 .equ	PINJ	= 0x103	; MEMORY MAPPED
                                 .equ	PORTH	= 0x102	; MEMORY MAPPED
                                 .equ	DDRH	= 0x101	; MEMORY MAPPED
                                 .equ	PINH	= 0x100	; MEMORY MAPPED
                                 .equ	UDR2	= 0xd6	; MEMORY MAPPED
                                 .equ	UBRR2L	= 0xd4	; MEMORY MAPPED
                                 .equ	UBRR2H	= 0xd5	; MEMORY MAPPED
                                 .equ	UCSR2C	= 0xd2	; MEMORY MAPPED
                                 .equ	UCSR2B	= 0xd1	; MEMORY MAPPED
                                 .equ	UCSR2A	= 0xd0	; MEMORY MAPPED
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR4CL	= 0xac	; MEMORY MAPPED
                                 .equ	OCR4CH	= 0xad	; MEMORY MAPPED
                                 .equ	OCR4BL	= 0xaa	; MEMORY MAPPED
                                 .equ	OCR4BH	= 0xab	; MEMORY MAPPED
                                 .equ	OCR4AL	= 0xa8	; MEMORY MAPPED
                                 .equ	OCR4AH	= 0xa9	; MEMORY MAPPED
                                 .equ	ICR4L	= 0xa6	; MEMORY MAPPED
                                 .equ	ICR4H	= 0xa7	; MEMORY MAPPED
                                 .equ	TCNT4L	= 0xa4	; MEMORY MAPPED
                                 .equ	TCNT4H	= 0xa5	; MEMORY MAPPED
                                 .equ	TCCR4C	= 0xa2	; MEMORY MAPPED
                                 .equ	TCCR4B	= 0xa1	; MEMORY MAPPED
                                 .equ	TCCR4A	= 0xa0	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x9c	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x9d	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x9a	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x9b	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x98	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x99	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x96	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x97	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x94	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x95	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x92	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x91	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x90	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x8c	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x8d	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	DIDR2	= 0x7d	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x75	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x74	; MEMORY MAPPED
                                 .equ	TIMSK5	= 0x73	; MEMORY MAPPED
                                 .equ	TIMSK4	= 0x72	; MEMORY MAPPED
                                 .equ	TIMSK3	= 0x71	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRB	= 0x6a	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR1	= 0x65	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	EIND	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR5	= 0x1a
                                 .equ	TIFR4	= 0x19
                                 .equ	TIFR3	= 0x18
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTG	= 0x14
                                 .equ	DDRG	= 0x13
                                 .equ	PING	= 0x12
                                 .equ	PORTF	= 0x11
                                 .equ	DDRF	= 0x10
                                 .equ	PINF	= 0x0f
                                 .equ	PORTE	= 0x0e
                                 .equ	DDRE	= 0x0d
                                 .equ	PINE	= 0x0c
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	PORTA	= 0x02
                                 .equ	DDRA	= 0x01
                                 .equ	PINA	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 .equ	PORTG5	= 5	; 
                                 .equ	PG5	= 5	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 .equ	DDG5	= 5	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 .equ	PING5	= 5	; 
                                 
                                 
                                 ; ***** PORTH ************************
                                 ; PORTH - PORT H Data Register
                                 .equ	PORTH0	= 0	; PORT H Data Register bit 0
                                 .equ	PH0	= 0	; For compatibility
                                 .equ	PORTH1	= 1	; PORT H Data Register bit 1
                                 .equ	PH1	= 1	; For compatibility
                                 .equ	PORTH2	= 2	; PORT H Data Register bit 2
                                 .equ	PH2	= 2	; For compatibility
                                 .equ	PORTH3	= 3	; PORT H Data Register bit 3
                                 .equ	PH3	= 3	; For compatibility
                                 .equ	PORTH4	= 4	; PORT H Data Register bit 4
                                 .equ	PH4	= 4	; For compatibility
                                 .equ	PORTH5	= 5	; PORT H Data Register bit 5
                                 .equ	PH5	= 5	; For compatibility
                                 .equ	PORTH6	= 6	; PORT H Data Register bit 6
                                 .equ	PH6	= 6	; For compatibility
                                 .equ	PORTH7	= 7	; PORT H Data Register bit 7
                                 .equ	PH7	= 7	; For compatibility
                                 
                                 ; DDRH - PORT H Data Direction Register
                                 .equ	DDH0	= 0	; PORT H Data Direction Register bit 0
                                 .equ	DDH1	= 1	; PORT H Data Direction Register bit 1
                                 .equ	DDH2	= 2	; PORT H Data Direction Register bit 2
                                 .equ	DDH3	= 3	; PORT H Data Direction Register bit 3
                                 .equ	DDH4	= 4	; PORT H Data Direction Register bit 4
                                 .equ	DDH5	= 5	; PORT H Data Direction Register bit 5
                                 .equ	DDH6	= 6	; PORT H Data Direction Register bit 6
                                 .equ	DDH7	= 7	; PORT H Data Direction Register bit 7
                                 
                                 ; PINH - PORT H Input Pins
                                 .equ	PINH0	= 0	; PORT H Input Pins bit 0
                                 .equ	PINH1	= 1	; PORT H Input Pins bit 1
                                 .equ	PINH2	= 2	; PORT H Input Pins bit 2
                                 .equ	PINH3	= 3	; PORT H Input Pins bit 3
                                 .equ	PINH4	= 4	; PORT H Input Pins bit 4
                                 .equ	PINH5	= 5	; PORT H Input Pins bit 5
                                 .equ	PINH6	= 6	; PORT H Input Pins bit 6
                                 .equ	PINH7	= 7	; PORT H Input Pins bit 7
                                 
                                 
                                 ; ***** PORTJ ************************
                                 ; PORTJ - PORT J Data Register
                                 .equ	PORTJ0	= 0	; PORT J Data Register bit 0
                                 .equ	PJ0	= 0	; For compatibility
                                 .equ	PORTJ1	= 1	; PORT J Data Register bit 1
                                 .equ	PJ1	= 1	; For compatibility
                                 .equ	PORTJ2	= 2	; PORT J Data Register bit 2
                                 .equ	PJ2	= 2	; For compatibility
                                 .equ	PORTJ3	= 3	; PORT J Data Register bit 3
                                 .equ	PJ3	= 3	; For compatibility
                                 .equ	PORTJ4	= 4	; PORT J Data Register bit 4
                                 .equ	PJ4	= 4	; For compatibility
                                 .equ	PORTJ5	= 5	; PORT J Data Register bit 5
                                 .equ	PJ5	= 5	; For compatibility
                                 .equ	PORTJ6	= 6	; PORT J Data Register bit 6
                                 .equ	PJ6	= 6	; For compatibility
                                 .equ	PORTJ7	= 7	; PORT J Data Register bit 7
                                 .equ	PJ7	= 7	; For compatibility
                                 
                                 ; DDRJ - PORT J Data Direction Register
                                 .equ	DDJ0	= 0	; PORT J Data Direction Register bit 0
                                 .equ	DDJ1	= 1	; PORT J Data Direction Register bit 1
                                 .equ	DDJ2	= 2	; PORT J Data Direction Register bit 2
                                 .equ	DDJ3	= 3	; PORT J Data Direction Register bit 3
                                 .equ	DDJ4	= 4	; PORT J Data Direction Register bit 4
                                 .equ	DDJ5	= 5	; PORT J Data Direction Register bit 5
                                 .equ	DDJ6	= 6	; PORT J Data Direction Register bit 6
                                 .equ	DDJ7	= 7	; PORT J Data Direction Register bit 7
                                 
                                 ; PINJ - PORT J Input Pins
                                 .equ	PINJ0	= 0	; PORT J Input Pins bit 0
                                 .equ	PINJ1	= 1	; PORT J Input Pins bit 1
                                 .equ	PINJ2	= 2	; PORT J Input Pins bit 2
                                 .equ	PINJ3	= 3	; PORT J Input Pins bit 3
                                 .equ	PINJ4	= 4	; PORT J Input Pins bit 4
                                 .equ	PINJ5	= 5	; PORT J Input Pins bit 5
                                 .equ	PINJ6	= 6	; PORT J Input Pins bit 6
                                 .equ	PINJ7	= 7	; PORT J Input Pins bit 7
                                 
                                 
                                 ; ***** PORTK ************************
                                 ; PORTK - PORT K Data Register
                                 .equ	PORTK0	= 0	; PORT K Data Register bit 0
                                 .equ	PK0	= 0	; For compatibility
                                 .equ	PORTK1	= 1	; PORT K Data Register bit 1
                                 .equ	PK1	= 1	; For compatibility
                                 .equ	PORTK2	= 2	; PORT K Data Register bit 2
                                 .equ	PK2	= 2	; For compatibility
                                 .equ	PORTK3	= 3	; PORT K Data Register bit 3
                                 .equ	PK3	= 3	; For compatibility
                                 .equ	PORTK4	= 4	; PORT K Data Register bit 4
                                 .equ	PK4	= 4	; For compatibility
                                 .equ	PORTK5	= 5	; PORT K Data Register bit 5
                                 .equ	PK5	= 5	; For compatibility
                                 .equ	PORTK6	= 6	; PORT K Data Register bit 6
                                 .equ	PK6	= 6	; For compatibility
                                 .equ	PORTK7	= 7	; PORT K Data Register bit 7
                                 .equ	PK7	= 7	; For compatibility
                                 
                                 ; DDRK - PORT K Data Direction Register
                                 .equ	DDK0	= 0	; PORT K Data Direction Register bit 0
                                 .equ	DDK1	= 1	; PORT K Data Direction Register bit 1
                                 .equ	DDK2	= 2	; PORT K Data Direction Register bit 2
                                 .equ	DDK3	= 3	; PORT K Data Direction Register bit 3
                                 .equ	DDK4	= 4	; PORT K Data Direction Register bit 4
                                 .equ	DDK5	= 5	; PORT K Data Direction Register bit 5
                                 .equ	DDK6	= 6	; PORT K Data Direction Register bit 6
                                 .equ	DDK7	= 7	; PORT K Data Direction Register bit 7
                                 
                                 ; PINK - PORT K Input Pins
                                 .equ	PINK0	= 0	; PORT K Input Pins bit 0
                                 .equ	PINK1	= 1	; PORT K Input Pins bit 1
                                 .equ	PINK2	= 2	; PORT K Input Pins bit 2
                                 .equ	PINK3	= 3	; PORT K Input Pins bit 3
                                 .equ	PINK4	= 4	; PORT K Input Pins bit 4
                                 .equ	PINK5	= 5	; PORT K Input Pins bit 5
                                 .equ	PINK6	= 6	; PORT K Input Pins bit 6
                                 .equ	PINK7	= 7	; PORT K Input Pins bit 7
                                 
                                 
                                 ; ***** PORTL ************************
                                 ; PORTL - PORT L Data Register
                                 .equ	PORTL0	= 0	; PORT L Data Register bit 0
                                 .equ	PL0	= 0	; For compatibility
                                 .equ	PORTL1	= 1	; PORT L Data Register bit 1
                                 .equ	PL1	= 1	; For compatibility
                                 .equ	PORTL2	= 2	; PORT L Data Register bit 2
                                 .equ	PL2	= 2	; For compatibility
                                 .equ	PORTL3	= 3	; PORT L Data Register bit 3
                                 .equ	PL3	= 3	; For compatibility
                                 .equ	PORTL4	= 4	; PORT L Data Register bit 4
                                 .equ	PL4	= 4	; For compatibility
                                 .equ	PORTL5	= 5	; PORT L Data Register bit 5
                                 .equ	PL5	= 5	; For compatibility
                                 .equ	PORTL6	= 6	; PORT L Data Register bit 6
                                 .equ	PL6	= 6	; For compatibility
                                 .equ	PORTL7	= 7	; PORT L Data Register bit 7
                                 .equ	PL7	= 7	; For compatibility
                                 
                                 ; DDRL - PORT L Data Direction Register
                                 .equ	DDL0	= 0	; PORT L Data Direction Register bit 0
                                 .equ	DDL1	= 1	; PORT L Data Direction Register bit 1
                                 .equ	DDL2	= 2	; PORT L Data Direction Register bit 2
                                 .equ	DDL3	= 3	; PORT L Data Direction Register bit 3
                                 .equ	DDL4	= 4	; PORT L Data Direction Register bit 4
                                 .equ	DDL5	= 5	; PORT L Data Direction Register bit 5
                                 .equ	DDL6	= 6	; PORT L Data Direction Register bit 6
                                 .equ	DDL7	= 7	; PORT L Data Direction Register bit 7
                                 
                                 ; PINL - PORT L Input Pins
                                 .equ	PINL0	= 0	; PORT L Input Pins bit 0
                                 .equ	PINL1	= 1	; PORT L Input Pins bit 1
                                 .equ	PINL2	= 2	; PORT L Input Pins bit 2
                                 .equ	PINL3	= 3	; PORT L Input Pins bit 3
                                 .equ	PINL4	= 4	; PORT L Input Pins bit 4
                                 .equ	PINL5	= 5	; PORT L Input Pins bit 5
                                 .equ	PINL6	= 6	; PORT L Input Pins bit 6
                                 .equ	PINL7	= 7	; PORT L Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** TIMER_COUNTER_5 **************
                                 ; TIMSK5 - Timer/Counter5 Interrupt Mask Register
                                 .equ	TOIE5	= 0	; Timer/Counter5 Overflow Interrupt Enable
                                 .equ	OCIE5A	= 1	; Timer/Counter5 Output Compare A Match Interrupt Enable
                                 .equ	OCIE5B	= 2	; Timer/Counter5 Output Compare B Match Interrupt Enable
                                 .equ	OCIE5C	= 3	; Timer/Counter5 Output Compare C Match Interrupt Enable
                                 .equ	ICIE5	= 5	; Timer/Counter5 Input Capture Interrupt Enable
                                 
                                 ; TIFR5 - Timer/Counter5 Interrupt Flag register
                                 .equ	TOV5	= 0	; Timer/Counter5 Overflow Flag
                                 .equ	OCF5A	= 1	; Output Compare Flag 5A
                                 .equ	OCF5B	= 2	; Output Compare Flag 5B
                                 .equ	OCF5C	= 3	; Output Compare Flag 5C
                                 .equ	ICF5	= 5	; Input Capture Flag 5
                                 
                                 ; TCCR5A - Timer/Counter5 Control Register A
                                 .equ	WGM50	= 0	; Waveform Generation Mode
                                 .equ	WGM51	= 1	; Waveform Generation Mode
                                 .equ	COM5C0	= 2	; Compare Output Mode 5C, bit 0
                                 .equ	COM5C1	= 3	; Compare Output Mode 5C, bit 1
                                 .equ	COM5B0	= 4	; Compare Output Mode 5B, bit 0
                                 .equ	COM5B1	= 5	; Compare Output Mode 5B, bit 1
                                 .equ	COM5A0	= 6	; Compare Output Mode 5A, bit 0
                                 .equ	COM5A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR5B - Timer/Counter5 Control Register B
                                 .equ	CS50	= 0	; Prescaler source of Timer/Counter 5
                                 .equ	CS51	= 1	; Prescaler source of Timer/Counter 5
                                 .equ	CS52	= 2	; Prescaler source of Timer/Counter 5
                                 .equ	WGM52	= 3	; Waveform Generation Mode
                                 .equ	WGM53	= 4	; Waveform Generation Mode
                                 .equ	ICES5	= 6	; Input Capture 5 Edge Select
                                 .equ	ICNC5	= 7	; Input Capture 5 Noise Canceler
                                 
                                 ; TCCR5C - Timer/Counter 5 Control Register C
                                 .equ	FOC5C	= 5	; Force Output Compare 5C
                                 .equ	FOC5B	= 6	; Force Output Compare 5B
                                 .equ	FOC5A	= 7	; Force Output Compare 5A
                                 
                                 ; ICR5H - Timer/Counter5 Input Capture Register High Byte
                                 .equ	ICR5H0	= 0	; Timer/Counter5 Input Capture Register High Byte bit 0
                                 .equ	ICR5H1	= 1	; Timer/Counter5 Input Capture Register High Byte bit 1
                                 .equ	ICR5H2	= 2	; Timer/Counter5 Input Capture Register High Byte bit 2
                                 .equ	ICR5H3	= 3	; Timer/Counter5 Input Capture Register High Byte bit 3
                                 .equ	ICR5H4	= 4	; Timer/Counter5 Input Capture Register High Byte bit 4
                                 .equ	ICR5H5	= 5	; Timer/Counter5 Input Capture Register High Byte bit 5
                                 .equ	ICR5H6	= 6	; Timer/Counter5 Input Capture Register High Byte bit 6
                                 .equ	ICR5H7	= 7	; Timer/Counter5 Input Capture Register High Byte bit 7
                                 
                                 ; ICR5L - Timer/Counter5 Input Capture Register Low Byte
                                 .equ	ICR5L0	= 0	; Timer/Counter5 Input Capture Register Low Byte bit 0
                                 .equ	ICR5L1	= 1	; Timer/Counter5 Input Capture Register Low Byte bit 1
                                 .equ	ICR5L2	= 2	; Timer/Counter5 Input Capture Register Low Byte bit 2
                                 .equ	ICR5L3	= 3	; Timer/Counter5 Input Capture Register Low Byte bit 3
                                 .equ	ICR5L4	= 4	; Timer/Counter5 Input Capture Register Low Byte bit 4
                                 .equ	ICR5L5	= 5	; Timer/Counter5 Input Capture Register Low Byte bit 5
                                 .equ	ICR5L6	= 6	; Timer/Counter5 Input Capture Register Low Byte bit 6
                                 .equ	ICR5L7	= 7	; Timer/Counter5 Input Capture Register Low Byte bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_4 **************
                                 ; TIMSK4 - Timer/Counter4 Interrupt Mask Register
                                 .equ	TOIE4	= 0	; Timer/Counter4 Overflow Interrupt Enable
                                 .equ	OCIE4A	= 1	; Timer/Counter4 Output Compare A Match Interrupt Enable
                                 .equ	OCIE4B	= 2	; Timer/Counter4 Output Compare B Match Interrupt Enable
                                 .equ	OCIE4C	= 3	; Timer/Counter4 Output Compare C Match Interrupt Enable
                                 .equ	ICIE4	= 5	; Timer/Counter4 Input Capture Interrupt Enable
                                 
                                 ; TIFR4 - Timer/Counter4 Interrupt Flag register
                                 .equ	TOV4	= 0	; Timer/Counter4 Overflow Flag
                                 .equ	OCF4A	= 1	; Output Compare Flag 4A
                                 .equ	OCF4B	= 2	; Output Compare Flag 4B
                                 .equ	OCF4C	= 3	; Output Compare Flag 4C
                                 .equ	ICF4	= 5	; Input Capture Flag 4
                                 
                                 ; TCCR4A - Timer/Counter4 Control Register A
                                 .equ	WGM40	= 0	; Waveform Generation Mode
                                 .equ	WGM41	= 1	; Waveform Generation Mode
                                 .equ	COM4C0	= 2	; Compare Output Mode 4C, bit 0
                                 .equ	COM4C1	= 3	; Compare Output Mode 4C, bit 1
                                 .equ	COM4B0	= 4	; Compare Output Mode 4B, bit 0
                                 .equ	COM4B1	= 5	; Compare Output Mode 4B, bit 1
                                 .equ	COM4A0	= 6	; Compare Output Mode 4A, bit 0
                                 .equ	COM4A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR4B - Timer/Counter4 Control Register B
                                 .equ	CS40	= 0	; Prescaler source of Timer/Counter 4
                                 .equ	CS41	= 1	; Prescaler source of Timer/Counter 4
                                 .equ	CS42	= 2	; Prescaler source of Timer/Counter 4
                                 .equ	WGM42	= 3	; Waveform Generation Mode
                                 .equ	WGM43	= 4	; Waveform Generation Mode
                                 .equ	ICES4	= 6	; Input Capture 4 Edge Select
                                 .equ	ICNC4	= 7	; Input Capture 4 Noise Canceler
                                 
                                 ; TCCR4C - Timer/Counter 4 Control Register C
                                 .equ	FOC4C	= 5	; Force Output Compare 4C
                                 .equ	FOC4B	= 6	; Force Output Compare 4B
                                 .equ	FOC4A	= 7	; Force Output Compare 4A
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; TIMSK3 - Timer/Counter3 Interrupt Mask Register
                                 .equ	TOIE3	= 0	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3A	= 1	; Timer/Counter3 Output Compare A Match Interrupt Enable
                                 .equ	OCIE3B	= 2	; Timer/Counter3 Output Compare B Match Interrupt Enable
                                 .equ	OCIE3C	= 3	; Timer/Counter3 Output Compare C Match Interrupt Enable
                                 .equ	ICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; TIFR3 - Timer/Counter3 Interrupt Flag register
                                 .equ	TOV3	= 0	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3A	= 1	; Output Compare Flag 3A
                                 .equ	OCF3B	= 2	; Output Compare Flag 3B
                                 .equ	OCF3C	= 3	; Output Compare Flag 3C
                                 .equ	ICF3	= 5	; Input Capture Flag 3
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode
                                 .equ	WGM31	= 1	; Waveform Generation Mode
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Compare Output Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Prescaler source of Timer/Counter 3
                                 .equ	CS31	= 1	; Prescaler source of Timer/Counter 3
                                 .equ	CS32	= 2	; Prescaler source of Timer/Counter 3
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3 Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter 3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare 3C
                                 .equ	FOC3B	= 6	; Force Output Compare 3B
                                 .equ	FOC3A	= 7	; Force Output Compare 3A
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	OCIE1C	= 3	; Timer/Counter1 Output Compare C Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter1 Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	OCF1C	= 3	; Output Compare Flag 1C
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Output Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter 1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare 1C
                                 .equ	FOC1B	= 6	; Force Output Compare 1B
                                 .equ	FOC1A	= 7	; Force Output Compare 1A
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW00	= 0	; Wait state select bit lower page
                                 .equ	SRW01	= 1	; Wait state select bit lower page
                                 .equ	SRW10	= 2	; Wait state select bit upper page
                                 .equ	SRW11	= 3	; Wait state select bit upper page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 .equ	RAMPZ1	= 1	; RAM Page Z Select Register Bit 1
                                 
                                 ; EIND - Extended Indirect Register
                                 .equ	EIND0	= 0	; Bit 0
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR1 - Power Reduction Register1
                                 .equ	PRUSART1	= 0	; Power Reduction USART1
                                 .equ	PRUSART2	= 1	; Power Reduction USART2
                                 .equ	PRUSART3	= 2	; Power Reduction USART3
                                 .equ	PRTIM3	= 3	; Power Reduction Timer/Counter3
                                 .equ	PRTIM4	= 4	; Power Reduction Timer/Counter4
                                 .equ	PRTIM5	= 5	; Power Reduction Timer/Counter5
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	MUX5	= 3	; Analog Channel and Gain Selection Bits
                                 ;.equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 .equ	ADC6D	= 6	; 
                                 .equ	ADC7D	= 7	; 
                                 
                                 ; DIDR2 - Digital Input Disable Register
                                 .equ	ADC8D	= 0	; 
                                 .equ	ADC9D	= 1	; 
                                 .equ	ADC10D	= 2	; 
                                 .equ	ADC11D	= 3	; 
                                 .equ	ADC12D	= 4	; 
                                 .equ	ADC13D	= 5	; 
                                 .equ	ADC14D	= 6	; 
                                 .equ	ADC15D	= 7	; 
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** USART2 ***********************
                                 ; UDR2 - USART I/O Data Register
                                 .equ	UDR2_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR2_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR2_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR2_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR2_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR2_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR2_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR2A - USART Control and Status Register A
                                 .equ	MPCM2	= 0	; Multi-processor Communication Mode
                                 .equ	U2X2	= 1	; Double the USART transmission speed
                                 .equ	UPE2	= 2	; Parity Error
                                 .equ	DOR2	= 3	; Data overRun
                                 .equ	FE2	= 4	; Framing Error
                                 .equ	UDRE2	= 5	; USART Data Register Empty
                                 .equ	TXC2	= 6	; USART Transmitt Complete
                                 .equ	RXC2	= 7	; USART Receive Complete
                                 
                                 ; UCSR2B - USART Control and Status Register B
                                 .equ	TXB82	= 0	; Transmit Data Bit 8
                                 .equ	RXB82	= 1	; Receive Data Bit 8
                                 .equ	UCSZ22	= 2	; Character Size
                                 .equ	TXEN2	= 3	; Transmitter Enable
                                 .equ	RXEN2	= 4	; Receiver Enable
                                 .equ	UDRIE2	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE2	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE2	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR2C - USART Control and Status Register C
                                 .equ	UCPOL2	= 0	; Clock Polarity
                                 .equ	UCSZ20	= 1	; Character Size
                                 .equ	UCSZ21	= 2	; Character Size
                                 .equ	USBS2	= 3	; Stop Bit Select
                                 .equ	UPM20	= 4	; Parity Mode Bit 0
                                 .equ	UPM21	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL20	= 6	; USART Mode Select
                                 .equ	UMSEL21	= 7	; USART Mode Select
                                 
                                 ; UBRR2H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR2L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART3 ***********************
                                 ; UDR3 - USART I/O Data Register
                                 .equ	UDR3_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR3_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR3_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR3_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR3_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR3_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR3_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR3A - USART Control and Status Register A
                                 .equ	MPCM3	= 0	; Multi-processor Communication Mode
                                 .equ	U2X3	= 1	; Double the USART transmission speed
                                 .equ	UPE3	= 2	; Parity Error
                                 .equ	DOR3	= 3	; Data overRun
                                 .equ	FE3	= 4	; Framing Error
                                 .equ	UDRE3	= 5	; USART Data Register Empty
                                 .equ	TXC3	= 6	; USART Transmitt Complete
                                 .equ	RXC3	= 7	; USART Receive Complete
                                 
                                 ; UCSR3B - USART Control and Status Register B
                                 .equ	TXB83	= 0	; Transmit Data Bit 8
                                 .equ	RXB83	= 1	; Receive Data Bit 8
                                 .equ	UCSZ32	= 2	; Character Size
                                 .equ	TXEN3	= 3	; Transmitter Enable
                                 .equ	RXEN3	= 4	; Receiver Enable
                                 .equ	UDRIE3	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE3	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE3	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR3C - USART Control and Status Register C
                                 .equ	UCPOL3	= 0	; Clock Polarity
                                 .equ	UCSZ30	= 1	; Character Size
                                 .equ	UCSZ31	= 2	; Character Size
                                 .equ	USBS3	= 3	; Stop Bit Select
                                 .equ	UPM30	= 4	; Parity Mode Bit 0
                                 .equ	UPM31	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL30	= 6	; USART Mode Select
                                 .equ	UMSEL31	= 7	; USART Mode Select
                                 
                                 ; UBRR3H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR3L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1ffff	; Note: Word address
                                 .equ	IOEND	= 0x01ff
                                 .equ	SRAM_START	= 0x0200
                                 .equ	SRAM_SIZE	= 8192
                                 .equ	RAMEND	= 0x21ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 262144
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 8192
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1f000
                                 .equ	NRWW_STOP_ADDR	= 0x1ffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1efff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0x1fe00
                                 .equ	SECONDBOOTSTART	= 0x1fc00
                                 .equ	THIRDBOOTSTART	= 0x1f800
                                 .equ	FOURTHBOOTSTART	= 0x1f000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	PCI0addr	= 0x0012	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0014	; Pin Change Interrupt Request 1
                                 .equ	PCI2addr	= 0x0016	; Pin Change Interrupt Request 2
                                 .equ	WDTaddr	= 0x0018	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x001a	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x001c	; Timer/Counter2 Compare Match B
                                 .equ	OVF2addr	= 0x001e	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0020	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0022	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0024	; Timer/Counter1 Compare Match B
                                 .equ	OC1Caddr	= 0x0026	; Timer/Counter1 Compare Match C
                                 .equ	OVF1addr	= 0x0028	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x002a	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x002c	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x002e	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0030	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0032	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0034	; USART0 Data register Empty
                                 .equ	UTXC0addr	= 0x0036	; USART0, Tx Complete
                                 .equ	ACIaddr	= 0x0038	; Analog Comparator
                                 .equ	ADCCaddr	= 0x003a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x003c	; EEPROM Ready
                                 .equ	ICP3addr	= 0x003e	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0040	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0042	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0044	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x0046	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x0048	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x004a	; USART1 Data register Empty
                                 .equ	UTXC1addr	= 0x004c	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x004e	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0050	; Store Program Memory Read
                                 .equ	ICP4addr	= 0x0052	; Timer/Counter4 Capture Event
                                 .equ	OC4Aaddr	= 0x0054	; Timer/Counter4 Compare Match A
                                 .equ	OC4Baddr	= 0x0056	; Timer/Counter4 Compare Match B
                                 .equ	OC4Caddr	= 0x0058	; Timer/Counter4 Compare Match C
                                 .equ	OVF4addr	= 0x005a	; Timer/Counter4 Overflow
                                 .equ	ICP5addr	= 0x005c	; Timer/Counter5 Capture Event
                                 .equ	OC5Aaddr	= 0x005e	; Timer/Counter5 Compare Match A
                                 .equ	OC5Baddr	= 0x0060	; Timer/Counter5 Compare Match B
                                 .equ	OC5Caddr	= 0x0062	; Timer/Counter5 Compare Match C
                                 .equ	OVF5addr	= 0x0064	; Timer/Counter5 Overflow
                                 .equ	URXC2addr	= 0x0066	; USART2, Rx Complete
                                 .equ	UDRE2addr	= 0x0068	; USART2 Data register Empty
                                 .equ	UTXC2addr	= 0x006a	; USART2, Tx Complete
                                 .equ	URXC3addr	= 0x006c	; USART3, Rx Complete
                                 .equ	UDRE3addr	= 0x006e	; USART3 Data register Empty
                                 .equ	UTXC3addr	= 0x0070	; USART3, Tx Complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 114	; size in words
                                 
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 * AVR Modules
                                 */
                                 
                                 .include "Main/Includes.inc"
                                 
                                 
                                 *      
                                 */
                                 
                                 .equ All			= 'a'
                                 .equ Enable			= 'b'
                                 .equ Disable		= 'c'
                                 .equ Right			= 'c'
                                 .equ Left			= 'd'
                                 .equ Null			= 'e'
                                 .equ On				= 'f'
                                 .equ Off			= 'g'
                                 .equ Zero			= 'h'
                                 .equ One			= 'i'
                                 .equ Two			= 'j'
                                 .equ Normal			= 'k'
                                 .equ Double			= 'l'
                                 .equ LowLevel		= 'm'
                                 .equ AnyEdge		= 'n'
                                 .equ FallingEdge	= 'o'
                                 .equ RisingEdge		= 'p'
                                 .equ GND			= 'q'
                                 .include "Configs/FunctionModules_Config.inc"
                                 
                                 //#define CRC_Calculate_Module
                                 .include "Configs/AVRModules_Config.inc"
                                 
                                 //#define ExternalInterrupts_Module
                                 //#define OneWire_Module
                                 #define TWSI_Module
                                 //#define USART_Module
                                 .include "Configs/GadgetModules_Config.inc"
                                 
                                 //#define HD44780U_Module
                                 //#define NTC3950_100K_Module
                                 #define PCF8574_Module
                                 //#define PCF8575_Module
                                 //#define RotaryEncoder_Module
                                 .include "Config.inc"
                                 
                                 .equ ATmegaFREQ = 16000000		;    
                                 
                                 //-------------------------------------------------------------
                                 //   ,      
                                 //  
                                 
                                 
                                 
                                 //----------------------------------------------------
                                 //  
                                 
                                 //.include	"m8Adef.inc"
                                 //.include	"m8def.inc"
                                 //.include	"m8HVAdef.inc"
                                 //.include	"m8U2def.inc"
                                 //.include	"m16Adef.inc"
                                 //.include	"m16def.inc"
                                 //.include	"m16HVAdef.inc"
                                 //.include	"m16HVBdef.inc"
                                 //.include	"m16HVBrevBdef.inc"
                                 //.include	"m16M1def.inc"
                                 //.include	"m16U2def.inc"
                                 //.include	"m16U4def.inc"
                                 //.include	"m32Adef.inc"
                                 //.include	"m32C1def.inc"
                                 //.include	"m32def.inc"
                                 //.include	"m32HVBdef.inc"
                                 //.include	"m32HVBrevBdef.inc"
                                 //.include	"m32M1def.inc"
                                 //.include	"m32U2def.inc"
                                 //.include	"m32U4def.inc"
                                 //.include	"m48Adef.inc"
                                 //.include	"m48def.inc"
                                 //.include	"m48PAdef.inc"
                                 //.include	"m48PBdef.inc"
                                 //.include	"m48Pdef.inc"
                                 //.include	"m64Adef.inc"
                                 //.include	"m64C1def.inc"
                                 //.include	"m64def.inc"
                                 //.include	"m64HVE2def.inc"
                                 //.include	"m64M1def.inc"
                                 //.include	"m64RFR2def.inc"
                                 //.include	"m88Adef.inc"
                                 //.include	"m88def.inc"
                                 //.include	"m88PAdef.inc"
                                 //.include	"m88PBdef.inc"
                                 //.include	"m88Pdef.inc"
                                 //.include	"m128Adef.inc"
                                 //.include	"m128def.inc"
                                 //.include	"m128RFA1def.inc"
                                 //.include	"m128RFR2def.inc"
                                 //.include	"m162def.inc"
                                 //.include	"m164Adef.inc"
                                 //.include	"m164PAdef.inc"
                                 //.include	"m164Pdef.inc"
                                 //.include	"m165Adef.inc"
                                 //.include	"m165PAdef.inc"
                                 //.include	"m165Pdef.inc"
                                 //.include	"m168Adef.inc"
                                 //.include	"m168def.inc"
                                 //.include	"m168PAdef.inc"
                                 //.include	"m168PBdef.inc"
                                 //.include	"m168Pdef.inc"
                                 //.include	"m169Adef.inc"
                                 //.include	"m169PAdef.inc"
                                 //.include	"m169Pdef.inc"
                                 //.include	"m256RFR2def.inc"
                                 //.include	"m324Adef.inc"
                                 //.include	"m324PAdef.inc"
                                 //.include	"m324PBdef.inc"
                                 //.include	"m324Pdef.inc"
                                 //.include	"m325Adef.inc"
                                 //.include	"m325def.inc"
                                 //.include	"m325PAdef.inc"
                                 //.include	"m325Pdef.inc"
                                 //.include	"m328def.inc"
                                 //.include	"m328PBdef.inc"
                                 //.include	"m328Pdef.inc"
                                 //.include	"m329Adef.inc"
                                 //.include	"m329def.inc"
                                 //.include	"m329PAdef.inc"
                                 //.include	"m329Pdef.inc"
                                 //.include	"m406def.inc"
                                 //.include	"m640def.inc"
                                 //.include	"m644Adef.inc"
                                 //.include	"m644def.inc"
                                 //.include	"m644PAdef.inc"
                                 //.include	"m644Pdef.inc"
                                 //.include	"m644RFR2def.inc"
                                 //.include	"m645Adef.inc"
                                 //.include	"m645def.inc"
                                 //.include	"m645Pdef.inc"
                                 //.include	"m649Adef.inc"
                                 //.include	"m649def.inc"
                                 //.include	"m649Pdef.inc"
                                 //.include	"m808def.inc"
                                 //.include	"m809def.inc"
                                 //.include	"m1280def.inc"
                                 //.include	"m1281def.inc"
                                 //.include	"m1284def.inc"
                                 //.include	"m1284Pdef.inc"
                                 //.include	"m1284RFR2def.inc"
                                 //.include	"m1608def.inc"
                                 //.include	"m1609def.inc"
                                 .include	"m2560def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 //.include	"m2561def.inc"
                                 //.include	"m2564RFR2def.inc"
                                 //.include	"m3208def.inc"
                                 //.include	"m3209def.inc"
                                 //.include	"m3250Adef.inc"
                                 //.include	"m3250def.inc"
                                 //.include	"m3250PAdef.inc"
                                 //.include	"m3250Pdef.inc"
                                 //.include	"m3290Adef.inc"
                                 //.include	"m3290def.inc"
                                 //.include	"m3290PAdef.inc"
                                 //.include	"m3290Pdef.inc"
                                 //.include	"m4808def.inc"
                                 //.include	"m4809def.inc"
                                 //.include	"m6450Adef.inc"
                                 //.include	"m6450def.inc"
                                 //.include	"m6450Pdef.inc"
                                 //.include	"m6490Adef.inc"
                                 //.include	"m6490def.inc"
                                 //.include	"m6490Pdef.inc"
                                 //.include	"m8515def.inc"
                                 //.include	"m8535def.inc"
                                 
                                 
                                 
                                 .include "Main/Relative.inc"
                                 
                                 * !!!!!!!!!!!!!!!!!!!!!.....   .....!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
                                 *       
                                 */
                                 
                                 #if defined _M8ADEF_INC_ || _M8DEF_INC_ || _M8HVADEF_INC_ || _M8U2DEF_INC_
                                 #elif defined _M16DEF_INC_ || _M16ADEF_INC_ || _M16HVADEF_INC_ ||_M16HVBDEF_INC_ || _M16HVBREVBDEF_INC_ || _M16M1DEF_INC_ || _M16U2DEF_INC_ || _M16U4DEF_INC_
                                 #elif defined _M32ADEF_INC_ || _M32C1DEF_INC_ || _M32DEF_INC_ || _M32HVBDEF_INC_ || _M32HVBREVBDEF_INC_ || _M32M1DEF_INC_ || _M32U2DEF_INC_ || _M32U4DEF_INC_
                                 #elif defined _M48ADEF_INC_ || _M48DEF_INC_ || _M48PADEF_INC_ || _M48PBDEF_INC_ || _M48PDEF_INC_
                                 #elif defined _M64ADEF_INC_ || _M64C1DEF_INC_ || _M64DEF_INC_ || _M64HVE2DEF_INC_ || _M64M1DEF_INC_ || _M64RFR2DEF_INC_
                                 #elif defined _M88ADEF_INC_ || _M88DEF_INC_ || _M88PADEF_INC_ || _M88PBDEF_INC_ || _M88PDEF_INC_
                                 #elif defined _M128ADEF_INC_ || _M128DEF_INC_ || _M128RFA1DEF_INC_ || _M128RFR2DEF_INC_
                                 #elif defined _M162DEF_INC_
                                 #elif defined _M164ADEF_INC_ || _M164PADEF_INC_ || _M164PDEF_INC_
                                 #elif defined _M165ADEF_INC_ || _M165PADEF_INC_ ||_M165PDEF_INC_
                                 #elif defined _M168ADEF_INC_ || _M168DEF_INC_ || _M168PADEF_INC_ || _M168PBDEF_INC_ || _M168PDEF_INC_
                                 #elif defined _M169ADEF_INC_ || _M169PADEF_INC_ || _M169PDEF_INC_
                                 #elif defined _M324ADEF_INC_ || _M324PADEF_INC_ || _M324PBDEF_INC_ || _M324PDEF_INC_
                                 #elif defined _M325ADEF_INC_ || _M325DEF_INC_ || _M325PADEF_INC_ || _M325PDEF_INC_
                                 #elif defined _M328DEF_INC_ || _M328PBDEF_INC_ || _M328PDEF_INC_
                                 #elif defined _M329ADEF_INC_ || _M329DEF_INC_ || _M329PADEF_INC_ || _M329PDEF_INC_
                                 #elif defined _M406DEF_INC_
                                 #elif defined _M640DEF_INC_
                                 #elif defined _M644ADEF_INC_ || _M644DEF_INC_ || _M644PADEF_INC_ || _M644PDEF_INC_ || _M644RFR2DEF_INC_
                                 #elif defined _M645ADEF_INC_ || _M645DEF_INC_ || _M645PDEF_INC_
                                 #elif defined _M649ADEF_INC_ || _M649DEF_INC_ || _M649PDEF_INC_
                                 #elif defined _M808DEF_INC_
                                 #elif defined _M809DEF_INC_
                                 #elif defined _M1280DEF_INC_
                                 #elif defined _M1281DEF_INC_
                                 #elif defined _M1284DEF_INC_ || _M1284PDEF_INC_ || _M1284RFR2DEF_INC_
                                 #elif defined _M1608DEF_INC_
                                 #elif defined _M1609DEF_INC_
                                 #elif defined _M2560DEF_INC_
                                 	.equ ctrl = 2560
                                 #elif defined _M2561DEF_INC_
                                 #elif defined _M2564RFR2DEF_INC_
                                 #elif defined _M3208DEF_INC_
                                 #elif defined _M3209DEF_INC_
                                 #elif defined _M3250ADEF_INC_ || _M3250DEF_INC_ || _M3250PADEF_INC_ || _M3250PDEF_INC_
                                 #elif defined _M3290ADEF_INC_ || _M3290DEF_INC_ || _M3290PADEF_INC_ || _M3290PDEF_INC_
                                 #elif defined _M4808DEF_INC_
                                 #elif defined _M4809DEF_INC_
                                 #elif defined _M6450ADEF_INC_ || _M6450DEF_INC_ || _M6450PDEF_INC_
                                 #elif defined _M6490ADEF_INC_ || _M6490DEF_INC_ || _M6490PDEF_INC_
                                 #elif defined _M8515DEF_INC_
                                 #elif defined _M8535DEF_INC_
                                 #endif
                                 
                                 
                                 
                                 
                                 .dseg ; 
                                 
                                 
                                 
                                 .eseg ; EEPROM
                                 
                                 
                                 
                                 .cseg ; 
                                 .include "Main/Interrupts/Vectors.inc"
                                 
                                 .elif ctrl == 16
                                 .elif ctrl == 32
                                 .elif ctrl == 48 || ctrl == 88 || ctrl == 168
                                 .elif ctrl == 64
                                 .elif ctrl == 128
                                 .elif ctrl == 162
                                 .elif ctrl == 164 || ctrl == 324 || ctrl == 644
                                 .elif ctrl == 165
                                 .elif ctrl == 169
                                 .elif ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450
                                 .elif ctrl == 328
                                 .elif ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 .elif ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                     .include "Main/Interrupts/Vectors640_1280_1281_2560_2561.inc"
                                 
000000 940c 019e                 	.org 0x0000	 jmp RESET ; Reset Handler
000002 940c 00ed                 	.org 0x0002 jmp EXT_INT0 ; IRQ0 Handler
000004 940c 00f0                 	.org 0x0004 jmp EXT_INT1 ; IRQ1 Handler
000006 940c 00f3                 	.org 0x0006 jmp EXT_INT2 ; IRQ2 Handler
000008 940c 00f6                 	.org 0x0008 jmp EXT_INT3 ; IRQ3 Handler
00000a 940c 00f9                 	.org 0x000A jmp EXT_INT4 ; IRQ4 Handler
00000c 940c 00fc                 	.org 0x000C jmp EXT_INT5 ; IRQ5 Handler
00000e 940c 00ff                 	.org 0x000E jmp EXT_INT6 ; IRQ6 Handler
000010 940c 0102                 	.org 0x0010 jmp EXT_INT7 ; IRQ7 Handler
000012 940c 0105                 	.org 0x0012 jmp EXT_PCINT0 ; PCINT0 Handler
000014 940c 0108                 	.org 0x0014 jmp EXT_PCINT1 ; PCINT1 Handler
000016 940c 010b                 	.org 0x0016 jmp EXT_PCINT2 ; PCINT2 Handler
000018 940c 019b                 	.org 0X0018 jmp WDT ; Watchdog Timeout Handler
00001a 940c 0138                 	.org 0x001A jmp TIM2_COMPA ; Timer2 CompareA Handler
00001c 940c 013b                 	.org 0x001C jmp TIM2_COMPB ; Timer2 CompareB Handler
00001e 940c 013e                 	.org 0x001E jmp TIM2_OVF ; Timer2 Overflow Handler
000020 940c 0126                 	.org 0x0020 jmp TIM1_CAPT ; Timer1 Capture Handler
000022 940c 0129                 	.org 0x0022 jmp TIM1_COMPA ; Timer1 CompareA Handler
000024 940c 012c                 	.org 0x0024 jmp TIM1_COMPB ; Timer1 CompareB Handler
000026 940c 012f                 	.org 0x0026 jmp TIM1_COMPC ; Timer1 CompareC Handler
000028 940c 0132                 	.org 0x0028 jmp TIM1_OVF ; Timer1 Overflow Handler
00002a 940c 011d                 	.org 0x002A jmp TIM0_COMPA ; Timer0 CompareA Handler
00002c 940c 0120                 	.org 0x002C jmp TIM0_COMPB ; Timer0 CompareB Handler
00002e 940c 0123                 	.org 0x002E jmp TIM0_OVF ; Timer0 Overflow Handler
000030 940c 0114                 	.org 0x0030 jmp SPI_STC ; SPI Transfer Complete Handler
000032 940c 0171                 	.org 0x0032 jmp USART0_RXC ; USART0 RX Complete Handler
000034 940c 0174                 	.org 0x0034 jmp USART0_UDRE ; USART0,UDR Empty Handler
000036 940c 0177                 	.org 0x0036 jmp USART0_TXC ; USART0 TX Complete Handler
000038 940c 00e4                 	.org 0x0038 jmp ANA_COMP ; Analog Comparator Handler
00003a 940c 00e7                 	.org 0x003A jmp ADC_Conv_Comp ; ADC Conversion Complete Handler
00003c 940c 00ea                 	.org 0x003C jmp EE_RDY ; EEPROM Ready Handler
00003e 940c 0141                 	.org 0x003E jmp TIM3_CAPT ; Timer3 Capture Handler
000040 940c 0144                 	.org 0x0040 jmp TIM3_COMPA ; Timer3 CompareA Handler
000042 940c 0147                 	.org 0x0042 jmp TIM3_COMPB ; Timer3 CompareB Handler
000044 940c 014a                 	.org 0x0044 jmp TIM3_COMPC ; Timer3 CompareC Handler
000046 940c 014d                 	.org 0x0046 jmp TIM3_OVF ; Timer3 Overflow Handler
000048 940c 017a                 	.org 0x0048 jmp USART1_RXC ; USART1 RX Complete Handler
00004a 940c 017d                 	.org 0x004A jmp USART1_UDRE ; USART1,UDR Empty Handler
00004c 940c 0180                 	.org 0x004C jmp USART1_TXC ; USART1 TX Complete Handler
00004e 940c 016e                 	.org 0x004E jmp TWSI ; 2-wire Serial Handler
000050 940c 0117                 	.org 0x0050 jmp SPM_RDY ; SPM Ready Handler
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 2560
000052 940c 0150                 		.org 0x0052 jmp TIM4_CAPT ; Timer4 Capture Handler
                                 	.endif
000054 940c 0153                 	.org 0x0054 jmp TIM4_COMPA ; Timer4 CompareA Handler
000056 940c 0156                 	.org 0x0056 jmp TIM4_COMPB ; Timer4 CompareB Handler
000058 940c 0159                 	.org 0x0058 jmp TIM4_COMPC ; Timer4 CompareC Handler
00005a 940c 015c                 	.org 0x005A jmp TIM4_OVF ; Timer4 Overflow Handler
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 2560
00005c 940c 015f                 		.org 0x005C jmp TIM5_CAPT ; Timer5 Capture Handler
                                 	.endif
00005e 940c 0162                 	.org 0x005E jmp TIM5_COMPA ; Timer5 CompareA Handler
000060 940c 0165                 	.org 0x0060 jmp TIM5_COMPB ; Timer5 CompareB Handler
000062 940c 0168                 	.org 0x0062 jmp TIM5_COMPC ; Timer5 CompareC Handler
000064 940c 016b                 	.org 0x0064 jmp TIM5_OVF ; Timer5 Overflow Handler
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 2560
000066 940c 0183                 		.org 0x0066 jmp USART2_RXC ; USART2 RX Complete Handler
000068 940c 0186                 		.org 0x0068 jmp USART2_UDRE ; USART2,UDR Empty Handler
00006a 940c 0189                 		.org 0x006A jmp USART2_TXC ; USART2 TX Complete Handler
00006c 940c 018c                 		.org 0x006C jmp USART3_RXC ; USART3 RX Complete Handler
00006e 940c 018f                 		.org 0x006E jmp USART3_UDRE ; USART3,UDR Empty Handler
000070 940c 0192                 		.org 0x0070 jmp USART3_TXC ; USART3 TX Complete Handler
                                 	.endif
                                 .elif ctrl == 1284
                                 .elif ctrl == 8515
                                 .elif ctrl == 8535
                                 .endif
                                 
                                 .include "Main/Macros.inc"
                                 
                                 	.if ctrl == 8 || ctrl == 48 || ctrl == 88 || ctrl == 8515 || ctrl == 8535
                                 		rcall @0
                                 	.else
                                 		call @0
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro _jump
                                 	.if ctrl == 8 || ctrl == 48 || ctrl == 88 || ctrl == 8515 || ctrl == 8535
                                 		rjmp @0
                                 	.else
                                 		jmp @0
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro Bits_set_or_clear
                                 	sbrs @0, @1
                                 		cbi @2, @3
                                 	sbrc @0, @1
                                 		sbi @2, @3
                                 .endm
                                 
                                 
                                 
                                 .macro	STACKINIT
                                 	.if	RAMEND>0x0000
                                 
                                 		ldi	r16, Low(RAMEND)
                                 		.ifdef SPL
                                 		out	SPL, r16
                                 		.else
                                 		out	SP,	r16
                                 		.endif
                                 
                                 		.ifdef SPH
                                 		ldi	r16, High(RAMEND)
                                 		out	SPH, r16
                                 		.endif
                                 
                                 	.else
                                 		.warning "This device have not SRAM. Can not initialize Stack!"
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro WDTOFF
                                 	wdr
                                 
                                 	in r16, MCUSR
                                 	andi r16, (0xff & (0<<WDRF))
                                 	out MCUSR, r16
                                 
                                 	ldi r16, WDTCSR
                                 	ori   r16, (1<<WDCE) | (1<<WDE)
                                 	sts WDTCSR, r16
                                 
                                 	ldi   r16, (0<<WDE)
                                 	sts WDTCSR, r16
                                 .endm
                                 //________________________________
                                 .macro	WRITE_BYTE
                                 	push r16
                                 		ldi	r16, @1
                                 	.if	@0 < 0x40
                                 		out	@0, r16
                                 	.else
                                 		sts	@0, r16
                                 	.endif
                                 	pop r16
                                 .endm
                                 //________________________________
                                 .macro	WRITE_REG
                                 	.if	@0 < 0x40
                                 		out	@0, @1
                                 	.else
                                 		sts	@0, @1
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro READ_REG
                                 	.if	@0 < 0x40
                                 		in @1, @0
                                 	.else
                                 		lds	@1, @0
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro PUSHF
                                 	push r16
                                 	in	r16, SREG
                                 	push r16
                                 .endm
                                 .macro POPF
                                 	pop	r16
                                 	out	SREG, r16
                                 	pop	r16
                                 .endm
                                 //________________________________
                                 .macro	SETB
                                 	push r16
                                 	.if	@0 < 0x20
                                 		sbi	@0,	@1
                                 	.elif @0 < 0x40
                                 		in	r16, @0
                                 		ori	r16, 1<<@1
                                 		out	@0,	r16
                                 	.else
                                 		lds	r16, @0
                                 		ori	r16, 1<<@1
                                 		sts	@0,	r16
                                 	.endif
                                 	pop r16
                                 .endm
                                 //________________________________
                                 .macro	CLRB
                                 	push r16
                                 	.if	@0 < 0x20
                                 		cbi	@0,	@1
                                 	.elif	@0 < 0x40
                                 		in	r16, @0
                                 		andi r16, ~(1<<@1)
                                 		out	@0,	r16
                                 	.else
                                 		lds	r16, @0
                                 		andi r16, ~(1<<@1)
                                 		sts	@0,	r16
                                 	.endif
                                 	pop r16
                                 .endm
                                 //________________________________
                                 .macro SETRB
                                 	sbr @0, (1<<@1)
                                 .endm
                                 //________________________________
                                 .macro CLRRB
                                 	cbr @0, (1<<@1)
                                 .endm
                                 //________________________________
                                 .macro	INVB
                                 	.if	@0 < 0x40
                                 		in	r16, @0
                                 		ldi	r17, 1<<@1
                                 		eor	r16, r17
                                 		out	@0,	r16
                                 	.else
                                 		lds	r16, @0
                                 		ldi	r17, 1<<@1
                                 		eor	r16, r17
                                 		sts	@0,	r16
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	STOREB
                                 	.if	@0 < 0x40
                                 		in	r16, @0
                                 		bst	r16, @1
                                 	.else
                                 		lds	r16, @0
                                 		bst	r16, @1
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	LOADB
                                 	.if	@0 < 0x40
                                 		in	r16, @0
                                 		bld	r16, @1
                                 		out	@0,	r16
                                 	.else
                                 		lds	r16, @0
                                 		bld	r16, @1
                                 		sts	@0,	r16
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	SETBM 
                                 	.if	@0 < 0x20
                                 		sbi	@0,	@1
                                 	.elif	@0 < 0x40
                                 		push R17
                                 		in	R17, @0
                                 		ori	R17, 1<<@1
                                 		out	@0,	R17
                                 		pop	R17
                                 	.else
                                 		push R17
                                 		lds	R17, @0
                                 		ori	R17, 1<<@1
                                 		sts	@0,	R17
                                 		pop	R17
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	CLRBM
                                 	.if	@0 < 0x20
                                 		cbi	@0,	@1
                                 	.elif @0 < 0x40
                                 		push R17
                                 		in	R17, @0
                                 		andi R17,	~(1<<@1)
                                 		out	@0,	R17
                                 		pop	R17
                                 	.else
                                 		push R17
                                 		lds	R17, @0
                                 		andi R17, ~(1<<@1)
                                 		sts	@0,	R17
                                 		pop	R17
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	INVBM
                                 	.if	@0 < 0x40
                                 		push R16
                                 		push R17
                                 		in	R16, @0
                                 		ldi	R17, 1<<@1
                                 		eor	R17, R16
                                 		out	@0,	R17
                                 		pop	R17
                                 		pop	R16
                                 	.else
                                 		push R16
                                 		push R17
                                 		lds	R16, @0
                                 		ldi	R17, 1<<@1
                                 		eor	R17, R16
                                 		sts	@0,	R17
                                 		pop	R17
                                 		pop	R16
                                 	.endif
                                 .endm
                                 //________________________________
                                 .macro	STOREBM
                                 	push R16
                                 	.if	@0 < 0x40
                                 		in	R16, @0
                                 		bst	R16, @1
                                 	.else
                                 		lds	R16, @0
                                 		bst	R16, @1
                                 	.endif
                                 	pop	R16
                                 .endm
                                 //________________________________
                                 .macro	LOADBM
                                 	push R16
                                 	.if	@0 < 0x40
                                 		in	R16, @0
                                 		bld	R16, @1
                                 		out	@0,	R16
                                 	.else
                                 		lds	R16, @0
                                 		bld	R16, @1
                                 		sts	@0,	R16
                                 	.endif
                                 	pop R16
                                 .endm
                                 //________________________________
                                 .macro	INC8M
                                 	lds	R16, @0
                                 	subi R16, (-1)
                                 	sts	@0,	R16
                                 .endm
                                 //________________________________
                                 .macro	DEC8M
                                 	lds	R16, @0
                                 	subi R16, (1)
                                 	sts	@0,	R16
                                 .endm
                                 //________________________________
                                 .macro	CLR8M
                                 	clr	R16
                                 	sts	@0,	R16
                                 .endm
                                 .include "Main/Time_Cycles.inc"
                                 
000072 9711                      	sbiw	xh:xl, 1 ; 1  				2
000073 f7f1                      	brne	Time_Cycles ;   0,  		2
000074 9508                      
                                 
                                 ;   
                                 .include "Main/FunctionModules.inc"
                                 
                                 #ifdef CRC_Calculate_Module
                                 #endif
                                 .include "Main/AVRModules.inc"
                                 
                                 	.include "AVRModules/Counters/CountersIncludes.inc"
                                 
                                 
                                 .equ Counter1		=	1
                                 .equ Counter2		=	2
                                 .equ Counter3		=	3
                                 .equ Counter4		=	4
                                 .equ Counter5		=	5
                                 
                                 .equ CaptureEvent	=	6
                                 .equ Overflow		=	7
                                 .equ CompareMatch	=	8
                                 .equ CompareMatchA	=	9
                                 .equ CompareMatchB	=	10
                                 .equ CompareMatchC	=	11
                                 
                                 .equ CompareMatchOutput		=	0
                                 .equ CompareMatchOutputA	=	1
                                 .equ CompareMatchOutputB	=	2
                                 .equ CompareMatchOutputC	=	3
                                 
                                 .equ Prescaller1	=	1
                                 .equ Prescaller8	=	8
                                 .equ Prescaller32	=	32
                                 .equ Prescaller64	=	64
                                 .equ Prescaller128	=	128
                                 .equ Prescaller256	=	256
                                 .equ Prescaller1024	=	1024
                                 
                                 .include "AVRModules/Counters/Prescaller/Counter0.inc"
                                 
                                 *	@1 - 	(Prescaller8  )
                                 */
                                 .macro CountersPrescallerCounter0
                                 	.if ctrl == 165 || ctrl == 169 || ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 		.if @0 == Prescaller1
                                 			SETB TCCR0A, CS00
                                 			CLRB TCCR0A, CS01
                                 			CLRB TCCR0A, CS02
                                 		.elif @0 == Prescaller8
                                 			CLRB TCCR0A, CS00
                                 			SETB TCCR0A, CS01
                                 			CLRB TCCR0A, CS02
                                 		.elif @0 == Prescaller32
                                 			.error "Prescaller 32 is not supporting by counter 0 of this controller!"
                                 		.elif @0 == Prescaller64
                                 			SETB TCCR0A, CS00
                                 			SETB TCCR0A, CS01
                                 			CLRB TCCR0A, CS02
                                 		.elif @0 == Prescaller128
                                 			.error "Prescaller 128 is not supporting by counter 0 of this controller!"
                                 		.elif @0 == Prescaller256
                                 			CLRB TCCR0A, CS00
                                 			CLRB TCCR0A, CS01
                                 			SETB TCCR0A, CS02
                                 		.elif @0 == Prescaller1024
                                 			SETB TCCR0A, CS00
                                 			CLRB TCCR0A, CS01
                                 			SETB TCCR0A, CS02
                                 		.endif
                                 	.elif ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 		.if @0 == Prescaller1
                                 			SETB TCCR0B, CS00
                                 			CLRB TCCR0B, CS01
                                 			CLRB TCCR0B, CS02
                                 		.elif @0 == Prescaller8
                                 			CLRB TCCR0B, CS00
                                 			SETB TCCR0B, CS01
                                 			CLRB TCCR0B, CS02
                                 		.elif @0 == Prescaller32
                                 			.error "Prescaller 32 is not supporting by counter 0 of this controller!"
                                 		.elif @0 == Prescaller64
                                 			SETB TCCR0B, CS00
                                 			SETB TCCR0B, CS01
                                 			CLRB TCCR0B, CS02
                                 		.elif @0 == Prescaller128
                                 			.error "Prescaller 128 is not supporting by counter 0 of this controller!"
                                 		.elif @0 == Prescaller256
                                 			CLRB TCCR0B, CS00
                                 			CLRB TCCR0B, CS01
                                 			SETB TCCR0B, CS02
                                 		.elif @0 == Prescaller1024
                                 			SETB TCCR0B, CS00
                                 			CLRB TCCR0B, CS01
                                 			SETB TCCR0B, CS02
                                 		.endif
                                 	.elif ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 		.if @0 == Prescaller1
                                 			SETB TCCR0, CS00
                                 			CLRB TCCR0, CS01
                                 			CLRB TCCR0, CS02
                                 		.elif @0 == Prescaller8
                                 			CLRB TCCR0, CS00
                                 			SETB TCCR0, CS01
                                 			CLRB TCCR0, CS02
                                 		.elif @0 == Prescaller32
                                 			.if ctrl == 64 || ctrl == 128
                                 				SETB TCCR0, CS00
                                 				SETB TCCR0, CS01
                                 				CLRB TCCR0, CS02
                                 			.else
                                 				.error "Prescaller 32 is not supporting by counter 0 of this controller!"
                                 			.endif
                                 		.elif @0 == Prescaller64
                                 			SETB TCCR0, CS00
                                 			SETB TCCR0, CS01
                                 			CLRB TCCR0, CS02
                                 		.elif @0 == Prescaller128
                                 			.if ctrl == 64 || ctrl == 128
                                 				SETB TCCR0, CS00
                                 				CLRB TCCR0, CS01
                                 				SETB TCCR0, CS02
                                 			.else
                                 				.error "Prescaller 128 is not supporting by counter 0 of this controller!"
                                 			.endif
                                 		.elif @0 == Prescaller256
                                 			CLRB TCCR0, CS00
                                 			CLRB TCCR0, CS01
                                 			SETB TCCR0, CS02
                                 		.elif @0 == Prescaller1024
                                 			SETB TCCR0, CS00
                                 			CLRB TCCR0, CS01
                                 			SETB TCCR0, CS02
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/Prescaller/Counter1.inc"
                                 
                                 *	@0 - 	(Prescaller8  )
                                 */
                                 .macro CountersPrescallerCounter1
                                 	.if @0 == Prescaller1
                                 		SETB TCCR1B, CS10
                                 		CLRB TCCR1B, CS11
                                 		CLRB TCCR1B, CS12
                                 	.elif @0 == Prescaller8
                                 		CLRB TCCR1B, CS10
                                 		SETB TCCR1B, CS11
                                 		CLRB TCCR1B, CS12
                                 	.elif @0 == Prescaller32
                                 		.error "Prescaller 32 is not supporting by counter 1 of this controller!"
                                 	.elif @0 == Prescaller64
                                 		CLRB TCCR1B, CS10
                                 		CLRB TCCR1B, CS11
                                 		SETB TCCR1B, CS12
                                 	.elif @0 == Prescaller128
                                 		.error "Prescaller 128 is not supporting by counter 1 of this controller!"
                                 	.elif @0 == Prescaller256
                                 		CLRB TCCR1B, CS10
                                 		SETB TCCR1B, CS11
                                 		SETB TCCR1B, CS12
                                 	.elif @0 == Prescaller1024
                                 		SETB TCCR1B, CS10
                                 		SETB TCCR1B, CS11
                                 		SETB TCCR1B, CS12
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/Prescaller/Counter2.inc"
                                 
                                 *	@0 - 	(Prescaller8  )
                                 */
                                 .macro CountersPrescallerCounter2
                                 	.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162
                                 		.if @0 == Prescaller1
                                 			SETB TCCR2, CS20
                                 			CLRB TCCR2, CS21
                                 			CLRB TCCR2, CS22
                                 		.elif @0 == Prescaller8
                                 			CLRB TCCR2, CS20
                                 			SETB TCCR2, CS21
                                 			CLRB TCCR2, CS22
                                 		.elif @0 == Prescaller32
                                 			.if ctrl == 64 || ctrl == 128
                                 				.error "Prescaller 32 is not supporting by counter 2 of this controller!"
                                 			.else
                                 				SETB TCCR2, CS20
                                 				SETB TCCR2, CS21
                                 				CLRB TCCR2, CS22
                                 			.endif
                                 		.elif @0 == Prescaller64
                                 			CLRB TCCR2, CS20
                                 			CLRB TCCR2, CS21
                                 			SETB TCCR2, CS22
                                 		.elif @0 == Prescaller128
                                 			.if ctrl == 64 || ctrl == 128
                                 				.error "Prescaller 128 is not supporting by counter 2 of this controller!"
                                 			.else
                                 				SETB TCCR2, CS20
                                 				CLRB TCCR2, CS21
                                 				SETB TCCR2, CS22
                                 			.endif
                                 		.elif @0 == Prescaller256
                                 			CLRB TCCR2, CS20
                                 			SETB TCCR2, CS21
                                 			SETB TCCR2, CS22
                                 		.elif @0 == Prescaller1024
                                 			SETB TCCR2, CS20
                                 			SETB TCCR2, CS21
                                 			SETB TCCR2, CS22
                                 		.endif
                                 	.elif ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 		.if @0 == Prescaller1
                                 			SETB TCCR2B, CS20
                                 			CLRB TCCR2B, CS21
                                 			CLRB TCCR2B, CS22
                                 		.elif @0 == Prescaller8
                                 			CLRB TCCR2B, CS20
                                 			SETB TCCR2B, CS21
                                 			CLRB TCCR2B, CS22
                                 		.elif @0 == Prescaller32
                                 			SETB TCCR2B, CS20
                                 			SETB TCCR2B, CS21
                                 			CLRB TCCR2B, CS22
                                 		.elif @0 == Prescaller64
                                 			CLRB TCCR2B, CS20
                                 			CLRB TCCR2B, CS21
                                 			SETB TCCR2B, CS22
                                 		.elif @0 == Prescaller128
                                 			SETB TCCR2B, CS20
                                 			CLRB TCCR2B, CS21
                                 			SETB TCCR2B, CS22
                                 		.elif @0 == Prescaller256
                                 			CLRB TCCR2B, CS20
                                 			SETB TCCR2B, CS21
                                 			SETB TCCR2B, CS22
                                 		.elif @0 == Prescaller1024
                                 			SETB TCCR2B, CS20
                                 			SETB TCCR2B, CS21
                                 			SETB TCCR2B, CS22
                                 		.endif
                                 	.elif ctrl == 165 || ctrl == 169 || ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 		.if @0 == Prescaller1
                                 			SETB TCCR2A, CS20
                                 			CLRB TCCR2A, CS21
                                 			CLRB TCCR2A, CS22
                                 		.elif @0 == Prescaller8
                                 			CLRB TCCR2A, CS20
                                 			SETB TCCR2A, CS21
                                 			CLRB TCCR2A, CS22
                                 		.elif @0 == Prescaller32
                                 			SETB TCCR2A, CS20
                                 			SETB TCCR2A, CS21
                                 			CLRB TCCR2A, CS22
                                 		.elif @0 == Prescaller64
                                 			CLRB TCCR2A, CS20
                                 			CLRB TCCR2A, CS21
                                 			SETB TCCR2A, CS22
                                 		.elif @0 == Prescaller128
                                 			SETB TCCR2A, CS20
                                 			CLRB TCCR2A, CS21
                                 			SETB TCCR2A, CS22
                                 		.elif @0 == Prescaller256
                                 			CLRB TCCR2A, CS20
                                 			SETB TCCR2A, CS21
                                 			SETB TCCR2A, CS22
                                 		.elif @0 == Prescaller1024
                                 			SETB TCCR2A, CS20
                                 			SETB TCCR2A, CS21
                                 			SETB TCCR2A, CS22
                                 		.endif
                                 	.else
                                 		.error "Counter 2 is not supporting by your controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/Prescaller/Counter3.inc"
                                 
                                 *	@0 - 	(Prescaller8  )
                                 */
                                 .macro CountersPrescallerCounter3
                                 	.if ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 		.if @0 == Prescaller1
                                 			SETB TCCR3B, CS30
                                 			CLRB TCCR3B, CS31
                                 			CLRB TCCR3B, CS32
                                 		.elif @0 == Prescaller8
                                 			CLRB TCCR3B, CS30
                                 			SETB TCCR3B, CS31
                                 			CLRB TCCR3B, CS32
                                 		.elif @0 == Prescaller32
                                 			.error "Prescaller 32 is not supporting by counter 3 of this controller!"
                                 		.elif @0 == Prescaller64
                                 			CLRB TCCR3B, CS30
                                 			CLRB TCCR3B, CS31
                                 			SETB TCCR3B, CS32
                                 		.elif @0 == Prescaller128
                                 			.error "Prescaller 128 is not supporting by counter 3 of this controller!"
                                 		.elif @0 == Prescaller256
                                 			CLRB TCCR3B, CS30
                                 			SETB TCCR3B, CS31
                                 			SETB TCCR3B, CS32
                                 		.elif @0 == Prescaller1024
                                 			SETB TCCR3B, CS30
                                 			SETB TCCR3B, CS31
                                 			SETB TCCR3B, CS32
                                 		.endif
                                 	.else
                                 		.error "Counter 3 in not supported by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/Prescaller/Counter4.inc"
                                 
                                 *	@0 - 	(Prescaller8  )
                                 */
                                 .macro CountersPrescallerCounter4
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 1280 || ctrl == 2560 || ctrl == 2561
                                 		.if @0 == Prescaller1
                                 			SETB TCCR4B, CS40
                                 			CLRB TCCR4B, CS41
                                 			CLRB TCCR4B, CS42
                                 		.elif @0 == Prescaller8
                                 			CLRB TCCR4B, CS40
                                 			SETB TCCR4B, CS41
                                 			CLRB TCCR4B, CS42
                                 		.elif @0 == Prescaller32
                                 			.error "Prescaller 32 is not supporting by counter 4 of this controller!"
                                 		.elif @0 == Prescaller64
                                 			CLRB TCCR4B, CS40
                                 			CLRB TCCR4B, CS41
                                 			SETB TCCR4B, CS42
                                 		.elif @0 == Prescaller128
                                 			.error "Prescaller 128 is not supporting by counter 4 of this controller!"
                                 		.elif @0 == Prescaller256
                                 			CLRB TCCR4B, CS40
                                 			SETB TCCR4B, CS41
                                 			SETB TCCR4B, CS42
                                 		.elif @0 == Prescaller1024
                                 			SETB TCCR4B, CS40
                                 			SETB TCCR4B, CS41
                                 			SETB TCCR4B, CS42
                                 		.endif
                                 	.else
                                 		.error "Counter 4 is not supporting by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/Prescaller/Counter5.inc"
                                 
                                 *	@0 - 	(Prescaller8  )
                                 */
                                 .macro CountersPrescallerCounter5
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 1280 || ctrl == 2560 || ctrl == 2561
                                 		.if @0 == Prescaller1
                                 			SETB TCCR5B, CS50
                                 			CLRB TCCR5B, CS51
                                 			CLRB TCCR5B, CS52
                                 		.elif @0 == Prescaller8
                                 			CLRB TCCR5B, CS50
                                 			SETB TCCR5B, CS51
                                 			CLRB TCCR5B, CS52
                                 		.elif @0 == Prescaller32
                                 			.error "Prescaller 32 is not supporting by counter 5 of this controller!"
                                 		.elif @0 == Prescaller64
                                 			CLRB TCCR5B, CS50
                                 			CLRB TCCR5B, CS51
                                 			SETB TCCR5B, CS52
                                 		.elif @0 == Prescaller128
                                 			.error "Prescaller 128 is not supporting by counter 5 of this controller!"
                                 		.elif @0 == Prescaller256
                                 			CLRB TCCR5B, CS50
                                 			SETB TCCR5B, CS51
                                 			SETB TCCR5B, CS52
                                 		.elif @0 == Prescaller1024
                                 			SETB TCCR5B, CS50
                                 			SETB TCCR5B, CS51
                                 			SETB TCCR5B, CS52
                                 		.endif
                                 	.else
                                 		.error "Counter 4 is not supporting by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/Prescaller/CountersPrescaller.inc"
                                 
                                 *	@0 -   (Counter0  )
                                 *	@1 - 	(Prescaller8  )
                                 */
                                 .macro CountersPrescaller
                                 	.if @0 == Counter0
                                 		CountersPrescallerCounter0 @1
                                 	.elif @0 == Counter1
                                 		CountersPrescallerCounter1 @1
                                 	.elif @0 == Counter2
                                 		CountersPrescallerCounter2 @1
                                 	.elif @0 == Counter3
                                 		CountersPrescallerCounter3 @1
                                 	.elif @0 == Counter4
                                 		CountersPrescallerCounter4 @1
                                 	.elif @0 == Counter5
                                 		CountersPrescallerCounter5 @1
                                 	.endif
                                 .endm
                                 
                                 .include "AVRModules/Counters/Interrupt/Counter0.inc"
                                 
                                 	.if @0 == CaptureEvent
                                 		.error "Capture Event is not supporting by counter 0 of this controller!"
                                 	.elif @0 == Overflow
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 			.if @1 == Enable
                                 				SETB TIMSK, TOIE0
                                 			.elif @1 == Disable
                                 				CLRB TIMSK, TOIE0
                                 			.endif
                                 		.else
                                 			.if @1 == Enable
                                 				SETB TIMSK0, TOIE0
                                 			.elif @1 == Disable
                                 				CLRB TIMSK0, TOIE0
                                 			.endif
                                 		.endif
                                 	.elif @0 == CompareMatch
                                 		.if ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 			.if @1 == Enable
                                 				WRITE_BYTE OCR0, @2
                                 				SETB TIMSK, OCIE0
                                 			.elif @1 == Disable
                                 				CLRB TIMSK, OCIE0
                                 				WRITE_BYTE OCR0, $00
                                 			.endif
                                 		.else
                                 			.error "Compare Match is not supporting by counter 0 of this controller!"
                                 		.endif
                                 	.elif @0 == CompareMatchA
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 			.error "Compare Match A is not supporting by counter 0 of this controller!"
                                 		.else
                                 			.if @1 == Enable
                                 				SETB TIMSK0, OCIE0A
                                 				WRITE_BYTE OCR0A, @2
                                 			.elif @1 == Disable
                                 				CLRB TIMSK0, OCIE0A
                                 				WRITE_BYTE OCR0A, $00
                                 			.endif
                                 		.endif
                                 	.elif @0 == CompareMatchB
                                 		.if ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 			.if @1 == Enable
                                 				SETB TIMSK0, OCIE0B
                                 				WRITE_BYTE OCR0B, @2
                                 			.elif @1 == Disable
                                 				CLRB TIMSK0, OCIE0B
                                 				WRITE_BYTE OCR0B, $00
                                 			.endif
                                 		.else
                                 			.error "Compare Match B is not supporting by counter 0 of this controller!"
                                 		.endif
                                 	.elif @0 == CompareMatchC
                                 		.error "Compare Match C is not supporting by counter 0 of this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/Interrupt/Counter1.inc"
                                 
                                 	.if @0 == CompareMatch
                                 		.error "Compare Match is not supporting by counter 1 of this controller!"
                                 	.elif @0 == Overflow
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 			.if @1 == Enable
                                 				SETB TIMSK, TOIE1
                                 			.elif @1 == Disable
                                 				CLRB TIMSK, TOIE1
                                 			.endif
                                 		.else
                                 			.if @1 == Enable
                                 				SETB TIMSK1, TOIE1
                                 			.elif @1 == Disable
                                 				CLRB TIMSK1, TOIE1
                                 			.endif
                                 		.endif
                                 	.elif @0 == CaptureEvent
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 			.if @1 == Enable
                                 				SETB TIMSK, TICIE1
                                 			.elif @1 == Disable
                                 				CLRB TIMSK, TICIE1
                                 			.endif
                                 		.else
                                 			.if @1 == Enable
                                 				SETB TIMSK1, ICIE1
                                 			.elif @1 == Disable
                                 				CLRB TIMSK1, ICIE1
                                 			.endif
                                 		.endif
                                 	.elif @0 == CompareMatchA
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 			.if @1 == Enable
                                 				SETB TIMSK, OCIE1A
                                 				WRITE_BYTE OCR1AH, high(@2)
                                 				WRITE_BYTE OCR1AL, low(@2)
                                 			.elif @1 == Disable
                                 				CLRB TIMSK, OCIE1A
                                 				WRITE_BYTE OCR1AH, $00
                                 				WRITE_BYTE OCR1AL, $00
                                 			.endif
                                 		.else
                                 			.if @1 == Enable
                                 				SETB TIMSK1, OCIE1A
                                 				WRITE_BYTE OCR1AH, high(@2)
                                 				WRITE_BYTE OCR1AL, low(@2)
                                 			.elif @1 == Disable
                                 				CLRB TIMSK1, OCIE1A
                                 				WRITE_BYTE OCR1AH, $00
                                 				WRITE_BYTE OCR1AL, $00
                                 			.endif
                                 		.endif
                                 	.elif @0 == CompareMatchB
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 			.if @1 == Enable
                                 				SETB TIMSK, OCIE1B
                                 				WRITE_BYTE OCR1BH, high(@2)
                                 				WRITE_BYTE OCR1BL, low(@2)
                                 			.elif @1 == Disable
                                 				CLRB TIMSK, OCIE1B
                                 				WRITE_BYTE OCR1BH, $00
                                 				WRITE_BYTE OCR1BL, $00
                                 			.endif
                                 		.else
                                 			.if @1 == Enable
                                 				SETB TIMSK1, OCIE1B
                                 				WRITE_BYTE OCR1BH, high(@2)
                                 				WRITE_BYTE OCR1BL, low(@2)
                                 			.elif @1 == Disable
                                 				CLRB TIMSK1, OCIE1B
                                 				WRITE_BYTE OCR1BH, $00
                                 				WRITE_BYTE OCR1BL, $00
                                 			.endif
                                 		.endif
                                 	.elif @0 == CompareMatchC
                                 		.if ctrl == 64 || ctrl == 128 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 			.if @1 == Enable
                                 				SETB TIMSK1, OCIE1C
                                 				WRITE_BYTE OCR1CH, high(@2)
                                 				WRITE_BYTE OCR1CL, low(@2)
                                 			.elif @1 == Disable
                                 				CLRB TIMSK1, OCIE1C
                                 				WRITE_BYTE OCR1CH, $00
                                 				WRITE_BYTE OCR1CL, $00
                                 			.endif
                                 		.else
                                 			.error "Compare Match C is not supporting by counter 1 of this controller!"
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/Interrupt/Counter2.inc"
                                 
                                 	.if @0 == CompareMatch
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162
                                 			.if @1 == Enable
                                 				SETB TIMSK, OCIE2
                                 				WRITE_BYTE OCR2, @2
                                 			.elif @1 == Disable
                                 				CLRB TIMSK, OCIE2
                                 				WRITE_BYTE OCR2, $00
                                 			.endif
                                 		.else
                                 			.error "Compare Match Interrupt is not supporting by counter 2 of this controller!"
                                 		.endif
                                 	.elif @0 == Overflow
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162
                                 			.if @1 == Enable
                                 				SETB TIMSK, TOIE2
                                 			.elif @1 == Disable
                                 				CLRB TIMSK, TOIE2
                                 			.endif
                                 		.elif ctrl == 8515 || ctrl == 8535
                                 			.error "Overflow Interrupt is not supporting by counter 2 of this controller!"
                                 		.else
                                 			.if @1 == Enable
                                 				SETB TIMSK2, TOIE2
                                 			.elif @1 == Disable
                                 				CLRB TIMSK2, TOIE2
                                 			.endif
                                 		.endif
                                 	.elif @0 == CaptureEvent
                                 		.error "Capture Event Interrupt is not supporting by counter 2 of this controller!"
                                 	.elif @0 == CompareMatchA
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 			.error "Compare Match A Interrupt is not supporting by counter 2 of this controller!"
                                 		.else
                                 			.if @1 == Enable
                                 				SETB TIMSK2, OCIE2A
                                 				WRITE_BYTE OCR2A, @2
                                 			.elif @1 == Disable
                                 				CLRB TIMSK2, OCIE2A
                                 				WRITE_BYTE OCR2A, $00
                                 			.endif
                                 		.endif
                                 	.elif @0 == CompareMatchB
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 			.error "Compare Match B Interrupt is not supporting by counter 2 of this controller!"
                                 		.else
                                 			.if @1 == Enable
                                 				SETB TIMSK2, OCIE2B
                                 				WRITE_BYTE OCR2B, @2
                                 			.elif @1 == Disable
                                 				CLRB TIMSK2, OCIE2B
                                 				WRITE_BYTE OCR2B, $00
                                 			.endif
                                 		.endif
                                 	.elif @0 == CompareMatchC
                                 		.error "Compare Match C Interrupt is not supporting by counter 2 of this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/Interrupt/Counter3.inc"
                                 
                                 	.if @0 == CaptureEvent
                                 		.if ctrl == 64 || ctrl == 128 || ctrl == 162
                                 			.if @1 == Enable
                                 				SETB ETIMSK, TICIE3
                                 			.elif @1 == Disable
                                 				CLRB ETIMSK, TICIE3
                                 			.endif
                                 		.elif ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 			.if @1 == Enable
                                 				SETB TIMSK3, ICIE3
                                 			.elif @1 == Disable
                                 				CLRB TIMSK3, ICIE3
                                 			.endif
                                 		.else
                                 			.error "Counter 3 is not supporting by your controller!"
                                 		.endif
                                 	.elif @0 == Overflow
                                 		.if ctrl == 64 || ctrl == 128 || ctrl == 162
                                 			.if @1 == Enable
                                 				SETB ETIMSK, TOIE3
                                 			.elif @1 == Disable
                                 				CLRB ETIMSK, TOIE3
                                 			.endif
                                 		.elif ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 			.if @1 == Enable
                                 				SETB TIMSK3, TOIE3
                                 			.elif @1 == Disable
                                 				CLRB TIMSK3, TOIE3
                                 			.endif
                                 		.else
                                 			.error "Counter 3 is not supporting by your controller!"
                                 		.endif
                                 	.elif @0 == CompareMatch
                                 		.error "Compare Match is not supporting by counter 3 of this controller!"
                                 	.elif @0 == CompareMatchA
                                 		.if ctrl == 64 || ctrl == 128 || ctrl == 162
                                 			.if @1 == Enable
                                 				SETB ETIMSK, OCIE3A
                                 				WRITE_BYTE OCR3AH, high(@2)
                                 				WRITE_BYTE OCR3AL, low(@2)
                                 			.elif @1 == Disable
                                 				CLRB ETIMSK, OCIE3A
                                 				WRITE_BYTE OCR3AH, $00
                                 				WRITE_BYTE OCR3AL, $00
                                 			.endif
                                 		.elif ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 			.if @1 == Enable
                                 				SETB TIMSK3, OCIE3A
                                 				WRITE_BYTE OCR3AH, high(@2)
                                 				WRITE_BYTE OCR3AL, low(@2)
                                 			.elif @1 == Disable
                                 				CLRB TIMSK3, OCIE3A
                                 				WRITE_BYTE OCR3AH, $00
                                 				WRITE_BYTE OCR3AL, $00
                                 			.endif
                                 		.else
                                 			.error "Counter 3 is not supporting by your controller!"
                                 		.endif
                                 	.elif @0 == CompareMatchB
                                 		.if ctrl == 64 || ctrl == 128 || ctrl == 162
                                 			.if @1 == enabled
                                 				SETB ETIMSK, OCIE3B
                                 				WRITE_BYTE OCR3BH, high(@2)
                                 				WRITE_BYTE OCR3BL, low(@2)
                                 			.elif @1 == disabled
                                 				CLRB ETIMSK, OCIE3B
                                 				WRITE_BYTE OCR3BH, $00
                                 				WRITE_BYTE OCR3BL, $00
                                 			.endif
                                 		.elif ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 			.if @1 == enabled
                                 				SETB TIMSK3, OCIE3B
                                 				WRITE_BYTE OCR3BH, high(@2)
                                 				WRITE_BYTE OCR3BL, low(@2)
                                 			.elif @1 == disabled
                                 				CLRB TIMSK3, OCIE3B
                                 				WRITE_BYTE OCR3BH, $00
                                 				WRITE_BYTE OCR3BL, $00
                                 			.endif
                                 		.else
                                 			.error "Counter 3 is not supporting by your controller!"
                                 		.endif
                                 	.elif @0 == CompareMatchC
                                 		.if ctrl == 64 || ctrl == 128
                                 			.if @1 == enabled
                                 				SETB ETIMSK, OCIE3C
                                 				WRITE_BYTE OCR3CH, high(@2)
                                 				WRITE_BYTE OCR3CL, low(@2)
                                 			.elif @1 == disabled
                                 				CLRB ETIMSK, OCIE3C
                                 				WRITE_BYTE OCR3CH, $00
                                 				WRITE_BYTE OCR3CL, $00
                                 			.endif
                                 		.elif ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 			.if @1 == enabled
                                 				SETB TIMSK3, OCIE3C
                                 				WRITE_BYTE OCR3CH, high(@2)
                                 				WRITE_BYTE OCR3CL, low(@2)
                                 			.elif @1 == disabled
                                 				CLRB TIMSK3, OCIE3C
                                 				WRITE_BYTE OCR3CH, $00
                                 				WRITE_BYTE OCR3CL, $00
                                 			.endif
                                 		.elif ctrl == 162 || ctrl == 1284
                                 			.error "Compare Match C is not supporting by counter 3 of this controller!"
                                 		.else
                                 			.error "Counter 3 is not supporting by your controller!"
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/Interrupt/Counter4.inc"
                                 
                                 	.if @0 == CaptureEvent
                                 		.if Ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 			.if @1 == Enable
                                 				SETB TIMSK4, ICIE4
                                 			.elif @1 == Disable
                                 				CLRB TIMSK4, ICIE4
                                 			.endif
                                 		.else
                                 			.error "Counter 4 is not supporting by your controller!"
                                 		.endif
                                 	.elif @0 == Overflow
                                 		.if Ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 			.if @1 == Enable
                                 				SETB TIMSK4, TOIE4
                                 			.elif @1 == Disable
                                 				CLRB TIMSK4, TOIE4
                                 			.endif
                                 		.else
                                 			.error "Counter 4 is not supporting by your controller!"
                                 		.endif
                                 	.elif @0 == CompareMatch
                                 		.error "Compare Match is not supporting by counter 4 of this controller!"
                                 	.elif @0 == CompareMatchA
                                 		.if Ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 			.if @1 == Enable
                                 				SETB TIMSK4, OCIE4A
                                 				WRITE_BYTE OCR4AH, high(@2)
                                 				WRITE_BYTE OCR4AL, low(@2)
                                 			.elif @1 == Disable
                                 				CLRB TIMSK4, OCIE4A
                                 				WRITE_BYTE OCR4AH, $00
                                 				WRITE_BYTE OCR4AL, $00
                                 			.endif
                                 		.else
                                 			.error "Counter 4 is not supporting by your controller!"
                                 		.endif
                                 	.elif @0 == CompareMatchB
                                 		.if Ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 			.if @1 == Enable
                                 				SETB TIMSK4, OCIE4B
                                 				WRITE_BYTE OCR4BH, high(@2)
                                 				WRITE_BYTE OCR4BL, low(@2)
                                 			.elif @1 == Disable
                                 				CLRB TIMSK4, OCIE4B
                                 				WRITE_BYTE OCR4BH, $00
                                 				WRITE_BYTE OCR4BL, $00
                                 			.endif
                                 		.else
                                 			.error "Counter 4 is not supporting by your controller!"
                                 		.endif
                                 	.elif @0 == CompareMatchC
                                 		.if Ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 			.if @1 == Enable
                                 				SETB TIMSK4, OCIE4C
                                 				WRITE_BYTE OCR4CH, high(@2)
                                 				WRITE_BYTE OCR4CL, low(@2)
                                 			.elif @1 == Disable
                                 				CLRB TIMSK4, OCIE4C
                                 				WRITE_BYTE OCR4CH, $00
                                 				WRITE_BYTE OCR4CL, $00
                                 			.endif
                                 		.else
                                 			.error "Counter 4 is not supporting by your controller!"
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/Interrupt/Counter5.inc"
                                 
                                 	.if @0 == CaptureEvent
                                 		.if Ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 			.if @1 == Enable
                                 				SETB TIMSK5, ICIE5
                                 			.elif @1 == Disable
                                 				CLRB TIMSK5, ICIE5
                                 			.endif
                                 		.else
                                 			.error "Counter 5 is not supporting by your controller!"
                                 		.endif
                                 	.elif @0 == Overflow
                                 		.if Ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 			.if @1 == Enable
                                 				SETB TIMSK5, TOIE5
                                 			.elif @1 == Disable
                                 				CLRB TIMSK5, TOIE5
                                 			.endif
                                 		.else
                                 			.error "Counter 5 is not supporting by your controller!"
                                 		.endif
                                 	.elif @0 == CompareMatch
                                 		.error "Compare Match is not supporting by counter 5 of this controller!"
                                 	.elif @0 == CompareMatchA
                                 		.if Ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 			.if @1 == Enable
                                 				SETB TIMSK5, OCIE5A
                                 				WRITE_BYTE OCR5AH, high(@2)
                                 				WRITE_BYTE OCR5AL, low(@2)
                                 			.elif @1 == Disable
                                 				CLRB TIMSK5, OCIE5A
                                 				WRITE_BYTE OCR5AH, $00
                                 				WRITE_BYTE OCR5AL, $00
                                 			.endif
                                 		.else
                                 			.error "Counter 5 is not supporting by your controller!"
                                 		.endif
                                 	.elif @0 == CompareMatchB
                                 		.if Ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 			.if @1 == Enable
                                 				SETB TIMSK5, OCIE5B
                                 				WRITE_BYTE OCR5BH, high(@2)
                                 				WRITE_BYTE OCR5BL, low(@2)
                                 			.elif @1 == Disable
                                 				CLRB TIMSK5, OCIE5B
                                 				WRITE_BYTE OCR5BH, $00
                                 				WRITE_BYTE OCR5BL, $00
                                 			.endif
                                 		.else
                                 			.error "Counter 5 is not supporting by your controller!"
                                 		.endif
                                 	.elif @0 == CompareMatchC
                                 		.if Ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 			.if @1 == Enable
                                 				SETB TIMSK5, OCIE5C
                                 				WRITE_BYTE OCR5CH, high(@2)
                                 				WRITE_BYTE OCR5CL, low(@2)
                                 			.elif @1 == Disable
                                 				CLRB TIMSK5, OCIE5C
                                 				WRITE_BYTE OCR5CH, $00
                                 				WRITE_BYTE OCR5CL, $00
                                 			.endif
                                 		.else
                                 			.error "Counter 5 is not supporting by your controller!"
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/Interrupt/CountersInterrupt.inc"
                                 
                                 *
                                 *	@0	-	  (Counter0  )
                                 *	@1	-	  
                                 *	@2	-	  
                                 */
                                 .macro CountersInterrupt
                                 	.if @0 == Counter0
                                 		CountersInterruptCounter0 @1, @2, @3
                                 	.elif @0 == Counter1
                                 		CountersInterruptCounter1 @1, @2, @3
                                 	.elif @0 == Counter2
                                 		CountersInterruptCounter2 @1, @2, @3
                                 	.elif @0 == Counter3
                                 		CountersInterruptCounter3 @1, @2, @3
                                 	.elif @0 == Counter4
                                 		CountersInterruptCounter4 @1, @2, @3
                                 	.elif @0 == Counter5
                                 		CountersInterruptCounter5 @1, @2, @3
                                 	.endif
                                 .endm
                                 
                                 
                                 .include "AVRModules/Counters/WeveformGenerationMode/Counter0.inc"
                                 
                                 	.if @0 == 0
                                 		.if ctrl == 8
                                 			.error "Weveform Generation Mode is not supporting by Counter 0 of this controller!"
                                 		.else
                                 			.if ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 				CLRB TCCR0, WGM00
                                 				CLRB TCCR0, WGM01
                                 			.elif ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 				CLRB TCCR0A, WGM00
                                 				CLRB TCCR0A, WGM01
                                 				CLRB TCCR0B, WGM02
                                 			.elif ctrl == 165 || ctrl == 169 || ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 				CLRB TCCR0A, WGM00
                                 				CLRB TCCR0A, WGM01
                                 			.endif
                                 		.endif
                                 	.elif @0 == 1
                                 		.if ctrl == 8
                                 			.error "Weveform Generation Mode is not supporting by Counter 0 of this controller!"
                                 		.else
                                 			.if ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 				SETB TCCR0, WGM00
                                 				CLRB TCCR0, WGM01
                                 			.elif ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 				SETB TCCR0A, WGM00
                                 				CLRB TCCR0A, WGM01
                                 				CLRB TCCR0B, WGM02
                                 			.elif ctrl == 165 || ctrl == 169 || ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 				SETB TCCR0A, WGM00
                                 				CLRB TCCR0A, WGM01
                                 			.endif
                                 		.endif
                                 	.elif @0 == 2
                                 		.if ctrl == 8
                                 			.error "Weveform Generation Mode is not supporting by Counter 0 of this controller!"
                                 		.else
                                 			.if ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 				CLRB TCCR0, WGM00
                                 				SETB TCCR0, WGM01
                                 			.elif ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 				CLRB TCCR0A, WGM00
                                 				SETB TCCR0A, WGM01
                                 				CLRB TCCR0B, WGM02
                                 			.elif ctrl == 165 || ctrl == 169 || ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 				CLRB TCCR0A, WGM00
                                 				SETB TCCR0A, WGM01
                                 			.endif
                                 		.endif
                                 	.elif @0 == 3
                                 		.if ctrl == 8
                                 			.error "Weveform Generation Mode is not supporting by Counter 0 of this controller!"
                                 		.else
                                 			.if ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 				SETB TCCR0, WGM00
                                 				SETB TCCR0, WGM01
                                 			.elif ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 				SETB TCCR0A, WGM00
                                 				SETB TCCR0A, WGM01
                                 				CLRB TCCR0B, WGM02
                                 			.elif ctrl == 165 || ctrl == 169 || ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 				SETB TCCR0A, WGM00
                                 				SETB TCCR0A, WGM01
                                 			.endif
                                 		.endif
                                 	.elif @0 == 4
                                 		.error "This Mode Number is reserved for this controller!"
                                 	.elif @0 == 5
                                 		.if ctrl == 8 || ctrl == 16
                                 			.error "Weveform Generation Mode is not supporting by Counter 0 of this controller!"
                                 		.else
                                 			.if ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 				SETB TCCR0A, WGM00
                                 				CLRB TCCR0A, WGM01
                                 				SETB TCCR0B, WGM02
                                 			.else
                                 				.error "This Weveform Generation Mode Number is not supporting by Counter 0 of this controller!"
                                 			.endif
                                 		.endif
                                 	.elif @0 == 6
                                 		.error "This Mode Number is reserved for this controller!"
                                 	.elif @0 == 7
                                 		.if ctrl == 8 || ctrl == 16
                                 			.error "Weveform Generation Mode is not supporting by Counter 0 of this controller!"
                                 		.else
                                 			.if ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 				SETB TCCR0A, WGM00
                                 				SETB TCCR0A, WGM01
                                 				SETB TCCR0B, WGM02
                                 			.else
                                 				.error "This Weveform Generation Mode Number is not supporting by Counter 0 of this controller!"
                                 			.endif
                                 		.endif
                                 	.else
                                 		.error "This Mode Number is not supporting by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/WeveformGenerationMode/Counter1.inc"
                                 
                                 	.if @0 == 0
                                 		CLRB TCCR1A, WGM10
                                 		CLRB TCCR1A, WGM11
                                 		CLRB TCCR1B, WGM12
                                 		CLRB TCCR1B, WGM13
                                 	.elif @0 == 1
                                 		SETB TCCR1A, WGM10
                                 		CLRB TCCR1A, WGM11
                                 		CLRB TCCR1B, WGM12
                                 		CLRB TCCR1B, WGM13
                                 	.elif @0 == 2
                                 		CLRB TCCR1A, WGM10
                                 		SETB TCCR1A, WGM11
                                 		CLRB TCCR1B, WGM12
                                 		CLRB TCCR1B, WGM13
                                 	.elif @0 == 3
                                 		SETB TCCR1A, WGM10
                                 		SETB TCCR1A, WGM11
                                 		CLRB TCCR1B, WGM12
                                 		CLRB TCCR1B, WGM13
                                 	.elif @0 == 4
                                 		CLRB TCCR1A, WGM10
                                 		CLRB TCCR1A, WGM11
                                 		SETB TCCR1B, WGM12
                                 		CLRB TCCR1B, WGM13
                                 	.elif @0 == 5
                                 		SETB TCCR1A, WGM10
                                 		CLRB TCCR1A, WGM11
                                 		SETB TCCR1B, WGM12
                                 		CLRB TCCR1B, WGM13
                                 	.elif @0 == 6
                                 		CLRB TCCR1A, WGM10
                                 		SETB TCCR1A, WGM11
                                 		SETB TCCR1B, WGM12
                                 		CLRB TCCR1B, WGM13
                                 	.elif @0 == 7
                                 		SETB TCCR1A, WGM10
                                 		SETB TCCR1A, WGM11
                                 		SETB TCCR1B, WGM12
                                 		CLRB TCCR1B, WGM13
                                 	.elif @0 == 8
                                 		CLRB TCCR1A, WGM10
                                 		CLRB TCCR1A, WGM11
                                 		CLRB TCCR1B, WGM12
                                 		SETB TCCR1B, WGM13
                                 	.elif @0 == 9
                                 		SETB TCCR1A, WGM10
                                 		CLRB TCCR1A, WGM11
                                 		CLRB TCCR1B, WGM12
                                 		SETB TCCR1B, WGM13
                                 	.elif @0 == 10
                                 		CLRB TCCR1A, WGM10
                                 		SETB TCCR1A, WGM11
                                 		CLRB TCCR1B, WGM12
                                 		SETB TCCR1B, WGM13
                                 	.elif @0 == 11
                                 		SETB TCCR1A, WGM10
                                 		SETB TCCR1A, WGM11
                                 		CLRB TCCR1B, WGM12
                                 		SETB TCCR1B, WGM13
                                 	.elif @0 == 12
                                 		CLRB TCCR1A, WGM10
                                 		CLRB TCCR1A, WGM11
                                 		SETB TCCR1B, WGM12
                                 		SETB TCCR1B, WGM13
                                 	.elif @0 == 13
                                 		.error "This Mode Number is reserved for this controller!"
                                 	.elif @0 == 14
                                 		SETB TCCR1A, WGM10
                                 		CLRB TCCR1A, WGM11
                                 		SETB TCCR1B, WGM12
                                 		SETB TCCR1B, WGM13
                                 	.elif @0 == 15
                                 		SETB TCCR1A, WGM10
                                 		SETB TCCR1A, WGM11
                                 		SETB TCCR1B, WGM12
                                 		SETB TCCR1B, WGM13
                                 	.else
                                 		.error "This Mode Number is not supporting by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/WeveformGenerationMode/Counter2.inc"
                                 
                                 	.if @0 == 0
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 165 || ctrl == 169
                                 			CLRB TCCR2, WGM20
                                 			CLRB TCCR2, WGM21
                                 		.elif ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284 || ctrl == 8535
                                 			CLRB TCCR2A, WGM20
                                 			CLRB TCCR2A, WGM21
                                 			CLRB TCCR2B, WGM22
                                 		.elif ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 			CLRB TCCR2A, WGM20
                                 			CLRB TCCR2A, WGM21
                                 		.endif
                                 	.elif @0 == 1
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 165 || ctrl == 169
                                 			SETB TCCR2, WGM20
                                 			CLRB TCCR2, WGM21
                                 		.elif ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284 || ctrl == 8535
                                 			SETB TCCR2A, WGM20
                                 			CLRB TCCR2A, WGM21
                                 			CLRB TCCR2B, WGM22
                                 		.elif ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 			SETB TCCR2A, WGM20
                                 			CLRB TCCR2A, WGM21
                                 		.endif
                                 	.elif @0 == 2
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 165 || ctrl == 169
                                 			CLRB TCCR2, WGM20
                                 			SETB TCCR2, WGM21
                                 		.elif ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284 || ctrl == 8535
                                 			CLRB TCCR2A, WGM20
                                 			SETB TCCR2A, WGM21
                                 			CLRB TCCR2B, WGM22
                                 		.elif ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 			CLRB TCCR2A, WGM20
                                 			SETB TCCR2A, WGM21
                                 		.endif
                                 	.elif @0 == 3
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 165 || ctrl == 169
                                 			SETB TCCR2, WGM20
                                 			SETB TCCR2, WGM21
                                 		.elif ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284 || ctrl == 8535
                                 			SETB TCCR2A, WGM20
                                 			SETB TCCR2A, WGM21
                                 			CLRB TCCR2B, WGM22
                                 		.elif ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 			SETB TCCR2A, WGM20
                                 			SETB TCCR2A, WGM21
                                 		.endif
                                 	.elif @0 == 4
                                 		.error "This Mode Number is reserved for this controller!"
                                 	.elif @0 == 5
                                 		.if ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 			SETB TCCR2A, WGM20
                                 			CLRB TCCR2A, WGM21
                                 			SETB TCCR2B, WGM22
                                 		.else
                                 			.error "This Weveform Generation Mode Number is not supporting by Counter 2 of this controller!"
                                 		.endif
                                 	.elif @0 == 6
                                 		.error "This Mode Number is reserved for this controller!"
                                 	.elif @0 == 7
                                 		.if ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 			SETB TCCR2A, WGM20
                                 			SETB TCCR2A, WGM21
                                 			SETB TCCR2B, WGM22
                                 		.else
                                 			.error "This Weveform Generation Mode Number is not supporting by Counter 2 of this controller!"
                                 		.endif
                                 	.else
                                 		.error "This Mode Number is not supporting by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/WeveformGenerationMode/Counter3.inc"
                                 
                                 	.if @0 == 0
                                 		CLRB TCCR3A, WGM30
                                 		CLRB TCCR3A, WGM31
                                 		CLRB TCCR3B, WGM32
                                 		CLRB TCCR3B, WGM33
                                 	.elif @0 == 1
                                 		SETB TCCR3A, WGM30
                                 		CLRB TCCR3A, WGM31
                                 		CLRB TCCR3B, WGM32
                                 		CLRB TCCR3B, WGM33
                                 	.elif @0 == 2
                                 		CLRB TCCR3A, WGM30
                                 		SETB TCCR3A, WGM31
                                 		CLRB TCCR3B, WGM32
                                 		CLRB TCCR3B, WGM33
                                 	.elif @0 == 3
                                 		SETB TCCR3A, WGM30
                                 		SETB TCCR3A, WGM31
                                 		CLRB TCCR3B, WGM32
                                 		CLRB TCCR3B, WGM33
                                 	.elif @0 == 4
                                 		CLRB TCCR3A, WGM30
                                 		CLRB TCCR3A, WGM31
                                 		SETB TCCR3B, WGM32
                                 		CLRB TCCR3B, WGM33
                                 	.elif @0 == 5
                                 		SETB TCCR3A, WGM30
                                 		CLRB TCCR3A, WGM31
                                 		SETB TCCR3B, WGM32
                                 		CLRB TCCR3B, WGM33
                                 	.elif @0 == 6
                                 		CLRB TCCR3A, WGM30
                                 		SETB TCCR3A, WGM31
                                 		SETB TCCR3B, WGM32
                                 		CLRB TCCR3B, WGM33
                                 	.elif @0 == 7
                                 		SETB TCCR3A, WGM30
                                 		SETB TCCR3A, WGM31
                                 		SETB TCCR3B, WGM32
                                 		CLRB TCCR3B, WGM33
                                 	.elif @0 == 8
                                 		CLRB TCCR3A, WGM30
                                 		CLRB TCCR3A, WGM31
                                 		CLRB TCCR3B, WGM32
                                 		SETB TCCR3B, WGM33
                                 	.elif @0 == 9
                                 		SETB TCCR3A, WGM30
                                 		CLRB TCCR3A, WGM31
                                 		CLRB TCCR3B, WGM32
                                 		SETB TCCR3B, WGM33
                                 	.elif @0 == 10
                                 		CLRB TCCR3A, WGM30
                                 		SETB TCCR3A, WGM31
                                 		CLRB TCCR3B, WGM32
                                 		SETB TCCR3B, WGM33
                                 	.elif @0 == 11
                                 		SETB TCCR3A, WGM30
                                 		SETB TCCR3A, WGM31
                                 		CLRB TCCR3B, WGM32
                                 		SETB TCCR3B, WGM33
                                 	.elif @0 == 12
                                 		CLRB TCCR3A, WGM30
                                 		CLRB TCCR3A, WGM31
                                 		SETB TCCR3B, WGM32
                                 		SETB TCCR3B, WGM33
                                 	.elif @0 == 13
                                 		.error "This Mode Number is reserved for this controller!"
                                 	.elif @0 == 14
                                 		CLRB TCCR3A, WGM30
                                 		SETB TCCR3A, WGM31
                                 		SETB TCCR3B, WGM32
                                 		SETB TCCR3B, WGM33
                                 	.elif @0 == 15
                                 		SETB TCCR3A, WGM30
                                 		SETB TCCR3A, WGM31
                                 		SETB TCCR3B, WGM32
                                 		SETB TCCR3B, WGM33
                                 	.else
                                 		.error "This Mode Number is not supporting by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/WeveformGenerationMode/Counter4.inc"
                                 
                                 	.if @0 == 0
                                 		CLRB TCCR4A, WGM40
                                 		CLRB TCCR4A, WGM41
                                 		CLRB TCCR4B, WGM42
                                 		CLRB TCCR4B, WGM43
                                 	.elif @0 == 1
                                 		SETB TCCR4A, WGM40
                                 		CLRB TCCR4A, WGM41
                                 		CLRB TCCR4B, WGM42
                                 		CLRB TCCR4B, WGM43
                                 	.elif @0 == 2
                                 		CLRB TCCR4A, WGM40
                                 		SETB TCCR4A, WGM41
                                 		CLRB TCCR4B, WGM42
                                 		CLRB TCCR4B, WGM43
                                 	.elif @0 == 3
                                 		SETB TCCR4A, WGM40
                                 		SETB TCCR4A, WGM41
                                 		CLRB TCCR4B, WGM42
                                 		CLRB TCCR4B, WGM43
                                 	.elif @0 == 4
                                 		CLRB TCCR4A, WGM40
                                 		CLRB TCCR4A, WGM41
                                 		SETB TCCR4B, WGM42
                                 		CLRB TCCR4B, WGM43
                                 	.elif @0 == 5
                                 		SETB TCCR4A, WGM40
                                 		CLRB TCCR4A, WGM41
                                 		SETB TCCR4B, WGM42
                                 		CLRB TCCR4B, WGM43
                                 	.elif @0 == 6
                                 		CLRB TCCR4A, WGM40
                                 		SETB TCCR4A, WGM41
                                 		SETB TCCR4B, WGM42
                                 		CLRB TCCR4B, WGM43
                                 	.elif @0 == 7
                                 		SETB TCCR4A, WGM40
                                 		SETB TCCR4A, WGM41
                                 		SETB TCCR4B, WGM42
                                 		CLRB TCCR4B, WGM43
                                 	.elif @0 == 8
                                 		CLRB TCCR4A, WGM40
                                 		CLRB TCCR4A, WGM41
                                 		CLRB TCCR4B, WGM42
                                 		SETB TCCR4B, WGM43
                                 	.elif @0 == 9
                                 		SETB TCCR4A, WGM40
                                 		CLRB TCCR4A, WGM41
                                 		CLRB TCCR4B, WGM42
                                 		SETB TCCR4B, WGM43
                                 	.elif @0 == 10
                                 		CLRB TCCR4A, WGM40
                                 		SETB TCCR4A, WGM41
                                 		CLRB TCCR4B, WGM42
                                 		SETB TCCR4B, WGM43
                                 	.elif @0 == 11
                                 		SETB TCCR4A, WGM40
                                 		SETB TCCR4A, WGM41
                                 		CLRB TCCR4B, WGM42
                                 		SETB TCCR4B, WGM43
                                 	.elif @0 == 12
                                 		CLRB TCCR4A, WGM40
                                 		CLRB TCCR4A, WGM41
                                 		SETB TCCR4B, WGM42
                                 		SETB TCCR4B, WGM43
                                 	.elif @0 == 13
                                 		.error "This Mode Number is reserved for this controller!"
                                 	.elif @0 == 14
                                 		CLRB TCCR4A, WGM40
                                 		SETB TCCR4A, WGM41
                                 		SETB TCCR4B, WGM42
                                 		SETB TCCR4B, WGM43
                                 	.elif @0 == 15
                                 		SETB TCCR4A, WGM40
                                 		SETB TCCR4A, WGM41
                                 		SETB TCCR4B, WGM42
                                 		SETB TCCR4B, WGM43
                                 	.else
                                 		.error "This Mode Number is not supporting by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/WeveformGenerationMode/Counter5.inc"
                                 
                                 	.if @0 == 0
                                 		CLRB TCCR5A, WGM50
                                 		CLRB TCCR5A, WGM51
                                 		CLRB TCCR5B, WGM52
                                 		CLRB TCCR5B, WGM53
                                 	.elif @0 == 1
                                 		SETB TCCR5A, WGM50
                                 		CLRB TCCR5A, WGM51
                                 		CLRB TCCR5B, WGM52
                                 		CLRB TCCR5B, WGM53
                                 	.elif @0 == 2
                                 		CLRB TCCR5A, WGM50
                                 		SETB TCCR5A, WGM51
                                 		CLRB TCCR5B, WGM52
                                 		CLRB TCCR5B, WGM53
                                 	.elif @0 == 3
                                 		SETB TCCR5A, WGM50
                                 		SETB TCCR5A, WGM51
                                 		CLRB TCCR5B, WGM52
                                 		CLRB TCCR5B, WGM53
                                 	.elif @0 == 4
                                 		CLRB TCCR5A, WGM50
                                 		CLRB TCCR5A, WGM51
                                 		SETB TCCR5B, WGM52
                                 		CLRB TCCR5B, WGM53
                                 	.elif @0 == 5
                                 		SETB TCCR5A, WGM50
                                 		CLRB TCCR5A, WGM51
                                 		SETB TCCR5B, WGM52
                                 		CLRB TCCR5B, WGM53
                                 	.elif @0 == 6
                                 		CLRB TCCR5A, WGM50
                                 		SETB TCCR5A, WGM51
                                 		SETB TCCR5B, WGM52
                                 		CLRB TCCR5B, WGM53
                                 	.elif @0 == 7
                                 		SETB TCCR5A, WGM50
                                 		SETB TCCR5A, WGM51
                                 		SETB TCCR5B, WGM52
                                 		CLRB TCCR5B, WGM53
                                 	.elif @0 == 8
                                 		CLRB TCCR5A, WGM50
                                 		CLRB TCCR5A, WGM51
                                 		CLRB TCCR5B, WGM52
                                 		SETB TCCR5B, WGM53
                                 	.elif @0 == 9
                                 		SETB TCCR5A, WGM50
                                 		CLRB TCCR5A, WGM51
                                 		CLRB TCCR5B, WGM52
                                 		SETB TCCR5B, WGM53
                                 	.elif @0 == 10
                                 		CLRB TCCR5A, WGM50
                                 		SETB TCCR5A, WGM51
                                 		CLRB TCCR5B, WGM52
                                 		SETB TCCR5B, WGM53
                                 	.elif @0 == 11
                                 		SETB TCCR5A, WGM50
                                 		SETB TCCR5A, WGM51
                                 		CLRB TCCR5B, WGM52
                                 		SETB TCCR5B, WGM53
                                 	.elif @0 == 12
                                 		CLRB TCCR5A, WGM50
                                 		CLRB TCCR5A, WGM51
                                 		SETB TCCR5B, WGM52
                                 		SETB TCCR5B, WGM53
                                 	.elif @0 == 13
                                 		.error "This Mode Number is reserved for this controller!"
                                 	.elif @0 == 14
                                 		CLRB TCCR5A, WGM50
                                 		SETB TCCR5A, WGM51
                                 		SETB TCCR5B, WGM52
                                 		SETB TCCR5B, WGM53
                                 	.elif @0 == 15
                                 		SETB TCCR5A, WGM50
                                 		SETB TCCR5A, WGM51
                                 		SETB TCCR5B, WGM52
                                 		SETB TCCR5B, WGM53
                                 	.else
                                 		.error "This Mode Number is not supporting by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/WeveformGenerationMode/CountersWeveformGenerationMode.inc"
                                 
                                 	.if @1 >0 && @1 <= 15
                                 		.if @0 == Counter0
                                 			CountersWeveformGenerationModeCounter0 @1
                                 		.elif @0 == Counter1
                                 			CountersWeveformGenerationModeCounter1 @1
                                 		.elif @0 == Counter2
                                 			.if ctrl == 8515
                                 				.error "Counter 2 is not supporting by this controller!"
                                 			.else
                                 				CountersWeveformGenerationModeCounter2 @1
                                 			.endif
                                 		.elif @0 == Counter3
                                 			.if ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 				CountersWeveformGenerationModeCounter3 @1
                                 			.else
                                 				.error "Counter 3 is not supporting by this controller!"
                                 			.endif
                                 		.elif @0 == Counter4
                                 			.if ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 				CountersWeveformGenerationModeCounter4 @1
                                 			.else
                                 				.error "Counter 4 is not supporting by this controller!"
                                 			.endif
                                 		.elif @0 == Counter5
                                 			.if ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 				CountersWeveformGenerationModeCounter5 @1
                                 			.else
                                 				.error "Counter 5 is not supporting by this controller!"
                                 			.endif
                                 		.endif
                                 	.else
                                 		.error "This Weveform Generation Mode is not supporting by counter 0 of this controller!"
                                 	.endif
                                 .endm
                                 
                                 .include "AVRModules/Counters/CompareOutputMode/Counter0.inc"
                                 
                                 	.if ctrl == 8
                                 		.error "Compare Output Mode is not supporting by counter 0 of this controller!"
                                 	.else
                                 		.if @0 == CompareMatchOutput
                                 			.if ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 				.if @1 == 0
                                 					CLRB TCCR0, COM00
                                 					CLRB TCCR0, COM01
                                 				.elif @1 == 1
                                 					SETB TCCR0, COM00
                                 					CLRB TCCR0, COM01
                                 				.elif @1 == 2
                                 					CLRB TCCR0, COM00
                                 					SETB TCCR0, COM01
                                 				.elif @1 == 3
                                 					SETB TCCR0, COM00
                                 					SETB TCCR0, COM01
                                 				.endif
                                 			.elif ctrl == 165 || ctrl == 169 || ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 				.if @1 == 0
                                 					CLRB TCCR0A, COM0A0
                                 					CLRB TCCR0A, COM0A1
                                 				.elif @1 == 1
                                 					SETB TCCR0A, COM0A0
                                 					CLRB TCCR0A, COM0A1
                                 				.elif @1 == 2
                                 					CLRB TCCR0A, COM0A0
                                 					SETB TCCR0A, COM0A1
                                 				.elif @1 == 3
                                 					SETB TCCR0A, COM0A0
                                 					SETB TCCR0A, COM0A1
                                 				.endif
                                 			.else
                                 				.error "Compare Match Output is not supporting by counter 0 of this controller!"
                                 			.endif
                                 		.elif @0 == CompareMatchOutputA
                                 			.if ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 162 || ctrl == 8515 || ctrl == 8535 || ctrl == 165 || ctrl == 169 || ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 				.error "Compare Match Output A is not supporting by counter 0 of this controller!"
                                 			.else
                                 				.if @1 == 0
                                 					CLRB TCCR0A, COM0A0
                                 					CLRB TCCR0A, COM0A1
                                 				.elif @1 == 1
                                 					SETB TCCR0A, COM0A0
                                 					CLRB TCCR0A, COM0A1
                                 				.elif @1 == 2
                                 					CLRB TCCR0A, COM0A0
                                 					SETB TCCR0A, COM0A1
                                 				.elif @1 == 3
                                 					SETB TCCR0A, COM0A0
                                 					SETB TCCR0A, COM0A1
                                 				.endif
                                 			.endif
                                 		.elif @0 == CompareMatchOutputB
                                 			.if ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 162 || ctrl == 8515 || ctrl == 8535 || ctrl == 165 || ctrl == 169 || ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 				.error "Compare Match Output B is not supporting by counter 0 of this controller!"
                                 			.else
                                 				.if @1 == 0
                                 					CLRB TCCR0A, COM0B0
                                 					CLRB TCCR0A, COM0B1
                                 				.elif @1 == 1
                                 					SETB TCCR0A, COM0B0
                                 					CLRB TCCR0A, COM0B1
                                 				.elif @1 == 2
                                 					CLRB TCCR0A, COM0B0
                                 					SETB TCCR0A, COM0B1
                                 				.elif @1 == 3
                                 					SETB TCCR0A, COM0B0
                                 					SETB TCCR0A, COM0B1
                                 				.endif
                                 			.endif
                                 		.elif @0 == CompareMatchOutputC
                                 			.error "Compare Match Output C is not supporting by counter 0 of this controller!"
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/CompareOutputMode/Counter1.inc"
                                 
                                 	.if @0 == CompareMatchOutput
                                 		.error "Compare Output Mode is not supporting by counter 1 of this controller!"
                                 	.elif @0 == CompareMatchOutputA
                                 		.if @1 == 0
                                 			CLRB TCCR1A, COM1A0 
                                 			CLRB TCCR1A, COM1A1
                                 		.elif @1 == 1
                                 			SETB TCCR1A, COM1A0
                                 			CLRB TCCR1A, COM1A1
                                 		.elif @1 == 2
                                 			CLRB TCCR1A, COM1A0
                                 			SETB TCCR1A, COM1A1
                                 		.elif @1 == 3
                                 			SETB TCCR1A, COM1A0
                                 			SETB TCCR1A, COM1A1
                                 		.endif
                                 	.elif @0 == CompareMatchOutputB
                                 		.if @1 == 0
                                 			CLRB TCCR1A, COM1B0 
                                 			CLRB TCCR1A, COM1B1
                                 		.elif @1 == 1
                                 			SETB TCCR1A, COM1B0
                                 			CLRB TCCR1A, COM1B1
                                 		.elif @1 == 2
                                 			CLRB TCCR1A, COM1B0
                                 			SETB TCCR1A, COM1B1
                                 		.elif @1 == 3
                                 			SETB TCCR1A, COM1B0
                                 			SETB TCCR1A, COM1B1
                                 		.endif
                                 	.elif @0 == CompareMatchOutputC
                                 		.if ctrl == 64 || ctrl == 128 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 			.if @1 == 0
                                 				CLRB TCCR1A, COM1C0 
                                 				CLRB TCCR1A, COM1C1
                                 			.elif @1 == 1
                                 				SETB TCCR1A, COM1C0
                                 				CLRB TCCR1A, COM1C1
                                 			.elif @1 == 2
                                 				CLRB TCCR1A, COM1C0
                                 				SETB TCCR1A, COM1C1
                                 			.elif @1 == 3
                                 				SETB TCCR1A, COM1C0
                                 				SETB TCCR1A, COM1C1
                                 			.endif
                                 		.else
                                 			.error "Compare Match Output C is not supporting by counter 0 of this controller!"
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/CompareOutputMode/Counter2.inc"
                                 
                                 	.if @0 == CompareMatchOutput
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8535
                                 			.if @1 == 0
                                 				CLRB TCCR2, COM20
                                 				CLRB TCCR2, COM21
                                 			.elif @1 == 1
                                 				SETB TCCR2, COM20
                                 				CLRB TCCR2, COM21
                                 			.elif @1 == 2
                                 				CLRB TCCR2, COM20
                                 				SETB TCCR2, COM21
                                 			.elif @1 == 3
                                 				SETB TCCR2, COM20
                                 				SETB TCCR2, COM21
                                 			.endif
                                 		.elif ctrl == 165 || ctrl == 169 || ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 			.if @1 == 0
                                 				CLRB TCCR2A, COM2A0
                                 				CLRB TCCR2A, COM2A1
                                 			.elif @1 == 1
                                 				SETB TCCR2A, COM2A0
                                 				CLRB TCCR2A, COM2A1
                                 			.elif @1 == 2
                                 				CLRB TCCR2A, COM2A0
                                 				SETB TCCR2A, COM2A1
                                 			.elif @1 == 3
                                 				SETB TCCR2A, COM2A0
                                 				SETB TCCR2A, COM2A1
                                 			.endif
                                 		.else
                                 			.error "Compare Output Mode is not supporting by counter 2 of this controller!"
                                 		.endif
                                 	.elif @0 == CompareMatchOutputA
                                 		.if ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 			.if @1 == 0
                                 				CLRB TCCR2A, COM2A0
                                 				CLRB TCCR2A, COM2A1
                                 			.elif @1 == 1
                                 				SETB TCCR2A, COM2A0
                                 				CLRB TCCR2A, COM2A1
                                 			.elif @1 == 2
                                 				CLRB TCCR2A, COM2A0
                                 				SETB TCCR2A, COM2A1
                                 			.elif @1 == 3
                                 				SETB TCCR2A, COM2A0
                                 				SETB TCCR2A, COM2A1
                                 			.endif
                                 		.else
                                 			.error "Compare Match Output A is not supporting by counter 0 of this controller!"
                                 		.endif
                                 	.elif @0 == CompareMatchOutputB
                                 		.if ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 			.if @1 == 0
                                 				CLRB TCCR2A, COM2B0
                                 				CLRB TCCR2A, COM2B1
                                 			.elif @1 == 1
                                 				SETB TCCR2A, COM2B0
                                 				CLRB TCCR2A, COM2B1
                                 			.elif @1 == 2
                                 				CLRB TCCR2A, COM2B0
                                 				SETB TCCR2A, COM2B1
                                 			.elif @1 == 3
                                 				SETB TCCR2A, COM2B0
                                 				SETB TCCR2A, COM2B1
                                 			.endif
                                 		.else
                                 			.error "Compare Match Output B is not supporting by counter 0 of this controller!"
                                 		.endif
                                 	.elif @0 == CompareMatchOutputC
                                 		.error "Compare Match Output C is not supporting by counter 0 of this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/CompareOutputMode/Counter3.inc"
                                 
                                 	.if @0 == CompareMatchOutput
                                 		.error "Compare Output Mode is not supporting by counter 3 of this controller!"
                                 	.elif @0 == CompareMatchOutputA
                                 		.if @1 == 0
                                 			CLRB TCCR3A, COM3A0 
                                 			CLRB TCCR3A, COM3A1
                                 		.elif @1 == 1
                                 			SETB TCCR3A, COM3A0
                                 			CLRB TCCR3A, COM3A1
                                 		.elif @1 == 2
                                 			CLRB TCCR3A, COM3A0
                                 			SETB TCCR3A, COM3A1
                                 		.elif @1 == 3
                                 			SETB TCCR3A, COM3A0
                                 			SETB TCCR3A, COM3A1
                                 		.endif
                                 	.elif @0 == CompareMatchOutputB
                                 		.if @1 == 0
                                 			CLRB TCCR3A, COM3B0 
                                 			CLRB TCCR3A, COM3B1
                                 		.elif @1 == 1
                                 			SETB TCCR3A, COM3B0
                                 			CLRB TCCR3A, COM3B1
                                 		.elif @1 == 2
                                 			CLRB TCCR3A, COM3B0
                                 			SETB TCCR3A, COM3B1
                                 		.elif @1 == 3
                                 			SETB TCCR3A, COM3B0
                                 			SETB TCCR3A, COM3B1
                                 		.endif
                                 	.elif @0 == CompareMatchOutputC
                                 		.if ctrl == 64 || ctrl == 128 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 			.if @1 == 0
                                 				CLRB TCCR3A, COM3C0 
                                 				CLRB TCCR3A, COM3C1
                                 			.elif @1 == 1
                                 				SETB TCCR3A, COM3C0
                                 				CLRB TCCR3A, COM3C1
                                 			.elif @1 == 2
                                 				CLRB TCCR3A, COM3C0
                                 				SETB TCCR3A, COM3C1
                                 			.elif @1 == 3
                                 				SETB TCCR3A, COM3C0
                                 				SETB TCCR3A, COM3C1
                                 			.endif
                                 		.else
                                 			.error "Compare Match Output C is not supporting by counter 3 of this controller!"
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/CompareOutputMode/Counter4.inc"
                                 
                                 	.if @0 == CompareMatchOutput
                                 		.error "Compare Output Mode is not supporting by counter 5 of this controller!"
                                 	.elif @0 == CompareMatchOutputA
                                 		.if @1 == 0
                                 			CLRB TCCR4A, COM4A0 
                                 			CLRB TCCR4A, COM4A1
                                 		.elif @1 == 1
                                 			SETB TCCR4A, COM4A0
                                 			CLRB TCCR4A, COM4A1
                                 		.elif @1 == 2
                                 			CLRB TCCR4A, COM4A0
                                 			SETB TCCR4A, COM4A1
                                 		.elif @1 == 3
                                 			SETB TCCR4A, COM4A0
                                 			SETB TCCR4A, COM4A1
                                 		.endif
                                 	.elif @0 == CompareMatchOutputB
                                 		.if @1 == 0
                                 			CLRB TCCR4A, COM4B0 
                                 			CLRB TCCR4A, COM4B1
                                 		.elif @1 == 1
                                 			SETB TCCR4A, COM4B0
                                 			CLRB TCCR4A, COM4B1
                                 		.elif @1 == 2
                                 			CLRB TCCR4A, COM4B0
                                 			SETB TCCR4A, COM4B1
                                 		.elif @1 == 3
                                 			SETB TCCR4A, COM4B0
                                 			SETB TCCR4A, COM4B1
                                 		.endif
                                 	.elif @0 == CompareMatchOutputC
                                 		.if @1 == 0
                                 			CLRB TCCR4A, COM4C0 
                                 			CLRB TCCR4A, COM4C1
                                 		.elif @1 == 1
                                 			SETB TCCR4A, COM4C0
                                 			CLRB TCCR4A, COM4C1
                                 		.elif @1 == 2
                                 			CLRB TCCR4A, COM4C0
                                 			SETB TCCR4A, COM4C1
                                 		.elif @1 == 3
                                 			SETB TCCR4A, COM4C0
                                 			SETB TCCR4A, COM4C1
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/CompareOutputMode/Counter5.inc"
                                 
                                 	.if @0 == CompareMatchOutput
                                 		.error "Compare Output Mode is not supporting by counter 5 of this controller!"
                                 	.elif @0 == CompareMatchOutputA
                                 		.if @1 == 0
                                 			CLRB TCCR5A, COM5A0 
                                 			CLRB TCCR5A, COM5A1
                                 		.elif @1 == 1
                                 			SETB TCCR5A, COM5A0
                                 			CLRB TCCR5A, COM5A1
                                 		.elif @1 == 2
                                 			CLRB TCCR5A, COM5A0
                                 			SETB TCCR5A, COM5A1
                                 		.elif @1 == 3
                                 			SETB TCCR5A, COM5A0
                                 			SETB TCCR5A, COM5A1
                                 		.endif
                                 	.elif @0 == CompareMatchOutputB
                                 		.if @1 == 0
                                 			CLRB TCCR5A, COM5B0
                                 			CLRB TCCR5A, COM5B1
                                 		.elif @1 == 1
                                 			SETB TCCR5A, COM5B0
                                 			CLRB TCCR5A, COM5B1
                                 		.elif @1 == 2
                                 			CLRB TCCR5A, COM5B0
                                 			SETB TCCR5A, COM5B1
                                 		.elif @1 == 3
                                 			SETB TCCR5A, COM5B0
                                 			SETB TCCR5A, COM5B1
                                 		.endif
                                 	.elif @0 == CompareMatchOutputC
                                 		.if @1 == 0
                                 			CLRB TCCR5A, COM5C0 
                                 			CLRB TCCR5A, COM5C1
                                 		.elif @1 == 1
                                 			SETB TCCR5A, COM5C0
                                 			CLRB TCCR5A, COM5C1
                                 		.elif @1 == 2
                                 			CLRB TCCR5A, COM5C0
                                 			SETB TCCR5A, COM5C1
                                 		.elif @1 == 3
                                 			SETB TCCR5A, COM5C0
                                 			SETB TCCR5A, COM5C1
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/CompareOutputMode/CountersCompareOutputMode.inc"
                                 
                                 	.if @2 >= 0 && @2 <= 3
                                 		.if @0 == Counter0
                                 			CountersCompareOutputModeCounter0 @1, @2
                                 		.elif @0 == Counter1
                                 			CountersCompareOutputModeCounter1 @1, @2
                                 		.elif @0 == Counter2
                                 			.if ctrl == 5815
                                 				.error "Counter 2 is not supporting by this controller!"
                                 			.else
                                 				CountersCompareOutputModeCounter2 @1, @2
                                 			.endif
                                 		.elif @0 == Counter3
                                 			.if ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 				CountersCompareOutputModeCounter3 @1, @2
                                 			.else
                                 				.error "Counter 3 is not supporting by this controller!"
                                 			.endif
                                 		.elif @0 == Counter4
                                 			.if ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 				CountersCompareOutputModeCounter4 @1, @2
                                 			.else
                                 				.error "Counter 4 is not supporting by this controller!"
                                 			.endif
                                 		.elif @0 == Counter5
                                 			.if ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 				CountersCompareOutputModeCounter5 @1, @2
                                 			.else
                                 				.error "Counter 5 is not supporting by this controller!"
                                 			.endif
                                 		.endif
                                 	.else
                                 		.error "This Compare Output Mode is not supporting by counter 0 of this controller!"
                                 	.endif
                                 .endm
                                 
                                 .include "AVRModules/Counters/ExternalClockSourceOnT0pin/Counter0.inc"
                                 
                                 	.if ctrl == 64 || ctrl == 128
                                 		.error "External Clock Source on T0 pin is not supporting by counter 0 of this controller!"
                                 	.else
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 			.if @0 == FallingEdge
                                 				CLRB TCCR0, CS00
                                 				SETB TCCR0, CS01
                                 				SETB TCCR0, CS02
                                 			.elif @0 == RisingEdge
                                 				SETB TCCR0, CS00
                                 				SETB TCCR0, CS01
                                 				SETB TCCR0, CS02
                                 			.endif
                                 		.elif ctrl == 165 || ctrl == 169 || ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 			.if @0 == FallingEdge
                                 				CLRB TCCR0A, CS00
                                 				SETB TCCR0A, CS01
                                 				SETB TCCR0A, CS02
                                 			.elif @0 == RisingEdge
                                 				SETB TCCR0A, CS00
                                 				SETB TCCR0A, CS01
                                 				SETB TCCR0A, CS02
                                 			.endif
                                 		.elif ctrl == 48 || ctrl == 88 || ctrl == 168  || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 			.if @0 == FallingEdge
                                 				CLRB TCCR0B, CS00
                                 				SETB TCCR0B, CS01
                                 				SETB TCCR0B, CS02
                                 			.elif @0 == RisingEdge
                                 				SETB TCCR0B, CS00
                                 				SETB TCCR0B, CS01
                                 				SETB TCCR0B, CS02
                                 			.endif
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/ExternalClockSourceOnT0pin/Counter1.inc"
                                 
                                 	.if @0 == FallingEdge
                                 		CLRB TCCR1B, CS10
                                 		SETB TCCR1B, CS11
                                 		SETB TCCR1B, CS12
                                 	.elif @0 == RisingEdge
                                 		SETB TCCR1B, CS10
                                 		SETB TCCR1B, CS11
                                 		SETB TCCR1B, CS12
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/ExternalClockSourceOnT0pin/Counter2.inc"
                                 
                                 	.if ctrl == 64 || ctrl == 128
                                 		.if @0 == FallingEdge
                                 			CLRB TCCR2, CS20
                                 			SETB TCCR2, CS21
                                 			SETB TCCR2, CS22
                                 		.elif @0 == RisingEdge
                                 			SETB TCCR2, CS20
                                 			SETB TCCR2, CS21
                                 			SETB TCCR2, CS22
                                 		.endif
                                 	.elif ctrl == 8515
                                 		.error "Counter 2 is not supporting by this controller!"
                                 	.else
                                 		.error "External Clock Source on T0 pin is not supporting by counter 0 of this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/ExternalClockSourceOnT0pin/Counter3.inc"
                                 
                                 	.if ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 		.if @0 == FallingEdge
                                 			CLRB TCCR3B, CS30
                                 			SETB TCCR3B, CS31
                                 			SETB TCCR3B, CS32
                                 		.elif @0 == RisingEdge
                                 			SETB TCCR3B, CS30
                                 			SETB TCCR3B, CS31
                                 			SETB TCCR3B, CS32
                                 		.endif
                                 	.else
                                 		.error "Counter 3 is not supporting by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/ExternalClockSourceOnT0pin/Counter4.inc"
                                 
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 		.if @0 == FallingEdge
                                 			CLRB TCCR4B, CS40
                                 			SETB TCCR4B, CS41
                                 			SETB TCCR4B, CS42
                                 		.elif @0 == RisingEdge
                                 			SETB TCCR4B, CS40
                                 			SETB TCCR4B, CS41
                                 			SETB TCCR4B, CS42
                                 		.endif
                                 	.else
                                 		.error "Counter 4 is not supporting by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/ExternalClockSourceOnT0pin/Counter5.inc"
                                 
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 		.if @0 == FallingEdge
                                 			CLRB TCCR5B, CS50
                                 			SETB TCCR5B, CS51
                                 			SETB TCCR5B, CS52
                                 		.elif @0 == RisingEdge
                                 			SETB TCCR5B, CS50
                                 			SETB TCCR5B, CS51
                                 			SETB TCCR5B, CS52
                                 		.endif
                                 	.else
                                 		.error "Counter 5 is not supporting by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/ExternalClockSourceOnT0pin/CountersExternalClockSourceOnT0pin.inc"
                                 
                                 	.if @0 == Counter0
                                 		CountersExternalClockSourceOnT0pinCounter0 @1
                                 	.elif @0 == Counter1
                                 		CountersExternalClockSourceOnT0pinCounter1 @1
                                 	.elif @0 == Counter2
                                 		CountersExternalClockSourceOnT0pinCounter2 @1
                                 	.elif @0 == Counter3
                                 		CountersExternalClockSourceOnT0pinCounter3 @1
                                 	.elif @0 == Counter4
                                 		CountersExternalClockSourceOnT0pinCounter4 @1
                                 	.elif @0 == Counter5
                                 		CountersExternalClockSourceOnT0pinCounter5 @1
                                 	.endif
                                 .endm
                                 
                                 .include "AVRModules/Counters/OffMode/Counter0.inc"
                                 
                                 	.if ctrl == 165 || ctrl == 169 || ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 		CLRB TCCR0A, CS00
                                 		CLRB TCCR0A, CS01
                                 		CLRB TCCR0A, CS02
                                 	.elif ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561 || ctrl == 1284
                                 		CLRB TCCR0B, CS00
                                 		CLRB TCCR0B, CS01
                                 		CLRB TCCR0B, CS02
                                 	.elif ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 162 || ctrl == 8515 || ctrl == 8535
                                 		CLRB TCCR0, CS00
                                 		CLRB TCCR0, CS01
                                 		CLRB TCCR0, CS02
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/OffMode/Counter1.inc"
                                 
                                 	CLRB TCCR1B, CS10
                                 	CLRB TCCR1B, CS11
                                 	CLRB TCCR1B, CS12
                                 .endm
                                 .include "AVRModules/Counters/OffMode/Counter2.inc"
                                 
                                 	.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162
                                 		CLRB TCCR2, CS20
                                 		CLRB TCCR2, CS21
                                 		CLRB TCCR2, CS22
                                 	.elif ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 328 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 		CLRB TCCR2B, CS20
                                 		CLRB TCCR2B, CS21
                                 		CLRB TCCR2B, CS22
                                 	.elif ctrl == 165 || ctrl == 169 || ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 		CLRB TCCR2A, CS20
                                 		CLRB TCCR2A, CS21
                                 		CLRB TCCR2A, CS22
                                 	.else
                                 		.error "Counter 2 is not supporting by your controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/OffMode/Counter3.inc"
                                 
                                 	.if ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 		CLRB TCCR3B, CS30
                                 		CLRB TCCR3B, CS31
                                 		CLRB TCCR3B, CS32
                                 	.else
                                 		.error "Counter 3 in not supported by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/OffMode/Counter4.inc"
                                 
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 1280 || ctrl == 2560 || ctrl == 2561
                                 		CLRB TCCR4B, CS40
                                 		CLRB TCCR4B, CS41
                                 		CLRB TCCR4B, CS42
                                 	.else
                                 		.error "Counter 4 is not supporting by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/OffMode/Counter5.inc"
                                 
                                 	.if ctrl == 640 || ctrl == 1280 || ctrl == 1280 || ctrl == 2560 || ctrl == 2561
                                 		CLRB TCCR5B, CS50
                                 		CLRB TCCR5B, CS51
                                 		CLRB TCCR5B, CS52
                                 	.else
                                 		.error "Counter 5 is not supporting by this controller!"
                                 	.endif
                                 .endm
                                 .include "AVRModules/Counters/OffMode/CountersOffMode.inc"
                                 
                                 	.if @0 == Counter0
                                 		CountersOffModeCounter0
                                 	.elif @0 == Counter1
                                 		CountersOffModeCounter1
                                 	.elif @0 == Counter2
                                 		CountersOffModeCounter2
                                 	.elif @0 == Counter3
                                 		CountersOffModeCounter3
                                 	.elif @0 == Counter4
                                 		CountersOffModeCounter4
                                 	.elif @0 == Counter5
                                 		CountersOffModeCounter5
                                 	.endif
                                 .endm
                                 
                                 
                                 #ifdef TWSI_Module
                                 	.include "AVRModules/TWSI/TWSI_Includes.inc"
                                 
                                 .include "AVRModules/TWSI/TWSI_Const.inc"
                                 
                                 * ,     TWSI
                                 */
                                 .dseg
000200                           TWSI_Flags:				.byte 1
                                 
                                 .cseg
                                 .equ No_ACK		=	0
                                 
                                 
                                 .equ START_ACK			=	$08
                                 .equ MT_SLA_W_ACK		=	$18
                                 .equ MT_SLA_W_NOT_ACK	=	$20
                                 .equ MT_SLA_R_ACK		=	$40
                                 .equ MT_SLA_R_NOT_ACK	=	$48
                                 .equ MT_DATA_ACK		=	$28
                                 .equ MT_DATA_NOT_ACK	=	$30
                                 .equ MT_NACK			=	$58
                                 
                                 .equ MR_DATA_ACK		=	$50
                                 .equ MR_LASTDATA_ACK	=	$58
                                 .include "Configs/TWSI_Config.inc"
                                 
                                 *     ( )     I2C
                                 */
                                 .equ FreqSCL = 31250	;    I2C 
                                 
                                 .include "AVRModules/TWSI/TWSI_Times.inc"
                                 
                                 *   4,1 
                                 */
                                 
                                 .macro TWSI_Delay_4_1ms
                                 	_call TWSI_Delay_4_1ms_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 TWSI_Delay_4_1ms_act:
000075 e2b7                      	ldi		xh, HIGH(ATmegaFREQ/1600)
000076 e1a0                      	ldi		xl, LOW(ATmegaFREQ/1600)
000077 940e 0072                 	_call Time_Cycles
000079 e2b7                      	ldi		xh, HIGH(ATmegaFREQ/1600)
00007a e1a0                      	ldi		xl, LOW(ATmegaFREQ/1600)
00007b 940e 0072                 	_call Time_Cycles
00007d 9508                      ret
                                 
                                 
                                 .include "AVRModules/TWSI/TWSI_Init.inc"
                                 
                                 *    I2C
                                 */
                                 .macro TWSI_init
                                 	ldi	r25, ((ATmegaFREQ/FreqSCL)-16)/8	;    I2C,     TWPS == 0
                                 	WRITE_REG TWBR, r25						;     I2C
                                 .endm
                                 
                                 .include "AVRModules/TWSI/TWSI_ACK_Check.inc"
                                 
                                 *    TWI  I2C
                                 */
                                 .macro TWSI_ACK_Check
                                 	ldi r24, @0
                                 	ldi r23, @1
                                 	_call TWSI_ACK_Check_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 TWSI_ACK_Check_act:
                                 	TWSI_ACK_Check_act_1:
00007e 9190 00b9                 		READ_REG TWSR, r25					;  TWSR
000080 7f98                      		andi	r25, 0xF8					;    
000081 1398                      		cpse	r25, r24					;  r16  r17
000082 c008                      		rjmp TWSI_Status_act_2				; 
000083 930f
000084 9100 0200
000086 7f0e
000087 9300 0200
000089 910f                      		CLRB TWSI_Flags, No_ACK				;  
00008a c009                      		rjmp TWSI_ACK_Check_act_end			; 
                                 
                                 		TWSI_Status_act_2:
00008b 1397                      			cpse	r25, r23				;  r16  r18
00008c cff1                      			rjmp	TWSI_ACK_Check_act_1	;   ,  
00008d 930f
00008e 9100 0200
000090 6001
000091 9300 0200
000093 910f                      			SETB TWSI_Flags, No_ACK			;  
                                 	TWSI_ACK_Check_act_end:
000094 9508                      ret
                                 .include "AVRModules/TWSI/TWSI_TwintFlag.inc"
                                 
                                 *    TWINT  TWSI
                                 */
                                 .macro TWSI_TWINT_Flag
                                 	_call TWSI_TWINT_Flag_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 TWSI_TWINT_Flag_act:
                                 	TWSI_TWINT_Flag_act_1:
000095 9190 00bc                 		READ_REG TWCR, r25					;  TWCR  R16
000097 ff97                      		sbrs	r25, TWINT						;   TWINT ,    
000098 cffc                      		rjmp	TWSI_TWINT_Flag_act_1					;   
000099 9508                      ret
                                 .include "AVRModules/TWSI/TWSI_ACK_Transmit.inc"
                                 
                                 *     I2C
                                 *    -       TWDR
                                 */
                                 .macro TWSI_ACK_Transmit
                                 	ldi		r25, (1<<TWINT) | (1<<TWEN)	| (1<<TWEA)	;       TWDR
                                 	WRITE_REG TWCR, r25								;   
                                 	TWSI_TWINT_Flag
                                 .endm												;   
                                 .include "AVRModules/TWSI/TWSI_Start.inc"
                                 
                                 *   TWSI
                                 */
                                 .macro TWSI_START										;  START
                                 	_call TWSI_START_act
                                 .endm													;   
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 TWSI_START_act:
00009a ea94                      	ldi		r25, (1<<TWINT) | (1<<TWSTA) | (1<<TWEN)	;   START
00009b 9390 00bc                 	WRITE_REG TWCR, r25									;   
00009d 940e 0095                 	TWSI_TWINT_Flag
00009f 9508                      ret
                                 .include "AVRModules/TWSI/TWSI_Byte_Transmit.inc"
                                 
                                 *    TWCR
                                 */
                                 .macro TWSI_Byte_Transmit
                                 	_call TWSI_Byte_Transmit_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 TWSI_Byte_Transmit_act:
0000a0 e894                      	ldi		r25, (1<<TWINT) | (1<<TWEN)				;       TWDR
0000a1 9390 00bc                 	WRITE_REG TWCR, r25								;   
0000a3 940e 0095                 	TWSI_TWINT_Flag
0000a5 9508                      ret													;   
                                 .include "AVRModules/TWSI/TWSI_Sla.inc"
                                 
                                 *   TWSI  ,   
                                 *   
                                 * @0 -   TWSI
                                 * @1 - 'W'- / 'R'-
                                 
                                 *      (TWSI_Flags)    
                                 *   (Address_No_ACK)
                                 * 0 -  
                                 * 1 -  
                                 */
                                 .macro TWSI_SLA
                                 
                                 	.if @1 == 'W'
                                 		mov	r25, @0
                                 	.elif @1 == 'R'
                                 		mov	r25, @0
                                 		sbr	r25, 1
                                 	.endif
                                 		
                                 	WRITE_REG TWDR, r25						;    
                                 	TWSI_Byte_Transmit
                                 
                                 	.if @1 == 'W'
                                 		TWSI_ACK_Check MT_SLA_W_ACK, MT_SLA_W_NOT_ACK					;    
                                 	.elif @1 == 'R'
                                 		TWSI_ACK_Check MT_SLA_R_ACK, MT_SLA_R_NOT_ACK					;    
                                 	.endif
                                 
                                 .endm
                                 .include "AVRModules/TWSI/TWSI_Stop.inc"
                                 
                                 *   TWSI
                                 */
                                 .macro TWSI_STOP
                                 	_call TWSI_STOP_act
                                 .endm
                                 //____________________________________________________________________________________
                                 //____________________________________________________________________________________
                                 TWSI_STOP_act:											; 
0000a6 e994                      	ldi		r25, (1<<TWINT) | (1<<TWSTO) | (1<<TWEN)	;   STOP
0000a7 9390 00bc                 	WRITE_REG TWCR, r25									;   
0000a9 940e 0075                 	TWSI_Delay_4_1ms
0000ab 9508                      ret	
                                 #endif
                                 
                                 #ifdef USART_Module
                                 #endif
                                 
                                 	.include "AVRModules/ADC/ADCIncludes.inc"
                                 
                                 .include "AVRModules/ADC/ADCConstants.inc"
                                 
                                 .equ FreeRun			=	0
                                 .equ AnComp				=	1
                                 .equ ExtIntReq0			=	2
                                 .equ TC0CompMatch		=	3
                                 .equ TC0Overflow		=	4
                                 .equ TC1CompMatchB		=	5
                                 .equ TC1Overflow		=	6
                                 .equ TC1CaptEvent		=	7
                                 .equ SingleEndedInput	=	8
                                 .equ DifferentialInput	=	9
                                 .equ ADC0				=	10
                                 .equ ADC1				=	11
                                 .equ ADC2				=	12
                                 .equ ADC3				=	13
                                 .equ ADC4				=	14
                                 .equ ADC5				=	15
                                 .equ ADC6				=	16
                                 .equ ADC7				=	17
                                 .equ ADC8				=	18
                                 .equ ADC9				=	19
                                 .equ ADC10				=	20
                                 .equ ADC11				=	21
                                 .equ ADC12				=	22
                                 .equ ADC13				=	23
                                 .equ ADC14				=	24
                                 .equ ADC15				=	25
                                 .equ VBG				=	26
                                 .equ V0					=	27
                                 .equ V1					=	28
                                 .equ Gain1				=	29
                                 .equ Gain10				=	30
                                 .equ Gain200			=	31
                                 .equ pin0D				=	32
                                 .equ pin1D				=	33
                                 .equ pin2D				=	34
                                 .equ pin3D				=	35
                                 .equ pin4D				=	36
                                 .equ pin5D				=	37
                                 .equ pin6D				=	38
                                 .equ pin7D				=	39
                                 .equ pin8D				=	40
                                 .equ pin9D				=	41
                                 .equ pin10D				=	42
                                 .equ pin11D				=	43
                                 .equ pin12D				=	44
                                 .equ pin13D				=	45
                                 .equ pin14D				=	46
                                 .equ pin15D				=	47
                                 .equ AREFpin			=	48
                                 .equ Internal_1_1V		=	49
                                 .equ Internal_2_56V		=	50
                                 .include "AVRModules/ADC/ADCPrescalerSelection.inc"
                                 
                                 	.if ctrl == 162 || ctrl == 8515
                                 		.error "ADC is not supporting by this controller!"
                                 	.else
                                 		.if @0 == 2
                                 			SETB ADCSRA, ADPS0
                                 			CLRB ADCSRA, ADPS1
                                 			CLRB ADCSRA, ADPS2
                                 		.elif @0 == 4
                                 			CLRB ADCSRA, ADPS0
                                 			SETB ADCSRA, ADPS1
                                 			CLRB ADCSRA, ADPS2
                                 		.elif @0 == 8
                                 			SETB ADCSRA, ADPS0
                                 			SETB ADCSRA, ADPS1
                                 			CLRB ADCSRA, ADPS2
                                 		.elif @0 == 16
                                 			CLRB ADCSRA, ADPS0
                                 			CLRB ADCSRA, ADPS1
                                 			SETB ADCSRA, ADPS2
                                 		.elif @0 == 32
                                 			SETB ADCSRA, ADPS0
                                 			CLRB ADCSRA, ADPS1
                                 			SETB ADCSRA, ADPS2
                                 		.elif @0 == 64
                                 			CLRB ADCSRA, ADPS0
                                 			SETB ADCSRA, ADPS1
                                 			SETB ADCSRA, ADPS2
                                 		.elif @0 == 128
                                 			SETB ADCSRA, ADPS0
                                 			SETB ADCSRA, ADPS1
                                 			SETB ADCSRA, ADPS2
                                 		.else
                                 			.error "ADC Prescaller is not available!"
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/ADC/ADCInputChannelSelection.inc"
                                 
                                 	.if ctrl == 8 || ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 328
                                 		.if @0 == ADC0
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 		.elif @0 == ADC1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 		.elif @0 == ADC2
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 		.elif @0 == ADC3
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 		.elif @0 == ADC4
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 		.elif @0 == ADC5
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 		.elif @0 == ADC6
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 		.elif @0 == ADC7
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 		.elif @0 == VBG
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 		.elif @0 == GND
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 		.else
                                 			.error "This Single Ended Input is not supporting by this controller!"
                                 		.endif
                                 	.elif ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 		.if @0 == ADC0
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC2
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC3
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC4
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC5
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC6
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC7
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == VBG
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == GND
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC8
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC9
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC10
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC11
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC12
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC13
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC14
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC15
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.endif
                                 	.else
                                 		.if @0 == ADC0
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC2
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC3
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC4
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC5
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC6
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC7
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == VBG
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == GND
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.else
                                 			.error "This Single Ended Input is not supporting by this controller!"
                                 		.endif
                                 	.endif
                                 .endm
                                 // ==========================================================================================================
                                 .macro DifferentialInputNoGain
                                 	.if @0 == ADC0 && @1 == ADC1
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC1 && @1 == ADC1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC2 && @1 == ADC1
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC3 && @1 == ADC1
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC4 && @1 == ADC1
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC5 && @1 == ADC1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC6 && @1 == ADC1
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC7 && @1 == ADC1
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC0 && @1 == ADC2
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC1 && @1 == ADC2
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC2 && @1 == ADC2
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC3 && @1 == ADC2
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC4 && @1 == ADC2
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC5 && @1 == ADC2
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.else
                                 			.error "Positive and Negative Differential Input combination is not supporting by this controller!"
                                 		.endif
                                 .endm
                                 // ==========================================================================================================
                                 .macro DifferentialInputGain
                                 	.if ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 164 || ctrl == 324 || ctrl == 644 || ctrl == 1284 || ctrl == 8535
                                 		.if @0 == ADC0 &&  @1 == ADC0 && @2 == Gain10
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC1 &&  @1 == ADC0 && @2 == Gain10
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC0 &&  @1 == ADC0 && @2 == Gain200
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC1 &&  @1 == ADC0 && @2 == Gain200
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC2 &&  @1 == ADC2 && @2 == Gain10
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC3 &&  @1 == ADC2 && @2 == Gain10
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC2 &&  @1 == ADC2 && @2 == Gain200
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC3 &&  @1 == ADC2 && @2 == Gain200
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 		.elif @0 == ADC0 &&  @1 == ADC1 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC1 &&  @1 == ADC1 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC2 &&  @1 == ADC1 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC3 &&  @1 == ADC1 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC4 &&  @1 == ADC1 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC5 &&  @1 == ADC1 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC6 &&  @1 == ADC1 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC7 &&  @1 == ADC1 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC0 &&  @1 == ADC2 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC1 &&  @1 == ADC2 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC2 &&  @1 == ADC2 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC3 &&  @1 == ADC2 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC4 &&  @1 == ADC2 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.elif @0 == ADC5 &&  @1 == ADC2 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 		.else
                                 			.error "Positive and Negative Differential Input combination is not supporting by this controller!"
                                 		.endif
                                 	.elif ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 		.if @0 == ADC0 &&  @1 == ADC0 && @2 == Gain10
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC1 &&  @1 == ADC0 && @2 == Gain10
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC0 &&  @1 == ADC0 && @2 == Gain200
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC1 &&  @1 == ADC0 && @2 == Gain200
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC2 &&  @1 == ADC2 && @2 == Gain10
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC3 &&  @1 == ADC2 && @2 == Gain10
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC2 &&  @1 == ADC2 && @2 == Gain200
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC3 &&  @1 == ADC2 && @2 == Gain200
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC0 &&  @1 == ADC1 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC1 &&  @1 == ADC1 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC2 &&  @1 == ADC1 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC3 &&  @1 == ADC1 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC4 &&  @1 == ADC1 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC5 &&  @1 == ADC1 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC6 &&  @1 == ADC1 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC7 &&  @1 == ADC1 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC0 &&  @1 == ADC2 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC1 &&  @1 == ADC2 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC2 &&  @1 == ADC2 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC3 &&  @1 == ADC2 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC4 &&  @1 == ADC2 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC5 &&  @1 == ADC2 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			CLRB ADCSRB, MUX5
                                 		.elif @0 == ADC8 &&  @1 == ADC8 && @2 == Gain10
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC9 &&  @1 == ADC8 && @2 == Gain10
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC8 &&  @1 == ADC8 && @2 == Gain200
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC9 &&  @1 == ADC8 && @2 == Gain200
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC10 &&  @1 == ADC10 && @2 == Gain10
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC11 &&  @1 == ADC10 && @2 == Gain10
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC10 &&  @1 == ADC10 && @2 == Gain200
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC11 &&  @1 == ADC10 && @2 == Gain200
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			CLRB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC8 &&  @1 == ADC9 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC9 &&  @1 == ADC9 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC10 &&  @1 == ADC9 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC11 &&  @1 == ADC9 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC12 &&  @1 == ADC9 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC13 &&  @1 == ADC9 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC14 &&  @1 == ADC9 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC15 &&  @1 == ADC9 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			CLRB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC8 &&  @1 == ADC10 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC9 &&  @1 == ADC10 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC10 &&  @1 == ADC10 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC11 &&  @1 == ADC10 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			SETB ADMUX, MUX1
                                 			CLRB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC12 &&  @1 == ADC10 && @2 == Gain1
                                 			CLRB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.elif @0 == ADC13 &&  @1 == ADC10 && @2 == Gain1
                                 			SETB ADMUX, MUX0
                                 			CLRB ADMUX, MUX1
                                 			SETB ADMUX, MUX2
                                 			SETB ADMUX, MUX3
                                 			SETB ADMUX, MUX4
                                 			SETB ADCSRB, MUX5
                                 		.else
                                 			.error "Positive and Negative Differential Input combination is not supporting by this controller!"
                                 		.endif
                                 	.endif
                                 .endm
                                 // ==========================================================================================================
                                 .macro ADCInputChannelSelection
                                 	.if ctrl == 162 || ctrl == 8515
                                 		.error "ADC is not supporting by this controller!"
                                 	.else
                                 		.if @0 == SingleEndedInput
                                 			SingleEndedInputSet @1
                                 		.elif @0 == DifferentialInput
                                 			.if ctrl == 8 || ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 328
                                 				.error "Differential Input is not supporting by this controller!"
                                 			.else
                                 				.if ctrl == 165 || ctrl == 169 || ctrl == 325 || ctrl == 3250 || ctrl == 645 || ctrl == 6450 || ctrl == 329 || ctrl == 3290 || ctrl == 649 || ctrl == 6490
                                 					DifferentialInputNoGain @1, @2
                                 				.else
                                 					DifferentialInputGain @1, @2, @3
                                 				.endif
                                 			.endif
                                 		.else
                                 			.error "Only Single Ended Input mode and Differential Input mode are available!"
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/ADC/ADCDigitalInputDisable.inc"
                                 
                                 	.if ctrl == 162 || ctrl == 8515
                                 		.error "ADC is not supporting by this controller!"
                                 	.else
                                 		.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 162 || ctrl == 8535
                                 			.error "Digital Input Disable is not supporting by this controller!"
                                 		.else
                                 			.if @0 == pin0D
                                 				SETB DIDR0, ADC0D
                                 			.elif @0 == pin1D
                                 				SETB DIDR0, ADC1D
                                 			.elif @0 == pin2D
                                 				SETB DIDR0, ADC2D
                                 			.elif @0 == pin3D
                                 				SETB DIDR0, ADC3D
                                 			.elif @0 == pin4D
                                 				SETB DIDR0, ADC4D
                                 			.elif @0 == pin5D
                                 				SETB DIDR0, ADC5D
                                 			.else
                                 				.if ctrl == 48 || ctrl == 88 || ctrl == 168 || ctrl == 328
                                 					.error "This ADC_D pin is not supporting by this controller!"
                                 				.else
                                 					.if @0 == pin6D
                                 						SETB DIDR0, ADC6D
                                 					.elif @0 == pin7D
                                 						SETB DIDR0, ADC7D
                                 					.else
                                 						.if ctrl == 640 || ctrl == 1280 || ctrl == 1281 || ctrl == 2560 || ctrl == 2561
                                 							.if @0 == pin8D
                                 								SETB DIDR2, ADC8D
                                 							.elif @0 == pin9D
                                 								SETB DIDR2, ADC9D
                                 							.elif @0 == pin10D
                                 								SETB DIDR2, ADC10D
                                 							.elif @0 == pin11D
                                 								SETB DIDR2, ADC11D
                                 							.elif @0 == pin12D
                                 								SETB DIDR2, ADC12D
                                 							.elif @0 == pin13D
                                 								SETB DIDR2, ADC13D
                                 							.elif @0 == pin14D
                                 								SETB DIDR2, ADC14D
                                 							.elif @0 == pin15D
                                 								SETB DIDR2, ADC15D
                                 							.endif
                                 						.else
                                 							.error "This ADC_D pin is not supporting by this controller!"
                                 						.endif
                                 					.endif
                                 				.endif
                                 			.endif
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/ADC/ADCReferenceSelection.inc"
                                 
                                 	.if ctrl == 162 || ctrl == 8515
                                 		.error "ADC is not supporting by this controller!"
                                 	.else
                                 		.if @0 == Off
                                 			CLRB ADMUX, REFS0
                                 			CLRB ADMUX, REFS1
                                 		.elif @0 == AREFpin
                                 			SETB ADMUX, REFS0
                                 			CLRB ADMUX, REFS1
                                 		.elif @0 == Internal_1_1V
                                 			.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128
                                 				.error "Internal 1.1V Voltage Reference with external capacitor at AREF pin is not supporting by this controller!"
                                 			.elif ctrl == 164 || ctrl == 324 || ctrl == 640 || ctrl == 644 || ctrl == 1280 || ctrl == 1281 || ctrl == 1284 || ctrl == 2560 || ctrl == 2561
                                 				CLRB ADMUX, REFS0
                                 				SETB ADMUX, REFS1
                                 			.elif ctrl == 48 || ctrl == 88 || ctrl == 165 || ctrl == 168 || ctrl == 169 || ctrl == 325 || ctrl == 328 || ctrl == 329 || ctrl == 645 || ctrl == 649 || ctrl == 3250 || ctrl == 3290 || ctrl == 6450 || ctrl == 6490
                                 				SETB ADMUX, REFS0
                                 				SETB ADMUX, REFS1
                                 			.endif
                                 		.elif @0 == Internal_2_56V
                                 			.if ctrl == 8 || ctrl == 16 || ctrl == 32 || ctrl == 64 || ctrl == 128 || ctrl == 164 || ctrl == 324 || ctrl == 640 || ctrl == 644 || ctrl == 1280 || ctrl == 1281 || ctrl == 1284 || ctrl == 2560 || ctrl == 2561
                                 				SETB ADMUX, REFS0
                                 				SETB ADMUX, REFS1
                                 			.else
                                 				.error "Internal 2.56V Voltage Reference with external capacitor at AREF pin is not supporting by this controller!"
                                 			.endif
                                 		.else
                                 			.error "This ADC Reference Selection mode is not supporting by this controller!"
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/ADC/ADCLeftAdjustResult.inc"
                                 
                                 	.if ctrl == 162 || ctrl == 8515
                                 		.error "ADC is not supporting by this controller!"
                                 	.else
                                 		.if @0 == Left
                                 			SETB ADMUX, ADLAR
                                 		.elif @0 == Right
                                 			CLRB ADMUX, ADLAR
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/ADC/ADCAutoTriggerSourceSelections.inc"
                                 
                                 	.if ctrl == 162 || ctrl == 8515
                                 		.error "ADC is not supporting by this controller!"
                                 	.elif ctrl == 8 || ctrl == 128
                                 		.if @0 == null
                                 			CLRB ADCSRA, ADFR
                                 		.elif @0 == FreeRun
                                 			SETB ADCSRA, ADFR
                                 		.else
                                 			.error "This Trigger Source in ADC Auto Trigger Source Selections is not available by this controller!"
                                 		.endif
                                 	.elif ctrl == 16 || ctrl == 32 || ctrl == 8535
                                 		.if @0 == null
                                 			CLRB ADCSRA, ADATE
                                 			CLRB SFIOR, ADTS0
                                 			CLRB SFIOR, ADTS1
                                 			CLRB SFIOR, ADTS2
                                 		.elif @0 == FreeRun
                                 			SETB ADCSRA, ADATE
                                 			CLRB SFIOR, ADTS0
                                 			CLRB SFIOR, ADTS1
                                 			CLRB SFIOR, ADTS2
                                 		.elif @0 == AnComp
                                 			SETB ADCSRA, ADATE
                                 			SETB SFIOR, ADTS0
                                 			CLRB SFIOR, ADTS1
                                 			CLRB SFIOR, ADTS2
                                 		.elif @0 == ExtIntReq0
                                 			SETB ADCSRA, ADATE
                                 			CLRB SFIOR, ADTS0
                                 			SETB SFIOR, ADTS1
                                 			CLRB SFIOR, ADTS2
                                 		.elif @0 == TC0CompMatch
                                 			SETB ADCSRA, ADATE
                                 			SETB SFIOR, ADTS0
                                 			SETB SFIOR, ADTS1
                                 			CLRB SFIOR, ADTS2
                                 		.elif @0 == TC0Overflow
                                 			SETB ADCSRA, ADATE
                                 			CLRB SFIOR, ADTS0
                                 			CLRB SFIOR, ADTS1
                                 			SETB SFIOR, ADTS2
                                 		.elif @0 == TC1CompMatchB
                                 			SETB ADCSRA, ADATE
                                 			SETB SFIOR, ADTS0
                                 			CLRB SFIOR, ADTS1
                                 			SETB SFIOR, ADTS2
                                 		.elif @0 == TC1Overflow
                                 			SETB ADCSRA, ADATE
                                 			CLRB SFIOR, ADTS0
                                 			SETB SFIOR, ADTS1
                                 			SETB SFIOR, ADTS2
                                 		.elif @0 == TC1CaptEvent
                                 			SETB ADCSRA, ADATE
                                 			SETB SFIOR, ADTS0
                                 			SETB SFIOR, ADTS1
                                 			SETB SFIOR, ADTS2
                                 		.endif
                                 	.else
                                 		.if @0 == null
                                 			CLRB ADCSRA, ADATE
                                 			CLRB ADCSRB, ADTS0
                                 			CLRB ADCSRB, ADTS1
                                 			CLRB ADCSRB, ADTS2
                                 		.elif @0 == FreeRun
                                 			SETB ADCSRA, ADATE
                                 			CLRB ADCSRB, ADTS0
                                 			CLRB ADCSRB, ADTS1
                                 			CLRB ADCSRB, ADTS2
                                 		.elif @0 == AnComp
                                 			SETB ADCSRA, ADATE
                                 			SETB ADCSRB, ADTS0
                                 			CLRB ADCSRB, ADTS1
                                 			CLRB ADCSRB, ADTS2
                                 		.elif @0 == ExtIntReq0
                                 			SETB ADCSRA, ADATE
                                 			CLRB ADCSRB, ADTS0
                                 			SETB ADCSRB, ADTS1
                                 			CLRB ADCSRB, ADTS2
                                 		.elif @0 == TC0CompMatch
                                 			SETB ADCSRA, ADATE
                                 			SETB ADCSRB, ADTS0
                                 			SETB ADCSRB, ADTS1
                                 			CLRB ADCSRB, ADTS2
                                 		.elif @0 == TC0Overflow
                                 			SETB ADCSRA, ADATE
                                 			CLRB ADCSRB, ADTS0
                                 			CLRB ADCSRB, ADTS1
                                 			SETB ADCSRB, ADTS2
                                 		.elif @0 == TC1CompMatchB
                                 			SETB ADCSRA, ADATE
                                 			SETB ADCSRB, ADTS0
                                 			CLRB ADCSRB, ADTS1
                                 			SETB ADCSRB, ADTS2
                                 		.elif @0 == TC1Overflow
                                 			SETB ADCSRA, ADATE
                                 			CLRB ADCSRB, ADTS0
                                 			SETB ADCSRB, ADTS1
                                 			SETB ADCSRB, ADTS2
                                 		.elif @0 == TC1CaptEvent
                                 			SETB ADCSRA, ADATE
                                 			SETB ADCSRB, ADTS0
                                 			SETB ADCSRB, ADTS1
                                 			SETB ADCSRB, ADTS2
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/ADC/ADCInterrupt.inc"
                                 
                                 	.if ctrl == 162 || ctrl == 8515
                                 		.error "ADC is not supporting by this controller!"
                                 	.else
                                 		.if @0 == Enable
                                 			SETB ADCSRA, ADIE
                                 		.elif @0 == Disable
                                 			CLRB ADCSRA, ADIE
                                 		.endif
                                 	.endif
                                 .endm
                                 
                                 .include "AVRModules/ADC/ADCCondition.inc"
                                 
                                 	.if ctrl == 162 || ctrl == 8515
                                 		.error "ADC is not supporting by this controller!"
                                 	.else
                                 		.if @0 == Enable
                                 			SETB ADCSRA, ADEN
                                 		.elif @0 == Disable
                                 			CLRB ADCSRA, ADEN
                                 		.endif
                                 	.endif
                                 .endm
                                 .include "AVRModules/ADC/ADCConversion.inc"
                                 
                                 	.if ctrl == 162 || ctrl == 8515
                                 		.error "ADC is not supporting by this controller!"
                                 	.else
                                 		.if @0 == Enable
                                 			SETB ADCSRA, ADSC
                                 		.elif @0 == Disable
                                 			CLRB ADCSRA, ADSC
                                 		.endif
                                 	.endif
                                 .endm
                                 
                                 #ifdef OneWire_Module
                                 #endif
                                 
                                 #ifdef ExternalInterrupts_Module
                                 #endif
                                 .include "Main/GadgetModules.inc"
                                 
                                 #ifdef HD44780U_Module
                                 #endif
                                 
                                 #ifdef RotaryEncoder_Module
                                 #endif
                                 
                                 #ifdef NTC3950_100K_Module
                                 #endif
                                 
                                 #ifdef PCF8575_Module
                                 #endif
                                 
                                 #ifdef PCF8574_Module
                                 	.include "GadgetModules/PCF8574/PCF8574_Includes.inc"
                                 
                                 .include "GadgetModules/PCF8574/PCF8574_Constants.inc"
                                 
                                 .dseg
000201                           PCF8574Bytes:	.byte 1
                                 
                                 .cseg
                                 .include "GadgetModules/PCF8574/PCF8574_Labels.inc"
                                 
                                 	;   
0000ac 9508                      ret
                                 .include "GadgetModules/PCF8574/PCF8574_Write.inc"
                                 
                                 *    
                                 */
                                 
                                 .macro PCF8574Write
                                 	TWSI_START										;  
                                 	ldi r25, @0
                                 	TWSI_SLA r25, 'W'								;     
                                 
                                 	_call PCF8574_Write_act
                                 .endm
                                 
                                 PCF8574_Write_act:
                                 	
0000ad 9190 0200                 	READ_REG TWSI_Flags, r25						;   
0000af fd90                      	sbrc r25, No_ACK								;   
0000b0 940c 00c3                 	_jump gotoPCF8574WriteLabels							;  ,  
                                 
0000b2 9190 0203                 	READ_REG PCF8574Bytes + 2, r25
0000b4 9390 00bb                 	WRITE_REG TWDR, r25								;    
                                 
0000b6 940e 00a0                 	TWSI_Byte_Transmit								;  TWDR  
0000b8 e288
0000b9 e370
0000ba 940e 007e                 	TWSI_ACK_Check MT_DATA_ACK, MT_DATA_NOT_ACK		;    
                                 
0000bc 9190 0200                 	READ_REG TWSI_Flags, r25						;   
0000be fd90                      	sbrc r25, No_ACK								;   
0000bf 940c 00c3                 		_jump gotoPCF8574WriteLabels							;  ,  
0000c1 940c 00c5                 		_jump PCF8574_Write_end
                                 
                                 gotoPCF8574WriteLabels:
0000c3 940e 00ac                 	_call PCF8574_NoAck
                                 
                                 PCF8574_Write_end:
0000c5 940e 00a6                 	TWSI_STOP
0000c7 9508                      ret
                                 .include "GadgetModules/PCF8574/PCF8574_Read.inc"
                                 
                                 	TWSI_START									;  
                                 	ldi r25, @0
                                 	TWSI_SLA r25, 'R'							;      
                                 
                                 	_call PCF8574_Read_act
                                 .endm
                                 
                                  PCF8574_Read_act:
                                 
                                 
0000c8 9190 0200                 	READ_REG TWSI_Flags, r25					;   
0000ca fd90                      	sbrc r25, No_ACK							;   
0000cb 940c 00da                 	_jump gotoPCF8574ReadLabels						;  ,  
                                 
0000cd 940e 00a0                 	TWSI_Byte_Transmit							;    
                                 
0000cf 9190 00bb                 	READ_REG TWDR, r25							;    TWDR
0000d1 9390 0201                 	WRITE_REG PCF8574Bytes, r25
                                 	
0000d3 ec94
0000d4 9390 00bc
0000d6 940e 0095                 	TWSI_ACK_Transmit							;  ACK
                                 		
0000d8 940c 00e1                 	_jump PCF8574_Read_end
                                 
                                 	gotoPCF8574ReadLabels:
0000da 940e 00ac                 		_call PCF8574_NoAck
0000dc 930f
0000dd e000
0000de 9300 0201
0000e0 910f                      		WRITE_BYTE PCF8574Bytes, $00
                                 
                                 	PCF8574_Read_end:
0000e1 940e 00a6                 	TWSI_STOP
0000e3 9508                       ret
                                 
                                 #endif
                                 
                                 
                                 .include "Interrupts.inc"
                                 
                                 ANA_COMP:
0000e4 94f8                      	cli
                                 	//  
0000e5 9478                      	sei
0000e6 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // ADC Conversion Complete Handler
                                 ADC_Conv_Comp:
0000e7 94f8                      	cli
                                 	//  
                                 	//_call ADCINTtt
0000e8 9478                      	sei
0000e9 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 //EEPROM Ready Handler
                                 EE_RDY:
0000ea 94f8                      	cli
                                 	//  
0000eb 9478                      	sei
0000ec 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // External Interrupts
                                 EXT_INT0:
0000ed 94f8                      	cli
                                 	//  
0000ee 9478                      	sei
0000ef 9518                      reti
                                 EXT_INT1:
0000f0 94f8                      	cli
                                 	//  
0000f1 9478                      	sei
0000f2 9518                      reti
                                 EXT_INT2:
0000f3 94f8                      	cli
                                 	//  
0000f4 9478                      	sei
0000f5 9518                      reti
                                 EXT_INT3:
0000f6 94f8                      	cli
                                 	//  
0000f7 9478                      	sei
0000f8 9518                      reti
                                 EXT_INT4:
0000f9 94f8                      	cli
                                 	//  
                                 	//PCF8574_Read $70, PCF8574_Data
0000fa 9478                      	sei
0000fb 9518                      reti
                                 EXT_INT5:
0000fc 94f8                      	cli
                                 	//  
                                 	//Disable_INT_Interrupt INT5
                                 	//PCF8575_Read $40, PCF8575_Data, PCF8575_Data + 1
                                 	//PCF8574_Read $70, PCF8574_Data
                                 
                                 	//Enable_INT_Interrupt INT5, FallingEdge
0000fd 9478                      	sei
0000fe 9518                      reti
                                 EXT_INT6:
0000ff 94f8                      	cli
                                 	//  
000100 9478                      	sei
000101 9518                      reti
                                 EXT_INT7:
000102 94f8                      	cli
                                 	//  
000103 9478                      	sei
000104 9518                      reti
                                 EXT_PCINT0:
000105 94f8                      	cli
                                 	//  
000106 9478                      	sei
000107 9518                      reti
                                 EXT_PCINT1:
000108 94f8                      	cli
                                 	//  
000109 9478                      	sei
00010a 9518                      reti
                                 EXT_PCINT2:
00010b 94f8                      	cli
                                 	//  
00010c 9478                      	sei
00010d 9508                      ret
                                 EXT_PCINT3:
00010e 94f8                      	cli
                                 	//  
00010f 9478                      	sei
000110 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // LCD_SOF
                                 LCD_SOF:
000111 94f8                      	cli
                                 	//  
000112 9478                      	sei
000113 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // SPI
                                 SPI_STC:
000114 94f8                      	cli
                                 	//  
000115 9478                      	sei
000116 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // SPM_RDY
                                 SPM_RDY:
000117 94f8                      	cli
                                 	//  
000118 9478                      	sei
000119 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 0
                                 TIM0_COMP:
00011a 94f8                      	cli
                                 	//  
00011b 9478                      	sei
00011c 9518                      reti
                                 TIM0_COMPA:
00011d 94f8                      	cli
                                 	//  
00011e 9478                      	sei
00011f 9518                      reti
                                 TIM0_COMPB:
000120 94f8                      	cli
                                 	//  
000121 9478                      	sei
000122 9518                      reti
                                 TIM0_OVF:
000123 94f8                      	cli
                                 	//  
000124 9478                      	sei
000125 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 1
                                 TIM1_CAPT:
000126 94f8                      	cli
                                 	//  
000127 9478                      	sei
000128 9518                      reti
                                 TIM1_COMPA:
000129 94f8                      	cli
                                 	//  
00012a 9478                      	sei
00012b 9518                      reti
                                 TIM1_COMPB:
00012c 94f8                      	cli
                                 	//  
00012d 9478                      	sei
00012e 9518                      reti
                                 TIM1_COMPC:
00012f 94f8                      	cli
                                 	//  
000130 9478                      	sei
000131 9518                      reti
                                 TIM1_OVF:
000132 94f8                      	cli
                                 	//  
000133 9478                      	sei
000134 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 2
                                 TIM2_COMP:
000135 94f8                      	cli
                                 	//  
000136 9478                      	sei
000137 9518                      reti
                                 TIM2_COMPA:
000138 94f8                      	cli
                                 	//  
000139 9478                      	sei
00013a 9518                      reti
                                 TIM2_COMPB:
00013b 94f8                      	cli
                                 	//  
00013c 9478                      	sei
00013d 9518                      reti
                                 TIM2_OVF:
00013e 94f8                      	cli
                                 	//  
00013f 9478                      	sei
000140 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 //Timer 3
                                 TIM3_CAPT:
000141 94f8                      	cli
                                 	//  
000142 9478                      	sei
000143 9518                      reti
                                 TIM3_COMPA:
000144 94f8                      	cli
                                 	//  
000145 9478                      	sei
000146 9518                      reti
                                 TIM3_COMPB:
000147 94f8                      	cli
                                 	//  
000148 9478                      	sei
000149 9518                      reti
                                 TIM3_COMPC:
00014a 94f8                      	cli
                                 	//  
00014b 9478                      	sei
00014c 9518                      reti
                                 TIM3_OVF:
00014d 94f8                      	cli
                                 	//  
00014e 9478                      	sei
00014f 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 4
                                 TIM4_CAPT:
000150 94f8                      	cli
                                 	//  
000151 9478                      	sei
000152 9518                      reti
                                 TIM4_COMPA:
000153 94f8                      	cli
                                 	//  
000154 9478                      	sei
000155 9518                      reti
                                 TIM4_COMPB:
000156 94f8                      	cli
                                 	//  
000157 9478                      	sei
000158 9518                      reti
                                 TIM4_COMPC:
000159 94f8                      	cli
                                 	//  
00015a 9478                      	sei
00015b 9518                      reti
                                 TIM4_OVF:
00015c 94f8                      	cli
                                 	//  
00015d 9478                      	sei
00015e 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // Timer 5
                                 TIM5_CAPT:
00015f 94f8                      	cli
                                 	//  
000160 9478                      	sei
000161 9518                      reti
                                 TIM5_COMPA:
000162 94f8                      	cli
                                 	//  
000163 9478                      	sei
000164 9518                      reti
                                 TIM5_COMPB:
000165 94f8                      	cli
                                 	//  
000166 9478                      	sei
000167 9518                      reti
                                 TIM5_COMPC:
000168 94f8                      	cli
                                 	//  
000169 9478                      	sei
00016a 9518                      reti
                                 TIM5_OVF:
00016b 94f8                      	cli
                                 	//  
00016c 9478                      	sei
00016d 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // TWSI
                                 TWSI:
00016e 94f8                      	cli
                                 	//  
00016f 9478                      	sei
000170 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // USART
                                 USART0_RXC:
000171 94f8                      	cli
                                 	//  
000172 9478                      	sei
000173 9518                      reti
                                 USART0_UDRE:
000174 94f8                      	cli
                                 	//  
000175 9478                      	sei
000176 9518                      reti
                                 USART0_TXC:
000177 94f8                      	cli
                                 	//  
000178 9478                      	sei
000179 9518                      reti
                                 USART1_RXC:
00017a 94f8                      	cli
                                 	//  
00017b 9478                      	sei
00017c 9518                      reti
                                 USART1_UDRE:
00017d 94f8                      	cli
                                 	//  
00017e 9478                      	sei
00017f 9518                      reti
                                 USART1_TXC:
000180 94f8                      	cli
                                 	//  
000181 9478                      	sei
000182 9518                      reti
                                 USART2_RXC:
000183 94f8                      	cli
                                 	//  
000184 9478                      	sei
000185 9518                      reti
                                 USART2_UDRE:
000186 94f8                      	cli
                                 	//  
000187 9478                      	sei
000188 9518                      reti
                                 USART2_TXC:
000189 94f8                      	cli
                                 	//  
00018a 9478                      	sei
00018b 9518                      reti
                                 
                                 USART3_RXC:
00018c 94f8                      	cli
                                 	//  
00018d 9478                      	sei
00018e 9518                      reti
                                 USART3_UDRE:
00018f 94f8                      	cli
                                 	//  
000190 9478                      	sei
000191 9518                      reti
                                 USART3_TXC:
000192 94f8                      	cli
                                 	//  
000193 9478                      	sei
000194 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 //USI
                                 USI_STRT:
000195 94f8                      	cli
                                 	//  
000196 9478                      	sei
000197 9518                      reti
                                 USI_OVFL:
000198 94f8                      	cli
                                 	//  
000199 9478                      	sei
00019a 9518                      reti
                                 ////////////////////////////////////////////////////////////
                                 // WDT
                                 WDT:
00019b 94f8                      	cli
                                 	//  
00019c 9478                      	sei
00019d 9518                      reti
                                 .include "Main/Modules_Inits.inc"
                                 
                                 	
                                 	#ifdef TWSI_Module
                                 		TWSI_init
                                 	#endif
                                 
                                 	#ifdef HD44780U_Module
                                 	#endif
                                 
                                 	#ifdef OneWire_Module
                                 	#endif
                                 .endm
                                 	
                                 ///////////////////////////////////////////////////////////////////////
                                 Reset:
                                 .include "Reset.inc"
00019e ef0f
00019f bf0d
0001a0 e201
0001a1 bf0e                      
0001a2 e39e
0001a3 9390 00b8                 Modules_Inits
0001a5 9478                      sei
                                 
                                 .include "Tests.inc"
                                 
                                 //WRITE_BYTE PCF8575Bytes, $25
                                 //WRITE_BYTE PCF8575Bytes + 1, $0f
                                 
                                 //PCF8575Write $40
                                 //PCF8575Read $40
                                 //PCF8574Write $70, r16
                                 
0001a6 930f
0001a7 e205
0001a8 9300 0203
0001aa 910f                      WRITE_BYTE PCF8574Bytes +2, $25
0001ab 940e 009a
0001ad e790
0001ae 2f99
0001af 9390 00bb
0001b1 940e 00a0
0001b3 e188
0001b4 e270
0001b5 940e 007e
0001b7 940e 00ad                 PCF8574Write $70
0001b9 940e 009a
0001bb e790
0001bc 2f99
0001bd 6091
0001be 9390 00bb
0001c0 940e 00a0
0001c2 e480
0001c3 e478
0001c4 940e 007e
0001c6 940e 00c8                 PCF8574Read $70
                                 //   
                                 ;CountersPrescaller Counter0, Prescaller8
                                 ;CountersOffMode Counter0
                                 ;CountersPrescaller Counter1, Prescaller1024
                                 ;CountersOffMode Counter1
                                 ;CountersPrescaller Counter2, Prescaller8
                                 ;CountersOffMode Counter2
                                 ;CountersPrescaller Counter3, Prescaller8
                                 ;CountersOffMode Counter3
                                 ;CountersPrescaller Counter4, Prescaller1024
                                 ;CountersOffMode Counter4
                                 ;CountersPrescaller Counter5, Prescaller1024
                                 ;CountersOffMode Counter5
                                 
                                 ;CountersInterrupt Counter0, Overflow, enabled, $30
                                 ;CountersInterrupt Counter0, CompareMatch, enabled, $30
                                 ;CountersInterrupt Counter5, CompareMatchA, enabled, $395
                                 ;CountersInterrupt Counter5, CompareMatchB, enabled, $465
                                 ;CountersInterrupt Counter5, CompareMatchC, enabled, $578
                                 
                                 ;CountersInterrupt Counter5, CompareMatchA, disabled
                                 ;CountersInterrupt Counter5, CompareMatchB, disabled
                                 ;CountersInterrupt Counter5, CompareMatchC, disabled
                                 
                                 ;CountersInterrupt Counter5, CaptureEvent, enabled, $30
                                 ;CountersInterrupt Counter5, Overflow, enabled, $30
                                 ;CountersInterrupt Counter5, CompareMatch, enabled, $30
                                 ;CountersInterrupt Counter5, CompareMatchA, enabled, $30
                                 ;CountersInterrupt Counter5, CompareMatchB, enabled, $30
                                 ;CountersInterrupt Counter5, CompareMatchC, enabled, $30
                                 
                                 ;CountersWeveformGenerationMode Counter0, 2
                                 ;CountersWeveformGenerationMode Counter1, 2
                                 ;CountersWeveformGenerationMode Counter2, 2
                                 ;CountersWeveformGenerationMode Counter3, 2
                                 ;CountersWeveformGenerationMode Counter4, 2
                                 ;CountersWeveformGenerationMode Counter5, 12
                                 
                                 ;CountersCompareOutputMode Counter5, CompareMatchOutput, 3
                                 ;CountersCompareOutputMode Counter5, CompareMatchOutputC, 3
                                 ;CountersCompareOutputMode Counter5, CompareMatchOutputA, 3
                                 ;CountersCompareOutputMode Counter5, CompareMatchOutputB, 3
                                 
                                 ;CountersExternalClockSourceOnT0pin Counter0, FallingEdge
                                 ;CountersPrescaller Counter0, Prescaller1
                                 ;CountersExternalClockSourceOnT0pin Counter0, RisingEdge
                                 
                                 ;CountersExternalClockSourceOnT0pin Counter1, FallingEdge
                                 ;CountersPrescaller Counter1, Prescaller1
                                 ;CountersExternalClockSourceOnT0pin Counter1, RisingEdge
                                 
                                 ;CountersExternalClockSourceOnT0pin Counter2, FallingEdge
                                 ;CountersPrescaller Counter2, Prescaller1
                                 ;CountersExternalClockSourceOnT0pin Counter2, RisingEdge
                                 
                                 ;CountersExternalClockSourceOnT0pin Counter3, FallingEdge
                                 ;CountersPrescaller Counter3, Prescaller1
                                 ;CountersExternalClockSourceOnT0pin Counter3, RisingEdge
                                 
                                 ;CountersExternalClockSourceOnT0pin Counter4, FallingEdge
                                 ;CountersPrescaller Counter4, Prescaller1
                                 ;CountersExternalClockSourceOnT0pin Counter4, RisingEdge
                                 
                                 ;CountersExternalClockSourceOnT0pin Counter5, FallingEdge
                                 ;CountersPrescaller Counter5, Prescaller1
                                 ;CountersExternalClockSourceOnT0pin Counter5, RisingEdge
                                 
                                 
                                 
                                 Proga:
                                 //  README 
                                 //  
                                 	
0001c8 cfff                      rjmp Proga


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega2560" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  22 r17:   0 r18:   0 r19:   0 r20:   0 
r21:   0 r22:   0 r23:   4 r24:   4 r25:  35 r26:   3 r27:   3 r28:   0 
r29:   0 r30:   0 r31:   0 
Registers used: 6 out of 35 (17.1%)

"ATmega2560" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   0 
andi  :   2 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   0 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   1 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  21 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :  62 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :   0 cpse  :   2 dec   :   0 eicall:   0 eijmp :   0 elpm  :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   0 inc   :   0 jmp   :  62 ld    :   0 ldd   :   0 ldi   :  21 
lds   :   9 lpm   :   0 lsl   :   0 lsr   :   0 mov   :   2 movw  :   0 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   1 out   :   2 pop   :   4 push  :   4 rcall :   0 ret   :  11 
reti  :  61 rjmp  :   5 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :   0 sbic  :   0 sbis  :   0 sbiw  :   1 sbr   :   1 sbrc  :   3 
sbrs  :   1 sec   :   0 seh   :   0 sei   :  63 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   0 std   :   0 sts   :  13 sub   :   0 subi  :   0 swap  :   0 
tst   :   0 wdr   :   0 
Instructions used: 22 out of 116 (19.0%)

"ATmega2560" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000392    914      0    914  262144   0.3%
[.dseg] 0x000200 0x000202      0      2      2    8192   0.0%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 0 warnings
