$date
	Tue Nov 11 10:50:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SPI_master_test $end
$var wire 1 ! sck $end
$var wire 1 " mosi $end
$var wire 1 # cs $end
$var reg 1 $ clk $end
$var reg 8 % data [7:0] $end
$var reg 1 & en $end
$var reg 1 ' reset $end
$scope module SPI_MASTER $end
$var wire 1 $ clk $end
$var wire 8 ( data [7:0] $end
$var wire 1 & en_transit $end
$var wire 1 ' reset $end
$var reg 3 ) counter_bit [2:0] $end
$var reg 1 # cs $end
$var reg 1 * flag_transit $end
$var reg 8 + memory [7:0] $end
$var reg 1 " mosi $end
$var reg 1 ! sck $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
0*
b111 )
b10101010 (
1'
0&
b10101010 %
0$
1#
1"
1!
$end
#50
1$
#100
0$
#150
1$
#190
1&
#200
0$
#250
b10101010 +
0"
0!
0#
1*
1$
#290
0&
#300
0$
#350
b110 )
1"
1!
1$
#400
0$
#450
0!
1$
#500
0$
#550
b101 )
0"
1!
1$
#600
0$
#650
0!
1$
#700
0$
#750
b100 )
1"
1!
1$
#800
0$
#850
0!
1$
#900
0$
#950
b11 )
0"
1!
1$
#1000
0$
#1050
0!
1$
#1100
0$
#1150
b10 )
1"
1!
1$
#1200
0$
#1250
0!
1$
#1300
0$
#1350
b1 )
0"
1!
1$
#1390
1&
#1400
0$
#1450
0!
1$
#1490
0&
#1500
0$
#1550
b0 )
1"
1!
1$
#1600
0$
#1650
0!
1$
#1700
0$
#1750
b111 )
0*
0"
1!
1$
#1800
0$
#1850
1#
1"
1$
#1900
0$
#1950
1$
#2000
0$
#2050
1$
#2100
0$
#2150
1$
#2200
0$
#2250
1$
#2300
0$
#2350
1$
#2400
0$
#2450
1$
#2500
0$
#2550
1$
#2600
0$
#2650
1$
#2700
0$
#2750
1$
#2800
0$
#2850
1$
#2900
0$
#2950
1$
#3000
0$
#3050
1$
#3100
0$
#3150
1$
#3200
0$
#3250
1$
#3300
0$
#3350
1$
#3400
0$
#3450
1$
#3500
0$
#3550
1$
#3600
0$
#3650
1$
#3700
0$
#3750
1$
#3800
0$
#3850
1$
#3900
0$
#3950
1$
#4000
0$
