#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr  4 18:21:48 2021
# Process ID: 17960
# Current directory: C:/Users/84308/Desktop/my_CortexM3/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11188 C:\Users\84308\Desktop\my_CortexM3\vivado\CortexM3.xpr
# Log file: C:/Users/84308/Desktop/my_CortexM3/vivado/vivado.log
# Journal file: C:/Users/84308/Desktop/my_CortexM3/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 761.695 ; gain = 160.355
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CortexM3
INFO: [VRFC 10-2458] undeclared symbol TXEN, assumed default net type wire [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:725]
INFO: [VRFC 10-2458] undeclared symbol BAUDTICK, assumed default net type wire [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:726]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBArbiterM0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBArbiterM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBArbiterM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBDecoderS0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBDecoderS1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBDecoderS2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBInputstg
WARNING: [VRFC 10-3507] macro 'TRN_IDLE' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:113]
WARNING: [VRFC 10-3507] macro 'TRN_BUSY' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:114]
WARNING: [VRFC 10-3507] macro 'TRN_NONSEQ' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:115]
WARNING: [VRFC 10-3507] macro 'TRN_SEQ' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:116]
WARNING: [VRFC 10-3507] macro 'BUR_SINGLE' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:119]
WARNING: [VRFC 10-3507] macro 'BUR_INCR' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:120]
WARNING: [VRFC 10-3507] macro 'BUR_WRAP4' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:121]
WARNING: [VRFC 10-3507] macro 'BUR_INCR4' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:122]
WARNING: [VRFC 10-3507] macro 'BUR_WRAP8' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:123]
WARNING: [VRFC 10-3507] macro 'BUR_INCR8' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:124]
WARNING: [VRFC 10-3507] macro 'BUR_WRAP16' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:125]
WARNING: [VRFC 10-3507] macro 'BUR_INCR16' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBMatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix_default_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBMatrix_default_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBOutputStgM0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBOutputStgM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBOutputStgM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/apb/cmsdk_ahb_to_apb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_ahb_to_apb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/sram/cmsdk_ahb_to_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_ahb_to_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/cmsdk_apb3_eg_slave_interface_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_apb3_eg_slave_interface_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/cmsdk_apb3_eg_slave_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_apb3_eg_slave_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/apb/cmsdk_apb_slave_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_apb_slave_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/uart/cmsdk_apb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_apb_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/sram/cmsdk_fpga_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_fpga_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cortexm3ds_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/button/custom_apb_button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_apb_button
INFO: [VRFC 10-2458] undeclared symbol key_edge, assumed default net type wire [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/button/custom_apb_button.v:77]
INFO: [VRFC 10-2458] undeclared symbol key_pulse, assumed default net type wire [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/button/custom_apb_button.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/hdmi/custom_apb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_apb_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/custom_apb_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_apb_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/testbench/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 00fd80a47a124d36a3ffe54ee817e134 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM0' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:411]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM1' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:426]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM2' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:441]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:465]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:505]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:544]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 12 for port 'PADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:743]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 12 for port 'paddr' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:765]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v" Line 1. Module CortexM3(SimPresent=1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cortexm3ds_logic
Compiling module xil_defaultlib.L1_AHBInputstg
Compiling module xil_defaultlib.L1_AHBMatrix_default_slave
Compiling module xil_defaultlib.L1_AHBDecoderS0
Compiling module xil_defaultlib.L1_AHBDecoderS1
Compiling module xil_defaultlib.L1_AHBDecoderS2
Compiling module xil_defaultlib.L1_AHBArbiterM0
Compiling module xil_defaultlib.L1_AHBOutputStgM0
Compiling module xil_defaultlib.L1_AHBArbiterM1
Compiling module xil_defaultlib.L1_AHBOutputStgM1
Compiling module xil_defaultlib.L1_AHBArbiterM2
Compiling module xil_defaultlib.L1_AHBOutputStgM2
Compiling module xil_defaultlib.L1_AHBMatrix
Compiling module xil_defaultlib.cmsdk_ahb_to_sram
Compiling module xil_defaultlib.cmsdk_fpga_sram(AW=14)
Compiling module xil_defaultlib.cmsdk_ahb_to_apb(REGISTER_WDATA=...
Compiling module xil_defaultlib.cmsdk_apb_slave_mux(PORT4_ENABLE...
Compiling module xil_defaultlib.cmsdk_apb_uart
Compiling module xil_defaultlib.cmsdk_apb3_eg_slave_interface_le...
Compiling module xil_defaultlib.custom_apb_led
Compiling module xil_defaultlib.cmsdk_apb3_eg_slave_led
Compiling module xil_defaultlib.custom_apb_button
Compiling module xil_defaultlib.custom_apb_hdmi
Compiling module xil_defaultlib.CortexM3(SimPresent=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:47 . Memory (MB): peak = 976.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '107' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/84308/Desktop/my_CortexM3/vivado/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/84308/Desktop/my_CortexM3/vivado/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:50 ; elapsed = 00:03:57 . Memory (MB): peak = 976.652 ; gain = 0.000
xsim: Time (s): cpu = 00:01:00 ; elapsed = 00:04:01 . Memory (MB): peak = 976.652 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:14 ; elapsed = 00:05:56 . Memory (MB): peak = 976.652 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:42 ; elapsed = 00:03:19 . Memory (MB): peak = 976.652 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:38 ; elapsed = 00:03:45 . Memory (MB): peak = 1172.680 ; gain = 196.027
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 1609 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1172.680 ; gain = 0.000
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1172.680 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 00fd80a47a124d36a3ffe54ee817e134 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM0' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:411]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM1' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:426]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM2' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:441]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:465]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:505]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:544]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 12 for port 'PADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:743]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 12 for port 'paddr' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:765]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1172.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/84308/Desktop/my_CortexM3/vivado/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/84308/Desktop/my_CortexM3/vivado/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:39 ; elapsed = 00:03:54 . Memory (MB): peak = 1172.680 ; gain = 0.000
xsim: Time (s): cpu = 00:00:45 ; elapsed = 00:03:58 . Memory (MB): peak = 1172.680 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:46 ; elapsed = 00:04:05 . Memory (MB): peak = 1172.680 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1172.680 ; gain = 0.000
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb/u_SOC/HREADYS}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CortexM3
INFO: [VRFC 10-2458] undeclared symbol TXEN, assumed default net type wire [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:725]
INFO: [VRFC 10-2458] undeclared symbol BAUDTICK, assumed default net type wire [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:726]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBArbiterM0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBArbiterM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBArbiterM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBArbiterM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBDecoderS0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBDecoderS1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBDecoderS2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBDecoderS2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBInputstg
WARNING: [VRFC 10-3507] macro 'TRN_IDLE' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:113]
WARNING: [VRFC 10-3507] macro 'TRN_BUSY' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:114]
WARNING: [VRFC 10-3507] macro 'TRN_NONSEQ' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:115]
WARNING: [VRFC 10-3507] macro 'TRN_SEQ' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:116]
WARNING: [VRFC 10-3507] macro 'BUR_SINGLE' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:119]
WARNING: [VRFC 10-3507] macro 'BUR_INCR' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:120]
WARNING: [VRFC 10-3507] macro 'BUR_WRAP4' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:121]
WARNING: [VRFC 10-3507] macro 'BUR_INCR4' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:122]
WARNING: [VRFC 10-3507] macro 'BUR_WRAP8' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:123]
WARNING: [VRFC 10-3507] macro 'BUR_INCR8' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:124]
WARNING: [VRFC 10-3507] macro 'BUR_WRAP16' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:125]
WARNING: [VRFC 10-3507] macro 'BUR_INCR16' redefined [C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBInputstg.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBMatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix_default_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBMatrix_default_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBOutputStgM0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBOutputStgM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBOutputStgM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_AHBOutputStgM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/apb/cmsdk_ahb_to_apb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_ahb_to_apb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/sram/cmsdk_ahb_to_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_ahb_to_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/cmsdk_apb3_eg_slave_interface_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_apb3_eg_slave_interface_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/cmsdk_apb3_eg_slave_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_apb3_eg_slave_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/bus/apb/cmsdk_apb_slave_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_apb_slave_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/uart/cmsdk_apb_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_apb_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/sram/cmsdk_fpga_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmsdk_fpga_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/core/cortexm3ds_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cortexm3ds_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/button/custom_apb_button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_apb_button
INFO: [VRFC 10-2458] undeclared symbol key_edge, assumed default net type wire [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/button/custom_apb_button.v:77]
INFO: [VRFC 10-2458] undeclared symbol key_pulse, assumed default net type wire [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/button/custom_apb_button.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/hdmi/custom_apb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_apb_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/led/custom_apb_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_apb_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/84308/Desktop/my_CortexM3/testbench/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1172.680 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/software/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 00fd80a47a124d36a3ffe54ee817e134 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM0' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:411]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM1' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:426]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM2' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:441]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:465]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:505]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:544]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 12 for port 'PADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:743]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 12 for port 'paddr' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:765]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v" Line 1. Module CortexM3(SimPresent=1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cortexm3ds_logic
Compiling module xil_defaultlib.L1_AHBInputstg
Compiling module xil_defaultlib.L1_AHBMatrix_default_slave
Compiling module xil_defaultlib.L1_AHBDecoderS0
Compiling module xil_defaultlib.L1_AHBDecoderS1
Compiling module xil_defaultlib.L1_AHBDecoderS2
Compiling module xil_defaultlib.L1_AHBArbiterM0
Compiling module xil_defaultlib.L1_AHBOutputStgM0
Compiling module xil_defaultlib.L1_AHBArbiterM1
Compiling module xil_defaultlib.L1_AHBOutputStgM1
Compiling module xil_defaultlib.L1_AHBArbiterM2
Compiling module xil_defaultlib.L1_AHBOutputStgM2
Compiling module xil_defaultlib.L1_AHBMatrix
Compiling module xil_defaultlib.cmsdk_ahb_to_sram
Compiling module xil_defaultlib.cmsdk_fpga_sram(AW=14)
Compiling module xil_defaultlib.cmsdk_ahb_to_apb(REGISTER_WDATA=...
Compiling module xil_defaultlib.cmsdk_apb_slave_mux(PORT4_ENABLE...
Compiling module xil_defaultlib.cmsdk_apb_uart
Compiling module xil_defaultlib.cmsdk_apb3_eg_slave_interface_le...
Compiling module xil_defaultlib.custom_apb_led
Compiling module xil_defaultlib.cmsdk_apb3_eg_slave_led
Compiling module xil_defaultlib.custom_apb_button
Compiling module xil_defaultlib.custom_apb_hdmi
Compiling module xil_defaultlib.CortexM3(SimPresent=1)
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:57 . Memory (MB): peak = 1172.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '118' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:58 . Memory (MB): peak = 1172.680 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
run: Time (s): cpu = 00:00:42 ; elapsed = 00:04:26 . Memory (MB): peak = 1172.680 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:43 ; elapsed = 00:04:28 . Memory (MB): peak = 1172.680 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:46 ; elapsed = 00:06:34 . Memory (MB): peak = 1172.680 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Netlist 29-17] Analyzing 1609 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/84308/Desktop/my_CortexM3/xdc/CortexM3.xdc]
Finished Parsing XDC File [C:/Users/84308/Desktop/my_CortexM3/xdc/CortexM3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1434.059 ; gain = 0.055
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1546.941 ; gain = 374.262
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1551.270 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Apr  4 19:39:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/synth_1/runme.log
[Sun Apr  4 19:39:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/synth_1

close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Apr  4 19:46:06 2021] Launched synth_1...
Run output will be captured here: C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/synth_1/runme.log
[Sun Apr  4 19:46:06 2021] Launched impl_1...
Run output will be captured here: C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/impl_1/runme.log
save_wave_config {C:/Users/84308/Desktop/my_CortexM3/vivado/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2218.254 ; gain = 666.984
set_property PROGRAM.FILE {C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/impl_1/CortexM3.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/84308/Desktop/my_CortexM3/vivado/CortexM3.runs/impl_1/CortexM3.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr  4 22:17:04 2021...
