Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
| Date             : Wed Nov 25 11:52:11 2015
| Host             : eecs-digital-23 running 64-bit Ubuntu 12.04.5 LTS
| Command          : report_power -file labkit_power_routed.rpt -pb labkit_power_summary_routed.pb
| Design           : labkit
| Device           : xc7a100tcsg324-3
| Design State     : Routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.253 |
| Dynamic (W)              | 0.148 |
| Device Static (W)        | 0.105 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 98.8  |
| Junction Temperature (C) | 26.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        6 |       --- |             --- |
| Slice Logic    |     0.002 |      774 |       --- |             --- |
|   LUT as Logic |     0.001 |      372 |     63400 |            0.58 |
|   CARRY4       |    <0.001 |       68 |     15850 |            0.42 |
|   Register     |    <0.001 |      160 |    126800 |            0.12 |
|   BUFG         |    <0.001 |        1 |        32 |            3.12 |
|   Others       |     0.000 |       25 |       --- |             --- |
| Signals        |     0.001 |      406 |       --- |             --- |
| MMCM           |     0.122 |        1 |         6 |           16.66 |
| I/O            |     0.022 |       67 |       210 |           31.90 |
| Static Power   |     0.105 |          |           |                 |
| Total          |     0.253 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.005 |      0.015 |
| Vccaux    |       1.800 |     0.087 |       0.068 |      0.018 |
| Vcco33    |       3.300 |     0.010 |       0.006 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+-----------------------------------+-----------------+
| Clock               | Domain                            | Constraint (ns) |
+---------------------+-----------------------------------+-----------------+
| clk_65mhz_clk_wiz_0 | pixelclk/inst/clk_65mhz_clk_wiz_0 |            15.4 |
| clkfbout_clk_wiz_0  | pixelclk/inst/clkfbout_clk_wiz_0  |            50.0 |
| sys_clk_pin         | CLK100MHZ                         |            10.0 |
| sys_clk_pin         | CLK100MHZ_BUFG                    |            10.0 |
+---------------------+-----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------+-----------+
| Name            | Power (W) |
+-----------------+-----------+
| labkit          |     0.148 |
|   calc          |    <0.001 |
|     divider     |    <0.001 |
|   clockgen      |    <0.001 |
|   destroy_pulse |    <0.001 |
|   display       |    <0.001 |
|   g             |    <0.001 |
|   o             |    <0.001 |
|   p             |    <0.001 |
|   pixelclk      |     0.122 |
|     inst        |     0.122 |
|   sync_flight   |    <0.001 |
|   vga1          |     0.001 |
+-----------------+-----------+


