/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [8:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [22:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire [44:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_26z = ~(celloutsig_0_15z & celloutsig_0_6z);
  assign celloutsig_0_8z = !(celloutsig_0_5z[3] ? celloutsig_0_2z : celloutsig_0_0z[7]);
  assign celloutsig_1_0z = ~(in_data[188] | in_data[122]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[110]);
  assign celloutsig_1_5z = ~(celloutsig_1_0z | celloutsig_1_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_3z | celloutsig_1_3z);
  assign celloutsig_1_8z = ~(celloutsig_1_3z | celloutsig_1_7z[5]);
  assign celloutsig_1_12z = ~(celloutsig_1_10z | in_data[166]);
  assign celloutsig_0_17z = ~(celloutsig_0_13z[6] | celloutsig_0_0z[16]);
  assign celloutsig_0_15z = ~(celloutsig_0_11z | celloutsig_0_3z);
  assign celloutsig_1_9z = ~celloutsig_1_4z;
  assign celloutsig_0_12z = ~celloutsig_0_4z[1];
  assign celloutsig_0_21z = ~in_data[2];
  assign celloutsig_0_11z = ~((in_data[30] | celloutsig_0_8z) & celloutsig_0_6z);
  assign celloutsig_0_6z = ~((celloutsig_0_0z[15] | in_data[88]) & (celloutsig_0_4z[1] | celloutsig_0_2z));
  assign celloutsig_1_3z = celloutsig_1_2z | celloutsig_1_0z;
  assign celloutsig_1_17z = ~(celloutsig_1_7z[0] ^ celloutsig_1_2z);
  assign celloutsig_0_4z = { celloutsig_0_1z[9:4], celloutsig_0_2z, celloutsig_0_3z } + in_data[50:43];
  assign celloutsig_1_14z = { celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z } + { in_data[151:141], celloutsig_1_13z, celloutsig_1_8z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 15'h0000;
    else _00_ <= { celloutsig_0_16z[4], celloutsig_0_16z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[47:31] / { 1'h1, in_data[43:28] };
  assign celloutsig_0_3z = { celloutsig_0_0z[8:7], celloutsig_0_2z } == celloutsig_0_0z[16:14];
  assign celloutsig_0_34z = { celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_2z } == { celloutsig_0_16z[8:7], celloutsig_0_30z };
  assign celloutsig_1_2z = { in_data[142:124], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } == in_data[125:104];
  assign celloutsig_0_25z = _00_[8:4] == { celloutsig_0_5z[2:0], celloutsig_0_3z, celloutsig_0_23z };
  assign celloutsig_1_10z = { celloutsig_1_7z[5:2], celloutsig_1_0z } > { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_11z = celloutsig_1_7z[5:0] > { in_data[138:137], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_10z } > { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_0_28z = ! { _00_[5:4], celloutsig_0_8z };
  assign celloutsig_0_30z = ! { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_25z };
  assign celloutsig_1_4z = { in_data[131:128], celloutsig_1_2z, celloutsig_1_2z } || { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_5z || { in_data[21:19], celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_0z[12:7], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z } || { celloutsig_0_1z[22:18], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_2z = celloutsig_0_1z[15:5] || celloutsig_0_0z[14:4];
  assign celloutsig_0_23z = { celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_21z } || celloutsig_0_16z[2:0];
  assign celloutsig_0_16z = { celloutsig_0_0z[15:4], celloutsig_0_3z } % { 1'h1, celloutsig_0_0z[6:2], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_1_13z = ^ { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_20z = ^ celloutsig_0_16z[8:6];
  assign celloutsig_1_7z = { in_data[128:125], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } >> in_data[178:170];
  assign celloutsig_1_15z = { celloutsig_1_14z[10:0], celloutsig_1_10z, celloutsig_1_8z } >>> { in_data[136:133], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_5z = celloutsig_0_1z[3:0] >>> celloutsig_0_4z[7:4];
  assign celloutsig_1_19z = { celloutsig_1_14z[2:0], celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z } >>> { celloutsig_1_15z[6:1], celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[73:51] >>> in_data[81:59];
  assign celloutsig_0_35z = { in_data[93:53], celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_20z } - { in_data[58:35], _00_, celloutsig_0_34z, celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_13z = in_data[91:83];
  assign { out_data[128], out_data[103:96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z[38:7] };
endmodule
