m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/simulation/questa
Eblock1_vhd_vec_tst
Z1 w1717355979
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 2
R0
Z4 8C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/simulation/modelsim/Waveform.vwf.vht
Z5 FC:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/simulation/modelsim/Waveform.vwf.vht
l0
L32 1
Va1Z>maXCMIXXKj37odKJX2
!s100 zi`nU<1B6iAfeLk]C=hg^1
Z6 OV;C;2020.1;71
33
Z7 !s110 1717356015
!i10b 1
Z8 !s108 1717356015.000000
Z9 !s90 -reportprogress|300|-2008|-work|work|C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/simulation/modelsim/Waveform.vwf.vht|
!s107 C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/simulation/modelsim/Waveform.vwf.vht|
!i113 1
Z10 o-2008 -work work
Z11 tExplicit 1 CvgOpt 0
Ablock1_arch
R2
R3
DEx4 work 18 block1_vhd_vec_tst 0 22 a1Z>maXCMIXXKj37odKJX2
!i122 2
l67
L34 96
VYHlfj77SV:9hc_9b<;NEi3
!s100 <J53hLk@W=^NE7eRAIi]<2
R6
33
R7
!i10b 1
R8
R9
Z12 !s107 C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/simulation/modelsim/Waveform.vwf.vht|
!i113 1
R10
R11
Econtrol
Z13 w1717355933
R2
R3
!i122 1
R0
Z14 8C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control.vhd
Z15 FC:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control.vhd
l0
L11 1
V5RIDC9dc;Je>onSciJ8^e3
!s100 Y2doa?UEFQ4^Ne?J7mhCO2
R6
33
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-2008|-work|work|C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control.vhd|
Z17 !s107 C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control.vhd|
!i113 1
R10
R11
Artl
R2
R3
DEx4 work 7 control 0 22 5RIDC9dc;Je>onSciJ8^e3
!i122 1
l34
L25 106
V:N_8f2aa^C6dfBNJ:YodE3
!s100 ^CcSV;9Flfe4GTbPCT5Vj3
R6
33
R7
!i10b 1
R8
R16
R17
!i113 1
R10
R11
Ei2c_master
Z18 w1717340949
Z19 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z20 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z21 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R2
R3
!i122 0
R0
Z22 8C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/i2c_master.vhd
Z23 FC:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/i2c_master.vhd
l0
L10 1
VoNVQR[>2_7A_Vf3<Az86H1
!s100 ?1Te=f<0kZjVViF@1YCa[1
R6
33
R7
!i10b 1
R8
Z24 !s90 -reportprogress|300|-2008|-work|work|C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/i2c_master.vhd|
Z25 !s107 C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/i2c_master.vhd|
!i113 1
R10
R11
Alogic
R19
R20
R21
R2
R3
DEx4 work 10 i2c_master 0 22 oNVQR[>2_7A_Vf3<Az86H1
!i122 0
l58
L27 347
VVQdkRnELSM6_YUI2A]=z=2
!s100 6o5IzLbME>5h7l>2B797m2
R6
33
R7
!i10b 1
R8
R24
R25
!i113 1
R10
R11
