{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635876976729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635876976730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 20:16:16 2021 " "Processing started: Tue Nov 02 20:16:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635876976730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1635876976730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sadder -c sadder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sadder -c sadder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1635876976730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1635876976960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1635876976960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA-arc_rca " "Found design unit 1: CSA-arc_rca" {  } { { "CSA.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635876982168 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "CSA.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635876982168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635876982168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA_adder-arc_rca " "Found design unit 1: CSA_adder-arc_rca" {  } { { "CSA_adder.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635876982169 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA_adder " "Found entity 1: CSA_adder" {  } { { "CSA_adder.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635876982169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635876982169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add16_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add16_tb-arc_add16_tb " "Found design unit 1: add16_tb-arc_add16_tb" {  } { { "add16_tb.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/add16_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635876982171 ""} { "Info" "ISGN_ENTITY_NAME" "1 add16_tb " "Found entity 1: add16_tb" {  } { { "add16_tb.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/add16_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635876982171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635876982171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CSA_adder " "Elaborating entity \"CSA_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1635876982191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:\\GEN_ADD:0:GEN_ADD0:CSA0 " "Elaborating entity \"CSA\" for hierarchy \"CSA:\\GEN_ADD:0:GEN_ADD0:CSA0\"" {  } { { "CSA_adder.vhd" "\\GEN_ADD:0:GEN_ADD0:CSA0" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA_adder.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635876982192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:\\GEN_ADD:2:GEN_ADDi:CSA_i " "Elaborating entity \"CSA\" for hierarchy \"CSA:\\GEN_ADD:2:GEN_ADDi:CSA_i\"" {  } { { "CSA_adder.vhd" "\\GEN_ADD:2:GEN_ADDi:CSA_i" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA_adder.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635876982193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:\\GEN_ADD:3:GEN_ADDi:CSA_i " "Elaborating entity \"CSA\" for hierarchy \"CSA:\\GEN_ADD:3:GEN_ADDi:CSA_i\"" {  } { { "CSA_adder.vhd" "\\GEN_ADD:3:GEN_ADDi:CSA_i" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA_adder.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635876982194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:\\GEN_ADD:4:GEN_ADDi:CSA_i " "Elaborating entity \"CSA\" for hierarchy \"CSA:\\GEN_ADD:4:GEN_ADDi:CSA_i\"" {  } { { "CSA_adder.vhd" "\\GEN_ADD:4:GEN_ADDi:CSA_i" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA_adder.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635876982194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:\\GEN_ADD:5:GEN_ADDi:CSA_i " "Elaborating entity \"CSA\" for hierarchy \"CSA:\\GEN_ADD:5:GEN_ADDi:CSA_i\"" {  } { { "CSA_adder.vhd" "\\GEN_ADD:5:GEN_ADDi:CSA_i" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Carry_Shifft_Adder/CSA_adder.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635876982195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635876982280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 02 20:16:22 2021 " "Processing ended: Tue Nov 02 20:16:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635876982280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635876982280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635876982280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1635876982280 ""}
