PLL_NORM_FDBK_M_MASK	,	V_43
ENOMEM	,	V_60
clk_register	,	F_26
writel_relaxed	,	F_13
den	,	V_36
prate	,	V_3
hw	,	V_12
PLL_DIV_P_MASK	,	V_30
lock	,	V_27
PLL_DIV_N_SHIFT	,	V_40
val	,	V_31
vco_calc_rate	,	F_14
init	,	V_62
clk	,	V_19
clk_vco_round_rate	,	F_16
pll_name	,	V_47
PLL_MODE_SHIFT	,	V_38
index	,	V_4
tvco_gate_clk	,	V_54
clk_pll	,	V_14
__func__	,	V_20
clk_pll_set_rate	,	F_12
rtbl	,	V_2
pr_err	,	F_6
unused	,	V_24
GFP_KERNEL	,	V_59
rtbl_cnt	,	V_23
kfree	,	F_27
flags	,	V_26
free_vco	,	V_61
clk_hw	,	V_11
vco	,	V_22
u8	,	T_2
vco_init	,	V_56
to_clk_pll	,	F_3
PLL_DITH_FDBK_M_MASK	,	V_45
"Invalid arguments passed"	,	L_3
PLL_ENABLE	,	V_63
i	,	V_33
m	,	V_8
n	,	V_9
num_parents	,	V_69
p	,	V_10
EINVAL	,	V_21
pll_clk	,	V_50
IS_ERR_OR_NULL	,	F_25
clk_vco_recalc_rate	,	F_18
tpll_clk	,	V_53
CLK_SET_RATE_PARENT	,	V_71
PLL_MODE_MASK	,	V_39
"could not allocate vco clk\n"	,	L_4
PLL_DITH_FDBK_M_SHIFT	,	V_44
clk_pll_ops	,	V_70
clk_pll_round_rate_index	,	F_2
ERR_PTR	,	F_22
parent_name	,	V_49
__clk_get_rate	,	F_4
num	,	V_35
__iomem	,	T_1
vco_parent_name	,	V_58
pll_rate_tbl	,	V_1
clk_init_data	,	V_55
mode	,	V_7
vco_clk	,	V_52
vco_prev_rate	,	V_17
vco_gate_name	,	V_48
clk_round_rate_index	,	F_17
clk_vco	,	V_34
pll_init	,	V_57
clk_pll_recalc_rate	,	F_8
"%s: prate is must for pll clk\n"	,	L_1
WARN	,	F_19
pll_rate	,	V_5
pll_calc_rate	,	F_1
spin_unlock_irqrestore	,	F_11
readl_relaxed	,	F_10
ops	,	V_66
"%s: denominator can't be zero\n"	,	L_2
spin_lock_irqsave	,	F_9
clk_register_vco_pll	,	F_21
__clk_get_parent	,	F_5
"could not allocate pll clk\n"	,	L_5
name	,	V_65
prev_rate	,	V_16
clk_pll_round_rate	,	F_7
"Failed to register vco pll clock\n"	,	L_6
PLL_NORM_FDBK_M_SHIFT	,	V_42
PLL_DIV_P_SHIFT	,	V_29
free_pll	,	V_64
parent_rate	,	V_25
rate	,	V_6
kzalloc	,	F_23
clk_register_gate	,	F_24
cfg_reg	,	V_28
clk_vco_ops	,	V_67
vco_parent_rate	,	V_18
vco_name	,	V_46
to_clk_vco	,	F_15
mode_reg	,	V_37
clk_vco_set_rate	,	F_20
spinlock_t	,	T_3
pll	,	V_15
uninitialized_var	,	V_32
drate	,	V_13
parent_names	,	V_68
PLL_DIV_N_MASK	,	V_41
vco_gate_clk	,	V_51
