INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/axis_fifo.v" into library work
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/axis_fifo_tb.v" into library work
INFO: [VRFC 10-311] analyzing module axis_fifo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/generator.v" into library work
INFO: [VRFC 10-311] analyzing module generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/generator_fifo_wrapper.v" into library work
INFO: [VRFC 10-311] analyzing module generator_fifo_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/generator_fifo_wrapper_tb.v" into library work
INFO: [VRFC 10-311] analyzing module generator_fifo_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/generator_tb.v" into library work
INFO: [VRFC 10-311] analyzing module generator_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory.v" into library work
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_controller.v" into library work
INFO: [VRFC 10-311] analyzing module memory_controller
ERROR: [VRFC 10-2989] 's01_axis_wr_tdata' is not declared [/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_controller.v:57]
ERROR: [VRFC 10-2989] 'm01_axis_rd_tdata' is not declared [/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_controller.v:63]
ERROR: [VRFC 10-8530] module 'memory_controller' is ignored due to previous errors [/home/Mini-Lab-Project-on-Verilog/Updated_lab/memory_controller.v:1]
