// Seed: 3452864077
module module_0;
  assign id_1 = 1'h0;
  assign id_1 = 1;
  tri  id_2 = 1'h0;
  tri1 id_3;
  assign id_1 = id_3;
  always #1 begin : LABEL_0
    assert (1)
    else;
    if (id_1)
      if (id_1) begin : LABEL_0
        id_3 = 1 * id_3;
      end else begin : LABEL_0
        wait (id_2 - 1);
      end
  end
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wire id_4,
    output uwire id_5,
    input uwire id_6,
    output uwire id_7,
    input supply0 id_8,
    output tri id_9,
    input wor id_10,
    input wire id_11,
    input tri id_12,
    input tri1 id_13,
    inout tri1 id_14
);
  wire id_16;
  wire id_17, id_18;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wand id_19 = 1;
  assign id_19 = 1'b0;
endmodule
