// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module layers_test_pool_layer_32_7_2_2_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pool1_to_pool2_dout,
        pool1_to_pool2_empty_n,
        pool1_to_pool2_read,
        pool1_to_pool2_num_data_valid,
        pool1_to_pool2_fifo_cap,
        IN_1_address1,
        IN_1_ce1,
        IN_1_we1,
        IN_1_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] pool1_to_pool2_dout;
input   pool1_to_pool2_empty_n;
output   pool1_to_pool2_read;
input  [11:0] pool1_to_pool2_num_data_valid;
input  [11:0] pool1_to_pool2_fifo_cap;
output  [10:0] IN_1_address1;
output   IN_1_ce1;
output   IN_1_we1;
output  [7:0] IN_1_d1;

reg ap_idle;
reg pool1_to_pool2_read;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln23_fu_134_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    pool1_to_pool2_blk_n;
wire    ap_block_pp0_stage0_grp1;
wire    ap_block_pp0_stage0_11001_grp0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln24_fu_160_p2;
reg   [0:0] icmp_ln24_reg_376;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [2:0] icol_mid2_fu_204_p3;
reg   [2:0] icol_mid2_reg_381;
reg   [2:0] icol_mid2_reg_381_pp0_iter2_reg;
wire   [2:0] select_ln24_fu_212_p3;
reg   [2:0] select_ln24_reg_386;
wire   [8:0] add_ln27_fu_292_p2;
reg   [8:0] add_ln27_reg_391;
wire   [7:0] trunc_ln27_fu_298_p1;
reg   [7:0] trunc_ln27_reg_396;
wire   [63:0] zext_ln27_12_fu_332_p1;
reg   [2:0] icol_fu_62;
wire   [2:0] add_ln25_fu_220_p2;
wire    ap_loop_init;
reg   [2:0] irow_fu_66;
reg   [5:0] indvar_flatten_fu_70;
wire   [5:0] select_ln24_2_fu_232_p3;
reg   [5:0] ich_fu_74;
wire   [5:0] select_ln23_2_fu_264_p3;
reg   [10:0] indvar_flatten12_fu_78;
wire   [10:0] add_ln23_2_fu_140_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten12_load;
wire    ap_block_pp0_stage0;
reg    IN_1_we1_local;
reg    IN_1_ce1_local;
wire   [0:0] icmp_ln25_fu_180_p2;
wire   [0:0] xor_ln23_fu_174_p2;
wire   [2:0] select_ln23_fu_166_p3;
wire   [0:0] and_ln23_fu_186_p2;
wire   [0:0] empty_fu_198_p2;
wire   [2:0] add_ln24_fu_192_p2;
wire   [5:0] add_ln24_2_fu_226_p2;
wire   [5:0] add_ln23_fu_258_p2;
wire   [8:0] p_shl7_fu_275_p3;
wire   [8:0] zext_ln27_fu_271_p1;
wire   [8:0] sub_ln27_fu_283_p2;
wire   [8:0] zext_ln27_9_fu_289_p1;
wire   [10:0] tmp_fu_307_p3;
wire   [10:0] zext_ln27_10_fu_314_p1;
wire   [10:0] sub_ln25_fu_317_p2;
wire   [10:0] zext_ln27_11_fu_323_p1;
wire   [10:0] add_ln27_2_fu_326_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 icol_fu_62 = 3'd0;
#0 irow_fu_66 = 3'd0;
#0 indvar_flatten_fu_70 = 6'd0;
#0 ich_fu_74 = 6'd0;
#0 indvar_flatten12_fu_78 = 11'd0;
#0 ap_done_reg = 1'b0;
end

layers_test_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ich_fu_74 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            ich_fu_74 <= select_ln23_2_fu_264_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            icol_fu_62 <= 3'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            icol_fu_62 <= add_ln25_fu_220_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln23_fu_134_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten12_fu_78 <= add_ln23_2_fu_140_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten12_fu_78 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_70 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            indvar_flatten_fu_70 <= select_ln24_2_fu_232_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            irow_fu_66 <= 3'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            irow_fu_66 <= select_ln24_fu_212_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        add_ln27_reg_391 <= add_ln27_fu_292_p2;
        icol_mid2_reg_381_pp0_iter2_reg <= icol_mid2_reg_381;
        trunc_ln27_reg_396 <= trunc_ln27_fu_298_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln24_reg_376 <= icmp_ln24_fu_160_p2;
        icol_mid2_reg_381 <= icol_mid2_fu_204_p3;
        select_ln24_reg_386 <= select_ln24_fu_212_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        IN_1_ce1_local = 1'b1;
    end else begin
        IN_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        IN_1_we1_local = 1'b1;
    end else begin
        IN_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln23_fu_134_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten12_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten12_load = indvar_flatten12_fu_78;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        pool1_to_pool2_blk_n = pool1_to_pool2_empty_n;
    end else begin
        pool1_to_pool2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        pool1_to_pool2_read = 1'b1;
    end else begin
        pool1_to_pool2_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign IN_1_address1 = zext_ln27_12_fu_332_p1;

assign IN_1_ce1 = IN_1_ce1_local;

assign IN_1_d1 = pool1_to_pool2_dout;

assign IN_1_we1 = IN_1_we1_local;

assign add_ln23_2_fu_140_p2 = (ap_sig_allocacmp_indvar_flatten12_load + 11'd1);

assign add_ln23_fu_258_p2 = (ich_fu_74 + 6'd1);

assign add_ln24_2_fu_226_p2 = (indvar_flatten_fu_70 + 6'd1);

assign add_ln24_fu_192_p2 = (select_ln23_fu_166_p3 + 3'd1);

assign add_ln25_fu_220_p2 = (icol_mid2_fu_204_p3 + 3'd1);

assign add_ln27_2_fu_326_p2 = (sub_ln25_fu_317_p2 + zext_ln27_11_fu_323_p1);

assign add_ln27_fu_292_p2 = (sub_ln27_fu_283_p2 + zext_ln27_9_fu_289_p1);

assign and_ln23_fu_186_p2 = (xor_ln23_fu_174_p2 & icmp_ln25_fu_180_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((pool1_to_pool2_empty_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((pool1_to_pool2_empty_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((pool1_to_pool2_empty_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign empty_fu_198_p2 = (icmp_ln24_fu_160_p2 | and_ln23_fu_186_p2);

assign icmp_ln23_fu_134_p2 = ((ap_sig_allocacmp_indvar_flatten12_load == 11'd1568) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_160_p2 = ((indvar_flatten_fu_70 == 6'd49) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_180_p2 = ((icol_fu_62 == 3'd7) ? 1'b1 : 1'b0);

assign icol_mid2_fu_204_p3 = ((empty_fu_198_p2[0:0] == 1'b1) ? 3'd0 : icol_fu_62);

assign p_shl7_fu_275_p3 = {{select_ln23_2_fu_264_p3}, {3'd0}};

assign select_ln23_2_fu_264_p3 = ((icmp_ln24_reg_376[0:0] == 1'b1) ? add_ln23_fu_258_p2 : ich_fu_74);

assign select_ln23_fu_166_p3 = ((icmp_ln24_fu_160_p2[0:0] == 1'b1) ? 3'd0 : irow_fu_66);

assign select_ln24_2_fu_232_p3 = ((icmp_ln24_fu_160_p2[0:0] == 1'b1) ? 6'd1 : add_ln24_2_fu_226_p2);

assign select_ln24_fu_212_p3 = ((and_ln23_fu_186_p2[0:0] == 1'b1) ? add_ln24_fu_192_p2 : select_ln23_fu_166_p3);

assign sub_ln25_fu_317_p2 = (tmp_fu_307_p3 - zext_ln27_10_fu_314_p1);

assign sub_ln27_fu_283_p2 = (p_shl7_fu_275_p3 - zext_ln27_fu_271_p1);

assign tmp_fu_307_p3 = {{trunc_ln27_reg_396}, {3'd0}};

assign trunc_ln27_fu_298_p1 = add_ln27_fu_292_p2[7:0];

assign xor_ln23_fu_174_p2 = (icmp_ln24_fu_160_p2 ^ 1'd1);

assign zext_ln27_10_fu_314_p1 = add_ln27_reg_391;

assign zext_ln27_11_fu_323_p1 = icol_mid2_reg_381_pp0_iter2_reg;

assign zext_ln27_12_fu_332_p1 = add_ln27_2_fu_326_p2;

assign zext_ln27_9_fu_289_p1 = select_ln24_reg_386;

assign zext_ln27_fu_271_p1 = select_ln23_2_fu_264_p3;

endmodule //layers_test_pool_layer_32_7_2_2_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3
