$date
	Thu Apr  9 04:27:22 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module EvenParityfourbitTB $end
$var wire 4 ! Out [3:0] $end
$var wire 1 " parity_bit $end
$var reg 3 # A [2:0] $end
$scope module DUT $end
$var wire 3 $ A [2:0] $end
$var reg 4 % Out [3:0] $end
$var integer 32 & count [31:0] $end
$var integer 32 ' i [31:0] $end
$var reg 1 ( parity_bit $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
b11 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#5
b11 %
b11 !
1(
1"
b1 &
b11 '
b1 $
b1 #
#10
b101 %
b101 !
b11 '
b1 &
b10 $
b10 #
#15
b110 %
b110 !
0(
0"
b11 '
b10 &
b11 $
b11 #
#20
b1001 %
b1001 !
1(
1"
b11 '
b1 &
b100 #
b100 $
#25
b1010 %
b1010 !
0(
0"
b11 '
b10 &
b101 $
b101 #
#30
b1100 %
b1100 !
b11 '
b10 &
b110 $
b110 #
#35
b1111 %
b1111 !
1(
1"
b11 '
b11 &
b111 $
b111 #
#40
