Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 13 17:41:26 2021
| Host         : DESKTOP-DJCF65G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FFT_Butterfly_Zynq_wrapper_timing_summary_routed.rpt -pb FFT_Butterfly_Zynq_wrapper_timing_summary_routed.pb -rpx FFT_Butterfly_Zynq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : FFT_Butterfly_Zynq_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/send_to_mult_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/send_to_mult_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/send_to_mult_reg/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Valid_Out_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/send_to_mult_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 704 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.416        0.000                      0                13062        0.014        0.000                      0                13062        4.020        0.000                       0                  6934  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.416        0.000                      0                13062        0.014        0.000                      0                13062        4.020        0.000                       0                  6934  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[10][Re][-8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.580ns (8.672%)  route 6.109ns (91.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.888     3.182    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y101        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.820     4.458    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[-10]_0[0]
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.582 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1451, routed)        5.289     9.871    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/start_nxt_reg_1
    SLICE_X50Y141        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[10][Re][-8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.639    12.818    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X50Y141        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[10][Re][-8]/C
                         clock pessimism              0.147    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X50Y141        FDRE (Setup_fdre_C_R)       -0.524    12.287    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[10][Re][-8]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[0][Re][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 0.580ns (8.470%)  route 6.267ns (91.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.888     3.182    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y101        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.820     4.458    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[-10]_0[0]
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.582 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1451, routed)        5.447    10.029    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/start_nxt_reg_1
    SLICE_X60Y143        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[0][Re][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.714    12.893    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X60Y143        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[0][Re][0]/C
                         clock pessimism              0.147    13.040    
                         clock uncertainty           -0.154    12.886    
    SLICE_X60Y143        FDRE (Setup_fdre_C_R)       -0.429    12.457    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[0][Re][0]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[0][Re][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 0.580ns (8.470%)  route 6.267ns (91.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.888     3.182    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y101        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.820     4.458    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[-10]_0[0]
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.582 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1451, routed)        5.447    10.029    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/start_nxt_reg_1
    SLICE_X60Y143        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[0][Re][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.714    12.893    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X60Y143        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[0][Re][4]/C
                         clock pessimism              0.147    13.040    
                         clock uncertainty           -0.154    12.886    
    SLICE_X60Y143        FDRE (Setup_fdre_C_R)       -0.429    12.457    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[0][Re][4]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[4][Re][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 0.580ns (8.476%)  route 6.263ns (91.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.888     3.182    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y101        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.820     4.458    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[-10]_0[0]
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.582 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1451, routed)        5.443    10.025    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/start_nxt_reg_1
    SLICE_X61Y143        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[4][Re][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.714    12.893    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X61Y143        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[4][Re][0]/C
                         clock pessimism              0.147    13.040    
                         clock uncertainty           -0.154    12.886    
    SLICE_X61Y143        FDRE (Setup_fdre_C_R)       -0.429    12.457    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[4][Re][0]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[8][Re][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 0.580ns (8.602%)  route 6.163ns (91.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.888     3.182    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y101        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.820     4.458    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[-10]_0[0]
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.582 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1451, routed)        5.343     9.925    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/start_nxt_reg_1
    SLICE_X66Y142        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[8][Re][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.714    12.893    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X66Y142        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[8][Re][4]/C
                         clock pessimism              0.147    13.040    
                         clock uncertainty           -0.154    12.886    
    SLICE_X66Y142        FDRE (Setup_fdre_C_R)       -0.524    12.362    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[8][Re][4]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[7][Re][-6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 0.580ns (8.648%)  route 6.127ns (91.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.888     3.182    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y101        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.820     4.458    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[-10]_0[0]
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.582 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1451, routed)        5.307     9.889    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/start_nxt_reg_1
    SLICE_X52Y140        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[7][Re][-6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.638    12.817    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X52Y140        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[7][Re][-6]/C
                         clock pessimism              0.147    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X52Y140        FDRE (Setup_fdre_C_R)       -0.429    12.381    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[7][Re][-6]
  -------------------------------------------------------------------
                         required time                         12.381    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[13][Re][-6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.580ns (8.672%)  route 6.109ns (91.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.888     3.182    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y101        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.820     4.458    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[-10]_0[0]
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.582 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1451, routed)        5.289     9.871    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/start_nxt_reg_1
    SLICE_X51Y141        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[13][Re][-6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.639    12.818    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X51Y141        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[13][Re][-6]/C
                         clock pessimism              0.147    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X51Y141        FDRE (Setup_fdre_C_R)       -0.429    12.382    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[13][Re][-6]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[3][Re][-6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 0.580ns (8.684%)  route 6.099ns (91.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 12.818 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.888     3.182    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y101        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.820     4.458    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[-10]_0[0]
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.582 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1451, routed)        5.279     9.861    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/start_nxt_reg_1
    SLICE_X52Y141        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[3][Re][-6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.639    12.818    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X52Y141        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[3][Re][-6]/C
                         clock pessimism              0.147    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X52Y141        FDRE (Setup_fdre_C_R)       -0.429    12.382    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[3][Re][-6]
  -------------------------------------------------------------------
                         required time                         12.382    
                         arrival time                          -9.861    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[8][Re][-6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 0.580ns (8.816%)  route 5.999ns (91.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.888     3.182    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y101        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.820     4.458    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[-10]_0[0]
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.582 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1451, routed)        5.179     9.761    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/start_nxt_reg_1
    SLICE_X50Y145        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[8][Re][-6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.640    12.819    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X50Y145        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[8][Re][-6]/C
                         clock pessimism              0.147    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X50Y145        FDRE (Setup_fdre_C_R)       -0.524    12.288    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[8][Re][-6]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[2][Re][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.888     3.182    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y101        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.456     3.638 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           0.820     4.458    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[-10]_0[0]
    SLICE_X29Y90         LUT2 (Prop_lut2_I0_O)        0.124     4.582 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1451, routed)        5.347     9.929    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/start_nxt_reg_1
    SLICE_X64Y144        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[2][Re][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        1.715    12.894    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X64Y144        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[2][Re][0]/C
                         clock pessimism              0.147    13.041    
                         clock uncertainty           -0.154    12.887    
    SLICE_X64Y144        FDRE (Setup_fdre_C_R)       -0.429    12.458    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[2][Re][0]
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                  2.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[9][Re][-5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[9][Re][-5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.629     0.965    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X50Y133        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[9][Re][-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.148     1.113 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[9][Re][-5]/Q
                         net (fo=1, routed)           0.156     1.269    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[9][Re][5]_0[5]
    SLICE_X49Y133        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[9][Re][-5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.903     1.269    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/s00_axi_aclk
    SLICE_X49Y133        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[9][Re][-5]/C
                         clock pessimism             -0.039     1.230    
    SLICE_X49Y133        FDRE (Hold_fdre_C_D)         0.025     1.255    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[9][Re][-5]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[7][Re][-8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[7][Re][-8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.365%)  route 0.161ns (55.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.629     0.965    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X49Y130        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[7][Re][-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.128     1.093 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[7][Re][-8]/Q
                         net (fo=1, routed)           0.161     1.254    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[7][Re][5]_0[2]
    SLICE_X50Y130        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[7][Re][-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.896     1.262    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/s00_axi_aclk
    SLICE_X50Y130        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[7][Re][-8]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X50Y130        FDRE (Hold_fdre_C_D)         0.011     1.234    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[7][Re][-8]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[5][Re][-8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][-8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.829%)  route 0.158ns (55.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.629     0.965    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X49Y130        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[5][Re][-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.128     1.093 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[5][Re][-8]/Q
                         net (fo=1, routed)           0.158     1.251    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][5]_0[2]
    SLICE_X50Y130        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.896     1.262    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/s00_axi_aclk
    SLICE_X50Y130        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][-8]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X50Y130        FDRE (Hold_fdre_C_D)         0.000     1.223    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][-8]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.124%)  route 0.260ns (64.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.659     0.995    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y101        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.260     1.396    FFT_Butterfly_Zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y92         SRLC32E                                      r  FFT_Butterfly_Zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.843     1.209    FFT_Butterfly_Zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  FFT_Butterfly_Zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.357    FFT_Butterfly_Zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[3][Re][-2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[3][Re][-2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.148ns (49.019%)  route 0.154ns (50.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.629     0.965    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X50Y133        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[3][Re][-2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.148     1.113 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[3][Re][-2]/Q
                         net (fo=1, routed)           0.154     1.267    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[3][Re][5]_0[8]
    SLICE_X49Y133        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[3][Re][-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.903     1.269    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/s00_axi_aclk
    SLICE_X49Y133        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[3][Re][-2]/C
                         clock pessimism             -0.039     1.230    
    SLICE_X49Y133        FDRE (Hold_fdre_C_D)        -0.006     1.224    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[3][Re][-2]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[3][Re][-8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[3][Re][-8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.270%)  route 0.182ns (58.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.629     0.965    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X49Y130        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[3][Re][-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y130        FDRE (Prop_fdre_C_Q)         0.128     1.093 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[3][Re][-8]/Q
                         net (fo=1, routed)           0.182     1.275    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[3][Re][5]_0[2]
    SLICE_X50Y130        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[3][Re][-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.896     1.262    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/s00_axi_aclk
    SLICE_X50Y130        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[3][Re][-8]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X50Y130        FDRE (Hold_fdre_C_D)         0.006     1.229    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[3][Re][-8]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[5][Re][-5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][-5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.506%)  route 0.185ns (55.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.629     0.965    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X50Y133        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[5][Re][-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.148     1.113 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[5][Re][-5]/Q
                         net (fo=1, routed)           0.185     1.298    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][5]_0[5]
    SLICE_X49Y133        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][-5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.903     1.269    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/s00_axi_aclk
    SLICE_X49Y133        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][-5]/C
                         clock pessimism             -0.039     1.230    
    SLICE_X49Y133        FDRE (Hold_fdre_C_D)         0.017     1.247    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][-5]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[3][Im][-3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/second_out_reg[Im][-3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.310ns (56.969%)  route 0.234ns (43.031%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.557     0.893    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/s00_axi_aclk
    SLICE_X38Y98         FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[3][Im][-3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[3][Im][-3]/Q
                         net (fo=4, routed)           0.234     1.275    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/p_1_in[7]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.098     1.373 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst/p_1_out_carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     1.373    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/complex_multiply_inst_n_4
    SLICE_X36Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.437 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/p_1_out_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.437    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/p_1_out_carry__0_n_4
    SLICE_X36Y102        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/second_out_reg[Im][-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.911     1.277    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/s00_axi_aclk
    SLICE_X36Y102        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/second_out_reg[Im][-3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.134     1.376    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/second_out_reg[Im][-3]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[5][Re][-6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][-6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.323%)  route 0.215ns (62.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.635     0.971    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X48Y139        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[5][Re][-6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDRE (Prop_fdre_C_Q)         0.128     1.099 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[5][Re][-6]/Q
                         net (fo=1, routed)           0.215     1.314    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][5]_0[4]
    SLICE_X51Y139        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.904     1.270    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/s00_axi_aclk
    SLICE_X51Y139        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][-6]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X51Y139        FDRE (Hold_fdre_C_D)         0.018     1.249    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Data_Input_Buffer_reg[5][Re][-6]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Butterfly_Zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.416%)  route 0.226ns (61.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.659     0.995    FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y100        FDRE                                         r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.226     1.362    FFT_Butterfly_Zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X26Y97         SRLC32E                                      r  FFT_Butterfly_Zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Butterfly_Zynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Butterfly_Zynq_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6946, routed)        0.844     1.210    FFT_Butterfly_Zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  FFT_Butterfly_Zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    FFT_Butterfly_Zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FFT_Butterfly_Zynq_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y23   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y23   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y25   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y25   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y106  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y106  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y106  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y106  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y106  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y106  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y106  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y106  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-9]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y79   FFT_Butterfly_Zynq_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y129  FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/FFT_Block/second_input_buff_reg[2][Re][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y85   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y85   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y85   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y85   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y85   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y85   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y98   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y99   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y99   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y98   FFT_Butterfly_Zynq_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-3]_srl2/CLK



