|asip
clk => clk.IN2
clk_vga => clk_vga.IN1
reset => reset.IN2
chg_img => chg_img.IN1
v_sync <= vga_controller:vga.port3
h_sync <= vga_controller:vga.port2
blank_n <= vga_controller:vga.port4
RGB[0] <= data_mem:dmem.port5
RGB[1] <= data_mem:dmem.port5
RGB[2] <= data_mem:dmem.port5
RGB[3] <= data_mem:dmem.port5
RGB[4] <= data_mem:dmem.port5
RGB[5] <= data_mem:dmem.port5
RGB[6] <= data_mem:dmem.port5
RGB[7] <= data_mem:dmem.port5
RGB[8] <= data_mem:dmem.port5
RGB[9] <= data_mem:dmem.port5
RGB[10] <= data_mem:dmem.port5
RGB[11] <= data_mem:dmem.port5
RGB[12] <= data_mem:dmem.port5
RGB[13] <= data_mem:dmem.port5
RGB[14] <= data_mem:dmem.port5
RGB[15] <= data_mem:dmem.port5
RGB[16] <= data_mem:dmem.port5
RGB[17] <= data_mem:dmem.port5
RGB[18] <= data_mem:dmem.port5
RGB[19] <= data_mem:dmem.port5
RGB[20] <= data_mem:dmem.port5
RGB[21] <= data_mem:dmem.port5
RGB[22] <= data_mem:dmem.port5
RGB[23] <= data_mem:dmem.port5


|asip|vga_controller:vga
clk => clk.IN1
rst => rsth2.IN0
rst => rstv2.IN1
h_sync <= comparator:hmin_comparator.greater
v_sync <= comparator:vmin_comparator.greater
blank_n <= blank_n.DB_MAX_OUTPUT_PORT_TYPE
posx[0] <= posx.DB_MAX_OUTPUT_PORT_TYPE
posx[1] <= posx.DB_MAX_OUTPUT_PORT_TYPE
posx[2] <= posx.DB_MAX_OUTPUT_PORT_TYPE
posx[3] <= posx.DB_MAX_OUTPUT_PORT_TYPE
posx[4] <= posx.DB_MAX_OUTPUT_PORT_TYPE
posx[5] <= posx.DB_MAX_OUTPUT_PORT_TYPE
posx[6] <= posx.DB_MAX_OUTPUT_PORT_TYPE
posx[7] <= posx.DB_MAX_OUTPUT_PORT_TYPE
posx[8] <= posx.DB_MAX_OUTPUT_PORT_TYPE
posx[9] <= posx.DB_MAX_OUTPUT_PORT_TYPE
posy[0] <= posy.DB_MAX_OUTPUT_PORT_TYPE
posy[1] <= posy.DB_MAX_OUTPUT_PORT_TYPE
posy[2] <= posy.DB_MAX_OUTPUT_PORT_TYPE
posy[3] <= posy.DB_MAX_OUTPUT_PORT_TYPE
posy[4] <= posy.DB_MAX_OUTPUT_PORT_TYPE
posy[5] <= posy.DB_MAX_OUTPUT_PORT_TYPE
posy[6] <= posy.DB_MAX_OUTPUT_PORT_TYPE
posy[7] <= posy.DB_MAX_OUTPUT_PORT_TYPE
posy[8] <= posy.DB_MAX_OUTPUT_PORT_TYPE
posy[9] <= posy.DB_MAX_OUTPUT_PORT_TYPE


|asip|vga_controller:vga|counter:h_counter
clk => value[0]~reg0.CLK
clk => value[1]~reg0.CLK
clk => value[2]~reg0.CLK
clk => value[3]~reg0.CLK
clk => value[4]~reg0.CLK
clk => value[5]~reg0.CLK
clk => value[6]~reg0.CLK
clk => value[7]~reg0.CLK
clk => value[8]~reg0.CLK
clk => value[9]~reg0.CLK
clk => value[10]~reg0.CLK
reset => value[0]~reg0.ACLR
reset => value[1]~reg0.ACLR
reset => value[2]~reg0.ACLR
reset => value[3]~reg0.ACLR
reset => value[4]~reg0.ACLR
reset => value[5]~reg0.ACLR
reset => value[6]~reg0.ACLR
reset => value[7]~reg0.ACLR
reset => value[8]~reg0.ACLR
reset => value[9]~reg0.ACLR
reset => value[10]~reg0.ACLR
value[0] <= value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[1] <= value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[2] <= value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[3] <= value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[4] <= value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[5] <= value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[6] <= value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[7] <= value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[8] <= value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[9] <= value[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[10] <= value[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|asip|vga_controller:vga|counter:v_counter
clk => value[0]~reg0.CLK
clk => value[1]~reg0.CLK
clk => value[2]~reg0.CLK
clk => value[3]~reg0.CLK
clk => value[4]~reg0.CLK
clk => value[5]~reg0.CLK
clk => value[6]~reg0.CLK
clk => value[7]~reg0.CLK
clk => value[8]~reg0.CLK
clk => value[9]~reg0.CLK
clk => value[10]~reg0.CLK
reset => value[0]~reg0.ACLR
reset => value[1]~reg0.ACLR
reset => value[2]~reg0.ACLR
reset => value[3]~reg0.ACLR
reset => value[4]~reg0.ACLR
reset => value[5]~reg0.ACLR
reset => value[6]~reg0.ACLR
reset => value[7]~reg0.ACLR
reset => value[8]~reg0.ACLR
reset => value[9]~reg0.ACLR
reset => value[10]~reg0.ACLR
value[0] <= value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[1] <= value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[2] <= value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[3] <= value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[4] <= value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[5] <= value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[6] <= value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[7] <= value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[8] <= value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[9] <= value[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
value[10] <= value[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|asip|vga_controller:vga|comparator:hmin_comparator
value1[0] => LessThan0.IN10
value1[0] => LessThan1.IN10
value1[0] => Equal0.IN9
value1[1] => LessThan0.IN9
value1[1] => LessThan1.IN9
value1[1] => Equal0.IN8
value1[2] => LessThan0.IN8
value1[2] => LessThan1.IN8
value1[2] => Equal0.IN7
value1[3] => LessThan0.IN7
value1[3] => LessThan1.IN7
value1[3] => Equal0.IN6
value1[4] => LessThan0.IN6
value1[4] => LessThan1.IN6
value1[4] => Equal0.IN5
value1[5] => LessThan0.IN5
value1[5] => LessThan1.IN5
value1[5] => Equal0.IN4
value1[6] => LessThan0.IN4
value1[6] => LessThan1.IN4
value1[6] => Equal0.IN3
value1[7] => LessThan0.IN3
value1[7] => LessThan1.IN3
value1[7] => Equal0.IN2
value1[8] => LessThan0.IN2
value1[8] => LessThan1.IN2
value1[8] => Equal0.IN1
value1[9] => LessThan0.IN1
value1[9] => LessThan1.IN1
value1[9] => Equal0.IN0
value2[0] => LessThan0.IN20
value2[0] => LessThan1.IN20
value2[0] => Equal0.IN19
value2[1] => LessThan0.IN19
value2[1] => LessThan1.IN19
value2[1] => Equal0.IN18
value2[2] => LessThan0.IN18
value2[2] => LessThan1.IN18
value2[2] => Equal0.IN17
value2[3] => LessThan0.IN17
value2[3] => LessThan1.IN17
value2[3] => Equal0.IN16
value2[4] => LessThan0.IN16
value2[4] => LessThan1.IN16
value2[4] => Equal0.IN15
value2[5] => LessThan0.IN15
value2[5] => LessThan1.IN15
value2[5] => Equal0.IN14
value2[6] => LessThan0.IN14
value2[6] => LessThan1.IN14
value2[6] => Equal0.IN13
value2[7] => LessThan0.IN13
value2[7] => LessThan1.IN13
value2[7] => Equal0.IN12
value2[8] => LessThan0.IN12
value2[8] => LessThan1.IN12
value2[8] => Equal0.IN11
value2[9] => LessThan0.IN11
value2[9] => LessThan1.IN11
value2[9] => Equal0.IN10
lower <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
greater <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
equal <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|asip|vga_controller:vga|comparator:hmax_comparator
value1[0] => LessThan0.IN10
value1[0] => LessThan1.IN10
value1[0] => Equal0.IN9
value1[1] => LessThan0.IN9
value1[1] => LessThan1.IN9
value1[1] => Equal0.IN8
value1[2] => LessThan0.IN8
value1[2] => LessThan1.IN8
value1[2] => Equal0.IN7
value1[3] => LessThan0.IN7
value1[3] => LessThan1.IN7
value1[3] => Equal0.IN6
value1[4] => LessThan0.IN6
value1[4] => LessThan1.IN6
value1[4] => Equal0.IN5
value1[5] => LessThan0.IN5
value1[5] => LessThan1.IN5
value1[5] => Equal0.IN4
value1[6] => LessThan0.IN4
value1[6] => LessThan1.IN4
value1[6] => Equal0.IN3
value1[7] => LessThan0.IN3
value1[7] => LessThan1.IN3
value1[7] => Equal0.IN2
value1[8] => LessThan0.IN2
value1[8] => LessThan1.IN2
value1[8] => Equal0.IN1
value1[9] => LessThan0.IN1
value1[9] => LessThan1.IN1
value1[9] => Equal0.IN0
value2[0] => LessThan0.IN20
value2[0] => LessThan1.IN20
value2[0] => Equal0.IN19
value2[1] => LessThan0.IN19
value2[1] => LessThan1.IN19
value2[1] => Equal0.IN18
value2[2] => LessThan0.IN18
value2[2] => LessThan1.IN18
value2[2] => Equal0.IN17
value2[3] => LessThan0.IN17
value2[3] => LessThan1.IN17
value2[3] => Equal0.IN16
value2[4] => LessThan0.IN16
value2[4] => LessThan1.IN16
value2[4] => Equal0.IN15
value2[5] => LessThan0.IN15
value2[5] => LessThan1.IN15
value2[5] => Equal0.IN14
value2[6] => LessThan0.IN14
value2[6] => LessThan1.IN14
value2[6] => Equal0.IN13
value2[7] => LessThan0.IN13
value2[7] => LessThan1.IN13
value2[7] => Equal0.IN12
value2[8] => LessThan0.IN12
value2[8] => LessThan1.IN12
value2[8] => Equal0.IN11
value2[9] => LessThan0.IN11
value2[9] => LessThan1.IN11
value2[9] => Equal0.IN10
lower <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
greater <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
equal <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|asip|vga_controller:vga|comparator:vmin_comparator
value1[0] => LessThan0.IN10
value1[0] => LessThan1.IN10
value1[0] => Equal0.IN9
value1[1] => LessThan0.IN9
value1[1] => LessThan1.IN9
value1[1] => Equal0.IN8
value1[2] => LessThan0.IN8
value1[2] => LessThan1.IN8
value1[2] => Equal0.IN7
value1[3] => LessThan0.IN7
value1[3] => LessThan1.IN7
value1[3] => Equal0.IN6
value1[4] => LessThan0.IN6
value1[4] => LessThan1.IN6
value1[4] => Equal0.IN5
value1[5] => LessThan0.IN5
value1[5] => LessThan1.IN5
value1[5] => Equal0.IN4
value1[6] => LessThan0.IN4
value1[6] => LessThan1.IN4
value1[6] => Equal0.IN3
value1[7] => LessThan0.IN3
value1[7] => LessThan1.IN3
value1[7] => Equal0.IN2
value1[8] => LessThan0.IN2
value1[8] => LessThan1.IN2
value1[8] => Equal0.IN1
value1[9] => LessThan0.IN1
value1[9] => LessThan1.IN1
value1[9] => Equal0.IN0
value2[0] => LessThan0.IN20
value2[0] => LessThan1.IN20
value2[0] => Equal0.IN19
value2[1] => LessThan0.IN19
value2[1] => LessThan1.IN19
value2[1] => Equal0.IN18
value2[2] => LessThan0.IN18
value2[2] => LessThan1.IN18
value2[2] => Equal0.IN17
value2[3] => LessThan0.IN17
value2[3] => LessThan1.IN17
value2[3] => Equal0.IN16
value2[4] => LessThan0.IN16
value2[4] => LessThan1.IN16
value2[4] => Equal0.IN15
value2[5] => LessThan0.IN15
value2[5] => LessThan1.IN15
value2[5] => Equal0.IN14
value2[6] => LessThan0.IN14
value2[6] => LessThan1.IN14
value2[6] => Equal0.IN13
value2[7] => LessThan0.IN13
value2[7] => LessThan1.IN13
value2[7] => Equal0.IN12
value2[8] => LessThan0.IN12
value2[8] => LessThan1.IN12
value2[8] => Equal0.IN11
value2[9] => LessThan0.IN11
value2[9] => LessThan1.IN11
value2[9] => Equal0.IN10
lower <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
greater <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
equal <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|asip|vga_controller:vga|comparator:vmax_comparator
value1[0] => LessThan0.IN10
value1[0] => LessThan1.IN10
value1[0] => Equal0.IN9
value1[1] => LessThan0.IN9
value1[1] => LessThan1.IN9
value1[1] => Equal0.IN8
value1[2] => LessThan0.IN8
value1[2] => LessThan1.IN8
value1[2] => Equal0.IN7
value1[3] => LessThan0.IN7
value1[3] => LessThan1.IN7
value1[3] => Equal0.IN6
value1[4] => LessThan0.IN6
value1[4] => LessThan1.IN6
value1[4] => Equal0.IN5
value1[5] => LessThan0.IN5
value1[5] => LessThan1.IN5
value1[5] => Equal0.IN4
value1[6] => LessThan0.IN4
value1[6] => LessThan1.IN4
value1[6] => Equal0.IN3
value1[7] => LessThan0.IN3
value1[7] => LessThan1.IN3
value1[7] => Equal0.IN2
value1[8] => LessThan0.IN2
value1[8] => LessThan1.IN2
value1[8] => Equal0.IN1
value1[9] => LessThan0.IN1
value1[9] => LessThan1.IN1
value1[9] => Equal0.IN0
value2[0] => LessThan0.IN20
value2[0] => LessThan1.IN20
value2[0] => Equal0.IN19
value2[1] => LessThan0.IN19
value2[1] => LessThan1.IN19
value2[1] => Equal0.IN18
value2[2] => LessThan0.IN18
value2[2] => LessThan1.IN18
value2[2] => Equal0.IN17
value2[3] => LessThan0.IN17
value2[3] => LessThan1.IN17
value2[3] => Equal0.IN16
value2[4] => LessThan0.IN16
value2[4] => LessThan1.IN16
value2[4] => Equal0.IN15
value2[5] => LessThan0.IN15
value2[5] => LessThan1.IN15
value2[5] => Equal0.IN14
value2[6] => LessThan0.IN14
value2[6] => LessThan1.IN14
value2[6] => Equal0.IN13
value2[7] => LessThan0.IN13
value2[7] => LessThan1.IN13
value2[7] => Equal0.IN12
value2[8] => LessThan0.IN12
value2[8] => LessThan1.IN12
value2[8] => Equal0.IN11
value2[9] => LessThan0.IN11
value2[9] => LessThan1.IN11
value2[9] => Equal0.IN10
lower <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
greater <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
equal <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|asip|postoaddress:pos2address
pos_x[0] => Add0.IN40
pos_x[0] => Add1.IN40
pos_x[1] => Add0.IN39
pos_x[1] => Add1.IN39
pos_x[2] => Add0.IN38
pos_x[2] => Add1.IN38
pos_x[3] => Add0.IN37
pos_x[3] => Add1.IN37
pos_x[4] => Add0.IN36
pos_x[4] => Add1.IN36
pos_x[5] => Add0.IN35
pos_x[5] => Add1.IN35
pos_x[6] => Add0.IN34
pos_x[6] => Add1.IN34
pos_x[7] => Add0.IN33
pos_x[7] => Add1.IN33
pos_x[8] => Add0.IN32
pos_x[8] => Add1.IN32
pos_x[9] => Add0.IN31
pos_x[9] => Add1.IN31
pos_y[0] => Mult0.IN19
pos_y[0] => Mult1.IN19
pos_y[1] => Mult0.IN18
pos_y[1] => Mult1.IN18
pos_y[2] => Mult0.IN17
pos_y[2] => Mult1.IN17
pos_y[3] => Mult0.IN16
pos_y[3] => Mult1.IN16
pos_y[4] => Mult0.IN15
pos_y[4] => Mult1.IN15
pos_y[5] => Mult0.IN14
pos_y[5] => Mult1.IN14
pos_y[6] => Mult0.IN13
pos_y[6] => Mult1.IN13
pos_y[7] => Mult0.IN12
pos_y[7] => Mult1.IN12
pos_y[8] => Mult0.IN11
pos_y[8] => Mult1.IN11
pos_y[9] => Mult0.IN10
pos_y[9] => Mult1.IN10
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad_Aux.OUTPUTSELECT
CHG_IMG => Pix_Ad[18].DATAIN
Pix_Ad[0] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[1] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[2] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[3] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[4] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[5] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[6] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[7] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[8] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[9] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[10] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[11] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[12] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[13] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[14] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[15] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[16] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[17] <= Pix_Ad_Aux.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[18] <= CHG_IMG.DB_MAX_OUTPUT_PORT_TYPE
Pix_Ad[19] <= <GND>
Pix_Ad[20] <= <GND>
Pix_Ad[21] <= <GND>
Pix_Ad[22] <= <GND>
Pix_Ad[23] <= <GND>
Pix_Ad[24] <= <GND>
Pix_Ad[25] <= <GND>
Pix_Ad[26] <= <GND>
Pix_Ad[27] <= <GND>
Pix_Ad[28] <= <GND>
Pix_Ad[29] <= <GND>
Pix_Ad[30] <= <GND>
Pix_Ad[31] <= <GND>


|asip|data_mem:dmem
clk => clk.IN8
write_enable => we0.DATAB
write_enable => we1.DATAB
write_enable => we2.DATAB
write_enable => we3.DATAB
write_enable => we4.DATAB
write_enable => we5.DATAB
write_enable => we6.DATAB
write_enable => we7.DATAB
address[0] => address[0].IN8
address[1] => address[1].IN8
address[2] => address[2].IN8
address[3] => address[3].IN8
address[4] => address[4].IN8
address[5] => address[5].IN8
address[6] => address[6].IN8
address[7] => address[7].IN8
address[8] => address[8].IN8
address[9] => address[9].IN8
address[10] => address[10].IN8
address[11] => address[11].IN8
address[12] => address[12].IN8
address[13] => address[13].IN8
address[14] => address[14].IN8
address[15] => address[15].IN8
address[16] => Equal0.IN15
address[16] => Equal1.IN0
address[16] => Equal2.IN15
address[16] => Equal3.IN1
address[16] => Equal4.IN15
address[16] => Equal5.IN1
address[16] => Equal6.IN15
address[16] => Equal7.IN2
address[16] => Equal8.IN31
address[16] => Equal9.IN0
address[16] => Equal10.IN31
address[16] => Equal11.IN1
address[16] => Equal12.IN31
address[16] => Equal13.IN1
address[16] => Equal14.IN31
address[16] => Equal15.IN2
address[17] => Equal0.IN14
address[17] => Equal1.IN15
address[17] => Equal2.IN0
address[17] => Equal3.IN0
address[17] => Equal4.IN14
address[17] => Equal5.IN15
address[17] => Equal6.IN1
address[17] => Equal7.IN1
address[17] => Equal8.IN30
address[17] => Equal9.IN31
address[17] => Equal10.IN0
address[17] => Equal11.IN0
address[17] => Equal12.IN30
address[17] => Equal13.IN31
address[17] => Equal14.IN1
address[17] => Equal15.IN1
address[18] => Equal0.IN13
address[18] => Equal1.IN14
address[18] => Equal2.IN14
address[18] => Equal3.IN15
address[18] => Equal4.IN0
address[18] => Equal5.IN0
address[18] => Equal6.IN0
address[18] => Equal7.IN0
address[18] => Equal8.IN29
address[18] => Equal9.IN30
address[18] => Equal10.IN30
address[18] => Equal11.IN31
address[18] => Equal12.IN0
address[18] => Equal13.IN0
address[18] => Equal14.IN0
address[18] => Equal15.IN0
address[19] => Equal0.IN12
address[19] => Equal1.IN13
address[19] => Equal2.IN13
address[19] => Equal3.IN14
address[19] => Equal4.IN13
address[19] => Equal5.IN14
address[19] => Equal6.IN14
address[19] => Equal7.IN15
address[19] => Equal8.IN28
address[19] => Equal9.IN29
address[19] => Equal10.IN29
address[19] => Equal11.IN30
address[19] => Equal12.IN29
address[19] => Equal13.IN30
address[19] => Equal14.IN30
address[19] => Equal15.IN31
address[20] => Equal0.IN11
address[20] => Equal1.IN12
address[20] => Equal2.IN12
address[20] => Equal3.IN13
address[20] => Equal4.IN12
address[20] => Equal5.IN13
address[20] => Equal6.IN13
address[20] => Equal7.IN14
address[20] => Equal8.IN27
address[20] => Equal9.IN28
address[20] => Equal10.IN28
address[20] => Equal11.IN29
address[20] => Equal12.IN28
address[20] => Equal13.IN29
address[20] => Equal14.IN29
address[20] => Equal15.IN30
address[21] => Equal0.IN10
address[21] => Equal1.IN11
address[21] => Equal2.IN11
address[21] => Equal3.IN12
address[21] => Equal4.IN11
address[21] => Equal5.IN12
address[21] => Equal6.IN12
address[21] => Equal7.IN13
address[21] => Equal8.IN26
address[21] => Equal9.IN27
address[21] => Equal10.IN27
address[21] => Equal11.IN28
address[21] => Equal12.IN27
address[21] => Equal13.IN28
address[21] => Equal14.IN28
address[21] => Equal15.IN29
address[22] => Equal0.IN9
address[22] => Equal1.IN10
address[22] => Equal2.IN10
address[22] => Equal3.IN11
address[22] => Equal4.IN10
address[22] => Equal5.IN11
address[22] => Equal6.IN11
address[22] => Equal7.IN12
address[22] => Equal8.IN25
address[22] => Equal9.IN26
address[22] => Equal10.IN26
address[22] => Equal11.IN27
address[22] => Equal12.IN26
address[22] => Equal13.IN27
address[22] => Equal14.IN27
address[22] => Equal15.IN28
address[23] => Equal0.IN8
address[23] => Equal1.IN9
address[23] => Equal2.IN9
address[23] => Equal3.IN10
address[23] => Equal4.IN9
address[23] => Equal5.IN10
address[23] => Equal6.IN10
address[23] => Equal7.IN11
address[23] => Equal8.IN24
address[23] => Equal9.IN25
address[23] => Equal10.IN25
address[23] => Equal11.IN26
address[23] => Equal12.IN25
address[23] => Equal13.IN26
address[23] => Equal14.IN26
address[23] => Equal15.IN27
address[24] => Equal0.IN7
address[24] => Equal1.IN8
address[24] => Equal2.IN8
address[24] => Equal3.IN9
address[24] => Equal4.IN8
address[24] => Equal5.IN9
address[24] => Equal6.IN9
address[24] => Equal7.IN10
address[24] => Equal8.IN23
address[24] => Equal9.IN24
address[24] => Equal10.IN24
address[24] => Equal11.IN25
address[24] => Equal12.IN24
address[24] => Equal13.IN25
address[24] => Equal14.IN25
address[24] => Equal15.IN26
address[25] => Equal0.IN6
address[25] => Equal1.IN7
address[25] => Equal2.IN7
address[25] => Equal3.IN8
address[25] => Equal4.IN7
address[25] => Equal5.IN8
address[25] => Equal6.IN8
address[25] => Equal7.IN9
address[25] => Equal8.IN22
address[25] => Equal9.IN23
address[25] => Equal10.IN23
address[25] => Equal11.IN24
address[25] => Equal12.IN23
address[25] => Equal13.IN24
address[25] => Equal14.IN24
address[25] => Equal15.IN25
address[26] => Equal0.IN5
address[26] => Equal1.IN6
address[26] => Equal2.IN6
address[26] => Equal3.IN7
address[26] => Equal4.IN6
address[26] => Equal5.IN7
address[26] => Equal6.IN7
address[26] => Equal7.IN8
address[26] => Equal8.IN21
address[26] => Equal9.IN22
address[26] => Equal10.IN22
address[26] => Equal11.IN23
address[26] => Equal12.IN22
address[26] => Equal13.IN23
address[26] => Equal14.IN23
address[26] => Equal15.IN24
address[27] => Equal0.IN4
address[27] => Equal1.IN5
address[27] => Equal2.IN5
address[27] => Equal3.IN6
address[27] => Equal4.IN5
address[27] => Equal5.IN6
address[27] => Equal6.IN6
address[27] => Equal7.IN7
address[27] => Equal8.IN20
address[27] => Equal9.IN21
address[27] => Equal10.IN21
address[27] => Equal11.IN22
address[27] => Equal12.IN21
address[27] => Equal13.IN22
address[27] => Equal14.IN22
address[27] => Equal15.IN23
address[28] => Equal0.IN3
address[28] => Equal1.IN4
address[28] => Equal2.IN4
address[28] => Equal3.IN5
address[28] => Equal4.IN4
address[28] => Equal5.IN5
address[28] => Equal6.IN5
address[28] => Equal7.IN6
address[28] => Equal8.IN19
address[28] => Equal9.IN20
address[28] => Equal10.IN20
address[28] => Equal11.IN21
address[28] => Equal12.IN20
address[28] => Equal13.IN21
address[28] => Equal14.IN21
address[28] => Equal15.IN22
address[29] => Equal0.IN2
address[29] => Equal1.IN3
address[29] => Equal2.IN3
address[29] => Equal3.IN4
address[29] => Equal4.IN3
address[29] => Equal5.IN4
address[29] => Equal6.IN4
address[29] => Equal7.IN5
address[29] => Equal8.IN18
address[29] => Equal9.IN19
address[29] => Equal10.IN19
address[29] => Equal11.IN20
address[29] => Equal12.IN19
address[29] => Equal13.IN20
address[29] => Equal14.IN20
address[29] => Equal15.IN21
address[30] => Equal0.IN1
address[30] => Equal1.IN2
address[30] => Equal2.IN2
address[30] => Equal3.IN3
address[30] => Equal4.IN2
address[30] => Equal5.IN3
address[30] => Equal6.IN3
address[30] => Equal7.IN4
address[30] => Equal8.IN17
address[30] => Equal9.IN18
address[30] => Equal10.IN18
address[30] => Equal11.IN19
address[30] => Equal12.IN18
address[30] => Equal13.IN19
address[30] => Equal14.IN19
address[30] => Equal15.IN20
address[31] => Equal0.IN0
address[31] => Equal1.IN1
address[31] => Equal2.IN1
address[31] => Equal3.IN2
address[31] => Equal4.IN1
address[31] => Equal5.IN2
address[31] => Equal6.IN2
address[31] => Equal7.IN3
address[31] => Equal8.IN16
address[31] => Equal9.IN17
address[31] => Equal10.IN17
address[31] => Equal11.IN18
address[31] => Equal12.IN17
address[31] => Equal13.IN18
address[31] => Equal14.IN18
address[31] => Equal15.IN19
pixel_address[0] => pixel_address[0].IN8
pixel_address[1] => pixel_address[1].IN8
pixel_address[2] => pixel_address[2].IN8
pixel_address[3] => pixel_address[3].IN8
pixel_address[4] => pixel_address[4].IN8
pixel_address[5] => pixel_address[5].IN8
pixel_address[6] => pixel_address[6].IN8
pixel_address[7] => pixel_address[7].IN8
pixel_address[8] => pixel_address[8].IN8
pixel_address[9] => pixel_address[9].IN8
pixel_address[10] => pixel_address[10].IN8
pixel_address[11] => pixel_address[11].IN8
pixel_address[12] => pixel_address[12].IN8
pixel_address[13] => pixel_address[13].IN8
pixel_address[14] => pixel_address[14].IN8
pixel_address[15] => pixel_address[15].IN8
pixel_address[16] => Equal16.IN31
pixel_address[16] => Equal17.IN0
pixel_address[16] => Equal18.IN31
pixel_address[16] => Equal19.IN1
pixel_address[16] => Equal20.IN31
pixel_address[16] => Equal21.IN1
pixel_address[16] => Equal22.IN31
pixel_address[16] => Equal23.IN2
pixel_address[17] => Equal16.IN30
pixel_address[17] => Equal17.IN31
pixel_address[17] => Equal18.IN0
pixel_address[17] => Equal19.IN0
pixel_address[17] => Equal20.IN30
pixel_address[17] => Equal21.IN31
pixel_address[17] => Equal22.IN1
pixel_address[17] => Equal23.IN1
pixel_address[18] => Equal16.IN29
pixel_address[18] => Equal17.IN30
pixel_address[18] => Equal18.IN30
pixel_address[18] => Equal19.IN31
pixel_address[18] => Equal20.IN0
pixel_address[18] => Equal21.IN0
pixel_address[18] => Equal22.IN0
pixel_address[18] => Equal23.IN0
pixel_address[19] => Equal16.IN28
pixel_address[19] => Equal17.IN29
pixel_address[19] => Equal18.IN29
pixel_address[19] => Equal19.IN30
pixel_address[19] => Equal20.IN29
pixel_address[19] => Equal21.IN30
pixel_address[19] => Equal22.IN30
pixel_address[19] => Equal23.IN31
pixel_address[20] => Equal16.IN27
pixel_address[20] => Equal17.IN28
pixel_address[20] => Equal18.IN28
pixel_address[20] => Equal19.IN29
pixel_address[20] => Equal20.IN28
pixel_address[20] => Equal21.IN29
pixel_address[20] => Equal22.IN29
pixel_address[20] => Equal23.IN30
pixel_address[21] => Equal16.IN26
pixel_address[21] => Equal17.IN27
pixel_address[21] => Equal18.IN27
pixel_address[21] => Equal19.IN28
pixel_address[21] => Equal20.IN27
pixel_address[21] => Equal21.IN28
pixel_address[21] => Equal22.IN28
pixel_address[21] => Equal23.IN29
pixel_address[22] => Equal16.IN25
pixel_address[22] => Equal17.IN26
pixel_address[22] => Equal18.IN26
pixel_address[22] => Equal19.IN27
pixel_address[22] => Equal20.IN26
pixel_address[22] => Equal21.IN27
pixel_address[22] => Equal22.IN27
pixel_address[22] => Equal23.IN28
pixel_address[23] => Equal16.IN24
pixel_address[23] => Equal17.IN25
pixel_address[23] => Equal18.IN25
pixel_address[23] => Equal19.IN26
pixel_address[23] => Equal20.IN25
pixel_address[23] => Equal21.IN26
pixel_address[23] => Equal22.IN26
pixel_address[23] => Equal23.IN27
pixel_address[24] => Equal16.IN23
pixel_address[24] => Equal17.IN24
pixel_address[24] => Equal18.IN24
pixel_address[24] => Equal19.IN25
pixel_address[24] => Equal20.IN24
pixel_address[24] => Equal21.IN25
pixel_address[24] => Equal22.IN25
pixel_address[24] => Equal23.IN26
pixel_address[25] => Equal16.IN22
pixel_address[25] => Equal17.IN23
pixel_address[25] => Equal18.IN23
pixel_address[25] => Equal19.IN24
pixel_address[25] => Equal20.IN23
pixel_address[25] => Equal21.IN24
pixel_address[25] => Equal22.IN24
pixel_address[25] => Equal23.IN25
pixel_address[26] => Equal16.IN21
pixel_address[26] => Equal17.IN22
pixel_address[26] => Equal18.IN22
pixel_address[26] => Equal19.IN23
pixel_address[26] => Equal20.IN22
pixel_address[26] => Equal21.IN23
pixel_address[26] => Equal22.IN23
pixel_address[26] => Equal23.IN24
pixel_address[27] => Equal16.IN20
pixel_address[27] => Equal17.IN21
pixel_address[27] => Equal18.IN21
pixel_address[27] => Equal19.IN22
pixel_address[27] => Equal20.IN21
pixel_address[27] => Equal21.IN22
pixel_address[27] => Equal22.IN22
pixel_address[27] => Equal23.IN23
pixel_address[28] => Equal16.IN19
pixel_address[28] => Equal17.IN20
pixel_address[28] => Equal18.IN20
pixel_address[28] => Equal19.IN21
pixel_address[28] => Equal20.IN20
pixel_address[28] => Equal21.IN21
pixel_address[28] => Equal22.IN21
pixel_address[28] => Equal23.IN22
pixel_address[29] => Equal16.IN18
pixel_address[29] => Equal17.IN19
pixel_address[29] => Equal18.IN19
pixel_address[29] => Equal19.IN20
pixel_address[29] => Equal20.IN19
pixel_address[29] => Equal21.IN20
pixel_address[29] => Equal22.IN20
pixel_address[29] => Equal23.IN21
pixel_address[30] => Equal16.IN17
pixel_address[30] => Equal17.IN18
pixel_address[30] => Equal18.IN18
pixel_address[30] => Equal19.IN19
pixel_address[30] => Equal20.IN18
pixel_address[30] => Equal21.IN19
pixel_address[30] => Equal22.IN19
pixel_address[30] => Equal23.IN20
pixel_address[31] => Equal16.IN16
pixel_address[31] => Equal17.IN17
pixel_address[31] => Equal18.IN17
pixel_address[31] => Equal19.IN18
pixel_address[31] => Equal20.IN17
pixel_address[31] => Equal21.IN18
pixel_address[31] => Equal22.IN18
pixel_address[31] => Equal23.IN19
write_data[0] => write_data[0].IN8
write_data[1] => write_data[1].IN8
write_data[2] => write_data[2].IN8
write_data[3] => write_data[3].IN8
write_data[4] => write_data[4].IN8
write_data[5] => write_data[5].IN8
write_data[6] => write_data[6].IN8
write_data[7] => write_data[7].IN8
write_data[8] => write_data[8].IN8
write_data[9] => write_data[9].IN8
write_data[10] => write_data[10].IN8
write_data[11] => write_data[11].IN8
write_data[12] => write_data[12].IN8
write_data[13] => write_data[13].IN8
write_data[14] => write_data[14].IN8
write_data[15] => write_data[15].IN8
write_data[16] => write_data[16].IN8
write_data[17] => write_data[17].IN8
write_data[18] => write_data[18].IN8
write_data[19] => write_data[19].IN8
write_data[20] => write_data[20].IN8
write_data[21] => write_data[21].IN8
write_data[22] => write_data[22].IN8
write_data[23] => write_data[23].IN8
write_data[24] => write_data[24].IN8
write_data[25] => write_data[25].IN8
write_data[26] => write_data[26].IN8
write_data[27] => write_data[27].IN8
write_data[28] => write_data[28].IN8
write_data[29] => write_data[29].IN8
write_data[30] => write_data[30].IN8
write_data[31] => write_data[31].IN8
pixel[0] <= rp.DB_MAX_OUTPUT_PORT_TYPE
pixel[1] <= rp.DB_MAX_OUTPUT_PORT_TYPE
pixel[2] <= rp.DB_MAX_OUTPUT_PORT_TYPE
pixel[3] <= rp.DB_MAX_OUTPUT_PORT_TYPE
pixel[4] <= rp.DB_MAX_OUTPUT_PORT_TYPE
pixel[5] <= rp.DB_MAX_OUTPUT_PORT_TYPE
pixel[6] <= rp.DB_MAX_OUTPUT_PORT_TYPE
pixel[7] <= rp.DB_MAX_OUTPUT_PORT_TYPE
read_data[0] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= rd.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= rd.DB_MAX_OUTPUT_PORT_TYPE


|asip|data_mem:dmem|dmem_cell:dmem0
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|asip|data_mem:dmem|dmem_cell:dmem1
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|asip|data_mem:dmem|dmem_cell:dmem2
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|asip|data_mem:dmem|dmem_cell:dmem3
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|asip|data_mem:dmem|dmem_cell:dmem4
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|asip|data_mem:dmem|dmem_cell:dmem5
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|asip|data_mem:dmem|dmem_cell:dmem6
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|asip|data_mem:dmem|dmem_cell:dmem7
clk => memory.we_a.CLK
clk => memory.waddr_a[15].CLK
clk => memory.waddr_a[14].CLK
clk => memory.waddr_a[13].CLK
clk => memory.waddr_a[12].CLK
clk => memory.waddr_a[11].CLK
clk => memory.waddr_a[10].CLK
clk => memory.waddr_a[9].CLK
clk => memory.waddr_a[8].CLK
clk => memory.waddr_a[7].CLK
clk => memory.waddr_a[6].CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
write_enable => memory.we_a.DATAIN
write_enable => memory.WE
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => memory.waddr_a[0].DATAIN
address[2] => memory.WADDR
address[2] => memory.RADDR
address[3] => memory.waddr_a[1].DATAIN
address[3] => memory.WADDR1
address[3] => memory.RADDR1
address[4] => memory.waddr_a[2].DATAIN
address[4] => memory.WADDR2
address[4] => memory.RADDR2
address[5] => memory.waddr_a[3].DATAIN
address[5] => memory.WADDR3
address[5] => memory.RADDR3
address[6] => memory.waddr_a[4].DATAIN
address[6] => memory.WADDR4
address[6] => memory.RADDR4
address[7] => memory.waddr_a[5].DATAIN
address[7] => memory.WADDR5
address[7] => memory.RADDR5
address[8] => memory.waddr_a[6].DATAIN
address[8] => memory.WADDR6
address[8] => memory.RADDR6
address[9] => memory.waddr_a[7].DATAIN
address[9] => memory.WADDR7
address[9] => memory.RADDR7
address[10] => memory.waddr_a[8].DATAIN
address[10] => memory.WADDR8
address[10] => memory.RADDR8
address[11] => memory.waddr_a[9].DATAIN
address[11] => memory.WADDR9
address[11] => memory.RADDR9
address[12] => memory.waddr_a[10].DATAIN
address[12] => memory.WADDR10
address[12] => memory.RADDR10
address[13] => memory.waddr_a[11].DATAIN
address[13] => memory.WADDR11
address[13] => memory.RADDR11
address[14] => memory.waddr_a[12].DATAIN
address[14] => memory.WADDR12
address[14] => memory.RADDR12
address[15] => memory.waddr_a[13].DATAIN
address[15] => memory.WADDR13
address[15] => memory.RADDR13
pixel_address[0] => ~NO_FANOUT~
pixel_address[1] => ~NO_FANOUT~
pixel_address[2] => memory.PORTBRADDR
pixel_address[3] => memory.PORTBRADDR1
pixel_address[4] => memory.PORTBRADDR2
pixel_address[5] => memory.PORTBRADDR3
pixel_address[6] => memory.PORTBRADDR4
pixel_address[7] => memory.PORTBRADDR5
pixel_address[8] => memory.PORTBRADDR6
pixel_address[9] => memory.PORTBRADDR7
pixel_address[10] => memory.PORTBRADDR8
pixel_address[11] => memory.PORTBRADDR9
pixel_address[12] => memory.PORTBRADDR10
pixel_address[13] => memory.PORTBRADDR11
pixel_address[14] => memory.PORTBRADDR12
pixel_address[15] => memory.PORTBRADDR13
write_data[0] => memory.data_a[0].DATAIN
write_data[0] => memory.DATAIN
write_data[1] => memory.data_a[1].DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.data_a[2].DATAIN
write_data[2] => memory.DATAIN2
write_data[3] => memory.data_a[3].DATAIN
write_data[3] => memory.DATAIN3
write_data[4] => memory.data_a[4].DATAIN
write_data[4] => memory.DATAIN4
write_data[5] => memory.data_a[5].DATAIN
write_data[5] => memory.DATAIN5
write_data[6] => memory.data_a[6].DATAIN
write_data[6] => memory.DATAIN6
write_data[7] => memory.data_a[7].DATAIN
write_data[7] => memory.DATAIN7
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
read_data[0] <= memory.DATAOUT
read_data[1] <= memory.DATAOUT1
read_data[2] <= memory.DATAOUT2
read_data[3] <= memory.DATAOUT3
read_data[4] <= memory.DATAOUT4
read_data[5] <= memory.DATAOUT5
read_data[6] <= memory.DATAOUT6
read_data[7] <= memory.DATAOUT7
read_data[8] <= <GND>
read_data[9] <= <GND>
read_data[10] <= <GND>
read_data[11] <= <GND>
read_data[12] <= <GND>
read_data[13] <= <GND>
read_data[14] <= <GND>
read_data[15] <= <GND>
read_data[16] <= <GND>
read_data[17] <= <GND>
read_data[18] <= <GND>
read_data[19] <= <GND>
read_data[20] <= <GND>
read_data[21] <= <GND>
read_data[22] <= <GND>
read_data[23] <= <GND>
read_data[24] <= <GND>
read_data[25] <= <GND>
read_data[26] <= <GND>
read_data[27] <= <GND>
read_data[28] <= <GND>
read_data[29] <= <GND>
read_data[30] <= <GND>
read_data[31] <= <GND>
pixel[0] <= memory.PORTBDATAOUT
pixel[1] <= memory.PORTBDATAOUT1
pixel[2] <= memory.PORTBDATAOUT2
pixel[3] <= memory.PORTBDATAOUT3
pixel[4] <= memory.PORTBDATAOUT4
pixel[5] <= memory.PORTBDATAOUT5
pixel[6] <= memory.PORTBDATAOUT6
pixel[7] <= memory.PORTBDATAOUT7


|asip|instruction_mem:imem
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => rom.RADDR
a[3] => rom.RADDR1
a[4] => rom.RADDR2
a[5] => rom.RADDR3
a[6] => rom.RADDR4
a[7] => rom.RADDR5
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
rd[0] <= rom.DATAOUT
rd[1] <= rom.DATAOUT1
rd[2] <= rom.DATAOUT2
rd[3] <= rom.DATAOUT3
rd[4] <= rom.DATAOUT4
rd[5] <= rom.DATAOUT5
rd[6] <= rom.DATAOUT6
rd[7] <= rom.DATAOUT7
rd[8] <= rom.DATAOUT8
rd[9] <= rom.DATAOUT9
rd[10] <= rom.DATAOUT10
rd[11] <= rom.DATAOUT11
rd[12] <= rom.DATAOUT12
rd[13] <= rom.DATAOUT13
rd[14] <= rom.DATAOUT14
rd[15] <= rom.DATAOUT15
rd[16] <= rom.DATAOUT16
rd[17] <= rom.DATAOUT17
rd[18] <= rom.DATAOUT18
rd[19] <= rom.DATAOUT19
rd[20] <= rom.DATAOUT20
rd[21] <= rom.DATAOUT21
rd[22] <= rom.DATAOUT22
rd[23] <= rom.DATAOUT23
rd[24] <= rom.DATAOUT24
rd[25] <= rom.DATAOUT25
rd[26] <= rom.DATAOUT26
rd[27] <= rom.DATAOUT27
rd[28] <= rom.DATAOUT28
rd[29] <= rom.DATAOUT29
rd[30] <= rom.DATAOUT30
rd[31] <= rom.DATAOUT31


|asip|processor:cpu
clock => clock.IN1
reset => reset.IN1
instruction[0] => instruction[0].IN1
instruction[1] => instruction[1].IN1
instruction[2] => instruction[2].IN1
instruction[3] => instruction[3].IN1
instruction[4] => instruction[4].IN1
instruction[5] => instruction[5].IN1
instruction[6] => instruction[6].IN1
instruction[7] => instruction[7].IN1
instruction[8] => instruction[8].IN1
instruction[9] => instruction[9].IN1
instruction[10] => instruction[10].IN1
instruction[11] => instruction[11].IN1
instruction[12] => instruction[12].IN1
instruction[13] => instruction[13].IN1
instruction[14] => instruction[14].IN1
instruction[15] => instruction[15].IN1
instruction[16] => instruction[16].IN1
instruction[17] => instruction[17].IN1
instruction[18] => instruction[18].IN1
instruction[19] => instruction[19].IN1
instruction[20] => instruction[20].IN1
instruction[21] => instruction[21].IN1
instruction[22] => instruction[22].IN1
instruction[23] => instruction[23].IN1
instruction[24] => instruction[24].IN1
instruction[25] => instruction[25].IN1
instruction[26] => instruction[26].IN1
instruction[27] => instruction[27].IN1
instruction[28] => instruction[28].IN1
instruction[29] => instruction[29].IN1
instruction[30] => instruction[30].IN1
instruction[31] => instruction[31].IN1
rd_mem[0] => rd_mem[0].IN1
rd_mem[1] => rd_mem[1].IN1
rd_mem[2] => rd_mem[2].IN1
rd_mem[3] => rd_mem[3].IN1
rd_mem[4] => rd_mem[4].IN1
rd_mem[5] => rd_mem[5].IN1
rd_mem[6] => rd_mem[6].IN1
rd_mem[7] => rd_mem[7].IN1
rd_mem[8] => rd_mem[8].IN1
rd_mem[9] => rd_mem[9].IN1
rd_mem[10] => rd_mem[10].IN1
rd_mem[11] => rd_mem[11].IN1
rd_mem[12] => rd_mem[12].IN1
rd_mem[13] => rd_mem[13].IN1
rd_mem[14] => rd_mem[14].IN1
rd_mem[15] => rd_mem[15].IN1
rd_mem[16] => rd_mem[16].IN1
rd_mem[17] => rd_mem[17].IN1
rd_mem[18] => rd_mem[18].IN1
rd_mem[19] => rd_mem[19].IN1
rd_mem[20] => rd_mem[20].IN1
rd_mem[21] => rd_mem[21].IN1
rd_mem[22] => rd_mem[22].IN1
rd_mem[23] => rd_mem[23].IN1
rd_mem[24] => rd_mem[24].IN1
rd_mem[25] => rd_mem[25].IN1
rd_mem[26] => rd_mem[26].IN1
rd_mem[27] => rd_mem[27].IN1
rd_mem[28] => rd_mem[28].IN1
rd_mem[29] => rd_mem[29].IN1
rd_mem[30] => rd_mem[30].IN1
rd_mem[31] => rd_mem[31].IN1
pc[0] <= path:processor_path.port24
pc[1] <= path:processor_path.port24
pc[2] <= path:processor_path.port24
pc[3] <= path:processor_path.port24
pc[4] <= path:processor_path.port24
pc[5] <= path:processor_path.port24
pc[6] <= path:processor_path.port24
pc[7] <= path:processor_path.port24
pc[8] <= path:processor_path.port24
pc[9] <= path:processor_path.port24
pc[10] <= path:processor_path.port24
pc[11] <= path:processor_path.port24
pc[12] <= path:processor_path.port24
pc[13] <= path:processor_path.port24
pc[14] <= path:processor_path.port24
pc[15] <= path:processor_path.port24
pc[16] <= path:processor_path.port24
pc[17] <= path:processor_path.port24
pc[18] <= path:processor_path.port24
pc[19] <= path:processor_path.port24
pc[20] <= path:processor_path.port24
pc[21] <= path:processor_path.port24
pc[22] <= path:processor_path.port24
pc[23] <= path:processor_path.port24
pc[24] <= path:processor_path.port24
pc[25] <= path:processor_path.port24
pc[26] <= path:processor_path.port24
pc[27] <= path:processor_path.port24
pc[28] <= path:processor_path.port24
pc[29] <= path:processor_path.port24
pc[30] <= path:processor_path.port24
pc[31] <= path:processor_path.port24
alu_result_mem[0] <= path:processor_path.port25
alu_result_mem[1] <= path:processor_path.port25
alu_result_mem[2] <= path:processor_path.port25
alu_result_mem[3] <= path:processor_path.port25
alu_result_mem[4] <= path:processor_path.port25
alu_result_mem[5] <= path:processor_path.port25
alu_result_mem[6] <= path:processor_path.port25
alu_result_mem[7] <= path:processor_path.port25
alu_result_mem[8] <= path:processor_path.port25
alu_result_mem[9] <= path:processor_path.port25
alu_result_mem[10] <= path:processor_path.port25
alu_result_mem[11] <= path:processor_path.port25
alu_result_mem[12] <= path:processor_path.port25
alu_result_mem[13] <= path:processor_path.port25
alu_result_mem[14] <= path:processor_path.port25
alu_result_mem[15] <= path:processor_path.port25
alu_result_mem[16] <= path:processor_path.port25
alu_result_mem[17] <= path:processor_path.port25
alu_result_mem[18] <= path:processor_path.port25
alu_result_mem[19] <= path:processor_path.port25
alu_result_mem[20] <= path:processor_path.port25
alu_result_mem[21] <= path:processor_path.port25
alu_result_mem[22] <= path:processor_path.port25
alu_result_mem[23] <= path:processor_path.port25
alu_result_mem[24] <= path:processor_path.port25
alu_result_mem[25] <= path:processor_path.port25
alu_result_mem[26] <= path:processor_path.port25
alu_result_mem[27] <= path:processor_path.port25
alu_result_mem[28] <= path:processor_path.port25
alu_result_mem[29] <= path:processor_path.port25
alu_result_mem[30] <= path:processor_path.port25
alu_result_mem[31] <= path:processor_path.port25
rdb_mem[0] <= path:processor_path.port26
rdb_mem[1] <= path:processor_path.port26
rdb_mem[2] <= path:processor_path.port26
rdb_mem[3] <= path:processor_path.port26
rdb_mem[4] <= path:processor_path.port26
rdb_mem[5] <= path:processor_path.port26
rdb_mem[6] <= path:processor_path.port26
rdb_mem[7] <= path:processor_path.port26
rdb_mem[8] <= path:processor_path.port26
rdb_mem[9] <= path:processor_path.port26
rdb_mem[10] <= path:processor_path.port26
rdb_mem[11] <= path:processor_path.port26
rdb_mem[12] <= path:processor_path.port26
rdb_mem[13] <= path:processor_path.port26
rdb_mem[14] <= path:processor_path.port26
rdb_mem[15] <= path:processor_path.port26
rdb_mem[16] <= path:processor_path.port26
rdb_mem[17] <= path:processor_path.port26
rdb_mem[18] <= path:processor_path.port26
rdb_mem[19] <= path:processor_path.port26
rdb_mem[20] <= path:processor_path.port26
rdb_mem[21] <= path:processor_path.port26
rdb_mem[22] <= path:processor_path.port26
rdb_mem[23] <= path:processor_path.port26
rdb_mem[24] <= path:processor_path.port26
rdb_mem[25] <= path:processor_path.port26
rdb_mem[26] <= path:processor_path.port26
rdb_mem[27] <= path:processor_path.port26
rdb_mem[28] <= path:processor_path.port26
rdb_mem[29] <= path:processor_path.port26
rdb_mem[30] <= path:processor_path.port26
rdb_mem[31] <= path:processor_path.port26
wm_en_mem <= path:processor_path.port27


|asip|processor:cpu|control_unit:cu
opcode[0] => Decoder0.IN2
opcode[0] => Equal0.IN2
opcode[0] => Equal1.IN0
opcode[1] => Decoder0.IN1
opcode[1] => Decoder1.IN1
opcode[1] => controls.DATAA
opcode[1] => Equal0.IN1
opcode[1] => Equal1.IN2
opcode[2] => Decoder0.IN0
opcode[2] => Decoder1.IN0
opcode[2] => controls.DATAA
opcode[2] => Equal0.IN0
opcode[2] => Equal1.IN1
funct[0] => Equal2.IN3
funct[0] => Equal3.IN3
funct[0] => controls.DATAB
funct[0] => controls.DATAB
funct[0] => controls.DATAB
funct[1] => Equal2.IN2
funct[1] => Equal3.IN2
funct[1] => controls.DATAB
branch[0] <= controls.DB_MAX_OUTPUT_PORT_TYPE
branch[1] <= controls.DB_MAX_OUTPUT_PORT_TYPE
ext_sel[0] <= controls.DB_MAX_OUTPUT_PORT_TYPE
ext_sel[1] <= controls.DB_MAX_OUTPUT_PORT_TYPE
rb_sel <= controls.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= controls.DB_MAX_OUTPUT_PORT_TYPE
opb_sel <= controls.DB_MAX_OUTPUT_PORT_TYPE
alu_func <= controls.DB_MAX_OUTPUT_PORT_TYPE
wd_sel <= controls.DB_MAX_OUTPUT_PORT_TYPE
wm_en <= controls.DB_MAX_OUTPUT_PORT_TYPE


|asip|processor:cpu|path:processor_path
clock => clock.IN6
reset => reset.IN6
forward_ra[0] => Mux1.IN2
forward_ra[0] => Mux2.IN2
forward_ra[0] => Mux3.IN2
forward_ra[0] => Mux4.IN2
forward_ra[0] => Mux5.IN2
forward_ra[0] => Mux6.IN2
forward_ra[0] => Mux7.IN2
forward_ra[0] => Mux8.IN2
forward_ra[0] => Mux9.IN2
forward_ra[0] => Mux10.IN2
forward_ra[0] => Mux11.IN2
forward_ra[0] => Mux12.IN2
forward_ra[0] => Mux13.IN2
forward_ra[0] => Mux14.IN2
forward_ra[0] => Mux15.IN2
forward_ra[0] => Mux16.IN2
forward_ra[0] => Mux17.IN2
forward_ra[0] => Mux18.IN2
forward_ra[0] => Mux19.IN2
forward_ra[0] => Mux20.IN2
forward_ra[0] => Mux21.IN2
forward_ra[0] => Mux22.IN2
forward_ra[0] => Mux23.IN2
forward_ra[0] => Mux24.IN2
forward_ra[0] => Mux25.IN2
forward_ra[0] => Mux26.IN2
forward_ra[0] => Mux27.IN2
forward_ra[0] => Mux28.IN2
forward_ra[0] => Mux29.IN2
forward_ra[0] => Mux30.IN2
forward_ra[0] => Mux31.IN2
forward_ra[0] => Mux32.IN2
forward_ra[1] => Mux1.IN1
forward_ra[1] => Mux2.IN1
forward_ra[1] => Mux3.IN1
forward_ra[1] => Mux4.IN1
forward_ra[1] => Mux5.IN1
forward_ra[1] => Mux6.IN1
forward_ra[1] => Mux7.IN1
forward_ra[1] => Mux8.IN1
forward_ra[1] => Mux9.IN1
forward_ra[1] => Mux10.IN1
forward_ra[1] => Mux11.IN1
forward_ra[1] => Mux12.IN1
forward_ra[1] => Mux13.IN1
forward_ra[1] => Mux14.IN1
forward_ra[1] => Mux15.IN1
forward_ra[1] => Mux16.IN1
forward_ra[1] => Mux17.IN1
forward_ra[1] => Mux18.IN1
forward_ra[1] => Mux19.IN1
forward_ra[1] => Mux20.IN1
forward_ra[1] => Mux21.IN1
forward_ra[1] => Mux22.IN1
forward_ra[1] => Mux23.IN1
forward_ra[1] => Mux24.IN1
forward_ra[1] => Mux25.IN1
forward_ra[1] => Mux26.IN1
forward_ra[1] => Mux27.IN1
forward_ra[1] => Mux28.IN1
forward_ra[1] => Mux29.IN1
forward_ra[1] => Mux30.IN1
forward_ra[1] => Mux31.IN1
forward_ra[1] => Mux32.IN1
forward_rb[0] => Mux33.IN2
forward_rb[0] => Mux34.IN2
forward_rb[0] => Mux35.IN2
forward_rb[0] => Mux36.IN2
forward_rb[0] => Mux37.IN2
forward_rb[0] => Mux38.IN2
forward_rb[0] => Mux39.IN2
forward_rb[0] => Mux40.IN2
forward_rb[0] => Mux41.IN2
forward_rb[0] => Mux42.IN2
forward_rb[0] => Mux43.IN2
forward_rb[0] => Mux44.IN2
forward_rb[0] => Mux45.IN2
forward_rb[0] => Mux46.IN2
forward_rb[0] => Mux47.IN2
forward_rb[0] => Mux48.IN2
forward_rb[0] => Mux49.IN2
forward_rb[0] => Mux50.IN2
forward_rb[0] => Mux51.IN2
forward_rb[0] => Mux52.IN2
forward_rb[0] => Mux53.IN2
forward_rb[0] => Mux54.IN2
forward_rb[0] => Mux55.IN2
forward_rb[0] => Mux56.IN2
forward_rb[0] => Mux57.IN2
forward_rb[0] => Mux58.IN2
forward_rb[0] => Mux59.IN2
forward_rb[0] => Mux60.IN2
forward_rb[0] => Mux61.IN2
forward_rb[0] => Mux62.IN2
forward_rb[0] => Mux63.IN2
forward_rb[0] => Mux64.IN2
forward_rb[1] => Mux33.IN1
forward_rb[1] => Mux34.IN1
forward_rb[1] => Mux35.IN1
forward_rb[1] => Mux36.IN1
forward_rb[1] => Mux37.IN1
forward_rb[1] => Mux38.IN1
forward_rb[1] => Mux39.IN1
forward_rb[1] => Mux40.IN1
forward_rb[1] => Mux41.IN1
forward_rb[1] => Mux42.IN1
forward_rb[1] => Mux43.IN1
forward_rb[1] => Mux44.IN1
forward_rb[1] => Mux45.IN1
forward_rb[1] => Mux46.IN1
forward_rb[1] => Mux47.IN1
forward_rb[1] => Mux48.IN1
forward_rb[1] => Mux49.IN1
forward_rb[1] => Mux50.IN1
forward_rb[1] => Mux51.IN1
forward_rb[1] => Mux52.IN1
forward_rb[1] => Mux53.IN1
forward_rb[1] => Mux54.IN1
forward_rb[1] => Mux55.IN1
forward_rb[1] => Mux56.IN1
forward_rb[1] => Mux57.IN1
forward_rb[1] => Mux58.IN1
forward_rb[1] => Mux59.IN1
forward_rb[1] => Mux60.IN1
forward_rb[1] => Mux61.IN1
forward_rb[1] => Mux62.IN1
forward_rb[1] => Mux63.IN1
forward_rb[1] => Mux64.IN1
branch[0] => Mux0.IN4
branch[1] => Mux0.IN3
ext_selector[0] => ext_selector[0].IN1
ext_selector[1] => ext_selector[1].IN1
rb_selector => rb_selector.IN1
wr_en_id => wr_en_id.IN1
opb_sel_id => opb_sel_id.IN1
alu_func_id => alu_func_id.IN1
wd_sel_id => wd_sel_id.IN1
wm_en_id => wm_en_id.IN1
instruction[0] => instruction[0].IN1
instruction[1] => instruction[1].IN1
instruction[2] => instruction[2].IN1
instruction[3] => instruction[3].IN1
instruction[4] => instruction[4].IN1
instruction[5] => instruction[5].IN1
instruction[6] => instruction[6].IN1
instruction[7] => instruction[7].IN1
instruction[8] => instruction[8].IN1
instruction[9] => instruction[9].IN1
instruction[10] => instruction[10].IN1
instruction[11] => instruction[11].IN1
instruction[12] => instruction[12].IN1
instruction[13] => instruction[13].IN1
instruction[14] => instruction[14].IN1
instruction[15] => instruction[15].IN1
instruction[16] => instruction[16].IN1
instruction[17] => instruction[17].IN1
instruction[18] => instruction[18].IN1
instruction[19] => instruction[19].IN1
instruction[20] => instruction[20].IN1
instruction[21] => instruction[21].IN1
instruction[22] => instruction[22].IN1
instruction[23] => instruction[23].IN1
instruction[24] => instruction[24].IN1
instruction[25] => instruction[25].IN1
instruction[26] => instruction[26].IN1
instruction[27] => instruction[27].IN1
instruction[28] => instruction[28].IN1
instruction[29] => instruction[29].IN1
instruction[30] => instruction[30].IN1
instruction[31] => instruction[31].IN1
rd_mem[0] => rd_mem[0].IN1
rd_mem[1] => rd_mem[1].IN1
rd_mem[2] => rd_mem[2].IN1
rd_mem[3] => rd_mem[3].IN1
rd_mem[4] => rd_mem[4].IN1
rd_mem[5] => rd_mem[5].IN1
rd_mem[6] => rd_mem[6].IN1
rd_mem[7] => rd_mem[7].IN1
rd_mem[8] => rd_mem[8].IN1
rd_mem[9] => rd_mem[9].IN1
rd_mem[10] => rd_mem[10].IN1
rd_mem[11] => rd_mem[11].IN1
rd_mem[12] => rd_mem[12].IN1
rd_mem[13] => rd_mem[13].IN1
rd_mem[14] => rd_mem[14].IN1
rd_mem[15] => rd_mem[15].IN1
rd_mem[16] => rd_mem[16].IN1
rd_mem[17] => rd_mem[17].IN1
rd_mem[18] => rd_mem[18].IN1
rd_mem[19] => rd_mem[19].IN1
rd_mem[20] => rd_mem[20].IN1
rd_mem[21] => rd_mem[21].IN1
rd_mem[22] => rd_mem[22].IN1
rd_mem[23] => rd_mem[23].IN1
rd_mem[24] => rd_mem[24].IN1
rd_mem[25] => rd_mem[25].IN1
rd_mem[26] => rd_mem[26].IN1
rd_mem[27] => rd_mem[27].IN1
rd_mem[28] => rd_mem[28].IN1
rd_mem[29] => rd_mem[29].IN1
rd_mem[30] => rd_mem[30].IN1
rd_mem[31] => rd_mem[31].IN1
opcode[0] <= id_stage:ids.port8
opcode[1] <= id_stage:ids.port8
opcode[2] <= id_stage:ids.port8
func[0] <= id_stage:ids.port9
func[1] <= id_stage:ids.port9
ra_id[0] <= ra_id[0].DB_MAX_OUTPUT_PORT_TYPE
ra_id[1] <= ra_id[1].DB_MAX_OUTPUT_PORT_TYPE
ra_id[2] <= ra_id[2].DB_MAX_OUTPUT_PORT_TYPE
ra_id[3] <= ra_id[3].DB_MAX_OUTPUT_PORT_TYPE
ra_id[4] <= ra_id[4].DB_MAX_OUTPUT_PORT_TYPE
rb_id[0] <= rb_id[0].DB_MAX_OUTPUT_PORT_TYPE
rb_id[1] <= rb_id[1].DB_MAX_OUTPUT_PORT_TYPE
rb_id[2] <= rb_id[2].DB_MAX_OUTPUT_PORT_TYPE
rb_id[3] <= rb_id[3].DB_MAX_OUTPUT_PORT_TYPE
rb_id[4] <= rb_id[4].DB_MAX_OUTPUT_PORT_TYPE
rw_id[0] <= rw_id[0].DB_MAX_OUTPUT_PORT_TYPE
rw_id[1] <= rw_id[1].DB_MAX_OUTPUT_PORT_TYPE
rw_id[2] <= rw_id[2].DB_MAX_OUTPUT_PORT_TYPE
rw_id[3] <= rw_id[3].DB_MAX_OUTPUT_PORT_TYPE
rw_id[4] <= rw_id[4].DB_MAX_OUTPUT_PORT_TYPE
ra_ex[0] <= id_ex_pipe:idexp.port16
ra_ex[1] <= id_ex_pipe:idexp.port16
ra_ex[2] <= id_ex_pipe:idexp.port16
ra_ex[3] <= id_ex_pipe:idexp.port16
ra_ex[4] <= id_ex_pipe:idexp.port16
rb_ex[0] <= id_ex_pipe:idexp.port17
rb_ex[1] <= id_ex_pipe:idexp.port17
rb_ex[2] <= id_ex_pipe:idexp.port17
rb_ex[3] <= id_ex_pipe:idexp.port17
rb_ex[4] <= id_ex_pipe:idexp.port17
rw_ex[0] <= rw_ex[0].DB_MAX_OUTPUT_PORT_TYPE
rw_ex[1] <= rw_ex[1].DB_MAX_OUTPUT_PORT_TYPE
rw_ex[2] <= rw_ex[2].DB_MAX_OUTPUT_PORT_TYPE
rw_ex[3] <= rw_ex[3].DB_MAX_OUTPUT_PORT_TYPE
rw_ex[4] <= rw_ex[4].DB_MAX_OUTPUT_PORT_TYPE
rw_mem[0] <= rw_mem[0].DB_MAX_OUTPUT_PORT_TYPE
rw_mem[1] <= rw_mem[1].DB_MAX_OUTPUT_PORT_TYPE
rw_mem[2] <= rw_mem[2].DB_MAX_OUTPUT_PORT_TYPE
rw_mem[3] <= rw_mem[3].DB_MAX_OUTPUT_PORT_TYPE
rw_mem[4] <= rw_mem[4].DB_MAX_OUTPUT_PORT_TYPE
rw_wb[0] <= rw_wb[0].DB_MAX_OUTPUT_PORT_TYPE
rw_wb[1] <= rw_wb[1].DB_MAX_OUTPUT_PORT_TYPE
rw_wb[2] <= rw_wb[2].DB_MAX_OUTPUT_PORT_TYPE
rw_wb[3] <= rw_wb[3].DB_MAX_OUTPUT_PORT_TYPE
rw_wb[4] <= rw_wb[4].DB_MAX_OUTPUT_PORT_TYPE
pc[0] <= if_stage:ifs.port4
pc[1] <= if_stage:ifs.port4
pc[2] <= if_stage:ifs.port4
pc[3] <= if_stage:ifs.port4
pc[4] <= if_stage:ifs.port4
pc[5] <= if_stage:ifs.port4
pc[6] <= if_stage:ifs.port4
pc[7] <= if_stage:ifs.port4
pc[8] <= if_stage:ifs.port4
pc[9] <= if_stage:ifs.port4
pc[10] <= if_stage:ifs.port4
pc[11] <= if_stage:ifs.port4
pc[12] <= if_stage:ifs.port4
pc[13] <= if_stage:ifs.port4
pc[14] <= if_stage:ifs.port4
pc[15] <= if_stage:ifs.port4
pc[16] <= if_stage:ifs.port4
pc[17] <= if_stage:ifs.port4
pc[18] <= if_stage:ifs.port4
pc[19] <= if_stage:ifs.port4
pc[20] <= if_stage:ifs.port4
pc[21] <= if_stage:ifs.port4
pc[22] <= if_stage:ifs.port4
pc[23] <= if_stage:ifs.port4
pc[24] <= if_stage:ifs.port4
pc[25] <= if_stage:ifs.port4
pc[26] <= if_stage:ifs.port4
pc[27] <= if_stage:ifs.port4
pc[28] <= if_stage:ifs.port4
pc[29] <= if_stage:ifs.port4
pc[30] <= if_stage:ifs.port4
pc[31] <= if_stage:ifs.port4
alu_result_mem[0] <= alu_result_mem[0].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[1] <= alu_result_mem[1].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[2] <= alu_result_mem[2].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[3] <= alu_result_mem[3].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[4] <= alu_result_mem[4].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[5] <= alu_result_mem[5].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[6] <= alu_result_mem[6].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[7] <= alu_result_mem[7].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[8] <= alu_result_mem[8].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[9] <= alu_result_mem[9].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[10] <= alu_result_mem[10].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[11] <= alu_result_mem[11].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[12] <= alu_result_mem[12].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[13] <= alu_result_mem[13].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[14] <= alu_result_mem[14].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[15] <= alu_result_mem[15].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[16] <= alu_result_mem[16].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[17] <= alu_result_mem[17].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[18] <= alu_result_mem[18].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[19] <= alu_result_mem[19].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[20] <= alu_result_mem[20].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[21] <= alu_result_mem[21].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[22] <= alu_result_mem[22].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[23] <= alu_result_mem[23].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[24] <= alu_result_mem[24].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[25] <= alu_result_mem[25].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[26] <= alu_result_mem[26].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[27] <= alu_result_mem[27].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[28] <= alu_result_mem[28].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[29] <= alu_result_mem[29].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[30] <= alu_result_mem[30].DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[31] <= alu_result_mem[31].DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[0] <= ex_mem_pipe:exmemp.port13
rdb_mem[1] <= ex_mem_pipe:exmemp.port13
rdb_mem[2] <= ex_mem_pipe:exmemp.port13
rdb_mem[3] <= ex_mem_pipe:exmemp.port13
rdb_mem[4] <= ex_mem_pipe:exmemp.port13
rdb_mem[5] <= ex_mem_pipe:exmemp.port13
rdb_mem[6] <= ex_mem_pipe:exmemp.port13
rdb_mem[7] <= ex_mem_pipe:exmemp.port13
rdb_mem[8] <= ex_mem_pipe:exmemp.port13
rdb_mem[9] <= ex_mem_pipe:exmemp.port13
rdb_mem[10] <= ex_mem_pipe:exmemp.port13
rdb_mem[11] <= ex_mem_pipe:exmemp.port13
rdb_mem[12] <= ex_mem_pipe:exmemp.port13
rdb_mem[13] <= ex_mem_pipe:exmemp.port13
rdb_mem[14] <= ex_mem_pipe:exmemp.port13
rdb_mem[15] <= ex_mem_pipe:exmemp.port13
rdb_mem[16] <= ex_mem_pipe:exmemp.port13
rdb_mem[17] <= ex_mem_pipe:exmemp.port13
rdb_mem[18] <= ex_mem_pipe:exmemp.port13
rdb_mem[19] <= ex_mem_pipe:exmemp.port13
rdb_mem[20] <= ex_mem_pipe:exmemp.port13
rdb_mem[21] <= ex_mem_pipe:exmemp.port13
rdb_mem[22] <= ex_mem_pipe:exmemp.port13
rdb_mem[23] <= ex_mem_pipe:exmemp.port13
rdb_mem[24] <= ex_mem_pipe:exmemp.port13
rdb_mem[25] <= ex_mem_pipe:exmemp.port13
rdb_mem[26] <= ex_mem_pipe:exmemp.port13
rdb_mem[27] <= ex_mem_pipe:exmemp.port13
rdb_mem[28] <= ex_mem_pipe:exmemp.port13
rdb_mem[29] <= ex_mem_pipe:exmemp.port13
rdb_mem[30] <= ex_mem_pipe:exmemp.port13
rdb_mem[31] <= ex_mem_pipe:exmemp.port13
wm_en_mem <= ex_mem_pipe:exmemp.port10


|asip|processor:cpu|path:processor_path|if_stage:ifs
clk => clk.IN1
reset => reset.IN1
jmp_pc[0] => jmp_pc[0].IN1
jmp_pc[1] => jmp_pc[1].IN1
jmp_pc[2] => jmp_pc[2].IN1
jmp_pc[3] => jmp_pc[3].IN1
jmp_pc[4] => jmp_pc[4].IN1
jmp_pc[5] => jmp_pc[5].IN1
jmp_pc[6] => jmp_pc[6].IN1
jmp_pc[7] => jmp_pc[7].IN1
jmp_pc[8] => jmp_pc[8].IN1
jmp_pc[9] => jmp_pc[9].IN1
jmp_pc[10] => jmp_pc[10].IN1
jmp_pc[11] => jmp_pc[11].IN1
jmp_pc[12] => jmp_pc[12].IN1
jmp_pc[13] => jmp_pc[13].IN1
jmp_pc[14] => jmp_pc[14].IN1
jmp_pc[15] => jmp_pc[15].IN1
jmp_pc[16] => jmp_pc[16].IN1
jmp_pc[17] => jmp_pc[17].IN1
jmp_pc[18] => jmp_pc[18].IN1
jmp_pc[19] => jmp_pc[19].IN1
jmp_pc[20] => jmp_pc[20].IN1
jmp_pc[21] => jmp_pc[21].IN1
jmp_pc[22] => jmp_pc[22].IN1
jmp_pc[23] => jmp_pc[23].IN1
jmp_pc[24] => jmp_pc[24].IN1
jmp_pc[25] => jmp_pc[25].IN1
jmp_pc[26] => jmp_pc[26].IN1
jmp_pc[27] => jmp_pc[27].IN1
jmp_pc[28] => jmp_pc[28].IN1
jmp_pc[29] => jmp_pc[29].IN1
jmp_pc[30] => jmp_pc[30].IN1
jmp_pc[31] => jmp_pc[31].IN1
pc_selector => pc_selector.IN1
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE


|asip|processor:cpu|path:processor_path|if_stage:ifs|pc_ff:pc_ff_instance
clk => next_pc[0]~reg0.CLK
clk => next_pc[1]~reg0.CLK
clk => next_pc[2]~reg0.CLK
clk => next_pc[3]~reg0.CLK
clk => next_pc[4]~reg0.CLK
clk => next_pc[5]~reg0.CLK
clk => next_pc[6]~reg0.CLK
clk => next_pc[7]~reg0.CLK
clk => next_pc[8]~reg0.CLK
clk => next_pc[9]~reg0.CLK
clk => next_pc[10]~reg0.CLK
clk => next_pc[11]~reg0.CLK
clk => next_pc[12]~reg0.CLK
clk => next_pc[13]~reg0.CLK
clk => next_pc[14]~reg0.CLK
clk => next_pc[15]~reg0.CLK
clk => next_pc[16]~reg0.CLK
clk => next_pc[17]~reg0.CLK
clk => next_pc[18]~reg0.CLK
clk => next_pc[19]~reg0.CLK
clk => next_pc[20]~reg0.CLK
clk => next_pc[21]~reg0.CLK
clk => next_pc[22]~reg0.CLK
clk => next_pc[23]~reg0.CLK
clk => next_pc[24]~reg0.CLK
clk => next_pc[25]~reg0.CLK
clk => next_pc[26]~reg0.CLK
clk => next_pc[27]~reg0.CLK
clk => next_pc[28]~reg0.CLK
clk => next_pc[29]~reg0.CLK
clk => next_pc[30]~reg0.CLK
clk => next_pc[31]~reg0.CLK
reset => next_pc[0]~reg0.ACLR
reset => next_pc[1]~reg0.ACLR
reset => next_pc[2]~reg0.ACLR
reset => next_pc[3]~reg0.ACLR
reset => next_pc[4]~reg0.ACLR
reset => next_pc[5]~reg0.ACLR
reset => next_pc[6]~reg0.ACLR
reset => next_pc[7]~reg0.ACLR
reset => next_pc[8]~reg0.ACLR
reset => next_pc[9]~reg0.ACLR
reset => next_pc[10]~reg0.ACLR
reset => next_pc[11]~reg0.ACLR
reset => next_pc[12]~reg0.ACLR
reset => next_pc[13]~reg0.ACLR
reset => next_pc[14]~reg0.ACLR
reset => next_pc[15]~reg0.ACLR
reset => next_pc[16]~reg0.ACLR
reset => next_pc[17]~reg0.ACLR
reset => next_pc[18]~reg0.ACLR
reset => next_pc[19]~reg0.ACLR
reset => next_pc[20]~reg0.ACLR
reset => next_pc[21]~reg0.ACLR
reset => next_pc[22]~reg0.ACLR
reset => next_pc[23]~reg0.ACLR
reset => next_pc[24]~reg0.ACLR
reset => next_pc[25]~reg0.ACLR
reset => next_pc[26]~reg0.ACLR
reset => next_pc[27]~reg0.ACLR
reset => next_pc[28]~reg0.ACLR
reset => next_pc[29]~reg0.ACLR
reset => next_pc[30]~reg0.ACLR
reset => next_pc[31]~reg0.ACLR
current_pc[0] => next_pc[0]~reg0.DATAIN
current_pc[1] => next_pc[1]~reg0.DATAIN
current_pc[2] => next_pc[2]~reg0.DATAIN
current_pc[3] => next_pc[3]~reg0.DATAIN
current_pc[4] => next_pc[4]~reg0.DATAIN
current_pc[5] => next_pc[5]~reg0.DATAIN
current_pc[6] => next_pc[6]~reg0.DATAIN
current_pc[7] => next_pc[7]~reg0.DATAIN
current_pc[8] => next_pc[8]~reg0.DATAIN
current_pc[9] => next_pc[9]~reg0.DATAIN
current_pc[10] => next_pc[10]~reg0.DATAIN
current_pc[11] => next_pc[11]~reg0.DATAIN
current_pc[12] => next_pc[12]~reg0.DATAIN
current_pc[13] => next_pc[13]~reg0.DATAIN
current_pc[14] => next_pc[14]~reg0.DATAIN
current_pc[15] => next_pc[15]~reg0.DATAIN
current_pc[16] => next_pc[16]~reg0.DATAIN
current_pc[17] => next_pc[17]~reg0.DATAIN
current_pc[18] => next_pc[18]~reg0.DATAIN
current_pc[19] => next_pc[19]~reg0.DATAIN
current_pc[20] => next_pc[20]~reg0.DATAIN
current_pc[21] => next_pc[21]~reg0.DATAIN
current_pc[22] => next_pc[22]~reg0.DATAIN
current_pc[23] => next_pc[23]~reg0.DATAIN
current_pc[24] => next_pc[24]~reg0.DATAIN
current_pc[25] => next_pc[25]~reg0.DATAIN
current_pc[26] => next_pc[26]~reg0.DATAIN
current_pc[27] => next_pc[27]~reg0.DATAIN
current_pc[28] => next_pc[28]~reg0.DATAIN
current_pc[29] => next_pc[29]~reg0.DATAIN
current_pc[30] => next_pc[30]~reg0.DATAIN
current_pc[31] => next_pc[31]~reg0.DATAIN
next_pc[0] <= next_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[1] <= next_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[2] <= next_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[3] <= next_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[4] <= next_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[5] <= next_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[6] <= next_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[7] <= next_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[8] <= next_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[9] <= next_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[10] <= next_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[11] <= next_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[12] <= next_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[13] <= next_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[14] <= next_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[15] <= next_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[16] <= next_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[17] <= next_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[18] <= next_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[19] <= next_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[20] <= next_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[21] <= next_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[22] <= next_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[23] <= next_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[24] <= next_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[25] <= next_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[26] <= next_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[27] <= next_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[28] <= next_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[29] <= next_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[30] <= next_pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[31] <= next_pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|asip|processor:cpu|path:processor_path|if_stage:ifs|pc_mux:pc_mux_instance
pc[0] => result.DATAB
pc[1] => result.DATAB
pc[2] => result.DATAB
pc[3] => result.DATAB
pc[4] => result.DATAB
pc[5] => result.DATAB
pc[6] => result.DATAB
pc[7] => result.DATAB
pc[8] => result.DATAB
pc[9] => result.DATAB
pc[10] => result.DATAB
pc[11] => result.DATAB
pc[12] => result.DATAB
pc[13] => result.DATAB
pc[14] => result.DATAB
pc[15] => result.DATAB
pc[16] => result.DATAB
pc[17] => result.DATAB
pc[18] => result.DATAB
pc[19] => result.DATAB
pc[20] => result.DATAB
pc[21] => result.DATAB
pc[22] => result.DATAB
pc[23] => result.DATAB
pc[24] => result.DATAB
pc[25] => result.DATAB
pc[26] => result.DATAB
pc[27] => result.DATAB
pc[28] => result.DATAB
pc[29] => result.DATAB
pc[30] => result.DATAB
pc[31] => result.DATAB
jmp_pc[0] => result.DATAA
jmp_pc[1] => result.DATAA
jmp_pc[2] => result.DATAA
jmp_pc[3] => result.DATAA
jmp_pc[4] => result.DATAA
jmp_pc[5] => result.DATAA
jmp_pc[6] => result.DATAA
jmp_pc[7] => result.DATAA
jmp_pc[8] => result.DATAA
jmp_pc[9] => result.DATAA
jmp_pc[10] => result.DATAA
jmp_pc[11] => result.DATAA
jmp_pc[12] => result.DATAA
jmp_pc[13] => result.DATAA
jmp_pc[14] => result.DATAA
jmp_pc[15] => result.DATAA
jmp_pc[16] => result.DATAA
jmp_pc[17] => result.DATAA
jmp_pc[18] => result.DATAA
jmp_pc[19] => result.DATAA
jmp_pc[20] => result.DATAA
jmp_pc[21] => result.DATAA
jmp_pc[22] => result.DATAA
jmp_pc[23] => result.DATAA
jmp_pc[24] => result.DATAA
jmp_pc[25] => result.DATAA
jmp_pc[26] => result.DATAA
jmp_pc[27] => result.DATAA
jmp_pc[28] => result.DATAA
jmp_pc[29] => result.DATAA
jmp_pc[30] => result.DATAA
jmp_pc[31] => result.DATAA
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
pc_selector => result.OUTPUTSELECT
selected_pc[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_pc[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|asip|processor:cpu|path:processor_path|if_stage:ifs|adder:adder_instance
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|asip|processor:cpu|path:processor_path|if_id_pipe:ifidp
clock => instr_id[31].IN0
clock => instr_temp[0].LATCH_ENABLE
clock => instr_temp[1].LATCH_ENABLE
clock => instr_temp[2].LATCH_ENABLE
clock => instr_temp[3].LATCH_ENABLE
clock => instr_temp[4].LATCH_ENABLE
clock => instr_temp[5].LATCH_ENABLE
clock => instr_temp[6].LATCH_ENABLE
clock => instr_temp[7].LATCH_ENABLE
clock => instr_temp[8].LATCH_ENABLE
clock => instr_temp[9].LATCH_ENABLE
clock => instr_temp[10].LATCH_ENABLE
clock => instr_temp[11].LATCH_ENABLE
clock => instr_temp[12].LATCH_ENABLE
clock => instr_temp[13].LATCH_ENABLE
clock => instr_temp[14].LATCH_ENABLE
clock => instr_temp[15].LATCH_ENABLE
clock => instr_temp[16].LATCH_ENABLE
clock => instr_temp[17].LATCH_ENABLE
clock => instr_temp[18].LATCH_ENABLE
clock => instr_temp[19].LATCH_ENABLE
clock => instr_temp[20].LATCH_ENABLE
clock => instr_temp[21].LATCH_ENABLE
clock => instr_temp[22].LATCH_ENABLE
clock => instr_temp[23].LATCH_ENABLE
clock => instr_temp[24].LATCH_ENABLE
clock => instr_temp[25].LATCH_ENABLE
clock => instr_temp[26].LATCH_ENABLE
clock => instr_temp[27].LATCH_ENABLE
clock => instr_temp[28].LATCH_ENABLE
clock => instr_temp[29].LATCH_ENABLE
clock => instr_temp[30].LATCH_ENABLE
clock => instr_temp[31].LATCH_ENABLE
reset => instr_temp[0].ACLR
reset => instr_temp[1].ACLR
reset => instr_temp[2].ACLR
reset => instr_temp[3].ACLR
reset => instr_temp[4].ACLR
reset => instr_temp[5].ACLR
reset => instr_temp[6].ACLR
reset => instr_temp[7].ACLR
reset => instr_temp[8].ACLR
reset => instr_temp[9].ACLR
reset => instr_temp[10].ACLR
reset => instr_temp[11].ACLR
reset => instr_temp[12].ACLR
reset => instr_temp[13].ACLR
reset => instr_temp[14].ACLR
reset => instr_temp[15].ACLR
reset => instr_temp[16].ACLR
reset => instr_temp[17].ACLR
reset => instr_temp[18].ACLR
reset => instr_temp[19].ACLR
reset => instr_temp[20].ACLR
reset => instr_temp[21].ACLR
reset => instr_temp[22].ACLR
reset => instr_temp[23].ACLR
reset => instr_temp[24].ACLR
reset => instr_temp[25].ACLR
reset => instr_temp[26].ACLR
reset => instr_temp[27].ACLR
reset => instr_temp[28].ACLR
reset => instr_temp[29].ACLR
reset => instr_temp[30].ACLR
reset => instr_temp[31].ACLR
reset => instr_id[31].IN1
instr_if[0] => instr_temp[0].DATAIN
instr_if[1] => instr_temp[1].DATAIN
instr_if[2] => instr_temp[2].DATAIN
instr_if[3] => instr_temp[3].DATAIN
instr_if[4] => instr_temp[4].DATAIN
instr_if[5] => instr_temp[5].DATAIN
instr_if[6] => instr_temp[6].DATAIN
instr_if[7] => instr_temp[7].DATAIN
instr_if[8] => instr_temp[8].DATAIN
instr_if[9] => instr_temp[9].DATAIN
instr_if[10] => instr_temp[10].DATAIN
instr_if[11] => instr_temp[11].DATAIN
instr_if[12] => instr_temp[12].DATAIN
instr_if[13] => instr_temp[13].DATAIN
instr_if[14] => instr_temp[14].DATAIN
instr_if[15] => instr_temp[15].DATAIN
instr_if[16] => instr_temp[16].DATAIN
instr_if[17] => instr_temp[17].DATAIN
instr_if[18] => instr_temp[18].DATAIN
instr_if[19] => instr_temp[19].DATAIN
instr_if[20] => instr_temp[20].DATAIN
instr_if[21] => instr_temp[21].DATAIN
instr_if[22] => instr_temp[22].DATAIN
instr_if[23] => instr_temp[23].DATAIN
instr_if[24] => instr_temp[24].DATAIN
instr_if[25] => instr_temp[25].DATAIN
instr_if[26] => instr_temp[26].DATAIN
instr_if[27] => instr_temp[27].DATAIN
instr_if[28] => instr_temp[28].DATAIN
instr_if[29] => instr_temp[29].DATAIN
instr_if[30] => instr_temp[30].DATAIN
instr_if[31] => instr_temp[31].DATAIN
instr_id[0] <= instr_id[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[1] <= instr_id[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[2] <= instr_id[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[3] <= instr_id[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[4] <= instr_id[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[5] <= instr_id[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[6] <= instr_id[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[7] <= instr_id[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[8] <= instr_id[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[9] <= instr_id[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[10] <= instr_id[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[11] <= instr_id[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[12] <= instr_id[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[13] <= instr_id[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[14] <= instr_id[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[15] <= instr_id[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[16] <= instr_id[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[17] <= instr_id[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[18] <= instr_id[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[19] <= instr_id[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[20] <= instr_id[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[21] <= instr_id[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[22] <= instr_id[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[23] <= instr_id[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[24] <= instr_id[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[25] <= instr_id[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[26] <= instr_id[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[27] <= instr_id[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[28] <= instr_id[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[29] <= instr_id[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[30] <= instr_id[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
instr_id[31] <= instr_id[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|asip|processor:cpu|path:processor_path|id_stage:ids
clk => clk.IN1
reset => reset.IN1
rb_selector => rb_selector.IN1
we => we.IN1
instruction[0] => constant[0].IN1
instruction[1] => constant[1].IN1
instruction[2] => constant[2].IN1
instruction[3] => constant[3].IN1
instruction[4] => constant[4].IN1
instruction[5] => constant[5].IN1
instruction[6] => constant[6].IN1
instruction[7] => constant[7].IN1
instruction[8] => constant[8].IN1
instruction[9] => constant[9].IN1
instruction[10] => constant[10].IN1
instruction[11] => constant[11].IN1
instruction[12] => constant[12].IN1
instruction[13] => constant[13].IN1
instruction[14] => rb_temp[0].IN2
instruction[15] => rb_temp[1].IN2
instruction[16] => rb_temp[2].IN2
instruction[17] => rb_temp[3].IN2
instruction[18] => rb_temp[4].IN2
instruction[19] => ra_temp[0].IN2
instruction[20] => ra_temp[1].IN2
instruction[21] => ra_temp[2].IN2
instruction[22] => ra_temp[3].IN2
instruction[23] => ra_temp[4].IN2
instruction[24] => rw_temp[0].IN2
instruction[25] => rw_temp[1].IN2
instruction[26] => rw_temp[2].IN2
instruction[27] => rw_temp[3].IN2
instruction[28] => rw_temp[4].IN2
instruction[29] => op[0].DATAIN
instruction[30] => op[1].DATAIN
instruction[31] => op[2].DATAIN
wd[0] => wd[0].IN1
wd[1] => wd[1].IN1
wd[2] => wd[2].IN1
wd[3] => wd[3].IN1
wd[4] => wd[4].IN1
wd[5] => wd[5].IN1
wd[6] => wd[6].IN1
wd[7] => wd[7].IN1
wd[8] => wd[8].IN1
wd[9] => wd[9].IN1
wd[10] => wd[10].IN1
wd[11] => wd[11].IN1
wd[12] => wd[12].IN1
wd[13] => wd[13].IN1
wd[14] => wd[14].IN1
wd[15] => wd[15].IN1
wd[16] => wd[16].IN1
wd[17] => wd[17].IN1
wd[18] => wd[18].IN1
wd[19] => wd[19].IN1
wd[20] => wd[20].IN1
wd[21] => wd[21].IN1
wd[22] => wd[22].IN1
wd[23] => wd[23].IN1
wd[24] => wd[24].IN1
wd[25] => wd[25].IN1
wd[26] => wd[26].IN1
wd[27] => wd[27].IN1
wd[28] => wd[28].IN1
wd[29] => wd[29].IN1
wd[30] => wd[30].IN1
wd[31] => wd[31].IN1
ext_selector[0] => ext_selector[0].IN1
ext_selector[1] => ext_selector[1].IN1
rw_wb[0] => rw_wb[0].IN1
rw_wb[1] => rw_wb[1].IN1
rw_wb[2] => rw_wb[2].IN1
rw_wb[3] => rw_wb[3].IN1
rw_wb[4] => rw_wb[4].IN1
op[0] <= instruction[29].DB_MAX_OUTPUT_PORT_TYPE
op[1] <= instruction[30].DB_MAX_OUTPUT_PORT_TYPE
op[2] <= instruction[31].DB_MAX_OUTPUT_PORT_TYPE
func[0] <= constant[0].DB_MAX_OUTPUT_PORT_TYPE
func[1] <= constant[1].DB_MAX_OUTPUT_PORT_TYPE
ra[0] <= ra_temp[0].DB_MAX_OUTPUT_PORT_TYPE
ra[1] <= ra_temp[1].DB_MAX_OUTPUT_PORT_TYPE
ra[2] <= ra_temp[2].DB_MAX_OUTPUT_PORT_TYPE
ra[3] <= ra_temp[3].DB_MAX_OUTPUT_PORT_TYPE
ra[4] <= ra_temp[4].DB_MAX_OUTPUT_PORT_TYPE
rb[0] <= rb_temp[0].DB_MAX_OUTPUT_PORT_TYPE
rb[1] <= rb_temp[1].DB_MAX_OUTPUT_PORT_TYPE
rb[2] <= rb_temp[2].DB_MAX_OUTPUT_PORT_TYPE
rb[3] <= rb_temp[3].DB_MAX_OUTPUT_PORT_TYPE
rb[4] <= rb_temp[4].DB_MAX_OUTPUT_PORT_TYPE
rw[0] <= rw_temp[0].DB_MAX_OUTPUT_PORT_TYPE
rw[1] <= rw_temp[1].DB_MAX_OUTPUT_PORT_TYPE
rw[2] <= rw_temp[2].DB_MAX_OUTPUT_PORT_TYPE
rw[3] <= rw_temp[3].DB_MAX_OUTPUT_PORT_TYPE
rw[4] <= rw_temp[4].DB_MAX_OUTPUT_PORT_TYPE
rda[0] <= registers:regs_instance.port7
rda[1] <= registers:regs_instance.port7
rda[2] <= registers:regs_instance.port7
rda[3] <= registers:regs_instance.port7
rda[4] <= registers:regs_instance.port7
rda[5] <= registers:regs_instance.port7
rda[6] <= registers:regs_instance.port7
rda[7] <= registers:regs_instance.port7
rda[8] <= registers:regs_instance.port7
rda[9] <= registers:regs_instance.port7
rda[10] <= registers:regs_instance.port7
rda[11] <= registers:regs_instance.port7
rda[12] <= registers:regs_instance.port7
rda[13] <= registers:regs_instance.port7
rda[14] <= registers:regs_instance.port7
rda[15] <= registers:regs_instance.port7
rda[16] <= registers:regs_instance.port7
rda[17] <= registers:regs_instance.port7
rda[18] <= registers:regs_instance.port7
rda[19] <= registers:regs_instance.port7
rda[20] <= registers:regs_instance.port7
rda[21] <= registers:regs_instance.port7
rda[22] <= registers:regs_instance.port7
rda[23] <= registers:regs_instance.port7
rda[24] <= registers:regs_instance.port7
rda[25] <= registers:regs_instance.port7
rda[26] <= registers:regs_instance.port7
rda[27] <= registers:regs_instance.port7
rda[28] <= registers:regs_instance.port7
rda[29] <= registers:regs_instance.port7
rda[30] <= registers:regs_instance.port7
rda[31] <= registers:regs_instance.port7
rdb[0] <= registers:regs_instance.port8
rdb[1] <= registers:regs_instance.port8
rdb[2] <= registers:regs_instance.port8
rdb[3] <= registers:regs_instance.port8
rdb[4] <= registers:regs_instance.port8
rdb[5] <= registers:regs_instance.port8
rdb[6] <= registers:regs_instance.port8
rdb[7] <= registers:regs_instance.port8
rdb[8] <= registers:regs_instance.port8
rdb[9] <= registers:regs_instance.port8
rdb[10] <= registers:regs_instance.port8
rdb[11] <= registers:regs_instance.port8
rdb[12] <= registers:regs_instance.port8
rdb[13] <= registers:regs_instance.port8
rdb[14] <= registers:regs_instance.port8
rdb[15] <= registers:regs_instance.port8
rdb[16] <= registers:regs_instance.port8
rdb[17] <= registers:regs_instance.port8
rdb[18] <= registers:regs_instance.port8
rdb[19] <= registers:regs_instance.port8
rdb[20] <= registers:regs_instance.port8
rdb[21] <= registers:regs_instance.port8
rdb[22] <= registers:regs_instance.port8
rdb[23] <= registers:regs_instance.port8
rdb[24] <= registers:regs_instance.port8
rdb[25] <= registers:regs_instance.port8
rdb[26] <= registers:regs_instance.port8
rdb[27] <= registers:regs_instance.port8
rdb[28] <= registers:regs_instance.port8
rdb[29] <= registers:regs_instance.port8
rdb[30] <= registers:regs_instance.port8
rdb[31] <= registers:regs_instance.port8
extended[0] <= zero_extension:zext_instance.port2
extended[1] <= zero_extension:zext_instance.port2
extended[2] <= zero_extension:zext_instance.port2
extended[3] <= zero_extension:zext_instance.port2
extended[4] <= zero_extension:zext_instance.port2
extended[5] <= zero_extension:zext_instance.port2
extended[6] <= zero_extension:zext_instance.port2
extended[7] <= zero_extension:zext_instance.port2
extended[8] <= zero_extension:zext_instance.port2
extended[9] <= zero_extension:zext_instance.port2
extended[10] <= zero_extension:zext_instance.port2
extended[11] <= zero_extension:zext_instance.port2
extended[12] <= zero_extension:zext_instance.port2
extended[13] <= zero_extension:zext_instance.port2
extended[14] <= zero_extension:zext_instance.port2
extended[15] <= zero_extension:zext_instance.port2
extended[16] <= zero_extension:zext_instance.port2
extended[17] <= zero_extension:zext_instance.port2
extended[18] <= zero_extension:zext_instance.port2
extended[19] <= zero_extension:zext_instance.port2
extended[20] <= zero_extension:zext_instance.port2
extended[21] <= zero_extension:zext_instance.port2
extended[22] <= zero_extension:zext_instance.port2
extended[23] <= zero_extension:zext_instance.port2
extended[24] <= zero_extension:zext_instance.port2
extended[25] <= zero_extension:zext_instance.port2
extended[26] <= zero_extension:zext_instance.port2
extended[27] <= zero_extension:zext_instance.port2
extended[28] <= zero_extension:zext_instance.port2
extended[29] <= zero_extension:zext_instance.port2
extended[30] <= zero_extension:zext_instance.port2
extended[31] <= zero_extension:zext_instance.port2


|asip|processor:cpu|path:processor_path|id_stage:ids|rb_mux:rb_mux_instance
rb[0] => result.DATAB
rb[1] => result.DATAB
rb[2] => result.DATAB
rb[3] => result.DATAB
rb[4] => result.DATAB
rf[0] => result.DATAA
rf[1] => result.DATAA
rf[2] => result.DATAA
rf[3] => result.DATAA
rf[4] => result.DATAA
rb_selector => result.OUTPUTSELECT
rb_selector => result.OUTPUTSELECT
rb_selector => result.OUTPUTSELECT
rb_selector => result.OUTPUTSELECT
rb_selector => result.OUTPUTSELECT
selected_rb[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_rb[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_rb[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_rb[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_rb[4] <= result.DB_MAX_OUTPUT_PORT_TYPE


|asip|processor:cpu|path:processor_path|id_stage:ids|registers:regs_instance
clk => always0.IN0
reset => rf[0][0].ACLR
reset => rf[0][1].ACLR
reset => rf[0][2].ACLR
reset => rf[0][3].ACLR
reset => rf[0][4].ACLR
reset => rf[0][5].ACLR
reset => rf[0][6].ACLR
reset => rf[0][7].ACLR
reset => rf[0][8].ACLR
reset => rf[0][9].ACLR
reset => rf[0][10].ACLR
reset => rf[0][11].ACLR
reset => rf[0][12].ACLR
reset => rf[0][13].ACLR
reset => rf[0][14].ACLR
reset => rf[0][15].ACLR
reset => rf[0][16].ACLR
reset => rf[0][17].ACLR
reset => rf[0][18].ACLR
reset => rf[0][19].ACLR
reset => rf[0][20].ACLR
reset => rf[0][21].ACLR
reset => rf[0][22].ACLR
reset => rf[0][23].ACLR
reset => rf[0][24].ACLR
reset => rf[0][25].ACLR
reset => rf[0][26].ACLR
reset => rf[0][27].ACLR
reset => rf[0][28].ACLR
reset => rf[0][29].ACLR
reset => rf[0][30].ACLR
reset => rf[0][31].ACLR
reset => rf[1][0].ACLR
reset => rf[1][1].ACLR
reset => rf[1][2].ACLR
reset => rf[1][3].ACLR
reset => rf[1][4].ACLR
reset => rf[1][5].ACLR
reset => rf[1][6].ACLR
reset => rf[1][7].ACLR
reset => rf[1][8].ACLR
reset => rf[1][9].ACLR
reset => rf[1][10].ACLR
reset => rf[1][11].ACLR
reset => rf[1][12].ACLR
reset => rf[1][13].ACLR
reset => rf[1][14].ACLR
reset => rf[1][15].ACLR
reset => rf[1][16].ACLR
reset => rf[1][17].ACLR
reset => rf[1][18].ACLR
reset => rf[1][19].ACLR
reset => rf[1][20].ACLR
reset => rf[1][21].ACLR
reset => rf[1][22].ACLR
reset => rf[1][23].ACLR
reset => rf[1][24].ACLR
reset => rf[1][25].ACLR
reset => rf[1][26].ACLR
reset => rf[1][27].ACLR
reset => rf[1][28].ACLR
reset => rf[1][29].ACLR
reset => rf[1][30].ACLR
reset => rf[1][31].ACLR
reset => rf[2][0].ACLR
reset => rf[2][1].ACLR
reset => rf[2][2].ACLR
reset => rf[2][3].ACLR
reset => rf[2][4].ACLR
reset => rf[2][5].ACLR
reset => rf[2][6].ACLR
reset => rf[2][7].ACLR
reset => rf[2][8].ACLR
reset => rf[2][9].ACLR
reset => rf[2][10].ACLR
reset => rf[2][11].ACLR
reset => rf[2][12].ACLR
reset => rf[2][13].ACLR
reset => rf[2][14].ACLR
reset => rf[2][15].ACLR
reset => rf[2][16].ACLR
reset => rf[2][17].ACLR
reset => rf[2][18].ACLR
reset => rf[2][19].ACLR
reset => rf[2][20].ACLR
reset => rf[2][21].ACLR
reset => rf[2][22].ACLR
reset => rf[2][23].ACLR
reset => rf[2][24].ACLR
reset => rf[2][25].ACLR
reset => rf[2][26].ACLR
reset => rf[2][27].ACLR
reset => rf[2][28].ACLR
reset => rf[2][29].ACLR
reset => rf[2][30].ACLR
reset => rf[2][31].ACLR
reset => rf[3][0].ACLR
reset => rf[3][1].ACLR
reset => rf[3][2].ACLR
reset => rf[3][3].ACLR
reset => rf[3][4].ACLR
reset => rf[3][5].ACLR
reset => rf[3][6].ACLR
reset => rf[3][7].ACLR
reset => rf[3][8].ACLR
reset => rf[3][9].ACLR
reset => rf[3][10].ACLR
reset => rf[3][11].ACLR
reset => rf[3][12].ACLR
reset => rf[3][13].ACLR
reset => rf[3][14].ACLR
reset => rf[3][15].ACLR
reset => rf[3][16].ACLR
reset => rf[3][17].ACLR
reset => rf[3][18].ACLR
reset => rf[3][19].ACLR
reset => rf[3][20].ACLR
reset => rf[3][21].ACLR
reset => rf[3][22].ACLR
reset => rf[3][23].ACLR
reset => rf[3][24].ACLR
reset => rf[3][25].ACLR
reset => rf[3][26].ACLR
reset => rf[3][27].ACLR
reset => rf[3][28].ACLR
reset => rf[3][29].ACLR
reset => rf[3][30].ACLR
reset => rf[3][31].ACLR
reset => rf[4][0].ACLR
reset => rf[4][1].ACLR
reset => rf[4][2].ACLR
reset => rf[4][3].ACLR
reset => rf[4][4].ACLR
reset => rf[4][5].ACLR
reset => rf[4][6].ACLR
reset => rf[4][7].ACLR
reset => rf[4][8].ACLR
reset => rf[4][9].ACLR
reset => rf[4][10].ACLR
reset => rf[4][11].ACLR
reset => rf[4][12].ACLR
reset => rf[4][13].ACLR
reset => rf[4][14].ACLR
reset => rf[4][15].ACLR
reset => rf[4][16].ACLR
reset => rf[4][17].ACLR
reset => rf[4][18].ACLR
reset => rf[4][19].ACLR
reset => rf[4][20].ACLR
reset => rf[4][21].ACLR
reset => rf[4][22].ACLR
reset => rf[4][23].ACLR
reset => rf[4][24].ACLR
reset => rf[4][25].ACLR
reset => rf[4][26].ACLR
reset => rf[4][27].ACLR
reset => rf[4][28].ACLR
reset => rf[4][29].ACLR
reset => rf[4][30].ACLR
reset => rf[4][31].ACLR
reset => rf[5][0].ACLR
reset => rf[5][1].ACLR
reset => rf[5][2].ACLR
reset => rf[5][3].ACLR
reset => rf[5][4].ACLR
reset => rf[5][5].ACLR
reset => rf[5][6].ACLR
reset => rf[5][7].ACLR
reset => rf[5][8].ACLR
reset => rf[5][9].ACLR
reset => rf[5][10].ACLR
reset => rf[5][11].ACLR
reset => rf[5][12].ACLR
reset => rf[5][13].ACLR
reset => rf[5][14].ACLR
reset => rf[5][15].ACLR
reset => rf[5][16].ACLR
reset => rf[5][17].ACLR
reset => rf[5][18].ACLR
reset => rf[5][19].ACLR
reset => rf[5][20].ACLR
reset => rf[5][21].ACLR
reset => rf[5][22].ACLR
reset => rf[5][23].ACLR
reset => rf[5][24].ACLR
reset => rf[5][25].ACLR
reset => rf[5][26].ACLR
reset => rf[5][27].ACLR
reset => rf[5][28].ACLR
reset => rf[5][29].ACLR
reset => rf[5][30].ACLR
reset => rf[5][31].ACLR
reset => rf[6][0].ACLR
reset => rf[6][1].ACLR
reset => rf[6][2].ACLR
reset => rf[6][3].ACLR
reset => rf[6][4].ACLR
reset => rf[6][5].ACLR
reset => rf[6][6].ACLR
reset => rf[6][7].ACLR
reset => rf[6][8].ACLR
reset => rf[6][9].ACLR
reset => rf[6][10].ACLR
reset => rf[6][11].ACLR
reset => rf[6][12].ACLR
reset => rf[6][13].ACLR
reset => rf[6][14].ACLR
reset => rf[6][15].ACLR
reset => rf[6][16].ACLR
reset => rf[6][17].ACLR
reset => rf[6][18].ACLR
reset => rf[6][19].ACLR
reset => rf[6][20].ACLR
reset => rf[6][21].ACLR
reset => rf[6][22].ACLR
reset => rf[6][23].ACLR
reset => rf[6][24].ACLR
reset => rf[6][25].ACLR
reset => rf[6][26].ACLR
reset => rf[6][27].ACLR
reset => rf[6][28].ACLR
reset => rf[6][29].ACLR
reset => rf[6][30].ACLR
reset => rf[6][31].ACLR
reset => rf[7][0].ACLR
reset => rf[7][1].ACLR
reset => rf[7][2].ACLR
reset => rf[7][3].ACLR
reset => rf[7][4].ACLR
reset => rf[7][5].ACLR
reset => rf[7][6].ACLR
reset => rf[7][7].ACLR
reset => rf[7][8].ACLR
reset => rf[7][9].ACLR
reset => rf[7][10].ACLR
reset => rf[7][11].ACLR
reset => rf[7][12].ACLR
reset => rf[7][13].ACLR
reset => rf[7][14].ACLR
reset => rf[7][15].ACLR
reset => rf[7][16].ACLR
reset => rf[7][17].ACLR
reset => rf[7][18].ACLR
reset => rf[7][19].ACLR
reset => rf[7][20].ACLR
reset => rf[7][21].ACLR
reset => rf[7][22].ACLR
reset => rf[7][23].ACLR
reset => rf[7][24].ACLR
reset => rf[7][25].ACLR
reset => rf[7][26].ACLR
reset => rf[7][27].ACLR
reset => rf[7][28].ACLR
reset => rf[7][29].ACLR
reset => rf[7][30].ACLR
reset => rf[7][31].ACLR
reset => rf[8][0].ACLR
reset => rf[8][1].ACLR
reset => rf[8][2].ACLR
reset => rf[8][3].ACLR
reset => rf[8][4].ACLR
reset => rf[8][5].ACLR
reset => rf[8][6].ACLR
reset => rf[8][7].ACLR
reset => rf[8][8].ACLR
reset => rf[8][9].ACLR
reset => rf[8][10].ACLR
reset => rf[8][11].ACLR
reset => rf[8][12].ACLR
reset => rf[8][13].ACLR
reset => rf[8][14].ACLR
reset => rf[8][15].ACLR
reset => rf[8][16].ACLR
reset => rf[8][17].ACLR
reset => rf[8][18].ACLR
reset => rf[8][19].ACLR
reset => rf[8][20].ACLR
reset => rf[8][21].ACLR
reset => rf[8][22].ACLR
reset => rf[8][23].ACLR
reset => rf[8][24].ACLR
reset => rf[8][25].ACLR
reset => rf[8][26].ACLR
reset => rf[8][27].ACLR
reset => rf[8][28].ACLR
reset => rf[8][29].ACLR
reset => rf[8][30].ACLR
reset => rf[8][31].ACLR
reset => rf[9][0].ACLR
reset => rf[9][1].ACLR
reset => rf[9][2].ACLR
reset => rf[9][3].ACLR
reset => rf[9][4].ACLR
reset => rf[9][5].ACLR
reset => rf[9][6].ACLR
reset => rf[9][7].ACLR
reset => rf[9][8].ACLR
reset => rf[9][9].ACLR
reset => rf[9][10].ACLR
reset => rf[9][11].ACLR
reset => rf[9][12].ACLR
reset => rf[9][13].ACLR
reset => rf[9][14].ACLR
reset => rf[9][15].ACLR
reset => rf[9][16].ACLR
reset => rf[9][17].ACLR
reset => rf[9][18].ACLR
reset => rf[9][19].ACLR
reset => rf[9][20].ACLR
reset => rf[9][21].ACLR
reset => rf[9][22].ACLR
reset => rf[9][23].ACLR
reset => rf[9][24].ACLR
reset => rf[9][25].ACLR
reset => rf[9][26].ACLR
reset => rf[9][27].ACLR
reset => rf[9][28].ACLR
reset => rf[9][29].ACLR
reset => rf[9][30].ACLR
reset => rf[9][31].ACLR
reset => rf[10][0].ACLR
reset => rf[10][1].ACLR
reset => rf[10][2].ACLR
reset => rf[10][3].ACLR
reset => rf[10][4].ACLR
reset => rf[10][5].ACLR
reset => rf[10][6].ACLR
reset => rf[10][7].ACLR
reset => rf[10][8].ACLR
reset => rf[10][9].ACLR
reset => rf[10][10].ACLR
reset => rf[10][11].ACLR
reset => rf[10][12].ACLR
reset => rf[10][13].ACLR
reset => rf[10][14].ACLR
reset => rf[10][15].ACLR
reset => rf[10][16].ACLR
reset => rf[10][17].ACLR
reset => rf[10][18].ACLR
reset => rf[10][19].ACLR
reset => rf[10][20].ACLR
reset => rf[10][21].ACLR
reset => rf[10][22].ACLR
reset => rf[10][23].ACLR
reset => rf[10][24].ACLR
reset => rf[10][25].ACLR
reset => rf[10][26].ACLR
reset => rf[10][27].ACLR
reset => rf[10][28].ACLR
reset => rf[10][29].ACLR
reset => rf[10][30].ACLR
reset => rf[10][31].ACLR
reset => rf[11][0].ACLR
reset => rf[11][1].ACLR
reset => rf[11][2].ACLR
reset => rf[11][3].ACLR
reset => rf[11][4].ACLR
reset => rf[11][5].ACLR
reset => rf[11][6].ACLR
reset => rf[11][7].ACLR
reset => rf[11][8].ACLR
reset => rf[11][9].ACLR
reset => rf[11][10].ACLR
reset => rf[11][11].ACLR
reset => rf[11][12].ACLR
reset => rf[11][13].ACLR
reset => rf[11][14].ACLR
reset => rf[11][15].ACLR
reset => rf[11][16].ACLR
reset => rf[11][17].ACLR
reset => rf[11][18].ACLR
reset => rf[11][19].ACLR
reset => rf[11][20].ACLR
reset => rf[11][21].ACLR
reset => rf[11][22].ACLR
reset => rf[11][23].ACLR
reset => rf[11][24].ACLR
reset => rf[11][25].ACLR
reset => rf[11][26].ACLR
reset => rf[11][27].ACLR
reset => rf[11][28].ACLR
reset => rf[11][29].ACLR
reset => rf[11][30].ACLR
reset => rf[11][31].ACLR
reset => rf[12][0].ACLR
reset => rf[12][1].ACLR
reset => rf[12][2].ACLR
reset => rf[12][3].ACLR
reset => rf[12][4].ACLR
reset => rf[12][5].ACLR
reset => rf[12][6].ACLR
reset => rf[12][7].ACLR
reset => rf[12][8].ACLR
reset => rf[12][9].ACLR
reset => rf[12][10].ACLR
reset => rf[12][11].ACLR
reset => rf[12][12].ACLR
reset => rf[12][13].ACLR
reset => rf[12][14].ACLR
reset => rf[12][15].ACLR
reset => rf[12][16].ACLR
reset => rf[12][17].ACLR
reset => rf[12][18].ACLR
reset => rf[12][19].ACLR
reset => rf[12][20].ACLR
reset => rf[12][21].ACLR
reset => rf[12][22].ACLR
reset => rf[12][23].ACLR
reset => rf[12][24].ACLR
reset => rf[12][25].ACLR
reset => rf[12][26].ACLR
reset => rf[12][27].ACLR
reset => rf[12][28].ACLR
reset => rf[12][29].ACLR
reset => rf[12][30].ACLR
reset => rf[12][31].ACLR
reset => rf[13][0].ACLR
reset => rf[13][1].ACLR
reset => rf[13][2].ACLR
reset => rf[13][3].ACLR
reset => rf[13][4].ACLR
reset => rf[13][5].ACLR
reset => rf[13][6].ACLR
reset => rf[13][7].ACLR
reset => rf[13][8].ACLR
reset => rf[13][9].ACLR
reset => rf[13][10].ACLR
reset => rf[13][11].ACLR
reset => rf[13][12].ACLR
reset => rf[13][13].ACLR
reset => rf[13][14].ACLR
reset => rf[13][15].ACLR
reset => rf[13][16].ACLR
reset => rf[13][17].ACLR
reset => rf[13][18].ACLR
reset => rf[13][19].ACLR
reset => rf[13][20].ACLR
reset => rf[13][21].ACLR
reset => rf[13][22].ACLR
reset => rf[13][23].ACLR
reset => rf[13][24].ACLR
reset => rf[13][25].ACLR
reset => rf[13][26].ACLR
reset => rf[13][27].ACLR
reset => rf[13][28].ACLR
reset => rf[13][29].ACLR
reset => rf[13][30].ACLR
reset => rf[13][31].ACLR
reset => rf[14][0].ACLR
reset => rf[14][1].ACLR
reset => rf[14][2].ACLR
reset => rf[14][3].ACLR
reset => rf[14][4].ACLR
reset => rf[14][5].ACLR
reset => rf[14][6].ACLR
reset => rf[14][7].ACLR
reset => rf[14][8].ACLR
reset => rf[14][9].ACLR
reset => rf[14][10].ACLR
reset => rf[14][11].ACLR
reset => rf[14][12].ACLR
reset => rf[14][13].ACLR
reset => rf[14][14].ACLR
reset => rf[14][15].ACLR
reset => rf[14][16].ACLR
reset => rf[14][17].ACLR
reset => rf[14][18].ACLR
reset => rf[14][19].ACLR
reset => rf[14][20].ACLR
reset => rf[14][21].ACLR
reset => rf[14][22].ACLR
reset => rf[14][23].ACLR
reset => rf[14][24].ACLR
reset => rf[14][25].ACLR
reset => rf[14][26].ACLR
reset => rf[14][27].ACLR
reset => rf[14][28].ACLR
reset => rf[14][29].ACLR
reset => rf[14][30].ACLR
reset => rf[14][31].ACLR
reset => rf[15][0].ACLR
reset => rf[15][1].ACLR
reset => rf[15][2].ACLR
reset => rf[15][3].ACLR
reset => rf[15][4].ACLR
reset => rf[15][5].ACLR
reset => rf[15][6].ACLR
reset => rf[15][7].ACLR
reset => rf[15][8].ACLR
reset => rf[15][9].ACLR
reset => rf[15][10].ACLR
reset => rf[15][11].ACLR
reset => rf[15][12].ACLR
reset => rf[15][13].ACLR
reset => rf[15][14].ACLR
reset => rf[15][15].ACLR
reset => rf[15][16].ACLR
reset => rf[15][17].ACLR
reset => rf[15][18].ACLR
reset => rf[15][19].ACLR
reset => rf[15][20].ACLR
reset => rf[15][21].ACLR
reset => rf[15][22].ACLR
reset => rf[15][23].ACLR
reset => rf[15][24].ACLR
reset => rf[15][25].ACLR
reset => rf[15][26].ACLR
reset => rf[15][27].ACLR
reset => rf[15][28].ACLR
reset => rf[15][29].ACLR
reset => rf[15][30].ACLR
reset => rf[15][31].ACLR
reset => rf[16][0].ACLR
reset => rf[16][1].ACLR
reset => rf[16][2].ACLR
reset => rf[16][3].ACLR
reset => rf[16][4].ACLR
reset => rf[16][5].ACLR
reset => rf[16][6].ACLR
reset => rf[16][7].ACLR
reset => rf[16][8].ACLR
reset => rf[16][9].ACLR
reset => rf[16][10].ACLR
reset => rf[16][11].ACLR
reset => rf[16][12].ACLR
reset => rf[16][13].ACLR
reset => rf[16][14].ACLR
reset => rf[16][15].ACLR
reset => rf[16][16].ACLR
reset => rf[16][17].ACLR
reset => rf[16][18].ACLR
reset => rf[16][19].ACLR
reset => rf[16][20].ACLR
reset => rf[16][21].ACLR
reset => rf[16][22].ACLR
reset => rf[16][23].ACLR
reset => rf[16][24].ACLR
reset => rf[16][25].ACLR
reset => rf[16][26].ACLR
reset => rf[16][27].ACLR
reset => rf[16][28].ACLR
reset => rf[16][29].ACLR
reset => rf[16][30].ACLR
reset => rf[16][31].ACLR
reset => rf[17][0].ACLR
reset => rf[17][1].ACLR
reset => rf[17][2].ACLR
reset => rf[17][3].ACLR
reset => rf[17][4].ACLR
reset => rf[17][5].ACLR
reset => rf[17][6].ACLR
reset => rf[17][7].ACLR
reset => rf[17][8].ACLR
reset => rf[17][9].ACLR
reset => rf[17][10].ACLR
reset => rf[17][11].ACLR
reset => rf[17][12].ACLR
reset => rf[17][13].ACLR
reset => rf[17][14].ACLR
reset => rf[17][15].ACLR
reset => rf[17][16].ACLR
reset => rf[17][17].ACLR
reset => rf[17][18].ACLR
reset => rf[17][19].ACLR
reset => rf[17][20].ACLR
reset => rf[17][21].ACLR
reset => rf[17][22].ACLR
reset => rf[17][23].ACLR
reset => rf[17][24].ACLR
reset => rf[17][25].ACLR
reset => rf[17][26].ACLR
reset => rf[17][27].ACLR
reset => rf[17][28].ACLR
reset => rf[17][29].ACLR
reset => rf[17][30].ACLR
reset => rf[17][31].ACLR
reset => rf[18][0].ACLR
reset => rf[18][1].ACLR
reset => rf[18][2].ACLR
reset => rf[18][3].ACLR
reset => rf[18][4].ACLR
reset => rf[18][5].ACLR
reset => rf[18][6].ACLR
reset => rf[18][7].ACLR
reset => rf[18][8].ACLR
reset => rf[18][9].ACLR
reset => rf[18][10].ACLR
reset => rf[18][11].ACLR
reset => rf[18][12].ACLR
reset => rf[18][13].ACLR
reset => rf[18][14].ACLR
reset => rf[18][15].ACLR
reset => rf[18][16].ACLR
reset => rf[18][17].ACLR
reset => rf[18][18].ACLR
reset => rf[18][19].ACLR
reset => rf[18][20].ACLR
reset => rf[18][21].ACLR
reset => rf[18][22].ACLR
reset => rf[18][23].ACLR
reset => rf[18][24].ACLR
reset => rf[18][25].ACLR
reset => rf[18][26].ACLR
reset => rf[18][27].ACLR
reset => rf[18][28].ACLR
reset => rf[18][29].ACLR
reset => rf[18][30].ACLR
reset => rf[18][31].ACLR
reset => rf[19][0].ACLR
reset => rf[19][1].ACLR
reset => rf[19][2].ACLR
reset => rf[19][3].ACLR
reset => rf[19][4].ACLR
reset => rf[19][5].ACLR
reset => rf[19][6].ACLR
reset => rf[19][7].ACLR
reset => rf[19][8].ACLR
reset => rf[19][9].ACLR
reset => rf[19][10].ACLR
reset => rf[19][11].ACLR
reset => rf[19][12].ACLR
reset => rf[19][13].ACLR
reset => rf[19][14].ACLR
reset => rf[19][15].ACLR
reset => rf[19][16].ACLR
reset => rf[19][17].ACLR
reset => rf[19][18].ACLR
reset => rf[19][19].ACLR
reset => rf[19][20].ACLR
reset => rf[19][21].ACLR
reset => rf[19][22].ACLR
reset => rf[19][23].ACLR
reset => rf[19][24].ACLR
reset => rf[19][25].ACLR
reset => rf[19][26].ACLR
reset => rf[19][27].ACLR
reset => rf[19][28].ACLR
reset => rf[19][29].ACLR
reset => rf[19][30].ACLR
reset => rf[19][31].ACLR
reset => rf[20][0].ACLR
reset => rf[20][1].ACLR
reset => rf[20][2].ACLR
reset => rf[20][3].ACLR
reset => rf[20][4].ACLR
reset => rf[20][5].ACLR
reset => rf[20][6].ACLR
reset => rf[20][7].ACLR
reset => rf[20][8].ACLR
reset => rf[20][9].ACLR
reset => rf[20][10].ACLR
reset => rf[20][11].ACLR
reset => rf[20][12].ACLR
reset => rf[20][13].ACLR
reset => rf[20][14].ACLR
reset => rf[20][15].ACLR
reset => rf[20][16].ACLR
reset => rf[20][17].ACLR
reset => rf[20][18].ACLR
reset => rf[20][19].ACLR
reset => rf[20][20].ACLR
reset => rf[20][21].ACLR
reset => rf[20][22].ACLR
reset => rf[20][23].ACLR
reset => rf[20][24].ACLR
reset => rf[20][25].ACLR
reset => rf[20][26].ACLR
reset => rf[20][27].ACLR
reset => rf[20][28].ACLR
reset => rf[20][29].ACLR
reset => rf[20][30].ACLR
reset => rf[20][31].ACLR
reset => rf[21][0].ACLR
reset => rf[21][1].ACLR
reset => rf[21][2].ACLR
reset => rf[21][3].ACLR
reset => rf[21][4].ACLR
reset => rf[21][5].ACLR
reset => rf[21][6].ACLR
reset => rf[21][7].ACLR
reset => rf[21][8].ACLR
reset => rf[21][9].ACLR
reset => rf[21][10].ACLR
reset => rf[21][11].ACLR
reset => rf[21][12].ACLR
reset => rf[21][13].ACLR
reset => rf[21][14].ACLR
reset => rf[21][15].ACLR
reset => rf[21][16].ACLR
reset => rf[21][17].ACLR
reset => rf[21][18].ACLR
reset => rf[21][19].ACLR
reset => rf[21][20].ACLR
reset => rf[21][21].ACLR
reset => rf[21][22].ACLR
reset => rf[21][23].ACLR
reset => rf[21][24].ACLR
reset => rf[21][25].ACLR
reset => rf[21][26].ACLR
reset => rf[21][27].ACLR
reset => rf[21][28].ACLR
reset => rf[21][29].ACLR
reset => rf[21][30].ACLR
reset => rf[21][31].ACLR
reset => rf[22][0].ACLR
reset => rf[22][1].ACLR
reset => rf[22][2].ACLR
reset => rf[22][3].ACLR
reset => rf[22][4].ACLR
reset => rf[22][5].ACLR
reset => rf[22][6].ACLR
reset => rf[22][7].ACLR
reset => rf[22][8].ACLR
reset => rf[22][9].ACLR
reset => rf[22][10].ACLR
reset => rf[22][11].ACLR
reset => rf[22][12].ACLR
reset => rf[22][13].ACLR
reset => rf[22][14].ACLR
reset => rf[22][15].ACLR
reset => rf[22][16].ACLR
reset => rf[22][17].ACLR
reset => rf[22][18].ACLR
reset => rf[22][19].ACLR
reset => rf[22][20].ACLR
reset => rf[22][21].ACLR
reset => rf[22][22].ACLR
reset => rf[22][23].ACLR
reset => rf[22][24].ACLR
reset => rf[22][25].ACLR
reset => rf[22][26].ACLR
reset => rf[22][27].ACLR
reset => rf[22][28].ACLR
reset => rf[22][29].ACLR
reset => rf[22][30].ACLR
reset => rf[22][31].ACLR
reset => rf[23][0].ACLR
reset => rf[23][1].ACLR
reset => rf[23][2].ACLR
reset => rf[23][3].ACLR
reset => rf[23][4].ACLR
reset => rf[23][5].ACLR
reset => rf[23][6].ACLR
reset => rf[23][7].ACLR
reset => rf[23][8].ACLR
reset => rf[23][9].ACLR
reset => rf[23][10].ACLR
reset => rf[23][11].ACLR
reset => rf[23][12].ACLR
reset => rf[23][13].ACLR
reset => rf[23][14].ACLR
reset => rf[23][15].ACLR
reset => rf[23][16].ACLR
reset => rf[23][17].ACLR
reset => rf[23][18].ACLR
reset => rf[23][19].ACLR
reset => rf[23][20].ACLR
reset => rf[23][21].ACLR
reset => rf[23][22].ACLR
reset => rf[23][23].ACLR
reset => rf[23][24].ACLR
reset => rf[23][25].ACLR
reset => rf[23][26].ACLR
reset => rf[23][27].ACLR
reset => rf[23][28].ACLR
reset => rf[23][29].ACLR
reset => rf[23][30].ACLR
reset => rf[23][31].ACLR
reset => rf[24][0].ACLR
reset => rf[24][1].ACLR
reset => rf[24][2].ACLR
reset => rf[24][3].ACLR
reset => rf[24][4].ACLR
reset => rf[24][5].ACLR
reset => rf[24][6].ACLR
reset => rf[24][7].ACLR
reset => rf[24][8].ACLR
reset => rf[24][9].ACLR
reset => rf[24][10].ACLR
reset => rf[24][11].ACLR
reset => rf[24][12].ACLR
reset => rf[24][13].ACLR
reset => rf[24][14].ACLR
reset => rf[24][15].ACLR
reset => rf[24][16].ACLR
reset => rf[24][17].ACLR
reset => rf[24][18].ACLR
reset => rf[24][19].ACLR
reset => rf[24][20].ACLR
reset => rf[24][21].ACLR
reset => rf[24][22].ACLR
reset => rf[24][23].ACLR
reset => rf[24][24].ACLR
reset => rf[24][25].ACLR
reset => rf[24][26].ACLR
reset => rf[24][27].ACLR
reset => rf[24][28].ACLR
reset => rf[24][29].ACLR
reset => rf[24][30].ACLR
reset => rf[24][31].ACLR
reset => rf[25][0].ACLR
reset => rf[25][1].ACLR
reset => rf[25][2].ACLR
reset => rf[25][3].ACLR
reset => rf[25][4].ACLR
reset => rf[25][5].ACLR
reset => rf[25][6].ACLR
reset => rf[25][7].ACLR
reset => rf[25][8].ACLR
reset => rf[25][9].ACLR
reset => rf[25][10].ACLR
reset => rf[25][11].ACLR
reset => rf[25][12].ACLR
reset => rf[25][13].ACLR
reset => rf[25][14].ACLR
reset => rf[25][15].ACLR
reset => rf[25][16].ACLR
reset => rf[25][17].ACLR
reset => rf[25][18].ACLR
reset => rf[25][19].ACLR
reset => rf[25][20].ACLR
reset => rf[25][21].ACLR
reset => rf[25][22].ACLR
reset => rf[25][23].ACLR
reset => rf[25][24].ACLR
reset => rf[25][25].ACLR
reset => rf[25][26].ACLR
reset => rf[25][27].ACLR
reset => rf[25][28].ACLR
reset => rf[25][29].ACLR
reset => rf[25][30].ACLR
reset => rf[25][31].ACLR
reset => rf[26][0].ACLR
reset => rf[26][1].ACLR
reset => rf[26][2].ACLR
reset => rf[26][3].ACLR
reset => rf[26][4].ACLR
reset => rf[26][5].ACLR
reset => rf[26][6].ACLR
reset => rf[26][7].ACLR
reset => rf[26][8].ACLR
reset => rf[26][9].ACLR
reset => rf[26][10].ACLR
reset => rf[26][11].ACLR
reset => rf[26][12].ACLR
reset => rf[26][13].ACLR
reset => rf[26][14].ACLR
reset => rf[26][15].ACLR
reset => rf[26][16].ACLR
reset => rf[26][17].ACLR
reset => rf[26][18].ACLR
reset => rf[26][19].ACLR
reset => rf[26][20].ACLR
reset => rf[26][21].ACLR
reset => rf[26][22].ACLR
reset => rf[26][23].ACLR
reset => rf[26][24].ACLR
reset => rf[26][25].ACLR
reset => rf[26][26].ACLR
reset => rf[26][27].ACLR
reset => rf[26][28].ACLR
reset => rf[26][29].ACLR
reset => rf[26][30].ACLR
reset => rf[26][31].ACLR
reset => rf[27][0].ACLR
reset => rf[27][1].ACLR
reset => rf[27][2].ACLR
reset => rf[27][3].ACLR
reset => rf[27][4].ACLR
reset => rf[27][5].ACLR
reset => rf[27][6].ACLR
reset => rf[27][7].ACLR
reset => rf[27][8].ACLR
reset => rf[27][9].ACLR
reset => rf[27][10].ACLR
reset => rf[27][11].ACLR
reset => rf[27][12].ACLR
reset => rf[27][13].ACLR
reset => rf[27][14].ACLR
reset => rf[27][15].ACLR
reset => rf[27][16].ACLR
reset => rf[27][17].ACLR
reset => rf[27][18].ACLR
reset => rf[27][19].ACLR
reset => rf[27][20].ACLR
reset => rf[27][21].ACLR
reset => rf[27][22].ACLR
reset => rf[27][23].ACLR
reset => rf[27][24].ACLR
reset => rf[27][25].ACLR
reset => rf[27][26].ACLR
reset => rf[27][27].ACLR
reset => rf[27][28].ACLR
reset => rf[27][29].ACLR
reset => rf[27][30].ACLR
reset => rf[27][31].ACLR
reset => rf[28][0].ACLR
reset => rf[28][1].ACLR
reset => rf[28][2].ACLR
reset => rf[28][3].ACLR
reset => rf[28][4].ACLR
reset => rf[28][5].ACLR
reset => rf[28][6].ACLR
reset => rf[28][7].ACLR
reset => rf[28][8].ACLR
reset => rf[28][9].ACLR
reset => rf[28][10].ACLR
reset => rf[28][11].ACLR
reset => rf[28][12].ACLR
reset => rf[28][13].ACLR
reset => rf[28][14].ACLR
reset => rf[28][15].ACLR
reset => rf[28][16].ACLR
reset => rf[28][17].ACLR
reset => rf[28][18].ACLR
reset => rf[28][19].ACLR
reset => rf[28][20].ACLR
reset => rf[28][21].ACLR
reset => rf[28][22].ACLR
reset => rf[28][23].ACLR
reset => rf[28][24].ACLR
reset => rf[28][25].ACLR
reset => rf[28][26].ACLR
reset => rf[28][27].ACLR
reset => rf[28][28].ACLR
reset => rf[28][29].ACLR
reset => rf[28][30].ACLR
reset => rf[28][31].ACLR
reset => rf[29][0].ACLR
reset => rf[29][1].ACLR
reset => rf[29][2].ACLR
reset => rf[29][3].ACLR
reset => rf[29][4].ACLR
reset => rf[29][5].ACLR
reset => rf[29][6].ACLR
reset => rf[29][7].ACLR
reset => rf[29][8].ACLR
reset => rf[29][9].ACLR
reset => rf[29][10].ACLR
reset => rf[29][11].ACLR
reset => rf[29][12].ACLR
reset => rf[29][13].ACLR
reset => rf[29][14].ACLR
reset => rf[29][15].ACLR
reset => rf[29][16].ACLR
reset => rf[29][17].ACLR
reset => rf[29][18].ACLR
reset => rf[29][19].ACLR
reset => rf[29][20].ACLR
reset => rf[29][21].ACLR
reset => rf[29][22].ACLR
reset => rf[29][23].ACLR
reset => rf[29][24].ACLR
reset => rf[29][25].ACLR
reset => rf[29][26].ACLR
reset => rf[29][27].ACLR
reset => rf[29][28].ACLR
reset => rf[29][29].ACLR
reset => rf[29][30].ACLR
reset => rf[29][31].ACLR
reset => rf[30][0].ACLR
reset => rf[30][1].ACLR
reset => rf[30][2].ACLR
reset => rf[30][3].ACLR
reset => rf[30][4].ACLR
reset => rf[30][5].ACLR
reset => rf[30][6].ACLR
reset => rf[30][7].ACLR
reset => rf[30][8].ACLR
reset => rf[30][9].ACLR
reset => rf[30][10].ACLR
reset => rf[30][11].ACLR
reset => rf[30][12].ACLR
reset => rf[30][13].ACLR
reset => rf[30][14].ACLR
reset => rf[30][15].ACLR
reset => rf[30][16].ACLR
reset => rf[30][17].ACLR
reset => rf[30][18].ACLR
reset => rf[30][19].ACLR
reset => rf[30][20].ACLR
reset => rf[30][21].ACLR
reset => rf[30][22].ACLR
reset => rf[30][23].ACLR
reset => rf[30][24].ACLR
reset => rf[30][25].ACLR
reset => rf[30][26].ACLR
reset => rf[30][27].ACLR
reset => rf[30][28].ACLR
reset => rf[30][29].ACLR
reset => rf[30][30].ACLR
reset => rf[30][31].ACLR
reset => rf[31][0].ACLR
reset => rf[31][1].ACLR
reset => rf[31][2].ACLR
reset => rf[31][3].ACLR
reset => rf[31][4].ACLR
reset => rf[31][5].ACLR
reset => rf[31][6].ACLR
reset => rf[31][7].ACLR
reset => rf[31][8].ACLR
reset => rf[31][9].ACLR
reset => rf[31][10].ACLR
reset => rf[31][11].ACLR
reset => rf[31][12].ACLR
reset => rf[31][13].ACLR
reset => rf[31][14].ACLR
reset => rf[31][15].ACLR
reset => rf[31][16].ACLR
reset => rf[31][17].ACLR
reset => rf[31][18].ACLR
reset => rf[31][19].ACLR
reset => rf[31][20].ACLR
reset => rf[31][21].ACLR
reset => rf[31][22].ACLR
reset => rf[31][23].ACLR
reset => rf[31][24].ACLR
reset => rf[31][25].ACLR
reset => rf[31][26].ACLR
reset => rf[31][27].ACLR
reset => rf[31][28].ACLR
reset => rf[31][29].ACLR
reset => rf[31][30].ACLR
reset => rf[31][31].ACLR
we => always0.IN1
ra[0] => Mux0.IN4
ra[0] => Mux1.IN4
ra[0] => Mux2.IN4
ra[0] => Mux3.IN4
ra[0] => Mux4.IN4
ra[0] => Mux5.IN4
ra[0] => Mux6.IN4
ra[0] => Mux7.IN4
ra[0] => Mux8.IN4
ra[0] => Mux9.IN4
ra[0] => Mux10.IN4
ra[0] => Mux11.IN4
ra[0] => Mux12.IN4
ra[0] => Mux13.IN4
ra[0] => Mux14.IN4
ra[0] => Mux15.IN4
ra[0] => Mux16.IN4
ra[0] => Mux17.IN4
ra[0] => Mux18.IN4
ra[0] => Mux19.IN4
ra[0] => Mux20.IN4
ra[0] => Mux21.IN4
ra[0] => Mux22.IN4
ra[0] => Mux23.IN4
ra[0] => Mux24.IN4
ra[0] => Mux25.IN4
ra[0] => Mux26.IN4
ra[0] => Mux27.IN4
ra[0] => Mux28.IN4
ra[0] => Mux29.IN4
ra[0] => Mux30.IN4
ra[0] => Mux31.IN4
ra[1] => Mux0.IN3
ra[1] => Mux1.IN3
ra[1] => Mux2.IN3
ra[1] => Mux3.IN3
ra[1] => Mux4.IN3
ra[1] => Mux5.IN3
ra[1] => Mux6.IN3
ra[1] => Mux7.IN3
ra[1] => Mux8.IN3
ra[1] => Mux9.IN3
ra[1] => Mux10.IN3
ra[1] => Mux11.IN3
ra[1] => Mux12.IN3
ra[1] => Mux13.IN3
ra[1] => Mux14.IN3
ra[1] => Mux15.IN3
ra[1] => Mux16.IN3
ra[1] => Mux17.IN3
ra[1] => Mux18.IN3
ra[1] => Mux19.IN3
ra[1] => Mux20.IN3
ra[1] => Mux21.IN3
ra[1] => Mux22.IN3
ra[1] => Mux23.IN3
ra[1] => Mux24.IN3
ra[1] => Mux25.IN3
ra[1] => Mux26.IN3
ra[1] => Mux27.IN3
ra[1] => Mux28.IN3
ra[1] => Mux29.IN3
ra[1] => Mux30.IN3
ra[1] => Mux31.IN3
ra[2] => Mux0.IN2
ra[2] => Mux1.IN2
ra[2] => Mux2.IN2
ra[2] => Mux3.IN2
ra[2] => Mux4.IN2
ra[2] => Mux5.IN2
ra[2] => Mux6.IN2
ra[2] => Mux7.IN2
ra[2] => Mux8.IN2
ra[2] => Mux9.IN2
ra[2] => Mux10.IN2
ra[2] => Mux11.IN2
ra[2] => Mux12.IN2
ra[2] => Mux13.IN2
ra[2] => Mux14.IN2
ra[2] => Mux15.IN2
ra[2] => Mux16.IN2
ra[2] => Mux17.IN2
ra[2] => Mux18.IN2
ra[2] => Mux19.IN2
ra[2] => Mux20.IN2
ra[2] => Mux21.IN2
ra[2] => Mux22.IN2
ra[2] => Mux23.IN2
ra[2] => Mux24.IN2
ra[2] => Mux25.IN2
ra[2] => Mux26.IN2
ra[2] => Mux27.IN2
ra[2] => Mux28.IN2
ra[2] => Mux29.IN2
ra[2] => Mux30.IN2
ra[2] => Mux31.IN2
ra[3] => Mux0.IN1
ra[3] => Mux1.IN1
ra[3] => Mux2.IN1
ra[3] => Mux3.IN1
ra[3] => Mux4.IN1
ra[3] => Mux5.IN1
ra[3] => Mux6.IN1
ra[3] => Mux7.IN1
ra[3] => Mux8.IN1
ra[3] => Mux9.IN1
ra[3] => Mux10.IN1
ra[3] => Mux11.IN1
ra[3] => Mux12.IN1
ra[3] => Mux13.IN1
ra[3] => Mux14.IN1
ra[3] => Mux15.IN1
ra[3] => Mux16.IN1
ra[3] => Mux17.IN1
ra[3] => Mux18.IN1
ra[3] => Mux19.IN1
ra[3] => Mux20.IN1
ra[3] => Mux21.IN1
ra[3] => Mux22.IN1
ra[3] => Mux23.IN1
ra[3] => Mux24.IN1
ra[3] => Mux25.IN1
ra[3] => Mux26.IN1
ra[3] => Mux27.IN1
ra[3] => Mux28.IN1
ra[3] => Mux29.IN1
ra[3] => Mux30.IN1
ra[3] => Mux31.IN1
ra[4] => Mux0.IN0
ra[4] => Mux1.IN0
ra[4] => Mux2.IN0
ra[4] => Mux3.IN0
ra[4] => Mux4.IN0
ra[4] => Mux5.IN0
ra[4] => Mux6.IN0
ra[4] => Mux7.IN0
ra[4] => Mux8.IN0
ra[4] => Mux9.IN0
ra[4] => Mux10.IN0
ra[4] => Mux11.IN0
ra[4] => Mux12.IN0
ra[4] => Mux13.IN0
ra[4] => Mux14.IN0
ra[4] => Mux15.IN0
ra[4] => Mux16.IN0
ra[4] => Mux17.IN0
ra[4] => Mux18.IN0
ra[4] => Mux19.IN0
ra[4] => Mux20.IN0
ra[4] => Mux21.IN0
ra[4] => Mux22.IN0
ra[4] => Mux23.IN0
ra[4] => Mux24.IN0
ra[4] => Mux25.IN0
ra[4] => Mux26.IN0
ra[4] => Mux27.IN0
ra[4] => Mux28.IN0
ra[4] => Mux29.IN0
ra[4] => Mux30.IN0
ra[4] => Mux31.IN0
rb[0] => Mux32.IN4
rb[0] => Mux33.IN4
rb[0] => Mux34.IN4
rb[0] => Mux35.IN4
rb[0] => Mux36.IN4
rb[0] => Mux37.IN4
rb[0] => Mux38.IN4
rb[0] => Mux39.IN4
rb[0] => Mux40.IN4
rb[0] => Mux41.IN4
rb[0] => Mux42.IN4
rb[0] => Mux43.IN4
rb[0] => Mux44.IN4
rb[0] => Mux45.IN4
rb[0] => Mux46.IN4
rb[0] => Mux47.IN4
rb[0] => Mux48.IN4
rb[0] => Mux49.IN4
rb[0] => Mux50.IN4
rb[0] => Mux51.IN4
rb[0] => Mux52.IN4
rb[0] => Mux53.IN4
rb[0] => Mux54.IN4
rb[0] => Mux55.IN4
rb[0] => Mux56.IN4
rb[0] => Mux57.IN4
rb[0] => Mux58.IN4
rb[0] => Mux59.IN4
rb[0] => Mux60.IN4
rb[0] => Mux61.IN4
rb[0] => Mux62.IN4
rb[0] => Mux63.IN4
rb[1] => Mux32.IN3
rb[1] => Mux33.IN3
rb[1] => Mux34.IN3
rb[1] => Mux35.IN3
rb[1] => Mux36.IN3
rb[1] => Mux37.IN3
rb[1] => Mux38.IN3
rb[1] => Mux39.IN3
rb[1] => Mux40.IN3
rb[1] => Mux41.IN3
rb[1] => Mux42.IN3
rb[1] => Mux43.IN3
rb[1] => Mux44.IN3
rb[1] => Mux45.IN3
rb[1] => Mux46.IN3
rb[1] => Mux47.IN3
rb[1] => Mux48.IN3
rb[1] => Mux49.IN3
rb[1] => Mux50.IN3
rb[1] => Mux51.IN3
rb[1] => Mux52.IN3
rb[1] => Mux53.IN3
rb[1] => Mux54.IN3
rb[1] => Mux55.IN3
rb[1] => Mux56.IN3
rb[1] => Mux57.IN3
rb[1] => Mux58.IN3
rb[1] => Mux59.IN3
rb[1] => Mux60.IN3
rb[1] => Mux61.IN3
rb[1] => Mux62.IN3
rb[1] => Mux63.IN3
rb[2] => Mux32.IN2
rb[2] => Mux33.IN2
rb[2] => Mux34.IN2
rb[2] => Mux35.IN2
rb[2] => Mux36.IN2
rb[2] => Mux37.IN2
rb[2] => Mux38.IN2
rb[2] => Mux39.IN2
rb[2] => Mux40.IN2
rb[2] => Mux41.IN2
rb[2] => Mux42.IN2
rb[2] => Mux43.IN2
rb[2] => Mux44.IN2
rb[2] => Mux45.IN2
rb[2] => Mux46.IN2
rb[2] => Mux47.IN2
rb[2] => Mux48.IN2
rb[2] => Mux49.IN2
rb[2] => Mux50.IN2
rb[2] => Mux51.IN2
rb[2] => Mux52.IN2
rb[2] => Mux53.IN2
rb[2] => Mux54.IN2
rb[2] => Mux55.IN2
rb[2] => Mux56.IN2
rb[2] => Mux57.IN2
rb[2] => Mux58.IN2
rb[2] => Mux59.IN2
rb[2] => Mux60.IN2
rb[2] => Mux61.IN2
rb[2] => Mux62.IN2
rb[2] => Mux63.IN2
rb[3] => Mux32.IN1
rb[3] => Mux33.IN1
rb[3] => Mux34.IN1
rb[3] => Mux35.IN1
rb[3] => Mux36.IN1
rb[3] => Mux37.IN1
rb[3] => Mux38.IN1
rb[3] => Mux39.IN1
rb[3] => Mux40.IN1
rb[3] => Mux41.IN1
rb[3] => Mux42.IN1
rb[3] => Mux43.IN1
rb[3] => Mux44.IN1
rb[3] => Mux45.IN1
rb[3] => Mux46.IN1
rb[3] => Mux47.IN1
rb[3] => Mux48.IN1
rb[3] => Mux49.IN1
rb[3] => Mux50.IN1
rb[3] => Mux51.IN1
rb[3] => Mux52.IN1
rb[3] => Mux53.IN1
rb[3] => Mux54.IN1
rb[3] => Mux55.IN1
rb[3] => Mux56.IN1
rb[3] => Mux57.IN1
rb[3] => Mux58.IN1
rb[3] => Mux59.IN1
rb[3] => Mux60.IN1
rb[3] => Mux61.IN1
rb[3] => Mux62.IN1
rb[3] => Mux63.IN1
rb[4] => Mux32.IN0
rb[4] => Mux33.IN0
rb[4] => Mux34.IN0
rb[4] => Mux35.IN0
rb[4] => Mux36.IN0
rb[4] => Mux37.IN0
rb[4] => Mux38.IN0
rb[4] => Mux39.IN0
rb[4] => Mux40.IN0
rb[4] => Mux41.IN0
rb[4] => Mux42.IN0
rb[4] => Mux43.IN0
rb[4] => Mux44.IN0
rb[4] => Mux45.IN0
rb[4] => Mux46.IN0
rb[4] => Mux47.IN0
rb[4] => Mux48.IN0
rb[4] => Mux49.IN0
rb[4] => Mux50.IN0
rb[4] => Mux51.IN0
rb[4] => Mux52.IN0
rb[4] => Mux53.IN0
rb[4] => Mux54.IN0
rb[4] => Mux55.IN0
rb[4] => Mux56.IN0
rb[4] => Mux57.IN0
rb[4] => Mux58.IN0
rb[4] => Mux59.IN0
rb[4] => Mux60.IN0
rb[4] => Mux61.IN0
rb[4] => Mux62.IN0
rb[4] => Mux63.IN0
rw[0] => Decoder0.IN4
rw[1] => Decoder0.IN3
rw[2] => Decoder0.IN2
rw[3] => Decoder0.IN1
rw[4] => Decoder0.IN0
wd[0] => rf[0][0].DATAIN
wd[0] => rf[1][0].DATAIN
wd[0] => rf[2][0].DATAIN
wd[0] => rf[3][0].DATAIN
wd[0] => rf[4][0].DATAIN
wd[0] => rf[5][0].DATAIN
wd[0] => rf[6][0].DATAIN
wd[0] => rf[7][0].DATAIN
wd[0] => rf[8][0].DATAIN
wd[0] => rf[9][0].DATAIN
wd[0] => rf[10][0].DATAIN
wd[0] => rf[11][0].DATAIN
wd[0] => rf[12][0].DATAIN
wd[0] => rf[13][0].DATAIN
wd[0] => rf[14][0].DATAIN
wd[0] => rf[15][0].DATAIN
wd[0] => rf[16][0].DATAIN
wd[0] => rf[17][0].DATAIN
wd[0] => rf[18][0].DATAIN
wd[0] => rf[19][0].DATAIN
wd[0] => rf[20][0].DATAIN
wd[0] => rf[21][0].DATAIN
wd[0] => rf[22][0].DATAIN
wd[0] => rf[23][0].DATAIN
wd[0] => rf[24][0].DATAIN
wd[0] => rf[25][0].DATAIN
wd[0] => rf[26][0].DATAIN
wd[0] => rf[27][0].DATAIN
wd[0] => rf[28][0].DATAIN
wd[0] => rf[29][0].DATAIN
wd[0] => rf[30][0].DATAIN
wd[0] => rf[31][0].DATAIN
wd[1] => rf[0][1].DATAIN
wd[1] => rf[1][1].DATAIN
wd[1] => rf[2][1].DATAIN
wd[1] => rf[3][1].DATAIN
wd[1] => rf[4][1].DATAIN
wd[1] => rf[5][1].DATAIN
wd[1] => rf[6][1].DATAIN
wd[1] => rf[7][1].DATAIN
wd[1] => rf[8][1].DATAIN
wd[1] => rf[9][1].DATAIN
wd[1] => rf[10][1].DATAIN
wd[1] => rf[11][1].DATAIN
wd[1] => rf[12][1].DATAIN
wd[1] => rf[13][1].DATAIN
wd[1] => rf[14][1].DATAIN
wd[1] => rf[15][1].DATAIN
wd[1] => rf[16][1].DATAIN
wd[1] => rf[17][1].DATAIN
wd[1] => rf[18][1].DATAIN
wd[1] => rf[19][1].DATAIN
wd[1] => rf[20][1].DATAIN
wd[1] => rf[21][1].DATAIN
wd[1] => rf[22][1].DATAIN
wd[1] => rf[23][1].DATAIN
wd[1] => rf[24][1].DATAIN
wd[1] => rf[25][1].DATAIN
wd[1] => rf[26][1].DATAIN
wd[1] => rf[27][1].DATAIN
wd[1] => rf[28][1].DATAIN
wd[1] => rf[29][1].DATAIN
wd[1] => rf[30][1].DATAIN
wd[1] => rf[31][1].DATAIN
wd[2] => rf[0][2].DATAIN
wd[2] => rf[1][2].DATAIN
wd[2] => rf[2][2].DATAIN
wd[2] => rf[3][2].DATAIN
wd[2] => rf[4][2].DATAIN
wd[2] => rf[5][2].DATAIN
wd[2] => rf[6][2].DATAIN
wd[2] => rf[7][2].DATAIN
wd[2] => rf[8][2].DATAIN
wd[2] => rf[9][2].DATAIN
wd[2] => rf[10][2].DATAIN
wd[2] => rf[11][2].DATAIN
wd[2] => rf[12][2].DATAIN
wd[2] => rf[13][2].DATAIN
wd[2] => rf[14][2].DATAIN
wd[2] => rf[15][2].DATAIN
wd[2] => rf[16][2].DATAIN
wd[2] => rf[17][2].DATAIN
wd[2] => rf[18][2].DATAIN
wd[2] => rf[19][2].DATAIN
wd[2] => rf[20][2].DATAIN
wd[2] => rf[21][2].DATAIN
wd[2] => rf[22][2].DATAIN
wd[2] => rf[23][2].DATAIN
wd[2] => rf[24][2].DATAIN
wd[2] => rf[25][2].DATAIN
wd[2] => rf[26][2].DATAIN
wd[2] => rf[27][2].DATAIN
wd[2] => rf[28][2].DATAIN
wd[2] => rf[29][2].DATAIN
wd[2] => rf[30][2].DATAIN
wd[2] => rf[31][2].DATAIN
wd[3] => rf[0][3].DATAIN
wd[3] => rf[1][3].DATAIN
wd[3] => rf[2][3].DATAIN
wd[3] => rf[3][3].DATAIN
wd[3] => rf[4][3].DATAIN
wd[3] => rf[5][3].DATAIN
wd[3] => rf[6][3].DATAIN
wd[3] => rf[7][3].DATAIN
wd[3] => rf[8][3].DATAIN
wd[3] => rf[9][3].DATAIN
wd[3] => rf[10][3].DATAIN
wd[3] => rf[11][3].DATAIN
wd[3] => rf[12][3].DATAIN
wd[3] => rf[13][3].DATAIN
wd[3] => rf[14][3].DATAIN
wd[3] => rf[15][3].DATAIN
wd[3] => rf[16][3].DATAIN
wd[3] => rf[17][3].DATAIN
wd[3] => rf[18][3].DATAIN
wd[3] => rf[19][3].DATAIN
wd[3] => rf[20][3].DATAIN
wd[3] => rf[21][3].DATAIN
wd[3] => rf[22][3].DATAIN
wd[3] => rf[23][3].DATAIN
wd[3] => rf[24][3].DATAIN
wd[3] => rf[25][3].DATAIN
wd[3] => rf[26][3].DATAIN
wd[3] => rf[27][3].DATAIN
wd[3] => rf[28][3].DATAIN
wd[3] => rf[29][3].DATAIN
wd[3] => rf[30][3].DATAIN
wd[3] => rf[31][3].DATAIN
wd[4] => rf[0][4].DATAIN
wd[4] => rf[1][4].DATAIN
wd[4] => rf[2][4].DATAIN
wd[4] => rf[3][4].DATAIN
wd[4] => rf[4][4].DATAIN
wd[4] => rf[5][4].DATAIN
wd[4] => rf[6][4].DATAIN
wd[4] => rf[7][4].DATAIN
wd[4] => rf[8][4].DATAIN
wd[4] => rf[9][4].DATAIN
wd[4] => rf[10][4].DATAIN
wd[4] => rf[11][4].DATAIN
wd[4] => rf[12][4].DATAIN
wd[4] => rf[13][4].DATAIN
wd[4] => rf[14][4].DATAIN
wd[4] => rf[15][4].DATAIN
wd[4] => rf[16][4].DATAIN
wd[4] => rf[17][4].DATAIN
wd[4] => rf[18][4].DATAIN
wd[4] => rf[19][4].DATAIN
wd[4] => rf[20][4].DATAIN
wd[4] => rf[21][4].DATAIN
wd[4] => rf[22][4].DATAIN
wd[4] => rf[23][4].DATAIN
wd[4] => rf[24][4].DATAIN
wd[4] => rf[25][4].DATAIN
wd[4] => rf[26][4].DATAIN
wd[4] => rf[27][4].DATAIN
wd[4] => rf[28][4].DATAIN
wd[4] => rf[29][4].DATAIN
wd[4] => rf[30][4].DATAIN
wd[4] => rf[31][4].DATAIN
wd[5] => rf[0][5].DATAIN
wd[5] => rf[1][5].DATAIN
wd[5] => rf[2][5].DATAIN
wd[5] => rf[3][5].DATAIN
wd[5] => rf[4][5].DATAIN
wd[5] => rf[5][5].DATAIN
wd[5] => rf[6][5].DATAIN
wd[5] => rf[7][5].DATAIN
wd[5] => rf[8][5].DATAIN
wd[5] => rf[9][5].DATAIN
wd[5] => rf[10][5].DATAIN
wd[5] => rf[11][5].DATAIN
wd[5] => rf[12][5].DATAIN
wd[5] => rf[13][5].DATAIN
wd[5] => rf[14][5].DATAIN
wd[5] => rf[15][5].DATAIN
wd[5] => rf[16][5].DATAIN
wd[5] => rf[17][5].DATAIN
wd[5] => rf[18][5].DATAIN
wd[5] => rf[19][5].DATAIN
wd[5] => rf[20][5].DATAIN
wd[5] => rf[21][5].DATAIN
wd[5] => rf[22][5].DATAIN
wd[5] => rf[23][5].DATAIN
wd[5] => rf[24][5].DATAIN
wd[5] => rf[25][5].DATAIN
wd[5] => rf[26][5].DATAIN
wd[5] => rf[27][5].DATAIN
wd[5] => rf[28][5].DATAIN
wd[5] => rf[29][5].DATAIN
wd[5] => rf[30][5].DATAIN
wd[5] => rf[31][5].DATAIN
wd[6] => rf[0][6].DATAIN
wd[6] => rf[1][6].DATAIN
wd[6] => rf[2][6].DATAIN
wd[6] => rf[3][6].DATAIN
wd[6] => rf[4][6].DATAIN
wd[6] => rf[5][6].DATAIN
wd[6] => rf[6][6].DATAIN
wd[6] => rf[7][6].DATAIN
wd[6] => rf[8][6].DATAIN
wd[6] => rf[9][6].DATAIN
wd[6] => rf[10][6].DATAIN
wd[6] => rf[11][6].DATAIN
wd[6] => rf[12][6].DATAIN
wd[6] => rf[13][6].DATAIN
wd[6] => rf[14][6].DATAIN
wd[6] => rf[15][6].DATAIN
wd[6] => rf[16][6].DATAIN
wd[6] => rf[17][6].DATAIN
wd[6] => rf[18][6].DATAIN
wd[6] => rf[19][6].DATAIN
wd[6] => rf[20][6].DATAIN
wd[6] => rf[21][6].DATAIN
wd[6] => rf[22][6].DATAIN
wd[6] => rf[23][6].DATAIN
wd[6] => rf[24][6].DATAIN
wd[6] => rf[25][6].DATAIN
wd[6] => rf[26][6].DATAIN
wd[6] => rf[27][6].DATAIN
wd[6] => rf[28][6].DATAIN
wd[6] => rf[29][6].DATAIN
wd[6] => rf[30][6].DATAIN
wd[6] => rf[31][6].DATAIN
wd[7] => rf[0][7].DATAIN
wd[7] => rf[1][7].DATAIN
wd[7] => rf[2][7].DATAIN
wd[7] => rf[3][7].DATAIN
wd[7] => rf[4][7].DATAIN
wd[7] => rf[5][7].DATAIN
wd[7] => rf[6][7].DATAIN
wd[7] => rf[7][7].DATAIN
wd[7] => rf[8][7].DATAIN
wd[7] => rf[9][7].DATAIN
wd[7] => rf[10][7].DATAIN
wd[7] => rf[11][7].DATAIN
wd[7] => rf[12][7].DATAIN
wd[7] => rf[13][7].DATAIN
wd[7] => rf[14][7].DATAIN
wd[7] => rf[15][7].DATAIN
wd[7] => rf[16][7].DATAIN
wd[7] => rf[17][7].DATAIN
wd[7] => rf[18][7].DATAIN
wd[7] => rf[19][7].DATAIN
wd[7] => rf[20][7].DATAIN
wd[7] => rf[21][7].DATAIN
wd[7] => rf[22][7].DATAIN
wd[7] => rf[23][7].DATAIN
wd[7] => rf[24][7].DATAIN
wd[7] => rf[25][7].DATAIN
wd[7] => rf[26][7].DATAIN
wd[7] => rf[27][7].DATAIN
wd[7] => rf[28][7].DATAIN
wd[7] => rf[29][7].DATAIN
wd[7] => rf[30][7].DATAIN
wd[7] => rf[31][7].DATAIN
wd[8] => rf[0][8].DATAIN
wd[8] => rf[1][8].DATAIN
wd[8] => rf[2][8].DATAIN
wd[8] => rf[3][8].DATAIN
wd[8] => rf[4][8].DATAIN
wd[8] => rf[5][8].DATAIN
wd[8] => rf[6][8].DATAIN
wd[8] => rf[7][8].DATAIN
wd[8] => rf[8][8].DATAIN
wd[8] => rf[9][8].DATAIN
wd[8] => rf[10][8].DATAIN
wd[8] => rf[11][8].DATAIN
wd[8] => rf[12][8].DATAIN
wd[8] => rf[13][8].DATAIN
wd[8] => rf[14][8].DATAIN
wd[8] => rf[15][8].DATAIN
wd[8] => rf[16][8].DATAIN
wd[8] => rf[17][8].DATAIN
wd[8] => rf[18][8].DATAIN
wd[8] => rf[19][8].DATAIN
wd[8] => rf[20][8].DATAIN
wd[8] => rf[21][8].DATAIN
wd[8] => rf[22][8].DATAIN
wd[8] => rf[23][8].DATAIN
wd[8] => rf[24][8].DATAIN
wd[8] => rf[25][8].DATAIN
wd[8] => rf[26][8].DATAIN
wd[8] => rf[27][8].DATAIN
wd[8] => rf[28][8].DATAIN
wd[8] => rf[29][8].DATAIN
wd[8] => rf[30][8].DATAIN
wd[8] => rf[31][8].DATAIN
wd[9] => rf[0][9].DATAIN
wd[9] => rf[1][9].DATAIN
wd[9] => rf[2][9].DATAIN
wd[9] => rf[3][9].DATAIN
wd[9] => rf[4][9].DATAIN
wd[9] => rf[5][9].DATAIN
wd[9] => rf[6][9].DATAIN
wd[9] => rf[7][9].DATAIN
wd[9] => rf[8][9].DATAIN
wd[9] => rf[9][9].DATAIN
wd[9] => rf[10][9].DATAIN
wd[9] => rf[11][9].DATAIN
wd[9] => rf[12][9].DATAIN
wd[9] => rf[13][9].DATAIN
wd[9] => rf[14][9].DATAIN
wd[9] => rf[15][9].DATAIN
wd[9] => rf[16][9].DATAIN
wd[9] => rf[17][9].DATAIN
wd[9] => rf[18][9].DATAIN
wd[9] => rf[19][9].DATAIN
wd[9] => rf[20][9].DATAIN
wd[9] => rf[21][9].DATAIN
wd[9] => rf[22][9].DATAIN
wd[9] => rf[23][9].DATAIN
wd[9] => rf[24][9].DATAIN
wd[9] => rf[25][9].DATAIN
wd[9] => rf[26][9].DATAIN
wd[9] => rf[27][9].DATAIN
wd[9] => rf[28][9].DATAIN
wd[9] => rf[29][9].DATAIN
wd[9] => rf[30][9].DATAIN
wd[9] => rf[31][9].DATAIN
wd[10] => rf[0][10].DATAIN
wd[10] => rf[1][10].DATAIN
wd[10] => rf[2][10].DATAIN
wd[10] => rf[3][10].DATAIN
wd[10] => rf[4][10].DATAIN
wd[10] => rf[5][10].DATAIN
wd[10] => rf[6][10].DATAIN
wd[10] => rf[7][10].DATAIN
wd[10] => rf[8][10].DATAIN
wd[10] => rf[9][10].DATAIN
wd[10] => rf[10][10].DATAIN
wd[10] => rf[11][10].DATAIN
wd[10] => rf[12][10].DATAIN
wd[10] => rf[13][10].DATAIN
wd[10] => rf[14][10].DATAIN
wd[10] => rf[15][10].DATAIN
wd[10] => rf[16][10].DATAIN
wd[10] => rf[17][10].DATAIN
wd[10] => rf[18][10].DATAIN
wd[10] => rf[19][10].DATAIN
wd[10] => rf[20][10].DATAIN
wd[10] => rf[21][10].DATAIN
wd[10] => rf[22][10].DATAIN
wd[10] => rf[23][10].DATAIN
wd[10] => rf[24][10].DATAIN
wd[10] => rf[25][10].DATAIN
wd[10] => rf[26][10].DATAIN
wd[10] => rf[27][10].DATAIN
wd[10] => rf[28][10].DATAIN
wd[10] => rf[29][10].DATAIN
wd[10] => rf[30][10].DATAIN
wd[10] => rf[31][10].DATAIN
wd[11] => rf[0][11].DATAIN
wd[11] => rf[1][11].DATAIN
wd[11] => rf[2][11].DATAIN
wd[11] => rf[3][11].DATAIN
wd[11] => rf[4][11].DATAIN
wd[11] => rf[5][11].DATAIN
wd[11] => rf[6][11].DATAIN
wd[11] => rf[7][11].DATAIN
wd[11] => rf[8][11].DATAIN
wd[11] => rf[9][11].DATAIN
wd[11] => rf[10][11].DATAIN
wd[11] => rf[11][11].DATAIN
wd[11] => rf[12][11].DATAIN
wd[11] => rf[13][11].DATAIN
wd[11] => rf[14][11].DATAIN
wd[11] => rf[15][11].DATAIN
wd[11] => rf[16][11].DATAIN
wd[11] => rf[17][11].DATAIN
wd[11] => rf[18][11].DATAIN
wd[11] => rf[19][11].DATAIN
wd[11] => rf[20][11].DATAIN
wd[11] => rf[21][11].DATAIN
wd[11] => rf[22][11].DATAIN
wd[11] => rf[23][11].DATAIN
wd[11] => rf[24][11].DATAIN
wd[11] => rf[25][11].DATAIN
wd[11] => rf[26][11].DATAIN
wd[11] => rf[27][11].DATAIN
wd[11] => rf[28][11].DATAIN
wd[11] => rf[29][11].DATAIN
wd[11] => rf[30][11].DATAIN
wd[11] => rf[31][11].DATAIN
wd[12] => rf[0][12].DATAIN
wd[12] => rf[1][12].DATAIN
wd[12] => rf[2][12].DATAIN
wd[12] => rf[3][12].DATAIN
wd[12] => rf[4][12].DATAIN
wd[12] => rf[5][12].DATAIN
wd[12] => rf[6][12].DATAIN
wd[12] => rf[7][12].DATAIN
wd[12] => rf[8][12].DATAIN
wd[12] => rf[9][12].DATAIN
wd[12] => rf[10][12].DATAIN
wd[12] => rf[11][12].DATAIN
wd[12] => rf[12][12].DATAIN
wd[12] => rf[13][12].DATAIN
wd[12] => rf[14][12].DATAIN
wd[12] => rf[15][12].DATAIN
wd[12] => rf[16][12].DATAIN
wd[12] => rf[17][12].DATAIN
wd[12] => rf[18][12].DATAIN
wd[12] => rf[19][12].DATAIN
wd[12] => rf[20][12].DATAIN
wd[12] => rf[21][12].DATAIN
wd[12] => rf[22][12].DATAIN
wd[12] => rf[23][12].DATAIN
wd[12] => rf[24][12].DATAIN
wd[12] => rf[25][12].DATAIN
wd[12] => rf[26][12].DATAIN
wd[12] => rf[27][12].DATAIN
wd[12] => rf[28][12].DATAIN
wd[12] => rf[29][12].DATAIN
wd[12] => rf[30][12].DATAIN
wd[12] => rf[31][12].DATAIN
wd[13] => rf[0][13].DATAIN
wd[13] => rf[1][13].DATAIN
wd[13] => rf[2][13].DATAIN
wd[13] => rf[3][13].DATAIN
wd[13] => rf[4][13].DATAIN
wd[13] => rf[5][13].DATAIN
wd[13] => rf[6][13].DATAIN
wd[13] => rf[7][13].DATAIN
wd[13] => rf[8][13].DATAIN
wd[13] => rf[9][13].DATAIN
wd[13] => rf[10][13].DATAIN
wd[13] => rf[11][13].DATAIN
wd[13] => rf[12][13].DATAIN
wd[13] => rf[13][13].DATAIN
wd[13] => rf[14][13].DATAIN
wd[13] => rf[15][13].DATAIN
wd[13] => rf[16][13].DATAIN
wd[13] => rf[17][13].DATAIN
wd[13] => rf[18][13].DATAIN
wd[13] => rf[19][13].DATAIN
wd[13] => rf[20][13].DATAIN
wd[13] => rf[21][13].DATAIN
wd[13] => rf[22][13].DATAIN
wd[13] => rf[23][13].DATAIN
wd[13] => rf[24][13].DATAIN
wd[13] => rf[25][13].DATAIN
wd[13] => rf[26][13].DATAIN
wd[13] => rf[27][13].DATAIN
wd[13] => rf[28][13].DATAIN
wd[13] => rf[29][13].DATAIN
wd[13] => rf[30][13].DATAIN
wd[13] => rf[31][13].DATAIN
wd[14] => rf[0][14].DATAIN
wd[14] => rf[1][14].DATAIN
wd[14] => rf[2][14].DATAIN
wd[14] => rf[3][14].DATAIN
wd[14] => rf[4][14].DATAIN
wd[14] => rf[5][14].DATAIN
wd[14] => rf[6][14].DATAIN
wd[14] => rf[7][14].DATAIN
wd[14] => rf[8][14].DATAIN
wd[14] => rf[9][14].DATAIN
wd[14] => rf[10][14].DATAIN
wd[14] => rf[11][14].DATAIN
wd[14] => rf[12][14].DATAIN
wd[14] => rf[13][14].DATAIN
wd[14] => rf[14][14].DATAIN
wd[14] => rf[15][14].DATAIN
wd[14] => rf[16][14].DATAIN
wd[14] => rf[17][14].DATAIN
wd[14] => rf[18][14].DATAIN
wd[14] => rf[19][14].DATAIN
wd[14] => rf[20][14].DATAIN
wd[14] => rf[21][14].DATAIN
wd[14] => rf[22][14].DATAIN
wd[14] => rf[23][14].DATAIN
wd[14] => rf[24][14].DATAIN
wd[14] => rf[25][14].DATAIN
wd[14] => rf[26][14].DATAIN
wd[14] => rf[27][14].DATAIN
wd[14] => rf[28][14].DATAIN
wd[14] => rf[29][14].DATAIN
wd[14] => rf[30][14].DATAIN
wd[14] => rf[31][14].DATAIN
wd[15] => rf[0][15].DATAIN
wd[15] => rf[1][15].DATAIN
wd[15] => rf[2][15].DATAIN
wd[15] => rf[3][15].DATAIN
wd[15] => rf[4][15].DATAIN
wd[15] => rf[5][15].DATAIN
wd[15] => rf[6][15].DATAIN
wd[15] => rf[7][15].DATAIN
wd[15] => rf[8][15].DATAIN
wd[15] => rf[9][15].DATAIN
wd[15] => rf[10][15].DATAIN
wd[15] => rf[11][15].DATAIN
wd[15] => rf[12][15].DATAIN
wd[15] => rf[13][15].DATAIN
wd[15] => rf[14][15].DATAIN
wd[15] => rf[15][15].DATAIN
wd[15] => rf[16][15].DATAIN
wd[15] => rf[17][15].DATAIN
wd[15] => rf[18][15].DATAIN
wd[15] => rf[19][15].DATAIN
wd[15] => rf[20][15].DATAIN
wd[15] => rf[21][15].DATAIN
wd[15] => rf[22][15].DATAIN
wd[15] => rf[23][15].DATAIN
wd[15] => rf[24][15].DATAIN
wd[15] => rf[25][15].DATAIN
wd[15] => rf[26][15].DATAIN
wd[15] => rf[27][15].DATAIN
wd[15] => rf[28][15].DATAIN
wd[15] => rf[29][15].DATAIN
wd[15] => rf[30][15].DATAIN
wd[15] => rf[31][15].DATAIN
wd[16] => rf[0][16].DATAIN
wd[16] => rf[1][16].DATAIN
wd[16] => rf[2][16].DATAIN
wd[16] => rf[3][16].DATAIN
wd[16] => rf[4][16].DATAIN
wd[16] => rf[5][16].DATAIN
wd[16] => rf[6][16].DATAIN
wd[16] => rf[7][16].DATAIN
wd[16] => rf[8][16].DATAIN
wd[16] => rf[9][16].DATAIN
wd[16] => rf[10][16].DATAIN
wd[16] => rf[11][16].DATAIN
wd[16] => rf[12][16].DATAIN
wd[16] => rf[13][16].DATAIN
wd[16] => rf[14][16].DATAIN
wd[16] => rf[15][16].DATAIN
wd[16] => rf[16][16].DATAIN
wd[16] => rf[17][16].DATAIN
wd[16] => rf[18][16].DATAIN
wd[16] => rf[19][16].DATAIN
wd[16] => rf[20][16].DATAIN
wd[16] => rf[21][16].DATAIN
wd[16] => rf[22][16].DATAIN
wd[16] => rf[23][16].DATAIN
wd[16] => rf[24][16].DATAIN
wd[16] => rf[25][16].DATAIN
wd[16] => rf[26][16].DATAIN
wd[16] => rf[27][16].DATAIN
wd[16] => rf[28][16].DATAIN
wd[16] => rf[29][16].DATAIN
wd[16] => rf[30][16].DATAIN
wd[16] => rf[31][16].DATAIN
wd[17] => rf[0][17].DATAIN
wd[17] => rf[1][17].DATAIN
wd[17] => rf[2][17].DATAIN
wd[17] => rf[3][17].DATAIN
wd[17] => rf[4][17].DATAIN
wd[17] => rf[5][17].DATAIN
wd[17] => rf[6][17].DATAIN
wd[17] => rf[7][17].DATAIN
wd[17] => rf[8][17].DATAIN
wd[17] => rf[9][17].DATAIN
wd[17] => rf[10][17].DATAIN
wd[17] => rf[11][17].DATAIN
wd[17] => rf[12][17].DATAIN
wd[17] => rf[13][17].DATAIN
wd[17] => rf[14][17].DATAIN
wd[17] => rf[15][17].DATAIN
wd[17] => rf[16][17].DATAIN
wd[17] => rf[17][17].DATAIN
wd[17] => rf[18][17].DATAIN
wd[17] => rf[19][17].DATAIN
wd[17] => rf[20][17].DATAIN
wd[17] => rf[21][17].DATAIN
wd[17] => rf[22][17].DATAIN
wd[17] => rf[23][17].DATAIN
wd[17] => rf[24][17].DATAIN
wd[17] => rf[25][17].DATAIN
wd[17] => rf[26][17].DATAIN
wd[17] => rf[27][17].DATAIN
wd[17] => rf[28][17].DATAIN
wd[17] => rf[29][17].DATAIN
wd[17] => rf[30][17].DATAIN
wd[17] => rf[31][17].DATAIN
wd[18] => rf[0][18].DATAIN
wd[18] => rf[1][18].DATAIN
wd[18] => rf[2][18].DATAIN
wd[18] => rf[3][18].DATAIN
wd[18] => rf[4][18].DATAIN
wd[18] => rf[5][18].DATAIN
wd[18] => rf[6][18].DATAIN
wd[18] => rf[7][18].DATAIN
wd[18] => rf[8][18].DATAIN
wd[18] => rf[9][18].DATAIN
wd[18] => rf[10][18].DATAIN
wd[18] => rf[11][18].DATAIN
wd[18] => rf[12][18].DATAIN
wd[18] => rf[13][18].DATAIN
wd[18] => rf[14][18].DATAIN
wd[18] => rf[15][18].DATAIN
wd[18] => rf[16][18].DATAIN
wd[18] => rf[17][18].DATAIN
wd[18] => rf[18][18].DATAIN
wd[18] => rf[19][18].DATAIN
wd[18] => rf[20][18].DATAIN
wd[18] => rf[21][18].DATAIN
wd[18] => rf[22][18].DATAIN
wd[18] => rf[23][18].DATAIN
wd[18] => rf[24][18].DATAIN
wd[18] => rf[25][18].DATAIN
wd[18] => rf[26][18].DATAIN
wd[18] => rf[27][18].DATAIN
wd[18] => rf[28][18].DATAIN
wd[18] => rf[29][18].DATAIN
wd[18] => rf[30][18].DATAIN
wd[18] => rf[31][18].DATAIN
wd[19] => rf[0][19].DATAIN
wd[19] => rf[1][19].DATAIN
wd[19] => rf[2][19].DATAIN
wd[19] => rf[3][19].DATAIN
wd[19] => rf[4][19].DATAIN
wd[19] => rf[5][19].DATAIN
wd[19] => rf[6][19].DATAIN
wd[19] => rf[7][19].DATAIN
wd[19] => rf[8][19].DATAIN
wd[19] => rf[9][19].DATAIN
wd[19] => rf[10][19].DATAIN
wd[19] => rf[11][19].DATAIN
wd[19] => rf[12][19].DATAIN
wd[19] => rf[13][19].DATAIN
wd[19] => rf[14][19].DATAIN
wd[19] => rf[15][19].DATAIN
wd[19] => rf[16][19].DATAIN
wd[19] => rf[17][19].DATAIN
wd[19] => rf[18][19].DATAIN
wd[19] => rf[19][19].DATAIN
wd[19] => rf[20][19].DATAIN
wd[19] => rf[21][19].DATAIN
wd[19] => rf[22][19].DATAIN
wd[19] => rf[23][19].DATAIN
wd[19] => rf[24][19].DATAIN
wd[19] => rf[25][19].DATAIN
wd[19] => rf[26][19].DATAIN
wd[19] => rf[27][19].DATAIN
wd[19] => rf[28][19].DATAIN
wd[19] => rf[29][19].DATAIN
wd[19] => rf[30][19].DATAIN
wd[19] => rf[31][19].DATAIN
wd[20] => rf[0][20].DATAIN
wd[20] => rf[1][20].DATAIN
wd[20] => rf[2][20].DATAIN
wd[20] => rf[3][20].DATAIN
wd[20] => rf[4][20].DATAIN
wd[20] => rf[5][20].DATAIN
wd[20] => rf[6][20].DATAIN
wd[20] => rf[7][20].DATAIN
wd[20] => rf[8][20].DATAIN
wd[20] => rf[9][20].DATAIN
wd[20] => rf[10][20].DATAIN
wd[20] => rf[11][20].DATAIN
wd[20] => rf[12][20].DATAIN
wd[20] => rf[13][20].DATAIN
wd[20] => rf[14][20].DATAIN
wd[20] => rf[15][20].DATAIN
wd[20] => rf[16][20].DATAIN
wd[20] => rf[17][20].DATAIN
wd[20] => rf[18][20].DATAIN
wd[20] => rf[19][20].DATAIN
wd[20] => rf[20][20].DATAIN
wd[20] => rf[21][20].DATAIN
wd[20] => rf[22][20].DATAIN
wd[20] => rf[23][20].DATAIN
wd[20] => rf[24][20].DATAIN
wd[20] => rf[25][20].DATAIN
wd[20] => rf[26][20].DATAIN
wd[20] => rf[27][20].DATAIN
wd[20] => rf[28][20].DATAIN
wd[20] => rf[29][20].DATAIN
wd[20] => rf[30][20].DATAIN
wd[20] => rf[31][20].DATAIN
wd[21] => rf[0][21].DATAIN
wd[21] => rf[1][21].DATAIN
wd[21] => rf[2][21].DATAIN
wd[21] => rf[3][21].DATAIN
wd[21] => rf[4][21].DATAIN
wd[21] => rf[5][21].DATAIN
wd[21] => rf[6][21].DATAIN
wd[21] => rf[7][21].DATAIN
wd[21] => rf[8][21].DATAIN
wd[21] => rf[9][21].DATAIN
wd[21] => rf[10][21].DATAIN
wd[21] => rf[11][21].DATAIN
wd[21] => rf[12][21].DATAIN
wd[21] => rf[13][21].DATAIN
wd[21] => rf[14][21].DATAIN
wd[21] => rf[15][21].DATAIN
wd[21] => rf[16][21].DATAIN
wd[21] => rf[17][21].DATAIN
wd[21] => rf[18][21].DATAIN
wd[21] => rf[19][21].DATAIN
wd[21] => rf[20][21].DATAIN
wd[21] => rf[21][21].DATAIN
wd[21] => rf[22][21].DATAIN
wd[21] => rf[23][21].DATAIN
wd[21] => rf[24][21].DATAIN
wd[21] => rf[25][21].DATAIN
wd[21] => rf[26][21].DATAIN
wd[21] => rf[27][21].DATAIN
wd[21] => rf[28][21].DATAIN
wd[21] => rf[29][21].DATAIN
wd[21] => rf[30][21].DATAIN
wd[21] => rf[31][21].DATAIN
wd[22] => rf[0][22].DATAIN
wd[22] => rf[1][22].DATAIN
wd[22] => rf[2][22].DATAIN
wd[22] => rf[3][22].DATAIN
wd[22] => rf[4][22].DATAIN
wd[22] => rf[5][22].DATAIN
wd[22] => rf[6][22].DATAIN
wd[22] => rf[7][22].DATAIN
wd[22] => rf[8][22].DATAIN
wd[22] => rf[9][22].DATAIN
wd[22] => rf[10][22].DATAIN
wd[22] => rf[11][22].DATAIN
wd[22] => rf[12][22].DATAIN
wd[22] => rf[13][22].DATAIN
wd[22] => rf[14][22].DATAIN
wd[22] => rf[15][22].DATAIN
wd[22] => rf[16][22].DATAIN
wd[22] => rf[17][22].DATAIN
wd[22] => rf[18][22].DATAIN
wd[22] => rf[19][22].DATAIN
wd[22] => rf[20][22].DATAIN
wd[22] => rf[21][22].DATAIN
wd[22] => rf[22][22].DATAIN
wd[22] => rf[23][22].DATAIN
wd[22] => rf[24][22].DATAIN
wd[22] => rf[25][22].DATAIN
wd[22] => rf[26][22].DATAIN
wd[22] => rf[27][22].DATAIN
wd[22] => rf[28][22].DATAIN
wd[22] => rf[29][22].DATAIN
wd[22] => rf[30][22].DATAIN
wd[22] => rf[31][22].DATAIN
wd[23] => rf[0][23].DATAIN
wd[23] => rf[1][23].DATAIN
wd[23] => rf[2][23].DATAIN
wd[23] => rf[3][23].DATAIN
wd[23] => rf[4][23].DATAIN
wd[23] => rf[5][23].DATAIN
wd[23] => rf[6][23].DATAIN
wd[23] => rf[7][23].DATAIN
wd[23] => rf[8][23].DATAIN
wd[23] => rf[9][23].DATAIN
wd[23] => rf[10][23].DATAIN
wd[23] => rf[11][23].DATAIN
wd[23] => rf[12][23].DATAIN
wd[23] => rf[13][23].DATAIN
wd[23] => rf[14][23].DATAIN
wd[23] => rf[15][23].DATAIN
wd[23] => rf[16][23].DATAIN
wd[23] => rf[17][23].DATAIN
wd[23] => rf[18][23].DATAIN
wd[23] => rf[19][23].DATAIN
wd[23] => rf[20][23].DATAIN
wd[23] => rf[21][23].DATAIN
wd[23] => rf[22][23].DATAIN
wd[23] => rf[23][23].DATAIN
wd[23] => rf[24][23].DATAIN
wd[23] => rf[25][23].DATAIN
wd[23] => rf[26][23].DATAIN
wd[23] => rf[27][23].DATAIN
wd[23] => rf[28][23].DATAIN
wd[23] => rf[29][23].DATAIN
wd[23] => rf[30][23].DATAIN
wd[23] => rf[31][23].DATAIN
wd[24] => rf[0][24].DATAIN
wd[24] => rf[1][24].DATAIN
wd[24] => rf[2][24].DATAIN
wd[24] => rf[3][24].DATAIN
wd[24] => rf[4][24].DATAIN
wd[24] => rf[5][24].DATAIN
wd[24] => rf[6][24].DATAIN
wd[24] => rf[7][24].DATAIN
wd[24] => rf[8][24].DATAIN
wd[24] => rf[9][24].DATAIN
wd[24] => rf[10][24].DATAIN
wd[24] => rf[11][24].DATAIN
wd[24] => rf[12][24].DATAIN
wd[24] => rf[13][24].DATAIN
wd[24] => rf[14][24].DATAIN
wd[24] => rf[15][24].DATAIN
wd[24] => rf[16][24].DATAIN
wd[24] => rf[17][24].DATAIN
wd[24] => rf[18][24].DATAIN
wd[24] => rf[19][24].DATAIN
wd[24] => rf[20][24].DATAIN
wd[24] => rf[21][24].DATAIN
wd[24] => rf[22][24].DATAIN
wd[24] => rf[23][24].DATAIN
wd[24] => rf[24][24].DATAIN
wd[24] => rf[25][24].DATAIN
wd[24] => rf[26][24].DATAIN
wd[24] => rf[27][24].DATAIN
wd[24] => rf[28][24].DATAIN
wd[24] => rf[29][24].DATAIN
wd[24] => rf[30][24].DATAIN
wd[24] => rf[31][24].DATAIN
wd[25] => rf[0][25].DATAIN
wd[25] => rf[1][25].DATAIN
wd[25] => rf[2][25].DATAIN
wd[25] => rf[3][25].DATAIN
wd[25] => rf[4][25].DATAIN
wd[25] => rf[5][25].DATAIN
wd[25] => rf[6][25].DATAIN
wd[25] => rf[7][25].DATAIN
wd[25] => rf[8][25].DATAIN
wd[25] => rf[9][25].DATAIN
wd[25] => rf[10][25].DATAIN
wd[25] => rf[11][25].DATAIN
wd[25] => rf[12][25].DATAIN
wd[25] => rf[13][25].DATAIN
wd[25] => rf[14][25].DATAIN
wd[25] => rf[15][25].DATAIN
wd[25] => rf[16][25].DATAIN
wd[25] => rf[17][25].DATAIN
wd[25] => rf[18][25].DATAIN
wd[25] => rf[19][25].DATAIN
wd[25] => rf[20][25].DATAIN
wd[25] => rf[21][25].DATAIN
wd[25] => rf[22][25].DATAIN
wd[25] => rf[23][25].DATAIN
wd[25] => rf[24][25].DATAIN
wd[25] => rf[25][25].DATAIN
wd[25] => rf[26][25].DATAIN
wd[25] => rf[27][25].DATAIN
wd[25] => rf[28][25].DATAIN
wd[25] => rf[29][25].DATAIN
wd[25] => rf[30][25].DATAIN
wd[25] => rf[31][25].DATAIN
wd[26] => rf[0][26].DATAIN
wd[26] => rf[1][26].DATAIN
wd[26] => rf[2][26].DATAIN
wd[26] => rf[3][26].DATAIN
wd[26] => rf[4][26].DATAIN
wd[26] => rf[5][26].DATAIN
wd[26] => rf[6][26].DATAIN
wd[26] => rf[7][26].DATAIN
wd[26] => rf[8][26].DATAIN
wd[26] => rf[9][26].DATAIN
wd[26] => rf[10][26].DATAIN
wd[26] => rf[11][26].DATAIN
wd[26] => rf[12][26].DATAIN
wd[26] => rf[13][26].DATAIN
wd[26] => rf[14][26].DATAIN
wd[26] => rf[15][26].DATAIN
wd[26] => rf[16][26].DATAIN
wd[26] => rf[17][26].DATAIN
wd[26] => rf[18][26].DATAIN
wd[26] => rf[19][26].DATAIN
wd[26] => rf[20][26].DATAIN
wd[26] => rf[21][26].DATAIN
wd[26] => rf[22][26].DATAIN
wd[26] => rf[23][26].DATAIN
wd[26] => rf[24][26].DATAIN
wd[26] => rf[25][26].DATAIN
wd[26] => rf[26][26].DATAIN
wd[26] => rf[27][26].DATAIN
wd[26] => rf[28][26].DATAIN
wd[26] => rf[29][26].DATAIN
wd[26] => rf[30][26].DATAIN
wd[26] => rf[31][26].DATAIN
wd[27] => rf[0][27].DATAIN
wd[27] => rf[1][27].DATAIN
wd[27] => rf[2][27].DATAIN
wd[27] => rf[3][27].DATAIN
wd[27] => rf[4][27].DATAIN
wd[27] => rf[5][27].DATAIN
wd[27] => rf[6][27].DATAIN
wd[27] => rf[7][27].DATAIN
wd[27] => rf[8][27].DATAIN
wd[27] => rf[9][27].DATAIN
wd[27] => rf[10][27].DATAIN
wd[27] => rf[11][27].DATAIN
wd[27] => rf[12][27].DATAIN
wd[27] => rf[13][27].DATAIN
wd[27] => rf[14][27].DATAIN
wd[27] => rf[15][27].DATAIN
wd[27] => rf[16][27].DATAIN
wd[27] => rf[17][27].DATAIN
wd[27] => rf[18][27].DATAIN
wd[27] => rf[19][27].DATAIN
wd[27] => rf[20][27].DATAIN
wd[27] => rf[21][27].DATAIN
wd[27] => rf[22][27].DATAIN
wd[27] => rf[23][27].DATAIN
wd[27] => rf[24][27].DATAIN
wd[27] => rf[25][27].DATAIN
wd[27] => rf[26][27].DATAIN
wd[27] => rf[27][27].DATAIN
wd[27] => rf[28][27].DATAIN
wd[27] => rf[29][27].DATAIN
wd[27] => rf[30][27].DATAIN
wd[27] => rf[31][27].DATAIN
wd[28] => rf[0][28].DATAIN
wd[28] => rf[1][28].DATAIN
wd[28] => rf[2][28].DATAIN
wd[28] => rf[3][28].DATAIN
wd[28] => rf[4][28].DATAIN
wd[28] => rf[5][28].DATAIN
wd[28] => rf[6][28].DATAIN
wd[28] => rf[7][28].DATAIN
wd[28] => rf[8][28].DATAIN
wd[28] => rf[9][28].DATAIN
wd[28] => rf[10][28].DATAIN
wd[28] => rf[11][28].DATAIN
wd[28] => rf[12][28].DATAIN
wd[28] => rf[13][28].DATAIN
wd[28] => rf[14][28].DATAIN
wd[28] => rf[15][28].DATAIN
wd[28] => rf[16][28].DATAIN
wd[28] => rf[17][28].DATAIN
wd[28] => rf[18][28].DATAIN
wd[28] => rf[19][28].DATAIN
wd[28] => rf[20][28].DATAIN
wd[28] => rf[21][28].DATAIN
wd[28] => rf[22][28].DATAIN
wd[28] => rf[23][28].DATAIN
wd[28] => rf[24][28].DATAIN
wd[28] => rf[25][28].DATAIN
wd[28] => rf[26][28].DATAIN
wd[28] => rf[27][28].DATAIN
wd[28] => rf[28][28].DATAIN
wd[28] => rf[29][28].DATAIN
wd[28] => rf[30][28].DATAIN
wd[28] => rf[31][28].DATAIN
wd[29] => rf[0][29].DATAIN
wd[29] => rf[1][29].DATAIN
wd[29] => rf[2][29].DATAIN
wd[29] => rf[3][29].DATAIN
wd[29] => rf[4][29].DATAIN
wd[29] => rf[5][29].DATAIN
wd[29] => rf[6][29].DATAIN
wd[29] => rf[7][29].DATAIN
wd[29] => rf[8][29].DATAIN
wd[29] => rf[9][29].DATAIN
wd[29] => rf[10][29].DATAIN
wd[29] => rf[11][29].DATAIN
wd[29] => rf[12][29].DATAIN
wd[29] => rf[13][29].DATAIN
wd[29] => rf[14][29].DATAIN
wd[29] => rf[15][29].DATAIN
wd[29] => rf[16][29].DATAIN
wd[29] => rf[17][29].DATAIN
wd[29] => rf[18][29].DATAIN
wd[29] => rf[19][29].DATAIN
wd[29] => rf[20][29].DATAIN
wd[29] => rf[21][29].DATAIN
wd[29] => rf[22][29].DATAIN
wd[29] => rf[23][29].DATAIN
wd[29] => rf[24][29].DATAIN
wd[29] => rf[25][29].DATAIN
wd[29] => rf[26][29].DATAIN
wd[29] => rf[27][29].DATAIN
wd[29] => rf[28][29].DATAIN
wd[29] => rf[29][29].DATAIN
wd[29] => rf[30][29].DATAIN
wd[29] => rf[31][29].DATAIN
wd[30] => rf[0][30].DATAIN
wd[30] => rf[1][30].DATAIN
wd[30] => rf[2][30].DATAIN
wd[30] => rf[3][30].DATAIN
wd[30] => rf[4][30].DATAIN
wd[30] => rf[5][30].DATAIN
wd[30] => rf[6][30].DATAIN
wd[30] => rf[7][30].DATAIN
wd[30] => rf[8][30].DATAIN
wd[30] => rf[9][30].DATAIN
wd[30] => rf[10][30].DATAIN
wd[30] => rf[11][30].DATAIN
wd[30] => rf[12][30].DATAIN
wd[30] => rf[13][30].DATAIN
wd[30] => rf[14][30].DATAIN
wd[30] => rf[15][30].DATAIN
wd[30] => rf[16][30].DATAIN
wd[30] => rf[17][30].DATAIN
wd[30] => rf[18][30].DATAIN
wd[30] => rf[19][30].DATAIN
wd[30] => rf[20][30].DATAIN
wd[30] => rf[21][30].DATAIN
wd[30] => rf[22][30].DATAIN
wd[30] => rf[23][30].DATAIN
wd[30] => rf[24][30].DATAIN
wd[30] => rf[25][30].DATAIN
wd[30] => rf[26][30].DATAIN
wd[30] => rf[27][30].DATAIN
wd[30] => rf[28][30].DATAIN
wd[30] => rf[29][30].DATAIN
wd[30] => rf[30][30].DATAIN
wd[30] => rf[31][30].DATAIN
wd[31] => rf[0][31].DATAIN
wd[31] => rf[1][31].DATAIN
wd[31] => rf[2][31].DATAIN
wd[31] => rf[3][31].DATAIN
wd[31] => rf[4][31].DATAIN
wd[31] => rf[5][31].DATAIN
wd[31] => rf[6][31].DATAIN
wd[31] => rf[7][31].DATAIN
wd[31] => rf[8][31].DATAIN
wd[31] => rf[9][31].DATAIN
wd[31] => rf[10][31].DATAIN
wd[31] => rf[11][31].DATAIN
wd[31] => rf[12][31].DATAIN
wd[31] => rf[13][31].DATAIN
wd[31] => rf[14][31].DATAIN
wd[31] => rf[15][31].DATAIN
wd[31] => rf[16][31].DATAIN
wd[31] => rf[17][31].DATAIN
wd[31] => rf[18][31].DATAIN
wd[31] => rf[19][31].DATAIN
wd[31] => rf[20][31].DATAIN
wd[31] => rf[21][31].DATAIN
wd[31] => rf[22][31].DATAIN
wd[31] => rf[23][31].DATAIN
wd[31] => rf[24][31].DATAIN
wd[31] => rf[25][31].DATAIN
wd[31] => rf[26][31].DATAIN
wd[31] => rf[27][31].DATAIN
wd[31] => rf[28][31].DATAIN
wd[31] => rf[29][31].DATAIN
wd[31] => rf[30][31].DATAIN
wd[31] => rf[31][31].DATAIN
rda[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rda[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rda[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rda[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rda[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rda[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rda[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rda[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rda[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rda[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rda[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rda[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rda[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rda[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rda[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rda[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rda[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rda[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rda[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rda[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rda[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rda[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rda[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rda[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rda[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rda[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rda[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rda[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rda[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rda[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rda[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rda[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rdb[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
rdb[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
rdb[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
rdb[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
rdb[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
rdb[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
rdb[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
rdb[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
rdb[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
rdb[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
rdb[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
rdb[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
rdb[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
rdb[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
rdb[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
rdb[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
rdb[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rdb[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rdb[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rdb[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rdb[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rdb[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rdb[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rdb[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rdb[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rdb[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rdb[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rdb[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rdb[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rdb[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rdb[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rdb[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|asip|processor:cpu|path:processor_path|id_stage:ids|zero_extension:zext_instance
value[0] => Mux11.IN2
value[0] => Mux11.IN3
value[1] => Mux10.IN2
value[1] => Mux10.IN3
value[2] => Mux9.IN2
value[2] => Mux9.IN3
value[2] => Mux11.IN1
value[3] => Mux8.IN2
value[3] => Mux8.IN3
value[3] => Mux10.IN1
value[4] => Mux7.IN2
value[4] => Mux7.IN3
value[4] => Mux9.IN1
value[5] => Mux6.IN2
value[5] => Mux6.IN3
value[5] => Mux8.IN1
value[6] => Mux5.IN2
value[6] => Mux5.IN3
value[6] => Mux7.IN1
value[7] => Mux4.IN2
value[7] => Mux4.IN3
value[7] => Mux6.IN1
value[8] => Mux3.IN2
value[8] => Mux3.IN3
value[8] => Mux5.IN1
value[9] => Mux2.IN2
value[9] => Mux2.IN3
value[9] => Mux4.IN1
value[10] => Mux1.IN2
value[10] => Mux1.IN3
value[10] => Mux3.IN1
value[11] => Mux0.IN2
value[11] => Mux0.IN3
value[11] => Mux2.IN1
value[12] => result.DATAA
value[12] => Mux1.IN1
value[13] => result.DATAA
value[13] => Mux0.IN1
value[14] => result.DATAA
value[15] => result.DATAA
value[16] => result.DATAA
value[17] => result.DATAA
value[18] => result.DATAA
value[19] => result.DATAB
value[20] => result.DATAB
value[21] => result.DATAB
value[22] => result.DATAB
value[23] => result.DATAB
value[24] => result.DATAB
value[25] => result.DATAB
value[26] => result.DATAB
value[27] => result.DATAB
value[28] => result.DATAB
ext_selector[0] => Decoder0.IN1
ext_selector[0] => Mux0.IN5
ext_selector[0] => Mux1.IN5
ext_selector[0] => Mux2.IN5
ext_selector[0] => Mux3.IN5
ext_selector[0] => Mux4.IN5
ext_selector[0] => Mux5.IN5
ext_selector[0] => Mux6.IN5
ext_selector[0] => Mux7.IN5
ext_selector[0] => Mux8.IN5
ext_selector[0] => Mux9.IN5
ext_selector[0] => Mux10.IN5
ext_selector[0] => Mux11.IN5
ext_selector[1] => Decoder0.IN0
ext_selector[1] => Mux0.IN4
ext_selector[1] => Mux1.IN4
ext_selector[1] => Mux2.IN4
ext_selector[1] => Mux3.IN4
ext_selector[1] => Mux4.IN4
ext_selector[1] => Mux5.IN4
ext_selector[1] => Mux6.IN4
ext_selector[1] => Mux7.IN4
ext_selector[1] => Mux8.IN4
ext_selector[1] => Mux9.IN4
ext_selector[1] => Mux10.IN4
ext_selector[1] => Mux11.IN4
entended[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
entended[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
entended[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
entended[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
entended[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
entended[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
entended[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
entended[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
entended[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
entended[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
entended[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
entended[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
entended[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
entended[29] <= <GND>
entended[30] <= <GND>
entended[31] <= <GND>


|asip|processor:cpu|path:processor_path|id_ex_pipe:idexp
clock => rda_ex[31].IN0
clock => wr_en_temp.LATCH_ENABLE
clock => opb_selector_temp.LATCH_ENABLE
clock => alu_func_temp.LATCH_ENABLE
clock => wd_selector_temp.LATCH_ENABLE
clock => wm_temp.LATCH_ENABLE
clock => ra_temp[4].LATCH_ENABLE
clock => ra_temp[3].LATCH_ENABLE
clock => ra_temp[2].LATCH_ENABLE
clock => ra_temp[1].LATCH_ENABLE
clock => ra_temp[0].LATCH_ENABLE
clock => rb_temp[4].LATCH_ENABLE
clock => rb_temp[3].LATCH_ENABLE
clock => rb_temp[2].LATCH_ENABLE
clock => rb_temp[1].LATCH_ENABLE
clock => rb_temp[0].LATCH_ENABLE
clock => rw_temp[4].LATCH_ENABLE
clock => rw_temp[3].LATCH_ENABLE
clock => rw_temp[2].LATCH_ENABLE
clock => rw_temp[1].LATCH_ENABLE
clock => rw_temp[0].LATCH_ENABLE
clock => rda_temp[31].LATCH_ENABLE
clock => rda_temp[30].LATCH_ENABLE
clock => rda_temp[29].LATCH_ENABLE
clock => rda_temp[28].LATCH_ENABLE
clock => rda_temp[27].LATCH_ENABLE
clock => rda_temp[26].LATCH_ENABLE
clock => rda_temp[25].LATCH_ENABLE
clock => rda_temp[24].LATCH_ENABLE
clock => rda_temp[23].LATCH_ENABLE
clock => rda_temp[22].LATCH_ENABLE
clock => rda_temp[21].LATCH_ENABLE
clock => rda_temp[20].LATCH_ENABLE
clock => rda_temp[19].LATCH_ENABLE
clock => rda_temp[18].LATCH_ENABLE
clock => rda_temp[17].LATCH_ENABLE
clock => rda_temp[16].LATCH_ENABLE
clock => rda_temp[15].LATCH_ENABLE
clock => rda_temp[14].LATCH_ENABLE
clock => rda_temp[13].LATCH_ENABLE
clock => rda_temp[12].LATCH_ENABLE
clock => rda_temp[11].LATCH_ENABLE
clock => rda_temp[10].LATCH_ENABLE
clock => rda_temp[9].LATCH_ENABLE
clock => rda_temp[8].LATCH_ENABLE
clock => rda_temp[7].LATCH_ENABLE
clock => rda_temp[6].LATCH_ENABLE
clock => rda_temp[5].LATCH_ENABLE
clock => rda_temp[4].LATCH_ENABLE
clock => rda_temp[3].LATCH_ENABLE
clock => rda_temp[2].LATCH_ENABLE
clock => rda_temp[1].LATCH_ENABLE
clock => rda_temp[0].LATCH_ENABLE
clock => rdb_temp[31].LATCH_ENABLE
clock => rdb_temp[30].LATCH_ENABLE
clock => rdb_temp[29].LATCH_ENABLE
clock => rdb_temp[28].LATCH_ENABLE
clock => rdb_temp[27].LATCH_ENABLE
clock => rdb_temp[26].LATCH_ENABLE
clock => rdb_temp[25].LATCH_ENABLE
clock => rdb_temp[24].LATCH_ENABLE
clock => rdb_temp[23].LATCH_ENABLE
clock => rdb_temp[22].LATCH_ENABLE
clock => rdb_temp[21].LATCH_ENABLE
clock => rdb_temp[20].LATCH_ENABLE
clock => rdb_temp[19].LATCH_ENABLE
clock => rdb_temp[18].LATCH_ENABLE
clock => rdb_temp[17].LATCH_ENABLE
clock => rdb_temp[16].LATCH_ENABLE
clock => rdb_temp[15].LATCH_ENABLE
clock => rdb_temp[14].LATCH_ENABLE
clock => rdb_temp[13].LATCH_ENABLE
clock => rdb_temp[12].LATCH_ENABLE
clock => rdb_temp[11].LATCH_ENABLE
clock => rdb_temp[10].LATCH_ENABLE
clock => rdb_temp[9].LATCH_ENABLE
clock => rdb_temp[8].LATCH_ENABLE
clock => rdb_temp[7].LATCH_ENABLE
clock => rdb_temp[6].LATCH_ENABLE
clock => rdb_temp[5].LATCH_ENABLE
clock => rdb_temp[4].LATCH_ENABLE
clock => rdb_temp[3].LATCH_ENABLE
clock => rdb_temp[2].LATCH_ENABLE
clock => rdb_temp[1].LATCH_ENABLE
clock => rdb_temp[0].LATCH_ENABLE
clock => extended_temp[31].LATCH_ENABLE
clock => extended_temp[30].LATCH_ENABLE
clock => extended_temp[29].LATCH_ENABLE
clock => extended_temp[28].LATCH_ENABLE
clock => extended_temp[27].LATCH_ENABLE
clock => extended_temp[26].LATCH_ENABLE
clock => extended_temp[25].LATCH_ENABLE
clock => extended_temp[24].LATCH_ENABLE
clock => extended_temp[23].LATCH_ENABLE
clock => extended_temp[22].LATCH_ENABLE
clock => extended_temp[21].LATCH_ENABLE
clock => extended_temp[20].LATCH_ENABLE
clock => extended_temp[19].LATCH_ENABLE
clock => extended_temp[18].LATCH_ENABLE
clock => extended_temp[17].LATCH_ENABLE
clock => extended_temp[16].LATCH_ENABLE
clock => extended_temp[15].LATCH_ENABLE
clock => extended_temp[14].LATCH_ENABLE
clock => extended_temp[13].LATCH_ENABLE
clock => extended_temp[12].LATCH_ENABLE
clock => extended_temp[11].LATCH_ENABLE
clock => extended_temp[10].LATCH_ENABLE
clock => extended_temp[9].LATCH_ENABLE
clock => extended_temp[8].LATCH_ENABLE
clock => extended_temp[7].LATCH_ENABLE
clock => extended_temp[6].LATCH_ENABLE
clock => extended_temp[5].LATCH_ENABLE
clock => extended_temp[4].LATCH_ENABLE
clock => extended_temp[3].LATCH_ENABLE
clock => extended_temp[2].LATCH_ENABLE
clock => extended_temp[1].LATCH_ENABLE
clock => extended_temp[0].LATCH_ENABLE
reset => wr_en_temp.ACLR
reset => opb_selector_temp.ACLR
reset => alu_func_temp.ACLR
reset => wd_selector_temp.ACLR
reset => wm_temp.ACLR
reset => ra_temp[4].ACLR
reset => ra_temp[3].ACLR
reset => ra_temp[2].ACLR
reset => ra_temp[1].ACLR
reset => ra_temp[0].ACLR
reset => rb_temp[4].ACLR
reset => rb_temp[3].ACLR
reset => rb_temp[2].ACLR
reset => rb_temp[1].ACLR
reset => rb_temp[0].ACLR
reset => rw_temp[4].ACLR
reset => rw_temp[3].ACLR
reset => rw_temp[2].ACLR
reset => rw_temp[1].ACLR
reset => rw_temp[0].ACLR
reset => rda_temp[31].ACLR
reset => rda_temp[30].ACLR
reset => rda_temp[29].ACLR
reset => rda_temp[28].ACLR
reset => rda_temp[27].ACLR
reset => rda_temp[26].ACLR
reset => rda_temp[25].ACLR
reset => rda_temp[24].ACLR
reset => rda_temp[23].ACLR
reset => rda_temp[22].ACLR
reset => rda_temp[21].ACLR
reset => rda_temp[20].ACLR
reset => rda_temp[19].ACLR
reset => rda_temp[18].ACLR
reset => rda_temp[17].ACLR
reset => rda_temp[16].ACLR
reset => rda_temp[15].ACLR
reset => rda_temp[14].ACLR
reset => rda_temp[13].ACLR
reset => rda_temp[12].ACLR
reset => rda_temp[11].ACLR
reset => rda_temp[10].ACLR
reset => rda_temp[9].ACLR
reset => rda_temp[8].ACLR
reset => rda_temp[7].ACLR
reset => rda_temp[6].ACLR
reset => rda_temp[5].ACLR
reset => rda_temp[4].ACLR
reset => rda_temp[3].ACLR
reset => rda_temp[2].ACLR
reset => rda_temp[1].ACLR
reset => rda_temp[0].ACLR
reset => rdb_temp[31].ACLR
reset => rdb_temp[30].ACLR
reset => rdb_temp[29].ACLR
reset => rdb_temp[28].ACLR
reset => rdb_temp[27].ACLR
reset => rdb_temp[26].ACLR
reset => rdb_temp[25].ACLR
reset => rdb_temp[24].ACLR
reset => rdb_temp[23].ACLR
reset => rdb_temp[22].ACLR
reset => rdb_temp[21].ACLR
reset => rdb_temp[20].ACLR
reset => rdb_temp[19].ACLR
reset => rdb_temp[18].ACLR
reset => rdb_temp[17].ACLR
reset => rdb_temp[16].ACLR
reset => rdb_temp[15].ACLR
reset => rdb_temp[14].ACLR
reset => rdb_temp[13].ACLR
reset => rdb_temp[12].ACLR
reset => rdb_temp[11].ACLR
reset => rdb_temp[10].ACLR
reset => rdb_temp[9].ACLR
reset => rdb_temp[8].ACLR
reset => rdb_temp[7].ACLR
reset => rdb_temp[6].ACLR
reset => rdb_temp[5].ACLR
reset => rdb_temp[4].ACLR
reset => rdb_temp[3].ACLR
reset => rdb_temp[2].ACLR
reset => rdb_temp[1].ACLR
reset => rdb_temp[0].ACLR
reset => extended_temp[31].ACLR
reset => extended_temp[30].ACLR
reset => extended_temp[29].ACLR
reset => extended_temp[28].ACLR
reset => extended_temp[27].ACLR
reset => extended_temp[26].ACLR
reset => extended_temp[25].ACLR
reset => extended_temp[24].ACLR
reset => extended_temp[23].ACLR
reset => extended_temp[22].ACLR
reset => extended_temp[21].ACLR
reset => extended_temp[20].ACLR
reset => extended_temp[19].ACLR
reset => extended_temp[18].ACLR
reset => extended_temp[17].ACLR
reset => extended_temp[16].ACLR
reset => extended_temp[15].ACLR
reset => extended_temp[14].ACLR
reset => extended_temp[13].ACLR
reset => extended_temp[12].ACLR
reset => extended_temp[11].ACLR
reset => extended_temp[10].ACLR
reset => extended_temp[9].ACLR
reset => extended_temp[8].ACLR
reset => extended_temp[7].ACLR
reset => extended_temp[6].ACLR
reset => extended_temp[5].ACLR
reset => extended_temp[4].ACLR
reset => extended_temp[3].ACLR
reset => extended_temp[2].ACLR
reset => extended_temp[1].ACLR
reset => extended_temp[0].ACLR
reset => rda_ex[31].IN1
rda_id[0] => rda_temp[0].DATAIN
rda_id[1] => rda_temp[1].DATAIN
rda_id[2] => rda_temp[2].DATAIN
rda_id[3] => rda_temp[3].DATAIN
rda_id[4] => rda_temp[4].DATAIN
rda_id[5] => rda_temp[5].DATAIN
rda_id[6] => rda_temp[6].DATAIN
rda_id[7] => rda_temp[7].DATAIN
rda_id[8] => rda_temp[8].DATAIN
rda_id[9] => rda_temp[9].DATAIN
rda_id[10] => rda_temp[10].DATAIN
rda_id[11] => rda_temp[11].DATAIN
rda_id[12] => rda_temp[12].DATAIN
rda_id[13] => rda_temp[13].DATAIN
rda_id[14] => rda_temp[14].DATAIN
rda_id[15] => rda_temp[15].DATAIN
rda_id[16] => rda_temp[16].DATAIN
rda_id[17] => rda_temp[17].DATAIN
rda_id[18] => rda_temp[18].DATAIN
rda_id[19] => rda_temp[19].DATAIN
rda_id[20] => rda_temp[20].DATAIN
rda_id[21] => rda_temp[21].DATAIN
rda_id[22] => rda_temp[22].DATAIN
rda_id[23] => rda_temp[23].DATAIN
rda_id[24] => rda_temp[24].DATAIN
rda_id[25] => rda_temp[25].DATAIN
rda_id[26] => rda_temp[26].DATAIN
rda_id[27] => rda_temp[27].DATAIN
rda_id[28] => rda_temp[28].DATAIN
rda_id[29] => rda_temp[29].DATAIN
rda_id[30] => rda_temp[30].DATAIN
rda_id[31] => rda_temp[31].DATAIN
rdb_id[0] => rdb_temp[0].DATAIN
rdb_id[1] => rdb_temp[1].DATAIN
rdb_id[2] => rdb_temp[2].DATAIN
rdb_id[3] => rdb_temp[3].DATAIN
rdb_id[4] => rdb_temp[4].DATAIN
rdb_id[5] => rdb_temp[5].DATAIN
rdb_id[6] => rdb_temp[6].DATAIN
rdb_id[7] => rdb_temp[7].DATAIN
rdb_id[8] => rdb_temp[8].DATAIN
rdb_id[9] => rdb_temp[9].DATAIN
rdb_id[10] => rdb_temp[10].DATAIN
rdb_id[11] => rdb_temp[11].DATAIN
rdb_id[12] => rdb_temp[12].DATAIN
rdb_id[13] => rdb_temp[13].DATAIN
rdb_id[14] => rdb_temp[14].DATAIN
rdb_id[15] => rdb_temp[15].DATAIN
rdb_id[16] => rdb_temp[16].DATAIN
rdb_id[17] => rdb_temp[17].DATAIN
rdb_id[18] => rdb_temp[18].DATAIN
rdb_id[19] => rdb_temp[19].DATAIN
rdb_id[20] => rdb_temp[20].DATAIN
rdb_id[21] => rdb_temp[21].DATAIN
rdb_id[22] => rdb_temp[22].DATAIN
rdb_id[23] => rdb_temp[23].DATAIN
rdb_id[24] => rdb_temp[24].DATAIN
rdb_id[25] => rdb_temp[25].DATAIN
rdb_id[26] => rdb_temp[26].DATAIN
rdb_id[27] => rdb_temp[27].DATAIN
rdb_id[28] => rdb_temp[28].DATAIN
rdb_id[29] => rdb_temp[29].DATAIN
rdb_id[30] => rdb_temp[30].DATAIN
rdb_id[31] => rdb_temp[31].DATAIN
extended_id[0] => extended_temp[0].DATAIN
extended_id[1] => extended_temp[1].DATAIN
extended_id[2] => extended_temp[2].DATAIN
extended_id[3] => extended_temp[3].DATAIN
extended_id[4] => extended_temp[4].DATAIN
extended_id[5] => extended_temp[5].DATAIN
extended_id[6] => extended_temp[6].DATAIN
extended_id[7] => extended_temp[7].DATAIN
extended_id[8] => extended_temp[8].DATAIN
extended_id[9] => extended_temp[9].DATAIN
extended_id[10] => extended_temp[10].DATAIN
extended_id[11] => extended_temp[11].DATAIN
extended_id[12] => extended_temp[12].DATAIN
extended_id[13] => extended_temp[13].DATAIN
extended_id[14] => extended_temp[14].DATAIN
extended_id[15] => extended_temp[15].DATAIN
extended_id[16] => extended_temp[16].DATAIN
extended_id[17] => extended_temp[17].DATAIN
extended_id[18] => extended_temp[18].DATAIN
extended_id[19] => extended_temp[19].DATAIN
extended_id[20] => extended_temp[20].DATAIN
extended_id[21] => extended_temp[21].DATAIN
extended_id[22] => extended_temp[22].DATAIN
extended_id[23] => extended_temp[23].DATAIN
extended_id[24] => extended_temp[24].DATAIN
extended_id[25] => extended_temp[25].DATAIN
extended_id[26] => extended_temp[26].DATAIN
extended_id[27] => extended_temp[27].DATAIN
extended_id[28] => extended_temp[28].DATAIN
extended_id[29] => extended_temp[29].DATAIN
extended_id[30] => extended_temp[30].DATAIN
extended_id[31] => extended_temp[31].DATAIN
ra_id[0] => ra_temp[0].DATAIN
ra_id[1] => ra_temp[1].DATAIN
ra_id[2] => ra_temp[2].DATAIN
ra_id[3] => ra_temp[3].DATAIN
ra_id[4] => ra_temp[4].DATAIN
rb_id[0] => rb_temp[0].DATAIN
rb_id[1] => rb_temp[1].DATAIN
rb_id[2] => rb_temp[2].DATAIN
rb_id[3] => rb_temp[3].DATAIN
rb_id[4] => rb_temp[4].DATAIN
rw_id[0] => rw_temp[0].DATAIN
rw_id[1] => rw_temp[1].DATAIN
rw_id[2] => rw_temp[2].DATAIN
rw_id[3] => rw_temp[3].DATAIN
rw_id[4] => rw_temp[4].DATAIN
wr_en_id => wr_en_temp.DATAIN
opb_selector_id => opb_selector_temp.DATAIN
alu_func_id => alu_func_temp.DATAIN
wd_selector_id => wd_selector_temp.DATAIN
wm_id => wm_temp.DATAIN
rda_ex[0] <= rda_ex[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[1] <= rda_ex[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[2] <= rda_ex[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[3] <= rda_ex[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[4] <= rda_ex[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[5] <= rda_ex[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[6] <= rda_ex[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[7] <= rda_ex[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[8] <= rda_ex[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[9] <= rda_ex[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[10] <= rda_ex[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[11] <= rda_ex[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[12] <= rda_ex[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[13] <= rda_ex[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[14] <= rda_ex[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[15] <= rda_ex[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[16] <= rda_ex[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[17] <= rda_ex[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[18] <= rda_ex[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[19] <= rda_ex[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[20] <= rda_ex[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[21] <= rda_ex[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[22] <= rda_ex[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[23] <= rda_ex[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[24] <= rda_ex[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[25] <= rda_ex[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[26] <= rda_ex[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[27] <= rda_ex[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[28] <= rda_ex[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[29] <= rda_ex[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[30] <= rda_ex[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
rda_ex[31] <= rda_ex[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[0] <= rdb_ex[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[1] <= rdb_ex[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[2] <= rdb_ex[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[3] <= rdb_ex[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[4] <= rdb_ex[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[5] <= rdb_ex[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[6] <= rdb_ex[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[7] <= rdb_ex[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[8] <= rdb_ex[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[9] <= rdb_ex[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[10] <= rdb_ex[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[11] <= rdb_ex[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[12] <= rdb_ex[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[13] <= rdb_ex[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[14] <= rdb_ex[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[15] <= rdb_ex[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[16] <= rdb_ex[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[17] <= rdb_ex[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[18] <= rdb_ex[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[19] <= rdb_ex[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[20] <= rdb_ex[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[21] <= rdb_ex[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[22] <= rdb_ex[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[23] <= rdb_ex[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[24] <= rdb_ex[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[25] <= rdb_ex[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[26] <= rdb_ex[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[27] <= rdb_ex[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[28] <= rdb_ex[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[29] <= rdb_ex[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[30] <= rdb_ex[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_ex[31] <= rdb_ex[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[0] <= extended_ex[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[1] <= extended_ex[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[2] <= extended_ex[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[3] <= extended_ex[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[4] <= extended_ex[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[5] <= extended_ex[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[6] <= extended_ex[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[7] <= extended_ex[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[8] <= extended_ex[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[9] <= extended_ex[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[10] <= extended_ex[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[11] <= extended_ex[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[12] <= extended_ex[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[13] <= extended_ex[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[14] <= extended_ex[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[15] <= extended_ex[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[16] <= extended_ex[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[17] <= extended_ex[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[18] <= extended_ex[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[19] <= extended_ex[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[20] <= extended_ex[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[21] <= extended_ex[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[22] <= extended_ex[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[23] <= extended_ex[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[24] <= extended_ex[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[25] <= extended_ex[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[26] <= extended_ex[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[27] <= extended_ex[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[28] <= extended_ex[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[29] <= extended_ex[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[30] <= extended_ex[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
extended_ex[31] <= extended_ex[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
ra_ex[0] <= ra_ex[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ra_ex[1] <= ra_ex[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ra_ex[2] <= ra_ex[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ra_ex[3] <= ra_ex[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ra_ex[4] <= ra_ex[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rb_ex[0] <= rb_ex[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rb_ex[1] <= rb_ex[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rb_ex[2] <= rb_ex[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rb_ex[3] <= rb_ex[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rb_ex[4] <= rb_ex[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_ex[0] <= rw_ex[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_ex[1] <= rw_ex[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_ex[2] <= rw_ex[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_ex[3] <= rw_ex[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_ex[4] <= rw_ex[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
wr_en_ex <= wr_en_ex$latch.DB_MAX_OUTPUT_PORT_TYPE
opb_selector_ex <= opb_selector_ex$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_func_ex <= alu_func_ex$latch.DB_MAX_OUTPUT_PORT_TYPE
wd_selector_ex <= wd_selector_ex$latch.DB_MAX_OUTPUT_PORT_TYPE
wm_ex <= wm_ex$latch.DB_MAX_OUTPUT_PORT_TYPE


|asip|processor:cpu|path:processor_path|ex_stage:exs
rda[0] => rda[0].IN1
rda[1] => rda[1].IN1
rda[2] => rda[2].IN1
rda[3] => rda[3].IN1
rda[4] => rda[4].IN1
rda[5] => rda[5].IN1
rda[6] => rda[6].IN1
rda[7] => rda[7].IN1
rda[8] => rda[8].IN1
rda[9] => rda[9].IN1
rda[10] => rda[10].IN1
rda[11] => rda[11].IN1
rda[12] => rda[12].IN1
rda[13] => rda[13].IN1
rda[14] => rda[14].IN1
rda[15] => rda[15].IN1
rda[16] => rda[16].IN1
rda[17] => rda[17].IN1
rda[18] => rda[18].IN1
rda[19] => rda[19].IN1
rda[20] => rda[20].IN1
rda[21] => rda[21].IN1
rda[22] => rda[22].IN1
rda[23] => rda[23].IN1
rda[24] => rda[24].IN1
rda[25] => rda[25].IN1
rda[26] => rda[26].IN1
rda[27] => rda[27].IN1
rda[28] => rda[28].IN1
rda[29] => rda[29].IN1
rda[30] => rda[30].IN1
rda[31] => rda[31].IN1
rdb[0] => rdb[0].IN1
rdb[1] => rdb[1].IN1
rdb[2] => rdb[2].IN1
rdb[3] => rdb[3].IN1
rdb[4] => rdb[4].IN1
rdb[5] => rdb[5].IN1
rdb[6] => rdb[6].IN1
rdb[7] => rdb[7].IN1
rdb[8] => rdb[8].IN1
rdb[9] => rdb[9].IN1
rdb[10] => rdb[10].IN1
rdb[11] => rdb[11].IN1
rdb[12] => rdb[12].IN1
rdb[13] => rdb[13].IN1
rdb[14] => rdb[14].IN1
rdb[15] => rdb[15].IN1
rdb[16] => rdb[16].IN1
rdb[17] => rdb[17].IN1
rdb[18] => rdb[18].IN1
rdb[19] => rdb[19].IN1
rdb[20] => rdb[20].IN1
rdb[21] => rdb[21].IN1
rdb[22] => rdb[22].IN1
rdb[23] => rdb[23].IN1
rdb[24] => rdb[24].IN1
rdb[25] => rdb[25].IN1
rdb[26] => rdb[26].IN1
rdb[27] => rdb[27].IN1
rdb[28] => rdb[28].IN1
rdb[29] => rdb[29].IN1
rdb[30] => rdb[30].IN1
rdb[31] => rdb[31].IN1
extended[0] => extended[0].IN1
extended[1] => extended[1].IN1
extended[2] => extended[2].IN1
extended[3] => extended[3].IN1
extended[4] => extended[4].IN1
extended[5] => extended[5].IN1
extended[6] => extended[6].IN1
extended[7] => extended[7].IN1
extended[8] => extended[8].IN1
extended[9] => extended[9].IN1
extended[10] => extended[10].IN1
extended[11] => extended[11].IN1
extended[12] => extended[12].IN1
extended[13] => extended[13].IN1
extended[14] => extended[14].IN1
extended[15] => extended[15].IN1
extended[16] => extended[16].IN1
extended[17] => extended[17].IN1
extended[18] => extended[18].IN1
extended[19] => extended[19].IN1
extended[20] => extended[20].IN1
extended[21] => extended[21].IN1
extended[22] => extended[22].IN1
extended[23] => extended[23].IN1
extended[24] => extended[24].IN1
extended[25] => extended[25].IN1
extended[26] => extended[26].IN1
extended[27] => extended[27].IN1
extended[28] => extended[28].IN1
extended[29] => extended[29].IN1
extended[30] => extended[30].IN1
extended[31] => extended[31].IN1
alu_func => alu_func.IN1
opb_selector => opb_selector.IN1
alu_result[0] <= alu:alu_instance.port3
alu_result[1] <= alu:alu_instance.port3
alu_result[2] <= alu:alu_instance.port3
alu_result[3] <= alu:alu_instance.port3
alu_result[4] <= alu:alu_instance.port3
alu_result[5] <= alu:alu_instance.port3
alu_result[6] <= alu:alu_instance.port3
alu_result[7] <= alu:alu_instance.port3
alu_result[8] <= alu:alu_instance.port3
alu_result[9] <= alu:alu_instance.port3
alu_result[10] <= alu:alu_instance.port3
alu_result[11] <= alu:alu_instance.port3
alu_result[12] <= alu:alu_instance.port3
alu_result[13] <= alu:alu_instance.port3
alu_result[14] <= alu:alu_instance.port3
alu_result[15] <= alu:alu_instance.port3
alu_result[16] <= alu:alu_instance.port3
alu_result[17] <= alu:alu_instance.port3
alu_result[18] <= alu:alu_instance.port3
alu_result[19] <= alu:alu_instance.port3
alu_result[20] <= alu:alu_instance.port3
alu_result[21] <= alu:alu_instance.port3
alu_result[22] <= alu:alu_instance.port3
alu_result[23] <= alu:alu_instance.port3
alu_result[24] <= alu:alu_instance.port3
alu_result[25] <= alu:alu_instance.port3
alu_result[26] <= alu:alu_instance.port3
alu_result[27] <= alu:alu_instance.port3
alu_result[28] <= alu:alu_instance.port3
alu_result[29] <= alu:alu_instance.port3
alu_result[30] <= alu:alu_instance.port3
alu_result[31] <= alu:alu_instance.port3
Z <= alu:alu_instance.port4
C <= alu:alu_instance.port5


|asip|processor:cpu|path:processor_path|ex_stage:exs|opb_mux:opb_mux_instance
rdb[0] => result.DATAB
rdb[1] => result.DATAB
rdb[2] => result.DATAB
rdb[3] => result.DATAB
rdb[4] => result.DATAB
rdb[5] => result.DATAB
rdb[6] => result.DATAB
rdb[7] => result.DATAB
rdb[8] => result.DATAB
rdb[9] => result.DATAB
rdb[10] => result.DATAB
rdb[11] => result.DATAB
rdb[12] => result.DATAB
rdb[13] => result.DATAB
rdb[14] => result.DATAB
rdb[15] => result.DATAB
rdb[16] => result.DATAB
rdb[17] => result.DATAB
rdb[18] => result.DATAB
rdb[19] => result.DATAB
rdb[20] => result.DATAB
rdb[21] => result.DATAB
rdb[22] => result.DATAB
rdb[23] => result.DATAB
rdb[24] => result.DATAB
rdb[25] => result.DATAB
rdb[26] => result.DATAB
rdb[27] => result.DATAB
rdb[28] => result.DATAB
rdb[29] => result.DATAB
rdb[30] => result.DATAB
rdb[31] => result.DATAB
extended[0] => result.DATAA
extended[1] => result.DATAA
extended[2] => result.DATAA
extended[3] => result.DATAA
extended[4] => result.DATAA
extended[5] => result.DATAA
extended[6] => result.DATAA
extended[7] => result.DATAA
extended[8] => result.DATAA
extended[9] => result.DATAA
extended[10] => result.DATAA
extended[11] => result.DATAA
extended[12] => result.DATAA
extended[13] => result.DATAA
extended[14] => result.DATAA
extended[15] => result.DATAA
extended[16] => result.DATAA
extended[17] => result.DATAA
extended[18] => result.DATAA
extended[19] => result.DATAA
extended[20] => result.DATAA
extended[21] => result.DATAA
extended[22] => result.DATAA
extended[23] => result.DATAA
extended[24] => result.DATAA
extended[25] => result.DATAA
extended[26] => result.DATAA
extended[27] => result.DATAA
extended[28] => result.DATAA
extended[29] => result.DATAA
extended[30] => result.DATAA
extended[31] => result.DATAA
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
opb_selector => result.OUTPUTSELECT
selected_opb[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_opb[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|asip|processor:cpu|path:processor_path|ex_stage:exs|alu:alu_instance
a[0] => Add0.IN32
a[0] => Add1.IN64
a[1] => Add0.IN31
a[1] => Add1.IN63
a[2] => Add0.IN30
a[2] => Add1.IN62
a[3] => Add0.IN29
a[3] => Add1.IN61
a[4] => Add0.IN28
a[4] => Add1.IN60
a[5] => Add0.IN27
a[5] => Add1.IN59
a[6] => Add0.IN26
a[6] => Add1.IN58
a[7] => Add0.IN25
a[7] => Add1.IN57
a[8] => Add0.IN24
a[8] => Add1.IN56
a[9] => Add0.IN23
a[9] => Add1.IN55
a[10] => Add0.IN22
a[10] => Add1.IN54
a[11] => Add0.IN21
a[11] => Add1.IN53
a[12] => Add0.IN20
a[12] => Add1.IN52
a[13] => Add0.IN19
a[13] => Add1.IN51
a[14] => Add0.IN18
a[14] => Add1.IN50
a[15] => Add0.IN17
a[15] => Add1.IN49
a[16] => Add0.IN16
a[16] => Add1.IN48
a[17] => Add0.IN15
a[17] => Add1.IN47
a[18] => Add0.IN14
a[18] => Add1.IN46
a[19] => Add0.IN13
a[19] => Add1.IN45
a[20] => Add0.IN12
a[20] => Add1.IN44
a[21] => Add0.IN11
a[21] => Add1.IN43
a[22] => Add0.IN10
a[22] => Add1.IN42
a[23] => Add0.IN9
a[23] => Add1.IN41
a[24] => Add0.IN8
a[24] => Add1.IN40
a[25] => Add0.IN7
a[25] => Add1.IN39
a[26] => Add0.IN6
a[26] => Add1.IN38
a[27] => Add0.IN5
a[27] => Add1.IN37
a[28] => Add0.IN4
a[28] => Add1.IN36
a[29] => Add0.IN3
a[29] => Add1.IN35
a[30] => Add0.IN2
a[30] => Add1.IN34
a[31] => Add0.IN1
a[31] => Add1.IN33
b[0] => Add0.IN64
b[0] => Add1.IN32
b[1] => Add0.IN63
b[1] => Add1.IN31
b[2] => Add0.IN62
b[2] => Add1.IN30
b[3] => Add0.IN61
b[3] => Add1.IN29
b[4] => Add0.IN60
b[4] => Add1.IN28
b[5] => Add0.IN59
b[5] => Add1.IN27
b[6] => Add0.IN58
b[6] => Add1.IN26
b[7] => Add0.IN57
b[7] => Add1.IN25
b[8] => Add0.IN56
b[8] => Add1.IN24
b[9] => Add0.IN55
b[9] => Add1.IN23
b[10] => Add0.IN54
b[10] => Add1.IN22
b[11] => Add0.IN53
b[11] => Add1.IN21
b[12] => Add0.IN52
b[12] => Add1.IN20
b[13] => Add0.IN51
b[13] => Add1.IN19
b[14] => Add0.IN50
b[14] => Add1.IN18
b[15] => Add0.IN49
b[15] => Add1.IN17
b[16] => Add0.IN48
b[16] => Add1.IN16
b[17] => Add0.IN47
b[17] => Add1.IN15
b[18] => Add0.IN46
b[18] => Add1.IN14
b[19] => Add0.IN45
b[19] => Add1.IN13
b[20] => Add0.IN44
b[20] => Add1.IN12
b[21] => Add0.IN43
b[21] => Add1.IN11
b[22] => Add0.IN42
b[22] => Add1.IN10
b[23] => Add0.IN41
b[23] => Add1.IN9
b[24] => Add0.IN40
b[24] => Add1.IN8
b[25] => Add0.IN39
b[25] => Add1.IN7
b[26] => Add0.IN38
b[26] => Add1.IN6
b[27] => Add0.IN37
b[27] => Add1.IN5
b[28] => Add0.IN36
b[28] => Add1.IN4
b[29] => Add0.IN35
b[29] => Add1.IN3
b[30] => Add0.IN34
b[30] => Add1.IN2
b[31] => Add0.IN33
b[31] => Add1.IN1
aluFunc => cout.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
aluFunc => result_sum.OUTPUTSELECT
result[0] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_sum.DB_MAX_OUTPUT_PORT_TYPE
Z <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
C <= cout.DB_MAX_OUTPUT_PORT_TYPE


|asip|processor:cpu|path:processor_path|ex_mem_pipe:exmemp
clock => wr_en_mem.IN0
clock => wr_en_temp.LATCH_ENABLE
clock => wd_sel_temp.LATCH_ENABLE
clock => wm_en_temp.LATCH_ENABLE
clock => rw_temp[4].LATCH_ENABLE
clock => rw_temp[3].LATCH_ENABLE
clock => rw_temp[2].LATCH_ENABLE
clock => rw_temp[1].LATCH_ENABLE
clock => rw_temp[0].LATCH_ENABLE
clock => alu_result_temp[31].LATCH_ENABLE
clock => alu_result_temp[30].LATCH_ENABLE
clock => alu_result_temp[29].LATCH_ENABLE
clock => alu_result_temp[28].LATCH_ENABLE
clock => alu_result_temp[27].LATCH_ENABLE
clock => alu_result_temp[26].LATCH_ENABLE
clock => alu_result_temp[25].LATCH_ENABLE
clock => alu_result_temp[24].LATCH_ENABLE
clock => alu_result_temp[23].LATCH_ENABLE
clock => alu_result_temp[22].LATCH_ENABLE
clock => alu_result_temp[21].LATCH_ENABLE
clock => alu_result_temp[20].LATCH_ENABLE
clock => alu_result_temp[19].LATCH_ENABLE
clock => alu_result_temp[18].LATCH_ENABLE
clock => alu_result_temp[17].LATCH_ENABLE
clock => alu_result_temp[16].LATCH_ENABLE
clock => alu_result_temp[15].LATCH_ENABLE
clock => alu_result_temp[14].LATCH_ENABLE
clock => alu_result_temp[13].LATCH_ENABLE
clock => alu_result_temp[12].LATCH_ENABLE
clock => alu_result_temp[11].LATCH_ENABLE
clock => alu_result_temp[10].LATCH_ENABLE
clock => alu_result_temp[9].LATCH_ENABLE
clock => alu_result_temp[8].LATCH_ENABLE
clock => alu_result_temp[7].LATCH_ENABLE
clock => alu_result_temp[6].LATCH_ENABLE
clock => alu_result_temp[5].LATCH_ENABLE
clock => alu_result_temp[4].LATCH_ENABLE
clock => alu_result_temp[3].LATCH_ENABLE
clock => alu_result_temp[2].LATCH_ENABLE
clock => alu_result_temp[1].LATCH_ENABLE
clock => alu_result_temp[0].LATCH_ENABLE
clock => rdb_temp[31].LATCH_ENABLE
clock => rdb_temp[30].LATCH_ENABLE
clock => rdb_temp[29].LATCH_ENABLE
clock => rdb_temp[28].LATCH_ENABLE
clock => rdb_temp[27].LATCH_ENABLE
clock => rdb_temp[26].LATCH_ENABLE
clock => rdb_temp[25].LATCH_ENABLE
clock => rdb_temp[24].LATCH_ENABLE
clock => rdb_temp[23].LATCH_ENABLE
clock => rdb_temp[22].LATCH_ENABLE
clock => rdb_temp[21].LATCH_ENABLE
clock => rdb_temp[20].LATCH_ENABLE
clock => rdb_temp[19].LATCH_ENABLE
clock => rdb_temp[18].LATCH_ENABLE
clock => rdb_temp[17].LATCH_ENABLE
clock => rdb_temp[16].LATCH_ENABLE
clock => rdb_temp[15].LATCH_ENABLE
clock => rdb_temp[14].LATCH_ENABLE
clock => rdb_temp[13].LATCH_ENABLE
clock => rdb_temp[12].LATCH_ENABLE
clock => rdb_temp[11].LATCH_ENABLE
clock => rdb_temp[10].LATCH_ENABLE
clock => rdb_temp[9].LATCH_ENABLE
clock => rdb_temp[8].LATCH_ENABLE
clock => rdb_temp[7].LATCH_ENABLE
clock => rdb_temp[6].LATCH_ENABLE
clock => rdb_temp[5].LATCH_ENABLE
clock => rdb_temp[4].LATCH_ENABLE
clock => rdb_temp[3].LATCH_ENABLE
clock => rdb_temp[2].LATCH_ENABLE
clock => rdb_temp[1].LATCH_ENABLE
clock => rdb_temp[0].LATCH_ENABLE
reset => wr_en_temp.ACLR
reset => wd_sel_temp.ACLR
reset => wm_en_temp.ACLR
reset => rw_temp[4].ACLR
reset => rw_temp[3].ACLR
reset => rw_temp[2].ACLR
reset => rw_temp[1].ACLR
reset => rw_temp[0].ACLR
reset => alu_result_temp[31].ACLR
reset => alu_result_temp[30].ACLR
reset => alu_result_temp[29].ACLR
reset => alu_result_temp[28].ACLR
reset => alu_result_temp[27].ACLR
reset => alu_result_temp[26].ACLR
reset => alu_result_temp[25].ACLR
reset => alu_result_temp[24].ACLR
reset => alu_result_temp[23].ACLR
reset => alu_result_temp[22].ACLR
reset => alu_result_temp[21].ACLR
reset => alu_result_temp[20].ACLR
reset => alu_result_temp[19].ACLR
reset => alu_result_temp[18].ACLR
reset => alu_result_temp[17].ACLR
reset => alu_result_temp[16].ACLR
reset => alu_result_temp[15].ACLR
reset => alu_result_temp[14].ACLR
reset => alu_result_temp[13].ACLR
reset => alu_result_temp[12].ACLR
reset => alu_result_temp[11].ACLR
reset => alu_result_temp[10].ACLR
reset => alu_result_temp[9].ACLR
reset => alu_result_temp[8].ACLR
reset => alu_result_temp[7].ACLR
reset => alu_result_temp[6].ACLR
reset => alu_result_temp[5].ACLR
reset => alu_result_temp[4].ACLR
reset => alu_result_temp[3].ACLR
reset => alu_result_temp[2].ACLR
reset => alu_result_temp[1].ACLR
reset => alu_result_temp[0].ACLR
reset => rdb_temp[31].ACLR
reset => rdb_temp[30].ACLR
reset => rdb_temp[29].ACLR
reset => rdb_temp[28].ACLR
reset => rdb_temp[27].ACLR
reset => rdb_temp[26].ACLR
reset => rdb_temp[25].ACLR
reset => rdb_temp[24].ACLR
reset => rdb_temp[23].ACLR
reset => rdb_temp[22].ACLR
reset => rdb_temp[21].ACLR
reset => rdb_temp[20].ACLR
reset => rdb_temp[19].ACLR
reset => rdb_temp[18].ACLR
reset => rdb_temp[17].ACLR
reset => rdb_temp[16].ACLR
reset => rdb_temp[15].ACLR
reset => rdb_temp[14].ACLR
reset => rdb_temp[13].ACLR
reset => rdb_temp[12].ACLR
reset => rdb_temp[11].ACLR
reset => rdb_temp[10].ACLR
reset => rdb_temp[9].ACLR
reset => rdb_temp[8].ACLR
reset => rdb_temp[7].ACLR
reset => rdb_temp[6].ACLR
reset => rdb_temp[5].ACLR
reset => rdb_temp[4].ACLR
reset => rdb_temp[3].ACLR
reset => rdb_temp[2].ACLR
reset => rdb_temp[1].ACLR
reset => rdb_temp[0].ACLR
reset => wr_en_mem.IN1
wr_en_ex => wr_en_temp.DATAIN
wd_sel_ex => wd_sel_temp.DATAIN
wm_en_ex => wm_en_temp.DATAIN
rw_ex[0] => rw_temp[0].DATAIN
rw_ex[1] => rw_temp[1].DATAIN
rw_ex[2] => rw_temp[2].DATAIN
rw_ex[3] => rw_temp[3].DATAIN
rw_ex[4] => rw_temp[4].DATAIN
alu_result_ex[0] => alu_result_temp[0].DATAIN
alu_result_ex[1] => alu_result_temp[1].DATAIN
alu_result_ex[2] => alu_result_temp[2].DATAIN
alu_result_ex[3] => alu_result_temp[3].DATAIN
alu_result_ex[4] => alu_result_temp[4].DATAIN
alu_result_ex[5] => alu_result_temp[5].DATAIN
alu_result_ex[6] => alu_result_temp[6].DATAIN
alu_result_ex[7] => alu_result_temp[7].DATAIN
alu_result_ex[8] => alu_result_temp[8].DATAIN
alu_result_ex[9] => alu_result_temp[9].DATAIN
alu_result_ex[10] => alu_result_temp[10].DATAIN
alu_result_ex[11] => alu_result_temp[11].DATAIN
alu_result_ex[12] => alu_result_temp[12].DATAIN
alu_result_ex[13] => alu_result_temp[13].DATAIN
alu_result_ex[14] => alu_result_temp[14].DATAIN
alu_result_ex[15] => alu_result_temp[15].DATAIN
alu_result_ex[16] => alu_result_temp[16].DATAIN
alu_result_ex[17] => alu_result_temp[17].DATAIN
alu_result_ex[18] => alu_result_temp[18].DATAIN
alu_result_ex[19] => alu_result_temp[19].DATAIN
alu_result_ex[20] => alu_result_temp[20].DATAIN
alu_result_ex[21] => alu_result_temp[21].DATAIN
alu_result_ex[22] => alu_result_temp[22].DATAIN
alu_result_ex[23] => alu_result_temp[23].DATAIN
alu_result_ex[24] => alu_result_temp[24].DATAIN
alu_result_ex[25] => alu_result_temp[25].DATAIN
alu_result_ex[26] => alu_result_temp[26].DATAIN
alu_result_ex[27] => alu_result_temp[27].DATAIN
alu_result_ex[28] => alu_result_temp[28].DATAIN
alu_result_ex[29] => alu_result_temp[29].DATAIN
alu_result_ex[30] => alu_result_temp[30].DATAIN
alu_result_ex[31] => alu_result_temp[31].DATAIN
rdb_ex[0] => rdb_temp[0].DATAIN
rdb_ex[1] => rdb_temp[1].DATAIN
rdb_ex[2] => rdb_temp[2].DATAIN
rdb_ex[3] => rdb_temp[3].DATAIN
rdb_ex[4] => rdb_temp[4].DATAIN
rdb_ex[5] => rdb_temp[5].DATAIN
rdb_ex[6] => rdb_temp[6].DATAIN
rdb_ex[7] => rdb_temp[7].DATAIN
rdb_ex[8] => rdb_temp[8].DATAIN
rdb_ex[9] => rdb_temp[9].DATAIN
rdb_ex[10] => rdb_temp[10].DATAIN
rdb_ex[11] => rdb_temp[11].DATAIN
rdb_ex[12] => rdb_temp[12].DATAIN
rdb_ex[13] => rdb_temp[13].DATAIN
rdb_ex[14] => rdb_temp[14].DATAIN
rdb_ex[15] => rdb_temp[15].DATAIN
rdb_ex[16] => rdb_temp[16].DATAIN
rdb_ex[17] => rdb_temp[17].DATAIN
rdb_ex[18] => rdb_temp[18].DATAIN
rdb_ex[19] => rdb_temp[19].DATAIN
rdb_ex[20] => rdb_temp[20].DATAIN
rdb_ex[21] => rdb_temp[21].DATAIN
rdb_ex[22] => rdb_temp[22].DATAIN
rdb_ex[23] => rdb_temp[23].DATAIN
rdb_ex[24] => rdb_temp[24].DATAIN
rdb_ex[25] => rdb_temp[25].DATAIN
rdb_ex[26] => rdb_temp[26].DATAIN
rdb_ex[27] => rdb_temp[27].DATAIN
rdb_ex[28] => rdb_temp[28].DATAIN
rdb_ex[29] => rdb_temp[29].DATAIN
rdb_ex[30] => rdb_temp[30].DATAIN
rdb_ex[31] => rdb_temp[31].DATAIN
wr_en_mem <= wr_en_mem$latch.DB_MAX_OUTPUT_PORT_TYPE
wd_sel_mem <= wd_sel_mem$latch.DB_MAX_OUTPUT_PORT_TYPE
wm_en_mem <= wm_en_mem$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_mem[0] <= rw_mem[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_mem[1] <= rw_mem[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_mem[2] <= rw_mem[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_mem[3] <= rw_mem[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_mem[4] <= rw_mem[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[0] <= alu_result_mem[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[1] <= alu_result_mem[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[2] <= alu_result_mem[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[3] <= alu_result_mem[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[4] <= alu_result_mem[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[5] <= alu_result_mem[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[6] <= alu_result_mem[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[7] <= alu_result_mem[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[8] <= alu_result_mem[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[9] <= alu_result_mem[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[10] <= alu_result_mem[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[11] <= alu_result_mem[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[12] <= alu_result_mem[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[13] <= alu_result_mem[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[14] <= alu_result_mem[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[15] <= alu_result_mem[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[16] <= alu_result_mem[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[17] <= alu_result_mem[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[18] <= alu_result_mem[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[19] <= alu_result_mem[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[20] <= alu_result_mem[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[21] <= alu_result_mem[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[22] <= alu_result_mem[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[23] <= alu_result_mem[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[24] <= alu_result_mem[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[25] <= alu_result_mem[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[26] <= alu_result_mem[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[27] <= alu_result_mem[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[28] <= alu_result_mem[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[29] <= alu_result_mem[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[30] <= alu_result_mem[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_mem[31] <= alu_result_mem[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[0] <= rdb_mem[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[1] <= rdb_mem[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[2] <= rdb_mem[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[3] <= rdb_mem[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[4] <= rdb_mem[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[5] <= rdb_mem[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[6] <= rdb_mem[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[7] <= rdb_mem[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[8] <= rdb_mem[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[9] <= rdb_mem[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[10] <= rdb_mem[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[11] <= rdb_mem[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[12] <= rdb_mem[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[13] <= rdb_mem[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[14] <= rdb_mem[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[15] <= rdb_mem[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[16] <= rdb_mem[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[17] <= rdb_mem[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[18] <= rdb_mem[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[19] <= rdb_mem[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[20] <= rdb_mem[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[21] <= rdb_mem[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[22] <= rdb_mem[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[23] <= rdb_mem[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[24] <= rdb_mem[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[25] <= rdb_mem[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[26] <= rdb_mem[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[27] <= rdb_mem[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[28] <= rdb_mem[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[29] <= rdb_mem[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[30] <= rdb_mem[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
rdb_mem[31] <= rdb_mem[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|asip|processor:cpu|path:processor_path|mem_wb_pipe:memwbp
clock => wr_en_wb.IN0
clock => wr_en_temp.LATCH_ENABLE
clock => wd_sel_temp.LATCH_ENABLE
clock => rw_temp[4].LATCH_ENABLE
clock => rw_temp[3].LATCH_ENABLE
clock => rw_temp[2].LATCH_ENABLE
clock => rw_temp[1].LATCH_ENABLE
clock => rw_temp[0].LATCH_ENABLE
clock => alu_result_temp[31].LATCH_ENABLE
clock => alu_result_temp[30].LATCH_ENABLE
clock => alu_result_temp[29].LATCH_ENABLE
clock => alu_result_temp[28].LATCH_ENABLE
clock => alu_result_temp[27].LATCH_ENABLE
clock => alu_result_temp[26].LATCH_ENABLE
clock => alu_result_temp[25].LATCH_ENABLE
clock => alu_result_temp[24].LATCH_ENABLE
clock => alu_result_temp[23].LATCH_ENABLE
clock => alu_result_temp[22].LATCH_ENABLE
clock => alu_result_temp[21].LATCH_ENABLE
clock => alu_result_temp[20].LATCH_ENABLE
clock => alu_result_temp[19].LATCH_ENABLE
clock => alu_result_temp[18].LATCH_ENABLE
clock => alu_result_temp[17].LATCH_ENABLE
clock => alu_result_temp[16].LATCH_ENABLE
clock => alu_result_temp[15].LATCH_ENABLE
clock => alu_result_temp[14].LATCH_ENABLE
clock => alu_result_temp[13].LATCH_ENABLE
clock => alu_result_temp[12].LATCH_ENABLE
clock => alu_result_temp[11].LATCH_ENABLE
clock => alu_result_temp[10].LATCH_ENABLE
clock => alu_result_temp[9].LATCH_ENABLE
clock => alu_result_temp[8].LATCH_ENABLE
clock => alu_result_temp[7].LATCH_ENABLE
clock => alu_result_temp[6].LATCH_ENABLE
clock => alu_result_temp[5].LATCH_ENABLE
clock => alu_result_temp[4].LATCH_ENABLE
clock => alu_result_temp[3].LATCH_ENABLE
clock => alu_result_temp[2].LATCH_ENABLE
clock => alu_result_temp[1].LATCH_ENABLE
clock => alu_result_temp[0].LATCH_ENABLE
clock => rd_temp[31].LATCH_ENABLE
clock => rd_temp[30].LATCH_ENABLE
clock => rd_temp[29].LATCH_ENABLE
clock => rd_temp[28].LATCH_ENABLE
clock => rd_temp[27].LATCH_ENABLE
clock => rd_temp[26].LATCH_ENABLE
clock => rd_temp[25].LATCH_ENABLE
clock => rd_temp[24].LATCH_ENABLE
clock => rd_temp[23].LATCH_ENABLE
clock => rd_temp[22].LATCH_ENABLE
clock => rd_temp[21].LATCH_ENABLE
clock => rd_temp[20].LATCH_ENABLE
clock => rd_temp[19].LATCH_ENABLE
clock => rd_temp[18].LATCH_ENABLE
clock => rd_temp[17].LATCH_ENABLE
clock => rd_temp[16].LATCH_ENABLE
clock => rd_temp[15].LATCH_ENABLE
clock => rd_temp[14].LATCH_ENABLE
clock => rd_temp[13].LATCH_ENABLE
clock => rd_temp[12].LATCH_ENABLE
clock => rd_temp[11].LATCH_ENABLE
clock => rd_temp[10].LATCH_ENABLE
clock => rd_temp[9].LATCH_ENABLE
clock => rd_temp[8].LATCH_ENABLE
clock => rd_temp[7].LATCH_ENABLE
clock => rd_temp[6].LATCH_ENABLE
clock => rd_temp[5].LATCH_ENABLE
clock => rd_temp[4].LATCH_ENABLE
clock => rd_temp[3].LATCH_ENABLE
clock => rd_temp[2].LATCH_ENABLE
clock => rd_temp[1].LATCH_ENABLE
clock => rd_temp[0].LATCH_ENABLE
reset => wr_en_temp.ACLR
reset => wd_sel_temp.ACLR
reset => rw_temp[4].ACLR
reset => rw_temp[3].ACLR
reset => rw_temp[2].ACLR
reset => rw_temp[1].ACLR
reset => rw_temp[0].ACLR
reset => alu_result_temp[31].ACLR
reset => alu_result_temp[30].ACLR
reset => alu_result_temp[29].ACLR
reset => alu_result_temp[28].ACLR
reset => alu_result_temp[27].ACLR
reset => alu_result_temp[26].ACLR
reset => alu_result_temp[25].ACLR
reset => alu_result_temp[24].ACLR
reset => alu_result_temp[23].ACLR
reset => alu_result_temp[22].ACLR
reset => alu_result_temp[21].ACLR
reset => alu_result_temp[20].ACLR
reset => alu_result_temp[19].ACLR
reset => alu_result_temp[18].ACLR
reset => alu_result_temp[17].ACLR
reset => alu_result_temp[16].ACLR
reset => alu_result_temp[15].ACLR
reset => alu_result_temp[14].ACLR
reset => alu_result_temp[13].ACLR
reset => alu_result_temp[12].ACLR
reset => alu_result_temp[11].ACLR
reset => alu_result_temp[10].ACLR
reset => alu_result_temp[9].ACLR
reset => alu_result_temp[8].ACLR
reset => alu_result_temp[7].ACLR
reset => alu_result_temp[6].ACLR
reset => alu_result_temp[5].ACLR
reset => alu_result_temp[4].ACLR
reset => alu_result_temp[3].ACLR
reset => alu_result_temp[2].ACLR
reset => alu_result_temp[1].ACLR
reset => alu_result_temp[0].ACLR
reset => rd_temp[31].ACLR
reset => rd_temp[30].ACLR
reset => rd_temp[29].ACLR
reset => rd_temp[28].ACLR
reset => rd_temp[27].ACLR
reset => rd_temp[26].ACLR
reset => rd_temp[25].ACLR
reset => rd_temp[24].ACLR
reset => rd_temp[23].ACLR
reset => rd_temp[22].ACLR
reset => rd_temp[21].ACLR
reset => rd_temp[20].ACLR
reset => rd_temp[19].ACLR
reset => rd_temp[18].ACLR
reset => rd_temp[17].ACLR
reset => rd_temp[16].ACLR
reset => rd_temp[15].ACLR
reset => rd_temp[14].ACLR
reset => rd_temp[13].ACLR
reset => rd_temp[12].ACLR
reset => rd_temp[11].ACLR
reset => rd_temp[10].ACLR
reset => rd_temp[9].ACLR
reset => rd_temp[8].ACLR
reset => rd_temp[7].ACLR
reset => rd_temp[6].ACLR
reset => rd_temp[5].ACLR
reset => rd_temp[4].ACLR
reset => rd_temp[3].ACLR
reset => rd_temp[2].ACLR
reset => rd_temp[1].ACLR
reset => rd_temp[0].ACLR
reset => wr_en_wb.IN1
wr_en_mem => wr_en_temp.DATAIN
wd_sel_mem => wd_sel_temp.DATAIN
rw_mem[0] => rw_temp[0].DATAIN
rw_mem[1] => rw_temp[1].DATAIN
rw_mem[2] => rw_temp[2].DATAIN
rw_mem[3] => rw_temp[3].DATAIN
rw_mem[4] => rw_temp[4].DATAIN
alu_result_mem[0] => alu_result_temp[0].DATAIN
alu_result_mem[1] => alu_result_temp[1].DATAIN
alu_result_mem[2] => alu_result_temp[2].DATAIN
alu_result_mem[3] => alu_result_temp[3].DATAIN
alu_result_mem[4] => alu_result_temp[4].DATAIN
alu_result_mem[5] => alu_result_temp[5].DATAIN
alu_result_mem[6] => alu_result_temp[6].DATAIN
alu_result_mem[7] => alu_result_temp[7].DATAIN
alu_result_mem[8] => alu_result_temp[8].DATAIN
alu_result_mem[9] => alu_result_temp[9].DATAIN
alu_result_mem[10] => alu_result_temp[10].DATAIN
alu_result_mem[11] => alu_result_temp[11].DATAIN
alu_result_mem[12] => alu_result_temp[12].DATAIN
alu_result_mem[13] => alu_result_temp[13].DATAIN
alu_result_mem[14] => alu_result_temp[14].DATAIN
alu_result_mem[15] => alu_result_temp[15].DATAIN
alu_result_mem[16] => alu_result_temp[16].DATAIN
alu_result_mem[17] => alu_result_temp[17].DATAIN
alu_result_mem[18] => alu_result_temp[18].DATAIN
alu_result_mem[19] => alu_result_temp[19].DATAIN
alu_result_mem[20] => alu_result_temp[20].DATAIN
alu_result_mem[21] => alu_result_temp[21].DATAIN
alu_result_mem[22] => alu_result_temp[22].DATAIN
alu_result_mem[23] => alu_result_temp[23].DATAIN
alu_result_mem[24] => alu_result_temp[24].DATAIN
alu_result_mem[25] => alu_result_temp[25].DATAIN
alu_result_mem[26] => alu_result_temp[26].DATAIN
alu_result_mem[27] => alu_result_temp[27].DATAIN
alu_result_mem[28] => alu_result_temp[28].DATAIN
alu_result_mem[29] => alu_result_temp[29].DATAIN
alu_result_mem[30] => alu_result_temp[30].DATAIN
alu_result_mem[31] => alu_result_temp[31].DATAIN
rd_mem[0] => rd_temp[0].DATAIN
rd_mem[1] => rd_temp[1].DATAIN
rd_mem[2] => rd_temp[2].DATAIN
rd_mem[3] => rd_temp[3].DATAIN
rd_mem[4] => rd_temp[4].DATAIN
rd_mem[5] => rd_temp[5].DATAIN
rd_mem[6] => rd_temp[6].DATAIN
rd_mem[7] => rd_temp[7].DATAIN
rd_mem[8] => rd_temp[8].DATAIN
rd_mem[9] => rd_temp[9].DATAIN
rd_mem[10] => rd_temp[10].DATAIN
rd_mem[11] => rd_temp[11].DATAIN
rd_mem[12] => rd_temp[12].DATAIN
rd_mem[13] => rd_temp[13].DATAIN
rd_mem[14] => rd_temp[14].DATAIN
rd_mem[15] => rd_temp[15].DATAIN
rd_mem[16] => rd_temp[16].DATAIN
rd_mem[17] => rd_temp[17].DATAIN
rd_mem[18] => rd_temp[18].DATAIN
rd_mem[19] => rd_temp[19].DATAIN
rd_mem[20] => rd_temp[20].DATAIN
rd_mem[21] => rd_temp[21].DATAIN
rd_mem[22] => rd_temp[22].DATAIN
rd_mem[23] => rd_temp[23].DATAIN
rd_mem[24] => rd_temp[24].DATAIN
rd_mem[25] => rd_temp[25].DATAIN
rd_mem[26] => rd_temp[26].DATAIN
rd_mem[27] => rd_temp[27].DATAIN
rd_mem[28] => rd_temp[28].DATAIN
rd_mem[29] => rd_temp[29].DATAIN
rd_mem[30] => rd_temp[30].DATAIN
rd_mem[31] => rd_temp[31].DATAIN
wr_en_wb <= wr_en_wb$latch.DB_MAX_OUTPUT_PORT_TYPE
wd_sel_wb <= wd_sel_wb$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_wb[0] <= rw_wb[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_wb[1] <= rw_wb[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_wb[2] <= rw_wb[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_wb[3] <= rw_wb[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rw_wb[4] <= rw_wb[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[0] <= alu_result_wb[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[1] <= alu_result_wb[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[2] <= alu_result_wb[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[3] <= alu_result_wb[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[4] <= alu_result_wb[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[5] <= alu_result_wb[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[6] <= alu_result_wb[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[7] <= alu_result_wb[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[8] <= alu_result_wb[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[9] <= alu_result_wb[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[10] <= alu_result_wb[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[11] <= alu_result_wb[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[12] <= alu_result_wb[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[13] <= alu_result_wb[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[14] <= alu_result_wb[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[15] <= alu_result_wb[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[16] <= alu_result_wb[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[17] <= alu_result_wb[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[18] <= alu_result_wb[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[19] <= alu_result_wb[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[20] <= alu_result_wb[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[21] <= alu_result_wb[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[22] <= alu_result_wb[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[23] <= alu_result_wb[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[24] <= alu_result_wb[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[25] <= alu_result_wb[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[26] <= alu_result_wb[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[27] <= alu_result_wb[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[28] <= alu_result_wb[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[29] <= alu_result_wb[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[30] <= alu_result_wb[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
alu_result_wb[31] <= alu_result_wb[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[0] <= rd_wb[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[1] <= rd_wb[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[2] <= rd_wb[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[3] <= rd_wb[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[4] <= rd_wb[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[5] <= rd_wb[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[6] <= rd_wb[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[7] <= rd_wb[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[8] <= rd_wb[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[9] <= rd_wb[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[10] <= rd_wb[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[11] <= rd_wb[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[12] <= rd_wb[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[13] <= rd_wb[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[14] <= rd_wb[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[15] <= rd_wb[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[16] <= rd_wb[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[17] <= rd_wb[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[18] <= rd_wb[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[19] <= rd_wb[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[20] <= rd_wb[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[21] <= rd_wb[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[22] <= rd_wb[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[23] <= rd_wb[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[24] <= rd_wb[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[25] <= rd_wb[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[26] <= rd_wb[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[27] <= rd_wb[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[28] <= rd_wb[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[29] <= rd_wb[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[30] <= rd_wb[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_wb[31] <= rd_wb[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|asip|processor:cpu|path:processor_path|wb_stage:wbs
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
wd_selector => result.OUTPUTSELECT
read_data[0] => result.DATAA
read_data[1] => result.DATAA
read_data[2] => result.DATAA
read_data[3] => result.DATAA
read_data[4] => result.DATAA
read_data[5] => result.DATAA
read_data[6] => result.DATAA
read_data[7] => result.DATAA
read_data[8] => result.DATAA
read_data[9] => result.DATAA
read_data[10] => result.DATAA
read_data[11] => result.DATAA
read_data[12] => result.DATAA
read_data[13] => result.DATAA
read_data[14] => result.DATAA
read_data[15] => result.DATAA
read_data[16] => result.DATAA
read_data[17] => result.DATAA
read_data[18] => result.DATAA
read_data[19] => result.DATAA
read_data[20] => result.DATAA
read_data[21] => result.DATAA
read_data[22] => result.DATAA
read_data[23] => result.DATAA
read_data[24] => result.DATAA
read_data[25] => result.DATAA
read_data[26] => result.DATAA
read_data[27] => result.DATAA
read_data[28] => result.DATAA
read_data[29] => result.DATAA
read_data[30] => result.DATAA
read_data[31] => result.DATAA
alu_result[0] => result.DATAB
alu_result[1] => result.DATAB
alu_result[2] => result.DATAB
alu_result[3] => result.DATAB
alu_result[4] => result.DATAB
alu_result[5] => result.DATAB
alu_result[6] => result.DATAB
alu_result[7] => result.DATAB
alu_result[8] => result.DATAB
alu_result[9] => result.DATAB
alu_result[10] => result.DATAB
alu_result[11] => result.DATAB
alu_result[12] => result.DATAB
alu_result[13] => result.DATAB
alu_result[14] => result.DATAB
alu_result[15] => result.DATAB
alu_result[16] => result.DATAB
alu_result[17] => result.DATAB
alu_result[18] => result.DATAB
alu_result[19] => result.DATAB
alu_result[20] => result.DATAB
alu_result[21] => result.DATAB
alu_result[22] => result.DATAB
alu_result[23] => result.DATAB
alu_result[24] => result.DATAB
alu_result[25] => result.DATAB
alu_result[26] => result.DATAB
alu_result[27] => result.DATAB
alu_result[28] => result.DATAB
alu_result[29] => result.DATAB
alu_result[30] => result.DATAB
alu_result[31] => result.DATAB
selected_data[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
selected_data[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|asip|processor:cpu|hazard_unit:hu
ra_ex[0] => Equal0.IN5
ra_ex[0] => Equal1.IN5
ra_ex[1] => Equal0.IN4
ra_ex[1] => Equal1.IN4
ra_ex[2] => Equal0.IN3
ra_ex[2] => Equal1.IN3
ra_ex[3] => Equal0.IN2
ra_ex[3] => Equal1.IN2
ra_ex[4] => Equal0.IN1
ra_ex[4] => Equal1.IN1
ra_ex[5] => Equal0.IN0
ra_ex[5] => Equal1.IN0
rb_ex[0] => Equal2.IN5
rb_ex[0] => Equal3.IN5
rb_ex[1] => Equal2.IN4
rb_ex[1] => Equal3.IN4
rb_ex[2] => Equal2.IN3
rb_ex[2] => Equal3.IN3
rb_ex[3] => Equal2.IN2
rb_ex[3] => Equal3.IN2
rb_ex[4] => Equal2.IN1
rb_ex[4] => Equal3.IN1
rb_ex[5] => Equal2.IN0
rb_ex[5] => Equal3.IN0
rf_me[0] => Equal0.IN11
rf_me[0] => Equal2.IN11
rf_me[1] => Equal0.IN10
rf_me[1] => Equal2.IN10
rf_me[2] => Equal0.IN9
rf_me[2] => Equal2.IN9
rf_me[3] => Equal0.IN8
rf_me[3] => Equal2.IN8
rf_me[4] => Equal0.IN7
rf_me[4] => Equal2.IN7
rf_me[5] => Equal0.IN6
rf_me[5] => Equal2.IN6
rf_wb[0] => Equal1.IN11
rf_wb[0] => Equal3.IN11
rf_wb[1] => Equal1.IN10
rf_wb[1] => Equal3.IN10
rf_wb[2] => Equal1.IN9
rf_wb[2] => Equal3.IN9
rf_wb[3] => Equal1.IN8
rf_wb[3] => Equal3.IN8
rf_wb[4] => Equal1.IN7
rf_wb[4] => Equal3.IN7
rf_wb[5] => Equal1.IN6
rf_wb[5] => Equal3.IN6
forward_RA[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
forward_RA[1] <= forward_RA.DB_MAX_OUTPUT_PORT_TYPE
forward_RB[0] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
forward_RB[1] <= forward_RB.DB_MAX_OUTPUT_PORT_TYPE


