
Qflow static timing analysis logfile appended on Thu Apr 10 02:04:53 IST 2025
Running vesta static timing analysis
vesta --long sincos.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "sincos"
Lib read /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Verilog netlist read:  Processed 1536 lines.
Number of paths analyzed:  197

Top 20 maximum delay paths:
Path DFFPOSX1_90/CLK to DFFPOSX1_152/D delay 2402.62 ps
      0.0 ps      clk_bF_buf8:   CLKBUF1_5/Y ->  DFFPOSX1_90/CLK
    344.0 ps          x_6__7_: DFFPOSX1_90/Q ->     BUFX4_15/A
    586.4 ps  x_6__7_bF_buf0_:    BUFX4_15/Y ->      INVX4_5/A
    785.4 ps            _869_:     INVX4_5/Y ->    NOR2X1_46/A
    976.1 ps            _881_:   NOR2X1_46/Y ->    NOR2X1_47/B
   1241.1 ps            _882_:   NOR2X1_47/Y ->  OAI21X1_103/C
   1449.4 ps            _918_: OAI21X1_103/Y ->     INVX1_72/A
   1571.6 ps            _922_:    INVX1_72/Y ->   AOI22X1_10/D
   1685.4 ps            _923_:  AOI22X1_10/Y ->  OAI21X1_106/B
   1806.0 ps            _926_: OAI21X1_106/Y ->    NAND3X1_7/B
   1938.6 ps            _933_:   NAND3X1_7/Y ->   NAND2X1_84/A
   2036.4 ps          _13__7_:  NAND2X1_84/Y -> DFFPOSX1_152/D

   clock skew at destination = 36.449
   setup at destination = 329.738

Path DFFPOSX1_82/CLK to DFFPOSX1_144/D delay 2400.52 ps
      0.0 ps  clk_bF_buf12:   CLKBUF1_1/Y ->  DFFPOSX1_82/CLK
    513.6 ps       x_5__7_: DFFPOSX1_82/Q ->      INVX4_6/A
    784.0 ps         _960_:     INVX4_6/Y ->    NOR2X1_60/A
    983.4 ps         _972_:   NOR2X1_60/Y ->    NOR2X1_61/B
   1249.9 ps         _973_:   NOR2X1_61/Y ->  OAI21X1_128/C
   1458.5 ps        _1009_: OAI21X1_128/Y ->     INVX1_88/A
   1580.7 ps        _1013_:    INVX1_88/Y ->   AOI22X1_14/D
   1694.5 ps        _1014_:  AOI22X1_14/Y ->  OAI21X1_131/B
   1815.1 ps        _1017_: OAI21X1_131/Y ->    NAND3X1_8/B
   1947.7 ps        _1024_:   NAND3X1_8/Y ->  NAND2X1_101/A
   2045.5 ps       _12__7_: NAND2X1_101/Y -> DFFPOSX1_144/D

   clock skew at destination = 19.0223
   setup at destination = 335.976

Path DFFPOSX1_74/CLK to DFFPOSX1_136/D delay 2390.21 ps
      0.0 ps  clk_bF_buf7:   CLKBUF1_6/Y ->  DFFPOSX1_74/CLK
    436.1 ps      x_4__7_: DFFPOSX1_74/Q ->      INVX2_5/A
    685.8 ps        _784_:     INVX2_5/Y ->   NAND2X1_58/A
    838.6 ps        _786_:  NAND2X1_58/Y ->   NAND2X1_60/B
   1159.0 ps        _788_:  NAND2X1_60/Y ->    NOR2X1_40/B
   1365.8 ps        _822_:   NOR2X1_40/Y ->    NAND3X1_5/B
   1529.2 ps        _823_:   NAND3X1_5/Y ->   NAND2X1_66/B
   1694.7 ps        _825_:  NAND2X1_66/Y ->   AOI21X1_13/A
   1832.4 ps        _844_:  AOI21X1_13/Y ->   OAI21X1_86/A
   1950.0 ps        _847_:  OAI21X1_86/Y ->   NAND2X1_67/B
   2033.0 ps      _11__7_:  NAND2X1_67/Y -> DFFPOSX1_136/D

   clock skew at destination = 19.0223
   setup at destination = 338.235

Path DFFPOSX1_136/CLK to DFFPOSX1_90/D delay 2384.59 ps
      0.0 ps     clk_bF_buf12:    CLKBUF1_1/Y -> DFFPOSX1_136/CLK
    340.5 ps          y_5__7_: DFFPOSX1_136/Q ->     BUFX4_26/A
    549.1 ps  y_5__7_bF_buf1_:     BUFX4_26/Y ->     INVX2_26/A
    756.8 ps            _349_:     INVX2_26/Y ->  NAND2X1_183/A
    907.4 ps            _356_:  NAND2X1_183/Y ->  NAND2X1_184/B
   1099.2 ps            _357_:  NAND2X1_184/Y ->  NAND2X1_186/B
   1237.3 ps            _373_:  NAND2X1_186/Y ->  OAI21X1_242/B
   1448.9 ps            _374_:  OAI21X1_242/Y ->   AOI22X1_28/C
   1651.6 ps            _397_:   AOI22X1_28/Y ->  OAI21X1_254/B
   1794.1 ps            _410_:  OAI21X1_254/Y ->   NAND3X1_18/B
   1931.3 ps            _414_:   NAND3X1_18/Y ->  NAND2X1_192/A
   2029.6 ps           _4__7_:  NAND2X1_192/Y ->  DFFPOSX1_90/D

   clock skew at destination = 19.0223
   setup at destination = 335.942

Path DFFPOSX1_74/CLK to DFFPOSX1_135/D delay 2367.41 ps
      0.0 ps  clk_bF_buf7:   CLKBUF1_6/Y ->  DFFPOSX1_74/CLK
    436.1 ps      x_4__7_: DFFPOSX1_74/Q ->      INVX2_5/A
    685.8 ps        _784_:     INVX2_5/Y ->   NAND2X1_58/A
    838.6 ps        _786_:  NAND2X1_58/Y ->   NAND2X1_60/B
   1159.0 ps        _788_:  NAND2X1_60/Y ->    NOR2X1_40/B
   1365.8 ps        _822_:   NOR2X1_40/Y ->    NAND3X1_5/B
   1529.2 ps        _823_:   NAND3X1_5/Y ->   NAND2X1_66/B
   1694.7 ps        _825_:  NAND2X1_66/Y ->     MUX2X1_1/B
   1865.6 ps        _826_:    MUX2X1_1/Y ->   XNOR2X1_31/A
   2010.4 ps      _11__6_:  XNOR2X1_31/Y -> DFFPOSX1_135/D

   clock skew at destination = 19.0223
   setup at destination = 337.984

Path DFFPOSX1_144/CLK to DFFPOSX1_98/D delay 2367.14 ps
      0.0 ps      clk_bF_buf8:    CLKBUF1_5/Y -> DFFPOSX1_144/CLK
    344.0 ps          y_6__7_: DFFPOSX1_144/Q ->     BUFX4_19/A
    565.8 ps  y_6__7_bF_buf0_:     BUFX4_19/Y ->      INVX4_8/A
    751.6 ps            _126_:      INVX4_8/Y ->  NAND2X1_142/A
    891.9 ps            _141_:  NAND2X1_142/Y ->  NAND2X1_143/B
   1081.9 ps            _142_:  NAND2X1_143/Y ->  NAND2X1_145/B
   1219.9 ps            _158_:  NAND2X1_145/Y ->  OAI21X1_183/B
   1431.5 ps            _159_:  OAI21X1_183/Y ->   AOI22X1_18/C
   1634.2 ps            _177_:   AOI22X1_18/Y ->  OAI21X1_197/B
   1776.6 ps            _197_:  OAI21X1_197/Y ->   NAND3X1_13/B
   1913.8 ps            _201_:   NAND3X1_13/Y ->  NAND2X1_148/A
   2012.2 ps           _5__7_:  NAND2X1_148/Y ->  DFFPOSX1_98/D

   clock skew at destination = 19.0223
   setup at destination = 335.942

Path DFFPOSX1_111/CLK to DFFPOSX1_66/D delay 2345.43 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_12/Y -> DFFPOSX1_111/CLK
    461.8 ps      y_2__7_: DFFPOSX1_111/Q ->      INVX4_7/A
    661.9 ps        _105_:      INVX4_7/Y ->  NAND2X1_220/B
    815.1 ps        _533_:  NAND2X1_220/Y ->  NAND2X1_222/A
   1180.2 ps        _535_:  NAND2X1_222/Y ->  NAND2X1_225/B
   1375.9 ps        _548_:  NAND2X1_225/Y ->  OAI21X1_295/A
   1554.1 ps        _549_:  OAI21X1_295/Y ->   AOI21X1_70/C
   1677.1 ps        _556_:   AOI21X1_70/Y ->   OAI22X1_12/B
   1855.5 ps        _558_:   OAI22X1_12/Y ->    XOR2X1_34/A
   2007.8 ps       _1__7_:    XOR2X1_34/Y ->  DFFPOSX1_66/D

   clock skew at destination = -0.270456
   setup at destination = 337.939

Path DFFPOSX1_144/CLK to DFFPOSX1_96/D delay 2340.74 ps
      0.0 ps      clk_bF_buf8:    CLKBUF1_5/Y -> DFFPOSX1_144/CLK
    344.0 ps          y_6__7_: DFFPOSX1_144/Q ->     BUFX4_19/A
    565.8 ps  y_6__7_bF_buf0_:     BUFX4_19/Y ->      INVX4_8/A
    751.6 ps            _126_:      INVX4_8/Y ->  NAND2X1_142/A
    891.9 ps            _141_:  NAND2X1_142/Y ->  NAND2X1_143/B
   1081.9 ps            _142_:  NAND2X1_143/Y ->  NAND2X1_145/B
   1219.9 ps            _158_:  NAND2X1_145/Y ->  OAI21X1_183/B
   1431.5 ps            _159_:  OAI21X1_183/Y ->   AOI21X1_39/A
   1608.4 ps            _163_:   AOI21X1_39/Y ->     AND2X2_9/A
   1797.8 ps            _164_:     AND2X2_9/Y ->  OAI21X1_185/B
   1896.9 ps            _166_:  OAI21X1_185/Y ->  OAI21X1_186/C
   1983.9 ps           _5__5_:  OAI21X1_186/Y ->  DFFPOSX1_96/D

   clock skew at destination = 19.0223
   setup at destination = 337.851

Path DFFPOSX1_90/CLK to DFFPOSX1_151/D delay 2334 ps
      0.0 ps      clk_bF_buf8:   CLKBUF1_5/Y ->  DFFPOSX1_90/CLK
    344.0 ps          x_6__7_: DFFPOSX1_90/Q ->     BUFX4_15/A
    586.4 ps  x_6__7_bF_buf0_:    BUFX4_15/Y ->      INVX4_5/A
    785.4 ps            _869_:     INVX4_5/Y ->    NOR2X1_46/A
    976.1 ps            _881_:   NOR2X1_46/Y ->    NOR2X1_47/B
   1241.1 ps            _882_:   NOR2X1_47/Y ->  OAI21X1_103/C
   1449.4 ps            _918_: OAI21X1_103/Y ->  OAI21X1_104/A
   1640.6 ps            _919_: OAI21X1_104/Y ->     MUX2X1_4/B
   1817.8 ps            _920_:    MUX2X1_4/Y ->   XNOR2X1_37/A
   1964.0 ps          _13__6_:  XNOR2X1_37/Y -> DFFPOSX1_151/D

   clock skew at destination = 36.449
   setup at destination = 333.551

Path DFFPOSX1_136/CLK to DFFPOSX1_89/D delay 2330.6 ps
      0.0 ps     clk_bF_buf12:    CLKBUF1_1/Y -> DFFPOSX1_136/CLK
    340.5 ps          y_5__7_: DFFPOSX1_136/Q ->     BUFX4_26/A
    549.1 ps  y_5__7_bF_buf1_:     BUFX4_26/Y ->     INVX2_26/A
    756.8 ps            _349_:     INVX2_26/Y ->  NAND2X1_183/A
    907.4 ps            _356_:  NAND2X1_183/Y ->  NAND2X1_184/B
   1099.2 ps            _357_:  NAND2X1_184/Y ->  NAND2X1_186/B
   1237.3 ps            _373_:  NAND2X1_186/Y ->  OAI21X1_242/B
   1448.9 ps            _374_:  OAI21X1_242/Y ->   AOI22X1_28/C
   1651.6 ps            _397_:   AOI22X1_28/Y ->   NOR2X1_138/B
   1769.6 ps            _398_:   NOR2X1_138/Y ->  OAI21X1_248/B
   1886.4 ps            _403_:  OAI21X1_248/Y ->  OAI21X1_252/C
   1977.1 ps           _4__6_:  OAI21X1_252/Y ->  DFFPOSX1_89/D

   clock skew at destination = 19.0223
   setup at destination = 334.513

Path DFFPOSX1_82/CLK to DFFPOSX1_143/D delay 2330.08 ps
      0.0 ps  clk_bF_buf12:   CLKBUF1_1/Y ->  DFFPOSX1_82/CLK
    513.6 ps       x_5__7_: DFFPOSX1_82/Q ->      INVX4_6/A
    784.0 ps         _960_:     INVX4_6/Y ->    NOR2X1_60/A
    983.4 ps         _972_:   NOR2X1_60/Y ->    NOR2X1_61/B
   1249.9 ps         _973_:   NOR2X1_61/Y ->  OAI21X1_128/C
   1458.5 ps        _1009_: OAI21X1_128/Y ->  OAI21X1_129/A
   1649.7 ps        _1010_: OAI21X1_129/Y ->     MUX2X1_7/B
   1826.8 ps        _1011_:    MUX2X1_7/Y ->   XNOR2X1_43/A
   1973.1 ps       _12__6_:  XNOR2X1_43/Y -> DFFPOSX1_143/D

   clock skew at destination = 19.0223
   setup at destination = 337.982

Path DFFPOSX1_62/CLK to DFFPOSX1_74/D delay 2323.82 ps
      0.0 ps  clk_bF_buf4:   CLKBUF1_9/Y -> DFFPOSX1_62/CLK
    353.6 ps      x_3__3_: DFFPOSX1_62/Q ->    INVX1_97/A
    575.5 ps       _1034_:    INVX1_97/Y -> NAND2X1_166/B
    801.3 ps        _267_: NAND2X1_166/Y -> NAND2X1_168/A
   1095.8 ps        _269_: NAND2X1_168/Y -> NAND2X1_172/B
   1258.9 ps        _297_: NAND2X1_172/Y -> OAI21X1_220/A
   1442.0 ps        _299_: OAI21X1_220/Y ->  AOI22X1_25/D
   1623.2 ps        _309_:  AOI22X1_25/Y ->  AOI21X1_51/A
   1764.3 ps        _333_:  AOI21X1_51/Y -> OAI21X1_232/B
   1883.3 ps        _334_: OAI21X1_232/Y -> NAND2X1_175/B
   1966.6 ps       _2__7_: NAND2X1_175/Y -> DFFPOSX1_74/D

   clock skew at destination = 19.0223
   setup at destination = 338.194

Path DFFPOSX1_144/CLK to DFFPOSX1_97/D delay 2313.16 ps
      0.0 ps      clk_bF_buf8:    CLKBUF1_5/Y -> DFFPOSX1_144/CLK
    344.0 ps          y_6__7_: DFFPOSX1_144/Q ->     BUFX4_19/A
    565.8 ps  y_6__7_bF_buf0_:     BUFX4_19/Y ->      INVX4_8/A
    751.6 ps            _126_:      INVX4_8/Y ->  NAND2X1_142/A
    891.9 ps            _141_:  NAND2X1_142/Y ->  NAND2X1_143/B
   1081.9 ps            _142_:  NAND2X1_143/Y ->  NAND2X1_145/B
   1219.9 ps            _158_:  NAND2X1_145/Y ->  OAI21X1_183/B
   1431.5 ps            _159_:  OAI21X1_183/Y ->   AOI22X1_18/C
   1634.2 ps            _177_:   AOI22X1_18/Y ->   NOR2X1_108/B
   1752.2 ps            _178_:   NOR2X1_108/Y ->  OAI21X1_190/B
   1869.0 ps            _185_:  OAI21X1_190/Y ->  OAI21X1_195/C
   1959.6 ps           _5__6_:  OAI21X1_195/Y ->  DFFPOSX1_97/D

   clock skew at destination = 19.0223
   setup at destination = 334.513

Path DFFPOSX1_62/CLK to DFFPOSX1_73/D delay 2304.62 ps
      0.0 ps  clk_bF_buf4:   CLKBUF1_9/Y -> DFFPOSX1_62/CLK
    353.6 ps      x_3__3_: DFFPOSX1_62/Q ->    INVX1_97/A
    575.5 ps       _1034_:    INVX1_97/Y -> NAND2X1_166/B
    801.3 ps        _267_: NAND2X1_166/Y -> NAND2X1_168/A
   1095.8 ps        _269_: NAND2X1_168/Y -> NAND2X1_172/B
   1258.9 ps        _297_: NAND2X1_172/Y -> OAI21X1_220/A
   1442.0 ps        _299_: OAI21X1_220/Y ->  AOI22X1_25/D
   1623.2 ps        _309_:  AOI22X1_25/Y ->   MUX2X1_10/A
   1802.2 ps        _313_:   MUX2X1_10/Y ->  XNOR2X1_81/A
   1947.6 ps       _2__6_:  XNOR2X1_81/Y -> DFFPOSX1_73/D

   clock skew at destination = 19.0223
   setup at destination = 337.983

Path DFFPOSX1_66/CLK to DFFPOSX1_128/D delay 2286.7 ps
      0.0 ps  clk_bF_buf4:   CLKBUF1_9/Y ->  DFFPOSX1_66/CLK
    393.5 ps      x_3__7_: DFFPOSX1_66/Q ->     INVX2_12/A
    596.8 ps       _1069_:    INVX2_12/Y ->  NAND2X1_114/A
    737.2 ps       _1071_: NAND2X1_114/Y ->  NAND2X1_116/B
   1055.5 ps       _1073_: NAND2X1_116/Y ->    NOR2X1_84/B
   1262.3 ps         _41_:   NOR2X1_84/Y ->   NAND3X1_10/B
   1425.6 ps         _42_:  NAND3X1_10/Y ->  NAND2X1_122/B
   1591.2 ps         _44_: NAND2X1_122/Y ->   AOI21X1_28/A
   1728.9 ps         _63_:  AOI21X1_28/Y ->  OAI21X1_163/A
   1846.5 ps         _66_: OAI21X1_163/Y ->  NAND2X1_123/B
   1929.4 ps      _10__7_: NAND2X1_123/Y -> DFFPOSX1_128/D

   clock skew at destination = 19.0223
   setup at destination = 338.235

Path DFFPOSX1_136/CLK to DFFPOSX1_88/D delay 2267.36 ps
      0.0 ps     clk_bF_buf12:    CLKBUF1_1/Y -> DFFPOSX1_136/CLK
    340.5 ps          y_5__7_: DFFPOSX1_136/Q ->     BUFX4_26/A
    549.1 ps  y_5__7_bF_buf1_:     BUFX4_26/Y ->     INVX2_26/A
    756.8 ps            _349_:     INVX2_26/Y ->  NAND2X1_183/A
    907.4 ps            _356_:  NAND2X1_183/Y ->  NAND2X1_184/B
   1099.2 ps            _357_:  NAND2X1_184/Y ->  NAND2X1_186/B
   1237.3 ps            _373_:  NAND2X1_186/Y ->  OAI21X1_242/B
   1448.9 ps            _374_:  OAI21X1_242/Y ->   AOI21X1_54/A
   1597.8 ps            _378_:   AOI21X1_54/Y ->    MUX2X1_11/B
   1765.8 ps            _387_:    MUX2X1_11/Y ->   XNOR2X1_88/A
   1910.4 ps           _4__5_:   XNOR2X1_88/Y ->  DFFPOSX1_88/D

   clock skew at destination = 19.0223
   setup at destination = 337.984

Path DFFPOSX1_66/CLK to DFFPOSX1_127/D delay 2263.89 ps
      0.0 ps  clk_bF_buf4:   CLKBUF1_9/Y ->  DFFPOSX1_66/CLK
    393.5 ps      x_3__7_: DFFPOSX1_66/Q ->     INVX2_12/A
    596.8 ps       _1069_:    INVX2_12/Y ->  NAND2X1_114/A
    737.2 ps       _1071_: NAND2X1_114/Y ->  NAND2X1_116/B
   1055.5 ps       _1073_: NAND2X1_116/Y ->    NOR2X1_84/B
   1262.3 ps         _41_:   NOR2X1_84/Y ->   NAND3X1_10/B
   1425.6 ps         _42_:  NAND3X1_10/Y ->  NAND2X1_122/B
   1591.2 ps         _44_: NAND2X1_122/Y ->     MUX2X1_8/B
   1762.0 ps         _45_:    MUX2X1_8/Y ->   XNOR2X1_52/A
   1906.9 ps      _10__6_:  XNOR2X1_52/Y -> DFFPOSX1_127/D

   clock skew at destination = 19.0223
   setup at destination = 337.984

Path DFFPOSX1_62/CLK to DFFPOSX1_72/D delay 2254.1 ps
      0.0 ps  clk_bF_buf4:   CLKBUF1_9/Y -> DFFPOSX1_62/CLK
    353.6 ps      x_3__3_: DFFPOSX1_62/Q ->    INVX1_97/A
    575.5 ps       _1034_:    INVX1_97/Y -> NAND2X1_166/B
    801.3 ps        _267_: NAND2X1_166/Y -> NAND2X1_168/A
   1095.8 ps        _269_: NAND2X1_168/Y -> NAND2X1_172/B
   1258.9 ps        _297_: NAND2X1_172/Y -> OAI21X1_220/A
   1442.0 ps        _299_: OAI21X1_220/Y ->  AOI21X1_48/A
   1586.0 ps        _301_:  AOI21X1_48/Y -> OAI21X1_221/B
   1754.1 ps        _302_: OAI21X1_221/Y ->  XNOR2X1_80/A
   1897.1 ps       _2__5_:  XNOR2X1_80/Y -> DFFPOSX1_72/D

   clock skew at destination = 19.0223
   setup at destination = 337.986

Path DFFPOSX1_111/CLK to DFFPOSX1_64/D delay 2246.07 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_12/Y -> DFFPOSX1_111/CLK
    461.8 ps      y_2__7_: DFFPOSX1_111/Q ->      INVX4_7/A
    661.9 ps        _105_:      INVX4_7/Y ->  NAND2X1_211/B
    815.1 ps        _518_:  NAND2X1_211/Y ->  NAND2X1_213/A
   1083.9 ps        _520_:  NAND2X1_213/Y ->  NAND2X1_218/B
   1224.4 ps        _527_:  NAND2X1_218/Y ->  OAI21X1_288/C
   1380.0 ps        _528_:  OAI21X1_288/Y ->  NAND2X1_223/B
   1490.3 ps        _536_:  NAND2X1_223/Y ->  OAI21X1_291/C
   1602.7 ps        _537_:  OAI21X1_291/Y ->  OAI21X1_294/B
   1765.7 ps        _541_:  OAI21X1_294/Y ->  XNOR2X1_103/A
   1908.4 ps       _1__5_:  XNOR2X1_103/Y ->  DFFPOSX1_64/D

   clock skew at destination = -0.270456
   setup at destination = 337.987

Path DFFPOSX1_90/CLK to DFFPOSX1_150/D delay 2225.01 ps
      0.0 ps      clk_bF_buf8:   CLKBUF1_5/Y ->  DFFPOSX1_90/CLK
    344.0 ps          x_6__7_: DFFPOSX1_90/Q ->     BUFX4_15/A
    586.4 ps  x_6__7_bF_buf0_:    BUFX4_15/Y ->    NOR2X1_43/B
    745.3 ps            _861_:   NOR2X1_43/Y ->   OAI21X1_91/B
    959.0 ps            _865_:  OAI21X1_91/Y ->   NAND2X1_75/A
   1161.3 ps            _876_:  NAND2X1_75/Y ->   OAI21X1_99/B
   1390.3 ps            _893_:  OAI21X1_99/Y ->   AOI21X1_16/A
   1539.6 ps            _900_:  AOI21X1_16/Y ->     MUX2X1_3/B
   1707.7 ps            _906_:    MUX2X1_3/Y ->     XOR2X1_9/A
   1855.0 ps          _13__5_:    XOR2X1_9/Y -> DFFPOSX1_150/D

   clock skew at destination = 36.449
   setup at destination = 333.577

Computed maximum clock frequency (zero margin) = 416.213 MHz
-----------------------------------------

Number of paths analyzed:  197

Top 20 minimum delay paths:
Path DFFPOSX1_154/CLK to DFFPOSX1_45/D delay 58.2828 ps
      0.0 ps  clk_bF_buf5:    CLKBUF1_8/Y -> DFFPOSX1_154/CLK
    147.2 ps      y_8__1_: DFFPOSX1_154/Q ->  DFFPOSX1_45/D

   clock skew at destination = -11.6429
   hold at destination = -77.2982

Path DFFPOSX1_158/CLK to DFFPOSX1_49/D delay 58.2828 ps
      0.0 ps  clk_bF_buf5:    CLKBUF1_8/Y -> DFFPOSX1_158/CLK
    147.2 ps      y_8__5_: DFFPOSX1_158/Q ->  DFFPOSX1_49/D

   clock skew at destination = -11.6429
   hold at destination = -77.2982

Path DFFPOSX1_157/CLK to DFFPOSX1_48/D delay 60.2642 ps
      0.0 ps  clk_bF_buf11:    CLKBUF1_2/Y -> DFFPOSX1_157/CLK
    147.2 ps       y_8__4_: DFFPOSX1_157/Q ->  DFFPOSX1_48/D

   clock skew at destination = 0
   hold at destination = -86.9597

Path DFFPOSX1_100/CLK to DFFPOSX1_37/D delay 64.5684 ps
      0.0 ps  clk_bF_buf9:    CLKBUF1_4/Y -> DFFPOSX1_100/CLK
    147.2 ps      x_8__1_: DFFPOSX1_100/Q ->  DFFPOSX1_37/D

   clock skew at destination = -5.85913
   hold at destination = -76.7964

Path DFFPOSX1_156/CLK to DFFPOSX1_47/D delay 64.5684 ps
      0.0 ps  clk_bF_buf9:    CLKBUF1_4/Y -> DFFPOSX1_156/CLK
    147.2 ps      y_8__3_: DFFPOSX1_156/Q ->  DFFPOSX1_47/D

   clock skew at destination = -5.85913
   hold at destination = -76.7964

Path DFFPOSX1_99/CLK to DFFPOSX1_36/D delay 69.9258 ps
      0.0 ps  clk_bF_buf9:   CLKBUF1_4/Y -> DFFPOSX1_99/CLK
    147.2 ps      x_8__0_: DFFPOSX1_99/Q -> DFFPOSX1_36/D

   clock skew at destination = 0
   hold at destination = -77.2982

Path DFFPOSX1_106/CLK to DFFPOSX1_43/D delay 69.9258 ps
      0.0 ps  clk_bF_buf9:    CLKBUF1_4/Y -> DFFPOSX1_106/CLK
    147.2 ps      x_8__7_: DFFPOSX1_106/Q ->  DFFPOSX1_43/D

   clock skew at destination = 0
   hold at destination = -77.2982

Path DFFPOSX1_155/CLK to DFFPOSX1_46/D delay 69.9258 ps
      0.0 ps  clk_bF_buf9:    CLKBUF1_4/Y -> DFFPOSX1_155/CLK
    147.2 ps      y_8__2_: DFFPOSX1_155/Q ->  DFFPOSX1_46/D

   clock skew at destination = 0
   hold at destination = -77.2982

Path DFFPOSX1_160/CLK to DFFPOSX1_51/D delay 69.9258 ps
      0.0 ps  clk_bF_buf9:    CLKBUF1_4/Y -> DFFPOSX1_160/CLK
    147.2 ps      y_8__7_: DFFPOSX1_160/Q ->  DFFPOSX1_51/D

   clock skew at destination = 0
   hold at destination = -77.2982

Path DFFPOSX1_103/CLK to DFFPOSX1_40/D delay 70.4275 ps
      0.0 ps  clk_bF_buf3:   CLKBUF1_10/Y -> DFFPOSX1_103/CLK
    147.2 ps      x_8__4_: DFFPOSX1_103/Q ->  DFFPOSX1_40/D

   clock skew at destination = 0
   hold at destination = -76.7964

Path DFFPOSX1_159/CLK to DFFPOSX1_50/D delay 70.4275 ps
      0.0 ps  clk_bF_buf3:   CLKBUF1_10/Y -> DFFPOSX1_159/CLK
    147.2 ps      y_8__6_: DFFPOSX1_159/Q ->  DFFPOSX1_50/D

   clock skew at destination = 0
   hold at destination = -76.7964

Path DFFPOSX1_101/CLK to DFFPOSX1_38/D delay 71.92 ps
      0.0 ps  clk_bF_buf6:    CLKBUF1_7/Y -> DFFPOSX1_101/CLK
    147.2 ps      x_8__2_: DFFPOSX1_101/Q ->  DFFPOSX1_38/D

   clock skew at destination = 0
   hold at destination = -75.3039

Path DFFPOSX1_102/CLK to DFFPOSX1_39/D delay 71.92 ps
      0.0 ps  clk_bF_buf6:    CLKBUF1_7/Y -> DFFPOSX1_102/CLK
    147.2 ps      x_8__3_: DFFPOSX1_102/Q ->  DFFPOSX1_39/D

   clock skew at destination = 0
   hold at destination = -75.3039

Path DFFPOSX1_104/CLK to DFFPOSX1_41/D delay 71.92 ps
      0.0 ps  clk_bF_buf6:    CLKBUF1_7/Y -> DFFPOSX1_104/CLK
    147.2 ps      x_8__5_: DFFPOSX1_104/Q ->  DFFPOSX1_41/D

   clock skew at destination = 0
   hold at destination = -75.3039

Path DFFPOSX1_105/CLK to DFFPOSX1_42/D delay 87.8543 ps
      0.0 ps  clk_bF_buf6:    CLKBUF1_7/Y -> DFFPOSX1_105/CLK
    147.2 ps      x_8__6_: DFFPOSX1_105/Q ->  DFFPOSX1_42/D

   clock skew at destination = 17.4268
   hold at destination = -76.7964

Path DFFPOSX1_33/CLK to DFFPOSX1_35/D delay 160.32 ps
      0.0 ps  clk_bF_buf3:  CLKBUF1_10/Y -> DFFPOSX1_33/CLK
    133.5 ps      z_6__6_: DFFPOSX1_33/Q ->   OAI21X1_3/A
    231.2 ps      _21__7_:   OAI21X1_3/Y -> DFFPOSX1_35/D

   clock skew at destination = 0
   hold at destination = -70.8485

Path DFFPOSX1_3/CLK to DFFPOSX1_11/D delay 167.274 ps
      0.0 ps  clk_bF_buf5:  CLKBUF1_8/Y ->  DFFPOSX1_3/CLK
    146.9 ps      z_3__0_: DFFPOSX1_3/Q ->    BUFX2_13/A
    265.3 ps      _18__0_:   BUFX2_13/Y -> DFFPOSX1_11/D

   clock skew at destination = -17.5021
   hold at destination = -80.5108

Path DFFPOSX1_11/CLK to DFFPOSX1_19/D delay 168.383 ps
      0.0 ps  clk_bF_buf3:  CLKBUF1_10/Y -> DFFPOSX1_11/CLK
    146.9 ps      z_4__0_: DFFPOSX1_11/Q ->    BUFX2_11/A
    265.3 ps      _19__0_:    BUFX2_11/Y -> DFFPOSX1_19/D

   clock skew at destination = -17.4268
   hold at destination = -79.4767

Path DFFPOSX1_17/CLK to DFFPOSX1_25/D delay 173.193 ps
      0.0 ps  clk_bF_buf0:  CLKBUF1_13/Y -> DFFPOSX1_17/CLK
    131.7 ps      z_4__6_: DFFPOSX1_17/Q ->  OAI21X1_28/C
    216.7 ps        _641_:  OAI21X1_28/Y ->  NAND2X1_22/B
    267.6 ps      _19__6_:  NAND2X1_22/Y -> DFFPOSX1_25/D

   clock skew at destination = -17.4268
   hold at destination = -76.9686

Path DFFPOSX1_153/CLK to DFFPOSX1_44/D delay 177.995 ps
      0.0 ps  clk_bF_buf9:    CLKBUF1_4/Y -> DFFPOSX1_153/CLK
    147.2 ps      y_8__0_: DFFPOSX1_153/Q ->  DFFPOSX1_44/D

   clock skew at destination = 117.73
   hold at destination = -86.9597

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  224

Top 20 maximum delay paths:
Path input pin clk to DFFSR_1/CLK delay 837.107 ps
      0.0 ps          clk:             -> CLKBUF1_4/A
    434.3 ps  clk_bF_buf9: CLKBUF1_4/Y ->   DFFSR_1/CLK

   setup at destination = 402.765

Path input pin clk to DFFSR_2/CLK delay 837.107 ps
      0.0 ps          clk:             -> CLKBUF1_4/A
    434.3 ps  clk_bF_buf9: CLKBUF1_4/Y ->   DFFSR_2/CLK

   setup at destination = 402.765

Path input pin clk to DFFSR_3/CLK delay 822.253 ps
      0.0 ps          clk:             -> CLKBUF1_8/A
    421.4 ps  clk_bF_buf5: CLKBUF1_8/Y ->   DFFSR_3/CLK

   setup at destination = 400.814

Path input pin clk to DFFSR_7/CLK delay 822.253 ps
      0.0 ps          clk:             -> CLKBUF1_8/A
    421.4 ps  clk_bF_buf5: CLKBUF1_8/Y ->   DFFSR_7/CLK

   setup at destination = 400.814

Path input pin clk to DFFSR_8/CLK delay 822.253 ps
      0.0 ps          clk:             -> CLKBUF1_8/A
    421.4 ps  clk_bF_buf5: CLKBUF1_8/Y ->   DFFSR_8/CLK

   setup at destination = 400.814

Path input pin clk to DFFPOSX1_75/CLK delay 735.719 ps
      0.0 ps           clk:             ->   CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_75/CLK

   setup at destination = 275.571

Path input pin clk to DFFPOSX1_76/CLK delay 735.719 ps
      0.0 ps           clk:             ->   CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_76/CLK

   setup at destination = 275.571

Path input pin clk to DFFPOSX1_77/CLK delay 735.719 ps
      0.0 ps           clk:             ->   CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_77/CLK

   setup at destination = 275.571

Path input pin clk to DFFPOSX1_78/CLK delay 735.719 ps
      0.0 ps           clk:             ->   CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_78/CLK

   setup at destination = 275.571

Path input pin clk to DFFPOSX1_79/CLK delay 735.719 ps
      0.0 ps           clk:             ->   CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_79/CLK

   setup at destination = 275.571

Path input pin clk to DFFPOSX1_80/CLK delay 735.719 ps
      0.0 ps           clk:             ->   CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_80/CLK

   setup at destination = 275.571

Path input pin clk to DFFPOSX1_81/CLK delay 735.719 ps
      0.0 ps           clk:             ->   CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_81/CLK

   setup at destination = 275.571

Path input pin clk to DFFPOSX1_82/CLK delay 735.719 ps
      0.0 ps           clk:             ->   CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_82/CLK

   setup at destination = 275.571

Path input pin clk to DFFPOSX1_129/CLK delay 735.719 ps
      0.0 ps           clk:             ->    CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_129/CLK

   setup at destination = 275.571

Path input pin clk to DFFPOSX1_131/CLK delay 735.719 ps
      0.0 ps           clk:             ->    CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_131/CLK

   setup at destination = 275.571

Path input pin clk to DFFPOSX1_132/CLK delay 735.719 ps
      0.0 ps           clk:             ->    CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_132/CLK

   setup at destination = 275.571

Path input pin clk to DFFPOSX1_133/CLK delay 735.719 ps
      0.0 ps           clk:             ->    CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_133/CLK

   setup at destination = 275.571

Path input pin clk to DFFPOSX1_134/CLK delay 735.719 ps
      0.0 ps           clk:             ->    CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_134/CLK

   setup at destination = 275.571

Path input pin clk to DFFPOSX1_135/CLK delay 735.719 ps
      0.0 ps           clk:             ->    CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_135/CLK

   setup at destination = 275.571

Path input pin clk to DFFPOSX1_136/CLK delay 735.719 ps
      0.0 ps           clk:             ->    CLKBUF1_1/A
    460.1 ps  clk_bF_buf12: CLKBUF1_1/Y -> DFFPOSX1_136/CLK

   setup at destination = 275.571

-----------------------------------------

Number of paths analyzed:  224

Top 20 minimum delay paths:
Path input pin theta[7] to DFFSR_8/D delay 56.7708 ps
      0.0 ps  theta[7]:   -> DFFSR_8/D

   hold at destination = 56.7708

Path input pin theta[6] to DFFSR_7/D delay 56.7708 ps
      0.0 ps  theta[6]:   -> DFFSR_7/D

   hold at destination = 56.7708

Path input pin theta[5] to DFFSR_6/D delay 56.7708 ps
      0.0 ps  theta[5]:   -> DFFSR_6/D

   hold at destination = 56.7708

Path input pin theta[4] to DFFSR_5/D delay 56.7708 ps
      0.0 ps  theta[4]:   -> DFFSR_5/D

   hold at destination = 56.7708

Path input pin theta[3] to DFFSR_4/D delay 56.7708 ps
      0.0 ps  theta[3]:   -> DFFSR_4/D

   hold at destination = 56.7708

Path input pin theta[2] to DFFSR_3/D delay 56.7708 ps
      0.0 ps  theta[2]:   -> DFFSR_3/D

   hold at destination = 56.7708

Path input pin theta[1] to DFFSR_2/D delay 56.7708 ps
      0.0 ps  theta[1]:   -> DFFSR_2/D

   hold at destination = 56.7708

Path input pin theta[0] to DFFSR_1/D delay 56.7708 ps
      0.0 ps  theta[0]:   -> DFFSR_1/D

   hold at destination = 56.7708

Path input pin theta[7] to DFFSR_8/S delay 84.1703 ps
      0.0 ps  theta[7]:               -> NAND2X1_233/B
     63.8 ps      _37_: NAND2X1_233/Y ->     DFFSR_8/S

   hold at destination = 20.3439

Path input pin theta[6] to DFFSR_7/S delay 84.1703 ps
      0.0 ps  theta[6]:               -> NAND2X1_232/B
     63.8 ps      _35_: NAND2X1_232/Y ->     DFFSR_7/S

   hold at destination = 20.3439

Path input pin theta[5] to DFFSR_6/S delay 84.1703 ps
      0.0 ps  theta[5]:               -> NAND2X1_231/B
     63.8 ps      _33_: NAND2X1_231/Y ->     DFFSR_6/S

   hold at destination = 20.3439

Path input pin theta[4] to DFFSR_5/S delay 84.1703 ps
      0.0 ps  theta[4]:               -> NAND2X1_230/B
     63.8 ps      _31_: NAND2X1_230/Y ->     DFFSR_5/S

   hold at destination = 20.3439

Path input pin theta[3] to DFFSR_4/S delay 84.1703 ps
      0.0 ps  theta[3]:               -> NAND2X1_229/B
     63.8 ps      _29_: NAND2X1_229/Y ->     DFFSR_4/S

   hold at destination = 20.3439

Path input pin theta[2] to DFFSR_3/S delay 84.1703 ps
      0.0 ps  theta[2]:               -> NAND2X1_228/B
     63.8 ps      _27_: NAND2X1_228/Y ->     DFFSR_3/S

   hold at destination = 20.3439

Path input pin theta[1] to DFFSR_2/S delay 84.1703 ps
      0.0 ps  theta[1]:               -> NAND2X1_227/B
     63.8 ps      _25_: NAND2X1_227/Y ->     DFFSR_2/S

   hold at destination = 20.3439

Path input pin theta[0] to DFFSR_1/S delay 84.1703 ps
      0.0 ps  theta[0]:               -> NAND2X1_226/B
     63.8 ps      _23_: NAND2X1_226/Y ->     DFFSR_1/S

   hold at destination = 20.3439

Path input pin theta[4] to DFFSR_5/R delay 178.686 ps
      0.0 ps  theta[4]:            -> OR2X2_19/B
    156.9 ps      _30_: OR2X2_19/Y ->  DFFSR_5/R

   hold at destination = 21.82

Path input pin theta[1] to DFFSR_2/R delay 178.686 ps
      0.0 ps  theta[1]:            -> OR2X2_16/B
    156.9 ps      _24_: OR2X2_16/Y ->  DFFSR_2/R

   hold at destination = 21.82

Path input pin theta[0] to DFFSR_1/R delay 178.686 ps
      0.0 ps  theta[0]:            -> OR2X2_15/B
    156.9 ps      _22_: OR2X2_15/Y ->  DFFSR_1/R

   hold at destination = 21.82

Path input pin theta[7] to DFFSR_8/R delay 178.686 ps
      0.0 ps  theta[7]:            -> OR2X2_22/B
    156.9 ps      _36_: OR2X2_22/Y ->  DFFSR_8/R

   hold at destination = 21.82

-----------------------------------------

