{"version":3,"file":"vendors-node_modules_shiki_dist_langs_system-verilog_mjs.js","mappings":";;;;;;;;;;;;;AAAA,6BAA6B,gHAAgH,wBAAwB,IAAI,uBAAuB,IAAI,yCAAyC,IAAI,uBAAuB,IAAI,yBAAyB,IAAI,wBAAwB,IAAI,sBAAsB,IAAI,6BAA6B,IAAI,kCAAkC,IAAI,iCAAiC,IAAI,iCAAiC,IAAI,wBAAwB,IAAI,yBAAyB,IAAI,iCAAiC,IAAI,oCAAoC,IAAI,kCAAkC,IAAI,yBAAyB,IAAI,yBAAyB,IAAI,8BAA8B,IAAI,6BAA6B,IAAI,6BAA6B,IAAI,0BAA0B,IAAI,uBAAuB,IAAI,yBAAyB,IAAI,yBAAyB,IAAI,2BAA2B,IAAI,uBAAuB,mBAAmB,eAAe,eAAe,yBAAyB,IAAI,yBAAyB,GAAG,iBAAiB,cAAc,OAAO,sCAAsC,SAAS,0CAA0C,SAAS,uCAAuC,yGAAyG,kBAAkB,yDAAyD,OAAO,gDAAgD,oCAAoC,OAAO,8CAA8C,yDAAyD,cAAc,OAAO,yCAAyC,SAAS,uDAAuD,0EAA0E,IAAI,yBAAyB,IAAI,uBAAuB,GAAG,oBAAoB,eAAe,yBAAyB,IAAI,wBAAwB,IAAI,yBAAyB,IAAI,yBAAyB,IAAI,uBAAuB,IAAI,cAAc,OAAO,kDAAkD,oGAAoG,IAAI,6BAA6B,GAAG,sBAAsB,cAAc,OAAO,yCAAyC,SAAS,mDAAmD,0HAA0H,iBAAiB,eAAe,4FAA4F,IAAI,0HAA0H,IAAI,sGAAsG,IAAI,0IAA0I,IAAI,qIAAqI,IAAI,keAAke,GAAG,qBAAqB,cAAc,OAAO,eAAe,yBAAyB,IAAI,yBAAyB,IAAI,uFAAuF,GAAG,SAAS,iDAAiD,yGAAyG,yBAAyB,sOAAsO,OAAO,0CAA0C,SAAS,4CAA4C,SAAS,0CAA0C,SAAS,gDAAgD,SAAS,yCAAyC,SAAS,kDAAkD,WAAW,oBAAoB,OAAO,4DAA4D,qDAAqD,cAAc,OAAO,yCAAyC,SAAS,gDAAgD,SAAS,kDAAkD,oJAAoJ,IAAI,cAAc,OAAO,kDAAkD,SAAS,kDAAkD,uHAAuH,IAAI,kCAAkC,IAAI,4BAA4B,IAAI,8BAA8B,IAAI,2BAA2B,GAAG,gBAAgB,eAAe,oCAAoC,OAAO,0DAA0D,kCAAkC,OAAO,0DAA0D,wDAAwD,0BAA0B,GAAG,IAAI,kCAAkC,OAAO,0DAA0D,oFAAoF,0BAA0B,GAAG,GAAG,2BAA2B,0DAA0D,cAAc,OAAO,0DAA0D,SAAS,yCAAyC,kIAAkI,IAAI,cAAc,OAAO,0DAA0D,SAAS,uCAAuC,SAAS,gEAAgE,mGAAmG,IAAI,cAAc,OAAO,0DAA0D,SAAS,yCAAyC,8FAA8F,IAAI,iDAAiD,OAAO,0DAA0D,SAAS,yCAAyC,kDAAkD,OAAO,0DAA0D,SAAS,yCAAyC,uCAAuC,IAAI,cAAc,OAAO,0DAA0D,SAAS,gEAAgE,8CAA8C,GAAG,iBAAiB,eAAe,0SAA0S,IAAI,oEAAoE,IAAI,iHAAiH,IAAI,4IAA4I,IAAI,mHAAmH,IAAI,mCAAmC,IAAI,iFAAiF,IAAI,gFAAgF,IAAI,4GAA4G,IAAI,iEAAiE,GAAG,yBAAyB,6UAA6U,0BAA0B,OAAO,yCAAyC,SAAS,eAAe,yBAAyB,GAAG,SAAS,eAAe,uBAAuB,GAAG,SAAS,0CAA0C,SAAS,4CAA4C,eAAe,sLAAsL,qBAAqB,OAAO,eAAe,2BAA2B,GAAG,SAAS,eAAe,uBAAuB,KAAK,iEAAiE,wBAAwB,IAAI,4BAA4B,IAAI,2BAA2B,GAAG,kBAAkB,eAAe,qEAAqE,IAAI,0EAA0E,GAAG,qBAAqB,8IAA8I,OAAO,0CAA0C,SAAS,+CAA+C,SAAS,4CAA4C,WAAW,oBAAoB,OAAO,+DAA+D,wDAAwD,cAAc,OAAO,4CAA4C,SAAS,gDAAgD,SAAS,eAAe,yBAAyB,IAAI,uFAAuF,GAAG,SAAS,eAAe,yBAAyB,GAAG,SAAS,eAAe,uBAAuB,GAAG,SAAS,gDAAgD,wRAAwR,IAAI,IAAI,wBAAwB,IAAI,kCAAkC,IAAI,4BAA4B,IAAI,2BAA2B,GAAG,iBAAiB,kKAAkK,mBAAmB,eAAe,6FAA6F,IAAI,8GAA8G,GAAG,eAAe,cAAc,OAAO,yCAAyC,SAAS,4CAA4C,SAAS,gDAAgD,SAAS,eAAe,yBAAyB,IAAI,2BAA2B,KAAK,iKAAiK,yCAAyC,gBAAgB,eAAe,cAAc,OAAO,yCAAyC,sRAAsR,IAAI,0BAA0B,IAAI,gCAAgC,IAAI,8BAA8B,IAAI,6BAA6B,IAAI,8BAA8B,IAAI,sBAAsB,IAAI,yBAAyB,IAAI,wBAAwB,IAAI,uBAAuB,GAAG,iBAAiB,uKAAuK,sBAAsB,4EAA4E,OAAO,iDAAiD,4EAA4E,yBAAyB,IAAI,wBAAwB,IAAI,yBAAyB,IAAI,uBAAuB,IAAI,yBAAyB,IAAI,6BAA6B,IAAI,6BAA6B,IAAI,yBAAyB,IAAI,oEAAoE,IAAI,2BAA2B,GAAG,0BAA0B,iLAAiL,OAAO,yCAAyC,SAAS,0CAA0C,SAAS,mDAAmD,WAAW,oBAAoB,OAAO,6DAA6D,sDAAsD,0BAA0B,IAAI,kCAAkC,IAAI,uBAAuB,IAAI,4BAA4B,IAAI,yBAAyB,IAAI,2BAA2B,GAAG,4BAA4B,gaAAga,uBAAuB,OAAO,yCAAyC,SAAS,iDAAiD,SAAS,iDAAiD,SAAS,+CAA+C,SAAS,eAAe,uBAAuB,KAAK,+BAA+B,uBAAuB,OAAO,gEAAgE,oEAAoE,8BAA8B,IAAI,wBAAwB,IAAI,yBAAyB,IAAI,yBAAyB,IAAI,uBAAuB,IAAI,kCAAkC,IAAI,mHAAmH,IAAI,2BAA2B,GAAG,yBAAyB,sMAAsM,OAAO,yCAAyC,SAAS,iDAAiD,SAAS,mDAAmD,+BAA+B,uBAAuB,OAAO,gEAAgE,iEAAiE,+GAA+G,IAAI,8BAA8B,IAAI,0BAA0B,IAAI,wBAAwB,IAAI,yBAAyB,IAAI,yBAAyB,IAAI,uBAAuB,IAAI,kCAAkC,IAAI,6GAA6G,IAAI,2BAA2B,GAAG,iBAAiB,eAAe,wHAAwH,IAAI,uEAAuE,IAAI,mEAAmE,IAAI,sFAAsF,IAAI,0EAA0E,IAAI,kFAAkF,IAAI,yCAAyC,GAAG,EAAE,2DAA2D,IAAI,qGAAqG,IAAI,4EAA4E,IAAI,+KAA+K,GAAG,kBAAkB,kEAAkE,OAAO,kDAAkD,SAAS,kDAAkD,gCAAgC,0CAA0C,OAAO,gDAAgD,0DAA0D,kCAAkC,IAAI,wBAAwB,IAAI,yBAAyB,IAAI,yBAAyB,IAAI,uBAAuB,IAAI,yBAAyB,IAAI,yBAAyB,IAAI,oEAAoE,IAAI,8BAA8B,GAAG,0BAA0B,eAAe,cAAc,OAAO,gDAAgD,SAAS,0CAA0C,SAAS,4CAA4C,SAAS,gDAAgD,SAAS,eAAe,yBAAyB,IAAI,uFAAuF,GAAG,SAAS,eAAe,yBAAyB,GAAG,SAAS,eAAe,uBAAuB,GAAG,SAAS,eAAe,yBAAyB,IAAI,2BAA2B,GAAG,SAAS,eAAe,uBAAuB,KAAK,kjBAAkjB,2EAA2E,GAAG,eAAe,mCAAmC,OAAO,8CAA8C,iCAAiC,OAAO,4CAA4C,+DAA+D,oEAAoE,IAAI,yBAAyB,IAAI,yBAAyB,IAAI,yBAAyB,IAAI,6BAA6B,IAAI,6BAA6B,IAAI,uFAAuF,GAAG,gBAAgB,cAAc,OAAO,yCAAyC,SAAS,gDAAgD,yHAAyH,qBAAqB,cAAc,OAAO,4CAA4C,SAAS,kDAAkD,mFAAmF,eAAe,eAAe,mCAAmC,OAAO,+DAA+D,iCAAiC,OAAO,6DAA6D,+DAA+D,oCAAoC,EAAE,cAAc,EAAE,uDAAuD,IAAI,yCAAyC,mMAAmM,IAAI,mEAAmE,IAAI,0BAA0B,GAAG,IAAI,4DAA4D,OAAO,+DAA+D,+BAA+B,OAAO,6DAA6D,6DAA6D,GAAG,kBAAkB,cAAc,OAAO,2CAA2C,ohBAAohB,wBAAwB,cAAc,OAAO,yCAAyC,SAAS,sDAAsD,SAAS,+CAA+C,kJAAkJ,sBAAsB,cAAc,OAAO,yCAAyC,SAAS,sDAAsD,SAAS,+CAA+C,sUAAsU,sBAAsB,cAAc,OAAO,gDAAgD,SAAS,gDAAgD,SAAS,2CAA2C,yKAAyK,qBAAqB,cAAc,OAAO,yCAAyC,SAAS,kDAAkD,+KAA+K,gBAAgB,cAAc,OAAO,yCAAyC,6FAA6F,iBAAiB,cAAc,OAAO,yCAAyC,0CAA0C,eAAe,yFAAyF,cAAc,iEAAiE,iBAAiB,wFAAwF,cAAc,0DAA0D,OAAO,+CAA+C,2DAA2D,OAAO,6CAA6C,qDAAqD,wBAAwB,IAAI,8EAA8E,IAAI,6DAA6D,IAAI,cAAc,OAAO,6CAA6C,wBAAwB,EAAE,OAAO,IAAI,oEAAoE,IAAI,yBAAyB,IAAI,yBAAyB,IAAI,uBAAuB,IAAI,2BAA2B,GAAG,eAAe,8PAA8P,OAAO,yCAAyC,SAAS,eAAe,yBAAyB,IAAI,oEAAoE,GAAG,SAAS,eAAe,yBAAyB,GAAG,SAAS,eAAe,uBAAuB,KAAK,WAAW,oBAAoB,OAAO,8DAA8D,uDAAuD,2BAA2B,IAAI,uBAAuB,GAAG,iCAAiC,mWAAmW,0BAA0B,OAAO,yCAAyC,SAAS,yCAAyC,SAAS,eAAe,yBAAyB,GAAG,SAAS,eAAe,uBAAuB,GAAG,SAAS,0CAA0C,SAAS,4CAA4C,eAAe,sLAAsL,qBAAqB,OAAO,sCAAsC,SAAS,eAAe,uBAAuB,KAAK,yEAAyE,kCAAkC,IAAI,wBAAwB,IAAI,4BAA4B,IAAI,2BAA2B,KAAK,uCAAuC;AAC7n1B;AACA;AACA;;AAEoC","sources":["webpack://shiki-my-code/./node_modules/shiki/dist/langs/system-verilog.mjs"],"sourcesContent":["const lang = Object.freeze({ \"displayName\": \"SystemVerilog\", \"fileTypes\": [\"v\", \"vh\", \"sv\", \"svh\"], \"name\": \"system-verilog\", \"patterns\": [{ \"include\": \"#comments\" }, { \"include\": \"#strings\" }, { \"include\": \"#typedef-enum-struct-union\" }, { \"include\": \"#typedef\" }, { \"include\": \"#functions\" }, { \"include\": \"#keywords\" }, { \"include\": \"#tables\" }, { \"include\": \"#function-task\" }, { \"include\": \"#module-declaration\" }, { \"include\": \"#class-declaration\" }, { \"include\": \"#enum-struct-union\" }, { \"include\": \"#sequence\" }, { \"include\": \"#all-types\" }, { \"include\": \"#module-parameters\" }, { \"include\": \"#module-no-parameters\" }, { \"include\": \"#port-net-parameter\" }, { \"include\": \"#system-tf\" }, { \"include\": \"#assertion\" }, { \"include\": \"#bind-directive\" }, { \"include\": \"#cast-operator\" }, { \"include\": \"#storage-scope\" }, { \"include\": \"#attributes\" }, { \"include\": \"#imports\" }, { \"include\": \"#operators\" }, { \"include\": \"#constants\" }, { \"include\": \"#identifiers\" }, { \"include\": \"#selects\" }], \"repository\": { \"all-types\": { \"patterns\": [{ \"include\": \"#built-ins\" }, { \"include\": \"#modifiers\" }] }, \"assertion\": { \"captures\": { \"1\": { \"name\": \"entity.name.goto-label.php\" }, \"2\": { \"name\": \"keyword.operator.systemverilog\" }, \"3\": { \"name\": \"keyword.sva.systemverilog\" } }, \"match\": \"\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)[ \\\\t\\\\r\\\\n]*(:)[ \\\\t\\\\r\\\\n]*(assert|assume|cover|restrict)\\\\b\" }, \"attributes\": { \"begin\": \"(?<!@[ \\\\t\\\\r\\\\n]?)\\\\(\\\\*\", \"beginCaptures\": { \"0\": { \"name\": \"punctuation.attribute.rounds.begin\" } }, \"end\": \"\\\\*\\\\)\", \"endCaptures\": { \"0\": { \"name\": \"punctuation.attribute.rounds.end\" } }, \"name\": \"meta.attribute.systemverilog\", \"patterns\": [{ \"captures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" }, \"2\": { \"name\": \"keyword.operator.assignment.systemverilog\" } }, \"match\": \"([a-zA-Z_][a-zA-Z0-9_$]*)(?:[ \\\\t\\\\r\\\\n]*(=)[ \\\\t\\\\r\\\\n]*)?\" }, { \"include\": \"#constants\" }, { \"include\": \"#strings\" }] }, \"base-grammar\": { \"patterns\": [{ \"include\": \"#all-types\" }, { \"include\": \"#comments\" }, { \"include\": \"#operators\" }, { \"include\": \"#constants\" }, { \"include\": \"#strings\" }, { \"captures\": { \"1\": { \"name\": \"storage.type.interface.systemverilog\" } }, \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)[ \\\\t\\\\r\\\\n]+[a-zA-Z_][a-zA-Z0-9_,= \\\\t\\\\n]*\" }, { \"include\": \"#storage-scope\" }] }, \"bind-directive\": { \"captures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" }, \"2\": { \"name\": \"entity.name.type.module.systemverilog\" } }, \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(bind)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$\\\\.]*)\\\\b\", \"name\": \"meta.definition.systemverilog\" }, \"built-ins\": { \"patterns\": [{ \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(bit|logic|reg)\\\\b\", \"name\": \"storage.type.vector.systemverilog\" }, { \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(byte|shortint|int|longint|integer|time|genvar)\\\\b\", \"name\": \"storage.type.atom.systemverilog\" }, { \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(shortreal|real|realtime)\\\\b\", \"name\": \"storage.type.notint.systemverilog\" }, { \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(supply[01]|tri|triand|trior|trireg|tri[01]|uwire|wire|wand|wor)\\\\b\", \"name\": \"storage.type.net.systemverilog\" }, { \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(genvar|var|void|signed|unsigned|string|const|process)\\\\b\", \"name\": \"storage.type.built-in.systemverilog\" }, { \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(uvm_(?:root|transaction|component|monitor|driver|test|env|object|agent|sequence_base|sequence_item|sequence_state|sequencer|sequencer_base|sequence|component_registry|analysis_imp|analysis_port|analysis_export|config_db|active_passive_enum|phase|verbosity|tlm_analysis_fifo|tlm_fifo|report_server|objection|recorder|domain|reg_field|reg_block|reg|bitstream_t|radix_enum|printer|packer|comparer|scope_stack))\\\\b\", \"name\": \"storage.type.uvm.systemverilog\" }] }, \"cast-operator\": { \"captures\": { \"1\": { \"patterns\": [{ \"include\": \"#built-ins\" }, { \"include\": \"#constants\" }, { \"match\": \"[a-zA-Z_][a-zA-Z0-9_$]*\", \"name\": \"storage.type.user-defined.systemverilog\" }] }, \"2\": { \"name\": \"keyword.operator.cast.systemverilog\" } }, \"match\": \"[ \\\\t\\\\r\\\\n]*([0-9]+|[a-zA-Z_][a-zA-Z0-9_$]*)(')(?=\\\\()\", \"name\": \"meta.cast.systemverilog\" }, \"class-declaration\": { \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b(virtual[ \\\\t\\\\r\\\\n]+)?(class)(?:[ \\\\t\\\\r\\\\n]+(static|automatic))?[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$:]*)(?:[ \\\\t\\\\r\\\\n]+(extends|implements)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$:]*))?\", \"beginCaptures\": { \"1\": { \"name\": \"storage.modifier.systemverilog\" }, \"2\": { \"name\": \"storage.type.class.systemverilog\" }, \"3\": { \"name\": \"storage.modifier.systemverilog\" }, \"4\": { \"name\": \"entity.name.type.class.systemverilog\" }, \"5\": { \"name\": \"keyword.control.systemverilog\" }, \"6\": { \"name\": \"entity.name.type.class.systemverilog\" } }, \"end\": \";\", \"endCaptures\": { \"0\": { \"name\": \"punctuation.definition.class.end.systemverilog\" } }, \"name\": \"meta.class.systemverilog\", \"patterns\": [{ \"captures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" }, \"2\": { \"name\": \"entity.name.type.class.systemverilog\" }, \"3\": { \"name\": \"entity.name.type.class.systemverilog\" } }, \"match\": \"[ \\\\t\\\\r\\\\n]+\\\\b(extends|implements)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$:]*)(?:[ \\\\t\\\\r\\\\n]*,[ \\\\t\\\\r\\\\n]*([a-zA-Z_][a-zA-Z0-9_$:]*))*\" }, { \"captures\": { \"1\": { \"name\": \"storage.type.userdefined.systemverilog\" }, \"2\": { \"name\": \"keyword.operator.param.systemverilog\" } }, \"match\": \"[ \\\\t\\\\r\\\\n]+\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)[ \\\\t\\\\r\\\\n]*(#)\\\\(\", \"name\": \"meta.typedef.class.systemverilog\" }, { \"include\": \"#port-net-parameter\" }, { \"include\": \"#base-grammar\" }, { \"include\": \"#module-binding\" }, { \"include\": \"#identifiers\" }] }, \"comments\": { \"patterns\": [{ \"begin\": \"/\\\\*\", \"beginCaptures\": { \"0\": { \"name\": \"punctuation.definition.comment.systemverilog\" } }, \"end\": \"\\\\*/\", \"endCaptures\": { \"0\": { \"name\": \"punctuation.definition.comment.systemverilog\" } }, \"name\": \"comment.block.systemverilog\", \"patterns\": [{ \"include\": \"#fixme-todo\" }] }, { \"begin\": \"//\", \"beginCaptures\": { \"0\": { \"name\": \"punctuation.definition.comment.systemverilog\" } }, \"end\": \"$\\\\n?\", \"name\": \"comment.line.double-slash.systemverilog\", \"patterns\": [{ \"include\": \"#fixme-todo\" }] }] }, \"compiler-directives\": { \"name\": \"meta.preprocessor.systemverilog\", \"patterns\": [{ \"captures\": { \"1\": { \"name\": \"punctuation.definition.directive.systemverilog\" }, \"2\": { \"name\": \"string.regexp.systemverilog\" } }, \"match\": \"(`)(else|endif|endcelldefine|celldefine|nounconnected_drive|resetall|undefineall|end_keywords|__FILE__|__LINE__)\\\\b\" }, { \"captures\": { \"1\": { \"name\": \"punctuation.definition.directive.systemverilog\" }, \"2\": { \"name\": \"string.regexp.systemverilog\" }, \"3\": { \"name\": \"variable.other.constant.preprocessor.systemverilog\" } }, \"match\": \"(`)(ifdef|ifndef|elsif|define|undef|pragma)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b\" }, { \"captures\": { \"1\": { \"name\": \"punctuation.definition.directive.systemverilog\" }, \"2\": { \"name\": \"string.regexp.systemverilog\" } }, \"match\": \"(`)(include|timescale|default_nettype|unconnected_drive|line|begin_keywords)\\\\b\" }, { \"begin\": \"(`)(protected)\\\\b\", \"beginCaptures\": { \"1\": { \"name\": \"punctuation.definition.directive.systemverilog\" }, \"2\": { \"name\": \"string.regexp.systemverilog\" } }, \"end\": \"(`)(endprotected)\\\\b\", \"endCaptures\": { \"1\": { \"name\": \"punctuation.definition.directive.systemverilog\" }, \"2\": { \"name\": \"string.regexp.systemverilog\" } }, \"name\": \"meta.crypto.systemverilog\" }, { \"captures\": { \"1\": { \"name\": \"punctuation.definition.directive.systemverilog\" }, \"2\": { \"name\": \"variable.other.constant.preprocessor.systemverilog\" } }, \"match\": \"(`)([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b\" }] }, \"constants\": { \"patterns\": [{ \"match\": \"(\\\\b[1-9][0-9_]*)?'([sS]?[bB][ \\\\t\\\\r\\\\n]*[0-1xXzZ?][0-1_xXzZ?]*|[sS]?[oO][ \\\\t\\\\r\\\\n]*[0-7xXzZ?][0-7_xXzZ?]*|[sS]?[dD][ \\\\t\\\\r\\\\n]*[0-9xXzZ?][0-9_xXzZ?]*|[sS]?[hH][ \\\\t\\\\r\\\\n]*[0-9a-fA-FxXzZ?][0-9a-fA-F_xXzZ?]*)((e|E)(\\\\+|-)?[0-9]+)?(?!'|\\\\w)\", \"name\": \"constant.numeric.systemverilog\" }, { \"match\": \"'[01xXzZ]\", \"name\": \"constant.numeric.bit.systemverilog\" }, { \"match\": \"\\\\b(?:\\\\d[\\\\d_\\\\.]*(?<!\\\\.)(?:e|E)(?:\\\\+|-)?[0-9]+)\\\\b\", \"name\": \"constant.numeric.exp.systemverilog\" }, { \"match\": \"\\\\b(?:\\\\d[\\\\d_\\\\.]*(?!(?:[\\\\d\\\\.]|[ \\\\t\\\\r\\\\n]*(?:e|E|fs|ps|ns|us|ms|s))))\\\\b\", \"name\": \"constant.numeric.decimal.systemverilog\" }, { \"match\": \"\\\\b(?:\\\\d[\\\\d\\\\.]*[ \\\\t\\\\r\\\\n]*(?:fs|ps|ns|us|ms|s))\\\\b\", \"name\": \"constant.numeric.time.systemverilog\" }, { \"include\": \"#compiler-directives\" }, { \"match\": \"\\\\b(?:this|super|null)\\\\b\", \"name\": \"constant.language.systemverilog\" }, { \"match\": \"\\\\b([A-Z][A-Z0-9_]*)\\\\b\", \"name\": \"constant.other.net.systemverilog\" }, { \"match\": \"\\\\b(?<!\\\\.)([A-Z0-9_]+)(?!\\\\.)\\\\b\", \"name\": \"constant.numeric.parameter.uppercase.systemverilog\" }, { \"match\": \"\\\\.\\\\*\", \"name\": \"keyword.operator.quantifier.regexp\" }] }, \"enum-struct-union\": { \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b(enum|struct|union(?:[ \\\\t\\\\r\\\\n]+tagged)?|class|interface[ \\\\t\\\\r\\\\n]+class)(?:[ \\\\t\\\\r\\\\n]+(?!packed|signed|unsigned)([a-zA-Z_][a-zA-Z0-9_$]*)?(?:[ \\\\t\\\\r\\\\n]*(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])?))?(?:[ \\\\t\\\\r\\\\n]+(packed))?(?:[ \\\\t\\\\r\\\\n]+(signed|unsigned))?(?=[ \\\\t\\\\r\\\\n]*(?:{|$))\", \"beginCaptures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" }, \"2\": { \"patterns\": [{ \"include\": \"#built-ins\" }] }, \"3\": { \"patterns\": [{ \"include\": \"#selects\" }] }, \"4\": { \"name\": \"storage.modifier.systemverilog\" }, \"5\": { \"name\": \"storage.modifier.systemverilog\" } }, \"end\": \"(?<=})[ \\\\t\\\\r\\\\n]*([a-zA-Z_][a-zA-Z0-9_$]*|(?<=^|[ \\\\t\\\\r\\\\n])\\\\\\\\[!-~]+(?=$|[ \\\\t\\\\r\\\\n]))(?:[ \\\\t\\\\r\\\\n]*(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])?)[ \\\\t\\\\r\\\\n]*[,;]\", \"endCaptures\": { \"1\": { \"patterns\": [{ \"include\": \"#identifiers\" }] }, \"2\": { \"patterns\": [{ \"include\": \"#selects\" }] } }, \"name\": \"meta.enum-struct-union.systemverilog\", \"patterns\": [{ \"include\": \"#keywords\" }, { \"include\": \"#base-grammar\" }, { \"include\": \"#identifiers\" }] }, \"fixme-todo\": { \"patterns\": [{ \"match\": \"(?i:fixme)\", \"name\": \"invalid.broken.fixme.systemverilog\" }, { \"match\": \"(?i:todo)\", \"name\": \"invalid.unimplemented.todo.systemverilog\" }] }, \"function-task\": { \"begin\": \"[ \\\\t\\\\r\\\\n]*(?:\\\\b(virtual)[ \\\\t\\\\r\\\\n]+)?(?:\\\\b(function|task)\\\\b)(?:[ \\\\t\\\\r\\\\n]+\\\\b(static|automatic)\\\\b)?\", \"beginCaptures\": { \"1\": { \"name\": \"storage.modifier.systemverilog\" }, \"2\": { \"name\": \"storage.type.function.systemverilog\" }, \"3\": { \"name\": \"storage.modifier.systemverilog\" } }, \"end\": \";\", \"endCaptures\": { \"0\": { \"name\": \"punctuation.definition.function.end.systemverilog\" } }, \"name\": \"meta.function.systemverilog\", \"patterns\": [{ \"captures\": { \"1\": { \"name\": \"support.type.scope.systemverilog\" }, \"2\": { \"name\": \"keyword.operator.scope.systemverilog\" }, \"3\": { \"patterns\": [{ \"include\": \"#built-ins\" }, { \"match\": \"[a-zA-Z_][a-zA-Z0-9_$]*\", \"name\": \"storage.type.user-defined.systemverilog\" }] }, \"4\": { \"patterns\": [{ \"include\": \"#modifiers\" }] }, \"5\": { \"patterns\": [{ \"include\": \"#selects\" }] }, \"6\": { \"name\": \"entity.name.function.systemverilog\" } }, \"match\": \"[ \\\\t\\\\r\\\\n]*(?:\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)(::))?([a-zA-Z_][a-zA-Z0-9_$]*\\\\b[ \\\\t\\\\r\\\\n]+)?(?:\\\\b(signed|unsigned)\\\\b[ \\\\t\\\\r\\\\n]*)?(?:(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])[ \\\\t\\\\r\\\\n]*)?(?:\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b[ \\\\t\\\\r\\\\n]*)(?=\\\\(|;)\" }, { \"include\": \"#keywords\" }, { \"include\": \"#port-net-parameter\" }, { \"include\": \"#base-grammar\" }, { \"include\": \"#identifiers\" }] }, \"functions\": { \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(?!while|for|if|iff|else|case|casex|casez)([a-zA-Z_][a-zA-Z0-9_$]*)(?=[ \\\\t\\\\r\\\\n]*\\\\()\", \"name\": \"entity.name.function.systemverilog\" }, \"identifiers\": { \"patterns\": [{ \"match\": \"\\\\b[a-zA-Z_][a-zA-Z0-9_$]*\\\\b\", \"name\": \"variable.other.identifier.systemverilog\" }, { \"match\": \"(?<=^|[ \\\\t\\\\r\\\\n])\\\\\\\\[!-~]+(?=$|[ \\\\t\\\\r\\\\n])\", \"name\": \"string.regexp.identifier.systemverilog\" }] }, \"imports\": { \"captures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" }, \"2\": { \"name\": \"support.type.scope.systemverilog\" }, \"3\": { \"name\": \"keyword.operator.scope.systemverilog\" }, \"4\": { \"patterns\": [{ \"include\": \"#operators\" }, { \"include\": \"#identifiers\" }] } }, \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(import|export)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$]*|\\\\*)[ \\\\t\\\\r\\\\n]*(::)[ \\\\t\\\\r\\\\n]*([a-zA-Z_][a-zA-Z0-9_$]*|\\\\*)[ \\\\t\\\\r\\\\n]*(,|;)\", \"name\": \"meta.import.systemverilog\" }, \"keywords\": { \"patterns\": [{ \"captures\": { \"1\": { \"name\": \"keyword.other.systemverilog\" } }, \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(edge|negedge|posedge|cell|config|defparam|design|disable|endgenerate|endspecify|event|generate|ifnone|incdir|instance|liblist|library|noshowcancelled|pulsestyle_onevent|pulsestyle_ondetect|scalared|showcancelled|specify|specparam|use|vectored)\\\\b\" }, { \"include\": \"#sv-control\" }, { \"include\": \"#sv-control-begin\" }, { \"include\": \"#sv-control-end\" }, { \"include\": \"#sv-definition\" }, { \"include\": \"#sv-cover-cross\" }, { \"include\": \"#sv-std\" }, { \"include\": \"#sv-option\" }, { \"include\": \"#sv-local\" }, { \"include\": \"#sv-rand\" }] }, \"modifiers\": { \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(?:(?:un)?signed|packed|small|medium|large|supply[01]|strong[01]|pull[01]|weak[01]|highz[01])\\\\b\", \"name\": \"storage.modifier.systemverilog\" }, \"module-binding\": { \"begin\": \"\\\\.([a-zA-Z_][a-zA-Z0-9_$]*)[ \\\\t\\\\r\\\\n]*\\\\(\", \"beginCaptures\": { \"1\": { \"name\": \"support.function.port.systemverilog\" } }, \"end\": \"\\\\),?\", \"name\": \"meta.port.binding.systemverilog\", \"patterns\": [{ \"include\": \"#constants\" }, { \"include\": \"#comments\" }, { \"include\": \"#operators\" }, { \"include\": \"#strings\" }, { \"include\": \"#constants\" }, { \"include\": \"#storage-scope\" }, { \"include\": \"#cast-operator\" }, { \"include\": \"#system-tf\" }, { \"match\": \"\\\\bvirtual\\\\b\", \"name\": \"storage.modifier.systemverilog\" }, { \"include\": \"#identifiers\" }] }, \"module-declaration\": { \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b((?:macro)?module|interface|program|package|modport)[ \\\\t\\\\r\\\\n]+(?:(static|automatic)[ \\\\t\\\\r\\\\n]+)?([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b\", \"beginCaptures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" }, \"2\": { \"name\": \"storage.modifier.systemverilog\" }, \"3\": { \"name\": \"entity.name.type.module.systemverilog\" } }, \"end\": \";\", \"endCaptures\": { \"0\": { \"name\": \"punctuation.definition.module.end.systemverilog\" } }, \"name\": \"meta.module.systemverilog\", \"patterns\": [{ \"include\": \"#parameters\" }, { \"include\": \"#port-net-parameter\" }, { \"include\": \"#imports\" }, { \"include\": \"#base-grammar\" }, { \"include\": \"#system-tf\" }, { \"include\": \"#identifiers\" }] }, \"module-no-parameters\": { \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b(?:(bind|pullup|pulldown)[ \\\\t\\\\r\\\\n]+(?:([a-zA-Z_][a-zA-Z0-9_$\\\\.]*)[ \\\\t\\\\r\\\\n]+)?)?((?:\\\\b(?:and|nand|or|nor|xor|xnor|buf|not|bufif[01]|notif[01]|r?[npc]mos|r?tran|r?tranif[01])\\\\b|[a-zA-Z_][a-zA-Z0-9_$]*))[ \\\\t\\\\r\\\\n]+(?!intersect|and|or|throughout|within)([a-zA-Z_][a-zA-Z0-9_$]*)(?:[ \\\\t\\\\r\\\\n]*(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])?)[ \\\\t\\\\r\\\\n]*(?=\\\\(|$)(?!;)\", \"beginCaptures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" }, \"2\": { \"name\": \"entity.name.type.module.systemverilog\" }, \"3\": { \"name\": \"entity.name.type.module.systemverilog\" }, \"4\": { \"name\": \"variable.other.module.systemverilog\" }, \"5\": { \"patterns\": [{ \"include\": \"#selects\" }] } }, \"end\": \"\\\\)(?:[ \\\\t\\\\r\\\\n]*(;))?\", \"endCaptures\": { \"1\": { \"name\": \"punctuation.module.instantiation.end.systemverilog\" } }, \"name\": \"meta.module.no_parameters.systemverilog\", \"patterns\": [{ \"include\": \"#module-binding\" }, { \"include\": \"#comments\" }, { \"include\": \"#operators\" }, { \"include\": \"#constants\" }, { \"include\": \"#strings\" }, { \"include\": \"#port-net-parameter\" }, { \"match\": \"\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b(?=[ \\\\t\\\\r\\\\n]*(\\\\(|$))\", \"name\": \"variable.other.module.systemverilog\" }, { \"include\": \"#identifiers\" }] }, \"module-parameters\": { \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b(?:(bind)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$\\\\.]*)[ \\\\t\\\\r\\\\n]+)?([a-zA-Z_][a-zA-Z0-9_$]*)[ \\\\t\\\\r\\\\n]+(?!intersect|and|or|throughout|within)(?=#[^#])\", \"beginCaptures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" }, \"2\": { \"name\": \"entity.name.type.module.systemverilog\" }, \"3\": { \"name\": \"entity.name.type.module.systemverilog\" } }, \"end\": \"\\\\)(?:[ \\\\t\\\\r\\\\n]*(;))?\", \"endCaptures\": { \"1\": { \"name\": \"punctuation.module.instantiation.end.systemverilog\" } }, \"name\": \"meta.module.parameters.systemverilog\", \"patterns\": [{ \"match\": \"\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b(?=[ \\\\t\\\\r\\\\n]*\\\\()\", \"name\": \"variable.other.module.systemverilog\" }, { \"include\": \"#module-binding\" }, { \"include\": \"#parameters\" }, { \"include\": \"#comments\" }, { \"include\": \"#operators\" }, { \"include\": \"#constants\" }, { \"include\": \"#strings\" }, { \"include\": \"#port-net-parameter\" }, { \"match\": \"\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b(?=[ \\\\t\\\\r\\\\n]*$)\", \"name\": \"variable.other.module.systemverilog\" }, { \"include\": \"#identifiers\" }] }, \"operators\": { \"patterns\": [{ \"match\": \"\\\\+=|-=|/=|\\\\*=|%=|&=|\\\\|=|\\\\^=|>>>=|>>=|<<<=|<<=|<=|=\", \"name\": \"keyword.operator.assignment.systemverilog\" }, { \"match\": \"\\\\+\\\\+\", \"name\": \"keyword.operator.increment.systemverilog\" }, { \"match\": \"--\", \"name\": \"keyword.operator.decrement.systemverilog\" }, { \"match\": \"\\\\+|-|\\\\*\\\\*|\\\\*|/|%\", \"name\": \"keyword.operator.arithmetic.systemverilog\" }, { \"match\": \"!|&&|\\\\|\\\\|\", \"name\": \"keyword.operator.logical.systemverilog\" }, { \"match\": \"<<<|<<|>>>|>>\", \"name\": \"keyword.operator.bitwise.shift.systemverilog\" }, { \"match\": \"~&|~\\\\||~|\\\\^~|~\\\\^|&|\\\\||\\\\^|{|'{|}|:|\\\\?\", \"name\": \"keyword.operator.bitwise.systemverilog\" }, { \"match\": \"<=|<|>=|>|==\\\\?|!=\\\\?|===|!==|==|!=\", \"name\": \"keyword.operator.comparison.systemverilog\" }, { \"match\": \"@|##|#|->|<->\", \"name\": \"keyword.operator.channel.systemverilog\" }, { \"match\": \"\\\\b(?:dist|inside|with|intersect|and|or|throughout|within|first_match)\\\\b|:=|:/|\\\\|->|\\\\|=>|->>|\\\\*>|#-#|#=#|&&&\", \"name\": \"keyword.operator.logical.systemverilog\" }] }, \"parameters\": { \"begin\": \"[ \\\\t\\\\r\\\\n]*(#)[ \\\\t\\\\r\\\\n]*(\\\\()\", \"beginCaptures\": { \"1\": { \"name\": \"keyword.operator.channel.systemverilog\" }, \"2\": { \"name\": \"punctuation.section.parameters.begin\" } }, \"end\": \"(\\\\))[ \\\\t\\\\r\\\\n]*(?=;|\\\\(|[a-zA-Z_]|\\\\\\\\|$)\", \"endCaptures\": { \"1\": { \"name\": \"punctuation.section.parameters.end\" } }, \"name\": \"meta.parameters.systemverilog\", \"patterns\": [{ \"include\": \"#port-net-parameter\" }, { \"include\": \"#comments\" }, { \"include\": \"#constants\" }, { \"include\": \"#operators\" }, { \"include\": \"#strings\" }, { \"include\": \"#system-tf\" }, { \"include\": \"#functions\" }, { \"match\": \"\\\\bvirtual\\\\b\", \"name\": \"storage.modifier.systemverilog\" }, { \"include\": \"#module-binding\" }] }, \"port-net-parameter\": { \"patterns\": [{ \"captures\": { \"1\": { \"name\": \"support.type.direction.systemverilog\" }, \"2\": { \"name\": \"storage.type.net.systemverilog\" }, \"3\": { \"name\": \"support.type.scope.systemverilog\" }, \"4\": { \"name\": \"keyword.operator.scope.systemverilog\" }, \"5\": { \"patterns\": [{ \"include\": \"#built-ins\" }, { \"match\": \"[a-zA-Z_][a-zA-Z0-9_$]*\", \"name\": \"storage.type.user-defined.systemverilog\" }] }, \"6\": { \"patterns\": [{ \"include\": \"#modifiers\" }] }, \"7\": { \"patterns\": [{ \"include\": \"#selects\" }] }, \"8\": { \"patterns\": [{ \"include\": \"#constants\" }, { \"include\": \"#identifiers\" }] }, \"9\": { \"patterns\": [{ \"include\": \"#selects\" }] } }, \"match\": \",?[ \\\\t\\\\r\\\\n]*(?:\\\\b(output|input|inout|ref)\\\\b[ \\\\t\\\\r\\\\n]*)?(?:\\\\b(localparam|parameter|var|supply[01]|tri|triand|trior|trireg|tri[01]|uwire|wire|wand|wor)\\\\b[ \\\\t\\\\r\\\\n]*)?(?:\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)(::))?(?:([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b[ \\\\t\\\\r\\\\n]*)?(?:\\\\b(signed|unsigned)\\\\b[ \\\\t\\\\r\\\\n]*)?(?:(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])[ \\\\t\\\\r\\\\n]*)?(?<!(?<!#)[:&|=+\\\\-*/%?><^!~\\\\(][ \\\\t\\\\r\\\\n]*)\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b[ \\\\t\\\\r\\\\n]*(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])?[ \\\\t\\\\r\\\\n]*(?=,|;|=|\\\\)|/|$)\", \"name\": \"meta.port-net-parameter.declaration.systemverilog\" }] }, \"selects\": { \"begin\": \"\\\\[\", \"beginCaptures\": { \"0\": { \"name\": \"punctuation.slice.brackets.begin\" } }, \"end\": \"\\\\]\", \"endCaptures\": { \"0\": { \"name\": \"punctuation.slice.brackets.end\" } }, \"name\": \"meta.brackets.select.systemverilog\", \"patterns\": [{ \"match\": \"\\\\$(?![a-z])\", \"name\": \"constant.language.systemverilog\" }, { \"include\": \"#system-tf\" }, { \"include\": \"#constants\" }, { \"include\": \"#operators\" }, { \"include\": \"#cast-operator\" }, { \"include\": \"#storage-scope\" }, { \"match\": \"[a-zA-Z_][a-zA-Z0-9_$]*\", \"name\": \"variable.other.identifier.systemverilog\" }] }, \"sequence\": { \"captures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" }, \"2\": { \"name\": \"entity.name.function.systemverilog\" } }, \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(sequence)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b\", \"name\": \"meta.sequence.systemverilog\" }, \"storage-scope\": { \"captures\": { \"1\": { \"name\": \"support.type.scope.systemverilog\" }, \"2\": { \"name\": \"keyword.operator.scope.systemverilog\" } }, \"match\": \"\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)(::)\", \"name\": \"meta.scope.systemverilog\" }, \"strings\": { \"patterns\": [{ \"begin\": '`?\"', \"beginCaptures\": { \"0\": { \"name\": \"punctuation.definition.string.begin.systemverilog\" } }, \"end\": '\"`?', \"endCaptures\": { \"0\": { \"name\": \"punctuation.definition.string.end.systemverilog\" } }, \"name\": \"string.quoted.double.systemverilog\", \"patterns\": [{ \"match\": '\\\\\\\\(?:[nt\\\\\\\\\"vfa]|[0-7]{3}|x[0-9a-fA-F]{2})', \"name\": \"constant.character.escape.systemverilog\" }, { \"match\": \"(?x)%\\n(\\\\d+\\\\$)?\\n['\\\\-+0\\n[,;:_]?\\n((-?\\\\d+)|\\\\*(-?\\\\d+\\\\$)?)?\\n(\\\\.((-?\\\\d+)|\\\\*(-?\\\\d+\\\\$)?)?)?\\n(hh|h|ll|l|j|z|t|L)?\\n[xXhHdDoObBcClLvVmMpPsStTuUzZeEfFgG%]\", \"name\": \"constant.character.format.placeholder.systemverilog\" }, { \"match\": \"%\", \"name\": \"invalid.illegal.placeholder.systemverilog\" }, { \"include\": \"#fixme-todo\" }] }, { \"begin\": \"(?<=include)[ \\\\t\\\\r\\\\n]*(<)\", \"beginCaptures\": { \"1\": { \"name\": \"punctuation.definition.string.begin.systemverilog\" } }, \"end\": \">\", \"endCaptures\": { \"0\": { \"name\": \"punctuation.definition.string.end.systemverilog\" } }, \"name\": \"string.quoted.other.lt-gt.include.systemverilog\" }] }, \"sv-control\": { \"captures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" } }, \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(initial|always|always_comb|always_ff|always_latch|final|assign|deassign|force|release|wait|forever|repeat|alias|while|for|if|iff|else|case|casex|casez|default|endcase|return|break|continue|do|foreach|clocking|coverpoint|property|bins|binsof|illegal_bins|ignore_bins|randcase|matches|solve|before|expect|cross|ref|srandom|struct|chandle|tagged|extern|throughout|timeprecision|timeunit|priority|type|union|wait_order|triggered|randsequence|context|pure|wildcard|new|forkjoin|unique|unique0|priority)\\\\b\" }, \"sv-control-begin\": { \"captures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" }, \"2\": { \"name\": \"punctuation.definition.label.systemverilog\" }, \"3\": { \"name\": \"entity.name.section.systemverilog\" } }, \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(begin|fork)\\\\b(?:[ \\\\t\\\\r\\\\n]*(:)[ \\\\t\\\\r\\\\n]*([a-zA-Z_][a-zA-Z0-9_$]*))?\", \"name\": \"meta.item.begin.systemverilog\" }, \"sv-control-end\": { \"captures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" }, \"2\": { \"name\": \"punctuation.definition.label.systemverilog\" }, \"3\": { \"name\": \"entity.name.section.systemverilog\" } }, \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(end|endmodule|endinterface|endprogram|endchecker|endclass|endpackage|endconfig|endfunction|endtask|endproperty|endsequence|endgroup|endprimitive|endclocking|endgenerate|join|join_any|join_none)\\\\b(?:[ \\\\t\\\\r\\\\n]*(:)[ \\\\t\\\\r\\\\n]*([a-zA-Z_][a-zA-Z0-9_$]*))?\", \"name\": \"meta.item.end.systemverilog\" }, \"sv-cover-cross\": { \"captures\": { \"2\": { \"name\": \"entity.name.type.class.systemverilog\" }, \"3\": { \"name\": \"keyword.operator.other.systemverilog\" }, \"4\": { \"name\": \"keyword.control.systemverilog\" } }, \"match\": \"(([a-zA-Z_][a-zA-Z0-9_$]*)[ \\\\t\\\\r\\\\n]*(:))?[ \\\\t\\\\r\\\\n]*(coverpoint|cross)[ \\\\t\\\\r\\\\n]+([a-zA-Z_][a-zA-Z0-9_$]*)\", \"name\": \"meta.definition.systemverilog\" }, \"sv-definition\": { \"captures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" }, \"2\": { \"name\": \"entity.name.type.class.systemverilog\" } }, \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(primitive|package|constraint|interface|covergroup|program)[ \\\\t\\\\r\\\\n]+\\\\b([a-zA-Z_][a-zA-Z0-9_$]*)\\\\b\", \"name\": \"meta.definition.systemverilog\" }, \"sv-local\": { \"captures\": { \"1\": { \"name\": \"keyword.other.systemverilog\" } }, \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(const|static|protected|virtual|localparam|parameter|local)\\\\b\" }, \"sv-option\": { \"captures\": { \"1\": { \"name\": \"keyword.cover.systemverilog\" } }, \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(option)\\\\.\" }, \"sv-rand\": { \"match\": \"[ \\\\t\\\\r\\\\n]*\\\\b(?:rand|randc)\\\\b\", \"name\": \"storage.type.rand.systemverilog\" }, \"sv-std\": { \"match\": \"\\\\b(std)\\\\b::\", \"name\": \"support.class.systemverilog\" }, \"system-tf\": { \"match\": \"\\\\$[a-zA-Z0-9_$][a-zA-Z0-9_$]*\\\\b\", \"name\": \"support.function.systemverilog\" }, \"tables\": { \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b(table)\\\\b\", \"beginCaptures\": { \"1\": { \"name\": \"keyword.table.systemverilog.begin\" } }, \"end\": \"[ \\\\t\\\\r\\\\n]*\\\\b(endtable)\\\\b\", \"endCaptures\": { \"1\": { \"name\": \"keyword.table.systemverilog.end\" } }, \"name\": \"meta.table.systemverilog\", \"patterns\": [{ \"include\": \"#comments\" }, { \"match\": \"\\\\b[01xXbBrRfFpPnN]\\\\b\", \"name\": \"constant.language.systemverilog\" }, { \"match\": \"[-*?]\", \"name\": \"constant.language.systemverilog\" }, { \"captures\": { \"1\": { \"name\": \"constant.language.systemverilog\" } }, \"match\": \"\\\\(([01xX?]{2})\\\\)\" }, { \"match\": \":\", \"name\": \"punctuation.definition.label.systemverilog\" }, { \"include\": \"#operators\" }, { \"include\": \"#constants\" }, { \"include\": \"#strings\" }, { \"include\": \"#identifiers\" }] }, \"typedef\": { \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b(?:(typedef)[ \\\\t\\\\r\\\\n]+)(?:([a-zA-Z_][a-zA-Z0-9_$]*)(?:[ \\\\t\\\\r\\\\n]+\\\\b(signed|unsigned)\\\\b)?(?:[ \\\\t\\\\r\\\\n]*(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])?))?(?=[ \\\\t\\\\r\\\\n]*[a-zA-Z_\\\\\\\\])\", \"beginCaptures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" }, \"2\": { \"patterns\": [{ \"include\": \"#built-ins\" }, { \"match\": \"\\\\bvirtual\\\\b\", \"name\": \"storage.modifier.systemverilog\" }] }, \"3\": { \"patterns\": [{ \"include\": \"#modifiers\" }] }, \"4\": { \"patterns\": [{ \"include\": \"#selects\" }] } }, \"end\": \";\", \"endCaptures\": { \"0\": { \"name\": \"punctuation.definition.typedef.end.systemverilog\" } }, \"name\": \"meta.typedef.systemverilog\", \"patterns\": [{ \"include\": \"#identifiers\" }, { \"include\": \"#selects\" }] }, \"typedef-enum-struct-union\": { \"begin\": \"[ \\\\t\\\\r\\\\n]*\\\\b(typedef)[ \\\\t\\\\r\\\\n]+(enum|struct|union(?:[ \\\\t\\\\r\\\\n]+tagged)?|class|interface[ \\\\t\\\\r\\\\n]+class)(?:[ \\\\t\\\\r\\\\n]+(?!packed|signed|unsigned)([a-zA-Z_][a-zA-Z0-9_$]*)?(?:[ \\\\t\\\\r\\\\n]*(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])?))?(?:[ \\\\t\\\\r\\\\n]+(packed))?(?:[ \\\\t\\\\r\\\\n]+(signed|unsigned))?(?=[ \\\\t\\\\r\\\\n]*(?:{|$))\", \"beginCaptures\": { \"1\": { \"name\": \"keyword.control.systemverilog\" }, \"2\": { \"name\": \"keyword.control.systemverilog\" }, \"3\": { \"patterns\": [{ \"include\": \"#built-ins\" }] }, \"4\": { \"patterns\": [{ \"include\": \"#selects\" }] }, \"5\": { \"name\": \"storage.modifier.systemverilog\" }, \"6\": { \"name\": \"storage.modifier.systemverilog\" } }, \"end\": \"(?<=})[ \\\\t\\\\r\\\\n]*([a-zA-Z_][a-zA-Z0-9_$]*|(?<=^|[ \\\\t\\\\r\\\\n])\\\\\\\\[!-~]+(?=$|[ \\\\t\\\\r\\\\n]))(?:[ \\\\t\\\\r\\\\n]*(\\\\[[a-zA-Z0-9_:$\\\\.\\\\-\\\\+\\\\*/%`' \\\\t\\\\r\\\\n\\\\[\\\\]\\\\(\\\\)]*\\\\])?)[ \\\\t\\\\r\\\\n]*[,;]\", \"endCaptures\": { \"1\": { \"name\": \"storage.type.systemverilog\" }, \"2\": { \"patterns\": [{ \"include\": \"#selects\" }] } }, \"name\": \"meta.typedef-enum-struct-union.systemverilog\", \"patterns\": [{ \"include\": \"#port-net-parameter\" }, { \"include\": \"#keywords\" }, { \"include\": \"#base-grammar\" }, { \"include\": \"#identifiers\" }] } }, \"scopeName\": \"source.systemverilog\" });\nvar systemVerilog = [\n  lang\n];\n\nexport { systemVerilog as default };\n"],"names":[],"sourceRoot":""}