// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_7_address0,
        col_sum_7_ce0,
        col_sum_7_we0,
        col_sum_7_d0,
        col_sum_7_address1,
        col_sum_7_ce1,
        col_sum_7_q1,
        col_sum_6_address0,
        col_sum_6_ce0,
        col_sum_6_we0,
        col_sum_6_d0,
        col_sum_6_address1,
        col_sum_6_ce1,
        col_sum_6_q1,
        col_sum_5_address0,
        col_sum_5_ce0,
        col_sum_5_we0,
        col_sum_5_d0,
        col_sum_5_address1,
        col_sum_5_ce1,
        col_sum_5_q1,
        col_sum_4_address0,
        col_sum_4_ce0,
        col_sum_4_we0,
        col_sum_4_d0,
        col_sum_4_address1,
        col_sum_4_ce1,
        col_sum_4_q1,
        col_sum_3_address0,
        col_sum_3_ce0,
        col_sum_3_we0,
        col_sum_3_d0,
        col_sum_3_address1,
        col_sum_3_ce1,
        col_sum_3_we1,
        col_sum_3_d1,
        col_sum_3_q1,
        col_sum_2_address0,
        col_sum_2_ce0,
        col_sum_2_we0,
        col_sum_2_d0,
        col_sum_2_address1,
        col_sum_2_ce1,
        col_sum_2_we1,
        col_sum_2_d1,
        col_sum_2_q1,
        col_sum_1_address0,
        col_sum_1_ce0,
        col_sum_1_we0,
        col_sum_1_d0,
        col_sum_1_address1,
        col_sum_1_ce1,
        col_sum_1_we1,
        col_sum_1_d1,
        col_sum_1_q1,
        col_sum_address0,
        col_sum_ce0,
        col_sum_we0,
        col_sum_d0,
        col_sum_address1,
        col_sum_ce1,
        col_sum_we1,
        col_sum_d1,
        col_sum_q1,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0,
        denom_row_address0,
        denom_row_ce0,
        denom_row_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] col_sum_7_address0;
output   col_sum_7_ce0;
output   col_sum_7_we0;
output  [23:0] col_sum_7_d0;
output  [2:0] col_sum_7_address1;
output   col_sum_7_ce1;
input  [23:0] col_sum_7_q1;
output  [2:0] col_sum_6_address0;
output   col_sum_6_ce0;
output   col_sum_6_we0;
output  [23:0] col_sum_6_d0;
output  [2:0] col_sum_6_address1;
output   col_sum_6_ce1;
input  [23:0] col_sum_6_q1;
output  [2:0] col_sum_5_address0;
output   col_sum_5_ce0;
output   col_sum_5_we0;
output  [23:0] col_sum_5_d0;
output  [2:0] col_sum_5_address1;
output   col_sum_5_ce1;
input  [23:0] col_sum_5_q1;
output  [2:0] col_sum_4_address0;
output   col_sum_4_ce0;
output   col_sum_4_we0;
output  [23:0] col_sum_4_d0;
output  [2:0] col_sum_4_address1;
output   col_sum_4_ce1;
input  [23:0] col_sum_4_q1;
output  [2:0] col_sum_3_address0;
output   col_sum_3_ce0;
output   col_sum_3_we0;
output  [23:0] col_sum_3_d0;
output  [2:0] col_sum_3_address1;
output   col_sum_3_ce1;
output   col_sum_3_we1;
output  [23:0] col_sum_3_d1;
input  [23:0] col_sum_3_q1;
output  [2:0] col_sum_2_address0;
output   col_sum_2_ce0;
output   col_sum_2_we0;
output  [23:0] col_sum_2_d0;
output  [2:0] col_sum_2_address1;
output   col_sum_2_ce1;
output   col_sum_2_we1;
output  [23:0] col_sum_2_d1;
input  [23:0] col_sum_2_q1;
output  [2:0] col_sum_1_address0;
output   col_sum_1_ce0;
output   col_sum_1_we0;
output  [23:0] col_sum_1_d0;
output  [2:0] col_sum_1_address1;
output   col_sum_1_ce1;
output   col_sum_1_we1;
output  [23:0] col_sum_1_d1;
input  [23:0] col_sum_1_q1;
output  [2:0] col_sum_address0;
output   col_sum_ce0;
output   col_sum_we0;
output  [23:0] col_sum_d0;
output  [2:0] col_sum_address1;
output   col_sum_ce1;
output   col_sum_we1;
output  [23:0] col_sum_d1;
input  [23:0] col_sum_q1;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0;
output  [7:0] denom_row_address0;
output   denom_row_ce0;
input  [23:0] denom_row_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln59_reg_1841;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [0:0] icmp_ln59_fu_533_p2;
wire    ap_block_pp0_stage0_11001;
wire   [2:0] lshr_ln2_fu_598_p4;
reg   [2:0] lshr_ln2_reg_1850;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter1_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter2_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter3_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter4_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter5_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter6_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter7_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter8_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter9_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter10_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter11_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter12_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter13_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter14_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter15_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter16_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter17_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter18_reg;
reg   [2:0] lshr_ln2_reg_1850_pp0_iter19_reg;
wire   [63:0] zext_ln69_fu_616_p1;
reg   [63:0] zext_ln69_reg_1855;
reg   [63:0] zext_ln69_reg_1855_pp0_iter1_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter2_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter3_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter4_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter5_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter6_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter7_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter8_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter9_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter10_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter11_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter12_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter13_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter14_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter15_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter16_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter17_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter18_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter19_reg;
reg   [63:0] zext_ln69_reg_1855_pp0_iter20_reg;
wire   [36:0] zext_ln62_fu_669_p1;
reg   [36:0] zext_ln62_reg_1907;
wire    ap_block_pp0_stage1_11001;
wire   [22:0] select_ln69_4_fu_821_p3;
reg   [22:0] select_ln69_4_reg_1939;
wire   [22:0] select_ln69_5_fu_841_p3;
reg   [22:0] select_ln69_5_reg_1944;
wire   [22:0] select_ln69_6_fu_861_p3;
reg   [22:0] select_ln69_6_reg_1949;
wire   [22:0] select_ln69_7_fu_881_p3;
reg   [22:0] select_ln69_7_reg_1954;
reg   [2:0] col_sum_addr_reg_1979;
reg   [2:0] col_sum_1_addr_reg_1985;
reg   [2:0] col_sum_2_addr_reg_1991;
reg   [2:0] col_sum_3_addr_reg_1997;
reg   [2:0] col_sum_4_addr_reg_2003;
reg   [2:0] col_sum_4_addr_reg_2003_pp0_iter21_reg;
reg   [2:0] col_sum_5_addr_reg_2009;
reg   [2:0] col_sum_5_addr_reg_2009_pp0_iter21_reg;
reg   [2:0] col_sum_6_addr_reg_2015;
reg   [2:0] col_sum_6_addr_reg_2015_pp0_iter21_reg;
reg   [2:0] col_sum_7_addr_reg_2021;
reg   [2:0] col_sum_7_addr_reg_2021_pp0_iter21_reg;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_reg_2027;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_reg_2032;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_2037;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_2042;
wire   [0:0] and_ln73_fu_1034_p2;
reg   [0:0] and_ln73_reg_2047;
wire   [0:0] and_ln73_1_fu_1046_p2;
reg   [0:0] and_ln73_1_reg_2051;
wire   [0:0] xor_ln73_2_fu_1052_p2;
reg   [0:0] xor_ln73_2_reg_2055;
wire   [0:0] and_ln73_2_fu_1144_p2;
reg   [0:0] and_ln73_2_reg_2059;
wire   [0:0] and_ln73_3_fu_1156_p2;
reg   [0:0] and_ln73_3_reg_2063;
wire   [0:0] xor_ln73_5_fu_1162_p2;
reg   [0:0] xor_ln73_5_reg_2067;
wire   [0:0] and_ln73_4_fu_1254_p2;
reg   [0:0] and_ln73_4_reg_2071;
wire   [0:0] and_ln73_5_fu_1266_p2;
reg   [0:0] and_ln73_5_reg_2075;
wire   [0:0] xor_ln73_8_fu_1272_p2;
reg   [0:0] xor_ln73_8_reg_2079;
wire   [0:0] and_ln73_6_fu_1364_p2;
reg   [0:0] and_ln73_6_reg_2083;
wire   [0:0] and_ln73_7_fu_1376_p2;
reg   [0:0] and_ln73_7_reg_2087;
wire   [0:0] xor_ln73_11_fu_1382_p2;
reg   [0:0] xor_ln73_11_reg_2091;
reg  signed [23:0] col_sum_4_load_reg_2095;
reg  signed [23:0] col_sum_5_load_reg_2101;
reg  signed [23:0] col_sum_6_load_reg_2107;
reg  signed [23:0] col_sum_7_load_reg_2113;
wire   [0:0] and_ln73_8_fu_1472_p2;
reg   [0:0] and_ln73_8_reg_2119;
wire   [0:0] and_ln73_9_fu_1484_p2;
reg   [0:0] and_ln73_9_reg_2123;
wire   [0:0] xor_ln73_14_fu_1490_p2;
reg   [0:0] xor_ln73_14_reg_2127;
wire   [0:0] and_ln73_10_fu_1580_p2;
reg   [0:0] and_ln73_10_reg_2131;
wire   [0:0] and_ln73_11_fu_1592_p2;
reg   [0:0] and_ln73_11_reg_2135;
wire   [0:0] xor_ln73_17_fu_1598_p2;
reg   [0:0] xor_ln73_17_reg_2139;
wire   [0:0] and_ln73_12_fu_1688_p2;
reg   [0:0] and_ln73_12_reg_2143;
wire   [0:0] and_ln73_13_fu_1700_p2;
reg   [0:0] and_ln73_13_reg_2147;
wire   [0:0] xor_ln73_20_fu_1706_p2;
reg   [0:0] xor_ln73_20_reg_2151;
wire   [0:0] and_ln73_14_fu_1796_p2;
reg   [0:0] and_ln73_14_reg_2155;
wire   [0:0] and_ln73_15_fu_1808_p2;
reg   [0:0] and_ln73_15_reg_2159;
wire   [0:0] xor_ln73_23_fu_1814_p2;
reg   [0:0] xor_ln73_23_reg_2163;
wire   [63:0] zext_ln59_fu_593_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln62_1_fu_937_p1;
wire    ap_block_pp0_stage1;
reg   [6:0] j_fu_134;
wire   [6:0] add_ln62_fu_628_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_138;
wire   [8:0] select_ln59_1_fu_581_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [11:0] indvar_flatten6_fu_142;
wire   [11:0] add_ln59_1_fu_539_p2;
reg   [11:0] ap_sig_allocacmp_indvar_flatten6_load;
reg    denom_row_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local;
reg    col_sum_ce1_local;
reg   [2:0] col_sum_address1_local;
reg    col_sum_we1_local;
wire   [23:0] add_ln73_fu_999_p2;
reg    col_sum_we0_local;
reg   [23:0] col_sum_d0_local;
reg    col_sum_ce0_local;
reg    col_sum_1_ce1_local;
reg   [2:0] col_sum_1_address1_local;
reg    col_sum_1_we1_local;
wire   [23:0] add_ln73_2_fu_1109_p2;
reg    col_sum_1_we0_local;
reg   [23:0] col_sum_1_d0_local;
reg    col_sum_1_ce0_local;
reg    col_sum_2_ce1_local;
reg   [2:0] col_sum_2_address1_local;
reg    col_sum_2_we1_local;
wire   [23:0] add_ln73_4_fu_1219_p2;
reg    col_sum_2_we0_local;
reg   [23:0] col_sum_2_d0_local;
reg    col_sum_2_ce0_local;
reg    col_sum_3_ce1_local;
reg   [2:0] col_sum_3_address1_local;
reg    col_sum_3_we1_local;
wire   [23:0] add_ln73_6_fu_1329_p2;
reg    col_sum_3_we0_local;
reg   [23:0] col_sum_3_d0_local;
reg    col_sum_3_ce0_local;
reg    col_sum_4_ce1_local;
reg    col_sum_4_we0_local;
reg   [23:0] col_sum_4_d0_local;
wire   [23:0] add_ln73_8_fu_1438_p2;
reg    col_sum_4_ce0_local;
reg   [2:0] col_sum_4_address0_local;
reg    col_sum_5_ce1_local;
reg    col_sum_5_we0_local;
reg   [23:0] col_sum_5_d0_local;
wire   [23:0] add_ln73_10_fu_1546_p2;
reg    col_sum_5_ce0_local;
reg   [2:0] col_sum_5_address0_local;
reg    col_sum_6_ce1_local;
reg    col_sum_6_we0_local;
reg   [23:0] col_sum_6_d0_local;
wire   [23:0] add_ln73_12_fu_1654_p2;
reg    col_sum_6_ce0_local;
reg   [2:0] col_sum_6_address0_local;
reg    col_sum_7_ce1_local;
reg    col_sum_7_we0_local;
reg   [23:0] col_sum_7_d0_local;
wire   [23:0] add_ln73_14_fu_1762_p2;
reg    col_sum_7_ce0_local;
reg   [2:0] col_sum_7_address0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local;
wire   [23:0] t_1_fu_982_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local;
wire   [23:0] t_3_fu_1092_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local;
wire   [23:0] t_5_fu_1202_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local;
wire   [23:0] t_7_fu_1312_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local;
wire   [23:0] t_9_fu_1422_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local;
wire   [23:0] t_11_fu_1530_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local;
wire   [23:0] t_13_fu_1638_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local;
wire   [23:0] t_15_fu_1746_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;
wire   [0:0] tmp_fu_561_p3;
wire   [5:0] trunc_ln59_fu_551_p1;
wire   [5:0] select_ln59_fu_569_p3;
wire   [8:0] add_ln59_fu_555_p2;
wire   [7:0] trunc_ln59_1_fu_589_p1;
wire   [10:0] tmp_4_fu_608_p3;
wire   [6:0] zext_ln59_1_fu_577_p1;
wire   [0:0] tmp_22_fu_653_p3;
wire   [22:0] trunc_ln60_fu_649_p1;
wire   [22:0] du_1_fu_661_p3;
wire   [0:0] tmp_23_fu_673_p3;
wire   [22:0] trunc_ln71_fu_681_p1;
wire   [22:0] select_ln69_fu_685_p3;
wire   [36:0] grp_fu_701_p0;
wire   [22:0] grp_fu_701_p1;
wire   [0:0] tmp_27_fu_707_p3;
wire   [22:0] trunc_ln71_2_fu_715_p1;
wire   [22:0] select_ln69_1_fu_719_p3;
wire   [36:0] grp_fu_735_p0;
wire   [22:0] grp_fu_735_p1;
wire   [0:0] tmp_31_fu_741_p3;
wire   [22:0] trunc_ln71_4_fu_749_p1;
wire   [22:0] select_ln69_2_fu_753_p3;
wire   [36:0] grp_fu_769_p0;
wire   [22:0] grp_fu_769_p1;
wire   [0:0] tmp_36_fu_775_p3;
wire   [22:0] trunc_ln71_6_fu_783_p1;
wire   [22:0] select_ln69_3_fu_787_p3;
wire   [36:0] grp_fu_803_p0;
wire   [22:0] grp_fu_803_p1;
wire   [0:0] tmp_41_fu_809_p3;
wire   [22:0] trunc_ln71_8_fu_817_p1;
wire   [0:0] tmp_46_fu_829_p3;
wire   [22:0] trunc_ln71_10_fu_837_p1;
wire   [0:0] tmp_51_fu_849_p3;
wire   [22:0] trunc_ln71_12_fu_857_p1;
wire   [0:0] tmp_56_fu_869_p3;
wire   [22:0] trunc_ln71_14_fu_877_p1;
wire   [36:0] grp_fu_896_p0;
wire   [22:0] grp_fu_896_p1;
wire   [36:0] grp_fu_908_p0;
wire   [22:0] grp_fu_908_p1;
wire   [36:0] grp_fu_920_p0;
wire   [22:0] grp_fu_920_p1;
wire   [36:0] grp_fu_932_p0;
wire   [22:0] grp_fu_932_p1;
wire   [36:0] grp_fu_701_p2;
wire   [12:0] tmp_7_fu_960_p4;
wire   [0:0] tmp_24_fu_952_p3;
wire   [0:0] icmp_ln71_fu_970_p2;
wire   [0:0] or_ln71_fu_976_p2;
wire   [23:0] t_fu_948_p1;
wire  signed [23:0] sext_ln73_fu_991_p0;
wire  signed [23:0] add_ln73_fu_999_p0;
wire   [24:0] zext_ln73_fu_995_p1;
wire  signed [24:0] sext_ln73_fu_991_p1;
wire   [24:0] add_ln73_1_fu_1006_p2;
wire   [0:0] tmp_25_fu_1012_p3;
wire   [0:0] tmp_26_fu_1020_p3;
wire   [0:0] xor_ln73_fu_1028_p2;
wire   [0:0] xor_ln73_1_fu_1040_p2;
wire   [36:0] grp_fu_735_p2;
wire   [12:0] tmp_s_fu_1070_p4;
wire   [0:0] tmp_28_fu_1062_p3;
wire   [0:0] icmp_ln71_1_fu_1080_p2;
wire   [0:0] or_ln71_1_fu_1086_p2;
wire   [23:0] t_2_fu_1058_p1;
wire  signed [23:0] sext_ln73_1_fu_1101_p0;
wire  signed [23:0] add_ln73_2_fu_1109_p0;
wire   [24:0] zext_ln73_1_fu_1105_p1;
wire  signed [24:0] sext_ln73_1_fu_1101_p1;
wire   [24:0] add_ln73_3_fu_1116_p2;
wire   [0:0] tmp_29_fu_1122_p3;
wire   [0:0] tmp_30_fu_1130_p3;
wire   [0:0] xor_ln73_3_fu_1138_p2;
wire   [0:0] xor_ln73_4_fu_1150_p2;
wire   [36:0] grp_fu_769_p2;
wire   [12:0] tmp_33_fu_1180_p4;
wire   [0:0] tmp_32_fu_1172_p3;
wire   [0:0] icmp_ln71_2_fu_1190_p2;
wire   [0:0] or_ln71_2_fu_1196_p2;
wire   [23:0] t_4_fu_1168_p1;
wire  signed [23:0] sext_ln73_2_fu_1211_p0;
wire  signed [23:0] add_ln73_4_fu_1219_p0;
wire   [24:0] zext_ln73_2_fu_1215_p1;
wire  signed [24:0] sext_ln73_2_fu_1211_p1;
wire   [24:0] add_ln73_5_fu_1226_p2;
wire   [0:0] tmp_34_fu_1232_p3;
wire   [0:0] tmp_35_fu_1240_p3;
wire   [0:0] xor_ln73_6_fu_1248_p2;
wire   [0:0] xor_ln73_7_fu_1260_p2;
wire   [36:0] grp_fu_803_p2;
wire   [12:0] tmp_38_fu_1290_p4;
wire   [0:0] tmp_37_fu_1282_p3;
wire   [0:0] icmp_ln71_3_fu_1300_p2;
wire   [0:0] or_ln71_3_fu_1306_p2;
wire   [23:0] t_6_fu_1278_p1;
wire  signed [23:0] sext_ln73_3_fu_1321_p0;
wire  signed [23:0] add_ln73_6_fu_1329_p0;
wire   [24:0] zext_ln73_3_fu_1325_p1;
wire  signed [24:0] sext_ln73_3_fu_1321_p1;
wire   [24:0] add_ln73_7_fu_1336_p2;
wire   [0:0] tmp_39_fu_1342_p3;
wire   [0:0] tmp_40_fu_1350_p3;
wire   [0:0] xor_ln73_9_fu_1358_p2;
wire   [0:0] xor_ln73_10_fu_1370_p2;
wire   [36:0] grp_fu_896_p2;
wire   [12:0] tmp_43_fu_1400_p4;
wire   [0:0] tmp_42_fu_1392_p3;
wire   [0:0] icmp_ln71_4_fu_1410_p2;
wire   [0:0] or_ln71_4_fu_1416_p2;
wire   [23:0] t_8_fu_1388_p1;
wire   [24:0] zext_ln73_4_fu_1434_p1;
wire  signed [24:0] sext_ln73_4_fu_1431_p1;
wire   [24:0] add_ln73_9_fu_1444_p2;
wire   [0:0] tmp_44_fu_1450_p3;
wire   [0:0] tmp_45_fu_1458_p3;
wire   [0:0] xor_ln73_12_fu_1466_p2;
wire   [0:0] xor_ln73_13_fu_1478_p2;
wire   [36:0] grp_fu_908_p2;
wire   [12:0] tmp_48_fu_1508_p4;
wire   [0:0] tmp_47_fu_1500_p3;
wire   [0:0] icmp_ln71_5_fu_1518_p2;
wire   [0:0] or_ln71_5_fu_1524_p2;
wire   [23:0] t_10_fu_1496_p1;
wire   [24:0] zext_ln73_5_fu_1542_p1;
wire  signed [24:0] sext_ln73_5_fu_1539_p1;
wire   [24:0] add_ln73_11_fu_1552_p2;
wire   [0:0] tmp_49_fu_1558_p3;
wire   [0:0] tmp_50_fu_1566_p3;
wire   [0:0] xor_ln73_15_fu_1574_p2;
wire   [0:0] xor_ln73_16_fu_1586_p2;
wire   [36:0] grp_fu_920_p2;
wire   [12:0] tmp_53_fu_1616_p4;
wire   [0:0] tmp_52_fu_1608_p3;
wire   [0:0] icmp_ln71_6_fu_1626_p2;
wire   [0:0] or_ln71_6_fu_1632_p2;
wire   [23:0] t_12_fu_1604_p1;
wire   [24:0] zext_ln73_6_fu_1650_p1;
wire  signed [24:0] sext_ln73_6_fu_1647_p1;
wire   [24:0] add_ln73_13_fu_1660_p2;
wire   [0:0] tmp_54_fu_1666_p3;
wire   [0:0] tmp_55_fu_1674_p3;
wire   [0:0] xor_ln73_18_fu_1682_p2;
wire   [0:0] xor_ln73_19_fu_1694_p2;
wire   [36:0] grp_fu_932_p2;
wire   [12:0] tmp_58_fu_1724_p4;
wire   [0:0] tmp_57_fu_1716_p3;
wire   [0:0] icmp_ln71_7_fu_1734_p2;
wire   [0:0] or_ln71_7_fu_1740_p2;
wire   [23:0] t_14_fu_1712_p1;
wire   [24:0] zext_ln73_7_fu_1758_p1;
wire  signed [24:0] sext_ln73_7_fu_1755_p1;
wire   [24:0] add_ln73_15_fu_1768_p2;
wire   [0:0] tmp_59_fu_1774_p3;
wire   [0:0] tmp_60_fu_1782_p3;
wire   [0:0] xor_ln73_21_fu_1790_p2;
wire   [0:0] xor_ln73_22_fu_1802_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to21;
reg    ap_block_pp0;
wire    ap_enable_operation_467;
reg    ap_enable_state41_pp0_iter20_stage0;
wire    ap_enable_operation_508;
reg    ap_enable_state42_pp0_iter20_stage1;
wire    ap_enable_operation_514;
reg    ap_predicate_op608_store_state43;
reg    ap_enable_operation_608;
reg    ap_enable_state43_pp0_iter21_stage0;
reg    ap_predicate_op610_store_state43;
reg    ap_enable_operation_610;
wire    ap_enable_operation_470;
wire    ap_enable_operation_533;
wire    ap_enable_operation_539;
reg    ap_predicate_op612_store_state43;
reg    ap_enable_operation_612;
reg    ap_predicate_op614_store_state43;
reg    ap_enable_operation_614;
wire    ap_enable_operation_473;
wire    ap_enable_operation_558;
wire    ap_enable_operation_564;
reg    ap_predicate_op616_store_state43;
reg    ap_enable_operation_616;
reg    ap_predicate_op618_store_state43;
reg    ap_enable_operation_618;
wire    ap_enable_operation_476;
wire    ap_enable_operation_583;
wire    ap_enable_operation_589;
reg    ap_predicate_op620_store_state43;
reg    ap_enable_operation_620;
reg    ap_predicate_op622_store_state43;
reg    ap_enable_operation_622;
wire    ap_enable_operation_479;
wire    ap_enable_operation_601;
wire    ap_enable_operation_637;
reg    ap_predicate_op720_store_state44;
reg    ap_enable_operation_720;
reg    ap_enable_state44_pp0_iter21_stage1;
reg    ap_predicate_op722_store_state44;
reg    ap_enable_operation_722;
wire    ap_enable_operation_482;
wire    ap_enable_operation_603;
wire    ap_enable_operation_661;
reg    ap_predicate_op724_store_state44;
reg    ap_enable_operation_724;
reg    ap_predicate_op726_store_state44;
reg    ap_enable_operation_726;
wire    ap_enable_operation_485;
wire    ap_enable_operation_605;
wire    ap_enable_operation_685;
reg    ap_predicate_op728_store_state44;
reg    ap_enable_operation_728;
reg    ap_predicate_op730_store_state44;
reg    ap_enable_operation_730;
wire    ap_enable_operation_488;
wire    ap_enable_operation_607;
wire    ap_enable_operation_709;
reg    ap_predicate_op732_store_state44;
reg    ap_enable_operation_732;
reg    ap_predicate_op734_store_state44;
reg    ap_enable_operation_734;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_2016;
reg    ap_condition_2020;
reg    ap_condition_2024;
reg    ap_condition_2031;
reg    ap_condition_2036;
reg    ap_condition_2042;
reg    ap_condition_2047;
reg    ap_condition_2053;
reg    ap_condition_2058;
reg    ap_condition_2064;
reg    ap_condition_2069;
reg    ap_condition_2072;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 j_fu_134 = 7'd0;
#0 i_fu_138 = 9'd0;
#0 indvar_flatten6_fu_142 = 12'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_udiv_37ns_23ns_37_41_1 #(
    .ID( 1 ),
    .NUM_STAGE( 41 ),
    .din0_WIDTH( 37 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 37 ))
udiv_37ns_23ns_37_41_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_701_p0),
    .din1(grp_fu_701_p1),
    .ce(1'b1),
    .dout(grp_fu_701_p2)
);

top_kernel_udiv_37ns_23ns_37_41_1 #(
    .ID( 1 ),
    .NUM_STAGE( 41 ),
    .din0_WIDTH( 37 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 37 ))
udiv_37ns_23ns_37_41_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_735_p0),
    .din1(grp_fu_735_p1),
    .ce(1'b1),
    .dout(grp_fu_735_p2)
);

top_kernel_udiv_37ns_23ns_37_41_1 #(
    .ID( 1 ),
    .NUM_STAGE( 41 ),
    .din0_WIDTH( 37 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 37 ))
udiv_37ns_23ns_37_41_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_769_p0),
    .din1(grp_fu_769_p1),
    .ce(1'b1),
    .dout(grp_fu_769_p2)
);

top_kernel_udiv_37ns_23ns_37_41_1 #(
    .ID( 1 ),
    .NUM_STAGE( 41 ),
    .din0_WIDTH( 37 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 37 ))
udiv_37ns_23ns_37_41_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_803_p0),
    .din1(grp_fu_803_p1),
    .ce(1'b1),
    .dout(grp_fu_803_p2)
);

top_kernel_udiv_37ns_23ns_37_41_1 #(
    .ID( 1 ),
    .NUM_STAGE( 41 ),
    .din0_WIDTH( 37 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 37 ))
udiv_37ns_23ns_37_41_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_896_p0),
    .din1(grp_fu_896_p1),
    .ce(1'b1),
    .dout(grp_fu_896_p2)
);

top_kernel_udiv_37ns_23ns_37_41_1 #(
    .ID( 1 ),
    .NUM_STAGE( 41 ),
    .din0_WIDTH( 37 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 37 ))
udiv_37ns_23ns_37_41_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_908_p0),
    .din1(grp_fu_908_p1),
    .ce(1'b1),
    .dout(grp_fu_908_p2)
);

top_kernel_udiv_37ns_23ns_37_41_1 #(
    .ID( 1 ),
    .NUM_STAGE( 41 ),
    .din0_WIDTH( 37 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 37 ))
udiv_37ns_23ns_37_41_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_920_p0),
    .din1(grp_fu_920_p1),
    .ce(1'b1),
    .dout(grp_fu_920_p2)
);

top_kernel_udiv_37ns_23ns_37_41_1 #(
    .ID( 1 ),
    .NUM_STAGE( 41 ),
    .din0_WIDTH( 37 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 37 ))
udiv_37ns_23ns_37_41_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_932_p0),
    .din1(grp_fu_932_p1),
    .ce(1'b1),
    .dout(grp_fu_932_p2)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter20_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln59_fu_533_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_138 <= select_ln59_1_fu_581_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_138 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln59_fu_533_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten6_fu_142 <= add_ln59_1_fu_539_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_142 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln59_fu_533_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_134 <= add_ln62_fu_628_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_134 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln73_10_reg_2131 <= and_ln73_10_fu_1580_p2;
        and_ln73_11_reg_2135 <= and_ln73_11_fu_1592_p2;
        and_ln73_12_reg_2143 <= and_ln73_12_fu_1688_p2;
        and_ln73_13_reg_2147 <= and_ln73_13_fu_1700_p2;
        and_ln73_14_reg_2155 <= and_ln73_14_fu_1796_p2;
        and_ln73_15_reg_2159 <= and_ln73_15_fu_1808_p2;
        and_ln73_8_reg_2119 <= and_ln73_8_fu_1472_p2;
        and_ln73_9_reg_2123 <= and_ln73_9_fu_1484_p2;
        col_sum_1_addr_reg_1985 <= zext_ln62_1_fu_937_p1;
        col_sum_2_addr_reg_1991 <= zext_ln62_1_fu_937_p1;
        col_sum_3_addr_reg_1997 <= zext_ln62_1_fu_937_p1;
        col_sum_4_addr_reg_2003 <= zext_ln62_1_fu_937_p1;
        col_sum_4_addr_reg_2003_pp0_iter21_reg <= col_sum_4_addr_reg_2003;
        col_sum_5_addr_reg_2009 <= zext_ln62_1_fu_937_p1;
        col_sum_5_addr_reg_2009_pp0_iter21_reg <= col_sum_5_addr_reg_2009;
        col_sum_6_addr_reg_2015 <= zext_ln62_1_fu_937_p1;
        col_sum_6_addr_reg_2015_pp0_iter21_reg <= col_sum_6_addr_reg_2015;
        col_sum_7_addr_reg_2021 <= zext_ln62_1_fu_937_p1;
        col_sum_7_addr_reg_2021_pp0_iter21_reg <= col_sum_7_addr_reg_2021;
        col_sum_addr_reg_1979 <= zext_ln62_1_fu_937_p1;
        icmp_ln59_reg_1841 <= icmp_ln59_fu_533_p2;
        lshr_ln2_reg_1850 <= {{select_ln59_fu_569_p3[5:3]}};
        lshr_ln2_reg_1850_pp0_iter10_reg <= lshr_ln2_reg_1850_pp0_iter9_reg;
        lshr_ln2_reg_1850_pp0_iter11_reg <= lshr_ln2_reg_1850_pp0_iter10_reg;
        lshr_ln2_reg_1850_pp0_iter12_reg <= lshr_ln2_reg_1850_pp0_iter11_reg;
        lshr_ln2_reg_1850_pp0_iter13_reg <= lshr_ln2_reg_1850_pp0_iter12_reg;
        lshr_ln2_reg_1850_pp0_iter14_reg <= lshr_ln2_reg_1850_pp0_iter13_reg;
        lshr_ln2_reg_1850_pp0_iter15_reg <= lshr_ln2_reg_1850_pp0_iter14_reg;
        lshr_ln2_reg_1850_pp0_iter16_reg <= lshr_ln2_reg_1850_pp0_iter15_reg;
        lshr_ln2_reg_1850_pp0_iter17_reg <= lshr_ln2_reg_1850_pp0_iter16_reg;
        lshr_ln2_reg_1850_pp0_iter18_reg <= lshr_ln2_reg_1850_pp0_iter17_reg;
        lshr_ln2_reg_1850_pp0_iter19_reg <= lshr_ln2_reg_1850_pp0_iter18_reg;
        lshr_ln2_reg_1850_pp0_iter1_reg <= lshr_ln2_reg_1850;
        lshr_ln2_reg_1850_pp0_iter2_reg <= lshr_ln2_reg_1850_pp0_iter1_reg;
        lshr_ln2_reg_1850_pp0_iter3_reg <= lshr_ln2_reg_1850_pp0_iter2_reg;
        lshr_ln2_reg_1850_pp0_iter4_reg <= lshr_ln2_reg_1850_pp0_iter3_reg;
        lshr_ln2_reg_1850_pp0_iter5_reg <= lshr_ln2_reg_1850_pp0_iter4_reg;
        lshr_ln2_reg_1850_pp0_iter6_reg <= lshr_ln2_reg_1850_pp0_iter5_reg;
        lshr_ln2_reg_1850_pp0_iter7_reg <= lshr_ln2_reg_1850_pp0_iter6_reg;
        lshr_ln2_reg_1850_pp0_iter8_reg <= lshr_ln2_reg_1850_pp0_iter7_reg;
        lshr_ln2_reg_1850_pp0_iter9_reg <= lshr_ln2_reg_1850_pp0_iter8_reg;
        xor_ln73_14_reg_2127 <= xor_ln73_14_fu_1490_p2;
        xor_ln73_17_reg_2139 <= xor_ln73_17_fu_1598_p2;
        xor_ln73_20_reg_2151 <= xor_ln73_20_fu_1706_p2;
        xor_ln73_23_reg_2163 <= xor_ln73_23_fu_1814_p2;
        zext_ln69_reg_1855[10 : 0] <= zext_ln69_fu_616_p1[10 : 0];
        zext_ln69_reg_1855_pp0_iter10_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter9_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter11_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter10_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter12_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter11_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter13_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter12_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter14_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter13_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter15_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter14_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter16_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter15_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter17_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter16_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter18_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter17_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter19_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter18_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter1_reg[10 : 0] <= zext_ln69_reg_1855[10 : 0];
        zext_ln69_reg_1855_pp0_iter20_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter19_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter2_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter1_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter3_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter2_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter4_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter3_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter5_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter4_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter6_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter5_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter7_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter6_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter8_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter7_reg[10 : 0];
        zext_ln69_reg_1855_pp0_iter9_reg[10 : 0] <= zext_ln69_reg_1855_pp0_iter8_reg[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln73_1_reg_2051 <= and_ln73_1_fu_1046_p2;
        and_ln73_2_reg_2059 <= and_ln73_2_fu_1144_p2;
        and_ln73_3_reg_2063 <= and_ln73_3_fu_1156_p2;
        and_ln73_4_reg_2071 <= and_ln73_4_fu_1254_p2;
        and_ln73_5_reg_2075 <= and_ln73_5_fu_1266_p2;
        and_ln73_6_reg_2083 <= and_ln73_6_fu_1364_p2;
        and_ln73_7_reg_2087 <= and_ln73_7_fu_1376_p2;
        and_ln73_reg_2047 <= and_ln73_fu_1034_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        select_ln69_4_reg_1939 <= select_ln69_4_fu_821_p3;
        select_ln69_5_reg_1944 <= select_ln69_5_fu_841_p3;
        select_ln69_6_reg_1949 <= select_ln69_6_fu_861_p3;
        select_ln69_7_reg_1954 <= select_ln69_7_fu_881_p3;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_2042 <= zext_ln69_reg_1855_pp0_iter20_reg;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_2037 <= zext_ln69_reg_1855_pp0_iter20_reg;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_reg_2032 <= zext_ln69_reg_1855_pp0_iter20_reg;
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_reg_2027 <= zext_ln69_reg_1855_pp0_iter20_reg;
        xor_ln73_11_reg_2091 <= xor_ln73_11_fu_1382_p2;
        xor_ln73_2_reg_2055 <= xor_ln73_2_fu_1052_p2;
        xor_ln73_5_reg_2067 <= xor_ln73_5_fu_1162_p2;
        xor_ln73_8_reg_2079 <= xor_ln73_8_fu_1272_p2;
        zext_ln62_reg_1907[22 : 0] <= zext_ln62_fu_669_p1[22 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_sum_4_load_reg_2095 <= col_sum_4_q1;
        col_sum_5_load_reg_2101 <= col_sum_5_q1;
        col_sum_6_load_reg_2107 <= col_sum_6_q1;
        col_sum_7_load_reg_2113 <= col_sum_7_q1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln59_reg_1841 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_loop_exit_ready_pp0_iter20_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to21 = 1'b1;
    end else begin
        ap_idle_pp0_1to21 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 12'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_142;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_134;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter20 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            col_sum_1_address1_local = col_sum_1_addr_reg_1985;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            col_sum_1_address1_local = zext_ln62_1_fu_937_p1;
        end else begin
            col_sum_1_address1_local = 'bx;
        end
    end else begin
        col_sum_1_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_2_reg_2059) & (xor_ln73_5_reg_2067 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_3_reg_2063)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_5_reg_2067 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_2_reg_2059)))) begin
        col_sum_1_ce0_local = 1'b1;
    end else begin
        col_sum_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_1_ce1_local = 1'b1;
    end else begin
        col_sum_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2016)) begin
        if ((1'd1 == and_ln73_2_reg_2059)) begin
            col_sum_1_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln73_2_reg_2059) & (1'd1 == and_ln73_3_reg_2063))) begin
            col_sum_1_d0_local = 24'd8388608;
        end else begin
            col_sum_1_d0_local = 'bx;
        end
    end else begin
        col_sum_1_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_2_reg_2059) & (xor_ln73_5_reg_2067 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_3_reg_2063)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_5_reg_2067 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_2_reg_2059)))) begin
        col_sum_1_we0_local = 1'b1;
    end else begin
        col_sum_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_sum_1_we1_local = 1'b1;
    end else begin
        col_sum_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter20 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            col_sum_2_address1_local = col_sum_2_addr_reg_1991;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            col_sum_2_address1_local = zext_ln62_1_fu_937_p1;
        end else begin
            col_sum_2_address1_local = 'bx;
        end
    end else begin
        col_sum_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_4_reg_2071) & (xor_ln73_8_reg_2079 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_5_reg_2075)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_8_reg_2079 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_4_reg_2071)))) begin
        col_sum_2_ce0_local = 1'b1;
    end else begin
        col_sum_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_2_ce1_local = 1'b1;
    end else begin
        col_sum_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2020)) begin
        if ((1'd1 == and_ln73_4_reg_2071)) begin
            col_sum_2_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln73_4_reg_2071) & (1'd1 == and_ln73_5_reg_2075))) begin
            col_sum_2_d0_local = 24'd8388608;
        end else begin
            col_sum_2_d0_local = 'bx;
        end
    end else begin
        col_sum_2_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_4_reg_2071) & (xor_ln73_8_reg_2079 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_5_reg_2075)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_8_reg_2079 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_4_reg_2071)))) begin
        col_sum_2_we0_local = 1'b1;
    end else begin
        col_sum_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_sum_2_we1_local = 1'b1;
    end else begin
        col_sum_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter20 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            col_sum_3_address1_local = col_sum_3_addr_reg_1997;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            col_sum_3_address1_local = zext_ln62_1_fu_937_p1;
        end else begin
            col_sum_3_address1_local = 'bx;
        end
    end else begin
        col_sum_3_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_6_reg_2083) & (xor_ln73_11_reg_2091 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_7_reg_2087)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_11_reg_2091 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_6_reg_2083)))) begin
        col_sum_3_ce0_local = 1'b1;
    end else begin
        col_sum_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_3_ce1_local = 1'b1;
    end else begin
        col_sum_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2024)) begin
        if ((1'd1 == and_ln73_6_reg_2083)) begin
            col_sum_3_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln73_6_reg_2083) & (1'd1 == and_ln73_7_reg_2087))) begin
            col_sum_3_d0_local = 24'd8388608;
        end else begin
            col_sum_3_d0_local = 'bx;
        end
    end else begin
        col_sum_3_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_6_reg_2083) & (xor_ln73_11_reg_2091 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_7_reg_2087)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_11_reg_2091 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_6_reg_2083)))) begin
        col_sum_3_we0_local = 1'b1;
    end else begin
        col_sum_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_sum_3_we1_local = 1'b1;
    end else begin
        col_sum_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_8_reg_2119) & (xor_ln73_14_reg_2127 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_9_reg_2123)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_14_reg_2127 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_8_reg_2119)))) begin
        col_sum_4_address0_local = col_sum_4_addr_reg_2003_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_4_address0_local = col_sum_4_addr_reg_2003;
    end else begin
        col_sum_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_8_reg_2119) & (xor_ln73_14_reg_2127 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_9_reg_2123)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_14_reg_2127 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_8_reg_2119)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_4_ce0_local = 1'b1;
    end else begin
        col_sum_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_4_ce1_local = 1'b1;
    end else begin
        col_sum_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_2036)) begin
            col_sum_4_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_2031)) begin
            col_sum_4_d0_local = 24'd8388608;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            col_sum_4_d0_local = add_ln73_8_fu_1438_p2;
        end else begin
            col_sum_4_d0_local = 'bx;
        end
    end else begin
        col_sum_4_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_8_reg_2119) & (xor_ln73_14_reg_2127 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_9_reg_2123)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_14_reg_2127 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_8_reg_2119)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_4_we0_local = 1'b1;
    end else begin
        col_sum_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_10_reg_2131) & (xor_ln73_17_reg_2139 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_11_reg_2135)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_17_reg_2139 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_10_reg_2131)))) begin
        col_sum_5_address0_local = col_sum_5_addr_reg_2009_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_5_address0_local = col_sum_5_addr_reg_2009;
    end else begin
        col_sum_5_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_10_reg_2131) & (xor_ln73_17_reg_2139 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_11_reg_2135)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_17_reg_2139 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_10_reg_2131)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_5_ce0_local = 1'b1;
    end else begin
        col_sum_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_5_ce1_local = 1'b1;
    end else begin
        col_sum_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_2047)) begin
            col_sum_5_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_2042)) begin
            col_sum_5_d0_local = 24'd8388608;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            col_sum_5_d0_local = add_ln73_10_fu_1546_p2;
        end else begin
            col_sum_5_d0_local = 'bx;
        end
    end else begin
        col_sum_5_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_10_reg_2131) & (xor_ln73_17_reg_2139 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_11_reg_2135)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_17_reg_2139 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_10_reg_2131)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_5_we0_local = 1'b1;
    end else begin
        col_sum_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_12_reg_2143) & (xor_ln73_20_reg_2151 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_13_reg_2147)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_20_reg_2151 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_12_reg_2143)))) begin
        col_sum_6_address0_local = col_sum_6_addr_reg_2015_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_6_address0_local = col_sum_6_addr_reg_2015;
    end else begin
        col_sum_6_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_12_reg_2143) & (xor_ln73_20_reg_2151 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_13_reg_2147)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_20_reg_2151 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_12_reg_2143)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_6_ce0_local = 1'b1;
    end else begin
        col_sum_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_6_ce1_local = 1'b1;
    end else begin
        col_sum_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_2058)) begin
            col_sum_6_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_2053)) begin
            col_sum_6_d0_local = 24'd8388608;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            col_sum_6_d0_local = add_ln73_12_fu_1654_p2;
        end else begin
            col_sum_6_d0_local = 'bx;
        end
    end else begin
        col_sum_6_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_12_reg_2143) & (xor_ln73_20_reg_2151 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_13_reg_2147)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_20_reg_2151 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_12_reg_2143)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_6_we0_local = 1'b1;
    end else begin
        col_sum_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_14_reg_2155) & (xor_ln73_23_reg_2163 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_15_reg_2159)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_23_reg_2163 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_14_reg_2155)))) begin
        col_sum_7_address0_local = col_sum_7_addr_reg_2021_pp0_iter21_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_7_address0_local = col_sum_7_addr_reg_2021;
    end else begin
        col_sum_7_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_14_reg_2155) & (xor_ln73_23_reg_2163 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_15_reg_2159)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_23_reg_2163 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_14_reg_2155)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_7_ce0_local = 1'b1;
    end else begin
        col_sum_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_7_ce1_local = 1'b1;
    end else begin
        col_sum_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_2069)) begin
            col_sum_7_d0_local = 24'd8388607;
        end else if ((1'b1 == ap_condition_2064)) begin
            col_sum_7_d0_local = 24'd8388608;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            col_sum_7_d0_local = add_ln73_14_fu_1762_p2;
        end else begin
            col_sum_7_d0_local = 'bx;
        end
    end else begin
        col_sum_7_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_14_reg_2155) & (xor_ln73_23_reg_2163 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_15_reg_2159)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_23_reg_2163 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_14_reg_2155)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_7_we0_local = 1'b1;
    end else begin
        col_sum_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter20 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            col_sum_address1_local = col_sum_addr_reg_1979;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            col_sum_address1_local = zext_ln62_1_fu_937_p1;
        end else begin
            col_sum_address1_local = 'bx;
        end
    end else begin
        col_sum_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_reg_2047) & (xor_ln73_2_reg_2055 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_1_reg_2051)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_2_reg_2055 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_reg_2047)))) begin
        col_sum_ce0_local = 1'b1;
    end else begin
        col_sum_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        col_sum_ce1_local = 1'b1;
    end else begin
        col_sum_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2072)) begin
        if ((1'd1 == and_ln73_reg_2047)) begin
            col_sum_d0_local = 24'd8388607;
        end else if (((1'd0 == and_ln73_reg_2047) & (1'd1 == and_ln73_1_reg_2051))) begin
            col_sum_d0_local = 24'd8388608;
        end else begin
            col_sum_d0_local = 'bx;
        end
    end else begin
        col_sum_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'd0 == and_ln73_reg_2047) & (xor_ln73_2_reg_2055 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_1_reg_2051)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_2_reg_2055 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln73_reg_2047)))) begin
        col_sum_we0_local = 1'b1;
    end else begin
        col_sum_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_sum_we1_local = 1'b1;
    end else begin
        col_sum_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        denom_row_ce0_local = 1'b1;
    end else begin
        denom_row_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to21 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln59_1_fu_539_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 12'd1);

assign add_ln59_fu_555_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln62_fu_628_p2 = (zext_ln59_1_fu_577_p1 + 7'd8);

assign add_ln73_10_fu_1546_p2 = ($signed(col_sum_5_load_reg_2101) + $signed(t_11_fu_1530_p3));

assign add_ln73_11_fu_1552_p2 = ($signed(zext_ln73_5_fu_1542_p1) + $signed(sext_ln73_5_fu_1539_p1));

assign add_ln73_12_fu_1654_p2 = ($signed(col_sum_6_load_reg_2107) + $signed(t_13_fu_1638_p3));

assign add_ln73_13_fu_1660_p2 = ($signed(zext_ln73_6_fu_1650_p1) + $signed(sext_ln73_6_fu_1647_p1));

assign add_ln73_14_fu_1762_p2 = ($signed(col_sum_7_load_reg_2113) + $signed(t_15_fu_1746_p3));

assign add_ln73_15_fu_1768_p2 = ($signed(zext_ln73_7_fu_1758_p1) + $signed(sext_ln73_7_fu_1755_p1));

assign add_ln73_1_fu_1006_p2 = ($signed(zext_ln73_fu_995_p1) + $signed(sext_ln73_fu_991_p1));

assign add_ln73_2_fu_1109_p0 = col_sum_1_q1;

assign add_ln73_2_fu_1109_p2 = ($signed(add_ln73_2_fu_1109_p0) + $signed(t_3_fu_1092_p3));

assign add_ln73_3_fu_1116_p2 = ($signed(zext_ln73_1_fu_1105_p1) + $signed(sext_ln73_1_fu_1101_p1));

assign add_ln73_4_fu_1219_p0 = col_sum_2_q1;

assign add_ln73_4_fu_1219_p2 = ($signed(add_ln73_4_fu_1219_p0) + $signed(t_5_fu_1202_p3));

assign add_ln73_5_fu_1226_p2 = ($signed(zext_ln73_2_fu_1215_p1) + $signed(sext_ln73_2_fu_1211_p1));

assign add_ln73_6_fu_1329_p0 = col_sum_3_q1;

assign add_ln73_6_fu_1329_p2 = ($signed(add_ln73_6_fu_1329_p0) + $signed(t_7_fu_1312_p3));

assign add_ln73_7_fu_1336_p2 = ($signed(zext_ln73_3_fu_1325_p1) + $signed(sext_ln73_3_fu_1321_p1));

assign add_ln73_8_fu_1438_p2 = ($signed(col_sum_4_load_reg_2095) + $signed(t_9_fu_1422_p3));

assign add_ln73_9_fu_1444_p2 = ($signed(zext_ln73_4_fu_1434_p1) + $signed(sext_ln73_4_fu_1431_p1));

assign add_ln73_fu_999_p0 = col_sum_q1;

assign add_ln73_fu_999_p2 = ($signed(add_ln73_fu_999_p0) + $signed(t_1_fu_982_p3));

assign and_ln73_10_fu_1580_p2 = (xor_ln73_15_fu_1574_p2 & tmp_50_fu_1566_p3);

assign and_ln73_11_fu_1592_p2 = (xor_ln73_16_fu_1586_p2 & tmp_49_fu_1558_p3);

assign and_ln73_12_fu_1688_p2 = (xor_ln73_18_fu_1682_p2 & tmp_55_fu_1674_p3);

assign and_ln73_13_fu_1700_p2 = (xor_ln73_19_fu_1694_p2 & tmp_54_fu_1666_p3);

assign and_ln73_14_fu_1796_p2 = (xor_ln73_21_fu_1790_p2 & tmp_60_fu_1782_p3);

assign and_ln73_15_fu_1808_p2 = (xor_ln73_22_fu_1802_p2 & tmp_59_fu_1774_p3);

assign and_ln73_1_fu_1046_p2 = (xor_ln73_1_fu_1040_p2 & tmp_25_fu_1012_p3);

assign and_ln73_2_fu_1144_p2 = (xor_ln73_3_fu_1138_p2 & tmp_30_fu_1130_p3);

assign and_ln73_3_fu_1156_p2 = (xor_ln73_4_fu_1150_p2 & tmp_29_fu_1122_p3);

assign and_ln73_4_fu_1254_p2 = (xor_ln73_6_fu_1248_p2 & tmp_35_fu_1240_p3);

assign and_ln73_5_fu_1266_p2 = (xor_ln73_7_fu_1260_p2 & tmp_34_fu_1232_p3);

assign and_ln73_6_fu_1364_p2 = (xor_ln73_9_fu_1358_p2 & tmp_40_fu_1350_p3);

assign and_ln73_7_fu_1376_p2 = (xor_ln73_10_fu_1370_p2 & tmp_39_fu_1342_p3);

assign and_ln73_8_fu_1472_p2 = (xor_ln73_12_fu_1466_p2 & tmp_45_fu_1458_p3);

assign and_ln73_9_fu_1484_p2 = (xor_ln73_13_fu_1478_p2 & tmp_44_fu_1450_p3);

assign and_ln73_fu_1034_p2 = (xor_ln73_fu_1028_p2 & tmp_26_fu_1020_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2016 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_5_reg_2067 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2020 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_8_reg_2079 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2024 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_11_reg_2091 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2031 = ((1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln73_8_reg_2119) & (xor_ln73_14_reg_2127 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_9_reg_2123));
end

always @ (*) begin
    ap_condition_2036 = ((1'b0 == ap_block_pp0_stage1) & (xor_ln73_14_reg_2127 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_8_reg_2119));
end

always @ (*) begin
    ap_condition_2042 = ((1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln73_10_reg_2131) & (xor_ln73_17_reg_2139 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_11_reg_2135));
end

always @ (*) begin
    ap_condition_2047 = ((1'b0 == ap_block_pp0_stage1) & (xor_ln73_17_reg_2139 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_10_reg_2131));
end

always @ (*) begin
    ap_condition_2053 = ((1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln73_12_reg_2143) & (xor_ln73_20_reg_2151 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_13_reg_2147));
end

always @ (*) begin
    ap_condition_2058 = ((1'b0 == ap_block_pp0_stage1) & (xor_ln73_20_reg_2151 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_12_reg_2143));
end

always @ (*) begin
    ap_condition_2064 = ((1'b0 == ap_block_pp0_stage1) & (1'd0 == and_ln73_14_reg_2155) & (xor_ln73_23_reg_2163 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_15_reg_2159));
end

always @ (*) begin
    ap_condition_2069 = ((1'b0 == ap_block_pp0_stage1) & (xor_ln73_23_reg_2163 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln73_14_reg_2155));
end

always @ (*) begin
    ap_condition_2072 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter21 == 1'b1) & (xor_ln73_2_reg_2055 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_operation_467 = (1'b1 == 1'b1);

assign ap_enable_operation_470 = (1'b1 == 1'b1);

assign ap_enable_operation_473 = (1'b1 == 1'b1);

assign ap_enable_operation_476 = (1'b1 == 1'b1);

assign ap_enable_operation_479 = (1'b1 == 1'b1);

assign ap_enable_operation_482 = (1'b1 == 1'b1);

assign ap_enable_operation_485 = (1'b1 == 1'b1);

assign ap_enable_operation_488 = (1'b1 == 1'b1);

assign ap_enable_operation_508 = (1'b1 == 1'b1);

assign ap_enable_operation_514 = (1'b1 == 1'b1);

assign ap_enable_operation_533 = (1'b1 == 1'b1);

assign ap_enable_operation_539 = (1'b1 == 1'b1);

assign ap_enable_operation_558 = (1'b1 == 1'b1);

assign ap_enable_operation_564 = (1'b1 == 1'b1);

assign ap_enable_operation_583 = (1'b1 == 1'b1);

assign ap_enable_operation_589 = (1'b1 == 1'b1);

assign ap_enable_operation_601 = (1'b1 == 1'b1);

assign ap_enable_operation_603 = (1'b1 == 1'b1);

assign ap_enable_operation_605 = (1'b1 == 1'b1);

assign ap_enable_operation_607 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_608 = (ap_predicate_op608_store_state43 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_610 = (ap_predicate_op610_store_state43 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_612 = (ap_predicate_op612_store_state43 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_614 = (ap_predicate_op614_store_state43 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_616 = (ap_predicate_op616_store_state43 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_618 = (ap_predicate_op618_store_state43 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_620 = (ap_predicate_op620_store_state43 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_622 = (ap_predicate_op622_store_state43 == 1'b1);
end

assign ap_enable_operation_637 = (1'b1 == 1'b1);

assign ap_enable_operation_661 = (1'b1 == 1'b1);

assign ap_enable_operation_685 = (1'b1 == 1'b1);

assign ap_enable_operation_709 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_720 = (ap_predicate_op720_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_722 = (ap_predicate_op722_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_724 = (ap_predicate_op724_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_726 = (ap_predicate_op726_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_728 = (ap_predicate_op728_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_730 = (ap_predicate_op730_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_732 = (ap_predicate_op732_store_state44 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_734 = (ap_predicate_op734_store_state44 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state41_pp0_iter20_stage0 = ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state42_pp0_iter20_stage1 = ((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state43_pp0_iter21_stage0 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state44_pp0_iter21_stage1 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

always @ (*) begin
    ap_predicate_op608_store_state43 = ((1'd0 == and_ln73_reg_2047) & (xor_ln73_2_reg_2055 == 1'd1) & (1'd1 == and_ln73_1_reg_2051));
end

always @ (*) begin
    ap_predicate_op610_store_state43 = ((xor_ln73_2_reg_2055 == 1'd1) & (1'd1 == and_ln73_reg_2047));
end

always @ (*) begin
    ap_predicate_op612_store_state43 = ((1'd0 == and_ln73_2_reg_2059) & (xor_ln73_5_reg_2067 == 1'd1) & (1'd1 == and_ln73_3_reg_2063));
end

always @ (*) begin
    ap_predicate_op614_store_state43 = ((xor_ln73_5_reg_2067 == 1'd1) & (1'd1 == and_ln73_2_reg_2059));
end

always @ (*) begin
    ap_predicate_op616_store_state43 = ((1'd0 == and_ln73_4_reg_2071) & (xor_ln73_8_reg_2079 == 1'd1) & (1'd1 == and_ln73_5_reg_2075));
end

always @ (*) begin
    ap_predicate_op618_store_state43 = ((xor_ln73_8_reg_2079 == 1'd1) & (1'd1 == and_ln73_4_reg_2071));
end

always @ (*) begin
    ap_predicate_op620_store_state43 = ((1'd0 == and_ln73_6_reg_2083) & (xor_ln73_11_reg_2091 == 1'd1) & (1'd1 == and_ln73_7_reg_2087));
end

always @ (*) begin
    ap_predicate_op622_store_state43 = ((xor_ln73_11_reg_2091 == 1'd1) & (1'd1 == and_ln73_6_reg_2083));
end

always @ (*) begin
    ap_predicate_op720_store_state44 = ((1'd0 == and_ln73_8_reg_2119) & (xor_ln73_14_reg_2127 == 1'd1) & (1'd1 == and_ln73_9_reg_2123));
end

always @ (*) begin
    ap_predicate_op722_store_state44 = ((xor_ln73_14_reg_2127 == 1'd1) & (1'd1 == and_ln73_8_reg_2119));
end

always @ (*) begin
    ap_predicate_op724_store_state44 = ((1'd0 == and_ln73_10_reg_2131) & (xor_ln73_17_reg_2139 == 1'd1) & (1'd1 == and_ln73_11_reg_2135));
end

always @ (*) begin
    ap_predicate_op726_store_state44 = ((xor_ln73_17_reg_2139 == 1'd1) & (1'd1 == and_ln73_10_reg_2131));
end

always @ (*) begin
    ap_predicate_op728_store_state44 = ((1'd0 == and_ln73_12_reg_2143) & (xor_ln73_20_reg_2151 == 1'd1) & (1'd1 == and_ln73_13_reg_2147));
end

always @ (*) begin
    ap_predicate_op730_store_state44 = ((xor_ln73_20_reg_2151 == 1'd1) & (1'd1 == and_ln73_12_reg_2143));
end

always @ (*) begin
    ap_predicate_op732_store_state44 = ((1'd0 == and_ln73_14_reg_2155) & (xor_ln73_23_reg_2163 == 1'd1) & (1'd1 == and_ln73_15_reg_2159));
end

always @ (*) begin
    ap_predicate_op734_store_state44 = ((xor_ln73_23_reg_2163 == 1'd1) & (1'd1 == and_ln73_14_reg_2155));
end

assign ap_ready = ap_ready_sig;

assign col_sum_1_address0 = col_sum_1_addr_reg_1985;

assign col_sum_1_address1 = col_sum_1_address1_local;

assign col_sum_1_ce0 = col_sum_1_ce0_local;

assign col_sum_1_ce1 = col_sum_1_ce1_local;

assign col_sum_1_d0 = col_sum_1_d0_local;

assign col_sum_1_d1 = add_ln73_2_fu_1109_p2;

assign col_sum_1_we0 = col_sum_1_we0_local;

assign col_sum_1_we1 = col_sum_1_we1_local;

assign col_sum_2_address0 = col_sum_2_addr_reg_1991;

assign col_sum_2_address1 = col_sum_2_address1_local;

assign col_sum_2_ce0 = col_sum_2_ce0_local;

assign col_sum_2_ce1 = col_sum_2_ce1_local;

assign col_sum_2_d0 = col_sum_2_d0_local;

assign col_sum_2_d1 = add_ln73_4_fu_1219_p2;

assign col_sum_2_we0 = col_sum_2_we0_local;

assign col_sum_2_we1 = col_sum_2_we1_local;

assign col_sum_3_address0 = col_sum_3_addr_reg_1997;

assign col_sum_3_address1 = col_sum_3_address1_local;

assign col_sum_3_ce0 = col_sum_3_ce0_local;

assign col_sum_3_ce1 = col_sum_3_ce1_local;

assign col_sum_3_d0 = col_sum_3_d0_local;

assign col_sum_3_d1 = add_ln73_6_fu_1329_p2;

assign col_sum_3_we0 = col_sum_3_we0_local;

assign col_sum_3_we1 = col_sum_3_we1_local;

assign col_sum_4_address0 = col_sum_4_address0_local;

assign col_sum_4_address1 = zext_ln62_1_fu_937_p1;

assign col_sum_4_ce0 = col_sum_4_ce0_local;

assign col_sum_4_ce1 = col_sum_4_ce1_local;

assign col_sum_4_d0 = col_sum_4_d0_local;

assign col_sum_4_we0 = col_sum_4_we0_local;

assign col_sum_5_address0 = col_sum_5_address0_local;

assign col_sum_5_address1 = zext_ln62_1_fu_937_p1;

assign col_sum_5_ce0 = col_sum_5_ce0_local;

assign col_sum_5_ce1 = col_sum_5_ce1_local;

assign col_sum_5_d0 = col_sum_5_d0_local;

assign col_sum_5_we0 = col_sum_5_we0_local;

assign col_sum_6_address0 = col_sum_6_address0_local;

assign col_sum_6_address1 = zext_ln62_1_fu_937_p1;

assign col_sum_6_ce0 = col_sum_6_ce0_local;

assign col_sum_6_ce1 = col_sum_6_ce1_local;

assign col_sum_6_d0 = col_sum_6_d0_local;

assign col_sum_6_we0 = col_sum_6_we0_local;

assign col_sum_7_address0 = col_sum_7_address0_local;

assign col_sum_7_address1 = zext_ln62_1_fu_937_p1;

assign col_sum_7_ce0 = col_sum_7_ce0_local;

assign col_sum_7_ce1 = col_sum_7_ce1_local;

assign col_sum_7_d0 = col_sum_7_d0_local;

assign col_sum_7_we0 = col_sum_7_we0_local;

assign col_sum_address0 = col_sum_addr_reg_1979;

assign col_sum_address1 = col_sum_address1_local;

assign col_sum_ce0 = col_sum_ce0_local;

assign col_sum_ce1 = col_sum_ce1_local;

assign col_sum_d0 = col_sum_d0_local;

assign col_sum_d1 = add_ln73_fu_999_p2;

assign col_sum_we0 = col_sum_we0_local;

assign col_sum_we1 = col_sum_we1_local;

assign denom_row_address0 = zext_ln59_fu_593_p1;

assign denom_row_ce0 = denom_row_ce0_local;

assign du_1_fu_661_p3 = ((tmp_22_fu_653_p3[0:0] == 1'b1) ? 23'd0 : trunc_ln60_fu_649_p1);

assign grp_fu_701_p0 = {{select_ln69_fu_685_p3}, {14'd0}};

assign grp_fu_701_p1 = zext_ln62_fu_669_p1;

assign grp_fu_735_p0 = {{select_ln69_1_fu_719_p3}, {14'd0}};

assign grp_fu_735_p1 = zext_ln62_fu_669_p1;

assign grp_fu_769_p0 = {{select_ln69_2_fu_753_p3}, {14'd0}};

assign grp_fu_769_p1 = zext_ln62_fu_669_p1;

assign grp_fu_803_p0 = {{select_ln69_3_fu_787_p3}, {14'd0}};

assign grp_fu_803_p1 = zext_ln62_fu_669_p1;

assign grp_fu_896_p0 = {{select_ln69_4_reg_1939}, {14'd0}};

assign grp_fu_896_p1 = zext_ln62_reg_1907;

assign grp_fu_908_p0 = {{select_ln69_5_reg_1944}, {14'd0}};

assign grp_fu_908_p1 = zext_ln62_reg_1907;

assign grp_fu_920_p0 = {{select_ln69_6_reg_1949}, {14'd0}};

assign grp_fu_920_p1 = zext_ln62_reg_1907;

assign grp_fu_932_p0 = {{select_ln69_7_reg_1954}, {14'd0}};

assign grp_fu_932_p1 = zext_ln62_reg_1907;

assign icmp_ln59_fu_533_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 12'd2048) ? 1'b1 : 1'b0);

assign icmp_ln71_1_fu_1080_p2 = ((tmp_s_fu_1070_p4 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_2_fu_1190_p2 = ((tmp_33_fu_1180_p4 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_3_fu_1300_p2 = ((tmp_38_fu_1290_p4 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_4_fu_1410_p2 = ((tmp_43_fu_1400_p4 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_5_fu_1518_p2 = ((tmp_48_fu_1508_p4 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_6_fu_1626_p2 = ((tmp_53_fu_1616_p4 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_7_fu_1734_p2 = ((tmp_58_fu_1724_p4 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_970_p2 = ((tmp_7_fu_960_p4 != 13'd0) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_598_p4 = {{select_ln59_fu_569_p3[5:3]}};

assign or_ln71_1_fu_1086_p2 = (tmp_28_fu_1062_p3 | icmp_ln71_1_fu_1080_p2);

assign or_ln71_2_fu_1196_p2 = (tmp_32_fu_1172_p3 | icmp_ln71_2_fu_1190_p2);

assign or_ln71_3_fu_1306_p2 = (tmp_37_fu_1282_p3 | icmp_ln71_3_fu_1300_p2);

assign or_ln71_4_fu_1416_p2 = (tmp_42_fu_1392_p3 | icmp_ln71_4_fu_1410_p2);

assign or_ln71_5_fu_1524_p2 = (tmp_47_fu_1500_p3 | icmp_ln71_5_fu_1518_p2);

assign or_ln71_6_fu_1632_p2 = (tmp_52_fu_1608_p3 | icmp_ln71_6_fu_1626_p2);

assign or_ln71_7_fu_1740_p2 = (tmp_57_fu_1716_p3 | icmp_ln71_7_fu_1734_p2);

assign or_ln71_fu_976_p2 = (tmp_24_fu_952_p3 | icmp_ln71_fu_970_p2);

assign select_ln59_1_fu_581_p3 = ((tmp_fu_561_p3[0:0] == 1'b1) ? add_ln59_fu_555_p2 : ap_sig_allocacmp_i_load);

assign select_ln59_fu_569_p3 = ((tmp_fu_561_p3[0:0] == 1'b1) ? 6'd0 : trunc_ln59_fu_551_p1);

assign select_ln69_1_fu_719_p3 = ((tmp_27_fu_707_p3[0:0] == 1'b1) ? 23'd0 : trunc_ln71_2_fu_715_p1);

assign select_ln69_2_fu_753_p3 = ((tmp_31_fu_741_p3[0:0] == 1'b1) ? 23'd0 : trunc_ln71_4_fu_749_p1);

assign select_ln69_3_fu_787_p3 = ((tmp_36_fu_775_p3[0:0] == 1'b1) ? 23'd0 : trunc_ln71_6_fu_783_p1);

assign select_ln69_4_fu_821_p3 = ((tmp_41_fu_809_p3[0:0] == 1'b1) ? 23'd0 : trunc_ln71_8_fu_817_p1);

assign select_ln69_5_fu_841_p3 = ((tmp_46_fu_829_p3[0:0] == 1'b1) ? 23'd0 : trunc_ln71_10_fu_837_p1);

assign select_ln69_6_fu_861_p3 = ((tmp_51_fu_849_p3[0:0] == 1'b1) ? 23'd0 : trunc_ln71_12_fu_857_p1);

assign select_ln69_7_fu_881_p3 = ((tmp_56_fu_869_p3[0:0] == 1'b1) ? 23'd0 : trunc_ln71_14_fu_877_p1);

assign select_ln69_fu_685_p3 = ((tmp_23_fu_673_p3[0:0] == 1'b1) ? 23'd0 : trunc_ln71_fu_681_p1);

assign sext_ln73_1_fu_1101_p0 = col_sum_1_q1;

assign sext_ln73_1_fu_1101_p1 = sext_ln73_1_fu_1101_p0;

assign sext_ln73_2_fu_1211_p0 = col_sum_2_q1;

assign sext_ln73_2_fu_1211_p1 = sext_ln73_2_fu_1211_p0;

assign sext_ln73_3_fu_1321_p0 = col_sum_3_q1;

assign sext_ln73_3_fu_1321_p1 = sext_ln73_3_fu_1321_p0;

assign sext_ln73_4_fu_1431_p1 = col_sum_4_load_reg_2095;

assign sext_ln73_5_fu_1539_p1 = col_sum_5_load_reg_2101;

assign sext_ln73_6_fu_1647_p1 = col_sum_6_load_reg_2107;

assign sext_ln73_7_fu_1755_p1 = col_sum_7_load_reg_2113;

assign sext_ln73_fu_991_p0 = col_sum_q1;

assign sext_ln73_fu_991_p1 = sext_ln73_fu_991_p0;

assign t_10_fu_1496_p1 = grp_fu_908_p2[23:0];

assign t_11_fu_1530_p3 = ((or_ln71_5_fu_1524_p2[0:0] == 1'b1) ? 24'd8388607 : t_10_fu_1496_p1);

assign t_12_fu_1604_p1 = grp_fu_920_p2[23:0];

assign t_13_fu_1638_p3 = ((or_ln71_6_fu_1632_p2[0:0] == 1'b1) ? 24'd8388607 : t_12_fu_1604_p1);

assign t_14_fu_1712_p1 = grp_fu_932_p2[23:0];

assign t_15_fu_1746_p3 = ((or_ln71_7_fu_1740_p2[0:0] == 1'b1) ? 24'd8388607 : t_14_fu_1712_p1);

assign t_1_fu_982_p3 = ((or_ln71_fu_976_p2[0:0] == 1'b1) ? 24'd8388607 : t_fu_948_p1);

assign t_2_fu_1058_p1 = grp_fu_735_p2[23:0];

assign t_3_fu_1092_p3 = ((or_ln71_1_fu_1086_p2[0:0] == 1'b1) ? 24'd8388607 : t_2_fu_1058_p1);

assign t_4_fu_1168_p1 = grp_fu_769_p2[23:0];

assign t_5_fu_1202_p3 = ((or_ln71_2_fu_1196_p2[0:0] == 1'b1) ? 24'd8388607 : t_4_fu_1168_p1);

assign t_6_fu_1278_p1 = grp_fu_803_p2[23:0];

assign t_7_fu_1312_p3 = ((or_ln71_3_fu_1306_p2[0:0] == 1'b1) ? 24'd8388607 : t_6_fu_1278_p1);

assign t_8_fu_1388_p1 = grp_fu_896_p2[23:0];

assign t_9_fu_1422_p3 = ((or_ln71_4_fu_1416_p2[0:0] == 1'b1) ? 24'd8388607 : t_8_fu_1388_p1);

assign t_fu_948_p1 = grp_fu_701_p2[23:0];

assign tmp_22_fu_653_p3 = denom_row_q0[32'd23];

assign tmp_23_fu_673_p3 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0[32'd23];

assign tmp_24_fu_952_p3 = grp_fu_701_p2[32'd23];

assign tmp_25_fu_1012_p3 = add_ln73_1_fu_1006_p2[32'd24];

assign tmp_26_fu_1020_p3 = add_ln73_fu_999_p2[32'd23];

assign tmp_27_fu_707_p3 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0[32'd23];

assign tmp_28_fu_1062_p3 = grp_fu_735_p2[32'd23];

assign tmp_29_fu_1122_p3 = add_ln73_3_fu_1116_p2[32'd24];

assign tmp_30_fu_1130_p3 = add_ln73_2_fu_1109_p2[32'd23];

assign tmp_31_fu_741_p3 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0[32'd23];

assign tmp_32_fu_1172_p3 = grp_fu_769_p2[32'd23];

assign tmp_33_fu_1180_p4 = {{grp_fu_769_p2[36:24]}};

assign tmp_34_fu_1232_p3 = add_ln73_5_fu_1226_p2[32'd24];

assign tmp_35_fu_1240_p3 = add_ln73_4_fu_1219_p2[32'd23];

assign tmp_36_fu_775_p3 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0[32'd23];

assign tmp_37_fu_1282_p3 = grp_fu_803_p2[32'd23];

assign tmp_38_fu_1290_p4 = {{grp_fu_803_p2[36:24]}};

assign tmp_39_fu_1342_p3 = add_ln73_7_fu_1336_p2[32'd24];

assign tmp_40_fu_1350_p3 = add_ln73_6_fu_1329_p2[32'd23];

assign tmp_41_fu_809_p3 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0[32'd23];

assign tmp_42_fu_1392_p3 = grp_fu_896_p2[32'd23];

assign tmp_43_fu_1400_p4 = {{grp_fu_896_p2[36:24]}};

assign tmp_44_fu_1450_p3 = add_ln73_9_fu_1444_p2[32'd24];

assign tmp_45_fu_1458_p3 = add_ln73_8_fu_1438_p2[32'd23];

assign tmp_46_fu_829_p3 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0[32'd23];

assign tmp_47_fu_1500_p3 = grp_fu_908_p2[32'd23];

assign tmp_48_fu_1508_p4 = {{grp_fu_908_p2[36:24]}};

assign tmp_49_fu_1558_p3 = add_ln73_11_fu_1552_p2[32'd24];

assign tmp_4_fu_608_p3 = {{trunc_ln59_1_fu_589_p1}, {lshr_ln2_fu_598_p4}};

assign tmp_50_fu_1566_p3 = add_ln73_10_fu_1546_p2[32'd23];

assign tmp_51_fu_849_p3 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0[32'd23];

assign tmp_52_fu_1608_p3 = grp_fu_920_p2[32'd23];

assign tmp_53_fu_1616_p4 = {{grp_fu_920_p2[36:24]}};

assign tmp_54_fu_1666_p3 = add_ln73_13_fu_1660_p2[32'd24];

assign tmp_55_fu_1674_p3 = add_ln73_12_fu_1654_p2[32'd23];

assign tmp_56_fu_869_p3 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0[32'd23];

assign tmp_57_fu_1716_p3 = grp_fu_932_p2[32'd23];

assign tmp_58_fu_1724_p4 = {{grp_fu_932_p2[36:24]}};

assign tmp_59_fu_1774_p3 = add_ln73_15_fu_1768_p2[32'd24];

assign tmp_60_fu_1782_p3 = add_ln73_14_fu_1762_p2[32'd23];

assign tmp_7_fu_960_p4 = {{grp_fu_701_p2[36:24]}};

assign tmp_fu_561_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_s_fu_1070_p4 = {{grp_fu_735_p2[36:24]}};

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 = zext_ln69_fu_616_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 = zext_ln69_fu_616_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 = zext_ln69_fu_616_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 = zext_ln69_fu_616_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 = zext_ln69_fu_616_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 = zext_ln69_fu_616_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 = zext_ln69_fu_616_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 = zext_ln69_fu_616_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = zext_ln69_reg_1855_pp0_iter20_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0 = t_3_fu_1092_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_2042;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0 = t_15_fu_1746_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_2037;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0 = t_13_fu_1638_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_reg_2032;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0 = t_11_fu_1530_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_reg_2027;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0 = t_9_fu_1422_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 = zext_ln69_reg_1855_pp0_iter20_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0 = t_7_fu_1312_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 = zext_ln69_reg_1855_pp0_iter20_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0 = t_1_fu_982_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = zext_ln69_reg_1855_pp0_iter20_reg;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0 = t_5_fu_1202_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0_local;

assign trunc_ln59_1_fu_589_p1 = select_ln59_1_fu_581_p3[7:0];

assign trunc_ln59_fu_551_p1 = ap_sig_allocacmp_j_load[5:0];

assign trunc_ln60_fu_649_p1 = denom_row_q0[22:0];

assign trunc_ln71_10_fu_837_p1 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_q0[22:0];

assign trunc_ln71_12_fu_857_p1 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_q0[22:0];

assign trunc_ln71_14_fu_877_p1 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_q0[22:0];

assign trunc_ln71_2_fu_715_p1 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_q0[22:0];

assign trunc_ln71_4_fu_749_p1 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_q0[22:0];

assign trunc_ln71_6_fu_783_p1 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_q0[22:0];

assign trunc_ln71_8_fu_817_p1 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_q0[22:0];

assign trunc_ln71_fu_681_p1 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_q0[22:0];

assign xor_ln73_10_fu_1370_p2 = (tmp_40_fu_1350_p3 ^ 1'd1);

assign xor_ln73_11_fu_1382_p2 = (tmp_40_fu_1350_p3 ^ tmp_39_fu_1342_p3);

assign xor_ln73_12_fu_1466_p2 = (tmp_44_fu_1450_p3 ^ 1'd1);

assign xor_ln73_13_fu_1478_p2 = (tmp_45_fu_1458_p3 ^ 1'd1);

assign xor_ln73_14_fu_1490_p2 = (tmp_45_fu_1458_p3 ^ tmp_44_fu_1450_p3);

assign xor_ln73_15_fu_1574_p2 = (tmp_49_fu_1558_p3 ^ 1'd1);

assign xor_ln73_16_fu_1586_p2 = (tmp_50_fu_1566_p3 ^ 1'd1);

assign xor_ln73_17_fu_1598_p2 = (tmp_50_fu_1566_p3 ^ tmp_49_fu_1558_p3);

assign xor_ln73_18_fu_1682_p2 = (tmp_54_fu_1666_p3 ^ 1'd1);

assign xor_ln73_19_fu_1694_p2 = (tmp_55_fu_1674_p3 ^ 1'd1);

assign xor_ln73_1_fu_1040_p2 = (tmp_26_fu_1020_p3 ^ 1'd1);

assign xor_ln73_20_fu_1706_p2 = (tmp_55_fu_1674_p3 ^ tmp_54_fu_1666_p3);

assign xor_ln73_21_fu_1790_p2 = (tmp_59_fu_1774_p3 ^ 1'd1);

assign xor_ln73_22_fu_1802_p2 = (tmp_60_fu_1782_p3 ^ 1'd1);

assign xor_ln73_23_fu_1814_p2 = (tmp_60_fu_1782_p3 ^ tmp_59_fu_1774_p3);

assign xor_ln73_2_fu_1052_p2 = (tmp_26_fu_1020_p3 ^ tmp_25_fu_1012_p3);

assign xor_ln73_3_fu_1138_p2 = (tmp_29_fu_1122_p3 ^ 1'd1);

assign xor_ln73_4_fu_1150_p2 = (tmp_30_fu_1130_p3 ^ 1'd1);

assign xor_ln73_5_fu_1162_p2 = (tmp_30_fu_1130_p3 ^ tmp_29_fu_1122_p3);

assign xor_ln73_6_fu_1248_p2 = (tmp_34_fu_1232_p3 ^ 1'd1);

assign xor_ln73_7_fu_1260_p2 = (tmp_35_fu_1240_p3 ^ 1'd1);

assign xor_ln73_8_fu_1272_p2 = (tmp_35_fu_1240_p3 ^ tmp_34_fu_1232_p3);

assign xor_ln73_9_fu_1358_p2 = (tmp_39_fu_1342_p3 ^ 1'd1);

assign xor_ln73_fu_1028_p2 = (tmp_25_fu_1012_p3 ^ 1'd1);

assign zext_ln59_1_fu_577_p1 = select_ln59_fu_569_p3;

assign zext_ln59_fu_593_p1 = select_ln59_1_fu_581_p3;

assign zext_ln62_1_fu_937_p1 = lshr_ln2_reg_1850_pp0_iter19_reg;

assign zext_ln62_fu_669_p1 = du_1_fu_661_p3;

assign zext_ln69_fu_616_p1 = tmp_4_fu_608_p3;

assign zext_ln73_1_fu_1105_p1 = t_3_fu_1092_p3;

assign zext_ln73_2_fu_1215_p1 = t_5_fu_1202_p3;

assign zext_ln73_3_fu_1325_p1 = t_7_fu_1312_p3;

assign zext_ln73_4_fu_1434_p1 = t_9_fu_1422_p3;

assign zext_ln73_5_fu_1542_p1 = t_11_fu_1530_p3;

assign zext_ln73_6_fu_1650_p1 = t_13_fu_1638_p3;

assign zext_ln73_7_fu_1758_p1 = t_15_fu_1746_p3;

assign zext_ln73_fu_995_p1 = t_1_fu_982_p3;

always @ (posedge ap_clk) begin
    zext_ln69_reg_1855[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter1_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter2_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter3_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter4_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter5_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter6_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter7_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter8_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter9_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter10_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter11_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter12_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter13_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter14_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter15_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter16_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter17_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter18_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter19_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln69_reg_1855_pp0_iter20_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln62_reg_1907[36:23] <= 14'b00000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5
