// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module FrontBus_boom(
  input          auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_valid,
  input  [3:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_id,
  input  [31:0]  auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_addr,
  input  [7:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_len,
  input  [2:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_size,
  input  [1:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_burst,
  input          auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_lock,
  input  [3:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_cache,
  input  [2:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_prot,
  input  [3:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_qos,
  input          auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_valid,
  input  [127:0] auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_data,
  input  [15:0]  auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_strb,
  input          auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_last,
                 auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_ready,
                 auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_valid,
  input  [3:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_id,
  input  [31:0]  auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_addr,
  input  [7:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_len,
  input  [2:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_size,
  input  [1:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_burst,
  input          auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_lock,
  input  [3:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_cache,
  input  [2:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_prot,
  input  [3:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_qos,
  input          auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_ready,
                 auto_subsystem_fbus_clock_groups_in_member_subsystem_fbus_0_clock,
                 auto_subsystem_fbus_clock_groups_in_member_subsystem_fbus_0_reset,
                 auto_bus_xing_out_a_ready,
                 auto_bus_xing_out_d_valid,
  input  [2:0]   auto_bus_xing_out_d_bits_opcode,
  input  [1:0]   auto_bus_xing_out_d_bits_param,
  input  [3:0]   auto_bus_xing_out_d_bits_size,
  input  [4:0]   auto_bus_xing_out_d_bits_source,
  input  [2:0]   auto_bus_xing_out_d_bits_sink,
  input          auto_bus_xing_out_d_bits_denied,
  input  [63:0]  auto_bus_xing_out_d_bits_data,
  input          auto_bus_xing_out_d_bits_corrupt,
  output         auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_ready,
                 auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_ready,
                 auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_valid,
  output [3:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_bits_id,
  output [1:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_bits_resp,
  output         auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_ready,
                 auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_valid,
  output [3:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_id,
  output [127:0] auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_data,
  output [1:0]   auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_resp,
  output         auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_last,
                 auto_fixedClockNode_out_clock,
                 auto_bus_xing_out_a_valid,
  output [2:0]   auto_bus_xing_out_a_bits_opcode,
                 auto_bus_xing_out_a_bits_param,
  output [3:0]   auto_bus_xing_out_a_bits_size,
  output [4:0]   auto_bus_xing_out_a_bits_source,
  output [31:0]  auto_bus_xing_out_a_bits_address,
  output         auto_bus_xing_out_a_bits_user_amba_prot_bufferable,
                 auto_bus_xing_out_a_bits_user_amba_prot_modifiable,
                 auto_bus_xing_out_a_bits_user_amba_prot_readalloc,
                 auto_bus_xing_out_a_bits_user_amba_prot_writealloc,
                 auto_bus_xing_out_a_bits_user_amba_prot_privileged,
                 auto_bus_xing_out_a_bits_user_amba_prot_secure,
                 auto_bus_xing_out_a_bits_user_amba_prot_fetch,
  output [7:0]   auto_bus_xing_out_a_bits_mask,
  output [63:0]  auto_bus_xing_out_a_bits_data,
  output         auto_bus_xing_out_a_bits_corrupt,
                 auto_bus_xing_out_d_ready
);

  wire        _in_async_io_enq_ready;	// @[PeripheryTLSerial.scala:149:28]
  wire        _in_async_io_deq_valid;	// @[PeripheryTLSerial.scala:149:28]
  wire [31:0] _in_async_io_deq_bits;	// @[PeripheryTLSerial.scala:149:28]
  wire        _out_async_io_enq_ready;	// @[PeripheryTLSerial.scala:142:29]
  wire        _out_async_io_deq_valid;	// @[PeripheryTLSerial.scala:142:29]
  wire [31:0] _out_async_io_deq_bits;	// @[PeripheryTLSerial.scala:142:29]
  wire        _outer_reset_catcher_io_sync_reset;	// @[ResetCatchAndSync.scala:39:28]
  wire        _coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_a_ready;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_valid;	// @[LazyModule.scala:489:27]
  wire [2:0]  _coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_opcode;	// @[LazyModule.scala:489:27]
  wire [1:0]  _coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_param;	// @[LazyModule.scala:489:27]
  wire [3:0]  _coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_size;	// @[LazyModule.scala:489:27]
  wire [3:0]  _coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_source;	// @[LazyModule.scala:489:27]
  wire [2:0]  _coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_sink;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_denied;	// @[LazyModule.scala:489:27]
  wire [63:0] _coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_data;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_corrupt;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_valid;	// @[LazyModule.scala:489:27]
  wire [2:0]  _coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_opcode;	// @[LazyModule.scala:489:27]
  wire [2:0]  _coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_param;	// @[LazyModule.scala:489:27]
  wire [3:0]  _coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_size;	// @[LazyModule.scala:489:27]
  wire [3:0]  _coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_source;	// @[LazyModule.scala:489:27]
  wire [31:0] _coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_address;	// @[LazyModule.scala:489:27]
  wire [7:0]  _coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_mask;	// @[LazyModule.scala:489:27]
  wire [63:0] _coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_data;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_corrupt;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_serial_tl_ctrl_auto_tl_out_d_ready;	// @[LazyModule.scala:489:27]
  wire        _serdesser_auto_client_out_a_valid;	// @[PeripheryTLSerial.scala:104:40]
  wire [2:0]  _serdesser_auto_client_out_a_bits_opcode;	// @[PeripheryTLSerial.scala:104:40]
  wire [2:0]  _serdesser_auto_client_out_a_bits_param;	// @[PeripheryTLSerial.scala:104:40]
  wire [3:0]  _serdesser_auto_client_out_a_bits_size;	// @[PeripheryTLSerial.scala:104:40]
  wire [3:0]  _serdesser_auto_client_out_a_bits_source;	// @[PeripheryTLSerial.scala:104:40]
  wire [31:0] _serdesser_auto_client_out_a_bits_address;	// @[PeripheryTLSerial.scala:104:40]
  wire [7:0]  _serdesser_auto_client_out_a_bits_mask;	// @[PeripheryTLSerial.scala:104:40]
  wire [63:0] _serdesser_auto_client_out_a_bits_data;	// @[PeripheryTLSerial.scala:104:40]
  wire        _serdesser_auto_client_out_a_bits_corrupt;	// @[PeripheryTLSerial.scala:104:40]
  wire        _serdesser_auto_client_out_d_ready;	// @[PeripheryTLSerial.scala:104:40]
  wire        _serdesser_io_ser_in_ready;	// @[PeripheryTLSerial.scala:104:40]
  wire        _serdesser_io_ser_out_valid;	// @[PeripheryTLSerial.scala:104:40]
  wire [31:0] _serdesser_io_ser_out_bits;	// @[PeripheryTLSerial.scala:104:40]
  wire        _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_valid;	// @[LazyModule.scala:489:27]
  wire [2:0]  _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_opcode;	// @[LazyModule.scala:489:27]
  wire [2:0]  _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_param;	// @[LazyModule.scala:489:27]
  wire [3:0]  _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_size;	// @[LazyModule.scala:489:27]
  wire [3:0]  _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_source;	// @[LazyModule.scala:489:27]
  wire [31:0] _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_address;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_bufferable;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_modifiable;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_readalloc;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_writealloc;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_privileged;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_secure;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_fetch;	// @[LazyModule.scala:489:27]
  wire [7:0]  _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_mask;	// @[LazyModule.scala:489:27]
  wire [63:0] _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_data;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_corrupt;	// @[LazyModule.scala:489:27]
  wire        _coupler_from_port_named_slave_port_axi4_auto_tl_out_d_ready;	// @[LazyModule.scala:489:27]
  wire        _buffer_auto_in_a_ready;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_in_d_valid;	// @[Buffer.scala:69:28]
  wire [2:0]  _buffer_auto_in_d_bits_opcode;	// @[Buffer.scala:69:28]
  wire [1:0]  _buffer_auto_in_d_bits_param;	// @[Buffer.scala:69:28]
  wire [3:0]  _buffer_auto_in_d_bits_size;	// @[Buffer.scala:69:28]
  wire [4:0]  _buffer_auto_in_d_bits_source;	// @[Buffer.scala:69:28]
  wire [2:0]  _buffer_auto_in_d_bits_sink;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_in_d_bits_denied;	// @[Buffer.scala:69:28]
  wire [63:0] _buffer_auto_in_d_bits_data;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_in_d_bits_corrupt;	// @[Buffer.scala:69:28]
  wire        _subsystem_fbus_xbar_auto_in_1_a_ready;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_in_1_d_valid;	// @[BusWrapper.scala:221:32]
  wire [2:0]  _subsystem_fbus_xbar_auto_in_1_d_bits_opcode;	// @[BusWrapper.scala:221:32]
  wire [1:0]  _subsystem_fbus_xbar_auto_in_1_d_bits_param;	// @[BusWrapper.scala:221:32]
  wire [3:0]  _subsystem_fbus_xbar_auto_in_1_d_bits_size;	// @[BusWrapper.scala:221:32]
  wire [3:0]  _subsystem_fbus_xbar_auto_in_1_d_bits_source;	// @[BusWrapper.scala:221:32]
  wire [2:0]  _subsystem_fbus_xbar_auto_in_1_d_bits_sink;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_in_1_d_bits_denied;	// @[BusWrapper.scala:221:32]
  wire [63:0] _subsystem_fbus_xbar_auto_in_1_d_bits_data;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_in_1_d_bits_corrupt;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_in_0_a_ready;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_in_0_d_valid;	// @[BusWrapper.scala:221:32]
  wire [2:0]  _subsystem_fbus_xbar_auto_in_0_d_bits_opcode;	// @[BusWrapper.scala:221:32]
  wire [1:0]  _subsystem_fbus_xbar_auto_in_0_d_bits_param;	// @[BusWrapper.scala:221:32]
  wire [3:0]  _subsystem_fbus_xbar_auto_in_0_d_bits_size;	// @[BusWrapper.scala:221:32]
  wire [3:0]  _subsystem_fbus_xbar_auto_in_0_d_bits_source;	// @[BusWrapper.scala:221:32]
  wire [2:0]  _subsystem_fbus_xbar_auto_in_0_d_bits_sink;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_in_0_d_bits_denied;	// @[BusWrapper.scala:221:32]
  wire [63:0] _subsystem_fbus_xbar_auto_in_0_d_bits_data;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_in_0_d_bits_corrupt;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_out_a_valid;	// @[BusWrapper.scala:221:32]
  wire [2:0]  _subsystem_fbus_xbar_auto_out_a_bits_opcode;	// @[BusWrapper.scala:221:32]
  wire [2:0]  _subsystem_fbus_xbar_auto_out_a_bits_param;	// @[BusWrapper.scala:221:32]
  wire [3:0]  _subsystem_fbus_xbar_auto_out_a_bits_size;	// @[BusWrapper.scala:221:32]
  wire [4:0]  _subsystem_fbus_xbar_auto_out_a_bits_source;	// @[BusWrapper.scala:221:32]
  wire [31:0] _subsystem_fbus_xbar_auto_out_a_bits_address;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_bufferable;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_modifiable;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_readalloc;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_writealloc;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_privileged;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_secure;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_fetch;	// @[BusWrapper.scala:221:32]
  wire [7:0]  _subsystem_fbus_xbar_auto_out_a_bits_mask;	// @[BusWrapper.scala:221:32]
  wire [63:0] _subsystem_fbus_xbar_auto_out_a_bits_data;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_out_a_bits_corrupt;	// @[BusWrapper.scala:221:32]
  wire        _subsystem_fbus_xbar_auto_out_d_ready;	// @[BusWrapper.scala:221:32]
  wire        _fixedClockNode_auto_out_1_reset;	// @[ClockGroup.scala:110:107]
  wire        _fixedClockNode_auto_out_0_clock;	// @[ClockGroup.scala:110:107]
  wire        _fixedClockNode_auto_out_0_reset;	// @[ClockGroup.scala:110:107]
  reg  [1:0]  out_async_io_enq_c_value;	// @[Counter.scala:61:40]
  reg         out_async_io_enq_r;	// @[Reg.scala:35:20]
  always @(posedge _fixedClockNode_auto_out_0_clock) begin	// @[ClockGroup.scala:110:107]
    if (_fixedClockNode_auto_out_0_reset) begin	// @[ClockGroup.scala:110:107]
      out_async_io_enq_c_value <= 2'h0;	// @[Counter.scala:61:40]
      out_async_io_enq_r <= 1'h0;	// @[Reg.scala:35:20]
    end
    else begin	// @[ClockGroup.scala:110:107]
      out_async_io_enq_c_value <= out_async_io_enq_c_value + 2'h1;	// @[Counter.scala:61:40, :77:24]
      out_async_io_enq_r <= (&out_async_io_enq_c_value) | out_async_io_enq_r;	// @[Counter.scala:61:40, :73:24, Reg.scala:35:20, :36:{18,22}]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        out_async_io_enq_c_value = _RANDOM_0[1:0];	// @[Counter.scala:61:40]
        out_async_io_enq_r = _RANDOM_0[2];	// @[Counter.scala:61:40, Reg.scala:35:20]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  FixedClockBroadcast_1_boom fixedClockNode (	// @[ClockGroup.scala:110:107]
    .auto_in_clock    (auto_subsystem_fbus_clock_groups_in_member_subsystem_fbus_0_clock),
    .auto_in_reset    (auto_subsystem_fbus_clock_groups_in_member_subsystem_fbus_0_reset),
    .auto_out_1_clock (auto_fixedClockNode_out_clock),
    .auto_out_1_reset (_fixedClockNode_auto_out_1_reset),
    .auto_out_0_clock (_fixedClockNode_auto_out_0_clock),
    .auto_out_0_reset (_fixedClockNode_auto_out_0_reset)
  );
  TLXbar_3_boom subsystem_fbus_xbar (	// @[BusWrapper.scala:221:32]
    .clock                                      (_fixedClockNode_auto_out_0_clock),	// @[ClockGroup.scala:110:107]
    .reset                                      (_fixedClockNode_auto_out_0_reset),	// @[ClockGroup.scala:110:107]
    .auto_in_1_a_valid                          (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_valid),	// @[LazyModule.scala:489:27]
    .auto_in_1_a_bits_opcode                    (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_opcode),	// @[LazyModule.scala:489:27]
    .auto_in_1_a_bits_param                     (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_param),	// @[LazyModule.scala:489:27]
    .auto_in_1_a_bits_size                      (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_size),	// @[LazyModule.scala:489:27]
    .auto_in_1_a_bits_source                    (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_source),	// @[LazyModule.scala:489:27]
    .auto_in_1_a_bits_address                   (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_address),	// @[LazyModule.scala:489:27]
    .auto_in_1_a_bits_mask                      (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_mask),	// @[LazyModule.scala:489:27]
    .auto_in_1_a_bits_data                      (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_data),	// @[LazyModule.scala:489:27]
    .auto_in_1_a_bits_corrupt                   (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_corrupt),	// @[LazyModule.scala:489:27]
    .auto_in_1_d_ready                          (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_d_ready),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_valid                          (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_valid),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_opcode                    (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_opcode),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_param                     (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_param),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_size                      (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_size),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_source                    (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_source),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_address                   (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_address),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_user_amba_prot_bufferable (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_bufferable),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_user_amba_prot_modifiable (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_modifiable),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_user_amba_prot_readalloc  (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_readalloc),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_user_amba_prot_writealloc (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_writealloc),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_user_amba_prot_privileged (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_privileged),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_user_amba_prot_secure     (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_secure),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_user_amba_prot_fetch      (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_fetch),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_mask                      (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_mask),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_data                      (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_data),	// @[LazyModule.scala:489:27]
    .auto_in_0_a_bits_corrupt                   (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_corrupt),	// @[LazyModule.scala:489:27]
    .auto_in_0_d_ready                          (_coupler_from_port_named_slave_port_axi4_auto_tl_out_d_ready),	// @[LazyModule.scala:489:27]
    .auto_out_a_ready                           (_buffer_auto_in_a_ready),	// @[Buffer.scala:69:28]
    .auto_out_d_valid                           (_buffer_auto_in_d_valid),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_opcode                     (_buffer_auto_in_d_bits_opcode),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_param                      (_buffer_auto_in_d_bits_param),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_size                       (_buffer_auto_in_d_bits_size),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_source                     (_buffer_auto_in_d_bits_source),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_sink                       (_buffer_auto_in_d_bits_sink),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_denied                     (_buffer_auto_in_d_bits_denied),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_data                       (_buffer_auto_in_d_bits_data),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_corrupt                    (_buffer_auto_in_d_bits_corrupt),	// @[Buffer.scala:69:28]
    .auto_in_1_a_ready                          (_subsystem_fbus_xbar_auto_in_1_a_ready),
    .auto_in_1_d_valid                          (_subsystem_fbus_xbar_auto_in_1_d_valid),
    .auto_in_1_d_bits_opcode                    (_subsystem_fbus_xbar_auto_in_1_d_bits_opcode),
    .auto_in_1_d_bits_param                     (_subsystem_fbus_xbar_auto_in_1_d_bits_param),
    .auto_in_1_d_bits_size                      (_subsystem_fbus_xbar_auto_in_1_d_bits_size),
    .auto_in_1_d_bits_source                    (_subsystem_fbus_xbar_auto_in_1_d_bits_source),
    .auto_in_1_d_bits_sink                      (_subsystem_fbus_xbar_auto_in_1_d_bits_sink),
    .auto_in_1_d_bits_denied                    (_subsystem_fbus_xbar_auto_in_1_d_bits_denied),
    .auto_in_1_d_bits_data                      (_subsystem_fbus_xbar_auto_in_1_d_bits_data),
    .auto_in_1_d_bits_corrupt                   (_subsystem_fbus_xbar_auto_in_1_d_bits_corrupt),
    .auto_in_0_a_ready                          (_subsystem_fbus_xbar_auto_in_0_a_ready),
    .auto_in_0_d_valid                          (_subsystem_fbus_xbar_auto_in_0_d_valid),
    .auto_in_0_d_bits_opcode                    (_subsystem_fbus_xbar_auto_in_0_d_bits_opcode),
    .auto_in_0_d_bits_param                     (_subsystem_fbus_xbar_auto_in_0_d_bits_param),
    .auto_in_0_d_bits_size                      (_subsystem_fbus_xbar_auto_in_0_d_bits_size),
    .auto_in_0_d_bits_source                    (_subsystem_fbus_xbar_auto_in_0_d_bits_source),
    .auto_in_0_d_bits_sink                      (_subsystem_fbus_xbar_auto_in_0_d_bits_sink),
    .auto_in_0_d_bits_denied                    (_subsystem_fbus_xbar_auto_in_0_d_bits_denied),
    .auto_in_0_d_bits_data                      (_subsystem_fbus_xbar_auto_in_0_d_bits_data),
    .auto_in_0_d_bits_corrupt                   (_subsystem_fbus_xbar_auto_in_0_d_bits_corrupt),
    .auto_out_a_valid                           (_subsystem_fbus_xbar_auto_out_a_valid),
    .auto_out_a_bits_opcode                     (_subsystem_fbus_xbar_auto_out_a_bits_opcode),
    .auto_out_a_bits_param                      (_subsystem_fbus_xbar_auto_out_a_bits_param),
    .auto_out_a_bits_size                       (_subsystem_fbus_xbar_auto_out_a_bits_size),
    .auto_out_a_bits_source                     (_subsystem_fbus_xbar_auto_out_a_bits_source),
    .auto_out_a_bits_address                    (_subsystem_fbus_xbar_auto_out_a_bits_address),
    .auto_out_a_bits_user_amba_prot_bufferable  (_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_bufferable),
    .auto_out_a_bits_user_amba_prot_modifiable  (_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_modifiable),
    .auto_out_a_bits_user_amba_prot_readalloc   (_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_readalloc),
    .auto_out_a_bits_user_amba_prot_writealloc  (_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_writealloc),
    .auto_out_a_bits_user_amba_prot_privileged  (_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_privileged),
    .auto_out_a_bits_user_amba_prot_secure      (_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_secure),
    .auto_out_a_bits_user_amba_prot_fetch       (_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_fetch),
    .auto_out_a_bits_mask                       (_subsystem_fbus_xbar_auto_out_a_bits_mask),
    .auto_out_a_bits_data                       (_subsystem_fbus_xbar_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt                    (_subsystem_fbus_xbar_auto_out_a_bits_corrupt),
    .auto_out_d_ready                           (_subsystem_fbus_xbar_auto_out_d_ready)
  );
  TLBuffer_2_boom buffer (	// @[Buffer.scala:69:28]
    .clock                                     (_fixedClockNode_auto_out_0_clock),	// @[ClockGroup.scala:110:107]
    .reset                                     (_fixedClockNode_auto_out_0_reset),	// @[ClockGroup.scala:110:107]
    .auto_in_a_valid                           (_subsystem_fbus_xbar_auto_out_a_valid),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_opcode                     (_subsystem_fbus_xbar_auto_out_a_bits_opcode),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_param                      (_subsystem_fbus_xbar_auto_out_a_bits_param),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_size                       (_subsystem_fbus_xbar_auto_out_a_bits_size),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_source                     (_subsystem_fbus_xbar_auto_out_a_bits_source),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_address                    (_subsystem_fbus_xbar_auto_out_a_bits_address),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_user_amba_prot_bufferable  (_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_bufferable),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_user_amba_prot_modifiable  (_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_modifiable),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_user_amba_prot_readalloc   (_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_readalloc),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_user_amba_prot_writealloc  (_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_writealloc),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_user_amba_prot_privileged  (_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_privileged),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_user_amba_prot_secure      (_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_secure),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_user_amba_prot_fetch       (_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_fetch),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_mask                       (_subsystem_fbus_xbar_auto_out_a_bits_mask),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_data                       (_subsystem_fbus_xbar_auto_out_a_bits_data),	// @[BusWrapper.scala:221:32]
    .auto_in_a_bits_corrupt                    (_subsystem_fbus_xbar_auto_out_a_bits_corrupt),	// @[BusWrapper.scala:221:32]
    .auto_in_d_ready                           (_subsystem_fbus_xbar_auto_out_d_ready),	// @[BusWrapper.scala:221:32]
    .auto_out_a_ready                          (auto_bus_xing_out_a_ready),
    .auto_out_d_valid                          (auto_bus_xing_out_d_valid),
    .auto_out_d_bits_opcode                    (auto_bus_xing_out_d_bits_opcode),
    .auto_out_d_bits_param                     (auto_bus_xing_out_d_bits_param),
    .auto_out_d_bits_size                      (auto_bus_xing_out_d_bits_size),
    .auto_out_d_bits_source                    (auto_bus_xing_out_d_bits_source),
    .auto_out_d_bits_sink                      (auto_bus_xing_out_d_bits_sink),
    .auto_out_d_bits_denied                    (auto_bus_xing_out_d_bits_denied),
    .auto_out_d_bits_data                      (auto_bus_xing_out_d_bits_data),
    .auto_out_d_bits_corrupt                   (auto_bus_xing_out_d_bits_corrupt),
    .auto_in_a_ready                           (_buffer_auto_in_a_ready),
    .auto_in_d_valid                           (_buffer_auto_in_d_valid),
    .auto_in_d_bits_opcode                     (_buffer_auto_in_d_bits_opcode),
    .auto_in_d_bits_param                      (_buffer_auto_in_d_bits_param),
    .auto_in_d_bits_size                       (_buffer_auto_in_d_bits_size),
    .auto_in_d_bits_source                     (_buffer_auto_in_d_bits_source),
    .auto_in_d_bits_sink                       (_buffer_auto_in_d_bits_sink),
    .auto_in_d_bits_denied                     (_buffer_auto_in_d_bits_denied),
    .auto_in_d_bits_data                       (_buffer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt                    (_buffer_auto_in_d_bits_corrupt),
    .auto_out_a_valid                          (auto_bus_xing_out_a_valid),
    .auto_out_a_bits_opcode                    (auto_bus_xing_out_a_bits_opcode),
    .auto_out_a_bits_param                     (auto_bus_xing_out_a_bits_param),
    .auto_out_a_bits_size                      (auto_bus_xing_out_a_bits_size),
    .auto_out_a_bits_source                    (auto_bus_xing_out_a_bits_source),
    .auto_out_a_bits_address                   (auto_bus_xing_out_a_bits_address),
    .auto_out_a_bits_user_amba_prot_bufferable (auto_bus_xing_out_a_bits_user_amba_prot_bufferable),
    .auto_out_a_bits_user_amba_prot_modifiable (auto_bus_xing_out_a_bits_user_amba_prot_modifiable),
    .auto_out_a_bits_user_amba_prot_readalloc  (auto_bus_xing_out_a_bits_user_amba_prot_readalloc),
    .auto_out_a_bits_user_amba_prot_writealloc (auto_bus_xing_out_a_bits_user_amba_prot_writealloc),
    .auto_out_a_bits_user_amba_prot_privileged (auto_bus_xing_out_a_bits_user_amba_prot_privileged),
    .auto_out_a_bits_user_amba_prot_secure     (auto_bus_xing_out_a_bits_user_amba_prot_secure),
    .auto_out_a_bits_user_amba_prot_fetch      (auto_bus_xing_out_a_bits_user_amba_prot_fetch),
    .auto_out_a_bits_mask                      (auto_bus_xing_out_a_bits_mask),
    .auto_out_a_bits_data                      (auto_bus_xing_out_a_bits_data),
    .auto_out_a_bits_corrupt                   (auto_bus_xing_out_a_bits_corrupt),
    .auto_out_d_ready                          (auto_bus_xing_out_d_ready)
  );
  TLInterconnectCoupler_7_boom coupler_from_port_named_slave_port_axi4 (	// @[LazyModule.scala:489:27]
    .clock                                        (_fixedClockNode_auto_out_0_clock),	// @[ClockGroup.scala:110:107]
    .reset                                        (_fixedClockNode_auto_out_0_reset),	// @[ClockGroup.scala:110:107]
    .auto_axi4index_in_aw_valid                   (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_valid),
    .auto_axi4index_in_aw_bits_id                 (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_id),
    .auto_axi4index_in_aw_bits_addr               (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_addr),
    .auto_axi4index_in_aw_bits_len                (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_len),
    .auto_axi4index_in_aw_bits_size               (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_size),
    .auto_axi4index_in_aw_bits_burst              (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_burst),
    .auto_axi4index_in_aw_bits_lock               (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_lock),
    .auto_axi4index_in_aw_bits_cache              (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_cache),
    .auto_axi4index_in_aw_bits_prot               (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_prot),
    .auto_axi4index_in_aw_bits_qos                (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_qos),
    .auto_axi4index_in_w_valid                    (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_valid),
    .auto_axi4index_in_w_bits_data                (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_data),
    .auto_axi4index_in_w_bits_strb                (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_strb),
    .auto_axi4index_in_w_bits_last                (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_last),
    .auto_axi4index_in_b_ready                    (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_ready),
    .auto_axi4index_in_ar_valid                   (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_valid),
    .auto_axi4index_in_ar_bits_id                 (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_id),
    .auto_axi4index_in_ar_bits_addr               (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_addr),
    .auto_axi4index_in_ar_bits_len                (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_len),
    .auto_axi4index_in_ar_bits_size               (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_size),
    .auto_axi4index_in_ar_bits_burst              (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_burst),
    .auto_axi4index_in_ar_bits_lock               (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_lock),
    .auto_axi4index_in_ar_bits_cache              (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_cache),
    .auto_axi4index_in_ar_bits_prot               (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_prot),
    .auto_axi4index_in_ar_bits_qos                (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_qos),
    .auto_axi4index_in_r_ready                    (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_ready),
    .auto_tl_out_a_ready                          (_subsystem_fbus_xbar_auto_in_0_a_ready),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_valid                          (_subsystem_fbus_xbar_auto_in_0_d_valid),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_opcode                    (_subsystem_fbus_xbar_auto_in_0_d_bits_opcode),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_param                     (_subsystem_fbus_xbar_auto_in_0_d_bits_param),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_size                      (_subsystem_fbus_xbar_auto_in_0_d_bits_size),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_source                    (_subsystem_fbus_xbar_auto_in_0_d_bits_source),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_sink                      (_subsystem_fbus_xbar_auto_in_0_d_bits_sink),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_denied                    (_subsystem_fbus_xbar_auto_in_0_d_bits_denied),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_data                      (_subsystem_fbus_xbar_auto_in_0_d_bits_data),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_corrupt                   (_subsystem_fbus_xbar_auto_in_0_d_bits_corrupt),	// @[BusWrapper.scala:221:32]
    .auto_axi4index_in_aw_ready                   (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_ready),
    .auto_axi4index_in_w_ready                    (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_ready),
    .auto_axi4index_in_b_valid                    (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_valid),
    .auto_axi4index_in_b_bits_id                  (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_bits_id),
    .auto_axi4index_in_b_bits_resp                (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_bits_resp),
    .auto_axi4index_in_ar_ready                   (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_ready),
    .auto_axi4index_in_r_valid                    (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_valid),
    .auto_axi4index_in_r_bits_id                  (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_id),
    .auto_axi4index_in_r_bits_data                (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_data),
    .auto_axi4index_in_r_bits_resp                (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_resp),
    .auto_axi4index_in_r_bits_last                (auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_last),
    .auto_tl_out_a_valid                          (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_valid),
    .auto_tl_out_a_bits_opcode                    (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_opcode),
    .auto_tl_out_a_bits_param                     (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_param),
    .auto_tl_out_a_bits_size                      (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_size),
    .auto_tl_out_a_bits_source                    (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_source),
    .auto_tl_out_a_bits_address                   (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_address),
    .auto_tl_out_a_bits_user_amba_prot_bufferable (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_bufferable),
    .auto_tl_out_a_bits_user_amba_prot_modifiable (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_modifiable),
    .auto_tl_out_a_bits_user_amba_prot_readalloc  (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_readalloc),
    .auto_tl_out_a_bits_user_amba_prot_writealloc (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_writealloc),
    .auto_tl_out_a_bits_user_amba_prot_privileged (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_privileged),
    .auto_tl_out_a_bits_user_amba_prot_secure     (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_secure),
    .auto_tl_out_a_bits_user_amba_prot_fetch      (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_user_amba_prot_fetch),
    .auto_tl_out_a_bits_mask                      (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_mask),
    .auto_tl_out_a_bits_data                      (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_data),
    .auto_tl_out_a_bits_corrupt                   (_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_corrupt),
    .auto_tl_out_d_ready                          (_coupler_from_port_named_slave_port_axi4_auto_tl_out_d_ready)
  );
  TLSerdesser_boom serdesser (	// @[PeripheryTLSerial.scala:104:40]
    .clock                          (_fixedClockNode_auto_out_0_clock),	// @[ClockGroup.scala:110:107]
    .reset                          (_fixedClockNode_auto_out_0_reset),	// @[ClockGroup.scala:110:107]
    .auto_client_out_a_ready        (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_a_ready),	// @[LazyModule.scala:489:27]
    .auto_client_out_d_valid        (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_valid),	// @[LazyModule.scala:489:27]
    .auto_client_out_d_bits_opcode  (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_opcode),	// @[LazyModule.scala:489:27]
    .auto_client_out_d_bits_param   (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_param),	// @[LazyModule.scala:489:27]
    .auto_client_out_d_bits_size    (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_size),	// @[LazyModule.scala:489:27]
    .auto_client_out_d_bits_source  (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_source),	// @[LazyModule.scala:489:27]
    .auto_client_out_d_bits_sink    (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_sink),	// @[LazyModule.scala:489:27]
    .auto_client_out_d_bits_denied  (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_denied),	// @[LazyModule.scala:489:27]
    .auto_client_out_d_bits_data    (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_data),	// @[LazyModule.scala:489:27]
    .auto_client_out_d_bits_corrupt (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_corrupt),	// @[LazyModule.scala:489:27]
    .io_ser_in_valid                (_in_async_io_deq_valid),	// @[PeripheryTLSerial.scala:149:28]
    .io_ser_in_bits                 (_in_async_io_deq_bits),	// @[PeripheryTLSerial.scala:149:28]
    .io_ser_out_ready               (out_async_io_enq_r & _out_async_io_enq_ready),	// @[Blockable.scala:35:18, :37:30, :39:20, PeripheryTLSerial.scala:142:29, Reg.scala:35:20]
    .auto_client_out_a_valid        (_serdesser_auto_client_out_a_valid),
    .auto_client_out_a_bits_opcode  (_serdesser_auto_client_out_a_bits_opcode),
    .auto_client_out_a_bits_param   (_serdesser_auto_client_out_a_bits_param),
    .auto_client_out_a_bits_size    (_serdesser_auto_client_out_a_bits_size),
    .auto_client_out_a_bits_source  (_serdesser_auto_client_out_a_bits_source),
    .auto_client_out_a_bits_address (_serdesser_auto_client_out_a_bits_address),
    .auto_client_out_a_bits_mask    (_serdesser_auto_client_out_a_bits_mask),
    .auto_client_out_a_bits_data    (_serdesser_auto_client_out_a_bits_data),
    .auto_client_out_a_bits_corrupt (_serdesser_auto_client_out_a_bits_corrupt),
    .auto_client_out_d_ready        (_serdesser_auto_client_out_d_ready),
    .io_ser_in_ready                (_serdesser_io_ser_in_ready),
    .io_ser_out_valid               (_serdesser_io_ser_out_valid),
    .io_ser_out_bits                (_serdesser_io_ser_out_bits)
  );
  TLInterconnectCoupler_8_boom coupler_from_port_named_serial_tl_ctrl (	// @[LazyModule.scala:489:27]
    .clock                         (_fixedClockNode_auto_out_0_clock),	// @[ClockGroup.scala:110:107]
    .reset                         (_fixedClockNode_auto_out_0_reset),	// @[ClockGroup.scala:110:107]
    .auto_buffer_in_a_valid        (_serdesser_auto_client_out_a_valid),	// @[PeripheryTLSerial.scala:104:40]
    .auto_buffer_in_a_bits_opcode  (_serdesser_auto_client_out_a_bits_opcode),	// @[PeripheryTLSerial.scala:104:40]
    .auto_buffer_in_a_bits_param   (_serdesser_auto_client_out_a_bits_param),	// @[PeripheryTLSerial.scala:104:40]
    .auto_buffer_in_a_bits_size    (_serdesser_auto_client_out_a_bits_size),	// @[PeripheryTLSerial.scala:104:40]
    .auto_buffer_in_a_bits_source  (_serdesser_auto_client_out_a_bits_source),	// @[PeripheryTLSerial.scala:104:40]
    .auto_buffer_in_a_bits_address (_serdesser_auto_client_out_a_bits_address),	// @[PeripheryTLSerial.scala:104:40]
    .auto_buffer_in_a_bits_mask    (_serdesser_auto_client_out_a_bits_mask),	// @[PeripheryTLSerial.scala:104:40]
    .auto_buffer_in_a_bits_data    (_serdesser_auto_client_out_a_bits_data),	// @[PeripheryTLSerial.scala:104:40]
    .auto_buffer_in_a_bits_corrupt (_serdesser_auto_client_out_a_bits_corrupt),	// @[PeripheryTLSerial.scala:104:40]
    .auto_buffer_in_d_ready        (_serdesser_auto_client_out_d_ready),	// @[PeripheryTLSerial.scala:104:40]
    .auto_tl_out_a_ready           (_subsystem_fbus_xbar_auto_in_1_a_ready),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_valid           (_subsystem_fbus_xbar_auto_in_1_d_valid),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_opcode     (_subsystem_fbus_xbar_auto_in_1_d_bits_opcode),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_param      (_subsystem_fbus_xbar_auto_in_1_d_bits_param),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_size       (_subsystem_fbus_xbar_auto_in_1_d_bits_size),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_source     (_subsystem_fbus_xbar_auto_in_1_d_bits_source),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_sink       (_subsystem_fbus_xbar_auto_in_1_d_bits_sink),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_denied     (_subsystem_fbus_xbar_auto_in_1_d_bits_denied),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_data       (_subsystem_fbus_xbar_auto_in_1_d_bits_data),	// @[BusWrapper.scala:221:32]
    .auto_tl_out_d_bits_corrupt    (_subsystem_fbus_xbar_auto_in_1_d_bits_corrupt),	// @[BusWrapper.scala:221:32]
    .auto_buffer_in_a_ready        (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_a_ready),
    .auto_buffer_in_d_valid        (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_valid),
    .auto_buffer_in_d_bits_opcode  (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_opcode),
    .auto_buffer_in_d_bits_param   (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_param),
    .auto_buffer_in_d_bits_size    (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_size),
    .auto_buffer_in_d_bits_source  (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_source),
    .auto_buffer_in_d_bits_sink    (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_sink),
    .auto_buffer_in_d_bits_denied  (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_denied),
    .auto_buffer_in_d_bits_data    (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_data),
    .auto_buffer_in_d_bits_corrupt (_coupler_from_port_named_serial_tl_ctrl_auto_buffer_in_d_bits_corrupt),
    .auto_tl_out_a_valid           (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_valid),
    .auto_tl_out_a_bits_opcode     (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_opcode),
    .auto_tl_out_a_bits_param      (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_param),
    .auto_tl_out_a_bits_size       (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_size),
    .auto_tl_out_a_bits_source     (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_source),
    .auto_tl_out_a_bits_address    (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_address),
    .auto_tl_out_a_bits_mask       (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_mask),
    .auto_tl_out_a_bits_data       (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_data),
    .auto_tl_out_a_bits_corrupt    (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_a_bits_corrupt),
    .auto_tl_out_d_ready           (_coupler_from_port_named_serial_tl_ctrl_auto_tl_out_d_ready)
  );
  ResetCatchAndSync_d3_boom outer_reset_catcher (	// @[ResetCatchAndSync.scala:39:28]
    .clock         (1'h0),
    .reset         (_fixedClockNode_auto_out_0_reset),	// @[ClockGroup.scala:110:107]
    .io_sync_reset (_outer_reset_catcher_io_sync_reset)
  );
  AsyncQueue_boom out_async (	// @[PeripheryTLSerial.scala:142:29]
    .io_enq_clock (_fixedClockNode_auto_out_0_clock),	// @[ClockGroup.scala:110:107]
    .io_enq_reset (_fixedClockNode_auto_out_0_reset),	// @[ClockGroup.scala:110:107]
    .io_enq_valid (out_async_io_enq_r & _serdesser_io_ser_out_valid),	// @[Blockable.scala:34:18, :37:30, :38:20, PeripheryTLSerial.scala:104:40, Reg.scala:35:20]
    .io_enq_bits  (_serdesser_io_ser_out_bits),	// @[PeripheryTLSerial.scala:104:40]
    .io_deq_clock (1'h0),
    .io_deq_reset (_outer_reset_catcher_io_sync_reset),	// @[ResetCatchAndSync.scala:39:28]
    .io_deq_ready (1'h0),
    .io_enq_ready (_out_async_io_enq_ready),
    .io_deq_valid (_out_async_io_deq_valid),
    .io_deq_bits  (_out_async_io_deq_bits)
  );
  AsyncQueue_boom in_async (	// @[PeripheryTLSerial.scala:149:28]
    .io_enq_clock (1'h0),
    .io_enq_reset (_outer_reset_catcher_io_sync_reset),	// @[ResetCatchAndSync.scala:39:28]
    .io_enq_valid (1'h0),
    .io_enq_bits  (32'h0),
    .io_deq_clock (_fixedClockNode_auto_out_0_clock),	// @[ClockGroup.scala:110:107]
    .io_deq_reset (_fixedClockNode_auto_out_0_reset),	// @[ClockGroup.scala:110:107]
    .io_deq_ready (_serdesser_io_ser_in_ready),	// @[PeripheryTLSerial.scala:104:40]
    .io_enq_ready (_in_async_io_enq_ready),
    .io_deq_valid (_in_async_io_deq_valid),
    .io_deq_bits  (_in_async_io_deq_bits)
  );
endmodule

