\hypertarget{struct_c_m_t___mem_map}{}\section{C\+M\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_c_m_t___mem_map}\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_t___mem_map_a5efaf7b63ca9b1c492c633304e306dfa}{C\+G\+H1}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_t___mem_map_a3251aaf1799b7c991993412230df664b}{C\+G\+L1}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_t___mem_map_ae61900f68e5537b44f02af4f79a902e4}{C\+G\+H2}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_t___mem_map_ae37d0c89ef9e59676774e958d5e96153}{C\+G\+L2}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_t___mem_map_a67d3243d0c24b20b493fd919433dd84c}{O\+C}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_t___mem_map_ad1905c6966e1ac635348ce19d5c44ae9}{M\+S\+C}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_t___mem_map_a6771f22304d3dc09e2c1df31985a1f2a}{C\+M\+D1}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_t___mem_map_a40660a71cbcc2c0a2b0690bf2f8017d3}{C\+M\+D2}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_t___mem_map_a7918a8c8dfb707fc6ac973f26495d20d}{C\+M\+D3}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_t___mem_map_a0e59339adacb7b8a3b1867bb5bf23d0d}{C\+M\+D4}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_t___mem_map_a3a70b1ee9e4f0c56e0b2f48e059e1590}{P\+P\+S}
\item 
uint8\+\_\+t \hyperlink{struct_c_m_t___mem_map_a3fec559e64d6d6210cbecbbb8368adda}{D\+M\+A}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+M\+T -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_c_m_t___mem_map_a5efaf7b63ca9b1c492c633304e306dfa}{}\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+G\+H1@{C\+G\+H1}}
\index{C\+G\+H1@{C\+G\+H1}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+G\+H1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+G\+H1}\label{struct_c_m_t___mem_map_a5efaf7b63ca9b1c492c633304e306dfa}
C\+M\+T Carrier Generator High Data Register 1, offset\+: 0x0 \hypertarget{struct_c_m_t___mem_map_ae61900f68e5537b44f02af4f79a902e4}{}\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+G\+H2@{C\+G\+H2}}
\index{C\+G\+H2@{C\+G\+H2}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+G\+H2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+G\+H2}\label{struct_c_m_t___mem_map_ae61900f68e5537b44f02af4f79a902e4}
C\+M\+T Carrier Generator High Data Register 2, offset\+: 0x2 \hypertarget{struct_c_m_t___mem_map_a3251aaf1799b7c991993412230df664b}{}\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+G\+L1@{C\+G\+L1}}
\index{C\+G\+L1@{C\+G\+L1}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+G\+L1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+G\+L1}\label{struct_c_m_t___mem_map_a3251aaf1799b7c991993412230df664b}
C\+M\+T Carrier Generator Low Data Register 1, offset\+: 0x1 \hypertarget{struct_c_m_t___mem_map_ae37d0c89ef9e59676774e958d5e96153}{}\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+G\+L2@{C\+G\+L2}}
\index{C\+G\+L2@{C\+G\+L2}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+G\+L2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+G\+L2}\label{struct_c_m_t___mem_map_ae37d0c89ef9e59676774e958d5e96153}
C\+M\+T Carrier Generator Low Data Register 2, offset\+: 0x3 \hypertarget{struct_c_m_t___mem_map_a6771f22304d3dc09e2c1df31985a1f2a}{}\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+M\+D1@{C\+M\+D1}}
\index{C\+M\+D1@{C\+M\+D1}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+M\+D1}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+M\+D1}\label{struct_c_m_t___mem_map_a6771f22304d3dc09e2c1df31985a1f2a}
C\+M\+T Modulator Data Register Mark High, offset\+: 0x6 \hypertarget{struct_c_m_t___mem_map_a40660a71cbcc2c0a2b0690bf2f8017d3}{}\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+M\+D2@{C\+M\+D2}}
\index{C\+M\+D2@{C\+M\+D2}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+M\+D2}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+M\+D2}\label{struct_c_m_t___mem_map_a40660a71cbcc2c0a2b0690bf2f8017d3}
C\+M\+T Modulator Data Register Mark Low, offset\+: 0x7 \hypertarget{struct_c_m_t___mem_map_a7918a8c8dfb707fc6ac973f26495d20d}{}\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+M\+D3@{C\+M\+D3}}
\index{C\+M\+D3@{C\+M\+D3}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+M\+D3}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+M\+D3}\label{struct_c_m_t___mem_map_a7918a8c8dfb707fc6ac973f26495d20d}
C\+M\+T Modulator Data Register Space High, offset\+: 0x8 \hypertarget{struct_c_m_t___mem_map_a0e59339adacb7b8a3b1867bb5bf23d0d}{}\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!C\+M\+D4@{C\+M\+D4}}
\index{C\+M\+D4@{C\+M\+D4}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+M\+D4}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+T\+\_\+\+Mem\+Map\+::\+C\+M\+D4}\label{struct_c_m_t___mem_map_a0e59339adacb7b8a3b1867bb5bf23d0d}
C\+M\+T Modulator Data Register Space Low, offset\+: 0x9 \hypertarget{struct_c_m_t___mem_map_a3fec559e64d6d6210cbecbbb8368adda}{}\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!D\+M\+A@{D\+M\+A}}
\index{D\+M\+A@{D\+M\+A}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{D\+M\+A}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+T\+\_\+\+Mem\+Map\+::\+D\+M\+A}\label{struct_c_m_t___mem_map_a3fec559e64d6d6210cbecbbb8368adda}
C\+M\+T Direct Memory Access, offset\+: 0x\+B \hypertarget{struct_c_m_t___mem_map_ad1905c6966e1ac635348ce19d5c44ae9}{}\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!M\+S\+C@{M\+S\+C}}
\index{M\+S\+C@{M\+S\+C}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{M\+S\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+T\+\_\+\+Mem\+Map\+::\+M\+S\+C}\label{struct_c_m_t___mem_map_ad1905c6966e1ac635348ce19d5c44ae9}
C\+M\+T Modulator Status and Control Register, offset\+: 0x5 \hypertarget{struct_c_m_t___mem_map_a67d3243d0c24b20b493fd919433dd84c}{}\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!O\+C@{O\+C}}
\index{O\+C@{O\+C}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{O\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+T\+\_\+\+Mem\+Map\+::\+O\+C}\label{struct_c_m_t___mem_map_a67d3243d0c24b20b493fd919433dd84c}
C\+M\+T Output Control Register, offset\+: 0x4 \hypertarget{struct_c_m_t___mem_map_a3a70b1ee9e4f0c56e0b2f48e059e1590}{}\index{C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}!P\+P\+S@{P\+P\+S}}
\index{P\+P\+S@{P\+P\+S}!C\+M\+T\+\_\+\+Mem\+Map@{C\+M\+T\+\_\+\+Mem\+Map}}
\subsubsection[{P\+P\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+M\+T\+\_\+\+Mem\+Map\+::\+P\+P\+S}\label{struct_c_m_t___mem_map_a3a70b1ee9e4f0c56e0b2f48e059e1590}
C\+M\+T Primary Prescaler Register, offset\+: 0x\+A 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
