Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Feb 20 12:26:36 2026
| Host         : LAPTOP-PO39E6RB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_MODULE_timing_summary_routed.rpt -pb TOP_MODULE_timing_summary_routed.pb -rpx TOP_MODULE_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_MODULE
| Device       : 7s50-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.663        0.000                      0                 3378        0.160        0.000                      0                 3378        4.500        0.000                       0                  1175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100             0.663        0.000                      0                 3378        0.160        0.000                      0                 3378        4.500        0.000                       0                  1175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_100                     
(none)                      clk_100       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 1.954ns (20.918%)  route 7.387ns (79.082%))
  Logic Levels:           10  (LUT4=1 LUT6=9)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.636     5.170    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  DUT/DUT_04/pipe_dut_in_reg[0][2]/Q
                         net (fo=27, routed)          0.869     6.556    DUT/DUT_04/pipe_dut_in_reg_n_0_[0][2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.680 r  DUT/DUT_04/pipe_dut_out[4]_i_5/O
                         net (fo=8, routed)           1.008     7.689    DUT/DUT_04/MULT/CC[0]_2
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  DUT/DUT_04/pipe_dut_out[4]_i_2/O
                         net (fo=5, routed)           0.888     8.700    DUT/DUT_04/MULT/PP[1]_2
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.824 r  DUT/DUT_04/pipe_dut_out[6]_i_5/O
                         net (fo=4, routed)           0.850     9.674    DUT/DUT_04/MULT/CC[2]_2
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  DUT/DUT_04/pipe_dut_out[9]_i_28/O
                         net (fo=5, routed)           0.705    10.503    DUT/DUT_04/MULT/CC[2]_4
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.627 r  DUT/DUT_04/pipe_dut_out[15]_i_40/O
                         net (fo=5, routed)           0.453    11.080    DUT/DUT_04/MULT/CC[2]_6
    SLICE_X4Y7           LUT4 (Prop_lut4_I3_O)        0.118    11.198 r  DUT/DUT_04/pipe_dut_out[15]_i_31/O
                         net (fo=3, routed)           0.591    11.789    DUT/DUT_04/MULT/PP[2]_7
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.326    12.115 r  DUT/DUT_04/pipe_dut_out[15]_i_24/O
                         net (fo=4, routed)           0.770    12.885    DUT/DUT_04/MULT/genblk3[5].genblk1[6].PP_row21/Q0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124    13.009 f  DUT/DUT_04/pipe_dut_out[15]_i_10/O
                         net (fo=2, routed)           0.654    13.662    DUT/DUT_04/MULT/PP[5]_5
    SLICE_X7Y10          LUT6 (Prop_lut6_I2_O)        0.124    13.786 f  DUT/DUT_04/pipe_dut_out[15]_i_2/O
                         net (fo=2, routed)           0.600    14.387    DUT/DUT_04/MULT/CC[6]_5
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124    14.511 r  DUT/DUT_04/pipe_dut_out[15]_i_1/O
                         net (fo=1, routed)           0.000    14.511    DUT/DUT_04/pipe_dut_out[15]_i_1_n_0
    SLICE_X6Y9           FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.515    14.870    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[15]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X6Y9           FDRE (Setup_fdre_C_D)        0.081    15.174    DUT/DUT_04/pipe_dut_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 1.758ns (19.145%)  route 7.425ns (80.855%))
  Logic Levels:           10  (LUT4=1 LUT6=9)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.636     5.170    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  DUT/DUT_04/pipe_dut_in_reg[0][2]/Q
                         net (fo=27, routed)          0.869     6.556    DUT/DUT_04/pipe_dut_in_reg_n_0_[0][2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.680 r  DUT/DUT_04/pipe_dut_out[4]_i_5/O
                         net (fo=8, routed)           1.008     7.689    DUT/DUT_04/MULT/CC[0]_2
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  DUT/DUT_04/pipe_dut_out[4]_i_2/O
                         net (fo=5, routed)           0.888     8.700    DUT/DUT_04/MULT/PP[1]_2
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.824 r  DUT/DUT_04/pipe_dut_out[6]_i_5/O
                         net (fo=4, routed)           0.850     9.674    DUT/DUT_04/MULT/CC[2]_2
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  DUT/DUT_04/pipe_dut_out[9]_i_28/O
                         net (fo=5, routed)           0.705    10.503    DUT/DUT_04/MULT/CC[2]_4
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.627 r  DUT/DUT_04/pipe_dut_out[15]_i_40/O
                         net (fo=5, routed)           0.670    11.297    DUT/DUT_04/MULT/CC[2]_6
    SLICE_X5Y7           LUT4 (Prop_lut4_I0_O)        0.124    11.421 r  DUT/DUT_04/pipe_dut_out[15]_i_32/O
                         net (fo=2, routed)           0.583    12.005    DUT/DUT_04/MULT/CC[2]_7
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.124    12.129 r  DUT/DUT_04/pipe_dut_out[15]_i_18/O
                         net (fo=3, routed)           0.593    12.722    DUT/DUT_04/MULT/CC[3]_7
    SLICE_X6Y8           LUT6 (Prop_lut6_I0_O)        0.124    12.846 r  DUT/DUT_04/pipe_dut_out[15]_i_16/O
                         net (fo=2, routed)           0.602    13.447    DUT/DUT_04/MULT/PP[4]_7
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124    13.571 r  DUT/DUT_04/pipe_dut_out[13]_i_3/O
                         net (fo=2, routed)           0.657    14.228    DUT/DUT_04/MULT/PP[5]_6
    SLICE_X7Y9           LUT6 (Prop_lut6_I2_O)        0.124    14.352 r  DUT/DUT_04/pipe_dut_out[13]_i_1/O
                         net (fo=1, routed)           0.000    14.352    DUT/DUT_04/pipe_dut_out[13]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.515    14.870    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[13]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.031    15.124    DUT/DUT_04/pipe_dut_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -14.352    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 1.954ns (21.485%)  route 7.141ns (78.515%))
  Logic Levels:           10  (LUT4=1 LUT6=9)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.636     5.170    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  DUT/DUT_04/pipe_dut_in_reg[0][2]/Q
                         net (fo=27, routed)          0.869     6.556    DUT/DUT_04/pipe_dut_in_reg_n_0_[0][2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.680 r  DUT/DUT_04/pipe_dut_out[4]_i_5/O
                         net (fo=8, routed)           1.008     7.689    DUT/DUT_04/MULT/CC[0]_2
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  DUT/DUT_04/pipe_dut_out[4]_i_2/O
                         net (fo=5, routed)           0.888     8.700    DUT/DUT_04/MULT/PP[1]_2
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.824 r  DUT/DUT_04/pipe_dut_out[6]_i_5/O
                         net (fo=4, routed)           0.850     9.674    DUT/DUT_04/MULT/CC[2]_2
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  DUT/DUT_04/pipe_dut_out[9]_i_28/O
                         net (fo=5, routed)           0.705    10.503    DUT/DUT_04/MULT/CC[2]_4
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.627 r  DUT/DUT_04/pipe_dut_out[15]_i_40/O
                         net (fo=5, routed)           0.453    11.080    DUT/DUT_04/MULT/CC[2]_6
    SLICE_X4Y7           LUT4 (Prop_lut4_I3_O)        0.118    11.198 r  DUT/DUT_04/pipe_dut_out[15]_i_31/O
                         net (fo=3, routed)           0.591    11.789    DUT/DUT_04/MULT/PP[2]_7
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.326    12.115 r  DUT/DUT_04/pipe_dut_out[15]_i_24/O
                         net (fo=4, routed)           0.770    12.885    DUT/DUT_04/MULT/genblk3[5].genblk1[6].PP_row21/Q0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124    13.009 r  DUT/DUT_04/pipe_dut_out[15]_i_10/O
                         net (fo=2, routed)           0.654    13.662    DUT/DUT_04/MULT/PP[5]_5
    SLICE_X7Y10          LUT6 (Prop_lut6_I2_O)        0.124    13.786 r  DUT/DUT_04/pipe_dut_out[15]_i_2/O
                         net (fo=2, routed)           0.354    14.140    DUT/DUT_04/MULT/CC[6]_5
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124    14.264 r  DUT/DUT_04/pipe_dut_out[14]_i_1/O
                         net (fo=1, routed)           0.000    14.264    DUT/DUT_04/pipe_dut_out[14]_i_1_n_0
    SLICE_X7Y9           FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.515    14.870    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[14]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)        0.029    15.122    DUT/DUT_04/pipe_dut_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        9.082ns  (logic 1.987ns (21.878%)  route 7.095ns (78.122%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.636     5.170    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  DUT/DUT_04/pipe_dut_in_reg[0][2]/Q
                         net (fo=27, routed)          0.869     6.556    DUT/DUT_04/pipe_dut_in_reg_n_0_[0][2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.680 r  DUT/DUT_04/pipe_dut_out[4]_i_5/O
                         net (fo=8, routed)           1.008     7.689    DUT/DUT_04/MULT/CC[0]_2
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  DUT/DUT_04/pipe_dut_out[4]_i_2/O
                         net (fo=5, routed)           0.888     8.700    DUT/DUT_04/MULT/PP[1]_2
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.824 r  DUT/DUT_04/pipe_dut_out[6]_i_5/O
                         net (fo=4, routed)           0.597     9.421    DUT/DUT_04/MULT/CC[2]_2
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.124     9.545 r  DUT/DUT_04/pipe_dut_out[6]_i_3/O
                         net (fo=2, routed)           0.608    10.154    DUT/DUT_04/MULT/genblk3[4].genblk1[2].PP_row21/Q0
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.278 r  DUT/DUT_04/pipe_dut_out[6]_i_2/O
                         net (fo=2, routed)           0.427    10.705    DUT/DUT_04/MULT/PP[4]_1
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.119    10.824 r  DUT/DUT_04/pipe_dut_out[8]_i_2/O
                         net (fo=3, routed)           0.818    11.642    DUT/DUT_04/MULT/CC[5]_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.332    11.974 r  DUT/DUT_04/pipe_dut_out[9]_i_4/O
                         net (fo=3, routed)           0.673    12.647    DUT/DUT_04/MULT/CC[6]_1
    SLICE_X7Y11          LUT5 (Prop_lut5_I0_O)        0.124    12.771 r  DUT/DUT_04/pipe_dut_out[11]_i_4/O
                         net (fo=3, routed)           0.602    13.373    DUT/DUT_04/MULT/CC[6]_2
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  DUT/DUT_04/pipe_dut_out[13]_i_4/O
                         net (fo=2, routed)           0.605    14.102    DUT/DUT_04/MULT/CC[6]_4
    SLICE_X6Y9           LUT4 (Prop_lut4_I3_O)        0.150    14.252 r  DUT/DUT_04/pipe_dut_out[12]_i_1/O
                         net (fo=1, routed)           0.000    14.252    DUT/DUT_04/pipe_dut_out[12]_i_1_n_0
    SLICE_X6Y9           FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.515    14.870    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[12]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X6Y9           FDRE (Setup_fdre_C_D)        0.118    15.211    DUT/DUT_04/pipe_dut_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -14.252    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 1.948ns (21.768%)  route 7.001ns (78.232%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.636     5.170    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  DUT/DUT_04/pipe_dut_in_reg[0][2]/Q
                         net (fo=27, routed)          0.869     6.556    DUT/DUT_04/pipe_dut_in_reg_n_0_[0][2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.680 r  DUT/DUT_04/pipe_dut_out[4]_i_5/O
                         net (fo=8, routed)           1.008     7.689    DUT/DUT_04/MULT/CC[0]_2
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  DUT/DUT_04/pipe_dut_out[4]_i_2/O
                         net (fo=5, routed)           0.888     8.700    DUT/DUT_04/MULT/PP[1]_2
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.824 r  DUT/DUT_04/pipe_dut_out[6]_i_5/O
                         net (fo=4, routed)           0.850     9.674    DUT/DUT_04/MULT/CC[2]_2
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  DUT/DUT_04/pipe_dut_out[9]_i_28/O
                         net (fo=5, routed)           0.705    10.503    DUT/DUT_04/MULT/CC[2]_4
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.627 r  DUT/DUT_04/pipe_dut_out[15]_i_40/O
                         net (fo=5, routed)           0.453    11.080    DUT/DUT_04/MULT/CC[2]_6
    SLICE_X4Y7           LUT4 (Prop_lut4_I3_O)        0.118    11.198 r  DUT/DUT_04/pipe_dut_out[15]_i_31/O
                         net (fo=3, routed)           0.591    11.789    DUT/DUT_04/MULT/PP[2]_7
    SLICE_X5Y8           LUT6 (Prop_lut6_I4_O)        0.326    12.115 r  DUT/DUT_04/pipe_dut_out[15]_i_24/O
                         net (fo=4, routed)           0.646    12.760    DUT/DUT_04/MULT/genblk3[5].genblk1[6].PP_row21/Q0
    SLICE_X6Y10          LUT4 (Prop_lut4_I3_O)        0.124    12.884 r  DUT/DUT_04/pipe_dut_out[11]_i_5/O
                         net (fo=1, routed)           0.429    13.313    DUT/DUT_04/MULT/genblk3[6].genblk1[5].PP_row21/Q0
    SLICE_X6Y11          LUT4 (Prop_lut4_I3_O)        0.124    13.437 r  DUT/DUT_04/pipe_dut_out[11]_i_2/O
                         net (fo=1, routed)           0.564    14.001    DUT/DUT_04/MULT/genblk4[4].PP_row21/Q0
    SLICE_X4Y10          LUT5 (Prop_lut5_I0_O)        0.118    14.119 r  DUT/DUT_04/pipe_dut_out[11]_i_1/O
                         net (fo=1, routed)           0.000    14.119    DUT/DUT_04/pipe_dut_out[11]_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.515    14.870    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[11]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.075    15.168    DUT/DUT_04/pipe_dut_out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -14.119    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        8.318ns  (logic 1.739ns (20.906%)  route 6.579ns (79.094%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.636     5.170    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  DUT/DUT_04/pipe_dut_in_reg[0][2]/Q
                         net (fo=27, routed)          0.869     6.556    DUT/DUT_04/pipe_dut_in_reg_n_0_[0][2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.680 r  DUT/DUT_04/pipe_dut_out[4]_i_5/O
                         net (fo=8, routed)           1.008     7.689    DUT/DUT_04/MULT/CC[0]_2
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  DUT/DUT_04/pipe_dut_out[4]_i_2/O
                         net (fo=5, routed)           0.888     8.700    DUT/DUT_04/MULT/PP[1]_2
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.824 r  DUT/DUT_04/pipe_dut_out[6]_i_5/O
                         net (fo=4, routed)           0.597     9.421    DUT/DUT_04/MULT/CC[2]_2
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.124     9.545 r  DUT/DUT_04/pipe_dut_out[6]_i_3/O
                         net (fo=2, routed)           0.608    10.154    DUT/DUT_04/MULT/genblk3[4].genblk1[2].PP_row21/Q0
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.278 r  DUT/DUT_04/pipe_dut_out[6]_i_2/O
                         net (fo=2, routed)           0.427    10.705    DUT/DUT_04/MULT/PP[4]_1
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.119    10.824 r  DUT/DUT_04/pipe_dut_out[8]_i_2/O
                         net (fo=3, routed)           0.818    11.642    DUT/DUT_04/MULT/CC[5]_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.332    11.974 r  DUT/DUT_04/pipe_dut_out[9]_i_4/O
                         net (fo=3, routed)           0.732    12.706    DUT/DUT_04/MULT/CC[6]_1
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.150    12.856 r  DUT/DUT_04/pipe_dut_out[9]_i_1/O
                         net (fo=1, routed)           0.632    13.488    DUT/DUT_04/pipe_dut_out[9]_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.515    14.870    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[9]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)       -0.266    14.827    DUT/DUT_04/pipe_dut_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        8.460ns  (logic 1.634ns (19.314%)  route 6.826ns (80.686%))
  Logic Levels:           9  (LUT4=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.636     5.170    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.518     5.688 r  DUT/DUT_04/pipe_dut_in_reg[0][2]/Q
                         net (fo=27, routed)          0.869     6.556    DUT/DUT_04/pipe_dut_in_reg_n_0_[0][2]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.680 r  DUT/DUT_04/pipe_dut_out[4]_i_5/O
                         net (fo=8, routed)           1.008     7.689    DUT/DUT_04/MULT/CC[0]_2
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  DUT/DUT_04/pipe_dut_out[4]_i_2/O
                         net (fo=5, routed)           0.888     8.700    DUT/DUT_04/MULT/PP[1]_2
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     8.824 r  DUT/DUT_04/pipe_dut_out[6]_i_5/O
                         net (fo=4, routed)           0.850     9.674    DUT/DUT_04/MULT/CC[2]_2
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124     9.798 r  DUT/DUT_04/pipe_dut_out[9]_i_28/O
                         net (fo=5, routed)           0.705    10.503    DUT/DUT_04/MULT/CC[2]_4
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.124    10.627 r  DUT/DUT_04/pipe_dut_out[15]_i_40/O
                         net (fo=5, routed)           0.457    11.084    DUT/DUT_04/MULT/CC[2]_6
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.124    11.208 r  DUT/DUT_04/pipe_dut_out[11]_i_8/O
                         net (fo=3, routed)           0.594    11.802    DUT/DUT_04/MULT/PP[3]_6
    SLICE_X4Y8           LUT6 (Prop_lut6_I0_O)        0.124    11.926 r  DUT/DUT_04/pipe_dut_out[11]_i_6/O
                         net (fo=4, routed)           0.749    12.675    DUT/DUT_04/MULT/PP[4]_5
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124    12.799 r  DUT/DUT_04/pipe_dut_out[11]_i_3/O
                         net (fo=3, routed)           0.707    13.506    DUT/DUT_04/MULT/PP[5]_4
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124    13.630 r  DUT/DUT_04/pipe_dut_out[10]_i_1/O
                         net (fo=1, routed)           0.000    13.630    DUT/DUT_04/pipe_dut_out[10]_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.515    14.870    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[10]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.029    15.122    DUT/DUT_04/pipe_dut_out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -13.630    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 MIDDLEWARE/FIFO_DOUT_reg[17]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_03/DUT/bram_block_reg[37][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.775ns (23.011%)  route 5.939ns (76.989%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.630     5.164    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[17]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.620 r  MIDDLEWARE/FIFO_DOUT_reg[17]_rep/Q
                         net (fo=95, routed)          1.952     7.572    DUT/DUT_03/DUT/bram_block[59][11]_i_4_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.696 r  DUT/DUT_03/DUT/bram_block[59][11]_i_23/O
                         net (fo=1, routed)           0.000     7.696    DUT/DUT_03/DUT/bram_block[59][11]_i_23_n_0
    SLICE_X14Y29         MUXF7 (Prop_muxf7_I0_O)      0.241     7.937 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_21/O
                         net (fo=1, routed)           0.000     7.937    DUT/DUT_03/DUT/bram_block_reg[59][11]_i_21_n_0
    SLICE_X14Y29         MUXF8 (Prop_muxf8_I0_O)      0.098     8.035 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_9/O
                         net (fo=1, routed)           1.243     9.278    DUT/DUT_03/DUT/bram_block_reg[59][11]_i_9_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.319     9.597 r  DUT/DUT_03/DUT/bram_block[59][11]_i_4/O
                         net (fo=1, routed)           0.000     9.597    DUT/DUT_03/DUT/bram_block[59][11]_i_4_n_0
    SLICE_X10Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     9.811 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_2/O
                         net (fo=2, routed)           1.192    11.004    MIDDLEWARE/bram_block__0[11]
    SLICE_X6Y14          LUT3 (Prop_lut3_I0_O)        0.323    11.327 r  MIDDLEWARE/bram_block[59][11]_i_1/O
                         net (fo=60, routed)          1.551    12.877    DUT/DUT_03/DUT/bram_block_reg[59][11]_0
    SLICE_X15Y29         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[37][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.439    14.794    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[37][11]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X15Y29         FDRE (Setup_fdre_C_D)       -0.271    14.746    DUT/DUT_03/DUT/bram_block_reg[37][11]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 MIDDLEWARE/FIFO_DOUT_reg[17]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_03/DUT/bram_block_reg[32][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        7.684ns  (logic 1.775ns (23.099%)  route 5.909ns (76.901%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.630     5.164    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[17]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.620 r  MIDDLEWARE/FIFO_DOUT_reg[17]_rep/Q
                         net (fo=95, routed)          1.952     7.572    DUT/DUT_03/DUT/bram_block[59][11]_i_4_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.696 r  DUT/DUT_03/DUT/bram_block[59][11]_i_23/O
                         net (fo=1, routed)           0.000     7.696    DUT/DUT_03/DUT/bram_block[59][11]_i_23_n_0
    SLICE_X14Y29         MUXF7 (Prop_muxf7_I0_O)      0.241     7.937 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_21/O
                         net (fo=1, routed)           0.000     7.937    DUT/DUT_03/DUT/bram_block_reg[59][11]_i_21_n_0
    SLICE_X14Y29         MUXF8 (Prop_muxf8_I0_O)      0.098     8.035 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_9/O
                         net (fo=1, routed)           1.243     9.278    DUT/DUT_03/DUT/bram_block_reg[59][11]_i_9_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.319     9.597 r  DUT/DUT_03/DUT/bram_block[59][11]_i_4/O
                         net (fo=1, routed)           0.000     9.597    DUT/DUT_03/DUT/bram_block[59][11]_i_4_n_0
    SLICE_X10Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     9.811 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_2/O
                         net (fo=2, routed)           1.192    11.004    MIDDLEWARE/bram_block__0[11]
    SLICE_X6Y14          LUT3 (Prop_lut3_I0_O)        0.323    11.327 r  MIDDLEWARE/bram_block[59][11]_i_1/O
                         net (fo=60, routed)          1.521    12.848    DUT/DUT_03/DUT/bram_block_reg[59][11]_0
    SLICE_X14Y31         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[32][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.440    14.795    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X14Y31         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[32][11]/C
                         clock pessimism              0.259    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X14Y31         FDRE (Setup_fdre_C_D)       -0.249    14.769    DUT/DUT_03/DUT/bram_block_reg[32][11]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 MIDDLEWARE/FIFO_DOUT_reg[17]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_03/DUT/bram_block_reg[39][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 1.775ns (23.220%)  route 5.869ns (76.780%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.630     5.164    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[17]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.620 r  MIDDLEWARE/FIFO_DOUT_reg[17]_rep/Q
                         net (fo=95, routed)          1.952     7.572    DUT/DUT_03/DUT/bram_block[59][11]_i_4_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I2_O)        0.124     7.696 r  DUT/DUT_03/DUT/bram_block[59][11]_i_23/O
                         net (fo=1, routed)           0.000     7.696    DUT/DUT_03/DUT/bram_block[59][11]_i_23_n_0
    SLICE_X14Y29         MUXF7 (Prop_muxf7_I0_O)      0.241     7.937 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_21/O
                         net (fo=1, routed)           0.000     7.937    DUT/DUT_03/DUT/bram_block_reg[59][11]_i_21_n_0
    SLICE_X14Y29         MUXF8 (Prop_muxf8_I0_O)      0.098     8.035 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_9/O
                         net (fo=1, routed)           1.243     9.278    DUT/DUT_03/DUT/bram_block_reg[59][11]_i_9_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.319     9.597 r  DUT/DUT_03/DUT/bram_block[59][11]_i_4/O
                         net (fo=1, routed)           0.000     9.597    DUT/DUT_03/DUT/bram_block[59][11]_i_4_n_0
    SLICE_X10Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     9.811 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_2/O
                         net (fo=2, routed)           1.192    11.004    MIDDLEWARE/bram_block__0[11]
    SLICE_X6Y14          LUT3 (Prop_lut3_I0_O)        0.323    11.327 r  MIDDLEWARE/bram_block[59][11]_i_1/O
                         net (fo=60, routed)          1.481    12.808    DUT/DUT_03/DUT/bram_block_reg[59][11]_0
    SLICE_X12Y29         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[39][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    H11                                               0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.439    14.794    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X12Y29         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[39][11]/C
                         clock pessimism              0.259    15.053    
                         clock uncertainty           -0.035    15.017    
    SLICE_X12Y29         FDRE (Setup_fdre_C_D)       -0.235    14.782    DUT/DUT_03/DUT/bram_block_reg[39][11]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -12.808    
  -------------------------------------------------------------------
                         slack                                  1.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DUT/DUT_04/data_dut_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_in_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.355%)  route 0.128ns (47.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.591     1.484    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  DUT/DUT_04/data_dut_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  DUT/DUT_04/data_dut_reg[1][2]/Q
                         net (fo=2, routed)           0.128     1.754    DUT/DUT_04/data_dut_reg[1][7]_0[2]
    SLICE_X3Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.864     2.003    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[1][2]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.070     1.593    DUT/DUT_04/pipe_dut_in_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DUT/DUT_04/data_dut_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_in_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.593     1.486    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  DUT/DUT_04/data_dut_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.627 r  DUT/DUT_04/data_dut_reg[0][0]/Q
                         net (fo=2, routed)           0.111     1.739    DUT/DUT_04/data_dut_reg[0][7]_0[0]
    SLICE_X3Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.864     2.003    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][0]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.070     1.572    DUT/DUT_04/pipe_dut_in_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SPI_MOD/DFOR_MIDDLEWARE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/DUT_SEL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.227%)  route 0.114ns (44.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.591     1.484    SPI_MOD/CLK
    SLICE_X3Y14          FDRE                                         r  SPI_MOD/DFOR_MIDDLEWARE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  SPI_MOD/DFOR_MIDDLEWARE_reg[4]/Q
                         net (fo=2, routed)           0.114     1.740    MIDDLEWARE/FIFO_DOUT_reg[8]_0[4]
    SLICE_X0Y15          FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.860     1.999    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[3]/C
                         clock pessimism             -0.500     1.498    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.072     1.570    MIDDLEWARE/DUT_SEL_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 SPI_MOD/buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_MOD/DFOR_MIDDLEWARE_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.760%)  route 0.121ns (46.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.592     1.485    SPI_MOD/CLK
    SLICE_X3Y12          FDRE                                         r  SPI_MOD/buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  SPI_MOD/buffer_reg[12]/Q
                         net (fo=2, routed)           0.121     1.748    SPI_MOD/buffer_reg_n_0_[12]
    SLICE_X2Y13          FDRE                                         r  SPI_MOD/DFOR_MIDDLEWARE_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.861     2.000    SPI_MOD/CLK
    SLICE_X2Y13          FDRE                                         r  SPI_MOD/DFOR_MIDDLEWARE_reg[12]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.076     1.575    SPI_MOD/DFOR_MIDDLEWARE_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 MIDDLEWARE/FIFO_DOUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_MOD/buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.190ns (55.589%)  route 0.152ns (44.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.589     1.482    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  MIDDLEWARE/FIFO_DOUT_reg[5]/Q
                         net (fo=1, routed)           0.152     1.775    SPI_MOD/miso_bit_reg_0[5]
    SLICE_X2Y14          LUT3 (Prop_lut3_I2_O)        0.049     1.824 r  SPI_MOD/buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.824    SPI_MOD/buffer[5]
    SLICE_X2Y14          FDRE                                         r  SPI_MOD/buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.861     2.000    SPI_MOD/CLK
    SLICE_X2Y14          FDRE                                         r  SPI_MOD/buffer_reg[5]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.131     1.651    SPI_MOD/buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SPI_MOD/buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_MOD/DFOR_MIDDLEWARE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.007%)  route 0.075ns (36.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.591     1.484    SPI_MOD/CLK
    SLICE_X3Y15          FDRE                                         r  SPI_MOD/buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.128     1.612 r  SPI_MOD/buffer_reg[3]/Q
                         net (fo=2, routed)           0.075     1.688    SPI_MOD/buffer_reg_n_0_[3]
    SLICE_X2Y15          FDRE                                         r  SPI_MOD/DFOR_MIDDLEWARE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.860     1.999    SPI_MOD/CLK
    SLICE_X2Y15          FDRE                                         r  SPI_MOD/DFOR_MIDDLEWARE_reg[3]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.010     1.507    SPI_MOD/DFOR_MIDDLEWARE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 DUT/DUT_04/data_dut_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_in_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.591     1.484    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  DUT/DUT_04/data_dut_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  DUT/DUT_04/data_dut_reg[1][7]/Q
                         net (fo=2, routed)           0.127     1.753    DUT/DUT_04/data_dut_reg[1][7]_0[7]
    SLICE_X5Y11          FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.862     2.001    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[1][7]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.070     1.570    DUT/DUT_04/pipe_dut_in_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 SPI_MOD/buffer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_MOD/DFOR_MIDDLEWARE_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.591     1.484    SPI_MOD/CLK
    SLICE_X1Y13          FDRE                                         r  SPI_MOD/buffer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  SPI_MOD/buffer_reg[18]/Q
                         net (fo=2, routed)           0.123     1.749    SPI_MOD/buffer_reg_n_0_[18]
    SLICE_X0Y14          FDRE                                         r  SPI_MOD/DFOR_MIDDLEWARE_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.861     2.000    SPI_MOD/CLK
    SLICE_X0Y14          FDRE                                         r  SPI_MOD/DFOR_MIDDLEWARE_reg[18]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.066     1.565    SPI_MOD/DFOR_MIDDLEWARE_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 MIDDLEWARE/FIFO_DOUT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_MOD/buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.234%)  route 0.141ns (42.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.589     1.482    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  MIDDLEWARE/FIFO_DOUT_reg[11]/Q
                         net (fo=1, routed)           0.141     1.765    SPI_MOD/miso_bit_reg_0[11]
    SLICE_X3Y12          LUT3 (Prop_lut3_I2_O)        0.048     1.813 r  SPI_MOD/buffer[11]_i_1/O
                         net (fo=1, routed)           0.000     1.813    SPI_MOD/buffer[11]
    SLICE_X3Y12          FDRE                                         r  SPI_MOD/buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.862     2.001    SPI_MOD/CLK
    SLICE_X3Y12          FDRE                                         r  SPI_MOD/buffer_reg[11]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.107     1.628    SPI_MOD/buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 SPI_MOD/buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_MOD/DFOR_MIDDLEWARE_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.591     1.484    SPI_MOD/CLK
    SLICE_X1Y13          FDRE                                         r  SPI_MOD/buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  SPI_MOD/buffer_reg[20]/Q
                         net (fo=2, routed)           0.112     1.738    SPI_MOD/buffer_reg_n_0_[20]
    SLICE_X2Y13          FDRE                                         r  SPI_MOD/DFOR_MIDDLEWARE_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.861     2.000    SPI_MOD/CLK
    SLICE_X2Y13          FDRE                                         r  SPI_MOD/DFOR_MIDDLEWARE_reg[20]/C
                         clock pessimism             -0.500     1.499    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.053     1.552    SPI_MOD/DFOR_MIDDLEWARE_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y14    DUT/DUT_01/DATA_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y14    DUT/DUT_01/DATA_OUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y14    DUT/DUT_01/DATA_OUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y14    DUT/DUT_01/DATA_OUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y13    DUT/DUT_01/DATA_OUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y13    DUT/DUT_01/DATA_OUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    DUT/DUT_01/DATA_OUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    DUT/DUT_01/DATA_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y16    DUT/DUT_01/DATA_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    DUT/DUT_01/DATA_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    DUT/DUT_01/DATA_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    DUT/DUT_01/DATA_OUT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    DUT/DUT_01/DATA_OUT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    DUT/DUT_01/DATA_OUT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    DUT/DUT_01/DATA_OUT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    DUT/DUT_01/DATA_OUT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    DUT/DUT_01/DATA_OUT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    DUT/DUT_01/DATA_OUT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    DUT/DUT_01/DATA_OUT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    DUT/DUT_01/DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    DUT/DUT_01/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    DUT/DUT_01/DATA_OUT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    DUT/DUT_01/DATA_OUT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    DUT/DUT_01/DATA_OUT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    DUT/DUT_01/DATA_OUT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    DUT/DUT_01/DATA_OUT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    DUT/DUT_01/DATA_OUT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    DUT/DUT_01/DATA_OUT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y13    DUT/DUT_01/DATA_OUT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_CSN
                            (input port)
  Destination:            SPI_MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 4.980ns (70.999%)  route 2.034ns (29.001%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P12                                               0.000     0.000 f  SPI_CSN (IN)
                         net (fo=0)                   0.000     0.000    SPI_CSN
    P12                  IBUF (Prop_ibuf_I_O)         1.462     1.462 f  SPI_CSN_IBUF_inst/O
                         net (fo=7, routed)           2.034     3.496    SPI_MISO_TRI
    M12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.518     7.014 r  SPI_MISO_OBUFT_inst/O
                         net (fo=0)                   0.000     7.014    SPI_MISO
    M12                                                               r  SPI_MISO (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_CSN
                            (input port)
  Destination:            SPI_MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.054ns (60.455%)  route 0.689ns (39.545%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P12                                               0.000     0.000 r  SPI_CSN (IN)
                         net (fo=0)                   0.000     0.000    SPI_CSN
    P12                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  SPI_CSN_IBUF_inst/O
                         net (fo=7, routed)           0.689     0.919    SPI_MISO_TRI
    M12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.743 r  SPI_MISO_OBUFT_inst/O
                         net (fo=0)                   0.000     1.743    SPI_MISO
    M12                                                               r  SPI_MISO (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT/DUT_02/DUT/cnt_sine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_BUSY
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.733ns  (logic 4.471ns (51.197%)  route 4.262ns (48.803%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.630     5.164    DUT/DUT_02/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  DUT/DUT_02/DUT/cnt_sine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.419     5.583 f  DUT/DUT_02/DUT/cnt_sine_reg[1]/Q
                         net (fo=14, routed)          1.141     6.724    DUT/DUT_02/DUT/cnt_sine[1]
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.299     7.023 r  DUT/DUT_02/DUT/LED_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.587     7.610    MIDDLEWARE/LED_OBUF[2]_inst_i_1_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  MIDDLEWARE/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.433     8.167    MIDDLEWARE/LED_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     8.291 r  MIDDLEWARE/LED_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.100    10.391    FPGA_BUSY_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.505    13.896 r  FPGA_BUSY_OBUF_inst/O
                         net (fo=0)                   0.000    13.896    FPGA_BUSY
    L12                                                               r  FPGA_BUSY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_02/DUT/cnt_sine_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.498ns  (logic 4.482ns (52.743%)  route 4.016ns (47.257%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.630     5.164    DUT/DUT_02/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  DUT/DUT_02/DUT/cnt_sine_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.419     5.583 f  DUT/DUT_02/DUT/cnt_sine_reg[1]/Q
                         net (fo=14, routed)          1.141     6.724    DUT/DUT_02/DUT/cnt_sine[1]
    SLICE_X3Y14          LUT6 (Prop_lut6_I3_O)        0.299     7.023 r  DUT/DUT_02/DUT/LED_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.587     7.610    MIDDLEWARE/LED_OBUF[2]_inst_i_1_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  MIDDLEWARE/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.433     8.167    MIDDLEWARE/LED_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     8.291 r  MIDDLEWARE/LED_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.854    10.146    FPGA_BUSY_OBUF
    K12                  OBUF (Prop_obuf_I_O)         3.516    13.662 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.662    LED[2]
    K12                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.007ns  (logic 4.116ns (58.747%)  route 2.890ns (41.253%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.633     5.167    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  MIDDLEWARE/shift_test_reg[0]/Q
                         net (fo=3, routed)           0.655     6.278    MIDDLEWARE/shift_test[0]
    SLICE_X2Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.402 r  MIDDLEWARE/LED_OBUF[1]_inst_i_1/O
                         net (fo=26, routed)          2.235     8.637    LED_OBUF[1]
    J12                  OBUF (Prop_obuf_I_O)         3.536    12.173 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.173    LED[1]
    J12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_MOD/DRDY_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.174ns  (logic 4.133ns (66.935%)  route 2.042ns (33.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.634     5.168    SPI_MOD/CLK
    SLICE_X1Y12          FDRE                                         r  SPI_MOD/DRDY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  SPI_MOD/DRDY_reg/Q
                         net (fo=31, routed)          2.042     7.628    LED_OBUF[3]
    J11                  OBUF (Prop_obuf_I_O)         3.714    11.342 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.342    LED[3]
    J11                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/LED_CONTROL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.898ns  (logic 3.977ns (67.433%)  route 1.921ns (32.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.633     5.167    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  MIDDLEWARE/LED_CONTROL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.623 r  MIDDLEWARE/LED_CONTROL_reg/Q
                         net (fo=2, routed)           1.921     7.544    LED_OBUF[0]
    H12                  OBUF (Prop_obuf_I_O)         3.521    11.065 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.065    LED[0]
    H12                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_MOD/miso_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.959ns (67.953%)  route 1.867ns (32.047%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.437    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.533 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.634     5.168    SPI_MOD/CLK
    SLICE_X1Y12          FDRE                                         r  SPI_MOD/miso_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  SPI_MOD/miso_bit_reg/Q
                         net (fo=2, routed)           1.867     7.491    SPI_MISO_OBUF
    M12                  OBUFT (Prop_obuft_I_O)       3.503    10.994 r  SPI_MISO_OBUFT_inst/O
                         net (fo=0)                   0.000    10.994    SPI_MISO
    M12                                                               r  SPI_MISO (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_MOD/miso_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_MISO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.345ns (76.157%)  route 0.421ns (23.843%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.592     1.485    SPI_MOD/CLK
    SLICE_X1Y12          FDRE                                         r  SPI_MOD/miso_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  SPI_MOD/miso_bit_reg/Q
                         net (fo=2, routed)           0.421     2.048    SPI_MISO_OBUF
    M12                  OBUFT (Prop_obuft_I_O)       1.204     3.252 r  SPI_MISO_OBUFT_inst/O
                         net (fo=0)                   0.000     3.252    SPI_MISO
    M12                                                               r  SPI_MISO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/LED_CONTROL_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.363ns (75.190%)  route 0.450ns (24.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.591     1.484    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  MIDDLEWARE/LED_CONTROL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  MIDDLEWARE/LED_CONTROL_reg/Q
                         net (fo=2, routed)           0.450     2.075    LED_OBUF[0]
    H12                  OBUF (Prop_obuf_I_O)         1.222     3.297 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.297    LED[0]
    H12                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_MOD/DRDY_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.423ns (72.515%)  route 0.540ns (27.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.592     1.485    SPI_MOD/CLK
    SLICE_X1Y12          FDRE                                         r  SPI_MOD/DRDY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.128     1.613 r  SPI_MOD/DRDY_reg/Q
                         net (fo=31, routed)          0.540     2.153    LED_OBUF[3]
    J11                  OBUF (Prop_obuf_I_O)         1.295     3.448 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.448    LED[3]
    J11                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_04/run_test_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.403ns (65.476%)  route 0.740ns (34.524%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.592     1.485    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  DUT/DUT_04/run_test_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.626 f  DUT/DUT_04/run_test_reg/Q
                         net (fo=37, routed)          0.329     1.955    MIDDLEWARE/run_test
    SLICE_X4Y12          LUT5 (Prop_lut5_I2_O)        0.045     2.000 r  MIDDLEWARE/LED_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.411     2.411    FPGA_BUSY_OBUF
    K12                  OBUF (Prop_obuf_I_O)         1.217     3.628 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.628    LED[2]
    K12                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.423ns (65.908%)  route 0.736ns (34.092%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.592     1.485    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  MIDDLEWARE/shift_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  MIDDLEWARE/shift_test_reg[1]/Q
                         net (fo=2, routed)           0.136     1.762    MIDDLEWARE/shift_test[1]
    SLICE_X2Y12          LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  MIDDLEWARE/LED_OBUF[1]_inst_i_1/O
                         net (fo=26, routed)          0.600     2.408    LED_OBUF[1]
    J12                  OBUF (Prop_obuf_I_O)         1.237     3.645 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.645    LED[1]
    J12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_04/run_test_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_BUSY
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.392ns (62.739%)  route 0.827ns (37.261%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.868    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.894 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.592     1.485    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  DUT/DUT_04/run_test_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.626 f  DUT/DUT_04/run_test_reg/Q
                         net (fo=37, routed)          0.329     1.955    MIDDLEWARE/run_test
    SLICE_X4Y12          LUT5 (Prop_lut5_I2_O)        0.045     2.000 r  MIDDLEWARE/LED_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.498     2.498    FPGA_BUSY_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.206     3.704 r  FPGA_BUSY_OBUF_inst/O
                         net (fo=0)                   0.000     3.704    FPGA_BUSY
    L12                                                               r  FPGA_BUSY (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay          1812 Endpoints
Min Delay          1812 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[34][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.749ns  (logic 1.699ns (21.925%)  route 6.050ns (78.075%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RSTN_IBUF_inst/O
                         net (fo=10, routed)          1.967     3.418    MIDDLEWARE/RSTN_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.542 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        2.683     6.224    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  MIDDLEWARE/bram_block[34][15]_i_1/O
                         net (fo=16, routed)          1.401     7.749    DUT/DUT_03/DUT/bram_block_reg[34][0]_0
    SLICE_X14Y32         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.442     4.797    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X14Y32         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][5]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[34][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.749ns  (logic 1.699ns (21.925%)  route 6.050ns (78.075%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RSTN_IBUF_inst/O
                         net (fo=10, routed)          1.967     3.418    MIDDLEWARE/RSTN_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.542 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        2.683     6.224    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  MIDDLEWARE/bram_block[34][15]_i_1/O
                         net (fo=16, routed)          1.401     7.749    DUT/DUT_03/DUT/bram_block_reg[34][0]_0
    SLICE_X14Y32         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.442     4.797    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X14Y32         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][8]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[42][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.511ns  (logic 1.699ns (22.622%)  route 5.812ns (77.378%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RSTN_IBUF_inst/O
                         net (fo=10, routed)          1.967     3.418    MIDDLEWARE/RSTN_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.542 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        2.264     5.806    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     5.930 r  MIDDLEWARE/bram_block[42][15]_i_1/O
                         net (fo=16, routed)          1.581     7.511    DUT/DUT_03/DUT/bram_block_reg[42][0]_0
    SLICE_X11Y29         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[42][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.440     4.795    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[42][6]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[34][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.509ns  (logic 1.699ns (22.628%)  route 5.809ns (77.372%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RSTN_IBUF_inst/O
                         net (fo=10, routed)          1.967     3.418    MIDDLEWARE/RSTN_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.542 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        2.683     6.224    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  MIDDLEWARE/bram_block[34][15]_i_1/O
                         net (fo=16, routed)          1.160     7.509    DUT/DUT_03/DUT/bram_block_reg[34][0]_0
    SLICE_X9Y32          FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.442     4.797    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][0]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[34][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.509ns  (logic 1.699ns (22.628%)  route 5.809ns (77.372%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RSTN_IBUF_inst/O
                         net (fo=10, routed)          1.967     3.418    MIDDLEWARE/RSTN_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.542 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        2.683     6.224    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  MIDDLEWARE/bram_block[34][15]_i_1/O
                         net (fo=16, routed)          1.160     7.509    DUT/DUT_03/DUT/bram_block_reg[34][0]_0
    SLICE_X9Y32          FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.442     4.797    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][1]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[34][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.262ns  (logic 1.699ns (23.397%)  route 5.563ns (76.603%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RSTN_IBUF_inst/O
                         net (fo=10, routed)          1.967     3.418    MIDDLEWARE/RSTN_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.542 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        2.683     6.224    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  MIDDLEWARE/bram_block[34][15]_i_1/O
                         net (fo=16, routed)          0.913     7.262    DUT/DUT_03/DUT/bram_block_reg[34][0]_0
    SLICE_X12Y26         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.435     4.790    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][11]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[34][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.262ns  (logic 1.699ns (23.397%)  route 5.563ns (76.603%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RSTN_IBUF_inst/O
                         net (fo=10, routed)          1.967     3.418    MIDDLEWARE/RSTN_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.542 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        2.683     6.224    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  MIDDLEWARE/bram_block[34][15]_i_1/O
                         net (fo=16, routed)          0.913     7.262    DUT/DUT_03/DUT/bram_block_reg[34][0]_0
    SLICE_X12Y26         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.435     4.790    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][12]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[34][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.262ns  (logic 1.699ns (23.397%)  route 5.563ns (76.603%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RSTN_IBUF_inst/O
                         net (fo=10, routed)          1.967     3.418    MIDDLEWARE/RSTN_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.542 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        2.683     6.224    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  MIDDLEWARE/bram_block[34][15]_i_1/O
                         net (fo=16, routed)          0.913     7.262    DUT/DUT_03/DUT/bram_block_reg[34][0]_0
    SLICE_X12Y26         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.435     4.790    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][14]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[34][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.262ns  (logic 1.699ns (23.397%)  route 5.563ns (76.603%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RSTN_IBUF_inst/O
                         net (fo=10, routed)          1.967     3.418    MIDDLEWARE/RSTN_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.542 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        2.683     6.224    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  MIDDLEWARE/bram_block[34][15]_i_1/O
                         net (fo=16, routed)          0.913     7.262    DUT/DUT_03/DUT/bram_block_reg[34][0]_0
    SLICE_X12Y26         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.435     4.790    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][15]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[34][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.262ns  (logic 1.699ns (23.397%)  route 5.563ns (76.603%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  RSTN_IBUF_inst/O
                         net (fo=10, routed)          1.967     3.418    MIDDLEWARE/RSTN_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.542 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1000, routed)        2.683     6.224    MIDDLEWARE/DUT_SEL_reg[1]_1
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124     6.348 r  MIDDLEWARE/bram_block[34][15]_i_1/O
                         net (fo=16, routed)          0.913     7.262    DUT/DUT_03/DUT/bram_block_reg[34][0]_0
    SLICE_X12Y26         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.263    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.354 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.435     4.790    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[34][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_SCLK
                            (input port)
  Destination:            SPI_MOD/sclk_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.209ns (35.812%)  route 0.375ns (64.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  SPI_SCLK (IN)
                         net (fo=0)                   0.000     0.000    SPI_SCLK
    N11                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  SPI_SCLK_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.584    SPI_MOD/SPI_SCLK_IBUF
    SLICE_X0Y6           FDRE                                         r  SPI_MOD/sclk_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.866     2.005    SPI_MOD/CLK
    SLICE_X0Y6           FDRE                                         r  SPI_MOD/sclk_buf_reg/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            SPI_MOD/sclk_buf_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.219ns (32.783%)  route 0.449ns (67.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  RSTN_IBUF_inst/O
                         net (fo=10, routed)          0.449     0.669    SPI_MOD/RSTN_IBUF
    SLICE_X0Y6           FDRE                                         r  SPI_MOD/sclk_buf_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.866     2.005    SPI_MOD/CLK
    SLICE_X0Y6           FDRE                                         r  SPI_MOD/sclk_buf_reg/C

Slack:                    inf
  Source:                 SPI_MOSI
                            (input port)
  Destination:            SPI_MOD/mosi_buf_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.222ns (32.621%)  route 0.458ns (67.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  SPI_MOSI (IN)
                         net (fo=0)                   0.000     0.000    SPI_MOSI
    P11                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  SPI_MOSI_IBUF_inst/O
                         net (fo=1, routed)           0.458     0.679    SPI_MOD/SPI_MOSI_IBUF
    SLICE_X0Y10          FDRE                                         r  SPI_MOD/mosi_buf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.864     2.003    SPI_MOD/CLK
    SLICE_X0Y10          FDRE                                         r  SPI_MOD/mosi_buf_reg/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            SPI_MOD/mosi_buf_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.219ns (26.253%)  route 0.616ns (73.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  RSTN_IBUF_inst/O
                         net (fo=10, routed)          0.616     0.835    SPI_MOD/RSTN_IBUF
    SLICE_X0Y10          FDRE                                         r  SPI_MOD/mosi_buf_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.864     2.003    SPI_MOD/CLK
    SLICE_X0Y10          FDRE                                         r  SPI_MOD/mosi_buf_reg/C

Slack:                    inf
  Source:                 SPI_CSN
                            (input port)
  Destination:            SPI_MOD/miso_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.275ns (31.273%)  route 0.604ns (68.727%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P12                                               0.000     0.000 f  SPI_CSN (IN)
                         net (fo=0)                   0.000     0.000    SPI_CSN
    P12                  IBUF (Prop_ibuf_I_O)         0.230     0.230 f  SPI_CSN_IBUF_inst/O
                         net (fo=7, routed)           0.604     0.833    SPI_MOD/SPI_MISO_TRI
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.045     0.878 r  SPI_MOD/miso_bit_i_1/O
                         net (fo=1, routed)           0.000     0.878    SPI_MOD/miso_bit_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  SPI_MOD/miso_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.862     2.001    SPI_MOD/CLK
    SLICE_X1Y12          FDRE                                         r  SPI_MOD/miso_bit_reg/C

Slack:                    inf
  Source:                 SPI_CSN
                            (input port)
  Destination:            SPI_MOD/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.275ns (30.291%)  route 0.632ns (69.709%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P12                                               0.000     0.000 r  SPI_CSN (IN)
                         net (fo=0)                   0.000     0.000    SPI_CSN
    P12                  IBUF (Prop_ibuf_I_O)         0.230     0.230 r  SPI_CSN_IBUF_inst/O
                         net (fo=7, routed)           0.632     0.862    SPI_MOD/SPI_MISO_TRI
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.045     0.907 r  SPI_MOD/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.907    SPI_MOD/state__0[0]
    SLICE_X1Y12          FDRE                                         r  SPI_MOD/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.862     2.001    SPI_MOD/CLK
    SLICE_X1Y12          FDRE                                         r  SPI_MOD/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_05/data_dut_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.267ns (26.234%)  route 0.751ns (73.766%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RSTN_IBUF_inst/O
                         net (fo=10, routed)          0.548     0.767    MIDDLEWARE/RSTN_IBUF
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.048     0.815 r  MIDDLEWARE/data_dut[0][7]_i_1/O
                         net (fo=25, routed)          0.203     1.018    DUT/DUT_05/pipe_dut_out_reg[0]_0[0]
    SLICE_X6Y12          FDRE                                         r  DUT/DUT_05/data_dut_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.860     1.999    DUT/DUT_05/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  DUT/DUT_05/data_dut_reg[0][0]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_05/data_dut_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.267ns (26.234%)  route 0.751ns (73.766%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RSTN_IBUF_inst/O
                         net (fo=10, routed)          0.548     0.767    MIDDLEWARE/RSTN_IBUF
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.048     0.815 r  MIDDLEWARE/data_dut[0][7]_i_1/O
                         net (fo=25, routed)          0.203     1.018    DUT/DUT_05/pipe_dut_out_reg[0]_0[0]
    SLICE_X6Y12          FDRE                                         r  DUT/DUT_05/data_dut_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.860     1.999    DUT/DUT_05/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  DUT/DUT_05/data_dut_reg[0][1]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_05/data_dut_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.267ns (26.234%)  route 0.751ns (73.766%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RSTN_IBUF_inst/O
                         net (fo=10, routed)          0.548     0.767    MIDDLEWARE/RSTN_IBUF
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.048     0.815 r  MIDDLEWARE/data_dut[0][7]_i_1/O
                         net (fo=25, routed)          0.203     1.018    DUT/DUT_05/pipe_dut_out_reg[0]_0[0]
    SLICE_X6Y12          FDRE                                         r  DUT/DUT_05/data_dut_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.860     1.999    DUT/DUT_05/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  DUT/DUT_05/data_dut_reg[0][2]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_05/data_dut_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.267ns (26.234%)  route 0.751ns (73.766%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    P10                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  RSTN_IBUF_inst/O
                         net (fo=10, routed)          0.548     0.767    MIDDLEWARE/RSTN_IBUF
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.048     0.815 r  MIDDLEWARE/data_dut[0][7]_i_1/O
                         net (fo=25, routed)          0.203     1.018    DUT/DUT_05/pipe_dut_out_reg[0]_0[0]
    SLICE_X6Y12          FDRE                                         r  DUT/DUT_05/data_dut_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    H11                                               0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.110    CLK_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.139 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.860     1.999    DUT/DUT_05/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  DUT/DUT_05/data_dut_reg[0][3]/C





