

================================================================
== Vitis HLS Report for 'shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s'
================================================================
* Date:           Tue Nov  4 16:14:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.717 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|     384|     192|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|       1|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     385|     300|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                Memory                               |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_5_U  |shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_void_pooling2d_cl_strfYi  |        0|  64|  32|    0|    24|    8|     1|          192|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_4_U  |shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_void_pooling2d_cl_strfYi  |        0|  64|  32|    0|    24|    8|     1|          192|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_3_U  |shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_void_pooling2d_cl_strfYi  |        0|  64|  32|    0|    24|    8|     1|          192|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_2_U  |shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_void_pooling2d_cl_strfYi  |        0|  64|  32|    0|    24|    8|     1|          192|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_1_U  |shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_void_pooling2d_cl_strfYi  |        0|  64|  32|    0|    24|    8|     1|          192|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_U    |shift_line_buffer_array_ap_fixed_8_1_4_0_0_6u_config5_s_void_pooling2d_cl_strfYi  |        0|  64|  32|    0|    24|    8|     1|          192|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                |                                                                                  |        0| 384| 192|    0|   144|   48|     6|         1152|
    +---------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                          Name                                         | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12_o  |   9|          2|    8|         16|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13_o  |   9|          2|    8|         16|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1_o   |   9|          2|    8|         16|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2_o   |   9|          2|    8|         16|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3_o   |   9|          2|    8|         16|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4_o   |   9|          2|    8|         16|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5_o   |   9|          2|    8|         16|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s_o   |   9|          2|    8|         16|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o          |   9|          2|    8|         16|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o          |   9|          2|    8|         16|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_o          |   9|          2|    8|         16|
    |void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o            |   9|          2|    8|         16|
    +---------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                  | 108|         24|   96|        192|
    +---------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|                                           RTL Ports                                          | Dir | Bits|  Protocol  |                                    Source Object                                    |    C Type    |
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                        |   in|    1|  ap_ctrl_hs|                       shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5>|  return value|
|ap_rst                                                                                        |   in|    1|  ap_ctrl_hs|                       shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5>|  return value|
|ap_start                                                                                      |   in|    1|  ap_ctrl_hs|                       shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5>|  return value|
|ap_done                                                                                       |  out|    1|  ap_ctrl_hs|                       shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5>|  return value|
|ap_idle                                                                                       |  out|    1|  ap_ctrl_hs|                       shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5>|  return value|
|ap_ready                                                                                      |  out|    1|  ap_ctrl_hs|                       shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5>|  return value|
|ap_ce                                                                                         |   in|    1|  ap_ctrl_hs|                       shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5>|  return value|
|p_read                                                                                        |   in|    8|     ap_none|                                                                               p_read|        scalar|
|p_read1                                                                                       |   in|    8|     ap_none|                                                                              p_read1|        scalar|
|p_read2                                                                                       |   in|    8|     ap_none|                                                                              p_read2|        scalar|
|p_read3                                                                                       |   in|    8|     ap_none|                                                                              p_read3|        scalar|
|p_read4                                                                                       |   in|    8|     ap_none|                                                                              p_read4|        scalar|
|p_read5                                                                                       |   in|    8|     ap_none|                                                                              p_read5|        scalar|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_i                 |   in|    8|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_o                 |  out|    8|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_o_ap_vld          |  out|    1|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9                   |  out|    8|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_ap_vld            |  out|    1|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_i                 |   in|    8|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o                 |  out|    8|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o_ap_vld          |  out|    1|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8                   |  out|    8|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_ap_vld            |  out|    1|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_i                 |   in|    8|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o                 |  out|    8|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o_ap_vld          |  out|    1|     ap_ovld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7                   |  out|    8|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_ap_vld            |  out|    1|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_i                   |   in|    8|     ap_ovld|            void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o                   |  out|    8|     ap_ovld|            void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o_ap_vld            |  out|    1|     ap_ovld|            void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6                   |  out|    8|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_ap_vld            |  out|    1|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13_i         |   in|    8|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13_o         |  out|    8|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13_o_ap_vld  |  out|    1|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5                   |  out|    8|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5_ap_vld            |  out|    1|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12_i         |   in|    8|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12_o         |  out|    8|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12_o_ap_vld  |  out|    1|     ap_ovld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4                   |  out|    8|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4|       pointer|
|void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4_ap_vld            |  out|    1|      ap_vld|          void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5_i          |   in|    8|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5_o          |  out|    8|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5_o_ap_vld   |  out|    1|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11           |  out|    8|      ap_vld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11_ap_vld    |  out|    1|      ap_vld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4_i          |   in|    8|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4_o          |  out|    8|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4_o_ap_vld   |  out|    1|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10           |  out|    8|      ap_vld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10_ap_vld    |  out|    1|      ap_vld|  p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3_i          |   in|    8|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3_o          |  out|    8|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3_o_ap_vld   |  out|    1|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9            |  out|    8|      ap_vld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9_ap_vld     |  out|    1|      ap_vld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2_i          |   in|    8|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2_o          |  out|    8|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2_o_ap_vld   |  out|    1|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8            |  out|    8|      ap_vld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8_ap_vld     |  out|    1|      ap_vld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1_i          |   in|    8|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1_o          |  out|    8|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1_o_ap_vld   |  out|    1|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7            |  out|    8|      ap_vld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7_ap_vld     |  out|    1|      ap_vld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s_i          |   in|    8|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s_o          |  out|    8|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s_o_ap_vld   |  out|    1|     ap_ovld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6            |  out|    8|      ap_vld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6|       pointer|
|p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6_ap_vld     |  out|    1|      ap_vld|   p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6|       pointer|
+----------------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln232 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_conv_stream.h:232]   --->   Operation 2 'specpipeline' 'specpipeline_ln232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 3 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 4 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 5 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 6 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 7 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read38 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 8 'read' 'p_read38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.71ns)   --->   "%p_011_i = memshiftread i8 @_ssdm_op_MemShiftRead.[24 x i8]P0A, i8 23, i8 %p_read38, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 9 'memshiftread' 'p_011_i' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 8> <Depth = 24> <ShiftMem>
ST_1 : Operation 10 [1/1] (0.71ns)   --->   "%p_012_i = memshiftread i8 @_ssdm_op_MemShiftRead.[24 x i8]P0A, i8 23, i8 %p_read_11, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 10 'memshiftread' 'p_012_i' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 8> <Depth = 24> <ShiftMem>
ST_1 : Operation 11 [1/1] (0.71ns)   --->   "%p_013_i = memshiftread i8 @_ssdm_op_MemShiftRead.[24 x i8]P0A, i8 23, i8 %p_read_10, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 11 'memshiftread' 'p_013_i' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 8> <Depth = 24> <ShiftMem>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%p_014_i = memshiftread i8 @_ssdm_op_MemShiftRead.[24 x i8]P0A, i8 23, i8 %p_read_9, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 12 'memshiftread' 'p_014_i' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 8> <Depth = 24> <ShiftMem>
ST_1 : Operation 13 [1/1] (0.71ns)   --->   "%p_015_i = memshiftread i8 @_ssdm_op_MemShiftRead.[24 x i8]P0A, i8 23, i8 %p_read_8, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 13 'memshiftread' 'p_015_i' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 8> <Depth = 24> <ShiftMem>
ST_1 : Operation 14 [1/1] (0.71ns)   --->   "%p_0_i = memshiftread i8 @_ssdm_op_MemShiftRead.[24 x i8]P0A, i8 23, i8 %p_read_7, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:241]   --->   Operation 14 'memshiftread' 'p_0_i' <Predicate = true> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'memshiftread'> <Ports = 1> <Width = 8> <Depth = 24> <ShiftMem>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_20 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 15 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_20, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 16 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_21 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 17 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_21, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 18 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_22 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 19 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_22, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 20 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_23 = load i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 21 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_23, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 22 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_68 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 23 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_68, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 24 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_69 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 25 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_69, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 26 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_70 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 27 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_70, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 28 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_71 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 29 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_71, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 30 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_72 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 31 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_72, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 32 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_73 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 33 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_73, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 34 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_74 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 35 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_74, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 36 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_75 = load i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 37 'load' 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln196 = store i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_75, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6" [firmware/nnet_utils/nnet_conv_stream.h:196->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 38 'store' 'store_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_011_i, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 39 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_012_i, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 40 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_013_i, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 41 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_014_i, i8 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 42 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_015_i, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 43 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_0_i, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 44 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_read38, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 45 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_read_11, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 46 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_read_10, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 47 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_read_9, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 48 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_read_8, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 49 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln209 = store i8 %p_read_7, i8 %p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s" [firmware/nnet_utils/nnet_conv_stream.h:209->firmware/nnet_utils/nnet_conv_stream.h:247]   --->   Operation 50 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln232 = ret" [firmware/nnet_utils/nnet_conv_stream.h:232]   --->   Operation 51 'ret' 'ret_ln232' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln232                                                                  (specpipeline) [ 00]
p_read_7                                                                            (read        ) [ 00]
p_read_8                                                                            (read        ) [ 00]
p_read_9                                                                            (read        ) [ 00]
p_read_10                                                                           (read        ) [ 00]
p_read_11                                                                           (read        ) [ 00]
p_read38                                                                            (read        ) [ 00]
p_011_i                                                                             (memshiftread) [ 00]
p_012_i                                                                             (memshiftread) [ 00]
p_013_i                                                                             (memshiftread) [ 00]
p_014_i                                                                             (memshiftread) [ 00]
p_015_i                                                                             (memshiftread) [ 00]
p_0_i                                                                               (memshiftread) [ 00]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_20        (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_21        (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_22        (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_23        (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_68 (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_69 (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_70 (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_71 (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_72 (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_73 (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_74 (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_75 (load        ) [ 00]
store_ln196                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
store_ln209                                                                         (store       ) [ 00]
ret_ln232                                                                           (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_5">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_4">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_3">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[24 x i8]P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="p_read_7_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_8_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_9_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_10_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_11_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read38_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read38/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_011_i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="0" index="3" bw="1" slack="0"/>
<pin id="139" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_011_i/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_012_i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="0" index="3" bw="1" slack="0"/>
<pin id="149" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_012_i/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_013_i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="0" index="3" bw="1" slack="0"/>
<pin id="159" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_013_i/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_014_i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="0" index="3" bw="1" slack="0"/>
<pin id="169" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_014_i/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_015_i_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="0" index="3" bw="1" slack="0"/>
<pin id="179" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_015_i/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_0_i_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="0" index="3" bw="1" slack="0"/>
<pin id="189" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_0_i/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_20_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_20/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln196_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_21_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_21/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln196_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_22_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_22/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln196_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_23_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_23/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln196_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_68_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_68/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln196_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_69_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_69/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln196_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_70_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_70/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln196_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_71_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_71/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln196_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_72_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_72/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln196_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_73_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_73/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln196_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_74_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_74/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln196_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_75_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_75/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln196_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln209_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln209_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln209_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln209_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln209_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln209_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln209_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln209_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln209_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln209_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln209_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln209_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="80" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="80" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="80" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="80" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="80" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="80" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="82" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="84" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="128" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="143"><net_src comp="86" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="88" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="122" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="86" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="160"><net_src comp="82" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="90" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="116" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="86" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="170"><net_src comp="82" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="92" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="110" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="86" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="180"><net_src comp="82" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="94" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="104" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="86" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="190"><net_src comp="82" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="96" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="98" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="86" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="56" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="134" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="12" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="144" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="154" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="20" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="164" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="24" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="174" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="28" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="184" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="128" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="122" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="116" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="110" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="104" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="52" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="98" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="56" pin="0"/><net_sink comp="380" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12 | {1 }
	Port: void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7 | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s | {1 }
	Port: p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6 | {1 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_5 | {1 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_4 | {1 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_3 | {1 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_2 | {1 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_1 | {1 }
	Port: void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer | {1 }
 - Input state : 
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_read1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_read2 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_read3 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_read4 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_read5 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 | {}
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 | {}
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 | {}
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 | {}
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_13 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 | {}
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_12 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 | {}
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_5 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_11 | {}
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_4 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_10 | {}
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_3 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_9 | {}
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_2 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_8 | {}
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_7 | {}
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_s | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi8ELi1EL9ap_q_mode4EL9ap_6 | {}
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_5 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_4 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_3 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_2 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer_1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<8, 1, 4, 0, 0>, 6u>, config5> : void_pooling2d_cl_stream_stream_array_ap_fixed_6u_0_line_buffer | {1 }
  - Chain level:
	State 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln196 : 1
		store_ln209 : 1
		store_ln209 : 1
		store_ln209 : 1
		store_ln209 : 1
		store_ln209 : 1
		store_ln209 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|
| Operation|    Functional Unit    |
|----------|-----------------------|
|          |  p_read_7_read_fu_98  |
|          |  p_read_8_read_fu_104 |
|   read   |  p_read_9_read_fu_110 |
|          | p_read_10_read_fu_116 |
|          | p_read_11_read_fu_122 |
|          |  p_read38_read_fu_128 |
|----------|-----------------------|
|          |     p_011_i_fu_134    |
|          |     p_012_i_fu_144    |
|memshiftread|     p_013_i_fu_154    |
|          |     p_014_i_fu_164    |
|          |     p_015_i_fu_174    |
|          |      p_0_i_fu_184     |
|----------|-----------------------|
|   Total  |                       |
|----------|-----------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
