INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/TP2/TP2.sim/sim_1/impl/timing/xsim/Top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD4
INFO: [VRFC 10-311] analyzing module RAM32M_HD5
INFO: [VRFC 10-311] analyzing module RAM32M_HD6
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module Interfaz
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/TP2/TP2.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
WARNING: [VRFC 10-3609] overwriting previous definition of module 'UART' [C:/Vivado/TP2/TP2.srcs/sources_1/new/UART.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/TP2/TP2.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
