============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 26 2023  04:03:48 am
  Module:                 risc_v_top
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4082 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[32]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[3][0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[32]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     137                  
       Uncertainty:-       8                  
     Required Time:=    4885                  
      Launch Clock:-      45                  
         Data Path:-     758                  
             Slack:=    4082                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[3][0]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[3][0]/Q  -       CK->Q R     DFFRX4         1  4.3    56   318     363    (-,-) 
  g32701__2802/Y                       -       A1->Y R     OA21X4         1  4.3    60   194     558    (-,-) 
  g32692__2398/Y                       -       A0->Y R     AO22X4         1  4.1    70   245     803    (-,-) 
  mem_wb_datapath_ffd_q_reg[32]/D      -       -     R     DFFNSRX1       1    -     -     0     803    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 2: MET (4418 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[3]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[3]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     126                  
       Uncertainty:-       8                  
     Required Time:=    4896                  
      Launch Clock:-      45                  
         Data Path:-     433                  
             Slack:=    4418                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q              -       CK->Q R     DFFRHQX8       2  8.8    56   331     376    (-,-) 
  fopt38131/Y                   -       A->Y  R     BUFX16         2  6.5    34   102     478    (-,-) 
  if_id_datapath_ffd_q_reg[3]/D -       -     R     DFFNSRX4       2    -     -     0     478    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 3: MET (4418 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[12]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[12]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[12]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     126                  
       Uncertainty:-       8                  
     Required Time:=    4896                  
      Launch Clock:-      45                  
         Data Path:-     433                  
             Slack:=    4418                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[12]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[12]/Q              -       CK->Q R     DFFRHQX8       2  8.8    56   331     376    (-,-) 
  fopt37432/Y                    -       A->Y  R     BUFX16         2  6.3    34   102     478    (-,-) 
  if_id_datapath_ffd_q_reg[12]/D -       -     R     DFFNSRX4       2    -     -     0     478    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 4: MET (4418 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[10]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[10]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[10]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     126                  
       Uncertainty:-       8                  
     Required Time:=    4896                  
      Launch Clock:-      45                  
         Data Path:-     433                  
             Slack:=    4418                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[10]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[10]/Q              -       CK->Q R     DFFRHQX8       2  8.8    56   331     376    (-,-) 
  fopt37420/Y                    -       A->Y  R     BUFX16         2  6.3    34   102     478    (-,-) 
  if_id_datapath_ffd_q_reg[10]/D -       -     R     DFFNSRX4       2    -     -     0     478    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 5: MET (4418 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[8]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[8]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[8]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     126                  
       Uncertainty:-       8                  
     Required Time:=    4896                  
      Launch Clock:-      45                  
         Data Path:-     433                  
             Slack:=    4418                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[8]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[8]/Q              -       CK->Q R     DFFRHQX8       2  8.8    56   331     376    (-,-) 
  fopt37455/Y                   -       A->Y  R     BUFX16         2  6.3    34   102     478    (-,-) 
  if_id_datapath_ffd_q_reg[8]/D -       -     R     DFFNSRX4       2    -     -     0     478    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 6: MET (4418 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[6]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[6]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[6]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     126                  
       Uncertainty:-       8                  
     Required Time:=    4896                  
      Launch Clock:-      45                  
         Data Path:-     433                  
             Slack:=    4418                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[6]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[6]/Q              -       CK->Q R     DFFRHQX8       2  8.8    56   331     376    (-,-) 
  fopt37479/Y                   -       A->Y  R     BUFX16         2  6.3    34   102     478    (-,-) 
  if_id_datapath_ffd_q_reg[6]/D -       -     R     DFFNSRX4       2    -     -     0     478    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 7: MET (4418 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[4]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[4]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[4]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     126                  
       Uncertainty:-       8                  
     Required Time:=    4896                  
      Launch Clock:-      45                  
         Data Path:-     433                  
             Slack:=    4418                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[4]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[4]/Q              -       CK->Q R     DFFRHQX8       2  8.8    56   331     376    (-,-) 
  fopt37467/Y                   -       A->Y  R     BUFX16         2  6.3    34   102     478    (-,-) 
  if_id_datapath_ffd_q_reg[4]/D -       -     R     DFFNSRX4       2    -     -     0     478    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 8: MET (4419 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[11]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[11]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[11]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     125                  
       Uncertainty:-       8                  
     Required Time:=    4897                  
      Launch Clock:-      45                  
         Data Path:-     433                  
             Slack:=    4419                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[11]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[11]/Q              -       CK->Q R     DFFRHQX8       2  8.8    56   331     376    (-,-) 
  fopt38096/Y                    -       A->Y  R     BUFX16         2  6.1    34   102     478    (-,-) 
  if_id_datapath_ffd_q_reg[11]/D -       -     R     DFFNSRX4       2    -     -     0     478    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 9: MET (4419 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[9]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[9]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[9]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     125                  
       Uncertainty:-       8                  
     Required Time:=    4897                  
      Launch Clock:-      45                  
         Data Path:-     433                  
             Slack:=    4419                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[9]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[9]/Q              -       CK->Q R     DFFRHQX8       2  8.8    56   331     376    (-,-) 
  fopt38084/Y                   -       A->Y  R     BUFX16         2  6.1    34   102     478    (-,-) 
  if_id_datapath_ffd_q_reg[9]/D -       -     R     DFFNSRX4       2    -     -     0     478    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 10: MET (4419 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[7]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[7]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[7]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     125                  
       Uncertainty:-       8                  
     Required Time:=    4897                  
      Launch Clock:-      45                  
         Data Path:-     433                  
             Slack:=    4419                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[7]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[7]/Q              -       CK->Q R     DFFRHQX8       2  8.8    56   331     376    (-,-) 
  fopt38108/Y                   -       A->Y  R     BUFX16         2  6.1    34   102     478    (-,-) 
  if_id_datapath_ffd_q_reg[7]/D -       -     R     DFFNSRX4       2    -     -     0     478    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 11: MET (4419 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[5]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[5]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[5]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     125                  
       Uncertainty:-       8                  
     Required Time:=    4897                  
      Launch Clock:-      45                  
         Data Path:-     433                  
             Slack:=    4419                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[5]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[5]/Q              -       CK->Q R     DFFRHQX8       2  8.8    56   331     376    (-,-) 
  fopt38143/Y                   -       A->Y  R     BUFX16         2  6.1    34   102     478    (-,-) 
  if_id_datapath_ffd_q_reg[5]/D -       -     R     DFFNSRX4       2    -     -     0     478    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 12: MET (4421 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[13]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[13]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[13]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     128                  
       Uncertainty:-       8                  
     Required Time:=    4894                  
      Launch Clock:-      45                  
         Data Path:-     429                  
             Slack:=    4421                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[13]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[13]/Q              -       CK->Q R     DFFRHQX8       1  5.9    49   327     372    (-,-) 
  drc45611/Y                     -       A->Y  R     BUFX20         3  9.9    38   102     474    (-,-) 
  if_id_datapath_ffd_q_reg[13]/D -       -     R     DFFNSRX4       3    -     -     0     474    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 13: MET (4421 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[14]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[14]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[14]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     127                  
       Uncertainty:-       8                  
     Required Time:=    4895                  
      Launch Clock:-      45                  
         Data Path:-     429                  
             Slack:=    4421                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[14]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[14]/Q              -       CK->Q R     DFFRHQX8       1  5.9    49   327     372    (-,-) 
  drc45589/Y                     -       A->Y  R     BUFX20         3  9.7    38   102     474    (-,-) 
  if_id_datapath_ffd_q_reg[14]/D -       -     R     DFFNSRX4       3    -     -     0     474    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 14: MET (4422 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[39]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][7]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[39]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4903                  
      Launch Clock:-      45                  
         Data Path:-     436                  
             Slack:=    4422                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][7]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][7]/Q  -       CK->Q R     DFFRX4         1  4.9    59   320     365    (-,-) 
  g32699__45688/Y                      -       B->Y  R     CLKAND2X8      1  4.1    35   116     481    (-,-) 
  mem_wb_datapath_ffd_q_reg[39]/D      -       -     R     DFFNSRX1       1    -     -     0     481    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 15: MET (4422 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[38]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][6]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[38]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4903                  
      Launch Clock:-      45                  
         Data Path:-     436                  
             Slack:=    4422                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][6]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][6]/Q  -       CK->Q R     DFFRX4         1  4.9    59   320     365    (-,-) 
  g32696__45689/Y                      -       B->Y  R     CLKAND2X8      1  4.1    35   116     481    (-,-) 
  mem_wb_datapath_ffd_q_reg[38]/D      -       -     R     DFFNSRX1       1    -     -     0     481    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 16: MET (4422 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[37]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][5]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[37]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4903                  
      Launch Clock:-      45                  
         Data Path:-     436                  
             Slack:=    4422                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][5]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][5]/Q  -       CK->Q R     DFFRX4         1  4.9    59   320     365    (-,-) 
  g32697__45690/Y                      -       B->Y  R     CLKAND2X8      1  4.1    35   116     481    (-,-) 
  mem_wb_datapath_ffd_q_reg[37]/D      -       -     R     DFFNSRX1       1    -     -     0     481    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 17: MET (4422 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[36]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][4]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[36]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4903                  
      Launch Clock:-      45                  
         Data Path:-     436                  
             Slack:=    4422                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][4]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][4]/Q  -       CK->Q R     DFFRX4         1  4.9    59   320     365    (-,-) 
  g32695__45687/Y                      -       B->Y  R     CLKAND2X8      1  4.1    35   116     481    (-,-) 
  mem_wb_datapath_ffd_q_reg[36]/D      -       -     R     DFFNSRX1       1    -     -     0     481    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 18: MET (4422 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[35]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[35]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4903                  
      Launch Clock:-      45                  
         Data Path:-     436                  
             Slack:=    4422                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][3]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][3]/Q  -       CK->Q R     DFFRX4         1  4.9    59   320     365    (-,-) 
  g32694__43497/Y                      -       B->Y  R     CLKAND2X8      1  4.1    35   116     481    (-,-) 
  mem_wb_datapath_ffd_q_reg[35]/D      -       -     R     DFFNSRX1       1    -     -     0     481    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 19: MET (4422 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[34]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[34]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4903                  
      Launch Clock:-      45                  
         Data Path:-     436                  
             Slack:=    4422                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][2]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][2]/Q  -       CK->Q R     DFFRX4         1  4.9    59   320     365    (-,-) 
  g32693__45685/Y                      -       B->Y  R     CLKAND2X8      1  4.1    35   116     481    (-,-) 
  mem_wb_datapath_ffd_q_reg[34]/D      -       -     R     DFFNSRX1       1    -     -     0     481    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 20: MET (4422 ps) Setup Check with Pin mem_wb_datapath_ffd_q_reg[33]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) uart_IP_module_uart_val_reg[4][1]/CK
          Clock: (R) My_CLK
       Endpoint: (R) mem_wb_datapath_ffd_q_reg[33]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     119                  
       Uncertainty:-       8                  
     Required Time:=    4903                  
      Launch Clock:-      45                  
         Data Path:-     436                  
             Slack:=    4422                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  uart_IP_module_uart_val_reg[4][1]/CK -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  uart_IP_module_uart_val_reg[4][1]/Q  -       CK->Q R     DFFRX4         1  4.9    59   320     365    (-,-) 
  g32698__45691/Y                      -       B->Y  R     CLKAND2X8      1  4.1    35   116     481    (-,-) 
  mem_wb_datapath_ffd_q_reg[33]/D      -       -     R     DFFNSRX1       1    -     -     0     481    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 21: MET (4481 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[22]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[22]/CK
          Clock: (R) My_CLK
       Endpoint: (F) if_id_datapath_ffd_q_reg[22]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     145                  
       Uncertainty:-       8                  
     Required Time:=    4877                  
      Launch Clock:-      45                  
         Data Path:-     350                  
             Slack:=    4481                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[22]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[22]/Q              -       CK->Q F     DFFSHQX8       2  6.7    45   350     395    (-,-) 
  if_id_datapath_ffd_q_reg[22]/D -       -     F     DFFNSRX4       2    -     -     0     395    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 22: MET (4500 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[2]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[2]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     141                  
       Uncertainty:-       8                  
     Required Time:=    4881                  
      Launch Clock:-      45                  
         Data Path:-     336                  
             Slack:=    4500                  

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[2]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[2]/Q              -       CK->Q R     DFFRHQX8       3 12.5    65   336     381    (-,-) 
  if_id_datapath_ffd_q_reg[2]/D -       -     R     DFFNSRX4       3    -     -     0     381    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 23: MET (4507 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[16]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[16]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[16]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    4884                  
      Launch Clock:-      45                  
         Data Path:-     332                  
             Slack:=    4507                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[16]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[16]/Q              -       CK->Q R     DFFRHQX8       3  9.7    58   332     377    (-,-) 
  if_id_datapath_ffd_q_reg[16]/D -       -     R     DFFNSRX4       3    -     -     0     377    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 24: MET (4508 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[15]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[15]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[15]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    4884                  
      Launch Clock:-      45                  
         Data Path:-     332                  
             Slack:=    4508                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[15]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[15]/Q              -       CK->Q R     DFFRHQX8       3  9.5    58   332     377    (-,-) 
  if_id_datapath_ffd_q_reg[15]/D -       -     R     DFFNSRX4       3    -     -     0     377    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 25: MET (4509 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[17]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[17]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[17]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     137                  
       Uncertainty:-       8                  
     Required Time:=    4885                  
      Launch Clock:-      45                  
         Data Path:-     331                  
             Slack:=    4509                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[17]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[17]/Q              -       CK->Q R     DFFRHQX8       3  9.0    57   331     376    (-,-) 
  if_id_datapath_ffd_q_reg[17]/D -       -     R     DFFNSRX4       3    -     -     0     376    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 26: MET (4515 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[30]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[30]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[30]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=    4888                  
      Launch Clock:-      45                  
         Data Path:-     328                  
             Slack:=    4515                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[30]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[30]/Q              -       CK->Q R     DFFRHQX8       2  6.9    51   328     373    (-,-) 
  if_id_datapath_ffd_q_reg[30]/D -       -     R     DFFNSRX4       2    -     -     0     373    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 27: MET (4515 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[29]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[29]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[29]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=    4888                  
      Launch Clock:-      45                  
         Data Path:-     328                  
             Slack:=    4515                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[29]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[29]/Q              -       CK->Q R     DFFRHQX8       2  6.9    51   328     373    (-,-) 
  if_id_datapath_ffd_q_reg[29]/D -       -     R     DFFNSRX4       2    -     -     0     373    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 28: MET (4515 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[28]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[28]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[28]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=    4888                  
      Launch Clock:-      45                  
         Data Path:-     328                  
             Slack:=    4515                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[28]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[28]/Q              -       CK->Q R     DFFRHQX8       2  6.9    51   328     373    (-,-) 
  if_id_datapath_ffd_q_reg[28]/D -       -     R     DFFNSRX4       2    -     -     0     373    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 29: MET (4515 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[27]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[27]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[27]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=    4888                  
      Launch Clock:-      45                  
         Data Path:-     328                  
             Slack:=    4515                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[27]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[27]/Q              -       CK->Q R     DFFRHQX8       2  6.9    51   328     373    (-,-) 
  if_id_datapath_ffd_q_reg[27]/D -       -     R     DFFNSRX4       2    -     -     0     373    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 30: MET (4515 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[26]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[26]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[26]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=    4888                  
      Launch Clock:-      45                  
         Data Path:-     328                  
             Slack:=    4515                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[26]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[26]/Q              -       CK->Q R     DFFRHQX8       2  6.9    51   328     373    (-,-) 
  if_id_datapath_ffd_q_reg[26]/D -       -     R     DFFNSRX4       2    -     -     0     373    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 31: MET (4515 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[25]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[25]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[25]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=    4888                  
      Launch Clock:-      45                  
         Data Path:-     328                  
             Slack:=    4515                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[25]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[25]/Q              -       CK->Q R     DFFRHQX8       2  6.9    51   328     373    (-,-) 
  if_id_datapath_ffd_q_reg[25]/D -       -     R     DFFNSRX4       2    -     -     0     373    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 32: MET (4515 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[24]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[24]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[24]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=    4888                  
      Launch Clock:-      45                  
         Data Path:-     328                  
             Slack:=    4515                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[24]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[24]/Q              -       CK->Q R     DFFRHQX8       2  6.9    51   328     373    (-,-) 
  if_id_datapath_ffd_q_reg[24]/D -       -     R     DFFNSRX4       2    -     -     0     373    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 33: MET (4515 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[23]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[23]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[23]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=    4888                  
      Launch Clock:-      45                  
         Data Path:-     328                  
             Slack:=    4515                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[23]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[23]/Q              -       CK->Q R     DFFRHQX8       2  6.9    51   328     373    (-,-) 
  if_id_datapath_ffd_q_reg[23]/D -       -     R     DFFNSRX4       2    -     -     0     373    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 34: MET (4515 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[21]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[21]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[21]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=    4888                  
      Launch Clock:-      45                  
         Data Path:-     328                  
             Slack:=    4515                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[21]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[21]/Q              -       CK->Q R     DFFRHQX8       2  6.9    51   328     373    (-,-) 
  if_id_datapath_ffd_q_reg[21]/D -       -     R     DFFNSRX4       2    -     -     0     373    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 35: MET (4515 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[20]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[20]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[20]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=    4888                  
      Launch Clock:-      45                  
         Data Path:-     328                  
             Slack:=    4515                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[20]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[20]/Q              -       CK->Q R     DFFRHQX8       2  6.9    51   328     373    (-,-) 
  if_id_datapath_ffd_q_reg[20]/D -       -     R     DFFNSRX4       2    -     -     0     373    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 36: MET (4515 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[19]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[19]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[19]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=    4888                  
      Launch Clock:-      45                  
         Data Path:-     328                  
             Slack:=    4515                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[19]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[19]/Q              -       CK->Q R     DFFRHQX8       2  6.9    51   328     373    (-,-) 
  if_id_datapath_ffd_q_reg[19]/D -       -     R     DFFNSRX4       2    -     -     0     373    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 37: MET (4516 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[31]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[31]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[31]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=    4888                  
      Launch Clock:-      45                  
         Data Path:-     328                  
             Slack:=    4516                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[31]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[31]/Q              -       CK->Q R     DFFRHQX8       2  6.5    50   328     372    (-,-) 
  if_id_datapath_ffd_q_reg[31]/D -       -     R     DFFNSRX4       2    -     -     0     372    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 38: MET (4516 ps) Setup Check with Pin if_id_datapath_ffd_q_reg[18]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[18]/CK
          Clock: (R) My_CLK
       Endpoint: (R) if_id_datapath_ffd_q_reg[18]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+      20           30     
       Net Latency:+      10 (I)       15 (I) 
           Arrival:=    5030           45     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=    4888                  
      Launch Clock:-      45                  
         Data Path:-     328                  
             Slack:=    4516                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[18]/CK             -       -     R     (arrival)   3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[18]/Q              -       CK->Q R     DFFRHQX8       2  6.5    50   328     372    (-,-) 
  if_id_datapath_ffd_q_reg[18]/D -       -     R     DFFNSRX4       2    -     -     0     372    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 39: MET (4959 ps) Setup Check with Pin ff_pc_q_reg[31]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[31]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    9899                  
      Launch Clock:-      45                  
         Data Path:-    4895                  
             Slack:=    4959                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q                   -       CK->Q R     DFFRHQX8        2  8.8    56   331     376    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   127     503    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     626    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     739    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     862    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     974    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1097    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1210    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1333    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1446    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 10.9    45   122    1568    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1681    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 11.3    45   123    1804    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   122    1926    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 10.8    45   122    2048    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  4.9    37   120    2168    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.5    59   173    2341    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.5    59   193    2534    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.5    59   193    2726    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.5    59   193    2919    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.5    59   193    3112    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.5    59   193    3305    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       A->CO R     ADDHX4          1  4.5    59   193    3498    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       A->CO R     ADDHX4          1  4.5    59   193    3691    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       A->CO R     ADDHX4          1  4.5    59   193    3884    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       A->CO R     ADDHX4          1  4.5    59   193    4077    (-,-) 
  adder_pc_4_add_15_16_g342__5107/CO -       A->CO R     ADDHX4          1  4.5    59   193    4270    (-,-) 
  adder_pc_4_add_15_16_g341__2398/CO -       A->CO R     ADDHX4          1  4.5    59   193    4462    (-,-) 
  adder_pc_4_add_15_16_g340__5477/CO -       A->CO R     ADDHX4          1  4.1    58   192    4654    (-,-) 
  adder_pc_4_add_15_16_g339__6417/Y  -       A->Y  R     XOR2X4          1  4.2    79   286    4940    (-,-) 
  ff_pc_q_reg[31]/D                  -       -     R     DFFRHQX8        1    -     -     0    4940    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 40: MET (5150 ps) Setup Check with Pin ff_pc_q_reg[30]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[30]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    9899                  
      Launch Clock:-      45                  
         Data Path:-    4705                  
             Slack:=    5150                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q                   -       CK->Q R     DFFRHQX8        2  8.8    56   331     376    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   127     503    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     626    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     739    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     862    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     974    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1097    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1210    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1333    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1446    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 10.9    45   122    1568    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1681    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 11.3    45   123    1804    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   122    1926    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 10.8    45   122    2048    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  4.9    37   120    2168    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.5    59   173    2341    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.5    59   193    2534    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.5    59   193    2726    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.5    59   193    2919    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.5    59   193    3112    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.5    59   193    3305    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       A->CO R     ADDHX4          1  4.5    59   193    3498    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       A->CO R     ADDHX4          1  4.5    59   193    3691    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       A->CO R     ADDHX4          1  4.5    59   193    3884    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       A->CO R     ADDHX4          1  4.5    59   193    4077    (-,-) 
  adder_pc_4_add_15_16_g342__5107/CO -       A->CO R     ADDHX4          1  4.5    59   193    4270    (-,-) 
  adder_pc_4_add_15_16_g341__2398/CO -       A->CO R     ADDHX4          1  4.5    59   193    4462    (-,-) 
  adder_pc_4_add_15_16_g340__5477/S  -       A->S  R     ADDHX4          1  4.2    79   287    4750    (-,-) 
  ff_pc_q_reg[30]/D                  -       -     R     DFFRHQX8        1    -     -     0    4750    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 41: MET (5343 ps) Setup Check with Pin ff_pc_q_reg[29]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[29]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    9899                  
      Launch Clock:-      45                  
         Data Path:-    4512                  
             Slack:=    5343                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q                   -       CK->Q R     DFFRHQX8        2  8.8    56   331     376    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   127     503    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     626    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     739    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     862    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     974    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1097    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1210    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1333    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1446    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 10.9    45   122    1568    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1681    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 11.3    45   123    1804    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   122    1926    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 10.8    45   122    2048    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  4.9    37   120    2168    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.5    59   173    2341    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.5    59   193    2534    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.5    59   193    2726    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.5    59   193    2919    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.5    59   193    3112    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.5    59   193    3305    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       A->CO R     ADDHX4          1  4.5    59   193    3498    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       A->CO R     ADDHX4          1  4.5    59   193    3691    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       A->CO R     ADDHX4          1  4.5    59   193    3884    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       A->CO R     ADDHX4          1  4.5    59   193    4077    (-,-) 
  adder_pc_4_add_15_16_g342__5107/CO -       A->CO R     ADDHX4          1  4.5    59   193    4270    (-,-) 
  adder_pc_4_add_15_16_g341__2398/S  -       A->S  R     ADDHX4          1  4.2    79   287    4557    (-,-) 
  ff_pc_q_reg[29]/D                  -       -     R     DFFRHQX8        1    -     -     0    4557    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 42: MET (5536 ps) Setup Check with Pin ff_pc_q_reg[28]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[28]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    9899                  
      Launch Clock:-      45                  
         Data Path:-    4319                  
             Slack:=    5536                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q                   -       CK->Q R     DFFRHQX8        2  8.8    56   331     376    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   127     503    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     626    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     739    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     862    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     974    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1097    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1210    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1333    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1446    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 10.9    45   122    1568    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1681    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 11.3    45   123    1804    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   122    1926    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 10.8    45   122    2048    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  4.9    37   120    2168    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.5    59   173    2341    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.5    59   193    2534    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.5    59   193    2726    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.5    59   193    2919    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.5    59   193    3112    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.5    59   193    3305    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       A->CO R     ADDHX4          1  4.5    59   193    3498    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       A->CO R     ADDHX4          1  4.5    59   193    3691    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       A->CO R     ADDHX4          1  4.5    59   193    3884    (-,-) 
  adder_pc_4_add_15_16_g343__6260/CO -       A->CO R     ADDHX4          1  4.5    59   193    4077    (-,-) 
  adder_pc_4_add_15_16_g342__5107/S  -       A->S  R     ADDHX4          1  4.2    79   287    4364    (-,-) 
  ff_pc_q_reg[28]/D                  -       -     R     DFFRHQX8        1    -     -     0    4364    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 43: MET (5728 ps) Setup Check with Pin ff_pc_q_reg[27]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[27]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    9899                  
      Launch Clock:-      45                  
         Data Path:-    4126                  
             Slack:=    5728                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q                   -       CK->Q R     DFFRHQX8        2  8.8    56   331     376    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   127     503    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     626    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     739    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     862    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     974    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1097    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1210    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1333    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1446    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 10.9    45   122    1568    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1681    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 11.3    45   123    1804    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   122    1926    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 10.8    45   122    2048    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  4.9    37   120    2168    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.5    59   173    2341    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.5    59   193    2534    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.5    59   193    2726    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.5    59   193    2919    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.5    59   193    3112    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.5    59   193    3305    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       A->CO R     ADDHX4          1  4.5    59   193    3498    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       A->CO R     ADDHX4          1  4.5    59   193    3691    (-,-) 
  adder_pc_4_add_15_16_g344__4319/CO -       A->CO R     ADDHX4          1  4.5    59   193    3884    (-,-) 
  adder_pc_4_add_15_16_g343__6260/S  -       A->S  R     ADDHX4          1  4.2    79   287    4171    (-,-) 
  ff_pc_q_reg[27]/D                  -       -     R     DFFRHQX8        1    -     -     0    4171    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 44: MET (5921 ps) Setup Check with Pin ff_pc_q_reg[26]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[26]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    9899                  
      Launch Clock:-      45                  
         Data Path:-    3933                  
             Slack:=    5921                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q                   -       CK->Q R     DFFRHQX8        2  8.8    56   331     376    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   127     503    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     626    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     739    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     862    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     974    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1097    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1210    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1333    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1446    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 10.9    45   122    1568    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1681    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 11.3    45   123    1804    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   122    1926    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 10.8    45   122    2048    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  4.9    37   120    2168    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.5    59   173    2341    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.5    59   193    2534    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.5    59   193    2726    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.5    59   193    2919    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.5    59   193    3112    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.5    59   193    3305    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       A->CO R     ADDHX4          1  4.5    59   193    3498    (-,-) 
  adder_pc_4_add_15_16_g345__8428/CO -       A->CO R     ADDHX4          1  4.5    59   193    3691    (-,-) 
  adder_pc_4_add_15_16_g344__4319/S  -       A->S  R     ADDHX4          1  4.2    79   287    3978    (-,-) 
  ff_pc_q_reg[26]/D                  -       -     R     DFFRHQX8        1    -     -     0    3978    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 45: MET (6114 ps) Setup Check with Pin ff_pc_q_reg[25]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[25]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    9899                  
      Launch Clock:-      45                  
         Data Path:-    3740                  
             Slack:=    6114                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q                   -       CK->Q R     DFFRHQX8        2  8.8    56   331     376    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   127     503    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     626    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     739    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     862    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     974    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1097    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1210    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1333    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1446    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 10.9    45   122    1568    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1681    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 11.3    45   123    1804    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   122    1926    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 10.8    45   122    2048    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  4.9    37   120    2168    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.5    59   173    2341    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.5    59   193    2534    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.5    59   193    2726    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.5    59   193    2919    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.5    59   193    3112    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.5    59   193    3305    (-,-) 
  adder_pc_4_add_15_16_g346__5526/CO -       A->CO R     ADDHX4          1  4.5    59   193    3498    (-,-) 
  adder_pc_4_add_15_16_g345__8428/S  -       A->S  R     ADDHX4          1  4.2    79   287    3785    (-,-) 
  ff_pc_q_reg[25]/D                  -       -     R     DFFRHQX8        1    -     -     0    3785    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 46: MET (6307 ps) Setup Check with Pin ff_pc_q_reg[24]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[24]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    9899                  
      Launch Clock:-      45                  
         Data Path:-    3547                  
             Slack:=    6307                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q                   -       CK->Q R     DFFRHQX8        2  8.8    56   331     376    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   127     503    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     626    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     739    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     862    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     974    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1097    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1210    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1333    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1446    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 10.9    45   122    1568    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1681    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 11.3    45   123    1804    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   122    1926    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 10.8    45   122    2048    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  4.9    37   120    2168    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.5    59   173    2341    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.5    59   193    2534    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.5    59   193    2726    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.5    59   193    2919    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.5    59   193    3112    (-,-) 
  adder_pc_4_add_15_16_g347__6783/CO -       A->CO R     ADDHX4          1  4.5    59   193    3305    (-,-) 
  adder_pc_4_add_15_16_g346__5526/S  -       A->S  R     ADDHX4          1  4.2    79   287    3592    (-,-) 
  ff_pc_q_reg[24]/D                  -       -     R     DFFRHQX8        1    -     -     0    3592    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 47: MET (6500 ps) Setup Check with Pin ff_pc_q_reg[23]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[23]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    9899                  
      Launch Clock:-      45                  
         Data Path:-    3354                  
             Slack:=    6500                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q                   -       CK->Q R     DFFRHQX8        2  8.8    56   331     376    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   127     503    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     626    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     739    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     862    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     974    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1097    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1210    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1333    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1446    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 10.9    45   122    1568    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1681    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 11.3    45   123    1804    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   122    1926    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 10.8    45   122    2048    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  4.9    37   120    2168    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.5    59   173    2341    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.5    59   193    2534    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.5    59   193    2726    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.5    59   193    2919    (-,-) 
  adder_pc_4_add_15_16_g348__3680/CO -       A->CO R     ADDHX4          1  4.5    59   193    3112    (-,-) 
  adder_pc_4_add_15_16_g347__6783/S  -       A->S  R     ADDHX4          1  4.2    79   287    3399    (-,-) 
  ff_pc_q_reg[23]/D                  -       -     R     DFFRHQX8        1    -     -     0    3399    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 48: MET (6697 ps) Setup Check with Pin ff_pc_q_reg[22]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[22]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     134                  
       Uncertainty:-       8                  
     Required Time:=    9903                  
      Launch Clock:-      45                  
         Data Path:-    3162                  
             Slack:=    6697                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q                   -       CK->Q R     DFFRHQX8        2  8.8    56   331     376    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   127     503    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     626    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     739    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     862    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     974    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1097    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1210    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1333    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1446    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 10.9    45   122    1568    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1681    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 11.3    45   123    1804    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   122    1926    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 10.8    45   122    2048    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  4.9    37   120    2168    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.5    59   173    2341    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.5    59   193    2534    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.5    59   193    2726    (-,-) 
  adder_pc_4_add_15_16_g349__1617/CO -       A->CO R     ADDHX4          1  4.5    59   193    2919    (-,-) 
  adder_pc_4_add_15_16_g348__3680/S  -       A->S  R     ADDHX4          1  4.2    79   287    3206    (-,-) 
  ff_pc_q_reg[22]/D                  -       -     R     DFFSHQX8        1    -     -     0    3206    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 49: MET (6886 ps) Setup Check with Pin ff_pc_q_reg[21]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[21]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    9899                  
      Launch Clock:-      45                  
         Data Path:-    2969                  
             Slack:=    6886                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q                   -       CK->Q R     DFFRHQX8        2  8.8    56   331     376    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   127     503    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     626    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     739    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     862    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     974    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1097    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1210    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1333    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1446    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 10.9    45   122    1568    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1681    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 11.3    45   123    1804    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   122    1926    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 10.8    45   122    2048    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  4.9    37   120    2168    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.5    59   173    2341    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.5    59   193    2534    (-,-) 
  adder_pc_4_add_15_16_g350__2802/CO -       A->CO R     ADDHX4          1  4.5    59   193    2726    (-,-) 
  adder_pc_4_add_15_16_g349__1617/S  -       A->S  R     ADDHX4          1  4.2    79   287    3014    (-,-) 
  ff_pc_q_reg[21]/D                  -       -     R     DFFRHQX8        1    -     -     0    3014    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 50: MET (7079 ps) Setup Check with Pin ff_pc_q_reg[20]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) ff_pc_q_reg[20]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=   10045           45     
                                              
             Setup:-     138                  
       Uncertainty:-       8                  
     Required Time:=    9899                  
      Launch Clock:-      45                  
         Data Path:-    2776                  
             Slack:=    7079                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  ff_pc_q_reg[3]/CK                  -       -     R     (arrival)    3519    -    55     0      45    (-,-) 
  ff_pc_q_reg[3]/Q                   -       CK->Q R     DFFRHQX8        2  8.8    56   331     376    (-,-) 
  adder_pc_4_add_15_16_g382__7098/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   127     503    (-,-) 
  adder_pc_4_add_15_16_g380__5122/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     626    (-,-) 
  adder_pc_4_add_15_16_g378__2802/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     739    (-,-) 
  adder_pc_4_add_15_16_g376__3680/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123     862    (-,-) 
  adder_pc_4_add_15_16_g374__5526/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113     974    (-,-) 
  adder_pc_4_add_15_16_g372__4319/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1097    (-,-) 
  adder_pc_4_add_15_16_g370__5107/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1210    (-,-) 
  adder_pc_4_add_15_16_g368__5477/Y  -       A->Y  R     CLKAND2X12      3 11.3    46   123    1333    (-,-) 
  adder_pc_4_add_15_16_g366__7410/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1446    (-,-) 
  adder_pc_4_add_15_16_g364__2346/Y  -       A->Y  R     CLKAND2X12      3 10.9    45   122    1568    (-,-) 
  adder_pc_4_add_15_16_g362__9945/Y  -       B->Y  R     CLKAND2X12      2  7.6    40   113    1681    (-,-) 
  adder_pc_4_add_15_16_g360__6161/Y  -       A->Y  R     CLKAND2X12      3 11.3    45   123    1804    (-,-) 
  adder_pc_4_add_15_16_g358__7482/Y  -       A->Y  R     CLKAND2X12      2  7.6    40   122    1926    (-,-) 
  adder_pc_4_add_15_16_g356__1881/Y  -       A->Y  R     CLKAND2X12      3 10.8    45   122    2048    (-,-) 
  adder_pc_4_add_15_16_g354__7098/Y  -       A->Y  R     CLKAND2X8       1  4.9    37   120    2168    (-,-) 
  adder_pc_4_add_15_16_g352__5122/CO -       B->CO R     ADDHX4          1  4.5    59   173    2341    (-,-) 
  adder_pc_4_add_15_16_g351__1705/CO -       A->CO R     ADDHX4          1  4.5    59   193    2534    (-,-) 
  adder_pc_4_add_15_16_g350__2802/S  -       A->S  R     ADDHX4          1  4.2    79   287    2821    (-,-) 
  ff_pc_q_reg[20]/D                  -       -     R     DFFRHQX8        1    -     -     0    2821    (-,-) 
#------------------------------------------------------------------------------------------------------------


