Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr 26 18:06:05 2018
| Host         : Arodyslaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              62 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------------+------------------+------------------+----------------+
|    Clock Signal    |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+-----------------------------------------+------------------+------------------+----------------+
|  r_CLOCK_IBUF_BUFG | UART_TX_INST/__0/i__n_0                 |                  |                1 |              1 |
|  r_CLOCK_IBUF_BUFG | UART_RX_INST/buff[11]                   |                  |                3 |              8 |
|  r_CLOCK_IBUF_BUFG | UART_RX_INST/buff[3]                    |                  |                2 |              8 |
|  r_CLOCK_IBUF_BUFG | UART_RX_INST/buff[27]                   |                  |                3 |              8 |
|  r_CLOCK_IBUF_BUFG | UART_RX_INST/buff[19]                   |                  |                3 |              8 |
|  r_CLOCK_IBUF_BUFG | UART_RX_INST/r_Clk_Count[13]_i_1__0_n_0 |                  |                6 |             14 |
|  r_CLOCK_IBUF_BUFG | UART_TX_INST/r_Clk_Count[13]_i_1_n_0    |                  |                6 |             15 |
|  r_CLOCK_IBUF_BUFG |                                         |                  |                9 |             20 |
+--------------------+-----------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 8      |                     4 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


