--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf Nexys3_Master.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 120849 paths analyzed, 3909 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.529ns.
--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_2_3 (SLICE_X32Y23.C1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.464ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.367 - 0.397)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X21Y33.A5      net (fanout=1)        2.659   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb
    SLICE_X21Y33.AMUX    Tilo                  0.313   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
    SLICE_X37Y19.B4      net (fanout=108)      2.805   data_from_ram_b<6>
    SLICE_X37Y19.B       Tilo                  0.259   _core/_RegisterFile/r15<3>
                                                       _core/_RegisterFile/mux41_10
    SLICE_X32Y23.C1      net (fanout=1)        1.166   _core/_RegisterFile/mux41_10
    SLICE_X32Y23.CLK     Tas                   0.412   _core/data_from_reg_2<3>
                                                       _core/_RegisterFile/mux41_2_f7_G
                                                       _core/_RegisterFile/mux41_2_f7
                                                       _core/data_from_reg_2_3
    -------------------------------------------------  ---------------------------
    Total                                      9.464ns (2.834ns logic, 6.630ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.181ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.367 - 0.390)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X21Y33.A3      net (fanout=1)        2.376   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb
    SLICE_X21Y33.AMUX    Tilo                  0.313   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux71
    SLICE_X37Y19.B4      net (fanout=108)      2.805   data_from_ram_b<6>
    SLICE_X37Y19.B       Tilo                  0.259   _core/_RegisterFile/r15<3>
                                                       _core/_RegisterFile/mux41_10
    SLICE_X32Y23.C1      net (fanout=1)        1.166   _core/_RegisterFile/mux41_10
    SLICE_X32Y23.CLK     Tas                   0.412   _core/data_from_reg_2<3>
                                                       _core/_RegisterFile/mux41_2_f7_G
                                                       _core/_RegisterFile/mux41_2_f7
                                                       _core/data_from_reg_2_3
    -------------------------------------------------  ---------------------------
    Total                                      9.181ns (2.834ns logic, 6.347ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.719ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.367 - 0.387)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X21Y33.A2      net (fanout=1)        2.205   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb
    SLICE_X21Y33.A       Tilo                  0.259   _core/immediateL<5>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61
    SLICE_X37Y19.B6      net (fanout=108)      2.568   data_from_ram_b<5>
    SLICE_X37Y19.B       Tilo                  0.259   _core/_RegisterFile/r15<3>
                                                       _core/_RegisterFile/mux41_10
    SLICE_X32Y23.C1      net (fanout=1)        1.166   _core/_RegisterFile/mux41_10
    SLICE_X32Y23.CLK     Tas                   0.412   _core/data_from_reg_2<3>
                                                       _core/_RegisterFile/mux41_2_f7_G
                                                       _core/_RegisterFile/mux41_2_f7
                                                       _core/data_from_reg_2_3
    -------------------------------------------------  ---------------------------
    Total                                      8.719ns (2.780ns logic, 5.939ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_2_4 (SLICE_X20Y21.CX), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.323ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.419 - 0.479)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y28.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X30Y44.B2      net (fanout=1)        2.701   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<0>
    SLICE_X30Y44.BMUX    Topbb                 0.361   _core/immediateL<7>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_512
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_5
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_5
    SLICE_X27Y33.B3      net (fanout=10)       1.959   data_from_ram_b<7>
    SLICE_X27Y33.B       Tilo                  0.259   _core/read_index_2<2>
                                                       _core/core_state_read_index_2<2>1
    SLICE_X20Y21.CX      net (fanout=16)       1.961   _core/read_index_2<2>
    SLICE_X20Y21.CLK     Tdick                 0.232   _core/data_from_reg_2<4>
                                                       _core/_RegisterFile/mux42_2_f7
                                                       _core/data_from_reg_2_4
    -------------------------------------------------  ---------------------------
    Total                                      9.323ns (2.702ns logic, 6.621ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.210ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.419 - 0.482)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X30Y44.B6      net (fanout=1)        2.588   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<0>
    SLICE_X30Y44.BMUX    Topbb                 0.361   _core/immediateL<7>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_512
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_5
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_5
    SLICE_X27Y33.B3      net (fanout=10)       1.959   data_from_ram_b<7>
    SLICE_X27Y33.B       Tilo                  0.259   _core/read_index_2<2>
                                                       _core/core_state_read_index_2<2>1
    SLICE_X20Y21.CX      net (fanout=16)       1.961   _core/read_index_2<2>
    SLICE_X20Y21.CLK     Tdick                 0.232   _core/data_from_reg_2<4>
                                                       _core/_RegisterFile/mux42_2_f7
                                                       _core/data_from_reg_2_4
    -------------------------------------------------  ---------------------------
    Total                                      9.210ns (2.702ns logic, 6.508ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_2_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.151ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.419 - 0.489)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X30Y44.A6      net (fanout=1)        2.520   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<0>
    SLICE_X30Y44.BMUX    Topab                 0.370   _core/immediateL<7>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_5
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_5
    SLICE_X27Y33.B3      net (fanout=10)       1.959   data_from_ram_b<7>
    SLICE_X27Y33.B       Tilo                  0.259   _core/read_index_2<2>
                                                       _core/core_state_read_index_2<2>1
    SLICE_X20Y21.CX      net (fanout=16)       1.961   _core/read_index_2<2>
    SLICE_X20Y21.CLK     Tdick                 0.232   _core/data_from_reg_2<4>
                                                       _core/_RegisterFile/mux42_2_f7
                                                       _core/data_from_reg_2_4
    -------------------------------------------------  ---------------------------
    Total                                      9.151ns (2.711ns logic, 6.440ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_1_15 (SLICE_X18Y48.D2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_1_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.297ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.421 - 0.482)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X25Y26.B5      net (fanout=1)        3.090   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb
    SLICE_X25Y26.B       Tilo                  0.259   _core/dest_reg_index<1>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux21
    SLICE_X24Y49.C4      net (fanout=138)      2.583   data_from_ram_b<1>
    SLICE_X24Y49.C       Tilo                  0.205   _core/_RegisterFile/r14<15>
                                                       _core/_RegisterFile/mux6_92
    SLICE_X18Y48.D2      net (fanout=1)        0.930   _core/_RegisterFile/mux6_92
    SLICE_X18Y48.CLK     Tas                   0.380   _core/data_from_reg_1<15>
                                                       _core/_RegisterFile/mux6_4
                                                       _core/_RegisterFile/mux6_2_f7
                                                       _core/data_from_reg_1_15
    -------------------------------------------------  ---------------------------
    Total                                      9.297ns (2.694ns logic, 6.603ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_1_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (0.421 - 0.479)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X25Y26.B3      net (fanout=1)        2.826   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb
    SLICE_X25Y26.B       Tilo                  0.259   _core/dest_reg_index<1>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux21
    SLICE_X24Y49.C4      net (fanout=138)      2.583   data_from_ram_b<1>
    SLICE_X24Y49.C       Tilo                  0.205   _core/_RegisterFile/r14<15>
                                                       _core/_RegisterFile/mux6_92
    SLICE_X18Y48.D2      net (fanout=1)        0.930   _core/_RegisterFile/mux6_92
    SLICE_X18Y48.CLK     Tas                   0.380   _core/data_from_reg_1<15>
                                                       _core/_RegisterFile/mux6_4
                                                       _core/_RegisterFile/mux6_2_f7
                                                       _core/data_from_reg_1_15
    -------------------------------------------------  ---------------------------
    Total                                      9.033ns (2.694ns logic, 6.339ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_1_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.298ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.421 - 0.492)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X25Y26.A6      net (fanout=1)        2.300   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb
    SLICE_X25Y26.A       Tilo                  0.259   _core/dest_reg_index<1>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11
    SLICE_X24Y49.C3      net (fanout=137)      2.374   data_from_ram_b<0>
    SLICE_X24Y49.C       Tilo                  0.205   _core/_RegisterFile/r14<15>
                                                       _core/_RegisterFile/mux6_92
    SLICE_X18Y48.D2      net (fanout=1)        0.930   _core/_RegisterFile/mux6_92
    SLICE_X18Y48.CLK     Tas                   0.380   _core/data_from_reg_1<15>
                                                       _core/_RegisterFile/mux6_4
                                                       _core/_RegisterFile/mux6_2_f7
                                                       _core/data_from_reg_1_15
    -------------------------------------------------  ---------------------------
    Total                                      8.298ns (2.694ns logic, 5.604ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _vgaController/_pixelGenerator/random_number_7 (SLICE_X12Y17.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _vgaController/_pixelGenerator/random_number_6 (FF)
  Destination:          _vgaController/_pixelGenerator/random_number_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _vgaController/_pixelGenerator/random_number_6 to _vgaController/_pixelGenerator/random_number_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.CQ      Tcko                  0.200   _vgaController/_pixelGenerator/random_number<7>
                                                       _vgaController/_pixelGenerator/random_number_6
    SLICE_X12Y17.DX      net (fanout=2)        0.131   _vgaController/_pixelGenerator/random_number<6>
    SLICE_X12Y17.CLK     Tckdi       (-Th)    -0.048   _vgaController/_pixelGenerator/random_number<7>
                                                       _vgaController/_pixelGenerator/random_number_7
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point _ioController/current_state_FSM_FFd3 (SLICE_X32Y14.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _ioController/current_state_FSM_FFd2 (FF)
  Destination:          _ioController/current_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _ioController/current_state_FSM_FFd2 to _ioController/current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y14.CQ      Tcko                  0.200   _ioController/current_state_FSM_FFd2
                                                       _ioController/current_state_FSM_FFd2
    SLICE_X32Y14.C5      net (fanout=5)        0.080   _ioController/current_state_FSM_FFd2
    SLICE_X32Y14.CLK     Tah         (-Th)    -0.121   _ioController/current_state_FSM_FFd2
                                                       _ioController/current_state_FSM_FFd3-In1
                                                       _ioController/current_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.321ns logic, 0.080ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------

Paths for end point _ioController/_sevenSeg/anode_counter_0 (SLICE_X36Y8.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _ioController/_sevenSeg/anode_counter_0 (FF)
  Destination:          _ioController/_sevenSeg/anode_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _ioController/_sevenSeg/anode_counter_0 to _ioController/_sevenSeg/anode_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y8.AQ       Tcko                  0.200   _ioController/_sevenSeg/anode_counter<1>
                                                       _ioController/_sevenSeg/anode_counter_0
    SLICE_X36Y8.A6       net (fanout=8)        0.036   _ioController/_sevenSeg/anode_counter<0>
    SLICE_X36Y8.CLK      Tah         (-Th)    -0.190   _ioController/_sevenSeg/anode_counter<1>
                                                       _ioController/_sevenSeg/Mcount_anode_counter_xor<0>11_INV_0
                                                       _ioController/_sevenSeg/anode_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y30.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.529|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 120849 paths, 0 nets, and 8109 connections

Design statistics:
   Minimum period:   9.529ns{1}   (Maximum frequency: 104.943MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec  5 10:08:09 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 426 MB



