// Seed: 4149044415
module module_0 #(
    parameter id_1 = 32'd0
) (
    _id_1,
    id_2
);
  inout wire id_2;
  output wire _id_1;
  wire id_3;
  logic [id_1 : 1] id_4;
  ;
endmodule
module module_1 #(
    parameter id_18 = 32'd98
) (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    input wor id_3,
    input tri id_4,
    input tri1 id_5,
    output wand id_6,
    output tri id_7,
    input supply0 id_8,
    input tri0 id_9,
    output tri1 id_10
    , id_13,
    output uwire id_11
);
  tri1 id_14, id_15, id_16, id_17;
  parameter id_18 = 1;
  module_0 modCall_1 (
      id_18,
      id_17
  );
  wire [-1 'b0 : -1] id_19;
  assign id_17 = 1 ? -1 : id_2;
  defparam id_18.id_18 = id_18;
  wire  id_20;
  logic id_21;
  ;
endmodule
