Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jun 29 20:23:59 2025
| Host         : DESKTOP-EHP1IHP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cntr_top_timing_summary_routed.rpt -pb cntr_top_timing_summary_routed.pb -rpx cntr_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cntr_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    17          
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: i_io_ctrl/s_1khzclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.876        0.000                      0                  126        0.155        0.000                      0                  126        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               4.876        0.000                      0                  126        0.155        0.000                      0                  126        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_i                       
(none)                      clk_i         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 1.808ns (35.507%)  route 3.284ns (64.493%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.567     5.088    i_counter/CLK
    SLICE_X42Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  i_counter/p_decimalCounter.v_cntr_reg[3][1]/Q
                         net (fo=15, routed)          0.867     6.474    i_counter/s_cntr3[2]
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.157     6.631 r  i_counter/p_decimalCounter.v_cntr[2][3]_i_8/O
                         net (fo=5, routed)           0.421     7.052    i_counter/eqOp1_in
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.355     7.407 r  i_counter/p_decimalCounter.v_cntr[1][3]_i_5/O
                         net (fo=6, routed)           0.439     7.846    i_counter/p_decimalCounter.v_cntr[1][3]_i_5_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.119     7.965 r  i_counter/p_decimalCounter.v_cntr[0][0]_i_3/O
                         net (fo=5, routed)           0.766     8.731    i_counter/p_decimalCounter.v_cntr[0][0]_i_3_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.327     9.058 f  i_counter/p_decimalCounter.v_cntr[2][3]_i_4/O
                         net (fo=15, routed)          0.791     9.848    i_counter/eqOp__2
    SLICE_X40Y46         LUT6 (Prop_lut6_I2_O)        0.332    10.180 r  i_counter/p_decimalCounter.v_cntr[0][1]_i_1/O
                         net (fo=1, routed)           0.000    10.180    i_counter/p_decimalCounter.v_cntr[0][1]_i_1_n_0
    SLICE_X40Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447    14.788    i_counter/CLK
    SLICE_X40Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[0][1]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y46         FDCE (Setup_fdce_C_D)        0.029    15.056    i_counter/p_decimalCounter.v_cntr_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.808ns (35.791%)  route 3.244ns (64.209%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.567     5.088    i_counter/CLK
    SLICE_X42Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  i_counter/p_decimalCounter.v_cntr_reg[3][1]/Q
                         net (fo=15, routed)          0.867     6.474    i_counter/s_cntr3[2]
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.157     6.631 r  i_counter/p_decimalCounter.v_cntr[2][3]_i_8/O
                         net (fo=5, routed)           0.421     7.052    i_counter/eqOp1_in
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.355     7.407 r  i_counter/p_decimalCounter.v_cntr[1][3]_i_5/O
                         net (fo=6, routed)           0.439     7.846    i_counter/p_decimalCounter.v_cntr[1][3]_i_5_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.119     7.965 r  i_counter/p_decimalCounter.v_cntr[0][0]_i_3/O
                         net (fo=5, routed)           0.766     8.731    i_counter/p_decimalCounter.v_cntr[0][0]_i_3_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.327     9.058 f  i_counter/p_decimalCounter.v_cntr[2][3]_i_4/O
                         net (fo=15, routed)          0.750     9.808    i_counter/eqOp__2
    SLICE_X40Y47         LUT5 (Prop_lut5_I2_O)        0.332    10.140 r  i_counter/p_decimalCounter.v_cntr[0][2]_i_1/O
                         net (fo=1, routed)           0.000    10.140    i_counter/p_decimalCounter.v_cntr[0][2]_i_1_n_0
    SLICE_X40Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.448    14.789    i_counter/CLK
    SLICE_X40Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[0][2]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X40Y47         FDCE (Setup_fdce_C_D)        0.031    15.059    i_counter/p_decimalCounter.v_cntr_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.808ns (37.052%)  route 3.072ns (62.948%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.567     5.088    i_counter/CLK
    SLICE_X42Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  i_counter/p_decimalCounter.v_cntr_reg[3][1]/Q
                         net (fo=15, routed)          0.867     6.474    i_counter/s_cntr3[2]
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.157     6.631 r  i_counter/p_decimalCounter.v_cntr[2][3]_i_8/O
                         net (fo=5, routed)           0.421     7.052    i_counter/eqOp1_in
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.355     7.407 r  i_counter/p_decimalCounter.v_cntr[1][3]_i_5/O
                         net (fo=6, routed)           0.439     7.846    i_counter/p_decimalCounter.v_cntr[1][3]_i_5_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.119     7.965 r  i_counter/p_decimalCounter.v_cntr[0][0]_i_3/O
                         net (fo=5, routed)           0.766     8.731    i_counter/p_decimalCounter.v_cntr[0][0]_i_3_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.327     9.058 f  i_counter/p_decimalCounter.v_cntr[2][3]_i_4/O
                         net (fo=15, routed)          0.578     9.636    i_counter/eqOp__2
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.332     9.968 r  i_counter/p_decimalCounter.v_cntr[1][3]_i_1/O
                         net (fo=1, routed)           0.000     9.968    i_counter/p_decimalCounter.v_cntr[1][3]_i_1_n_0
    SLICE_X41Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.448    14.789    i_counter/CLK
    SLICE_X41Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[1][3]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X41Y47         FDCE (Setup_fdce_C_D)        0.029    15.057    i_counter/p_decimalCounter.v_cntr_reg[1][3]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.808ns (37.064%)  route 3.070ns (62.936%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.567     5.088    i_counter/CLK
    SLICE_X42Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  i_counter/p_decimalCounter.v_cntr_reg[3][1]/Q
                         net (fo=15, routed)          0.867     6.474    i_counter/s_cntr3[2]
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.157     6.631 r  i_counter/p_decimalCounter.v_cntr[2][3]_i_8/O
                         net (fo=5, routed)           0.421     7.052    i_counter/eqOp1_in
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.355     7.407 r  i_counter/p_decimalCounter.v_cntr[1][3]_i_5/O
                         net (fo=6, routed)           0.439     7.846    i_counter/p_decimalCounter.v_cntr[1][3]_i_5_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.119     7.965 r  i_counter/p_decimalCounter.v_cntr[0][0]_i_3/O
                         net (fo=5, routed)           0.766     8.731    i_counter/p_decimalCounter.v_cntr[0][0]_i_3_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.327     9.058 f  i_counter/p_decimalCounter.v_cntr[2][3]_i_4/O
                         net (fo=15, routed)          0.577     9.634    i_counter/eqOp__2
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.332     9.966 r  i_counter/p_decimalCounter.v_cntr[1][0]_i_1/O
                         net (fo=1, routed)           0.000     9.966    i_counter/p_decimalCounter.v_cntr[1][0]_i_1_n_0
    SLICE_X40Y48         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.448    14.789    i_counter/CLK
    SLICE_X40Y48         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[1][0]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X40Y48         FDCE (Setup_fdce_C_D)        0.029    15.057    i_counter/p_decimalCounter.v_cntr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.808ns (37.086%)  route 3.067ns (62.914%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.567     5.088    i_counter/CLK
    SLICE_X42Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  i_counter/p_decimalCounter.v_cntr_reg[3][1]/Q
                         net (fo=15, routed)          0.867     6.474    i_counter/s_cntr3[2]
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.157     6.631 r  i_counter/p_decimalCounter.v_cntr[2][3]_i_8/O
                         net (fo=5, routed)           0.421     7.052    i_counter/eqOp1_in
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.355     7.407 r  i_counter/p_decimalCounter.v_cntr[1][3]_i_5/O
                         net (fo=6, routed)           0.439     7.846    i_counter/p_decimalCounter.v_cntr[1][3]_i_5_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.119     7.965 r  i_counter/p_decimalCounter.v_cntr[0][0]_i_3/O
                         net (fo=5, routed)           0.766     8.731    i_counter/p_decimalCounter.v_cntr[0][0]_i_3_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.327     9.058 f  i_counter/p_decimalCounter.v_cntr[2][3]_i_4/O
                         net (fo=15, routed)          0.574     9.631    i_counter/eqOp__2
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.332     9.963 r  i_counter/p_decimalCounter.v_cntr[1][2]_i_1/O
                         net (fo=1, routed)           0.000     9.963    i_counter/p_decimalCounter.v_cntr[1][2]_i_1_n_0
    SLICE_X40Y48         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.448    14.789    i_counter/CLK
    SLICE_X40Y48         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[1][2]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X40Y48         FDCE (Setup_fdce_C_D)        0.031    15.059    i_counter/p_decimalCounter.v_cntr_reg[1][2]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 1.808ns (37.143%)  route 3.060ns (62.857%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.567     5.088    i_counter/CLK
    SLICE_X42Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  i_counter/p_decimalCounter.v_cntr_reg[3][1]/Q
                         net (fo=15, routed)          0.867     6.474    i_counter/s_cntr3[2]
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.157     6.631 r  i_counter/p_decimalCounter.v_cntr[2][3]_i_8/O
                         net (fo=5, routed)           0.421     7.052    i_counter/eqOp1_in
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.355     7.407 r  i_counter/p_decimalCounter.v_cntr[1][3]_i_5/O
                         net (fo=6, routed)           0.439     7.846    i_counter/p_decimalCounter.v_cntr[1][3]_i_5_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.119     7.965 r  i_counter/p_decimalCounter.v_cntr[0][0]_i_3/O
                         net (fo=5, routed)           0.766     8.731    i_counter/p_decimalCounter.v_cntr[0][0]_i_3_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.327     9.058 f  i_counter/p_decimalCounter.v_cntr[2][3]_i_4/O
                         net (fo=15, routed)          0.566     9.624    i_counter/eqOp__2
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.332     9.956 r  i_counter/p_decimalCounter.v_cntr[2][0]_i_1/O
                         net (fo=1, routed)           0.000     9.956    i_counter/p_decimalCounter.v_cntr[2][0]_i_1_n_0
    SLICE_X41Y48         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.448    14.789    i_counter/CLK
    SLICE_X41Y48         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[2][0]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X41Y48         FDCE (Setup_fdce_C_D)        0.031    15.059    i_counter/p_decimalCounter.v_cntr_reg[2][0]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 1.807ns (36.814%)  route 3.101ns (63.186%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.566     5.087    i_counter/CLK
    SLICE_X42Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  i_counter/p_decimalCounter.v_cntr_reg[3][2]/Q
                         net (fo=15, routed)          0.867     6.472    i_counter/s_cntr3[1]
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.156     6.628 r  i_counter/p_decimalCounter.v_cntr[2][3]_i_8/O
                         net (fo=5, routed)           0.421     7.049    i_counter/eqOp1_in
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.355     7.404 r  i_counter/p_decimalCounter.v_cntr[1][3]_i_5/O
                         net (fo=6, routed)           0.439     7.843    i_counter/p_decimalCounter.v_cntr[1][3]_i_5_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.119     7.962 r  i_counter/p_decimalCounter.v_cntr[0][0]_i_3/O
                         net (fo=5, routed)           0.766     8.728    i_counter/p_decimalCounter.v_cntr[0][0]_i_3_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.327     9.055 f  i_counter/p_decimalCounter.v_cntr[2][3]_i_4/O
                         net (fo=15, routed)          0.609     9.664    i_counter/eqOp__2
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.332     9.996 r  i_counter/p_decimalCounter.v_cntr[3][1]_i_1/O
                         net (fo=1, routed)           0.000     9.996    i_counter/p_0_in[1]
    SLICE_X42Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.448    14.789    i_counter/CLK
    SLICE_X42Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.079    15.107    i_counter/p_decimalCounter.v_cntr_reg[3][1]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  5.111    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.808ns (37.022%)  route 3.076ns (62.978%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.567     5.088    i_counter/CLK
    SLICE_X42Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  i_counter/p_decimalCounter.v_cntr_reg[3][1]/Q
                         net (fo=15, routed)          0.867     6.474    i_counter/s_cntr3[2]
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.157     6.631 r  i_counter/p_decimalCounter.v_cntr[2][3]_i_8/O
                         net (fo=5, routed)           0.421     7.052    i_counter/eqOp1_in
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.355     7.407 r  i_counter/p_decimalCounter.v_cntr[1][3]_i_5/O
                         net (fo=6, routed)           0.439     7.846    i_counter/p_decimalCounter.v_cntr[1][3]_i_5_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.119     7.965 r  i_counter/p_decimalCounter.v_cntr[0][0]_i_3/O
                         net (fo=5, routed)           0.766     8.731    i_counter/p_decimalCounter.v_cntr[0][0]_i_3_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.327     9.058 f  i_counter/p_decimalCounter.v_cntr[2][3]_i_4/O
                         net (fo=15, routed)          0.582     9.640    i_counter/eqOp__2
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.332     9.972 r  i_counter/p_decimalCounter.v_cntr[2][2]_i_1/O
                         net (fo=1, routed)           0.000     9.972    i_counter/p_decimalCounter.v_cntr[2][2]_i_1_n_0
    SLICE_X42Y45         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447    14.788    i_counter/CLK
    SLICE_X42Y45         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[2][2]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y45         FDCE (Setup_fdce_C_D)        0.077    15.104    i_counter/p_decimalCounter.v_cntr_reg[2][2]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.807ns (37.014%)  route 3.075ns (62.986%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.566     5.087    i_counter/CLK
    SLICE_X42Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  i_counter/p_decimalCounter.v_cntr_reg[3][2]/Q
                         net (fo=15, routed)          0.867     6.472    i_counter/s_cntr3[1]
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.156     6.628 r  i_counter/p_decimalCounter.v_cntr[2][3]_i_8/O
                         net (fo=5, routed)           0.421     7.049    i_counter/eqOp1_in
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.355     7.404 r  i_counter/p_decimalCounter.v_cntr[1][3]_i_5/O
                         net (fo=6, routed)           0.439     7.843    i_counter/p_decimalCounter.v_cntr[1][3]_i_5_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.119     7.962 r  i_counter/p_decimalCounter.v_cntr[0][0]_i_3/O
                         net (fo=5, routed)           0.766     8.728    i_counter/p_decimalCounter.v_cntr[0][0]_i_3_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.327     9.055 f  i_counter/p_decimalCounter.v_cntr[2][3]_i_4/O
                         net (fo=15, routed)          0.582     9.637    i_counter/eqOp__2
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.332     9.969 r  i_counter/p_decimalCounter.v_cntr[2][3]_i_2/O
                         net (fo=1, routed)           0.000     9.969    i_counter/p_decimalCounter.v_cntr[2][3]_i_2_n_0
    SLICE_X42Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.448    14.789    i_counter/CLK
    SLICE_X42Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[2][3]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.077    15.105    i_counter/p_decimalCounter.v_cntr_reg[2][3]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.808ns (37.512%)  route 3.012ns (62.488%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.567     5.088    i_counter/CLK
    SLICE_X42Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  i_counter/p_decimalCounter.v_cntr_reg[3][1]/Q
                         net (fo=15, routed)          0.867     6.474    i_counter/s_cntr3[2]
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.157     6.631 r  i_counter/p_decimalCounter.v_cntr[2][3]_i_8/O
                         net (fo=5, routed)           0.421     7.052    i_counter/eqOp1_in
    SLICE_X41Y48         LUT5 (Prop_lut5_I2_O)        0.355     7.407 r  i_counter/p_decimalCounter.v_cntr[1][3]_i_5/O
                         net (fo=6, routed)           0.439     7.846    i_counter/p_decimalCounter.v_cntr[1][3]_i_5_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.119     7.965 r  i_counter/p_decimalCounter.v_cntr[0][0]_i_3/O
                         net (fo=5, routed)           0.766     8.731    i_counter/p_decimalCounter.v_cntr[0][0]_i_3_n_0
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.327     9.058 f  i_counter/p_decimalCounter.v_cntr[2][3]_i_4/O
                         net (fo=15, routed)          0.518     9.576    i_counter/eqOp__2
    SLICE_X41Y46         LUT5 (Prop_lut5_I2_O)        0.332     9.908 r  i_counter/p_decimalCounter.v_cntr[0][3]_i_1/O
                         net (fo=1, routed)           0.000     9.908    i_counter/p_decimalCounter.v_cntr[0][3]_i_1_n_0
    SLICE_X41Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447    14.788    i_counter/CLK
    SLICE_X41Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[0][3]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X41Y46         FDCE (Setup_fdce_C_D)        0.029    15.056    i_counter/p_decimalCounter.v_cntr_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  5.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_io_ctrl/switch_sr_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/swsync_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.047%)  route 0.124ns (39.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    i_io_ctrl/CLK
    SLICE_X33Y43         FDCE                                         r  i_io_ctrl/switch_sr_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  i_io_ctrl/switch_sr_reg[2][1]/Q
                         net (fo=2, routed)           0.124     1.711    i_io_ctrl/p_3_out[2]
    SLICE_X34Y43         LUT5 (Prop_lut5_I3_O)        0.045     1.756 r  i_io_ctrl/swsync[2]_i_1/O
                         net (fo=1, routed)           0.000     1.756    i_io_ctrl/swsync[2]_i_1_n_0
    SLICE_X34Y43         FDCE                                         r  i_io_ctrl/swsync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.831     1.958    i_io_ctrl/CLK
    SLICE_X34Y43         FDCE                                         r  i_io_ctrl/swsync_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.121     1.601    i_io_ctrl/swsync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_io_ctrl/switch_sr_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/swsync_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.047%)  route 0.124ns (39.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    i_io_ctrl/CLK
    SLICE_X33Y44         FDCE                                         r  i_io_ctrl/switch_sr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  i_io_ctrl/switch_sr_reg[3][1]/Q
                         net (fo=2, routed)           0.124     1.711    i_io_ctrl/p_4_out[2]
    SLICE_X34Y44         LUT5 (Prop_lut5_I3_O)        0.045     1.756 r  i_io_ctrl/swsync[3]_i_1/O
                         net (fo=1, routed)           0.000     1.756    i_io_ctrl/swsync[3]_i_1_n_0
    SLICE_X34Y44         FDCE                                         r  i_io_ctrl/swsync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.831     1.958    i_io_ctrl/CLK
    SLICE_X34Y44         FDCE                                         r  i_io_ctrl/swsync_reg[3]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.121     1.601    i_io_ctrl/swsync_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i_io_ctrl/swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntrup_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.094%)  route 0.344ns (64.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    i_io_ctrl/CLK
    SLICE_X32Y43         FDCE                                         r  i_io_ctrl/swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  i_io_ctrl/swsync_reg[0]/Q
                         net (fo=5, routed)           0.344     1.931    i_io_ctrl/s_swsync[15]
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.976 r  i_io_ctrl/cntrup_i_1/O
                         net (fo=1, routed)           0.000     1.976    cntrup
    SLICE_X36Y44         FDCE                                         r  cntrup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.832     1.959    clk_i_IBUF_BUFG
    SLICE_X36Y44         FDCE                                         r  cntrup_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.091     1.801    cntrup_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 i_io_ctrl/switch_sr_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/swsync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    i_io_ctrl/CLK
    SLICE_X37Y43         FDCE                                         r  i_io_ctrl/switch_sr_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  i_io_ctrl/switch_sr_reg[1][1]/Q
                         net (fo=2, routed)           0.109     1.696    i_io_ctrl/p_2_out[2]
    SLICE_X36Y43         LUT5 (Prop_lut5_I3_O)        0.045     1.741 r  i_io_ctrl/swsync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.741    i_io_ctrl/swsync[1]_i_1_n_0
    SLICE_X36Y43         FDCE                                         r  i_io_ctrl/swsync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.832     1.959    i_io_ctrl/CLK
    SLICE_X36Y43         FDCE                                         r  i_io_ctrl/swsync_reg[1]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y43         FDCE (Hold_fdce_C_D)         0.091     1.550    i_io_ctrl/swsync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i_io_ctrl/switch_sr_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/swsync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.481%)  route 0.117ns (38.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    i_io_ctrl/CLK
    SLICE_X31Y43         FDCE                                         r  i_io_ctrl/switch_sr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  i_io_ctrl/switch_sr_reg[0][1]/Q
                         net (fo=2, routed)           0.117     1.704    i_io_ctrl/p_1_out[2]
    SLICE_X32Y43         LUT5 (Prop_lut5_I3_O)        0.045     1.749 r  i_io_ctrl/swsync[0]_i_1/O
                         net (fo=1, routed)           0.000     1.749    i_io_ctrl/swsync[0]_i_1_n_0
    SLICE_X32Y43         FDCE                                         r  i_io_ctrl/swsync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.832     1.959    i_io_ctrl/CLK
    SLICE_X32Y43         FDCE                                         r  i_io_ctrl/swsync_reg[0]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X32Y43         FDCE (Hold_fdce_C_D)         0.092     1.554    i_io_ctrl/swsync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_io_ctrl/swsync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntrclear_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.125%)  route 0.363ns (68.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    i_io_ctrl/CLK
    SLICE_X34Y44         FDCE                                         r  i_io_ctrl/swsync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  i_io_ctrl/swsync_reg[3]/Q
                         net (fo=6, routed)           0.363     1.972    s_swsync[12]
    SLICE_X39Y44         FDCE                                         r  cntrclear_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.832     1.959    clk_i_IBUF_BUFG
    SLICE_X39Y44         FDCE                                         r  cntrclear_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X39Y44         FDCE (Hold_fdce_C_D)         0.063     1.773    cntrclear_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 i_io_ctrl/swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntrhold_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.555%)  route 0.185ns (49.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    i_io_ctrl/CLK
    SLICE_X32Y43         FDCE                                         r  i_io_ctrl/swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  i_io_ctrl/swsync_reg[0]/Q
                         net (fo=5, routed)           0.185     1.772    i_io_ctrl/s_swsync[15]
    SLICE_X34Y44         LUT4 (Prop_lut4_I0_O)        0.048     1.820 r  i_io_ctrl/cntrhold_i_1/O
                         net (fo=1, routed)           0.000     1.820    i_io_ctrl_n_3
    SLICE_X34Y44         FDCE                                         r  cntrhold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  cntrhold_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.131     1.611    cntrhold_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_io_ctrl/switch_sr_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/switch_sr_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.887%)  route 0.180ns (56.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    i_io_ctrl/CLK
    SLICE_X29Y43         FDCE                                         r  i_io_ctrl/switch_sr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  i_io_ctrl/switch_sr_reg[0][0]/Q
                         net (fo=2, routed)           0.180     1.767    i_io_ctrl/p_1_out[1]
    SLICE_X31Y43         FDCE                                         r  i_io_ctrl/switch_sr_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.832     1.959    i_io_ctrl/CLK
    SLICE_X31Y43         FDCE                                         r  i_io_ctrl/switch_sr_reg[0][1]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X31Y43         FDCE (Hold_fdce_C_D)         0.070     1.551    i_io_ctrl/switch_sr_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 i_io_ctrl/swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntrdown_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.155%)  route 0.185ns (49.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    i_io_ctrl/CLK
    SLICE_X32Y43         FDCE                                         r  i_io_ctrl/swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  i_io_ctrl/swsync_reg[0]/Q
                         net (fo=5, routed)           0.185     1.772    i_io_ctrl/s_swsync[15]
    SLICE_X34Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.817 r  i_io_ctrl/cntrdown_i_1/O
                         net (fo=1, routed)           0.000     1.817    cntrdown
    SLICE_X34Y44         FDCE                                         r  cntrdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.831     1.958    clk_i_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  cntrdown_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.120     1.600    cntrdown_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 i_io_ctrl/switch_sr_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/switch_sr_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.169%)  route 0.419ns (74.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    i_io_ctrl/CLK
    SLICE_X29Y43         FDCE                                         r  i_io_ctrl/switch_sr_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  i_io_ctrl/switch_sr_reg[1][0]/Q
                         net (fo=2, routed)           0.419     2.006    i_io_ctrl/p_2_out[1]
    SLICE_X37Y43         FDCE                                         r  i_io_ctrl/switch_sr_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.832     1.959    i_io_ctrl/CLK
    SLICE_X37Y43         FDCE                                         r  i_io_ctrl/switch_sr_reg[1][1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y43         FDCE (Hold_fdce_C_D)         0.070     1.780    i_io_ctrl/switch_sr_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   cntrclear_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   cntrdown_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   cntrhold_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   cntrup_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   i_counter/p_decimalCounter.v_cntr_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   i_counter/p_decimalCounter.v_cntr_reg[0][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y47   i_counter/p_decimalCounter.v_cntr_reg[0][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y46   i_counter/p_decimalCounter.v_cntr_reg[0][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y48   i_counter/p_decimalCounter.v_cntr_reg[1][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   cntrclear_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   cntrclear_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cntrdown_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cntrdown_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cntrhold_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cntrhold_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cntrup_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cntrup_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   i_counter/p_decimalCounter.v_cntr_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   i_counter/p_decimalCounter.v_cntr_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   cntrclear_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   cntrclear_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cntrdown_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cntrdown_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cntrhold_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   cntrhold_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cntrup_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cntrup_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   i_counter/p_decimalCounter.v_cntr_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   i_counter/p_decimalCounter.v_cntr_reg[0][0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_io_ctrl/s_ss_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.801ns  (logic 1.441ns (18.476%)  route 6.360ns (81.524%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         6.360     7.801    i_io_ctrl/AR[0]
    SLICE_X43Y48         FDPE                                         f  i_io_ctrl/s_ss_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_io_ctrl/s_ss_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.741ns  (logic 1.441ns (18.619%)  route 6.300ns (81.381%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         6.300     7.741    i_io_ctrl/AR[0]
    SLICE_X42Y49         FDPE                                         f  i_io_ctrl/s_ss_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/LED_o_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 3.961ns (51.845%)  route 3.679ns (48.155%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE                         0.000     0.000 r  i_io_ctrl/LED_o_reg[0]/C
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_io_ctrl/LED_o_reg[0]/Q
                         net (fo=1, routed)           3.679     4.135    LED_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.640 r  LED_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.640    LED_o[0]
    U16                                                               r  LED_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/s_ss_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ss_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.469ns  (logic 4.022ns (53.857%)  route 3.446ns (46.143%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDPE                         0.000     0.000 r  i_io_ctrl/s_ss_reg[5]/C
    SLICE_X42Y49         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i_io_ctrl/s_ss_reg[5]/Q
                         net (fo=1, routed)           3.446     3.964    ss_o_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.469 r  ss_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.469    ss_o[5]
    V5                                                                r  ss_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_io_ctrl/s_ss_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.460ns  (logic 1.441ns (19.321%)  route 6.018ns (80.679%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         6.018     7.460    i_io_ctrl/AR[0]
    SLICE_X44Y48         FDPE                                         f  i_io_ctrl/s_ss_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_io_ctrl/s_ss_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.455ns  (logic 1.441ns (19.332%)  route 6.014ns (80.668%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         6.014     7.455    i_io_ctrl/AR[0]
    SLICE_X45Y48         FDPE                                         f  i_io_ctrl/s_ss_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/s_ss_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ss_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.454ns  (logic 3.987ns (53.493%)  route 3.467ns (46.507%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDPE                         0.000     0.000 r  i_io_ctrl/s_ss_reg[6]/C
    SLICE_X44Y48         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  i_io_ctrl/s_ss_reg[6]/Q
                         net (fo=1, routed)           3.467     3.923    ss_o_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.454 r  ss_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.454    ss_o[6]
    U7                                                                r  ss_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_io_ctrl/s_ss_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.290ns  (logic 1.441ns (19.771%)  route 5.848ns (80.229%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         5.848     7.290    i_io_ctrl/AR[0]
    SLICE_X45Y47         FDPE                                         f  i_io_ctrl/s_ss_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/s_ss_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ss_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.232ns  (logic 3.991ns (55.185%)  route 3.241ns (44.815%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDPE                         0.000     0.000 r  i_io_ctrl/s_ss_reg[2]/C
    SLICE_X43Y48         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  i_io_ctrl/s_ss_reg[2]/Q
                         net (fo=1, routed)           3.241     3.697    ss_o_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.232 r  ss_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.232    ss_o[2]
    U8                                                                r  ss_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/s_ss_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ss_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.207ns  (logic 3.992ns (55.382%)  route 3.216ns (44.618%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDPE                         0.000     0.000 r  i_io_ctrl/s_ss_reg[3]/C
    SLICE_X44Y46         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  i_io_ctrl/s_ss_reg[3]/Q
                         net (fo=1, routed)           3.216     3.672    ss_o_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.207 r  ss_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.207    ss_o[3]
    V8                                                                r  ss_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_io_ctrl/v_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_io_ctrl/s_ss_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.340%)  route 0.122ns (39.660%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE                         0.000     0.000 r  i_io_ctrl/v_digit_reg[0]/C
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  i_io_ctrl/v_digit_reg[0]/Q
                         net (fo=34, routed)          0.122     0.263    i_io_ctrl/Q[0]
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.308 r  i_io_ctrl/s_ss_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    i_io_ctrl/s_ss_sel[0]_i_1_n_0
    SLICE_X45Y41         FDPE                                         r  i_io_ctrl/s_ss_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/v_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_io_ctrl/s_ss_sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.145%)  route 0.123ns (39.855%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE                         0.000     0.000 r  i_io_ctrl/v_digit_reg[0]/C
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  i_io_ctrl/v_digit_reg[0]/Q
                         net (fo=34, routed)          0.123     0.264    i_io_ctrl/Q[0]
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.309 r  i_io_ctrl/s_ss_sel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.309    i_io_ctrl/s_ss_sel[2]_i_1_n_0
    SLICE_X45Y41         FDPE                                         r  i_io_ctrl/s_ss_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/v_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_io_ctrl/s_ss_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.189ns (60.722%)  route 0.122ns (39.278%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE                         0.000     0.000 r  i_io_ctrl/v_digit_reg[0]/C
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_io_ctrl/v_digit_reg[0]/Q
                         net (fo=34, routed)          0.122     0.263    i_io_ctrl/Q[0]
    SLICE_X45Y41         LUT2 (Prop_lut2_I0_O)        0.048     0.311 r  i_io_ctrl/s_ss_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.311    i_io_ctrl/s_ss_sel[1]_i_1_n_0
    SLICE_X45Y41         FDPE                                         r  i_io_ctrl/s_ss_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/v_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_io_ctrl/s_ss_sel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.190ns (60.654%)  route 0.123ns (39.346%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE                         0.000     0.000 r  i_io_ctrl/v_digit_reg[0]/C
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_io_ctrl/v_digit_reg[0]/Q
                         net (fo=34, routed)          0.123     0.264    i_io_ctrl/Q[0]
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.049     0.313 r  i_io_ctrl/s_ss_sel[3]_i_1/O
                         net (fo=1, routed)           0.000     0.313    i_io_ctrl/s_ss_sel[3]_i_1_n_0
    SLICE_X45Y41         FDPE                                         r  i_io_ctrl/s_ss_sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/v_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_io_ctrl/v_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.183ns (46.663%)  route 0.209ns (53.337%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE                         0.000     0.000 r  i_io_ctrl/v_digit_reg[0]/C
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_io_ctrl/v_digit_reg[0]/Q
                         net (fo=34, routed)          0.209     0.350    i_io_ctrl/Q[0]
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.042     0.392 r  i_io_ctrl/v_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.392    i_io_ctrl/v_digit[1]_i_1_n_0
    SLICE_X44Y41         FDCE                                         r  i_io_ctrl/v_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/v_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_io_ctrl/v_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.068%)  route 0.209ns (52.932%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE                         0.000     0.000 r  i_io_ctrl/v_digit_reg[0]/C
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  i_io_ctrl/v_digit_reg[0]/Q
                         net (fo=34, routed)          0.209     0.350    i_io_ctrl/Q[0]
    SLICE_X44Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  i_io_ctrl/v_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    i_io_ctrl/v_digit[0]_i_1_n_0
    SLICE_X44Y41         FDCE                                         r  i_io_ctrl/v_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/v_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_io_ctrl/s_ss_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.231ns (38.972%)  route 0.362ns (61.028%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE                         0.000     0.000 r  i_io_ctrl/v_digit_reg[0]/C
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_io_ctrl/v_digit_reg[0]/Q
                         net (fo=34, routed)          0.310     0.451    i_counter/Q[0]
    SLICE_X45Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.496 r  i_counter/s_ss[1]_i_4/O
                         net (fo=1, routed)           0.051     0.548    i_counter/s_ss[1]_i_4_n_0
    SLICE_X45Y47         LUT4 (Prop_lut4_I2_O)        0.045     0.593 r  i_counter/s_ss[1]_i_1/O
                         net (fo=1, routed)           0.000     0.593    i_io_ctrl/D[5]
    SLICE_X45Y47         FDPE                                         r  i_io_ctrl/s_ss_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/v_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_io_ctrl/s_ss_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.272ns (42.670%)  route 0.365ns (57.330%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE                         0.000     0.000 r  i_io_ctrl/v_digit_reg[1]/C
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_io_ctrl/v_digit_reg[1]/Q
                         net (fo=33, routed)          0.314     0.442    i_counter/Q[1]
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.099     0.541 r  i_counter/s_ss[4]_i_4/O
                         net (fo=1, routed)           0.051     0.592    i_counter/s_ss[4]_i_4_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I2_O)        0.045     0.637 r  i_counter/s_ss[4]_i_1/O
                         net (fo=1, routed)           0.000     0.637    i_io_ctrl/D[2]
    SLICE_X45Y46         FDPE                                         r  i_io_ctrl/s_ss_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/v_digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_io_ctrl/s_ss_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.272ns (40.541%)  route 0.399ns (59.459%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE                         0.000     0.000 r  i_io_ctrl/v_digit_reg[1]/C
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  i_io_ctrl/v_digit_reg[1]/Q
                         net (fo=33, routed)          0.249     0.377    i_counter/Q[1]
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.099     0.476 r  i_counter/s_ss[6]_i_4/O
                         net (fo=1, routed)           0.150     0.626    i_counter/s_ss[6]_i_4_n_0
    SLICE_X44Y48         LUT4 (Prop_lut4_I2_O)        0.045     0.671 r  i_counter/s_ss[6]_i_1/O
                         net (fo=1, routed)           0.000     0.671    i_io_ctrl/D[0]
    SLICE_X44Y48         FDPE                                         r  i_io_ctrl/s_ss_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/v_digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_io_ctrl/s_ss_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.231ns (34.090%)  route 0.447ns (65.910%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDCE                         0.000     0.000 r  i_io_ctrl/v_digit_reg[0]/C
    SLICE_X44Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_io_ctrl/v_digit_reg[0]/Q
                         net (fo=34, routed)          0.395     0.536    i_counter/Q[0]
    SLICE_X45Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.581 r  i_counter/s_ss[0]_i_4/O
                         net (fo=1, routed)           0.051     0.633    i_counter/s_ss[0]_i_4_n_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I2_O)        0.045     0.678 r  i_counter/s_ss[0]_i_1/O
                         net (fo=1, routed)           0.000     0.678    i_io_ctrl/D[6]
    SLICE_X45Y48         FDPE                                         r  i_io_ctrl/s_ss_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_i
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.945ns  (logic 0.704ns (23.908%)  route 2.241ns (76.092%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.566     5.087    i_counter/CLK
    SLICE_X40Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  i_counter/p_decimalCounter.v_cntr_reg[0][0]/Q
                         net (fo=29, routed)          1.576     7.119    i_counter/s_cntr0[3]
    SLICE_X43Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  i_counter/s_ss[2]_i_3/O
                         net (fo=1, routed)           0.665     7.908    i_counter/s_ss[2]_i_3_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I1_O)        0.124     8.032 r  i_counter/s_ss[2]_i_1/O
                         net (fo=1, routed)           0.000     8.032    i_io_ctrl/D[4]
    SLICE_X43Y48         FDPE                                         r  i_io_ctrl/s_ss_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.861ns  (logic 0.704ns (24.608%)  route 2.157ns (75.392%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.567     5.088    i_counter/CLK
    SLICE_X40Y48         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  i_counter/p_decimalCounter.v_cntr_reg[1][2]/Q
                         net (fo=15, routed)          1.360     6.904    i_counter/s_cntr1[1]
    SLICE_X44Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.028 r  i_counter/s_ss[3]_i_2/O
                         net (fo=1, routed)           0.797     7.825    i_counter/s_ss[3]_i_2_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.949 r  i_counter/s_ss[3]_i_1/O
                         net (fo=1, routed)           0.000     7.949    i_io_ctrl/D[3]
    SLICE_X44Y46         FDPE                                         r  i_io_ctrl/s_ss_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.858ns  (logic 0.766ns (26.801%)  route 2.092ns (73.199%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.566     5.087    i_counter/CLK
    SLICE_X42Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  i_counter/p_decimalCounter.v_cntr_reg[3][2]/Q
                         net (fo=15, routed)          1.217     6.822    i_counter/s_cntr3[1]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.124     6.946 r  i_counter/s_ss[5]_i_4/O
                         net (fo=1, routed)           0.875     7.821    i_counter/s_ss[5]_i_4_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.124     7.945 r  i_counter/s_ss[5]_i_1/O
                         net (fo=1, routed)           0.000     7.945    i_io_ctrl/D[1]
    SLICE_X42Y49         FDPE                                         r  i_io_ctrl/s_ss_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.832ns  (logic 0.704ns (24.860%)  route 2.128ns (75.140%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.566     5.087    i_counter/CLK
    SLICE_X41Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  i_counter/p_decimalCounter.v_cntr_reg[0][3]/Q
                         net (fo=25, routed)          1.695     7.238    i_counter/s_cntr0[0]
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.124     7.362 r  i_counter/s_ss[0]_i_3/O
                         net (fo=1, routed)           0.433     7.795    i_counter/s_ss[0]_i_3_n_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.124     7.919 r  i_counter/s_ss[0]_i_1/O
                         net (fo=1, routed)           0.000     7.919    i_io_ctrl/D[6]
    SLICE_X45Y48         FDPE                                         r  i_io_ctrl/s_ss_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.741ns  (logic 0.704ns (25.681%)  route 2.037ns (74.319%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.567     5.088    i_counter/CLK
    SLICE_X40Y48         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  i_counter/p_decimalCounter.v_cntr_reg[1][2]/Q
                         net (fo=15, routed)          1.195     6.739    i_counter/s_cntr1[1]
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.863 r  i_counter/s_ss[4]_i_2/O
                         net (fo=1, routed)           0.843     7.706    i_counter/s_ss[4]_i_2_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.830 r  i_counter/s_ss[4]_i_1/O
                         net (fo=1, routed)           0.000     7.830    i_io_ctrl/D[2]
    SLICE_X45Y46         FDPE                                         r  i_io_ctrl/s_ss_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.734ns  (logic 0.704ns (25.750%)  route 2.030ns (74.250%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.566     5.087    i_counter/CLK
    SLICE_X40Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  i_counter/p_decimalCounter.v_cntr_reg[0][1]/Q
                         net (fo=27, routed)          1.597     7.140    i_counter/s_cntr0[2]
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.264 r  i_counter/s_ss[1]_i_3/O
                         net (fo=1, routed)           0.433     7.697    i_counter/s_ss[1]_i_3_n_0
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     7.821 r  i_counter/s_ss[1]_i_1/O
                         net (fo=1, routed)           0.000     7.821    i_io_ctrl/D[5]
    SLICE_X45Y47         FDPE                                         r  i_io_ctrl/s_ss_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.652ns  (logic 0.766ns (28.886%)  route 1.886ns (71.114%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.566     5.087    i_counter/CLK
    SLICE_X42Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  i_counter/p_decimalCounter.v_cntr_reg[3][2]/Q
                         net (fo=15, routed)          1.470     7.075    i_counter/s_cntr3[1]
    SLICE_X44Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.199 r  i_counter/s_ss[6]_i_4/O
                         net (fo=1, routed)           0.416     7.615    i_counter/s_ss[6]_i_4_n_0
    SLICE_X44Y48         LUT4 (Prop_lut4_I2_O)        0.124     7.739 r  i_counter/s_ss[6]_i_1/O
                         net (fo=1, routed)           0.000     7.739    i_io_ctrl/D[0]
    SLICE_X44Y48         FDPE                                         r  i_io_ctrl/s_ss_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/swsync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/LED_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.509ns  (logic 0.518ns (34.323%)  route 0.991ns (65.677%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.564     5.085    i_io_ctrl/CLK
    SLICE_X34Y44         FDCE                                         r  i_io_ctrl/swsync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  i_io_ctrl/swsync_reg[3]/Q
                         net (fo=6, routed)           0.991     6.594    i_io_ctrl/swsync_reg[3]_0[0]
    SLICE_X33Y42         FDCE                                         r  i_io_ctrl/LED_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/swsync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/LED_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.304ns  (logic 0.518ns (39.721%)  route 0.786ns (60.279%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.564     5.085    i_io_ctrl/CLK
    SLICE_X34Y43         FDCE                                         r  i_io_ctrl/swsync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  i_io_ctrl/swsync_reg[2]/Q
                         net (fo=4, routed)           0.786     6.389    i_io_ctrl/s_swsync[13]
    SLICE_X33Y40         FDCE                                         r  i_io_ctrl/LED_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/LED_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.241ns  (logic 0.456ns (36.746%)  route 0.785ns (63.254%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.565     5.086    i_io_ctrl/CLK
    SLICE_X32Y43         FDCE                                         r  i_io_ctrl/swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  i_io_ctrl/swsync_reg[0]/Q
                         net (fo=5, routed)           0.785     6.327    i_io_ctrl/s_swsync[15]
    SLICE_X31Y40         FDCE                                         r  i_io_ctrl/LED_o_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_io_ctrl/swsync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/LED_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.141ns (37.693%)  route 0.233ns (62.307%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    i_io_ctrl/CLK
    SLICE_X36Y43         FDCE                                         r  i_io_ctrl/swsync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  i_io_ctrl/swsync_reg[1]/Q
                         net (fo=5, routed)           0.233     1.820    i_io_ctrl/s_swsync[14]
    SLICE_X28Y43         FDCE                                         r  i_io_ctrl/LED_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/LED_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.141ns (31.976%)  route 0.300ns (68.024%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    i_io_ctrl/CLK
    SLICE_X32Y43         FDCE                                         r  i_io_ctrl/swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  i_io_ctrl/swsync_reg[0]/Q
                         net (fo=5, routed)           0.300     1.887    i_io_ctrl/s_swsync[15]
    SLICE_X31Y40         FDCE                                         r  i_io_ctrl/LED_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/swsync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/LED_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.164ns (36.517%)  route 0.285ns (63.483%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    i_io_ctrl/CLK
    SLICE_X34Y43         FDCE                                         r  i_io_ctrl/swsync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  i_io_ctrl/swsync_reg[2]/Q
                         net (fo=4, routed)           0.285     1.894    i_io_ctrl/s_swsync[13]
    SLICE_X33Y40         FDCE                                         r  i_io_ctrl/LED_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.254ns (53.873%)  route 0.217ns (46.127%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    i_counter/CLK
    SLICE_X42Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  i_counter/p_decimalCounter.v_cntr_reg[3][2]/Q
                         net (fo=15, routed)          0.166     1.776    i_counter/s_cntr3[1]
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  i_counter/s_ss[4]_i_4/O
                         net (fo=1, routed)           0.051     1.873    i_counter/s_ss[4]_i_4_n_0
    SLICE_X45Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.918 r  i_counter/s_ss[4]_i_1/O
                         net (fo=1, routed)           0.000     1.918    i_io_ctrl/D[2]
    SLICE_X45Y46         FDPE                                         r  i_io_ctrl/s_ss_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.254ns (52.040%)  route 0.234ns (47.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    i_counter/CLK
    SLICE_X42Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  i_counter/p_decimalCounter.v_cntr_reg[3][2]/Q
                         net (fo=15, routed)          0.175     1.786    i_counter/s_cntr3[1]
    SLICE_X44Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.831 r  i_counter/s_ss[3]_i_4/O
                         net (fo=1, routed)           0.059     1.889    i_counter/s_ss[3]_i_4_n_0
    SLICE_X44Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.934 r  i_counter/s_ss[3]_i_1/O
                         net (fo=1, routed)           0.000     1.934    i_io_ctrl/D[3]
    SLICE_X44Y46         FDPE                                         r  i_io_ctrl/s_ss_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_io_ctrl/swsync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/LED_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.164ns (30.415%)  route 0.375ns (69.585%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.562     1.445    i_io_ctrl/CLK
    SLICE_X34Y44         FDCE                                         r  i_io_ctrl/swsync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  i_io_ctrl/swsync_reg[3]/Q
                         net (fo=6, routed)           0.375     1.984    i_io_ctrl/swsync_reg[3]_0[0]
    SLICE_X33Y42         FDCE                                         r  i_io_ctrl/LED_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.559ns  (logic 0.254ns (45.422%)  route 0.305ns (54.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.564     1.447    i_counter/CLK
    SLICE_X42Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  i_counter/p_decimalCounter.v_cntr_reg[3][1]/Q
                         net (fo=15, routed)          0.254     1.865    i_counter/s_cntr3[2]
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.910 r  i_counter/s_ss[0]_i_4/O
                         net (fo=1, routed)           0.051     1.961    i_counter/s_ss[0]_i_4_n_0
    SLICE_X45Y48         LUT4 (Prop_lut4_I2_O)        0.045     2.006 r  i_counter/s_ss[0]_i_1/O
                         net (fo=1, routed)           0.000     2.006    i_io_ctrl/D[6]
    SLICE_X45Y48         FDPE                                         r  i_io_ctrl/s_ss_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.231ns (40.200%)  route 0.344ns (59.800%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.564     1.447    i_counter/CLK
    SLICE_X40Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  i_counter/p_decimalCounter.v_cntr_reg[0][2]/Q
                         net (fo=26, routed)          0.285     1.873    i_counter/s_cntr0[1]
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.918 r  i_counter/s_ss[6]_i_3/O
                         net (fo=1, routed)           0.059     1.977    i_counter/s_ss[6]_i_3_n_0
    SLICE_X44Y48         LUT4 (Prop_lut4_I1_O)        0.045     2.022 r  i_counter/s_ss[6]_i_1/O
                         net (fo=1, routed)           0.000     2.022    i_io_ctrl/D[0]
    SLICE_X44Y48         FDPE                                         r  i_io_ctrl/s_ss_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.254ns (43.617%)  route 0.328ns (56.383%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.563     1.446    i_counter/CLK
    SLICE_X42Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  i_counter/p_decimalCounter.v_cntr_reg[3][3]/Q
                         net (fo=14, routed)          0.277     1.887    i_counter/s_cntr3[0]
    SLICE_X45Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.932 r  i_counter/s_ss[1]_i_4/O
                         net (fo=1, routed)           0.051     1.983    i_counter/s_ss[1]_i_4_n_0
    SLICE_X45Y47         LUT4 (Prop_lut4_I2_O)        0.045     2.028 r  i_counter/s_ss[1]_i_1/O
                         net (fo=1, routed)           0.000     2.028    i_io_ctrl/D[5]
    SLICE_X45Y47         FDPE                                         r  i_io_ctrl/s_ss_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_counter/p_decimalCounter.v_cntr_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.231ns (37.648%)  route 0.383ns (62.352%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.564     1.447    i_counter/CLK
    SLICE_X41Y48         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  i_counter/p_decimalCounter.v_cntr_reg[2][1]/Q
                         net (fo=16, routed)          0.277     1.865    i_counter/s_cntr2[2]
    SLICE_X43Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.910 r  i_counter/s_ss[2]_i_5/O
                         net (fo=1, routed)           0.105     2.016    i_counter/s_ss[2]_i_5_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.045     2.061 r  i_counter/s_ss[2]_i_1/O
                         net (fo=1, routed)           0.000     2.061    i_io_ctrl/D[4]
    SLICE_X43Y48         FDPE                                         r  i_io_ctrl/s_ss_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_i

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.947ns  (logic 1.441ns (18.137%)  route 6.505ns (81.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         6.505     7.947    i_counter/AR[0]
    SLICE_X40Y48         FDCE                                         f  i_counter/p_decimalCounter.v_cntr_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.448     4.789    i_counter/CLK
    SLICE_X40Y48         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[1][0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.947ns  (logic 1.441ns (18.137%)  route 6.505ns (81.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         6.505     7.947    i_counter/AR[0]
    SLICE_X40Y48         FDCE                                         f  i_counter/p_decimalCounter.v_cntr_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.448     4.789    i_counter/CLK
    SLICE_X40Y48         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[1][2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[2][0]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.942ns  (logic 1.441ns (18.147%)  route 6.501ns (81.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         6.501     7.942    i_counter/AR[0]
    SLICE_X41Y48         FDCE                                         f  i_counter/p_decimalCounter.v_cntr_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.448     4.789    i_counter/CLK
    SLICE_X41Y48         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[2][0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[2][1]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.942ns  (logic 1.441ns (18.147%)  route 6.501ns (81.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         6.501     7.942    i_counter/AR[0]
    SLICE_X41Y48         FDCE                                         f  i_counter/p_decimalCounter.v_cntr_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.448     4.789    i_counter/CLK
    SLICE_X41Y48         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[2][1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_counter/s_10hzclk_reg/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.836ns  (logic 1.441ns (21.083%)  route 5.395ns (78.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         5.395     6.836    i_counter/AR[0]
    SLICE_X40Y45         FDCE                                         f  i_counter/s_10hzclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447     4.788    i_counter/CLK
    SLICE_X40Y45         FDCE                                         r  i_counter/s_10hzclk_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_counter/s_clkcount_reg[27]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.836ns  (logic 1.441ns (21.083%)  route 5.395ns (78.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         5.395     6.836    i_counter/AR[0]
    SLICE_X40Y45         FDCE                                         f  i_counter/s_clkcount_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447     4.788    i_counter/CLK
    SLICE_X40Y45         FDCE                                         r  i_counter/s_clkcount_reg[27]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_counter/s_clkcount_reg[30]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.836ns  (logic 1.441ns (21.083%)  route 5.395ns (78.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         5.395     6.836    i_counter/AR[0]
    SLICE_X40Y45         FDCE                                         f  i_counter/s_clkcount_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447     4.788    i_counter/CLK
    SLICE_X40Y45         FDCE                                         r  i_counter/s_clkcount_reg[30]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[3][2]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.824ns  (logic 1.441ns (21.121%)  route 5.383ns (78.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         5.383     6.824    i_counter/AR[0]
    SLICE_X42Y46         FDCE                                         f  i_counter/p_decimalCounter.v_cntr_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447     4.788    i_counter/CLK
    SLICE_X42Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[3][3]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.824ns  (logic 1.441ns (21.121%)  route 5.383ns (78.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         5.383     6.824    i_counter/AR[0]
    SLICE_X42Y46         FDCE                                         f  i_counter/p_decimalCounter.v_cntr_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.447     4.788    i_counter/CLK
    SLICE_X42Y46         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[3][3]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_counter/p_decimalCounter.v_cntr_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.735ns  (logic 1.441ns (21.400%)  route 5.294ns (78.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         5.294     6.735    i_counter/AR[0]
    SLICE_X40Y47         FDCE                                         f  i_counter/p_decimalCounter.v_cntr_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.448     4.789    i_counter/CLK
    SLICE_X40Y47         FDCE                                         r  i_counter/p_decimalCounter.v_cntr_reg[0][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_io_ctrl/s_clkcount_reg[3]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.210ns (14.621%)  route 1.223ns (85.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         1.223     1.433    i_io_ctrl/AR[0]
    SLICE_X31Y38         FDCE                                         f  i_io_ctrl/s_clkcount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.957    i_io_ctrl/CLK
    SLICE_X31Y38         FDCE                                         r  i_io_ctrl/s_clkcount_reg[3]/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            i_io_ctrl/switch_sr_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.448ns  (logic 0.221ns (15.259%)  route 1.227ns (84.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.227     1.448    i_io_ctrl/sw_i_IBUF[3]
    SLICE_X29Y43         FDCE                                         r  i_io_ctrl/switch_sr_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.833     1.960    i_io_ctrl/CLK
    SLICE_X29Y43         FDCE                                         r  i_io_ctrl/switch_sr_reg[0][0]/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            i_io_ctrl/switch_sr_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.232ns (15.621%)  route 1.252ns (84.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.252     1.484    i_io_ctrl/sw_i_IBUF[1]
    SLICE_X33Y39         FDCE                                         r  i_io_ctrl/switch_sr_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.957    i_io_ctrl/CLK
    SLICE_X33Y39         FDCE                                         r  i_io_ctrl/switch_sr_reg[2][0]/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            i_io_ctrl/switch_sr_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.229ns (15.412%)  route 1.259ns (84.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.259     1.488    i_io_ctrl/sw_i_IBUF[2]
    SLICE_X29Y43         FDCE                                         r  i_io_ctrl/switch_sr_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.833     1.960    i_io_ctrl/CLK
    SLICE_X29Y43         FDCE                                         r  i_io_ctrl/switch_sr_reg[1][0]/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            i_io_ctrl/switch_sr_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.217ns (14.245%)  route 1.304ns (85.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.304     1.521    i_io_ctrl/sw_i_IBUF[0]
    SLICE_X33Y39         FDCE                                         r  i_io_ctrl/switch_sr_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.957    i_io_ctrl/CLK
    SLICE_X33Y39         FDCE                                         r  i_io_ctrl/switch_sr_reg[3][0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_io_ctrl/s_clkcount_reg[1]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.210ns (13.651%)  route 1.325ns (86.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         1.325     1.535    i_io_ctrl/AR[0]
    SLICE_X32Y38         FDCE                                         f  i_io_ctrl/s_clkcount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.957    i_io_ctrl/CLK
    SLICE_X32Y38         FDCE                                         r  i_io_ctrl/s_clkcount_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_io_ctrl/s_clkcount_reg[2]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.210ns (13.651%)  route 1.325ns (86.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         1.325     1.535    i_io_ctrl/AR[0]
    SLICE_X32Y38         FDCE                                         f  i_io_ctrl/s_clkcount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.957    i_io_ctrl/CLK
    SLICE_X32Y38         FDCE                                         r  i_io_ctrl/s_clkcount_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_io_ctrl/s_clkcount_reg[4]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.535ns  (logic 0.210ns (13.651%)  route 1.325ns (86.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         1.325     1.535    i_io_ctrl/AR[0]
    SLICE_X32Y38         FDCE                                         f  i_io_ctrl/s_clkcount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.957    i_io_ctrl/CLK
    SLICE_X32Y38         FDCE                                         r  i_io_ctrl/s_clkcount_reg[4]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_io_ctrl/s_clkcount_reg[0]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.210ns (13.460%)  route 1.347ns (86.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         1.347     1.557    i_io_ctrl/AR[0]
    SLICE_X34Y38         FDCE                                         f  i_io_ctrl/s_clkcount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.829     1.956    i_io_ctrl/CLK
    SLICE_X34Y38         FDCE                                         r  i_io_ctrl/s_clkcount_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_io_ctrl/switch_sr_reg[2][0]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.210ns (13.000%)  route 1.402ns (87.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_i_IBUF_inst/O
                         net (fo=119, routed)         1.402     1.612    i_io_ctrl/AR[0]
    SLICE_X33Y39         FDCE                                         f  i_io_ctrl/switch_sr_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.830     1.957    i_io_ctrl/CLK
    SLICE_X33Y39         FDCE                                         r  i_io_ctrl/switch_sr_reg[2][0]/C





