INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Raynara Lima/Documents/Capitulo 1/not_GATE/not_GATE.sim/sim_1/impl/timing/st_not_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_GATE
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 1/not_GATE/not_GATE.srcs/sim_1/new/st_not.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity st_not
