

================================================================
== Vitis HLS Report for 'load_mat'
================================================================
* Date:           Thu Apr 24 21:07:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_matmul
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_load_mat_Pipeline_mem_rd_VITIS_LOOP_19_1_fu_102  |load_mat_Pipeline_mem_rd_VITIS_LOOP_19_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     266|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|     100|     236|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     573|    -|
|Register         |        -|     -|     454|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|     554|    1075|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |grp_load_mat_Pipeline_mem_rd_VITIS_LOOP_19_1_fu_102  |load_mat_Pipeline_mem_rd_VITIS_LOOP_19_1  |        0|   0|  100|  196|    0|
    |mul_31ns_31ns_62_1_1_U11                             |mul_31ns_31ns_62_1_1                      |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U12                             |mul_32ns_32ns_63_1_1                      |        0|   4|    0|   20|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                |                                          |        0|   8|  100|  236|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |cmp21_i_fu_135_p2      |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln18_fu_129_p2    |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |empty_33_fu_156_p3     |    select|   0|  0|  62|           1|          63|
    |select_ln18_fu_149_p3  |    select|   0|  0|  62|           1|          63|
    |smax1_fu_169_p3        |    select|   0|  0|  31|           1|          31|
    |smax_fu_163_p3         |    select|   0|  0|  31|           1|          31|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 266|          69|         191|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  405|         76|    1|         76|
    |ap_done                 |    9|          2|    1|          2|
    |col_size_c1_blk_n       |    9|          2|    1|          2|
    |gmem1_blk_n_AR          |    9|          2|    1|          2|
    |m_axi_gmem1_0_ARADDR    |   14|          3|   64|        192|
    |m_axi_gmem1_0_ARBURST   |    9|          2|    2|          4|
    |m_axi_gmem1_0_ARCACHE   |    9|          2|    4|          8|
    |m_axi_gmem1_0_ARID      |    9|          2|    1|          2|
    |m_axi_gmem1_0_ARLEN     |   14|          3|   32|         96|
    |m_axi_gmem1_0_ARLOCK    |    9|          2|    2|          4|
    |m_axi_gmem1_0_ARPROT    |    9|          2|    3|          6|
    |m_axi_gmem1_0_ARQOS     |    9|          2|    4|          8|
    |m_axi_gmem1_0_ARREGION  |    9|          2|    4|          8|
    |m_axi_gmem1_0_ARSIZE    |    9|          2|    3|          6|
    |m_axi_gmem1_0_ARUSER    |    9|          2|    1|          2|
    |m_axi_gmem1_0_ARVALID   |   14|          3|    1|          3|
    |m_axi_gmem1_0_RREADY    |    9|          2|    1|          2|
    |vec_size_c_blk_n        |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  573|        113|  127|        425|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |  75|   0|   75|          0|
    |ap_done_reg                                                       |   1|   0|    1|          0|
    |bound_reg_282                                                     |  62|   0|   62|          0|
    |cmp21_i_reg_246                                                   |   1|   0|    1|          0|
    |col_size_read_reg_220                                             |  32|   0|   32|          0|
    |empty_32_reg_235                                                  |  31|   0|   31|          0|
    |empty_33_reg_252                                                  |  63|   0|   63|          0|
    |empty_reg_230                                                     |  31|   0|   31|          0|
    |grp_load_mat_Pipeline_mem_rd_VITIS_LOOP_19_1_fu_102_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln18_reg_240                                                 |   1|   0|    1|          0|
    |smax1_reg_262                                                     |  31|   0|   31|          0|
    |smax_reg_257                                                      |  31|   0|   31|          0|
    |trunc_ln_reg_267                                                  |  62|   0|   62|          0|
    |vec_size_read_reg_225                                             |  32|   0|   32|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 454|   0|  454|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|      load_mat|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|      load_mat|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|      load_mat|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|      load_mat|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|      load_mat|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|      load_mat|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|      load_mat|  return value|
|m_axi_gmem1_0_AWVALID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWREADY       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWADDR        |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWID          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWLEN         |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE        |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWBURST       |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK        |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE       |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWPROT        |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWQOS         |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWREGION      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWUSER        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WVALID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WREADY        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WDATA         |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WSTRB         |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WLAST         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WID           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WUSER         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARVALID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARREADY       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARADDR        |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARID          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARLEN         |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE        |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARBURST       |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK        |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE       |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARPROT        |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARQOS         |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARREGION      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARUSER        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RVALID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RREADY        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RDATA         |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RLAST         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RID           |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM      |   in|    9|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RUSER         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RRESP         |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BVALID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BREADY        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BRESP         |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BID           |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BUSER         |   in|    1|       m_axi|         gmem1|       pointer|
|i_mat                       |   in|   64|     ap_none|         i_mat|        scalar|
|vec_size                    |   in|   32|     ap_none|      vec_size|        scalar|
|col_size                    |   in|   32|     ap_none|      col_size|        scalar|
|vec_size_c_din              |  out|   32|     ap_fifo|    vec_size_c|       pointer|
|vec_size_c_full_n           |   in|    1|     ap_fifo|    vec_size_c|       pointer|
|vec_size_c_write            |  out|    1|     ap_fifo|    vec_size_c|       pointer|
|vec_size_c_num_data_valid   |   in|    3|     ap_fifo|    vec_size_c|       pointer|
|vec_size_c_fifo_cap         |   in|    3|     ap_fifo|    vec_size_c|       pointer|
|col_size_c1_din             |  out|   32|     ap_fifo|   col_size_c1|       pointer|
|col_size_c1_full_n          |   in|    1|     ap_fifo|   col_size_c1|       pointer|
|col_size_c1_write           |  out|    1|     ap_fifo|   col_size_c1|       pointer|
|col_size_c1_num_data_valid  |   in|    3|     ap_fifo|   col_size_c1|       pointer|
|col_size_c1_fifo_cap        |   in|    3|     ap_fifo|   col_size_c1|       pointer|
|mat_stream_din              |  out|   32|     ap_fifo|    mat_stream|       pointer|
|mat_stream_full_n           |   in|    1|     ap_fifo|    mat_stream|       pointer|
|mat_stream_write            |  out|    1|     ap_fifo|    mat_stream|       pointer|
|mat_stream_num_data_valid   |   in|    3|     ap_fifo|    mat_stream|       pointer|
|mat_stream_fifo_cap         |   in|    3|     ap_fifo|    mat_stream|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

