/*
 * File: DtrmnDCSN_EnablingManager.h
 *
 * Code generated for Simulink model 'DCSN_subsystem_integrated'.
 *
 * Model version                  : 1.602
 * Simulink Coder version         : 8.13 (R2017b) 24-Jul-2017
 * C/C++ source code generated on : Tue Jun  9 17:40:58 2020
 *
 * Target selection: ert.tlc
 * Embedded hardware selection: Infineon->TriCore
 * Code generation objectives:
 *    1. MISRA C:2012 guidelines
 *    2. Safety precaution
 *    3. Execution efficiency
 *    4. RAM efficiency
 *    5. ROM efficiency
 * Validation result: Not run
 */

#ifndef RTW_HEADER_DtrmnDCSN_EnablingManager_h_
#define RTW_HEADER_DtrmnDCSN_EnablingManager_h_
#ifndef DCSN_subsystem_integrated_COMMON_INCLUDES_
# define DCSN_subsystem_integrated_COMMON_INCLUDES_
#include "rtwtypes.h"
#include "zero_crossing_types.h"
#endif                                 /* DCSN_subsystem_integrated_COMMON_INCLUDES_ */

#include "DCSN_subsystem_integrated_types.h"

extern void DtrmnDCSN_EnablingManager_Init(void);
extern void DCSN__DtrmnDCSN_EnablingManager(void);

#endif                                 /* RTW_HEADER_DtrmnDCSN_EnablingManager_h_ */

/*
 * File trailer for generated code.
 *
 * [EOF]
 */
