<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Core</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part28.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Soft_IP_User_Guide_UG103_3.html">Contents</a><span> | </span><a href="part30.htm">Next &gt;</a></p><p class="s4" style="padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark5">&zwnj;</a>Core<a name="bookmark10">&zwnj;</a></p><p class="s14" style="padding-top: 7pt;padding-left: 5pt;text-indent: 0pt;text-align: left;"><span class="p">The </span><span class="h2">Core </span><a href="part27.htm#bookmark8" class="s5">view contains the available IP configurators for the selected target FPGA used in the project. For the Speedster7t FPGAs, the available soft cores are </a><a href="part27.htm#bookmark8" class="s12">shown </a>above<a href="part30.htm#bookmark17" class="s5">, and listed in the </a><a href="part30.htm#bookmark17" class="s12">Available </a>Configurators <span class="p">chapter. The details of how to configure each of these cores are given in the appropriate chapter.</span></p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part28.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Soft_IP_User_Guide_UG103_3.html">Contents</a><span> | </span><a href="part30.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
