Active-HDL 13.0.375.8320 2023-06-01 23:33:13

Elaboration top modules:
VHDL Configuration            testbench_for_alarm_clock


----------------------------------------------------------------------------------------------------
Entity         | Architecture    | Library | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------------
alarm_clock_tb | TB_ARCHITECTURE | q4      |      | 13.0.375.8320 (Windows64) | -O3
alarm_clock    | Behavioral      | q4      |      | 13.0.375.8320 (Windows64) | -O3
----------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------
VHDL Configuration               | Library | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------------
testbench_for_alarm_clock        | q4      |      | 13.0.375.8320 (Windows64) | -O3
----------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------
VHDL Package                     | Library | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------------
standard                         | std     |      |                           | <unavailable>
TEXTIO                           | std     |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164                   | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
NUMERIC_STD                      | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
std_logic_arith                  | ieee    |      | 13.0.375.8320 (Windows64) | <unavailable>
STD_LOGIC_UNSIGNED               | ieee    |      | 13.0.375.8320 (Windows64) | <unavailable>
----------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Library                          | Comment
----------------------------------------------------------------------------------------------------
ieee                             | Standard IEEE packages library
q4                               | None
std                              | Standard VHDL library
----------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+testbench_for_alarm_clock testbench_for_alarm_clock

