Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 20 18:19:38 2019
| Host         : vlad-putin running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file Top_level_timing_summary_routed.rpt -pb Top_level_timing_summary_routed.pb -rpx Top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -58.448     -847.243                     45                  299        0.075        0.000                      0                  299        4.500        0.000                       0                   146  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -58.448     -847.243                     45                  299        0.075        0.000                      0                  299        4.500        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           45  Failing Endpoints,  Worst Slack      -58.448ns,  Total Violation     -847.243ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -58.448ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        68.305ns  (logic 39.557ns (57.912%)  route 28.748ns (42.088%))
  Logic Levels:           167  (CARRY4=135 LUT1=1 LUT2=2 LUT3=22 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X2Y0           FDPE                                         r  uart/int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDPE (Prop_fdpe_C_Q)         0.518     5.678 r  uart/int_tx/div_reg[2]/Q
                         net (fo=42, routed)          0.289     5.968    uart/int_tx/div_reg_n_0_[2]
    SLICE_X3Y0           LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  uart/int_tx/i__i_11/O
                         net (fo=1, routed)           0.000     6.092    uart/int_tx/i__i_11_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.642 r  uart/int_tx/i__i_8/CO[3]
                         net (fo=1, routed)           0.000     6.642    uart/int_tx/i__i_8_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.756 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.756    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.069 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.696     7.765    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.071 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.071    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.621 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.621    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.849 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.702     9.550    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.863 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.863    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.413    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.527    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.641    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.755    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.912 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.773    11.685    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.329    12.014 r  uart/int_tx/i___9_i_5/O
                         net (fo=1, routed)           0.000    12.014    uart/int_tx/i___9_i_5_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.527 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.527    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.644 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.644    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.761    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.878 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.878    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.035 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.928    13.963    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X8Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    14.766 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.766    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.883 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.883    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.000 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    15.000    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.117 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.117    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.274 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.802    16.076    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332    16.408 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.408    uart/int_tx/i___19_i_5_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.940 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.940    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.054    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.168 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.168    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.282 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.282    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.439 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.984    18.423    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X1Y0           LUT3 (Prop_lut3_I0_O)        0.329    18.752 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.752    uart/int_tx/i___24_i_5_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.284 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.284    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.398 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.398    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.512    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.626    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.783 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.687    20.470    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.329    20.799 r  uart/int_tx/i___29_i_4/O
                         net (fo=1, routed)           0.000    20.799    uart/int_tx/i___29_i_4_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.349 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.349    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.463    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.577    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.691 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.691    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.848 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.679    22.527    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.329    22.856 r  uart/int_tx/i___34_i_4/O
                         net (fo=1, routed)           0.000    22.856    uart/int_tx/i___34_i_4_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.406 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.406    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.520 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.520    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.634 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.634    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.748 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.748    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.905 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.665    24.570    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.329    24.899 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.899    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.412 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.412    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.529 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.529    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.646 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.646    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.763 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.763    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.920 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.519    26.439    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.771 r  uart/int_tx/i___44_i_4/O
                         net (fo=1, routed)           0.000    26.771    uart/int_tx/i___44_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.321 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.321    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.435 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.435    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.549 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.549    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.663 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.663    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.820 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.711    28.531    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    28.860 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    28.860    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.392 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.392    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.705 r  uart/int_tx/out1_inferred__0/i___50/O[3]
                         net (fo=2, routed)           0.989    30.694    uart/int_tx/out1_inferred__0/i___50_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.306    31.000 r  uart/int_tx/i___56_i_4/O
                         net (fo=1, routed)           0.000    31.000    uart/int_tx/i___56_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.532 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.532    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.646 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.646    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.803 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.644    32.446    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    32.775 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    32.775    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.325 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.325    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.439 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.439    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.553 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.562    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.676 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.676    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.833 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.662    34.496    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.329    34.825 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    34.825    uart/int_tx/i___64_i_5_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.357 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.357    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.471 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.471    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.585 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.585    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.699 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    35.699    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.856 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.699    36.554    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.329    36.883 r  uart/int_tx/i___69_i_5/O
                         net (fo=1, routed)           0.000    36.883    uart/int_tx/i___69_i_5_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.415 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.415    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.529    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.643 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    37.643    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    37.757    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.914 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.730    38.644    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.329    38.973 r  uart/int_tx/i___74_i_4/O
                         net (fo=1, routed)           0.000    38.973    uart/int_tx/i___74_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.506 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.506    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.745 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.611    40.356    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.301    40.657 f  uart/int_tx/aux[9]_i_5/O
                         net (fo=1, routed)           0.619    41.276    uart/int_tx/aux[9]_i_5_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124    41.400 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.436    41.835    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    41.959 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.178    42.137    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    42.261 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.611    42.872    uart/int_tx/data1[15]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.124    42.996 r  uart/int_tx/out0_carry_i_8/O
                         net (fo=1, routed)           0.000    42.996    uart/int_tx/out0_carry_i_8_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.528 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.528    uart/int_tx/out0_carry_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.642 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.642    uart/int_tx/out0_carry__0_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.756 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.756    uart/int_tx/out0_carry__1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.984 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.643    uart/int_tx/out0_carry__2_n_1
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.313    44.956 r  uart/int_tx/out[7]_i_416/O
                         net (fo=1, routed)           0.000    44.956    uart/int_tx/out[7]_i_416_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.488 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.488    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.602    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.901    46.617    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.197 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.197    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.311 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.311    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.425 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.425    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.539 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.998    48.537    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.132 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.132    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.249 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.249    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.366 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.366    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.483 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.929    50.412    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.992 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    50.992    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.106    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.220    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.886    52.220    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124    52.344 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.344    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.877 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.877    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.994 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    52.994    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.111 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.111    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.228 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.842    54.070    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.124    54.194 r  uart/int_tx/out[7]_i_173/O
                         net (fo=1, routed)           0.000    54.194    uart/int_tx/out[7]_i_173_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.744 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.744    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.858 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.858    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.972 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.972    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.086 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.882    55.969    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.124    56.093 r  uart/int_tx/out[7]_i_170/O
                         net (fo=1, routed)           0.000    56.093    uart/int_tx/out[7]_i_170_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.643 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.643    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.757 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.757    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.871 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.871    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.985 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.919    57.904    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.499 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.499    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.616 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.616    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.733 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    58.733    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.850 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          0.824    59.674    uart/int_tx/out0[7]
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.124    59.798 r  uart/int_tx/out[5]_i_57/O
                         net (fo=1, routed)           0.000    59.798    uart/int_tx/out[5]_i_57_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.348 r  uart/int_tx/out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.001    60.349    uart/int_tx/out_reg[5]_i_46_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.463 r  uart/int_tx/out_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.463    uart/int_tx/out_reg[5]_i_29_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.577 r  uart/int_tx/out_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.577    uart/int_tx/out_reg[5]_i_13_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.691 r  uart/int_tx/out_reg[6]_i_15/CO[3]
                         net (fo=18, routed)          0.938    61.629    uart/int_tx/out0[6]
    SLICE_X4Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.209 r  uart/int_tx/out0__854_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    62.209    uart/int_tx/out0__854_carry_i_46_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.323 r  uart/int_tx/out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.323    uart/int_tx/out_reg[5]_i_28_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.437 r  uart/int_tx/out_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.437    uart/int_tx/out_reg[5]_i_12_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.551 r  uart/int_tx/out_reg[5]_i_6/CO[3]
                         net (fo=18, routed)          0.957    63.508    uart/int_tx/out0[5]
    SLICE_X3Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    64.088 r  uart/int_tx/out0__854_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.088    uart/int_tx/out0__854_carry_i_38_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.202 r  uart/int_tx/out0__854_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.202    uart/int_tx/out0__854_carry_i_33_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.316 r  uart/int_tx/out_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.316    uart/int_tx/out_reg[4]_i_12_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.430 r  uart/int_tx/out_reg[4]_i_6/CO[3]
                         net (fo=18, routed)          0.843    65.274    uart/int_tx/out0[4]
    SLICE_X4Y55          LUT3 (Prop_lut3_I0_O)        0.124    65.398 r  uart/int_tx/out0__854_carry_i_45/O
                         net (fo=1, routed)           0.000    65.398    uart/int_tx/out0__854_carry_i_45_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.948 r  uart/int_tx/out0__854_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.948    uart/int_tx/out0__854_carry_i_29_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.062 r  uart/int_tx/out0__854_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.062    uart/int_tx/out0__854_carry_i_24_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.176 r  uart/int_tx/out0__854_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.176    uart/int_tx/out0__854_carry_i_19_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.290 r  uart/int_tx/out_reg[3]_i_6/CO[3]
                         net (fo=18, routed)          0.957    67.246    uart/int_tx/out0[3]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    67.826 r  uart/int_tx/out0__854_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.826    uart/int_tx/out0__854_carry_i_14_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.940 r  uart/int_tx/out0__854_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    67.940    uart/int_tx/out0__854_carry__0_i_6_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.054 r  uart/int_tx/out0__854_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.054    uart/int_tx/out0__854_carry_i_9_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.168 r  uart/int_tx/out0__854_carry_i_8/CO[3]
                         net (fo=18, routed)          0.965    69.133    uart/int_tx/out0[2]
    SLICE_X5Y61          LUT4 (Prop_lut4_I0_O)        0.124    69.257 r  uart/int_tx/out0__854_carry_i_18/O
                         net (fo=1, routed)           0.000    69.257    uart/int_tx/out0__854_carry_i_18_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.807 r  uart/int_tx/out0__854_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.807    uart/int_tx/out0__854_carry_i_2_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.921 r  uart/int_tx/out0__854_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.921    uart/int_tx/out0__854_carry__0_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.035 r  uart/int_tx/out0__854_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.035    uart/int_tx/out0__854_carry__1_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.149 r  uart/int_tx/out0__854_carry_i_1/CO[3]
                         net (fo=18, routed)          0.979    71.128    uart/int_tx/out0[1]
    SLICE_X4Y63          LUT3 (Prop_lut3_I0_O)        0.124    71.252 r  uart/int_tx/out0__854_carry_i_6/O
                         net (fo=1, routed)           0.000    71.252    uart/int_tx/out0__854_carry_i_6_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.802 r  uart/int_tx/out0__854_carry/CO[3]
                         net (fo=1, routed)           0.000    71.802    uart/int_tx/out0__854_carry_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.916 r  uart/int_tx/out0__854_carry__0/CO[3]
                         net (fo=1, routed)           0.000    71.916    uart/int_tx/out0__854_carry__0_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.030 r  uart/int_tx/out0__854_carry__1/CO[3]
                         net (fo=1, routed)           0.000    72.030    uart/int_tx/out0__854_carry__1_n_0
    SLICE_X4Y66          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.258 r  uart/int_tx/out0__854_carry__2/CO[2]
                         net (fo=1, routed)           0.341    72.599    uart/int_tx/out0[0]
    SLICE_X5Y66          LUT3 (Prop_lut3_I2_O)        0.313    72.912 f  uart/int_tx/out[0]_i_6/O
                         net (fo=1, routed)           0.151    73.064    uart/int_tx/out[0]_i_6_n_0
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.124    73.188 f  uart/int_tx/out[0]_i_3/O
                         net (fo=1, routed)           0.154    73.342    uart/int_tx/out[0]_i_3_n_0
    SLICE_X5Y66          LUT5 (Prop_lut5_I3_O)        0.124    73.466 r  uart/int_tx/out[0]_i_1/O
                         net (fo=1, routed)           0.000    73.466    uart/int_tx/out[0]_i_1_n_0
    SLICE_X5Y66          FDCE                                         r  uart/int_tx/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.500    14.841    uart/int_tx/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  uart/int_tx/out_reg[0]/C
                         clock pessimism              0.180    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X5Y66          FDCE (Setup_fdce_C_D)        0.032    15.017    uart/int_tx/out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -73.466    
  -------------------------------------------------------------------
                         slack                                -58.448    

Slack (VIOLATED) :        -56.094ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        65.985ns  (logic 38.207ns (57.903%)  route 27.778ns (42.097%))
  Logic Levels:           161  (CARRY4=131 LUT1=1 LUT2=2 LUT3=20 LUT4=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X2Y0           FDPE                                         r  uart/int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDPE (Prop_fdpe_C_Q)         0.518     5.678 r  uart/int_tx/div_reg[2]/Q
                         net (fo=42, routed)          0.289     5.968    uart/int_tx/div_reg_n_0_[2]
    SLICE_X3Y0           LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  uart/int_tx/i__i_11/O
                         net (fo=1, routed)           0.000     6.092    uart/int_tx/i__i_11_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.642 r  uart/int_tx/i__i_8/CO[3]
                         net (fo=1, routed)           0.000     6.642    uart/int_tx/i__i_8_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.756 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.756    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.069 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.696     7.765    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.071 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.071    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.621 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.621    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.849 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.702     9.550    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.863 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.863    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.413    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.527    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.641    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.755    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.912 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.773    11.685    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.329    12.014 r  uart/int_tx/i___9_i_5/O
                         net (fo=1, routed)           0.000    12.014    uart/int_tx/i___9_i_5_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.527 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.527    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.644 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.644    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.761    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.878 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.878    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.035 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.928    13.963    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X8Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    14.766 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.766    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.883 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.883    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.000 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    15.000    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.117 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.117    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.274 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.802    16.076    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332    16.408 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.408    uart/int_tx/i___19_i_5_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.940 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.940    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.054    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.168 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.168    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.282 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.282    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.439 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.984    18.423    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X1Y0           LUT3 (Prop_lut3_I0_O)        0.329    18.752 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.752    uart/int_tx/i___24_i_5_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.284 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.284    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.398 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.398    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.512    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.626    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.783 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.687    20.470    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.329    20.799 r  uart/int_tx/i___29_i_4/O
                         net (fo=1, routed)           0.000    20.799    uart/int_tx/i___29_i_4_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.349 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.349    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.463    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.577    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.691 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.691    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.848 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.679    22.527    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.329    22.856 r  uart/int_tx/i___34_i_4/O
                         net (fo=1, routed)           0.000    22.856    uart/int_tx/i___34_i_4_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.406 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.406    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.520 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.520    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.634 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.634    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.748 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.748    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.905 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.665    24.570    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.329    24.899 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.899    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.412 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.412    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.529 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.529    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.646 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.646    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.763 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.763    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.920 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.519    26.439    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.771 r  uart/int_tx/i___44_i_4/O
                         net (fo=1, routed)           0.000    26.771    uart/int_tx/i___44_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.321 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.321    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.435 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.435    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.549 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.549    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.663 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.663    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.820 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.711    28.531    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    28.860 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    28.860    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.392 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.392    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.705 r  uart/int_tx/out1_inferred__0/i___50/O[3]
                         net (fo=2, routed)           0.989    30.694    uart/int_tx/out1_inferred__0/i___50_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.306    31.000 r  uart/int_tx/i___56_i_4/O
                         net (fo=1, routed)           0.000    31.000    uart/int_tx/i___56_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.532 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.532    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.646 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.646    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.803 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.644    32.446    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    32.775 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    32.775    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.325 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.325    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.439 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.439    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.553 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.562    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.676 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.676    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.833 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.662    34.496    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.329    34.825 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    34.825    uart/int_tx/i___64_i_5_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.357 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.357    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.471 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.471    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.585 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.585    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.699 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    35.699    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.856 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.699    36.554    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.329    36.883 r  uart/int_tx/i___69_i_5/O
                         net (fo=1, routed)           0.000    36.883    uart/int_tx/i___69_i_5_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.415 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.415    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.529    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.643 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    37.643    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    37.757    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.914 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.730    38.644    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.329    38.973 r  uart/int_tx/i___74_i_4/O
                         net (fo=1, routed)           0.000    38.973    uart/int_tx/i___74_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.506 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.506    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.745 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.611    40.356    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.301    40.657 f  uart/int_tx/aux[9]_i_5/O
                         net (fo=1, routed)           0.619    41.276    uart/int_tx/aux[9]_i_5_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124    41.400 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.436    41.835    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    41.959 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.178    42.137    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    42.261 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.611    42.872    uart/int_tx/data1[15]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.124    42.996 r  uart/int_tx/out0_carry_i_8/O
                         net (fo=1, routed)           0.000    42.996    uart/int_tx/out0_carry_i_8_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.528 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.528    uart/int_tx/out0_carry_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.642 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.642    uart/int_tx/out0_carry__0_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.756 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.756    uart/int_tx/out0_carry__1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.984 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.643    uart/int_tx/out0_carry__2_n_1
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.313    44.956 r  uart/int_tx/out[7]_i_416/O
                         net (fo=1, routed)           0.000    44.956    uart/int_tx/out[7]_i_416_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.488 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.488    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.602    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.901    46.617    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.197 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.197    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.311 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.311    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.425 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.425    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.539 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.998    48.537    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.132 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.132    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.249 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.249    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.366 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.366    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.483 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.929    50.412    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.992 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    50.992    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.106    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.220    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.886    52.220    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124    52.344 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.344    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.877 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.877    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.994 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    52.994    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.111 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.111    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.228 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.842    54.070    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.124    54.194 r  uart/int_tx/out[7]_i_173/O
                         net (fo=1, routed)           0.000    54.194    uart/int_tx/out[7]_i_173_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.744 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.744    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.858 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.858    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.972 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.972    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.086 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.882    55.969    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.124    56.093 r  uart/int_tx/out[7]_i_170/O
                         net (fo=1, routed)           0.000    56.093    uart/int_tx/out[7]_i_170_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.643 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.643    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.757 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.757    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.871 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.871    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.985 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.919    57.904    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.499 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.499    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.616 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.616    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.733 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    58.733    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.850 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          0.824    59.674    uart/int_tx/out0[7]
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.124    59.798 r  uart/int_tx/out[5]_i_57/O
                         net (fo=1, routed)           0.000    59.798    uart/int_tx/out[5]_i_57_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.348 r  uart/int_tx/out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.001    60.349    uart/int_tx/out_reg[5]_i_46_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.463 r  uart/int_tx/out_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.463    uart/int_tx/out_reg[5]_i_29_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.577 r  uart/int_tx/out_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.577    uart/int_tx/out_reg[5]_i_13_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.691 r  uart/int_tx/out_reg[6]_i_15/CO[3]
                         net (fo=18, routed)          0.938    61.629    uart/int_tx/out0[6]
    SLICE_X4Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.209 r  uart/int_tx/out0__854_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    62.209    uart/int_tx/out0__854_carry_i_46_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.323 r  uart/int_tx/out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.323    uart/int_tx/out_reg[5]_i_28_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.437 r  uart/int_tx/out_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.437    uart/int_tx/out_reg[5]_i_12_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.551 r  uart/int_tx/out_reg[5]_i_6/CO[3]
                         net (fo=18, routed)          0.957    63.508    uart/int_tx/out0[5]
    SLICE_X3Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    64.088 r  uart/int_tx/out0__854_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.088    uart/int_tx/out0__854_carry_i_38_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.202 r  uart/int_tx/out0__854_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.202    uart/int_tx/out0__854_carry_i_33_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.316 r  uart/int_tx/out_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.316    uart/int_tx/out_reg[4]_i_12_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.430 r  uart/int_tx/out_reg[4]_i_6/CO[3]
                         net (fo=18, routed)          0.843    65.274    uart/int_tx/out0[4]
    SLICE_X4Y55          LUT3 (Prop_lut3_I0_O)        0.124    65.398 r  uart/int_tx/out0__854_carry_i_45/O
                         net (fo=1, routed)           0.000    65.398    uart/int_tx/out0__854_carry_i_45_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.948 r  uart/int_tx/out0__854_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.948    uart/int_tx/out0__854_carry_i_29_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.062 r  uart/int_tx/out0__854_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.062    uart/int_tx/out0__854_carry_i_24_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.176 r  uart/int_tx/out0__854_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.176    uart/int_tx/out0__854_carry_i_19_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.290 r  uart/int_tx/out_reg[3]_i_6/CO[3]
                         net (fo=18, routed)          0.957    67.246    uart/int_tx/out0[3]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    67.826 r  uart/int_tx/out0__854_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.826    uart/int_tx/out0__854_carry_i_14_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.940 r  uart/int_tx/out0__854_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    67.940    uart/int_tx/out0__854_carry__0_i_6_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.054 r  uart/int_tx/out0__854_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.054    uart/int_tx/out0__854_carry_i_9_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.168 r  uart/int_tx/out0__854_carry_i_8/CO[3]
                         net (fo=18, routed)          0.965    69.133    uart/int_tx/out0[2]
    SLICE_X5Y61          LUT4 (Prop_lut4_I0_O)        0.124    69.257 r  uart/int_tx/out0__854_carry_i_18/O
                         net (fo=1, routed)           0.000    69.257    uart/int_tx/out0__854_carry_i_18_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.807 r  uart/int_tx/out0__854_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.807    uart/int_tx/out0__854_carry_i_2_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.921 r  uart/int_tx/out0__854_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.921    uart/int_tx/out0__854_carry__0_i_1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.035 r  uart/int_tx/out0__854_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    70.035    uart/int_tx/out0__854_carry__1_i_1_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.149 r  uart/int_tx/out0__854_carry_i_1/CO[3]
                         net (fo=18, routed)          0.655    70.804    uart/int_tx/out0[1]
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124    70.928 r  uart/int_tx/out[1]_i_3/O
                         net (fo=1, routed)           0.000    70.928    uart/int_tx/out[1]_i_3_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    71.145 r  uart/int_tx/out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    71.145    uart/int_tx/out_reg[1]_i_1_n_0
    SLICE_X7Y64          FDCE                                         r  uart/int_tx/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.502    14.843    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  uart/int_tx/out_reg[1]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X7Y64          FDCE (Setup_fdce_C_D)        0.064    15.051    uart/int_tx/out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -71.145    
  -------------------------------------------------------------------
                         slack                                -56.094    

Slack (VIOLATED) :        -54.224ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        64.118ns  (logic 37.191ns (58.004%)  route 26.927ns (41.996%))
  Logic Levels:           156  (CARRY4=127 LUT1=1 LUT2=2 LUT3=20 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X2Y0           FDPE                                         r  uart/int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDPE (Prop_fdpe_C_Q)         0.518     5.678 r  uart/int_tx/div_reg[2]/Q
                         net (fo=42, routed)          0.289     5.968    uart/int_tx/div_reg_n_0_[2]
    SLICE_X3Y0           LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  uart/int_tx/i__i_11/O
                         net (fo=1, routed)           0.000     6.092    uart/int_tx/i__i_11_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.642 r  uart/int_tx/i__i_8/CO[3]
                         net (fo=1, routed)           0.000     6.642    uart/int_tx/i__i_8_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.756 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.756    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.069 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.696     7.765    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.071 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.071    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.621 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.621    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.849 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.702     9.550    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.863 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.863    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.413    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.527    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.641    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.755    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.912 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.773    11.685    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.329    12.014 r  uart/int_tx/i___9_i_5/O
                         net (fo=1, routed)           0.000    12.014    uart/int_tx/i___9_i_5_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.527 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.527    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.644 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.644    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.761    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.878 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.878    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.035 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.928    13.963    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X8Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    14.766 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.766    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.883 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.883    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.000 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    15.000    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.117 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.117    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.274 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.802    16.076    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332    16.408 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.408    uart/int_tx/i___19_i_5_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.940 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.940    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.054    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.168 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.168    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.282 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.282    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.439 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.984    18.423    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X1Y0           LUT3 (Prop_lut3_I0_O)        0.329    18.752 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.752    uart/int_tx/i___24_i_5_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.284 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.284    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.398 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.398    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.512    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.626    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.783 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.687    20.470    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.329    20.799 r  uart/int_tx/i___29_i_4/O
                         net (fo=1, routed)           0.000    20.799    uart/int_tx/i___29_i_4_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.349 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.349    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.463    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.577    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.691 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.691    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.848 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.679    22.527    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.329    22.856 r  uart/int_tx/i___34_i_4/O
                         net (fo=1, routed)           0.000    22.856    uart/int_tx/i___34_i_4_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.406 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.406    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.520 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.520    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.634 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.634    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.748 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.748    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.905 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.665    24.570    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.329    24.899 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.899    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.412 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.412    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.529 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.529    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.646 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.646    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.763 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.763    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.920 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.519    26.439    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.771 r  uart/int_tx/i___44_i_4/O
                         net (fo=1, routed)           0.000    26.771    uart/int_tx/i___44_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.321 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.321    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.435 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.435    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.549 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.549    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.663 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.663    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.820 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.711    28.531    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    28.860 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    28.860    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.392 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.392    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.705 r  uart/int_tx/out1_inferred__0/i___50/O[3]
                         net (fo=2, routed)           0.989    30.694    uart/int_tx/out1_inferred__0/i___50_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.306    31.000 r  uart/int_tx/i___56_i_4/O
                         net (fo=1, routed)           0.000    31.000    uart/int_tx/i___56_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.532 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.532    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.646 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.646    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.803 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.644    32.446    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    32.775 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    32.775    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.325 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.325    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.439 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.439    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.553 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.562    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.676 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.676    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.833 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.662    34.496    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.329    34.825 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    34.825    uart/int_tx/i___64_i_5_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.357 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.357    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.471 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.471    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.585 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.585    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.699 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    35.699    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.856 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.699    36.554    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.329    36.883 r  uart/int_tx/i___69_i_5/O
                         net (fo=1, routed)           0.000    36.883    uart/int_tx/i___69_i_5_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.415 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.415    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.529    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.643 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    37.643    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    37.757    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.914 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.730    38.644    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.329    38.973 r  uart/int_tx/i___74_i_4/O
                         net (fo=1, routed)           0.000    38.973    uart/int_tx/i___74_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.506 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.506    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.745 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.611    40.356    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.301    40.657 f  uart/int_tx/aux[9]_i_5/O
                         net (fo=1, routed)           0.619    41.276    uart/int_tx/aux[9]_i_5_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124    41.400 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.436    41.835    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    41.959 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.178    42.137    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    42.261 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.611    42.872    uart/int_tx/data1[15]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.124    42.996 r  uart/int_tx/out0_carry_i_8/O
                         net (fo=1, routed)           0.000    42.996    uart/int_tx/out0_carry_i_8_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.528 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.528    uart/int_tx/out0_carry_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.642 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.642    uart/int_tx/out0_carry__0_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.756 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.756    uart/int_tx/out0_carry__1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.984 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.643    uart/int_tx/out0_carry__2_n_1
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.313    44.956 r  uart/int_tx/out[7]_i_416/O
                         net (fo=1, routed)           0.000    44.956    uart/int_tx/out[7]_i_416_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.488 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.488    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.602    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.901    46.617    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.197 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.197    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.311 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.311    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.425 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.425    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.539 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.998    48.537    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.132 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.132    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.249 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.249    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.366 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.366    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.483 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.929    50.412    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.992 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    50.992    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.106    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.220    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.886    52.220    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124    52.344 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.344    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.877 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.877    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.994 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    52.994    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.111 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.111    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.228 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.842    54.070    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.124    54.194 r  uart/int_tx/out[7]_i_173/O
                         net (fo=1, routed)           0.000    54.194    uart/int_tx/out[7]_i_173_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.744 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.744    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.858 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.858    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.972 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.972    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.086 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.882    55.969    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.124    56.093 r  uart/int_tx/out[7]_i_170/O
                         net (fo=1, routed)           0.000    56.093    uart/int_tx/out[7]_i_170_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.643 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.643    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.757 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.757    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.871 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.871    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.985 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.919    57.904    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.499 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.499    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.616 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.616    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.733 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    58.733    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.850 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          0.824    59.674    uart/int_tx/out0[7]
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.124    59.798 r  uart/int_tx/out[5]_i_57/O
                         net (fo=1, routed)           0.000    59.798    uart/int_tx/out[5]_i_57_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.348 r  uart/int_tx/out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.001    60.349    uart/int_tx/out_reg[5]_i_46_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.463 r  uart/int_tx/out_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.463    uart/int_tx/out_reg[5]_i_29_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.577 r  uart/int_tx/out_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.577    uart/int_tx/out_reg[5]_i_13_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.691 r  uart/int_tx/out_reg[6]_i_15/CO[3]
                         net (fo=18, routed)          0.938    61.629    uart/int_tx/out0[6]
    SLICE_X4Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.209 r  uart/int_tx/out0__854_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    62.209    uart/int_tx/out0__854_carry_i_46_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.323 r  uart/int_tx/out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.323    uart/int_tx/out_reg[5]_i_28_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.437 r  uart/int_tx/out_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.437    uart/int_tx/out_reg[5]_i_12_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.551 r  uart/int_tx/out_reg[5]_i_6/CO[3]
                         net (fo=18, routed)          0.957    63.508    uart/int_tx/out0[5]
    SLICE_X3Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    64.088 r  uart/int_tx/out0__854_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.088    uart/int_tx/out0__854_carry_i_38_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.202 r  uart/int_tx/out0__854_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.202    uart/int_tx/out0__854_carry_i_33_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.316 r  uart/int_tx/out_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.316    uart/int_tx/out_reg[4]_i_12_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.430 r  uart/int_tx/out_reg[4]_i_6/CO[3]
                         net (fo=18, routed)          0.843    65.274    uart/int_tx/out0[4]
    SLICE_X4Y55          LUT3 (Prop_lut3_I0_O)        0.124    65.398 r  uart/int_tx/out0__854_carry_i_45/O
                         net (fo=1, routed)           0.000    65.398    uart/int_tx/out0__854_carry_i_45_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.948 r  uart/int_tx/out0__854_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.948    uart/int_tx/out0__854_carry_i_29_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.062 r  uart/int_tx/out0__854_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.062    uart/int_tx/out0__854_carry_i_24_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.176 r  uart/int_tx/out0__854_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.176    uart/int_tx/out0__854_carry_i_19_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.290 r  uart/int_tx/out_reg[3]_i_6/CO[3]
                         net (fo=18, routed)          0.957    67.246    uart/int_tx/out0[3]
    SLICE_X5Y57          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    67.826 r  uart/int_tx/out0__854_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    67.826    uart/int_tx/out0__854_carry_i_14_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.940 r  uart/int_tx/out0__854_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    67.940    uart/int_tx/out0__854_carry__0_i_6_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.054 r  uart/int_tx/out0__854_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    68.054    uart/int_tx/out0__854_carry_i_9_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.168 r  uart/int_tx/out0__854_carry_i_8/CO[3]
                         net (fo=18, routed)          0.769    68.937    uart/int_tx/out0[2]
    SLICE_X7Y60          LUT6 (Prop_lut6_I3_O)        0.124    69.061 r  uart/int_tx/out[2]_i_3/O
                         net (fo=1, routed)           0.000    69.061    uart/int_tx/out[2]_i_3_n_0
    SLICE_X7Y60          MUXF7 (Prop_muxf7_I1_O)      0.217    69.278 r  uart/int_tx/out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    69.278    uart/int_tx/out_reg[2]_i_1_n_0
    SLICE_X7Y60          FDCE                                         r  uart/int_tx/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.505    14.846    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  uart/int_tx/out_reg[2]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X7Y60          FDCE (Setup_fdce_C_D)        0.064    15.054    uart/int_tx/out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -69.278    
  -------------------------------------------------------------------
                         slack                                -54.224    

Slack (VIOLATED) :        -52.280ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        62.175ns  (logic 36.269ns (58.334%)  route 25.906ns (41.666%))
  Logic Levels:           152  (CARRY4=123 LUT1=1 LUT2=2 LUT3=20 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X2Y0           FDPE                                         r  uart/int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDPE (Prop_fdpe_C_Q)         0.518     5.678 r  uart/int_tx/div_reg[2]/Q
                         net (fo=42, routed)          0.289     5.968    uart/int_tx/div_reg_n_0_[2]
    SLICE_X3Y0           LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  uart/int_tx/i__i_11/O
                         net (fo=1, routed)           0.000     6.092    uart/int_tx/i__i_11_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.642 r  uart/int_tx/i__i_8/CO[3]
                         net (fo=1, routed)           0.000     6.642    uart/int_tx/i__i_8_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.756 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.756    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.069 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.696     7.765    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.071 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.071    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.621 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.621    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.849 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.702     9.550    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.863 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.863    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.413    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.527    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.641    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.755    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.912 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.773    11.685    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.329    12.014 r  uart/int_tx/i___9_i_5/O
                         net (fo=1, routed)           0.000    12.014    uart/int_tx/i___9_i_5_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.527 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.527    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.644 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.644    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.761    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.878 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.878    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.035 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.928    13.963    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X8Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    14.766 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.766    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.883 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.883    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.000 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    15.000    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.117 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.117    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.274 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.802    16.076    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332    16.408 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.408    uart/int_tx/i___19_i_5_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.940 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.940    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.054    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.168 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.168    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.282 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.282    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.439 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.984    18.423    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X1Y0           LUT3 (Prop_lut3_I0_O)        0.329    18.752 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.752    uart/int_tx/i___24_i_5_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.284 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.284    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.398 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.398    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.512    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.626    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.783 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.687    20.470    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.329    20.799 r  uart/int_tx/i___29_i_4/O
                         net (fo=1, routed)           0.000    20.799    uart/int_tx/i___29_i_4_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.349 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.349    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.463    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.577    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.691 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.691    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.848 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.679    22.527    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.329    22.856 r  uart/int_tx/i___34_i_4/O
                         net (fo=1, routed)           0.000    22.856    uart/int_tx/i___34_i_4_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.406 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.406    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.520 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.520    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.634 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.634    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.748 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.748    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.905 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.665    24.570    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.329    24.899 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.899    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.412 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.412    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.529 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.529    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.646 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.646    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.763 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.763    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.920 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.519    26.439    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.771 r  uart/int_tx/i___44_i_4/O
                         net (fo=1, routed)           0.000    26.771    uart/int_tx/i___44_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.321 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.321    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.435 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.435    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.549 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.549    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.663 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.663    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.820 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.711    28.531    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    28.860 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    28.860    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.392 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.392    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.705 r  uart/int_tx/out1_inferred__0/i___50/O[3]
                         net (fo=2, routed)           0.989    30.694    uart/int_tx/out1_inferred__0/i___50_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.306    31.000 r  uart/int_tx/i___56_i_4/O
                         net (fo=1, routed)           0.000    31.000    uart/int_tx/i___56_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.532 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.532    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.646 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.646    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.803 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.644    32.446    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    32.775 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    32.775    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.325 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.325    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.439 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.439    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.553 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.562    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.676 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.676    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.833 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.662    34.496    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.329    34.825 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    34.825    uart/int_tx/i___64_i_5_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.357 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.357    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.471 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.471    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.585 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.585    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.699 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    35.699    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.856 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.699    36.554    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.329    36.883 r  uart/int_tx/i___69_i_5/O
                         net (fo=1, routed)           0.000    36.883    uart/int_tx/i___69_i_5_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.415 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.415    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.529    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.643 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    37.643    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    37.757    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.914 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.730    38.644    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.329    38.973 r  uart/int_tx/i___74_i_4/O
                         net (fo=1, routed)           0.000    38.973    uart/int_tx/i___74_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.506 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.506    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.745 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.611    40.356    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.301    40.657 f  uart/int_tx/aux[9]_i_5/O
                         net (fo=1, routed)           0.619    41.276    uart/int_tx/aux[9]_i_5_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124    41.400 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.436    41.835    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    41.959 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.178    42.137    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    42.261 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.611    42.872    uart/int_tx/data1[15]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.124    42.996 r  uart/int_tx/out0_carry_i_8/O
                         net (fo=1, routed)           0.000    42.996    uart/int_tx/out0_carry_i_8_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.528 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.528    uart/int_tx/out0_carry_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.642 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.642    uart/int_tx/out0_carry__0_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.756 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.756    uart/int_tx/out0_carry__1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.984 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.643    uart/int_tx/out0_carry__2_n_1
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.313    44.956 r  uart/int_tx/out[7]_i_416/O
                         net (fo=1, routed)           0.000    44.956    uart/int_tx/out[7]_i_416_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.488 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.488    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.602    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.901    46.617    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.197 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.197    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.311 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.311    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.425 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.425    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.539 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.998    48.537    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.132 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.132    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.249 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.249    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.366 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.366    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.483 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.929    50.412    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.992 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    50.992    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.106    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.220    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.886    52.220    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124    52.344 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.344    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.877 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.877    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.994 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    52.994    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.111 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.111    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.228 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.842    54.070    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.124    54.194 r  uart/int_tx/out[7]_i_173/O
                         net (fo=1, routed)           0.000    54.194    uart/int_tx/out[7]_i_173_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.744 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.744    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.858 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.858    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.972 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.972    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.086 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.882    55.969    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.124    56.093 r  uart/int_tx/out[7]_i_170/O
                         net (fo=1, routed)           0.000    56.093    uart/int_tx/out[7]_i_170_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.643 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.643    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.757 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.757    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.871 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.871    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.985 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.919    57.904    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.499 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.499    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.616 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.616    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.733 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    58.733    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.850 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          0.824    59.674    uart/int_tx/out0[7]
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.124    59.798 r  uart/int_tx/out[5]_i_57/O
                         net (fo=1, routed)           0.000    59.798    uart/int_tx/out[5]_i_57_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.348 r  uart/int_tx/out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.001    60.349    uart/int_tx/out_reg[5]_i_46_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.463 r  uart/int_tx/out_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.463    uart/int_tx/out_reg[5]_i_29_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.577 r  uart/int_tx/out_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.577    uart/int_tx/out_reg[5]_i_13_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.691 r  uart/int_tx/out_reg[6]_i_15/CO[3]
                         net (fo=18, routed)          0.938    61.629    uart/int_tx/out0[6]
    SLICE_X4Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.209 r  uart/int_tx/out0__854_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    62.209    uart/int_tx/out0__854_carry_i_46_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.323 r  uart/int_tx/out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.323    uart/int_tx/out_reg[5]_i_28_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.437 r  uart/int_tx/out_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.437    uart/int_tx/out_reg[5]_i_12_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.551 r  uart/int_tx/out_reg[5]_i_6/CO[3]
                         net (fo=18, routed)          0.957    63.508    uart/int_tx/out0[5]
    SLICE_X3Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    64.088 r  uart/int_tx/out0__854_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.088    uart/int_tx/out0__854_carry_i_38_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.202 r  uart/int_tx/out0__854_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.202    uart/int_tx/out0__854_carry_i_33_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.316 r  uart/int_tx/out_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.316    uart/int_tx/out_reg[4]_i_12_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.430 r  uart/int_tx/out_reg[4]_i_6/CO[3]
                         net (fo=18, routed)          0.843    65.274    uart/int_tx/out0[4]
    SLICE_X4Y55          LUT3 (Prop_lut3_I0_O)        0.124    65.398 r  uart/int_tx/out0__854_carry_i_45/O
                         net (fo=1, routed)           0.000    65.398    uart/int_tx/out0__854_carry_i_45_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.948 r  uart/int_tx/out0__854_carry_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.948    uart/int_tx/out0__854_carry_i_29_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.062 r  uart/int_tx/out0__854_carry_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.062    uart/int_tx/out0__854_carry_i_24_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.176 r  uart/int_tx/out0__854_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.176    uart/int_tx/out0__854_carry_i_19_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.290 r  uart/int_tx/out_reg[3]_i_6/CO[3]
                         net (fo=18, routed)          0.704    66.994    uart/int_tx/out0[3]
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.124    67.118 r  uart/int_tx/out[3]_i_3/O
                         net (fo=1, routed)           0.000    67.118    uart/int_tx/out[3]_i_3_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I1_O)      0.217    67.335 r  uart/int_tx/out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    67.335    uart/int_tx/out_reg[3]_i_1_n_0
    SLICE_X7Y58          FDCE                                         r  uart/int_tx/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.506    14.847    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  uart/int_tx/out_reg[3]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X7Y58          FDCE (Setup_fdce_C_D)        0.064    15.055    uart/int_tx/out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -67.335    
  -------------------------------------------------------------------
                         slack                                -52.280    

Slack (VIOLATED) :        -50.438ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        60.334ns  (logic 35.281ns (58.476%)  route 25.053ns (41.524%))
  Logic Levels:           147  (CARRY4=119 LUT1=1 LUT2=2 LUT3=19 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X2Y0           FDPE                                         r  uart/int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDPE (Prop_fdpe_C_Q)         0.518     5.678 r  uart/int_tx/div_reg[2]/Q
                         net (fo=42, routed)          0.289     5.968    uart/int_tx/div_reg_n_0_[2]
    SLICE_X3Y0           LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  uart/int_tx/i__i_11/O
                         net (fo=1, routed)           0.000     6.092    uart/int_tx/i__i_11_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.642 r  uart/int_tx/i__i_8/CO[3]
                         net (fo=1, routed)           0.000     6.642    uart/int_tx/i__i_8_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.756 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.756    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.069 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.696     7.765    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.071 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.071    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.621 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.621    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.849 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.702     9.550    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.863 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.863    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.413    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.527    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.641    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.755    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.912 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.773    11.685    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.329    12.014 r  uart/int_tx/i___9_i_5/O
                         net (fo=1, routed)           0.000    12.014    uart/int_tx/i___9_i_5_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.527 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.527    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.644 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.644    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.761    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.878 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.878    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.035 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.928    13.963    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X8Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    14.766 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.766    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.883 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.883    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.000 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    15.000    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.117 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.117    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.274 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.802    16.076    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332    16.408 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.408    uart/int_tx/i___19_i_5_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.940 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.940    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.054    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.168 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.168    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.282 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.282    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.439 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.984    18.423    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X1Y0           LUT3 (Prop_lut3_I0_O)        0.329    18.752 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.752    uart/int_tx/i___24_i_5_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.284 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.284    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.398 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.398    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.512    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.626    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.783 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.687    20.470    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.329    20.799 r  uart/int_tx/i___29_i_4/O
                         net (fo=1, routed)           0.000    20.799    uart/int_tx/i___29_i_4_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.349 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.349    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.463    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.577    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.691 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.691    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.848 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.679    22.527    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.329    22.856 r  uart/int_tx/i___34_i_4/O
                         net (fo=1, routed)           0.000    22.856    uart/int_tx/i___34_i_4_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.406 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.406    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.520 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.520    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.634 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.634    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.748 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.748    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.905 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.665    24.570    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.329    24.899 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.899    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.412 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.412    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.529 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.529    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.646 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.646    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.763 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.763    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.920 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.519    26.439    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.771 r  uart/int_tx/i___44_i_4/O
                         net (fo=1, routed)           0.000    26.771    uart/int_tx/i___44_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.321 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.321    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.435 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.435    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.549 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.549    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.663 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.663    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.820 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.711    28.531    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    28.860 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    28.860    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.392 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.392    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.705 r  uart/int_tx/out1_inferred__0/i___50/O[3]
                         net (fo=2, routed)           0.989    30.694    uart/int_tx/out1_inferred__0/i___50_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.306    31.000 r  uart/int_tx/i___56_i_4/O
                         net (fo=1, routed)           0.000    31.000    uart/int_tx/i___56_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.532 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.532    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.646 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.646    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.803 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.644    32.446    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    32.775 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    32.775    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.325 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.325    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.439 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.439    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.553 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.562    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.676 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.676    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.833 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.662    34.496    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.329    34.825 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    34.825    uart/int_tx/i___64_i_5_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.357 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.357    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.471 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.471    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.585 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.585    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.699 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    35.699    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.856 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.699    36.554    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.329    36.883 r  uart/int_tx/i___69_i_5/O
                         net (fo=1, routed)           0.000    36.883    uart/int_tx/i___69_i_5_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.415 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.415    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.529    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.643 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    37.643    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    37.757    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.914 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.730    38.644    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.329    38.973 r  uart/int_tx/i___74_i_4/O
                         net (fo=1, routed)           0.000    38.973    uart/int_tx/i___74_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.506 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.506    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.745 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.611    40.356    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.301    40.657 f  uart/int_tx/aux[9]_i_5/O
                         net (fo=1, routed)           0.619    41.276    uart/int_tx/aux[9]_i_5_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124    41.400 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.436    41.835    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    41.959 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.178    42.137    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    42.261 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.611    42.872    uart/int_tx/data1[15]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.124    42.996 r  uart/int_tx/out0_carry_i_8/O
                         net (fo=1, routed)           0.000    42.996    uart/int_tx/out0_carry_i_8_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.528 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.528    uart/int_tx/out0_carry_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.642 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.642    uart/int_tx/out0_carry__0_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.756 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.756    uart/int_tx/out0_carry__1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.984 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.643    uart/int_tx/out0_carry__2_n_1
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.313    44.956 r  uart/int_tx/out[7]_i_416/O
                         net (fo=1, routed)           0.000    44.956    uart/int_tx/out[7]_i_416_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.488 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.488    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.602    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.901    46.617    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.197 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.197    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.311 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.311    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.425 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.425    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.539 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.998    48.537    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.132 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.132    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.249 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.249    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.366 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.366    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.483 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.929    50.412    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.992 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    50.992    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.106    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.220    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.886    52.220    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124    52.344 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.344    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.877 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.877    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.994 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    52.994    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.111 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.111    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.228 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.842    54.070    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.124    54.194 r  uart/int_tx/out[7]_i_173/O
                         net (fo=1, routed)           0.000    54.194    uart/int_tx/out[7]_i_173_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.744 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.744    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.858 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.858    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.972 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.972    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.086 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.882    55.969    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.124    56.093 r  uart/int_tx/out[7]_i_170/O
                         net (fo=1, routed)           0.000    56.093    uart/int_tx/out[7]_i_170_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.643 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.643    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.757 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.757    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.871 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.871    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.985 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.919    57.904    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.499 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.499    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.616 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.616    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.733 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    58.733    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.850 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          0.824    59.674    uart/int_tx/out0[7]
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.124    59.798 r  uart/int_tx/out[5]_i_57/O
                         net (fo=1, routed)           0.000    59.798    uart/int_tx/out[5]_i_57_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.348 r  uart/int_tx/out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.001    60.349    uart/int_tx/out_reg[5]_i_46_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.463 r  uart/int_tx/out_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.463    uart/int_tx/out_reg[5]_i_29_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.577 r  uart/int_tx/out_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.577    uart/int_tx/out_reg[5]_i_13_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.691 r  uart/int_tx/out_reg[6]_i_15/CO[3]
                         net (fo=18, routed)          0.938    61.629    uart/int_tx/out0[6]
    SLICE_X4Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.209 r  uart/int_tx/out0__854_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    62.209    uart/int_tx/out0__854_carry_i_46_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.323 r  uart/int_tx/out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.323    uart/int_tx/out_reg[5]_i_28_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.437 r  uart/int_tx/out_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.437    uart/int_tx/out_reg[5]_i_12_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.551 r  uart/int_tx/out_reg[5]_i_6/CO[3]
                         net (fo=18, routed)          0.957    63.508    uart/int_tx/out0[5]
    SLICE_X3Y53          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    64.088 r  uart/int_tx/out0__854_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    64.088    uart/int_tx/out0__854_carry_i_38_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.202 r  uart/int_tx/out0__854_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    64.202    uart/int_tx/out0__854_carry_i_33_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.316 r  uart/int_tx/out_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    64.316    uart/int_tx/out_reg[4]_i_12_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.430 r  uart/int_tx/out_reg[4]_i_6/CO[3]
                         net (fo=18, routed)          0.695    65.125    uart/int_tx/out0[4]
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124    65.249 r  uart/int_tx/out[4]_i_3/O
                         net (fo=1, routed)           0.000    65.249    uart/int_tx/out[4]_i_3_n_0
    SLICE_X7Y56          MUXF7 (Prop_muxf7_I1_O)      0.245    65.494 r  uart/int_tx/out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    65.494    uart/int_tx/out_reg[4]_i_1_n_0
    SLICE_X7Y56          FDCE                                         r  uart/int_tx/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.507    14.848    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  uart/int_tx/out_reg[4]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X7Y56          FDCE (Setup_fdce_C_D)        0.064    15.056    uart/int_tx/out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -65.494    
  -------------------------------------------------------------------
                         slack                                -50.438    

Slack (VIOLATED) :        -48.620ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        58.516ns  (logic 34.331ns (58.670%)  route 24.185ns (41.330%))
  Logic Levels:           143  (CARRY4=115 LUT1=1 LUT2=2 LUT3=19 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X2Y0           FDPE                                         r  uart/int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDPE (Prop_fdpe_C_Q)         0.518     5.678 r  uart/int_tx/div_reg[2]/Q
                         net (fo=42, routed)          0.289     5.968    uart/int_tx/div_reg_n_0_[2]
    SLICE_X3Y0           LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  uart/int_tx/i__i_11/O
                         net (fo=1, routed)           0.000     6.092    uart/int_tx/i__i_11_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.642 r  uart/int_tx/i__i_8/CO[3]
                         net (fo=1, routed)           0.000     6.642    uart/int_tx/i__i_8_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.756 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.756    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.069 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.696     7.765    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.071 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.071    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.621 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.621    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.849 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.702     9.550    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.863 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.863    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.413    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.527    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.641    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.755    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.912 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.773    11.685    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.329    12.014 r  uart/int_tx/i___9_i_5/O
                         net (fo=1, routed)           0.000    12.014    uart/int_tx/i___9_i_5_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.527 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.527    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.644 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.644    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.761    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.878 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.878    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.035 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.928    13.963    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X8Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    14.766 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.766    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.883 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.883    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.000 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    15.000    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.117 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.117    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.274 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.802    16.076    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332    16.408 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.408    uart/int_tx/i___19_i_5_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.940 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.940    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.054    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.168 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.168    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.282 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.282    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.439 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.984    18.423    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X1Y0           LUT3 (Prop_lut3_I0_O)        0.329    18.752 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.752    uart/int_tx/i___24_i_5_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.284 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.284    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.398 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.398    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.512    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.626    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.783 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.687    20.470    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.329    20.799 r  uart/int_tx/i___29_i_4/O
                         net (fo=1, routed)           0.000    20.799    uart/int_tx/i___29_i_4_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.349 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.349    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.463    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.577    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.691 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.691    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.848 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.679    22.527    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.329    22.856 r  uart/int_tx/i___34_i_4/O
                         net (fo=1, routed)           0.000    22.856    uart/int_tx/i___34_i_4_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.406 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.406    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.520 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.520    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.634 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.634    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.748 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.748    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.905 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.665    24.570    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.329    24.899 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.899    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.412 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.412    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.529 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.529    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.646 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.646    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.763 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.763    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.920 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.519    26.439    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.771 r  uart/int_tx/i___44_i_4/O
                         net (fo=1, routed)           0.000    26.771    uart/int_tx/i___44_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.321 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.321    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.435 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.435    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.549 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.549    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.663 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.663    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.820 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.711    28.531    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    28.860 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    28.860    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.392 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.392    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.705 r  uart/int_tx/out1_inferred__0/i___50/O[3]
                         net (fo=2, routed)           0.989    30.694    uart/int_tx/out1_inferred__0/i___50_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.306    31.000 r  uart/int_tx/i___56_i_4/O
                         net (fo=1, routed)           0.000    31.000    uart/int_tx/i___56_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.532 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.532    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.646 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.646    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.803 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.644    32.446    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    32.775 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    32.775    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.325 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.325    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.439 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.439    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.553 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.562    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.676 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.676    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.833 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.662    34.496    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.329    34.825 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    34.825    uart/int_tx/i___64_i_5_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.357 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.357    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.471 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.471    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.585 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.585    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.699 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    35.699    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.856 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.699    36.554    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.329    36.883 r  uart/int_tx/i___69_i_5/O
                         net (fo=1, routed)           0.000    36.883    uart/int_tx/i___69_i_5_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.415 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.415    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.529    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.643 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    37.643    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    37.757    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.914 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.730    38.644    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.329    38.973 r  uart/int_tx/i___74_i_4/O
                         net (fo=1, routed)           0.000    38.973    uart/int_tx/i___74_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.506 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.506    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.745 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.611    40.356    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.301    40.657 f  uart/int_tx/aux[9]_i_5/O
                         net (fo=1, routed)           0.619    41.276    uart/int_tx/aux[9]_i_5_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124    41.400 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.436    41.835    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    41.959 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.178    42.137    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    42.261 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.611    42.872    uart/int_tx/data1[15]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.124    42.996 r  uart/int_tx/out0_carry_i_8/O
                         net (fo=1, routed)           0.000    42.996    uart/int_tx/out0_carry_i_8_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.528 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.528    uart/int_tx/out0_carry_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.642 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.642    uart/int_tx/out0_carry__0_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.756 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.756    uart/int_tx/out0_carry__1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.984 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.643    uart/int_tx/out0_carry__2_n_1
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.313    44.956 r  uart/int_tx/out[7]_i_416/O
                         net (fo=1, routed)           0.000    44.956    uart/int_tx/out[7]_i_416_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.488 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.488    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.602    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.901    46.617    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.197 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.197    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.311 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.311    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.425 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.425    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.539 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.998    48.537    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.132 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.132    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.249 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.249    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.366 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.366    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.483 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.929    50.412    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.992 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    50.992    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.106    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.220    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.886    52.220    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124    52.344 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.344    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.877 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.877    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.994 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    52.994    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.111 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.111    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.228 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.842    54.070    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.124    54.194 r  uart/int_tx/out[7]_i_173/O
                         net (fo=1, routed)           0.000    54.194    uart/int_tx/out[7]_i_173_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.744 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.744    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.858 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.858    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.972 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.972    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.086 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.882    55.969    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.124    56.093 r  uart/int_tx/out[7]_i_170/O
                         net (fo=1, routed)           0.000    56.093    uart/int_tx/out[7]_i_170_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.643 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.643    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.757 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.757    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.871 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.871    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.985 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.919    57.904    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.499 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.499    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.616 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.616    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.733 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    58.733    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.850 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          0.824    59.674    uart/int_tx/out0[7]
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.124    59.798 r  uart/int_tx/out[5]_i_57/O
                         net (fo=1, routed)           0.000    59.798    uart/int_tx/out[5]_i_57_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.348 r  uart/int_tx/out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.001    60.349    uart/int_tx/out_reg[5]_i_46_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.463 r  uart/int_tx/out_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.463    uart/int_tx/out_reg[5]_i_29_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.577 r  uart/int_tx/out_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.577    uart/int_tx/out_reg[5]_i_13_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.691 r  uart/int_tx/out_reg[6]_i_15/CO[3]
                         net (fo=18, routed)          0.938    61.629    uart/int_tx/out0[6]
    SLICE_X4Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.209 r  uart/int_tx/out0__854_carry_i_46/CO[3]
                         net (fo=1, routed)           0.000    62.209    uart/int_tx/out0__854_carry_i_46_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.323 r  uart/int_tx/out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    62.323    uart/int_tx/out_reg[5]_i_28_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.437 r  uart/int_tx/out_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.437    uart/int_tx/out_reg[5]_i_12_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.551 r  uart/int_tx/out_reg[5]_i_6/CO[3]
                         net (fo=18, routed)          0.784    63.335    uart/int_tx/out0[5]
    SLICE_X7Y54          LUT6 (Prop_lut6_I3_O)        0.124    63.459 r  uart/int_tx/out[5]_i_3/O
                         net (fo=1, routed)           0.000    63.459    uart/int_tx/out[5]_i_3_n_0
    SLICE_X7Y54          MUXF7 (Prop_muxf7_I1_O)      0.217    63.676 r  uart/int_tx/out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    63.676    uart/int_tx/out_reg[5]_i_1_n_0
    SLICE_X7Y54          FDCE                                         r  uart/int_tx/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.507    14.848    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  uart/int_tx/out_reg[5]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X7Y54          FDCE (Setup_fdce_C_D)        0.064    15.056    uart/int_tx/out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -63.676    
  -------------------------------------------------------------------
                         slack                                -48.620    

Slack (VIOLATED) :        -47.486ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        57.440ns  (logic 33.440ns (58.217%)  route 24.000ns (41.783%))
  Logic Levels:           140  (CARRY4=111 LUT1=1 LUT2=2 LUT3=20 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X2Y0           FDPE                                         r  uart/int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDPE (Prop_fdpe_C_Q)         0.518     5.678 r  uart/int_tx/div_reg[2]/Q
                         net (fo=42, routed)          0.289     5.968    uart/int_tx/div_reg_n_0_[2]
    SLICE_X3Y0           LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  uart/int_tx/i__i_11/O
                         net (fo=1, routed)           0.000     6.092    uart/int_tx/i__i_11_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.642 r  uart/int_tx/i__i_8/CO[3]
                         net (fo=1, routed)           0.000     6.642    uart/int_tx/i__i_8_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.756 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.756    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.069 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.696     7.765    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.071 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.071    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.621 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.621    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.849 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.702     9.550    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.863 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.863    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.413    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.527    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.641    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.755    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.912 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.773    11.685    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.329    12.014 r  uart/int_tx/i___9_i_5/O
                         net (fo=1, routed)           0.000    12.014    uart/int_tx/i___9_i_5_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.527 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.527    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.644 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.644    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.761    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.878 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.878    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.035 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.928    13.963    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X8Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    14.766 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.766    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.883 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.883    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.000 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    15.000    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.117 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.117    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.274 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.802    16.076    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332    16.408 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.408    uart/int_tx/i___19_i_5_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.940 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.940    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.054    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.168 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.168    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.282 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.282    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.439 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.984    18.423    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X1Y0           LUT3 (Prop_lut3_I0_O)        0.329    18.752 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.752    uart/int_tx/i___24_i_5_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.284 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.284    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.398 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.398    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.512    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.626    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.783 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.687    20.470    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.329    20.799 r  uart/int_tx/i___29_i_4/O
                         net (fo=1, routed)           0.000    20.799    uart/int_tx/i___29_i_4_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.349 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.349    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.463    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.577    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.691 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.691    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.848 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.679    22.527    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.329    22.856 r  uart/int_tx/i___34_i_4/O
                         net (fo=1, routed)           0.000    22.856    uart/int_tx/i___34_i_4_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.406 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.406    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.520 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.520    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.634 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.634    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.748 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.748    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.905 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.665    24.570    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.329    24.899 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.899    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.412 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.412    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.529 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.529    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.646 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.646    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.763 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.763    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.920 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.519    26.439    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.771 r  uart/int_tx/i___44_i_4/O
                         net (fo=1, routed)           0.000    26.771    uart/int_tx/i___44_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.321 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.321    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.435 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.435    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.549 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.549    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.663 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.663    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.820 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.711    28.531    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    28.860 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    28.860    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.392 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.392    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.705 r  uart/int_tx/out1_inferred__0/i___50/O[3]
                         net (fo=2, routed)           0.989    30.694    uart/int_tx/out1_inferred__0/i___50_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.306    31.000 r  uart/int_tx/i___56_i_4/O
                         net (fo=1, routed)           0.000    31.000    uart/int_tx/i___56_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.532 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.532    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.646 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.646    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.803 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.644    32.446    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    32.775 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    32.775    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.325 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.325    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.439 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.439    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.553 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.562    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.676 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.676    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.833 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.662    34.496    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.329    34.825 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    34.825    uart/int_tx/i___64_i_5_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.357 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.357    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.471 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.471    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.585 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.585    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.699 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    35.699    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.856 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.699    36.554    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.329    36.883 r  uart/int_tx/i___69_i_5/O
                         net (fo=1, routed)           0.000    36.883    uart/int_tx/i___69_i_5_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.415 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.415    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.529    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.643 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    37.643    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    37.757    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.914 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.730    38.644    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.329    38.973 r  uart/int_tx/i___74_i_4/O
                         net (fo=1, routed)           0.000    38.973    uart/int_tx/i___74_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.506 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.506    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.745 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.611    40.356    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.301    40.657 f  uart/int_tx/aux[9]_i_5/O
                         net (fo=1, routed)           0.619    41.276    uart/int_tx/aux[9]_i_5_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124    41.400 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.436    41.835    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    41.959 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.178    42.137    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    42.261 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.611    42.872    uart/int_tx/data1[15]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.124    42.996 r  uart/int_tx/out0_carry_i_8/O
                         net (fo=1, routed)           0.000    42.996    uart/int_tx/out0_carry_i_8_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.528 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.528    uart/int_tx/out0_carry_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.642 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.642    uart/int_tx/out0_carry__0_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.756 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.756    uart/int_tx/out0_carry__1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.984 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.643    uart/int_tx/out0_carry__2_n_1
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.313    44.956 r  uart/int_tx/out[7]_i_416/O
                         net (fo=1, routed)           0.000    44.956    uart/int_tx/out[7]_i_416_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.488 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.488    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.602    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.901    46.617    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.197 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.197    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.311 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.311    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.425 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.425    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.539 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.998    48.537    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.132 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.132    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.249 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.249    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.366 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.366    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.483 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.929    50.412    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.992 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    50.992    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.106    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.220    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.886    52.220    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124    52.344 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.344    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.877 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.877    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.994 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    52.994    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.111 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.111    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.228 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.842    54.070    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.124    54.194 r  uart/int_tx/out[7]_i_173/O
                         net (fo=1, routed)           0.000    54.194    uart/int_tx/out[7]_i_173_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.744 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.744    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.858 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.858    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.972 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.972    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.086 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.882    55.969    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.124    56.093 r  uart/int_tx/out[7]_i_170/O
                         net (fo=1, routed)           0.000    56.093    uart/int_tx/out[7]_i_170_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.643 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.643    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.757 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.757    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.871 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.871    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.985 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.919    57.904    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.499 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.499    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.616 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.616    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.733 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    58.733    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.850 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          0.824    59.674    uart/int_tx/out0[7]
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.124    59.798 r  uart/int_tx/out[5]_i_57/O
                         net (fo=1, routed)           0.000    59.798    uart/int_tx/out[5]_i_57_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.348 r  uart/int_tx/out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.001    60.349    uart/int_tx/out_reg[5]_i_46_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.463 r  uart/int_tx/out_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.463    uart/int_tx/out_reg[5]_i_29_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.577 r  uart/int_tx/out_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.577    uart/int_tx/out_reg[5]_i_13_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.691 r  uart/int_tx/out_reg[6]_i_15/CO[3]
                         net (fo=18, routed)          1.048    61.739    uart/int_tx/out0[6]
    SLICE_X6Y45          LUT3 (Prop_lut3_I2_O)        0.124    61.863 f  uart/int_tx/out[6]_i_7/O
                         net (fo=1, routed)           0.340    62.203    uart/int_tx/out[6]_i_7_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.124    62.327 f  uart/int_tx/out[6]_i_3/O
                         net (fo=1, routed)           0.149    62.476    uart/int_tx/out[6]_i_3_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I3_O)        0.124    62.600 r  uart/int_tx/out[6]_i_1/O
                         net (fo=1, routed)           0.000    62.600    uart/int_tx/out[6]_i_1_n_0
    SLICE_X7Y45          FDCE                                         r  uart/int_tx/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.517    14.858    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y45          FDCE                                         r  uart/int_tx/out_reg[6]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y45          FDCE (Setup_fdce_C_D)        0.031    15.114    uart/int_tx/out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -62.600    
  -------------------------------------------------------------------
                         slack                                -47.486    

Slack (VIOLATED) :        -45.099ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.104ns  (logic 32.300ns (58.617%)  route 22.804ns (41.384%))
  Logic Levels:           134  (CARRY4=107 LUT1=1 LUT2=2 LUT3=18 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X2Y0           FDPE                                         r  uart/int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDPE (Prop_fdpe_C_Q)         0.518     5.678 r  uart/int_tx/div_reg[2]/Q
                         net (fo=42, routed)          0.289     5.968    uart/int_tx/div_reg_n_0_[2]
    SLICE_X3Y0           LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  uart/int_tx/i__i_11/O
                         net (fo=1, routed)           0.000     6.092    uart/int_tx/i__i_11_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.642 r  uart/int_tx/i__i_8/CO[3]
                         net (fo=1, routed)           0.000     6.642    uart/int_tx/i__i_8_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.756 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.756    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.069 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.696     7.765    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.071 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.071    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.621 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.621    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.849 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.702     9.550    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.863 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.863    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.413    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.527    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.641    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.755    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.912 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.773    11.685    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.329    12.014 r  uart/int_tx/i___9_i_5/O
                         net (fo=1, routed)           0.000    12.014    uart/int_tx/i___9_i_5_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.527 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.527    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.644 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.644    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.761    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.878 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.878    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.035 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.928    13.963    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X8Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    14.766 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.766    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.883 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.883    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.000 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    15.000    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.117 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.117    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.274 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.802    16.076    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332    16.408 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.408    uart/int_tx/i___19_i_5_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.940 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.940    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.054    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.168 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.168    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.282 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.282    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.439 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.984    18.423    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X1Y0           LUT3 (Prop_lut3_I0_O)        0.329    18.752 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.752    uart/int_tx/i___24_i_5_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.284 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.284    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.398 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.398    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.512    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.626    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.783 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.687    20.470    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.329    20.799 r  uart/int_tx/i___29_i_4/O
                         net (fo=1, routed)           0.000    20.799    uart/int_tx/i___29_i_4_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.349 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.349    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.463    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.577    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.691 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.691    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.848 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.679    22.527    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.329    22.856 r  uart/int_tx/i___34_i_4/O
                         net (fo=1, routed)           0.000    22.856    uart/int_tx/i___34_i_4_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.406 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.406    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.520 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.520    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.634 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.634    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.748 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.748    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.905 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.665    24.570    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.329    24.899 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.899    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.412 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.412    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.529 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.529    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.646 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.646    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.763 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.763    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.920 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.519    26.439    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.771 r  uart/int_tx/i___44_i_4/O
                         net (fo=1, routed)           0.000    26.771    uart/int_tx/i___44_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.321 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.321    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.435 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.435    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.549 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.549    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.663 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.663    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.820 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.711    28.531    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    28.860 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    28.860    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.392 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.392    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.705 r  uart/int_tx/out1_inferred__0/i___50/O[3]
                         net (fo=2, routed)           0.989    30.694    uart/int_tx/out1_inferred__0/i___50_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.306    31.000 r  uart/int_tx/i___56_i_4/O
                         net (fo=1, routed)           0.000    31.000    uart/int_tx/i___56_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.532 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.532    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.646 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.646    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.803 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.644    32.446    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    32.775 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    32.775    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.325 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.325    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.439 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.439    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.553 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.562    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.676 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.676    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.833 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.662    34.496    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.329    34.825 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    34.825    uart/int_tx/i___64_i_5_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.357 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.357    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.471 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.471    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.585 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.585    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.699 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    35.699    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.856 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.699    36.554    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.329    36.883 r  uart/int_tx/i___69_i_5/O
                         net (fo=1, routed)           0.000    36.883    uart/int_tx/i___69_i_5_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.415 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.415    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.529    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.643 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    37.643    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    37.757    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.914 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.730    38.644    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.329    38.973 r  uart/int_tx/i___74_i_4/O
                         net (fo=1, routed)           0.000    38.973    uart/int_tx/i___74_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.506 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.506    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.745 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.611    40.356    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.301    40.657 f  uart/int_tx/aux[9]_i_5/O
                         net (fo=1, routed)           0.619    41.276    uart/int_tx/aux[9]_i_5_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124    41.400 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.436    41.835    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    41.959 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.178    42.137    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    42.261 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           0.611    42.872    uart/int_tx/data1[15]
    SLICE_X0Y31          LUT2 (Prop_lut2_I1_O)        0.124    42.996 r  uart/int_tx/out0_carry_i_8/O
                         net (fo=1, routed)           0.000    42.996    uart/int_tx/out0_carry_i_8_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.528 r  uart/int_tx/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    43.528    uart/int_tx/out0_carry_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.642 r  uart/int_tx/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.642    uart/int_tx/out0_carry__0_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.756 r  uart/int_tx/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.756    uart/int_tx/out0_carry__1_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.984 r  uart/int_tx/out0_carry__2/CO[2]
                         net (fo=17, routed)          0.659    44.643    uart/int_tx/out0_carry__2_n_1
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.313    44.956 r  uart/int_tx/out[7]_i_416/O
                         net (fo=1, routed)           0.000    44.956    uart/int_tx/out[7]_i_416_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.488 r  uart/int_tx/out_reg[7]_i_357/CO[3]
                         net (fo=1, routed)           0.000    45.488    uart/int_tx/out_reg[7]_i_357_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.602 r  uart/int_tx/out_reg[7]_i_352/CO[3]
                         net (fo=1, routed)           0.000    45.602    uart/int_tx/out_reg[7]_i_352_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.716 r  uart/int_tx/out_reg[7]_i_351/CO[3]
                         net (fo=17, routed)          0.901    46.617    uart/int_tx/out_reg[7]_i_351_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    47.197 r  uart/int_tx/out_reg[7]_i_307/CO[3]
                         net (fo=1, routed)           0.000    47.197    uart/int_tx/out_reg[7]_i_307_n_0
    SLICE_X1Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.311 r  uart/int_tx/out_reg[7]_i_302/CO[3]
                         net (fo=1, routed)           0.000    47.311    uart/int_tx/out_reg[7]_i_302_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.425 r  uart/int_tx/out_reg[7]_i_297/CO[3]
                         net (fo=1, routed)           0.000    47.425    uart/int_tx/out_reg[7]_i_297_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.539 r  uart/int_tx/out_reg[7]_i_296/CO[3]
                         net (fo=17, routed)          0.998    48.537    uart/int_tx/out_reg[7]_i_296_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    49.132 r  uart/int_tx/out_reg[7]_i_252/CO[3]
                         net (fo=1, routed)           0.000    49.132    uart/int_tx/out_reg[7]_i_252_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.249 r  uart/int_tx/out_reg[7]_i_247/CO[3]
                         net (fo=1, routed)           0.000    49.249    uart/int_tx/out_reg[7]_i_247_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.366 r  uart/int_tx/out_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    49.366    uart/int_tx/out_reg[7]_i_242_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.483 r  uart/int_tx/out_reg[7]_i_241/CO[3]
                         net (fo=17, routed)          0.929    50.412    uart/int_tx/out_reg[7]_i_241_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    50.992 r  uart/int_tx/out_reg[7]_i_185/CO[3]
                         net (fo=1, routed)           0.000    50.992    uart/int_tx/out_reg[7]_i_185_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.106 r  uart/int_tx/out_reg[7]_i_180/CO[3]
                         net (fo=1, routed)           0.000    51.106    uart/int_tx/out_reg[7]_i_180_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  uart/int_tx/out_reg[7]_i_175/CO[3]
                         net (fo=1, routed)           0.000    51.220    uart/int_tx/out_reg[7]_i_175_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  uart/int_tx/out_reg[7]_i_174/CO[3]
                         net (fo=17, routed)          0.886    52.220    uart/int_tx/out_reg[7]_i_174_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.124    52.344 r  uart/int_tx/out[7]_i_192/O
                         net (fo=1, routed)           0.000    52.344    uart/int_tx/out[7]_i_192_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.877 r  uart/int_tx/out_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000    52.877    uart/int_tx/out_reg[7]_i_111_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.994 r  uart/int_tx/out_reg[7]_i_106/CO[3]
                         net (fo=1, routed)           0.000    52.994    uart/int_tx/out_reg[7]_i_106_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.111 r  uart/int_tx/out_reg[7]_i_101/CO[3]
                         net (fo=1, routed)           0.000    53.111    uart/int_tx/out_reg[7]_i_101_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.228 r  uart/int_tx/out_reg[7]_i_100/CO[3]
                         net (fo=17, routed)          0.842    54.070    uart/int_tx/out_reg[7]_i_100_n_0
    SLICE_X1Y43          LUT3 (Prop_lut3_I0_O)        0.124    54.194 r  uart/int_tx/out[7]_i_173/O
                         net (fo=1, routed)           0.000    54.194    uart/int_tx/out[7]_i_173_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.744 r  uart/int_tx/out_reg[7]_i_95/CO[3]
                         net (fo=1, routed)           0.000    54.744    uart/int_tx/out_reg[7]_i_95_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.858 r  uart/int_tx/out_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.858    uart/int_tx/out_reg[7]_i_48_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.972 r  uart/int_tx/out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.972    uart/int_tx/out_reg[7]_i_43_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.086 r  uart/int_tx/out_reg[7]_i_42/CO[3]
                         net (fo=17, routed)          0.882    55.969    uart/int_tx/out_reg[7]_i_42_n_0
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.124    56.093 r  uart/int_tx/out[7]_i_170/O
                         net (fo=1, routed)           0.000    56.093    uart/int_tx/out[7]_i_170_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.643 r  uart/int_tx/out_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    56.643    uart/int_tx/out_reg[7]_i_90_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.757 r  uart/int_tx/out_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.757    uart/int_tx/out_reg[7]_i_37_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.871 r  uart/int_tx/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.871    uart/int_tx/out_reg[7]_i_15_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.985 r  uart/int_tx/out_reg[7]_i_14/CO[3]
                         net (fo=17, routed)          0.919    57.904    uart/int_tx/out_reg[7]_i_14_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    58.499 r  uart/int_tx/out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    58.499    uart/int_tx/out_reg[7]_i_89_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.616 r  uart/int_tx/out_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.616    uart/int_tx/out_reg[7]_i_36_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.733 r  uart/int_tx/out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.001    58.733    uart/int_tx/out_reg[7]_i_13_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.850 r  uart/int_tx/out_reg[7]_i_8/CO[3]
                         net (fo=18, routed)          1.004    59.854    uart/int_tx/out0[7]
    SLICE_X6Y47          LUT6 (Prop_lut6_I1_O)        0.124    59.978 r  uart/int_tx/out[7]_i_3/O
                         net (fo=1, routed)           0.162    60.140    uart/int_tx/out[7]_i_3_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124    60.264 r  uart/int_tx/out[7]_i_2/O
                         net (fo=1, routed)           0.000    60.264    uart/int_tx/out[7]_i_2_n_0
    SLICE_X6Y47          FDCE                                         r  uart/int_tx/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.518    14.859    uart/int_tx/clk_IBUF_BUFG
    SLICE_X6Y47          FDCE                                         r  uart/int_tx/out_reg[7]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y47          FDCE (Setup_fdce_C_D)        0.081    15.165    uart/int_tx/out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -60.264    
  -------------------------------------------------------------------
                         slack                                -45.099    

Slack (VIOLATED) :        -29.514ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/aux_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.469ns  (logic 23.215ns (58.819%)  route 16.254ns (41.181%))
  Logic Levels:           93  (CARRY4=72 LUT1=1 LUT2=1 LUT3=14 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X2Y0           FDPE                                         r  uart/int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDPE (Prop_fdpe_C_Q)         0.518     5.678 r  uart/int_tx/div_reg[2]/Q
                         net (fo=42, routed)          0.289     5.968    uart/int_tx/div_reg_n_0_[2]
    SLICE_X3Y0           LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  uart/int_tx/i__i_11/O
                         net (fo=1, routed)           0.000     6.092    uart/int_tx/i__i_11_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.642 r  uart/int_tx/i__i_8/CO[3]
                         net (fo=1, routed)           0.000     6.642    uart/int_tx/i__i_8_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.756 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.756    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.069 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.696     7.765    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.071 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.071    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.621 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.621    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.849 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.702     9.550    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.863 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.863    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.413    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.527    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.641    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.755    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.912 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.773    11.685    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.329    12.014 r  uart/int_tx/i___9_i_5/O
                         net (fo=1, routed)           0.000    12.014    uart/int_tx/i___9_i_5_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.527 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.527    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.644 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.644    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.761    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.878 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.878    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.035 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.928    13.963    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X8Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    14.766 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.766    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.883 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.883    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.000 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    15.000    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.117 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.117    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.274 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.802    16.076    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332    16.408 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.408    uart/int_tx/i___19_i_5_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.940 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.940    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.054    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.168 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.168    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.282 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.282    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.439 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.984    18.423    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X1Y0           LUT3 (Prop_lut3_I0_O)        0.329    18.752 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.752    uart/int_tx/i___24_i_5_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.284 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.284    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.398 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.398    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.512    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.626    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.783 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.687    20.470    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.329    20.799 r  uart/int_tx/i___29_i_4/O
                         net (fo=1, routed)           0.000    20.799    uart/int_tx/i___29_i_4_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.349 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.349    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.463    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.577    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.691 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.691    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.848 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.679    22.527    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.329    22.856 r  uart/int_tx/i___34_i_4/O
                         net (fo=1, routed)           0.000    22.856    uart/int_tx/i___34_i_4_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.406 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.406    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.520 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.520    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.634 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.634    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.748 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.748    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.905 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.665    24.570    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.329    24.899 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.899    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.412 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.412    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.529 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.529    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.646 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.646    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.763 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.763    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.920 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.519    26.439    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.771 r  uart/int_tx/i___44_i_4/O
                         net (fo=1, routed)           0.000    26.771    uart/int_tx/i___44_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.321 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.321    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.435 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.435    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.549 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.549    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.663 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.663    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.820 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.711    28.531    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    28.860 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    28.860    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.392 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.392    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.705 r  uart/int_tx/out1_inferred__0/i___50/O[3]
                         net (fo=2, routed)           0.989    30.694    uart/int_tx/out1_inferred__0/i___50_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.306    31.000 r  uart/int_tx/i___56_i_4/O
                         net (fo=1, routed)           0.000    31.000    uart/int_tx/i___56_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.532 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.532    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.646 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.646    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.803 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.644    32.446    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    32.775 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    32.775    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.325 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.325    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.439 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.439    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.553 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.562    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.676 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.676    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.833 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.662    34.496    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.329    34.825 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    34.825    uart/int_tx/i___64_i_5_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.357 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.357    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.471 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.471    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.585 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.585    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.699 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    35.699    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.856 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.699    36.554    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.329    36.883 r  uart/int_tx/i___69_i_5/O
                         net (fo=1, routed)           0.000    36.883    uart/int_tx/i___69_i_5_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.415 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.415    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.529    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.643 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    37.643    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    37.757    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.914 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.730    38.644    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.329    38.973 r  uart/int_tx/i___74_i_4/O
                         net (fo=1, routed)           0.000    38.973    uart/int_tx/i___74_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.506 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.506    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.745 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.611    40.356    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.301    40.657 f  uart/int_tx/aux[9]_i_5/O
                         net (fo=1, routed)           0.619    41.276    uart/int_tx/aux[9]_i_5_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124    41.400 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.436    41.835    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    41.959 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.319    42.278    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I3_O)        0.124    42.402 r  uart/int_tx/aux[14]_i_3/O
                         net (fo=3, routed)           2.103    44.505    uart/int_tx/data1[14]
    SLICE_X7Y1           LUT5 (Prop_lut5_I4_O)        0.124    44.629 r  uart/int_tx/aux[14]_i_1/O
                         net (fo=1, routed)           0.000    44.629    uart/int_tx/aux[14]_i_1_n_0
    SLICE_X7Y1           FDCE                                         r  uart/int_tx/aux_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.518    14.859    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  uart/int_tx/aux_reg[14]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)        0.031    15.115    uart/int_tx/aux_reg[14]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -44.629    
  -------------------------------------------------------------------
                         slack                                -29.514    

Slack (VIOLATED) :        -29.272ns  (required time - arrival time)
  Source:                 uart/int_tx/div_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/aux_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.277ns  (logic 23.215ns (59.106%)  route 16.062ns (40.894%))
  Logic Levels:           93  (CARRY4=72 LUT1=1 LUT2=1 LUT3=14 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.639     5.160    uart/int_tx/clk_IBUF_BUFG
    SLICE_X2Y0           FDPE                                         r  uart/int_tx/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDPE (Prop_fdpe_C_Q)         0.518     5.678 r  uart/int_tx/div_reg[2]/Q
                         net (fo=42, routed)          0.289     5.968    uart/int_tx/div_reg_n_0_[2]
    SLICE_X3Y0           LUT2 (Prop_lut2_I0_O)        0.124     6.092 r  uart/int_tx/i__i_11/O
                         net (fo=1, routed)           0.000     6.092    uart/int_tx/i__i_11_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.642 r  uart/int_tx/i__i_8/CO[3]
                         net (fo=1, routed)           0.000     6.642    uart/int_tx/i__i_8_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.756 r  uart/int_tx/i___0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.756    uart/int_tx/i___0_i_9_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.069 f  uart/int_tx/i___1_i_9/O[3]
                         net (fo=21, routed)          0.696     7.765    uart/int_tx/out2[13]
    SLICE_X4Y3           LUT1 (Prop_lut1_I0_O)        0.306     8.071 r  uart/int_tx/i___2_i_7/O
                         net (fo=1, routed)           0.000     8.071    uart/int_tx/i___2_i_7_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.621 r  uart/int_tx/out1_inferred__0/i___2/CO[3]
                         net (fo=1, routed)           0.000     8.621    uart/int_tx/out1_inferred__0/i___2_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.849 r  uart/int_tx/out1_inferred__0/i___3/CO[2]
                         net (fo=20, routed)          0.702     9.550    uart/int_tx/out1_inferred__0/i___3_n_1
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.313     9.863 r  uart/int_tx/i___4_i_3/O
                         net (fo=1, routed)           0.000     9.863    uart/int_tx/i___4_i_3_n_0
    SLICE_X5Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.413 r  uart/int_tx/out1_inferred__0/i___4/CO[3]
                         net (fo=1, routed)           0.000    10.413    uart/int_tx/out1_inferred__0/i___4_n_0
    SLICE_X5Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  uart/int_tx/out1_inferred__0/i___5/CO[3]
                         net (fo=1, routed)           0.000    10.527    uart/int_tx/out1_inferred__0/i___5_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  uart/int_tx/out1_inferred__0/i___6/CO[3]
                         net (fo=1, routed)           0.000    10.641    uart/int_tx/out1_inferred__0/i___6_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  uart/int_tx/out1_inferred__0/i___7/CO[3]
                         net (fo=1, routed)           0.000    10.755    uart/int_tx/out1_inferred__0/i___7_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.912 r  uart/int_tx/out1_inferred__0/i___8/CO[1]
                         net (fo=20, routed)          0.773    11.685    uart/int_tx/out1_inferred__0/i___8_n_2
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.329    12.014 r  uart/int_tx/i___9_i_5/O
                         net (fo=1, routed)           0.000    12.014    uart/int_tx/i___9_i_5_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.527 r  uart/int_tx/out1_inferred__0/i___9/CO[3]
                         net (fo=1, routed)           0.000    12.527    uart/int_tx/out1_inferred__0/i___9_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.644 r  uart/int_tx/out1_inferred__0/i___10/CO[3]
                         net (fo=1, routed)           0.000    12.644    uart/int_tx/out1_inferred__0/i___10_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  uart/int_tx/out1_inferred__0/i___11/CO[3]
                         net (fo=1, routed)           0.000    12.761    uart/int_tx/out1_inferred__0/i___11_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.878 r  uart/int_tx/out1_inferred__0/i___12/CO[3]
                         net (fo=1, routed)           0.000    12.878    uart/int_tx/out1_inferred__0/i___12_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.035 r  uart/int_tx/out1_inferred__0/i___13/CO[1]
                         net (fo=20, routed)          0.928    13.963    uart/int_tx/out1_inferred__0/i___13_n_2
    SLICE_X8Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    14.766 r  uart/int_tx/out1_inferred__0/i___14/CO[3]
                         net (fo=1, routed)           0.000    14.766    uart/int_tx/out1_inferred__0/i___14_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.883 r  uart/int_tx/out1_inferred__0/i___15/CO[3]
                         net (fo=1, routed)           0.000    14.883    uart/int_tx/out1_inferred__0/i___15_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.000 r  uart/int_tx/out1_inferred__0/i___16/CO[3]
                         net (fo=1, routed)           0.000    15.000    uart/int_tx/out1_inferred__0/i___16_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.117 r  uart/int_tx/out1_inferred__0/i___17/CO[3]
                         net (fo=1, routed)           0.000    15.117    uart/int_tx/out1_inferred__0/i___17_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.274 r  uart/int_tx/out1_inferred__0/i___18/CO[1]
                         net (fo=20, routed)          0.802    16.076    uart/int_tx/out1_inferred__0/i___18_n_2
    SLICE_X11Y1          LUT3 (Prop_lut3_I0_O)        0.332    16.408 r  uart/int_tx/i___19_i_5/O
                         net (fo=1, routed)           0.000    16.408    uart/int_tx/i___19_i_5_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.940 r  uart/int_tx/out1_inferred__0/i___19/CO[3]
                         net (fo=1, routed)           0.000    16.940    uart/int_tx/out1_inferred__0/i___19_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  uart/int_tx/out1_inferred__0/i___20/CO[3]
                         net (fo=1, routed)           0.000    17.054    uart/int_tx/out1_inferred__0/i___20_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.168 r  uart/int_tx/out1_inferred__0/i___21/CO[3]
                         net (fo=1, routed)           0.000    17.168    uart/int_tx/out1_inferred__0/i___21_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.282 r  uart/int_tx/out1_inferred__0/i___22/CO[3]
                         net (fo=1, routed)           0.000    17.282    uart/int_tx/out1_inferred__0/i___22_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.439 r  uart/int_tx/out1_inferred__0/i___23/CO[1]
                         net (fo=20, routed)          0.984    18.423    uart/int_tx/out1_inferred__0/i___23_n_2
    SLICE_X1Y0           LUT3 (Prop_lut3_I0_O)        0.329    18.752 r  uart/int_tx/i___24_i_5/O
                         net (fo=1, routed)           0.000    18.752    uart/int_tx/i___24_i_5_n_0
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.284 r  uart/int_tx/out1_inferred__0/i___24/CO[3]
                         net (fo=1, routed)           0.000    19.284    uart/int_tx/out1_inferred__0/i___24_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.398 r  uart/int_tx/out1_inferred__0/i___25/CO[3]
                         net (fo=1, routed)           0.000    19.398    uart/int_tx/out1_inferred__0/i___25_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.512 r  uart/int_tx/out1_inferred__0/i___26/CO[3]
                         net (fo=1, routed)           0.000    19.512    uart/int_tx/out1_inferred__0/i___26_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.626 r  uart/int_tx/out1_inferred__0/i___27/CO[3]
                         net (fo=1, routed)           0.000    19.626    uart/int_tx/out1_inferred__0/i___27_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.783 r  uart/int_tx/out1_inferred__0/i___28/CO[1]
                         net (fo=20, routed)          0.687    20.470    uart/int_tx/out1_inferred__0/i___28_n_2
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.329    20.799 r  uart/int_tx/i___29_i_4/O
                         net (fo=1, routed)           0.000    20.799    uart/int_tx/i___29_i_4_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.349 r  uart/int_tx/out1_inferred__0/i___29/CO[3]
                         net (fo=1, routed)           0.000    21.349    uart/int_tx/out1_inferred__0/i___29_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.463 r  uart/int_tx/out1_inferred__0/i___30/CO[3]
                         net (fo=1, routed)           0.000    21.463    uart/int_tx/out1_inferred__0/i___30_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.577 r  uart/int_tx/out1_inferred__0/i___31/CO[3]
                         net (fo=1, routed)           0.000    21.577    uart/int_tx/out1_inferred__0/i___31_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.691 r  uart/int_tx/out1_inferred__0/i___32/CO[3]
                         net (fo=1, routed)           0.000    21.691    uart/int_tx/out1_inferred__0/i___32_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.848 r  uart/int_tx/out1_inferred__0/i___33/CO[1]
                         net (fo=20, routed)          0.679    22.527    uart/int_tx/out1_inferred__0/i___33_n_2
    SLICE_X1Y5           LUT3 (Prop_lut3_I0_O)        0.329    22.856 r  uart/int_tx/i___34_i_4/O
                         net (fo=1, routed)           0.000    22.856    uart/int_tx/i___34_i_4_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.406 r  uart/int_tx/out1_inferred__0/i___34/CO[3]
                         net (fo=1, routed)           0.000    23.406    uart/int_tx/out1_inferred__0/i___34_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.520 r  uart/int_tx/out1_inferred__0/i___35/CO[3]
                         net (fo=1, routed)           0.000    23.520    uart/int_tx/out1_inferred__0/i___35_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.634 r  uart/int_tx/out1_inferred__0/i___36/CO[3]
                         net (fo=1, routed)           0.000    23.634    uart/int_tx/out1_inferred__0/i___36_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.748 r  uart/int_tx/out1_inferred__0/i___37/CO[3]
                         net (fo=1, routed)           0.000    23.748    uart/int_tx/out1_inferred__0/i___37_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.905 r  uart/int_tx/out1_inferred__0/i___38/CO[1]
                         net (fo=20, routed)          0.665    24.570    uart/int_tx/out1_inferred__0/i___38_n_2
    SLICE_X2Y8           LUT3 (Prop_lut3_I0_O)        0.329    24.899 r  uart/int_tx/i___39_i_5/O
                         net (fo=1, routed)           0.000    24.899    uart/int_tx/i___39_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.412 r  uart/int_tx/out1_inferred__0/i___39/CO[3]
                         net (fo=1, routed)           0.000    25.412    uart/int_tx/out1_inferred__0/i___39_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.529 r  uart/int_tx/out1_inferred__0/i___40/CO[3]
                         net (fo=1, routed)           0.000    25.529    uart/int_tx/out1_inferred__0/i___40_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.646 r  uart/int_tx/out1_inferred__0/i___41/CO[3]
                         net (fo=1, routed)           0.000    25.646    uart/int_tx/out1_inferred__0/i___41_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.763 r  uart/int_tx/out1_inferred__0/i___42/CO[3]
                         net (fo=1, routed)           0.000    25.763    uart/int_tx/out1_inferred__0/i___42_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.920 r  uart/int_tx/out1_inferred__0/i___43/CO[1]
                         net (fo=20, routed)          0.519    26.439    uart/int_tx/out1_inferred__0/i___43_n_2
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    26.771 r  uart/int_tx/i___44_i_4/O
                         net (fo=1, routed)           0.000    26.771    uart/int_tx/i___44_i_4_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.321 r  uart/int_tx/out1_inferred__0/i___44/CO[3]
                         net (fo=1, routed)           0.000    27.321    uart/int_tx/out1_inferred__0/i___44_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.435 r  uart/int_tx/out1_inferred__0/i___45/CO[3]
                         net (fo=1, routed)           0.000    27.435    uart/int_tx/out1_inferred__0/i___45_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.549 r  uart/int_tx/out1_inferred__0/i___46/CO[3]
                         net (fo=1, routed)           0.000    27.549    uart/int_tx/out1_inferred__0/i___46_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.663 r  uart/int_tx/out1_inferred__0/i___47/CO[3]
                         net (fo=1, routed)           0.000    27.663    uart/int_tx/out1_inferred__0/i___47_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.820 r  uart/int_tx/out1_inferred__0/i___48/CO[1]
                         net (fo=20, routed)          0.711    28.531    uart/int_tx/out1_inferred__0/i___48_n_2
    SLICE_X4Y15          LUT3 (Prop_lut3_I0_O)        0.329    28.860 r  uart/int_tx/i___49_i_5/O
                         net (fo=1, routed)           0.000    28.860    uart/int_tx/i___49_i_5_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.392 r  uart/int_tx/out1_inferred__0/i___49/CO[3]
                         net (fo=1, routed)           0.000    29.392    uart/int_tx/out1_inferred__0/i___49_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.705 r  uart/int_tx/out1_inferred__0/i___50/O[3]
                         net (fo=2, routed)           0.989    30.694    uart/int_tx/out1_inferred__0/i___50_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.306    31.000 r  uart/int_tx/i___56_i_4/O
                         net (fo=1, routed)           0.000    31.000    uart/int_tx/i___56_i_4_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.532 r  uart/int_tx/out1_inferred__0/i___56/CO[3]
                         net (fo=1, routed)           0.000    31.532    uart/int_tx/out1_inferred__0/i___56_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.646 r  uart/int_tx/out1_inferred__0/i___57/CO[3]
                         net (fo=1, routed)           0.000    31.646    uart/int_tx/out1_inferred__0/i___57_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.803 r  uart/int_tx/out1_inferred__0/i___58/CO[1]
                         net (fo=20, routed)          0.644    32.446    uart/int_tx/out1_inferred__0/i___58_n_2
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.329    32.775 r  uart/int_tx/i___59_i_4/O
                         net (fo=1, routed)           0.000    32.775    uart/int_tx/i___59_i_4_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.325 r  uart/int_tx/out1_inferred__0/i___59/CO[3]
                         net (fo=1, routed)           0.000    33.325    uart/int_tx/out1_inferred__0/i___59_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.439 r  uart/int_tx/out1_inferred__0/i___60/CO[3]
                         net (fo=1, routed)           0.000    33.439    uart/int_tx/out1_inferred__0/i___60_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.553 r  uart/int_tx/out1_inferred__0/i___61/CO[3]
                         net (fo=1, routed)           0.009    33.562    uart/int_tx/out1_inferred__0/i___61_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.676 r  uart/int_tx/out1_inferred__0/i___62/CO[3]
                         net (fo=1, routed)           0.000    33.676    uart/int_tx/out1_inferred__0/i___62_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.833 r  uart/int_tx/out1_inferred__0/i___63/CO[1]
                         net (fo=20, routed)          0.662    34.496    uart/int_tx/out1_inferred__0/i___63_n_2
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.329    34.825 r  uart/int_tx/i___64_i_5/O
                         net (fo=1, routed)           0.000    34.825    uart/int_tx/i___64_i_5_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.357 r  uart/int_tx/out1_inferred__0/i___64/CO[3]
                         net (fo=1, routed)           0.000    35.357    uart/int_tx/out1_inferred__0/i___64_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.471 r  uart/int_tx/out1_inferred__0/i___65/CO[3]
                         net (fo=1, routed)           0.000    35.471    uart/int_tx/out1_inferred__0/i___65_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.585 r  uart/int_tx/out1_inferred__0/i___66/CO[3]
                         net (fo=1, routed)           0.000    35.585    uart/int_tx/out1_inferred__0/i___66_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.699 r  uart/int_tx/out1_inferred__0/i___67/CO[3]
                         net (fo=1, routed)           0.000    35.699    uart/int_tx/out1_inferred__0/i___67_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.856 r  uart/int_tx/out1_inferred__0/i___68/CO[1]
                         net (fo=20, routed)          0.699    36.554    uart/int_tx/out1_inferred__0/i___68_n_2
    SLICE_X3Y30          LUT3 (Prop_lut3_I0_O)        0.329    36.883 r  uart/int_tx/i___69_i_5/O
                         net (fo=1, routed)           0.000    36.883    uart/int_tx/i___69_i_5_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.415 r  uart/int_tx/out1_inferred__0/i___69/CO[3]
                         net (fo=1, routed)           0.000    37.415    uart/int_tx/out1_inferred__0/i___69_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.529 r  uart/int_tx/out1_inferred__0/i___70/CO[3]
                         net (fo=1, routed)           0.000    37.529    uart/int_tx/out1_inferred__0/i___70_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.643 r  uart/int_tx/out1_inferred__0/i___71/CO[3]
                         net (fo=1, routed)           0.000    37.643    uart/int_tx/out1_inferred__0/i___71_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.757 r  uart/int_tx/out1_inferred__0/i___72/CO[3]
                         net (fo=1, routed)           0.000    37.757    uart/int_tx/out1_inferred__0/i___72_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.914 r  uart/int_tx/out1_inferred__0/i___73/CO[1]
                         net (fo=20, routed)          0.730    38.644    uart/int_tx/out1_inferred__0/i___73_n_2
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.329    38.973 r  uart/int_tx/i___74_i_4/O
                         net (fo=1, routed)           0.000    38.973    uart/int_tx/i___74_i_4_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.506 r  uart/int_tx/out1_inferred__0/i___74/CO[3]
                         net (fo=1, routed)           0.000    39.506    uart/int_tx/out1_inferred__0/i___74_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.745 f  uart/int_tx/out1_inferred__0/i___75/O[2]
                         net (fo=3, routed)           0.611    40.356    uart/int_tx/out1_inferred__0/i___75_n_5
    SLICE_X5Y33          LUT4 (Prop_lut4_I3_O)        0.301    40.657 f  uart/int_tx/aux[9]_i_5/O
                         net (fo=1, routed)           0.619    41.276    uart/int_tx/aux[9]_i_5_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124    41.400 f  uart/int_tx/aux[9]_i_4/O
                         net (fo=5, routed)           0.436    41.835    uart/int_tx/aux[9]_i_4_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I4_O)        0.124    41.959 r  uart/int_tx/out0_carry_i_9/O
                         net (fo=3, routed)           0.178    42.137    uart/int_tx/out0_carry_i_9_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    42.261 r  uart/int_tx/out0_carry_i_4/O
                         net (fo=3, routed)           2.052    44.313    uart/int_tx/data1[15]
    SLICE_X6Y0           LUT5 (Prop_lut5_I4_O)        0.124    44.437 r  uart/int_tx/aux[15]_i_2/O
                         net (fo=1, routed)           0.000    44.437    uart/int_tx/aux[15]_i_2_n_0
    SLICE_X6Y0           FDCE                                         r  uart/int_tx/aux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.518    14.859    uart/int_tx/clk_IBUF_BUFG
    SLICE_X6Y0           FDCE                                         r  uart/int_tx/aux_reg[15]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y0           FDCE (Setup_fdce_C_D)        0.081    15.165    uart/int_tx/aux_reg[15]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -44.437    
  -------------------------------------------------------------------
                         slack                                -29.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 uart/int_tx/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/b_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.223%)  route 0.255ns (57.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.591     1.474    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  uart/int_tx/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uart/int_tx/out_reg[5]/Q
                         net (fo=6, routed)           0.255     1.870    uart/tx_mod/Q[5]
    SLICE_X7Y47          LUT3 (Prop_lut3_I2_O)        0.045     1.915 r  uart/tx_mod/b_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.915    uart/tx_mod/b_next[5]
    SLICE_X7Y47          FDCE                                         r  uart/tx_mod/b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.865     1.992    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X7Y47          FDCE                                         r  uart/tx_mod/b_reg_reg[5]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X7Y47          FDCE (Hold_fdce_C_D)         0.092     1.840    uart/tx_mod/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 uart/int_tx/out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/b_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.418%)  route 0.286ns (60.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.591     1.474    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  uart/int_tx/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uart/int_tx/out_reg[4]/Q
                         net (fo=7, routed)           0.286     1.901    uart/tx_mod/Q[4]
    SLICE_X7Y47          LUT3 (Prop_lut3_I2_O)        0.045     1.946 r  uart/tx_mod/b_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.946    uart/tx_mod/b_next[4]
    SLICE_X7Y47          FDCE                                         r  uart/tx_mod/b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.865     1.992    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X7Y47          FDCE                                         r  uart/tx_mod/b_reg_reg[4]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X7Y47          FDCE (Hold_fdce_C_D)         0.091     1.839    uart/tx_mod/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/aux_Count_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.585     1.468    bip/control/clk_IBUF_BUFG
    SLICE_X7Y30          FDCE                                         r  bip/control/aux_PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  bip/control/aux_PC_reg[4]/Q
                         net (fo=4, routed)           0.103     1.712    uart/int_tx/aux_PC_reg[10][4]
    SLICE_X6Y30          FDPE                                         r  uart/int_tx/aux_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.854     1.981    uart/int_tx/clk_IBUF_BUFG
    SLICE_X6Y30          FDPE                                         r  uart/int_tx/aux_Count_reg[4]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y30          FDPE (Hold_fdpe_C_D)         0.085     1.566    uart/int_tx/aux_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart/int_tx/aux_Count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/aux_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.585     1.468    uart/int_tx/clk_IBUF_BUFG
    SLICE_X4Y30          FDPE                                         r  uart/int_tx/aux_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  uart/int_tx/aux_Count_reg[1]/Q
                         net (fo=1, routed)           0.086     1.695    uart/int_tx/aux_Count_reg_n_0_[1]
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.045     1.740 r  uart/int_tx/aux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.740    uart/int_tx/aux[1]_i_1_n_0
    SLICE_X5Y30          FDCE                                         r  uart/int_tx/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.854     1.981    uart/int_tx/clk_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  uart/int_tx/aux_reg[1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X5Y30          FDCE (Hold_fdce_C_D)         0.091     1.572    uart/int_tx/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/aux_Count_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.894%)  route 0.126ns (47.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.585     1.468    bip/control/clk_IBUF_BUFG
    SLICE_X7Y30          FDCE                                         r  bip/control/aux_PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  bip/control/aux_PC_reg[7]/Q
                         net (fo=4, routed)           0.126     1.735    uart/int_tx/aux_PC_reg[10][7]
    SLICE_X6Y30          FDPE                                         r  uart/int_tx/aux_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.854     1.981    uart/int_tx/clk_IBUF_BUFG
    SLICE_X6Y30          FDPE                                         r  uart/int_tx/aux_Count_reg[7]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y30          FDPE (Hold_fdpe_C_D)         0.083     1.564    uart/int_tx/aux_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart/int_tx/out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/int_tx/out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.231ns (39.766%)  route 0.350ns (60.234%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.591     1.474    uart/int_tx/clk_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  uart/int_tx/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  uart/int_tx/out_reg[5]/Q
                         net (fo=6, routed)           0.259     1.874    uart/int_tx/Q[5]
    SLICE_X6Y47          LUT4 (Prop_lut4_I1_O)        0.045     1.919 r  uart/int_tx/out[7]_i_6/O
                         net (fo=1, routed)           0.091     2.010    uart/int_tx/out[7]_i_6_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.045     2.055 r  uart/int_tx/out[7]_i_2/O
                         net (fo=1, routed)           0.000     2.055    uart/int_tx/out[7]_i_2_n_0
    SLICE_X6Y47          FDCE                                         r  uart/int_tx/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.865     1.992    uart/int_tx/clk_IBUF_BUFG
    SLICE_X6Y47          FDCE                                         r  uart/int_tx/out_reg[7]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y47          FDCE (Hold_fdce_C_D)         0.121     1.869    uart/int_tx/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 bip/control/aux_PC_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_memory/ram_name_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.764%)  route 0.289ns (67.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.585     1.468    bip/control/clk_IBUF_BUFG
    SLICE_X7Y30          FDCE                                         r  bip/control/aux_PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  bip/control/aux_PC_reg[7]/Q
                         net (fo=4, routed)           0.289     1.898    Program_memory/Q[7]
    RAMB36_X0Y6          RAMB36E1                                     r  Program_memory/ram_name_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.871     1.999    Program_memory/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  Program_memory/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.704    Program_memory/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart/br_g/ciclos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.589     1.472    uart/br_g/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  uart/br_g/ciclos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart/br_g/ciclos_reg[0]/Q
                         net (fo=8, routed)           0.120     1.733    uart/br_g/ciclos[0]
    SLICE_X0Y65          LUT2 (Prop_lut2_I0_O)        0.045     1.778 r  uart/br_g/ciclos[1]_i_1/O
                         net (fo=1, routed)           0.000     1.778    uart/br_g/data0[1]
    SLICE_X0Y65          FDRE                                         r  uart/br_g/ciclos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.857     1.985    uart/br_g/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  uart/br_g/ciclos_reg[1]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.091     1.576    uart/br_g/ciclos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart/br_g/ciclos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    uart/br_g/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  uart/br_g/ciclos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  uart/br_g/ciclos_reg[2]/Q
                         net (fo=7, routed)           0.142     1.755    uart/br_g/ciclos[2]
    SLICE_X0Y66          LUT5 (Prop_lut5_I2_O)        0.048     1.803 r  uart/br_g/ciclos[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    uart/br_g/data0[4]
    SLICE_X0Y66          FDRE                                         r  uart/br_g/ciclos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.856     1.984    uart/br_g/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  uart/br_g/ciclos_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.107     1.591    uart/br_g/ciclos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uart/tx_mod/n_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.596     1.479    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X3Y47          FDCE                                         r  uart/tx_mod/n_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  uart/tx_mod/n_reg_reg[2]/Q
                         net (fo=2, routed)           0.122     1.742    uart/tx_mod/sel0__0[2]
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.045     1.787 r  uart/tx_mod/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    uart/tx_mod/n_reg[2]_i_1_n_0
    SLICE_X3Y47          FDCE                                         r  uart/tx_mod/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.867     1.994    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X3Y47          FDCE                                         r  uart/tx_mod/n_reg_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y47          FDCE (Hold_fdce_C_D)         0.092     1.571    uart/tx_mod/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    Data_memory/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    Program_memory/ram_name_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y29    bip/control/aux_PC_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y31    bip/control/aux_PC_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y29    bip/control/aux_PC_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y29    bip/control/aux_PC_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y29    bip/control/aux_PC_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y30    bip/control/aux_PC_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y30    bip/control/aux_PC_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y60    uart/int_tx/out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y58    uart/int_tx/out_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y29    bip/control/aux_PC_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y29    bip/control/aux_PC_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y31    bip/control/aux_PC_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y29    bip/control/aux_PC_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y29    bip/control/aux_PC_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y29    bip/control/aux_PC_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y29    bip/control/aux_PC_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y29    bip/control/aux_PC_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y66    uart/int_tx/out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y46    uart/int_tx/tx_start_aux_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y27    bip/datapath/ACC_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y29   bip/datapath/ACC_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y27    bip/datapath/ACC_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y27    bip/datapath/ACC_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y27    bip/datapath/ACC_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y47    uart/tx_mod/n_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y33    uart/int_tx/acc_sended_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y33    uart/int_tx/acc_sended_reg_rep/C



