EESchema Schematic File Version 4
LIBS:Acorn Master 128-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 29
Title "Acorn Master 128"
Date "2019-03-30"
Rev "1.0"
Comp "https://www.domesday86.com"
Comment1 "(c)2019 Simon Inns"
Comment2 "License: Attribution-ShareAlike 4.0 International (CC BY-SA 4.0)"
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1200 1350 500  700 
U 5C9A77F6
F0 "Reset" 50
F1 "reset.sch" 50
F2 "~PRST" O R 1700 1450 50 
F3 "~RST" O R 1700 1550 50 
F4 "BREAK" I R 1700 1650 50 
$EndSheet
$Sheet
S 1200 2250 500  700 
U 5C9AAACE
F0 "ClockGeneration" 50
F1 "ClockGeneration.sch" 50
F2 "SERCLK" O R 1700 2550 50 
F3 "16M" O R 1700 2450 50 
F4 "17M" O R 1700 2350 50 
$EndSheet
$Sheet
S 1200 3150 500  1150
U 5C9B0CEF
F0 "CPU" 50
F1 "cpu.sch" 50
F2 "RDY" O R 1700 3250 50 
F3 "~RST" I R 1700 3350 50 
F4 "phi2_out" O R 1700 3450 50 
F5 "phi2_in" I R 1700 3550 50 
F6 "SYNC" O R 1700 3650 50 
F7 "RnW" O R 1700 3750 50 
F8 "~IRQ" I R 1700 3850 50 
F9 "~NMI" I R 1700 3950 50 
F10 "CD[0..7]" B R 1700 4050 50 
F11 "A[0..15]" O R 1700 4150 50 
$EndSheet
$Sheet
S 3750 1000 750  1300
U 5C9DD915
F0 "Memory" 50
F1 "memory.sch" 50
F2 "RnW" I L 3750 1100 50 
F3 "~IRQ" O L 3750 1200 50 
F4 "SYNC" I L 3750 1300 50 
F5 "2M" I L 3750 1400 50 
F6 "4M" I L 3750 1500 50 
F7 "8M" I L 3750 1700 50 
F8 "nRW" I L 3750 1800 50 
F9 "6M" O L 3750 1600 50 
F10 "phi2_in" I L 3750 1900 50 
F11 "A[0..15]" I L 3750 2000 50 
F12 "AT12" O L 3750 2100 50 
F13 "DMA[0..7]" O L 3750 2200 50 
$EndSheet
$Sheet
S 5100 3100 850  1350
U 5C9C8852
F0 "Databus Mux" 50
F1 "databusmux.sch" 50
F2 "ED[0..7]" B R 5950 3300 50 
F3 "BD[0..7]" B R 5950 3200 50 
F4 "CD[0..7]" B L 5100 3200 50 
F5 "RnW" O L 5100 3550 50 
F6 "nRW" O R 5950 3550 50 
F7 "EXTRnW" O R 5950 3850 50 
F8 "E1MHzE" O R 5950 3950 50 
F9 "~PRST" O L 5100 3750 50 
F10 "BRnW" O R 5950 3650 50 
F11 "CHRG" O R 5950 4250 50 
F12 "~FIT" I R 5950 4350 50 
F13 "RDY" I L 5100 3300 50 
F14 "DEN" I L 5100 3650 50 
F15 "1M" I L 5100 3450 50 
$EndSheet
$Sheet
S 5100 1000 950  1900
U 5C9BABD7
F0 "Address Mux" 50
F1 "addressmux.sch" 50
F2 "CD[0..7]" B L 5100 1100 50 
F3 "A[0..15]" I L 5100 1200 50 
F4 "M1" I L 5100 1300 50 
F5 "M8" I L 5100 1400 50 
F6 "~1MHz" O L 5100 1500 50 
F7 "8BUFF" O L 5100 1600 50 
F8 "AT12" I L 5100 1700 50 
F9 "~FDCON" O L 5100 1800 50 
F10 "~FDC" O L 5100 1900 50 
F11 "~ADC" O L 5100 2000 50 
F12 "~FIT" O L 5100 2100 50 
F13 "~NMI" O L 5100 2200 50 
F14 "RnW" I L 5100 2300 50 
F15 "DRQ" I L 5100 2400 50 
F16 "INTRQ" I R 6050 1100 50 
F17 "~J259" O R 6050 1200 50 
F18 "RDY" I R 6050 1300 50 
F19 "~NETINT" O R 6050 1400 50 
F20 "~CRTC" O R 6050 1500 50 
F21 "~ACIA" O R 6050 1600 50 
F22 "~SERPROC" O R 6050 1700 50 
F23 "~VIA(A)" O R 6050 1800 50 
F24 "~VIA(B)" O R 6050 1900 50 
F25 "~MODEM" O R 6050 2000 50 
F26 "~EXFC" O R 6050 2100 50 
F27 "~EXFD" O R 6050 2200 50 
F28 "~VIDPROC" O R 6050 2300 50 
F29 "~ADLC" O R 6050 2400 50 
F30 "~INTUBE" O R 6050 2500 50 
F31 "~EXTUBE" O R 6050 2600 50 
F32 "~INFC" O R 6050 2700 50 
F33 "~INFD" O R 6050 2800 50 
$EndSheet
$Sheet
S 9950 6000 550  200 
U 5D0D085C
F0 "Supply" 50
F1 "supply.sch" 50
$EndSheet
$Sheet
S 9950 4550 1100 1200
U 5CAAD0BD
F0 "Peripherals" 50
F1 "peripherals.sch" 50
$EndSheet
$Sheet
S 3700 3550 800  1500
U 5C9B687B
F0 "Video" 50
F1 "video.sch" 50
F2 "~RAS" O L 3700 3650 50 
F3 "~PRST" I L 3700 3750 50 
F4 "C0" O L 3700 3850 50 
F5 "C1" O L 3700 3950 50 
F6 "DEN" I L 3700 4050 50 
F7 "LPSTB" I L 3700 4150 50 
F8 "A0" I L 3700 4250 50 
F9 "~CRTC" I L 3700 4350 50 
F10 "~RST" I L 3700 4450 50 
F11 "RnW" I L 3700 4550 50 
F12 "1MHzE" I L 3700 4650 50 
F13 "DRAMEN" I L 3700 4750 50 
F14 "17M" I L 3700 4850 50 
F15 "~CSYNC" O L 3700 4950 50 
F16 "SERCLK" O R 4500 3650 50 
F17 "~VIDPROC" I R 4500 3750 50 
F18 "~1MHz" I R 4500 3850 50 
F19 "6M" I R 4500 3950 50 
F20 "8M" O R 4500 4050 50 
F21 "4M" O R 4500 4150 50 
F22 "2M" O R 4500 4250 50 
F23 "1M" O R 4500 4350 50 
F24 "16M" I R 4500 4450 50 
F25 "CD[0..7]" I R 4500 4550 50 
F26 "BD[0..7]" I R 4500 4650 50 
F27 "DMA[0..7]" I R 4500 4750 50 
$EndSheet
$EndSCHEMATC
