

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Jan 30 16:51:53 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns |   0 ns   |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                      |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                               Instance                               |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |layer2_out_0_V_dense_latency_ap_fixed_ap_fixed_config2_0_0_fu_69      |dense_latency_ap_fixed_ap_fixed_config2_0_0           |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret6_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_75  |linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|       18|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       18|       38|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+---+----+-----+
    |                               Instance                               |                        Module                        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+---+----+-----+
    |layer2_out_0_V_dense_latency_ap_fixed_ap_fixed_config2_0_0_fu_69      |dense_latency_ap_fixed_ap_fixed_config2_0_0           |        0|      0|  0|   0|    0|
    |call_ret6_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_75  |linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s  |        0|      0|  0|   0|    0|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+---+----+-----+
    |Total                                                                 |                                                      |        0|      0|  0|   0|    0|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |fc1_input_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |fc1_input_V_ap_vld_preg    |   9|          2|    1|          2|
    |fc1_input_V_blk_n          |   9|          2|    1|          2|
    |fc1_input_V_in_sig         |   9|          2|   16|         32|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  36|          8|   19|         38|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |fc1_input_V_ap_vld_preg  |   1|   0|    1|          0|
    |fc1_input_V_preg         |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|fc1_input_V              |  in |   16|   ap_vld   |    fc1_input_V   |    pointer   |
|fc1_input_V_ap_vld       |  in |    1|   ap_vld   |    fc1_input_V   |    pointer   |
|layer3_out_0_V           | out |   16|   ap_vld   |  layer3_out_0_V  |    pointer   |
|layer3_out_0_V_ap_vld    | out |    1|   ap_vld   |  layer3_out_0_V  |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

