 
// -----------
// This file was generated by riscv_ctg (https://gitlab.com/incoresemi/riscv-compliance/riscv_ctg)
// version   : 0.1.0
// timestamp : Thu Nov  5 11:19:39 2020 GMT
// usage     : riscv_ctg \
//                  -- cgf /scratch/git-repo/incoresemi/riscv-compliance/riscv_ctg/sample_cgfs/rv64i_priv.cgf \
//                  -- xlen 64 \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the sd instruction of the RISC-V I extension for the misalign-sd covergroup.
// 
#include "compliance_model.h"
#include "compliance_test.h"
RVTEST_ISA("RV64I")

RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*64.*);check ISA:=regex(.*I.*); check hw_data_misaligned_support:=True; def rvtest_mtrap_routine=True;def TEST_CASE_1=True;",misalign-sd)

RVTEST_CASE(1,"//check ISA:=regex(.*64.*);check ISA:=regex(.*I.*Zicsr.*); check hw_data_misaligned_support:=False; def rvtest_mtrap_routine=True;def TEST_CASE_1=True;",misalign-sd)

RVTEST_SIGBASE( x1,signature_x1_1)

// ea_align == 1, 
// opcode: sd; op1:x10; op2:x11; op2val:0x0000000002000000; immval:7; align:1
TEST_STORE(x1,x2,0,x10,x11,0x0000000002000000,7,0,sd,1)

// ea_align == 2, 
// opcode: sd; op1:x10; op2:x11; op2val:0x1000000000000000; immval:-9; align:2
TEST_STORE(x1,x2,0,x10,x11,0x1000000000000000,-9,8,sd,2)

// ea_align == 3, 
// opcode: sd; op1:x10; op2:x11; op2val:0xfeffffffffffffff; immval:-10; align:3
TEST_STORE(x1,x2,0,x10,x11,0xfeffffffffffffff,-10,16,sd,3)

// ea_align == 4, 
// opcode: sd; op1:x10; op2:x11; op2val:0x0008000000000000; immval:512; align:4
TEST_STORE(x1,x2,0,x10,x11,0x0008000000000000,512,24,sd,4)

// ea_align == 5, 
// opcode: sd; op1:x10; op2:x11; op2val:0x0000000000020000; immval:64; align:5
TEST_STORE(x1,x2,0,x10,x11,0x0000000000020000,64,32,sd,5)

// ea_align == 6, 
// opcode: sd; op1:x10; op2:x11; op2val:0xffefffffffffffff; immval:-33; align:6
TEST_STORE(x1,x2,0,x10,x11,0xffefffffffffffff,-33,40,sd,6)

// ea_align == 7, 
// opcode: sd; op1:x10; op2:x11; op2val:0xfffffffffeffffff; immval:5; align:7
TEST_STORE(x1,x2,0,x10,x11,0xfffffffffeffffff,5,48,sd,7)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
.align 4

signature_x1_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x1_1:
    .fill 7*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
