{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1562680499847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1562680499848 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NIOS_DE2-115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"NIOS_DE2-115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1562680499923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562680500015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562680500015 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562680501296 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562680501324 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562680502889 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562680502889 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562680502889 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562680502889 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562680502889 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562680502889 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562680502889 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562680502889 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1562680502889 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562680502889 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 15012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562680502913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 15014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562680502913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 15016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562680502913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 15018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1562680502913 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562680502913 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1562680502930 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1562680504164 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "38 " "Following 38 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P1 HSMC_CLKOUT_P1(n) " "Pin \"HSMC_CLKOUT_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P1(n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 416 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15040 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P2 HSMC_CLKOUT_P2(n) " "Pin \"HSMC_CLKOUT_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P2(n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 417 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15042 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[0\] HSMC_TX_D_P\[0\](n) " "Pin \"HSMC_TX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[0\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15044 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[1\] HSMC_TX_D_P\[1\](n) " "Pin \"HSMC_TX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[1\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15046 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[2\] HSMC_TX_D_P\[2\](n) " "Pin \"HSMC_TX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[2\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15048 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[3\] HSMC_TX_D_P\[3\](n) " "Pin \"HSMC_TX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[3\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15050 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[4\] HSMC_TX_D_P\[4\](n) " "Pin \"HSMC_TX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[4\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15052 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[5\] HSMC_TX_D_P\[5\](n) " "Pin \"HSMC_TX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[5\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15054 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[6\] HSMC_TX_D_P\[6\](n) " "Pin \"HSMC_TX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[6\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15056 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[7\] HSMC_TX_D_P\[7\](n) " "Pin \"HSMC_TX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[7\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15058 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[8\] HSMC_TX_D_P\[8\](n) " "Pin \"HSMC_TX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[8\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15060 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[9\] HSMC_TX_D_P\[9\](n) " "Pin \"HSMC_TX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[9\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15062 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[10\] HSMC_TX_D_P\[10\](n) " "Pin \"HSMC_TX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[10\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15064 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[11\] HSMC_TX_D_P\[11\](n) " "Pin \"HSMC_TX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[11\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15066 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[12\] HSMC_TX_D_P\[12\](n) " "Pin \"HSMC_TX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[12\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15068 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[13\] HSMC_TX_D_P\[13\](n) " "Pin \"HSMC_TX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[13\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15070 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[14\] HSMC_TX_D_P\[14\](n) " "Pin \"HSMC_TX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[14\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15072 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[15\] HSMC_TX_D_P\[15\](n) " "Pin \"HSMC_TX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[15\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15074 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[16\] HSMC_TX_D_P\[16\](n) " "Pin \"HSMC_TX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[16\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 421 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15076 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P1 HSMC_CLKIN_P1(n) " "Pin \"HSMC_CLKIN_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P1(n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 413 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15078 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P2 HSMC_CLKIN_P2(n) " "Pin \"HSMC_CLKIN_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P2(n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 414 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15079 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[0\] HSMC_RX_D_P\[0\](n) " "Pin \"HSMC_RX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[0\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15080 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[1\] HSMC_RX_D_P\[1\](n) " "Pin \"HSMC_RX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[1\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15081 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[2\] HSMC_RX_D_P\[2\](n) " "Pin \"HSMC_RX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[2\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15082 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[3\] HSMC_RX_D_P\[3\](n) " "Pin \"HSMC_RX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[3\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15083 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[4\] HSMC_RX_D_P\[4\](n) " "Pin \"HSMC_RX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[4\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15084 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[5\] HSMC_RX_D_P\[5\](n) " "Pin \"HSMC_RX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[5\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15085 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[6\] HSMC_RX_D_P\[6\](n) " "Pin \"HSMC_RX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[6\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15086 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[7\] HSMC_RX_D_P\[7\](n) " "Pin \"HSMC_RX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[7\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15087 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[8\] HSMC_RX_D_P\[8\](n) " "Pin \"HSMC_RX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[8\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15088 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[9\] HSMC_RX_D_P\[9\](n) " "Pin \"HSMC_RX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[9\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15089 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[10\] HSMC_RX_D_P\[10\](n) " "Pin \"HSMC_RX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[10\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15090 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[11\] HSMC_RX_D_P\[11\](n) " "Pin \"HSMC_RX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[11\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15091 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[12\] HSMC_RX_D_P\[12\](n) " "Pin \"HSMC_RX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[12\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15092 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[13\] HSMC_RX_D_P\[13\](n) " "Pin \"HSMC_RX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[13\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15093 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[14\] HSMC_RX_D_P\[14\](n) " "Pin \"HSMC_RX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[14\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15094 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[15\] HSMC_RX_D_P\[15\](n) " "Pin \"HSMC_RX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[15\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15095 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[16\] HSMC_RX_D_P\[16\](n) " "Pin \"HSMC_RX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[16\](n)\"" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 420 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15096 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1562680505426 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1562680505426 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1562680507845 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1562680507845 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS_core.sdc " "Reading SDC File: 'NIOS_core.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1562680507964 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1562680507966 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS_core/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NIOS_core/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1562680507967 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.sdc " "Reading SDC File: 'NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1562680507980 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1562680508164 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1562680508168 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1562680508168 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1562680508168 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1562680508168 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1562680508168 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1562680508168 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1562680508168 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      VGA_CLK " "  40.000      VGA_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1562680508168 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1562680508168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562680508881 ""}  } { { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 14970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562680508881 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562680508881 ""}  } { { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 13754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562680508881 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562680508881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 14000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562680508881 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1562680508881 ""}  } { { "pzdyqx.vhd" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 13839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562680508881 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562680508882 ""}  } { { "pzdyqx.vhd" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 13861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562680508882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562680508882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_debug:the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_debug:the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/intelfpga/18.1.0.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_debug:the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562680508882 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1562680508882 ""}  } { { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 5336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562680508882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOS_core:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node NIOS_core:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562680508882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 5336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562680508882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NIOS_core:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node NIOS_core:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "NIOS_core/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 5939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1562680508882 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1562680508882 ""}  } { { "NIOS_core/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562680508882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_debug:the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_debug:the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1562680508882 ""}  } { { "NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_nios2_gen2_cpu.v" 597 -1 0 } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NIOS_core:u0\|NIOS_core_nios2_gen2:nios2_gen2\|NIOS_core_nios2_gen2_cpu:cpu\|NIOS_core_nios2_gen2_cpu_nios2_oci:the_NIOS_core_nios2_gen2_cpu_nios2_oci\|NIOS_core_nios2_gen2_cpu_nios2_oci_debug:the_NIOS_core_nios2_gen2_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562680508882 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562680510574 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562680510585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562680510586 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562680510599 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562680510626 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562680510646 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562680511079 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1562680511091 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1562680511091 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1562680511091 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1562680511091 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562680511091 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1562680513254 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1562680513254 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562680513256 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1562680513557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562680520587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562680523027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562680523146 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562680528851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562680528851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562680530805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1562680538514 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562680538514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1562680540009 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1562680540009 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562680540009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562680540014 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.95 " "Total time spent on timing analysis during the Fitter is 3.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1562680540417 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562680540493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562680541903 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562680541907 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562680543303 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562680545404 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1562680547779 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "163 Cyclone IV E " "163 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 243 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 244 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL G14 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at G14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 280 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 338 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 356 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 376 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 292 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 316 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 285 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 286 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 287 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 363 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 3.0-V LVTTL AH15 " "Pin HSMC_CLKIN0 uses I/O standard 3.0-V LVTTL at AH15" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 359 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 361 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1562680548158 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1562680548158 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "103 " "Following 103 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 292 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 293 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 309 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 311 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 316 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 326 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 367 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently enabled " "Pin PS2_CLK has a permanently enabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 285 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 286 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently enabled " "Pin PS2_CLK2 has a permanently enabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 287 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1.0.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1.0.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "NIOS_DE2-115.v" "" { Text "D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/NIOS_DE2-115/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1562680548189 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1562680548189 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/NIOS_DE2-115/output_files/NIOS_DE2-115.fit.smsg " "Generated suppressed messages file D:/FPGA/NIOS_DE2-115/output_files/NIOS_DE2-115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562680548875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 85 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5588 " "Peak virtual memory: 5588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562680551494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 09 21:55:51 2019 " "Processing ended: Tue Jul 09 21:55:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562680551494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562680551494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562680551494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562680551494 ""}
