-- Quartus synthèse: 
-- 	- 297 éléments logiques

architecture a1 of radix4 is
	COMPONENT radix2 IS
		 PORT(
			d2	: IN  std_logic ;					-- indique si on doit diviser par 2
			x0 : IN  vecteurin ;-- entree 1
			x1 : IN  vecteurin;	-- entree 2
			yp : OUT vecteurin;	-- sortie somme
			ym : OUT vecteurin	-- sortie difference
		 );
	END COMPONENT;

	signal b0r,b0i,b1r,b1i,b2r,b2i,b3r,b3i : vecteurin;
begin
	URAD2_1r: radix2
		port map(
			d2 => '0',
			x0 => x0r,
			x1 => x2r,
			yp => b0r,
			ym => b1r
		);		
	URAD2_1i: radix2
		port map(
			d2 => '0',
			x0 => x0i,
			x1 => x2i,
			yp => b0i,
			ym => b1i
		);
		
	URAD2_2r: radix2
		port map(
			d2 => '0',
			x0 => x1r,
			x1 => x3r,
			yp => b2r,
			ym => b3r
		);
	URAD2_2i: radix2
		port map(
			d2 => '0',
			x0 => x1i,
			x1 => x3i,
			yp => b2i,
			ym => b3i
		);
		
	URAD2_3r: radix2
		port map(
			d2 => d20,
			x0 => b0r,
			x1 => b2r,
			yp => y0r,
			ym => y2r
		);
	URAD2_3i: radix2
		port map(
			d2 => d20,
			x0 => b0i,
			x1 => b2i,
			yp => y0i,
			ym => y2i
		);
		
	URAD2_4r: radix2
		port map(
			d2 => d21,
			x0 => b1r,
			x1 => b3i,
			yp => y1r,
			ym => y3r
		);
	URAD2_4i: radix2
		port map(
			d2 => d21,
			x0 => b1i,
			x1 => b3r,
			yp => y3i,
			ym => y1i
		);
end architecture a1;

