-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 20.1 (Build Build 720 11/11/2020)
-- Created on Tue Sep 14 16:13:47 2021

COMPONENT spi_ee_config
	GENERIC ( IDLE_MSB : INTEGER := 14; SI_DataL : INTEGER := 15; SO_DataL : INTEGER := 7; WRITE_MODE : STD_LOGIC_VECTOR(1 DOWNTO 0) := b"00";
		 READ_MODE : STD_LOGIC_VECTOR(1 DOWNTO 0) := b"10"; INI_NUMBER : STD_LOGIC_VECTOR(3 DOWNTO 0) := b"1011"; IDLE : std_logic := '0'; TRANSFER : std_logic := '1';
		 BW_RATE : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"101100"; POWER_CONTROL : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"101101"; DATA_FORMAT : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"110001"; INT_ENABLE : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"101110";
		 INT_MAP : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"101111"; THRESH_ACT : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"100100"; THRESH_INACT : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"100101"; TIME_INACT : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"100110";
		 ACT_INACT_CTL : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"100111"; THRESH_FF : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"101000"; TIME_FF : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"101001"; INT_SOURCE : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"110000";
		 X_LB : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"110010"; X_HB : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"110011"; Y_LB : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"110100"; Y_HB : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"110101";
		 Z_LB : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"110110"; Z_HB : STD_LOGIC_VECTOR(5 DOWNTO 0) := b"110111" );
	PORT
	(
		iRSTN		:	 IN STD_LOGIC;
		iSPI_CLK		:	 IN STD_LOGIC;
		iSPI_CLK_OUT		:	 IN STD_LOGIC;
		iG_INT2		:	 IN STD_LOGIC;
		oDATA_L		:	 OUT STD_LOGIC_VECTOR(SO_DataL DOWNTO 0);
		oDATA_H		:	 OUT STD_LOGIC_VECTOR(SO_DataL DOWNTO 0);
		SPI_SDIO		:	 INOUT STD_LOGIC;
		oSPI_CSN		:	 OUT STD_LOGIC;
		oSPI_CLK		:	 OUT STD_LOGIC
	);
END COMPONENT;