<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/impl_1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file C:/lscc/radiant/1.1/cae_library/synthesis/verilog/iCE40UP.v
(VERI-1482) Analyzing Verilog file C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(91,13-91,24) (VERI-2170) data object ball_size_y is already declared
INFO - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(90,13-90,24) (VERI-1967) previous declaration of ball_size_y is from here
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(91,13-91,24) (VERI-1329) second declaration of ball_size_y ignored
(VERI-1482) Analyzing Verilog file C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/drivers/vgadriver.v
(VERI-1482) Analyzing Verilog file C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/clock/rtl/clock.v
(VERI-1482) Analyzing Verilog file C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/logic/game_logic.v
(VERI-1482) Analyzing Verilog file C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/gui/components/ball.v
(VERI-1482) Analyzing Verilog file C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/gui/components/paddle.v
(VERI-1482) Analyzing Verilog file C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/gui/trash/components/background.v
INFO - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(8,8-8,12) (VERI-1018) compiling module main
INFO - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(8,1-136,10) (VERI-9000) elaborating module 'main'
INFO - C:/lscc/radiant/1.1/cae_library/synthesis/verilog/iCE40UP.v(756,1-761,10) (VERI-9000) elaborating module 'HSOSC_uniq_1'
INFO - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/drivers/vgadriver.v(6,1-115,10) (VERI-9000) elaborating module 'VGADriver_uniq_1'
INFO - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/gui/components/ball.v(9,1-236,10) (VERI-9000) elaborating module 'ball_fsm_uniq_1'
INFO - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/gui/components/paddle.v(8,1-94,10) (VERI-9000) elaborating module 'paddle_uniq_1'
INFO - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/gui/components/paddle.v(8,1-94,10) (VERI-9000) elaborating module 'paddle_uniq_2'
INFO - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/gui/trash/components/background.v(4,1-47,10) (VERI-9000) elaborating module 'Background_uniq_1'
INFO - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/logic/game_logic.v(8,1-84,10) (VERI-9000) elaborating module 'game_logic_uniq_1'
INFO - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/clock/rtl/clock.v(10,1-17,10) (VERI-9000) elaborating module 'clock_uniq_1'
INFO - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/clock/rtl/clock.v(73,1-138,10) (VERI-9000) elaborating module 'clock_ipgen_lscc_pll_uniq_1'
INFO - C:/lscc/radiant/1.1/cae_library/synthesis/verilog/iCE40UP.v(428,1-473,10) (VERI-9000) elaborating module 'PLL_B_uniq_1'
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(103,94-103,105) (VERI-1330) actual bit length 1 differs from formal bit length 8 for port size_x
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(103,107-103,118) (VERI-2063) Please check design or module parameters, actual bit length 10 differs from formal bit length 8 for port size_y
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(107,153-107,170) (VERI-2063) Please check design or module parameters, actual bit length 10 differs from formal bit length 8 for port size_x
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(107,172-107,189) (VERI-2063) Please check design or module parameters, actual bit length 10 differs from formal bit length 8 for port size_y
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(111,153-111,170) (VERI-2063) Please check design or module parameters, actual bit length 10 differs from formal bit length 8 for port size_x
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(111,172-111,189) (VERI-2063) Please check design or module parameters, actual bit length 10 differs from formal bit length 8 for port size_y
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(122,49-122,60) (VERI-1330) actual bit length 1 differs from formal bit length 8 for port ball_size_x
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(122,62-122,73) (VERI-2063) Please check design or module parameters, actual bit length 10 differs from formal bit length 8 for port ball_size_y
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(122,111-122,128) (VERI-2063) Please check design or module parameters, actual bit length 10 differs from formal bit length 8 for port paddle_1_size_x
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(122,130-122,147) (VERI-2063) Please check design or module parameters, actual bit length 10 differs from formal bit length 8 for port paddle_1_size_y
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(122,185-122,202) (VERI-2063) Please check design or module parameters, actual bit length 10 differs from formal bit length 8 for port paddle_2_size_x
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(122,204-122,221) (VERI-2063) Please check design or module parameters, actual bit length 10 differs from formal bit length 8 for port paddle_2_size_y
WARNING - C:/Users/Lucas/Documents/Actualmente Usando/Electronica III/tpf-grupo-1/Pong/main.v(122,249-122,265) (VERI-1330) actual bit length 1 differs from formal bit length 4 for port score_player_2
Done: design load finished with (0) errors, and (15) warnings

</PRE></BODY></HTML>