@string{ISCA     = {International Symposium on Computer Architecture (ISCA)}}
@string{ISSCC    = {International Solid-State Circuits Conference (ISSCC)}}
@string{MICRO    = {International Symposium on Microarchitecture (MICRO)}}
@string{ICS      = {International Conference on Supercomputing (ICS)}}
@string{HPCA     = {International Symposium on High-Performance Computer Architecture (HPCA)}}
@string{TODAES   = {ACM Transactions on Design Automation of Electronic Systems (TODAES)}}
@string{HOTCHIPS = {Symposium on High Performance Chips (Hot Chips)}}
@string{ANCS     = {Symposium on Architectures for Networking and Communications Systems (ANCS)}}
@string{SC       = {International Conference on High Performance Networking and Computing (Supercomputing)}}
@string{TOC      = {IEEE Transactions on Computers (TOC)}}
@string{PACT     = {International Conference on Parallel Architectures and Compilation Techniques (PACT)}}
@string{ASPLOS   = {International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)}}
@string{JSSC     = {IEEE Journal of Solid-State Circuits (JSSC)}}
@string{TVLSI    = {IEEE Transactions on Very Large scale Integration Systems (TVLSI)}}
@string{IPDPS    = {International Parallel and Distributed Processing Symposium (IPDPS)}}
@string{DAC      = {Design Automation Conference (DAC)}}
@string{ICSD     = {Symposium on Integrated Circuits and Systems Design (ICSD)}}
@string{ICPP     = {International Conference on Parallel Processing (ICPP)}}
@string{CACM     = {Communications of the ACM (CACM)}}
@string{CGO      = {International Symposium on Code Generation and Optimization (CGO)}}
@string{TOG      = {ACM Transactions on Graphics (TOG)}}
@string{TACO     = {ACM Transactions on Architecture and Code Optimization (TACO)}}
@string{POPL     = {ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages (POPL)}}
@string{CC       = {International Conference on Compiler Construction (CC)}}
@string{GPGPU    = {Workshop on General Purpose Processing Using GPUs (GPGPU)}}
@string{IISWC    = {International Symposium on Workload Characterization (IISWC)}}
@string{TOPLAS   = {ACM Transactions on Programming Languages and Systems (TOPLAS)}}
@string{ISC      = {International Supercomputing Conference (ISC)}}
@string{ISPASS = {International Symposium on Performance Analysis of Systems and Software (ISPASS)}}

@Misc{PCIe3.1a,
  title =        {{PCI Express Base Specification Revision 3.1a}},
  author = {{PCI-SIG}},
  year =         {2015},
  howpublished ="\url{https://members.pcisig.com/wg/PCI-SIG/document/download/8257}",
  note = "[Online; accessed 2017-07-10]"
}

@Misc{NVIDIASLI,
  title =        {{Scalable Link Interconnect}},
  author = {{NVIDIA}},
  year =         {2017},
  howpublished ="\url{http://www.nvidia.in/object/sli-technology-overview-in.html}",
  note = "[Online; accessed 2017-07-10]"
}

@Misc{PCIeSwitches,
  title =        {{PCI Express Switches}},
  author = {{Broadcom}},
  year =         {2017},
  howpublished ="\url{https://www.broadcom.com/products/pcie-switches-bridges/pcie-switches/}",
  note = "[Online; accessed 2017-07-10]"
}

@inproceedings{verbree2010cost,
  title={{On the Cost-Effectiveness of Matching Repositories of Pre-tested Wafers for Wafer-to-Wafer 3D Chip Stacking}},
  author={Verbree, Jouke and Marinissen, Erik Jan and Roussel, Philippe and Velenis, Dimitrios},
  booktitle={IEEE European Test Symposium},
  year={2010}
}

@article{ZiabariTACO-16,
	title={U{MH}: {A} {H}ardware-{B}ased {U}nified {M}emory {H}ierarchy for {S}ystems with {M}ultiple {D}iscrete {GPU}s},
	author={Ziabari, Amir Kavyan and Sun, Yifan and Ma, Yenai and Schaa, Dana and Abell{\'a}n, Jos{\'e} L and Ubal, Rafael and Kim, John and Joshi, Ajay and Kaeli, David},
	journal={ACM Transactions on Architecture and Code Optimization (TACO)},
	year={2016},
	publisher={ACM}
}

@article{INTELSKYLAKEINTEGRATED,
	title={Inside 6th-{G}eneration {I}ntel {C}ore: {N}ew {M}icroarchitecture {C}ode-{N}amed {S}kylake},
	author={Doweck, Jack and Kao, Wen-Fu and Lu, Allen Kuan-yu and Mandelblat, Julius and Rahatekar, Anirudha and Rappoport, Lihu and Rotem, Efraim and Yasin, Ahmad and Yoaz, Adi},
	journal={IEEE Micro},
	year={2017},
	publisher={IEEE}
}

@article{kyriazis2012heterogeneous,
	title={Heterogeneous {S}ystem {A}rchitecture: {A} {T}echnical {R}eview},
	author={Kyriazis, George},
	journal={AMD Fusion Developer Summit},
	year={2012}
}

@article{AMDCARRIZO,
	title={Carrizo: {A} {H}igh {P}erformance, {E}nergy {E}fficient 28 nm {APU}},
	author={Munger, Benjamin and Akeson, David and Arekapudi, Srikanth and Burd, Tom and Fair, Harry R and Farrell, Jim and Johnson, Dave and Krishnan, Guhan and McIntyre, Hugh and McLellan, Edward and others},
	journal={Journal of Solid-State Circuits},
	year={2016},
	publisher={IEEE}
}

@inproceedings{ziabari2015asymmetric,
	title={Asymmetric {N}o{C} {A}rchitectures for {GPU S}ystems},
	author={Ziabari, Amir Kavyan and Abell{\'a}n, Jos{\'e} L and Ma, Yenai and Joshi, Ajay and Kaeli, David},
	booktitle={Proceedings of the 9th International Symposium on Networks-on-Chip},
	year={2015},
	organization={ACM}
}

@inproceedings{singh2013cache,
	title={Cache {C}oherence for {GPU} {A}rchitectures},
	author={Singh, Inderpreet and Shriraman, Arrvindh and Fung, Wilson WL and O'Connor, Mike and Aamodt, Tor M},
	booktitle={International Symposium on High Performance Computer Architecture (HPCA)},
	year={2013},
	organization={IEEE}
}

@inproceedings{phillips2014m7,
	title={M7: {N}ext {G}eneration {SPARC}},
	author={Phillips, Stephen},
	booktitle={Hot Chips 26 Symposium (HCS)},
	year={2014},
	organization={IEEE}
}

@inproceedings{puthoor2016implementing,
	title={Implementing {D}irected {A}cyclic {G}raphs {W}ith the {H}eterogeneous {S}ystem {A}rchitecture},
	author={Puthoor, Sooraj and Aji, Ashwin M and Che, Shuai and Daga, Mayank and Wu, Wei and Beckmann, Bradford M and Rodgers, Gregory},
	booktitle={Proceedings of the 9th Annual Workshop on General Purpose Processing using Graphics Processing Unit},
	year={2016},
	organization={ACM}
}

@inproceedings{agarwal2016selective,
	title={Selective {GPU} {C}aches to {E}liminate {CPU-GPU HW} {C}ache {C}oherence},
	author={Agarwal, Neha and Nellans, David and Ebrahimi, Eiman and Wenisch, Thomas F and Danskin, John and Keckler, Stephen W},
	booktitle={International Symposium on High Performance Computer Architecture (HPCA)},
	year={2016},
	organization={IEEE}
}

@inproceedings{sinclair2015efficient,
	title={Efficient {GPU} {S}ynchronization {W}ithout {S}copes: {S}aying {N}o to {C}omplex {C}onsistency {M}odels},
	author={Sinclair, Matthew D and Alsop, Johnathan and Adve, Sarita V},
	booktitle={Proceedings of the 48th International Symposium on Microarchitecture},
	year={2015},
	organization={ACM}
}

@Misc{SierraHPC,
  title =        {{CORAL/Sierra}},
  author = {{Lawerence Livermore National Laboratory}},
  year =         {2016},
  howpublished ="\url{https://asc.llnl.gov/coral-info}",
  note = "[Online; accessed 2017-04-04]"
}

@inproceedings{Arunkumar2017,
 author = {Akhil Arunkumar and Evgeny Bolotin and Benjamin Cho and Ugljesa Milic and Eiman Ebrahimi and Oreste Villa and Aamer Jaleel and Carole-Jean Wu and David Nellans},
 title = "{MCM-GPU: Multi-Chip-Module GPUs for Continued Performance Scalability}",
 booktitle = ISCA,
 year = {2017}
} 

@misc{AMDINFINITYFABRIC,
  author = {{AMD Inc.}},
  title = {{AMD's Infinity Fabric Detailed}},
  howpublished = "\url{http://wccftech.com/amds-infinity-fabric-detailed/}",
  year = {2017}, 
  note = "[Online; accessed 2017-04-04]"
}

@misc{NVIDIAMPI,
  author = {{NVIDIA}},
  title = {{MPI Solutions for GPUs}},
  howpublished = "\url{https://developer.nvidia.com/mpi-solutions-gpus}",
  year = {2016}, 
  note = "[Online; accessed 2017-04-04]"
}

@misc{HSATASKMODEL,
	author = {{HSA Fondation}},
	title = {H{SA P}latform {S}ystem {A}rchitecture {S}pecification 1.1},
	howpublished = "\url{http://www.hsafoundation.com/?ddownload=5114}",
	year = {2016}, 
	note = "[Online; accessed 2017-13-06]"
}

@misc{NVIDIAP2P,
  author = {{NVIDIA}},
  title = {{Multi-GPU Programming}},
  howpublished = "\url{http://www.nvidia.com/docs/IO/116711/sc11-multi-gpu.pdf}",
  year = {2011}, 
  note = "[Online; accessed 2017-04-04]"
}

@misc{OPENCL,
  author = {{KHRONOS GROUP}},
  title = {{OpenCL 2.2 API Specification (Provisional)}},
  howpublished = "\url{https://www.khronos.org/opencl/}",
  year = {2016}, 
  note = "[Online; accessed 2017-04-04]"
}

@inproceedings{Sung2015,
 author = {Sung, Hyojin and Adve, Sarita V.},
 title = "{DeNovoSync: Efficient Support for Arbitrary Synchronization Without Writer-Initiated Invalidations}",
 booktitle = ASPLOS,
 year = {2015},
 month = {March},
 pages = {545--559}
} 

@inproceedings{Sung2013,
 author = {Sung, Hyojin and Komuravelli, Rakesh and Adve, Sarita V.},
 title = "{DeNovoND: Efficient Hardware Support for Disciplined Non-determinism}",
 booktitle = ASPLOS,
 year = {2013},
 month = {March},
 pages = {13--26}
}

@INPROCEEDINGS{choi2011,
author={Byn Choi and Komuravelli, R. and Hyojin Sung and Smolinski, R. and Honarmand, N. and Adve, S.V. and Adve, V.S. and Carter, N.P. and Ching-Tsun Chou},
booktitle=PACT,
title="{DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism}",
year={2011},
month = {October},
pages={155-166}
}

@techreport{parboil,
 author = {Stratton, John A. and Rodrigues, Christopher and Sung, I-Jui and
	 Obeid , Nady and Chang, vLi-Wen and Anssari, Nasser and Liu, Geng
		 Daniel and Hwu, Wen-mei W.},
 title = {{Parboil: A Revised Benchmark Suite for Scientific
	 and Commercial Throughput Computing}},
 institution = {IMPACT Technical Report, IMPACT-12-01, University of Illinois, at
          Urbana-Champaign},
 year = {2012},
 month = {March},
}

@inproceedings{Kaxiras2013,
 author = {Kaxiras, Stefanos and Ros, Alberto},
 title = "{A New Perspective for Efficient Virtual-cache Coherence}",
 booktitle = ISCA,
 year = {2013},
 month = {June},
 pages = {535-546}
} 

@INPROCEEDINGS{Meswani2015, 
	author={Meswani, M.R. and Blagodurov, S. and Roberts, D. and Slice, J.
		and Ignatowski, M. and Loh, G.H.}, 
	booktitle=HPCA, 
	title="{Heterogeneous Memory Architectures: A HW/SW Approach For Mixing
		Die-stacked And Off-package Memories}", 
	year={2015}, 
	month={February}, 
	pages={126-136}, 
}

@techreport{Chou2015,
 author = {Chou, Chiachen and Jaleel, Aamer and Qureshi, Moinuddin K.},
 title = "{BATMAN: Maximizing Bandwidth Utilization of Hybrid Memory Systems}",
 year = {2015},
 institution = {Georgia Institute of Technology},
 number = {TR-CARET-2015-01},
 month={March}, 
 }


@inproceedings{Lim2012-sig,
 author = {Lim, Jieun and Kim, Hyesoon},
 title = "{Design Space Exploration of Memory Model for Heterogeneous Computing}",
 booktitle = {ACM SIGPLAN Workshop on Memory Systems Performance and Correctness},
 year = {2012},
 month = {June},
 pages = {74-75},
} 


@inproceedings{Gelado2010,
 author = {Gelado, Isaac and Stone, John E. and Cabezas, Javier and Patel, Sanjay and Navarro, Nacho and Hwu, W.},
 title = "{An Asymmetric Distributed Shared Memory Model for Heterogeneous Parallel Systems}",
 booktitle = ASPLOS,
 year = {2010},
 month = {March},
 pages = {347-358}
}


@INPROCEEDINGS{Huh04,
    author = {Jaehyuk Huh and Jichuan Chang and Doug Burger and Gurindar S. Sohi},
    title = "{Coherence Decoupling: Making Use of Incoherence}",
    booktitle = ASPLOS,
    year = {2004},
    month = {October},
    pages = {97-106},
}

@incollection{wu2014,
author={Pei, Songwen and Kim, Myoung-Seo and Gaudiot, Jean-Luc and Xiong, Naixue},
title="{Fusion Coherence: Scalable Cache Coherence for Heterogeneous Kilo-Core System}",
year={2014},
booktitle={Advanced Computer Architecture},
publisher = {Springer},
volume={451},
series={Communications in Computer and Information Science},
pages={1-15},
}

@INPROCEEDINGS{Cheng06,
    author = {Liqun Cheng and Naveen Muralimanohar and Karthik Ramani and Rajeev Balasubramonian and John B. Carter},
    title = "{Interconnect-Aware Coherence Protocols for Chip Multiprocessors}",
    booktitle = ISCA,
    year = {2006},
    month = {June}
}


@INPROCEEDINGS{Lai99,
    author = {A. Lai and Babak Falsafi},
    title = "{Memory Sharing Predictor: The Key to a Speculative Coherent DSM}",
    booktitle = ISCA,
    year = {1999},
    month = {May}
}

@INPROCEEDINGS{Lebeck95,
    author = {Alvin R. Lebeck and David A. Wood},
    title = "{Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors}",
    booktitle = ISCA,
    year = {1995},
    month = {June}
}

@INPROCEEDINGS{Falsafi94,
    author = {Babak Falsafi and Alvin R. Lebeck and Steven K. Reinhardt and Ioannis Schoinas and Mark D. Hill and James R. Larus and Anne Rogers and David A. Wood},
    title = "{Application-Specific Protocols for User-Level Shared Memory}",
    booktitle = SC,
    year = {1994},
    month = {November}
}

@article{Hill92,
    author = {Mark Hill and James R. Larus and Steven K. Reinhardt and David A. Wood},
    title = "{Cooperative Shared Memory: Software and Hardware for Scalable Multiprocessors}",
    journal = {ACM Transactions on Computer Systems},
    year = {1993},
    month = {November}
}

@Inproceedings {Putnam2014,
author       = {Andrew Putnam and Adrian Caulfield and Eric Chung and Derek Chiou and Kypros
                Constantinides and John Demme and Hadi Esmaeilzadeh and Jeremy Fowers and Gopi
                Prashanth Gopal and Jan Gray and Michael Haselman and Scott Hauck and Stephen
                Heil and Amir Hormati and Joo-Young Kim and Sitaram Lanka and Jim Larus and Eric
                Peterson and Simon Pope and Aaron Smith and Jason Thong and Phillip Yi Xiao and
                Doug Burger},
booktitle    = ISCA,
title        = "{A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services}",
year         = {2014},
month        = {June}

}

@inproceedings{Kelm2009,
 author = {Kelm, John H. and Johnson, Daniel R. and Johnson, Matthew R. and Crago, Neal C. and Tuohy, William and Mahesri, Aqeel and Lumetta, Steven S. and Frank, Matthew I. and Patel, Sanjay J.},
 title = "{Rigel: An Architecture and Scalable Programming Interface for a 1000-core Accelerator}",
 booktitle = ISCA,
 year = {2009},
 month = {June}
} 


@inproceedings{Parashar2013,
 author = {Parashar, Angshuman and Pellauer, Michael and Adler, Michael and Ahsan, Bushra and Crago, Neal and Lustig, Daniel and Pavlov, Vladimir and Zhai, Antonia and Gambhir, Mohit and Jaleel, Aamer and Allmon, Randy and Rayess, Rachid and Maresh, Stephen and Emer, Joel},
 title = "{Triggered Instructions: A Control Paradigm for Spatially-programmed Architectures}",
 booktitle = ISCA,
 year = {2013},
 month = {June}
} 

@inproceedings{villa2014,
  title="{Scaling the Power Wall: A Path to Exascale}",
  author={Villa, Oreste and Johnson, Daniel R and O'Connor, Mike and Bolotin, Evgeny and Nellans, David and Luitjens, Justin and Sakharnykh, Nikolai and Wang, Peng and Micikevicius, Paulius and Scudiero, Anthony and Keckler, Stephen W. and Dally, William J.},
  booktitle=SC,
  month = {November},
  year={2014}
}

@article{stenstrom1990,
author={Stenstrom, P.},
journal={IEEE Computer},
title="{A Survey of Cache Coherence Schemes for Multiprocessors}",
year={1990},
month={June}
}
	
	
@inproceedings{fan2014,
 author = {Fan, Bin and Andersen, Dave G. and Kaminsky, Michael and Mitzenmacher, Michael D.},
 title = "{Cuckoo Filter: Practically Better Than Bloom}",
 booktitle = {International on Conference on Emerging Networking Experiments and Technologies},
 year = {2014},
 month = {December}
} 

@inproceedings{bonomi2006,
 author = {Bonomi, Flavio and Mitzenmacher, Michael and Panigrahy, Rina and Singh, Sushil and Varghese, George},
 title = "{An Improved Construction for Counting Bloom Filters}",
 booktitle = {European Symposium on Algorithms (ESA)},
 year = {2006},
 month = {September},
 pages = {684-695}
} 
	
@ARTICLE{johnson2011,
author={Johnson, D.R. and Johnson, M.R. and Kelm, J.H. and Tuohy, W. and Lumetta, Steven S. and Patel, S.J.},
journal={IEEE Micro},
title="{Rigel: A 1,024-Core Single-Chip Accelerator Architecture}",
year={2011},
month={July}
}
	
	
@inproceedings{Chen92,
author={Chen, H.H. and Wong, C.K.},
booktitle={Custom Integrated Circuits Conference},
title="{Wiring And Crosstalk Avoidance In Multi-chip Module Design}",
year={1992},
month={May}
}

	
@article{Martin2012,
 author = {Martin, Milo M. K. and Hill, Mark D. and Sorin, Daniel J.},
 title = "{Why On-chip Cache Coherence is Here to Stay}",
 journal = CACM,
 volume = {55},
 number = {7},
 month = {July},
 year = {2012},
 pages = {78-89}
}

	
@inproceedings{Kelm2010,
 author = {Kelm, John H. and Johnson, Matthew R. and Lumettta, Steven S. and Patel, Sanjay J.},
 title = "{WAYPOINT: Scaling Coherence to Thousand-core Architectures}",
 booktitle = PACT,
 year = {2010},
 month = {September},
 pages = {99-110},
} 
	
@inproceedings{Sanchez2012,
 author = {Sanchez, Daniel and Kozyrakis, Christos},
 title = "{SCD: A Scalable Coherence Directory with Flexible Sharer Set Encoding}",
 booktitle = HPCA,
 year = {2012},
 month = {February},
 pages = {1-12}
} 

@inproceedings{Pugsley2010,
 author = {Pugsley, Seth H. and Spjut, Josef B. and Nellans, David W. and Balasubramonian, Rajeev},
 title = "{SWEL: Hardware Cache Coherence Protocols to Map Shared Data Onto Shared Caches}",
 booktitle = PACT,
 year = {2010},
 month = {September},
 pages = {465-476}
} 
	
@inproceedings{Cantin2005,
 author = {Cantin, Jason F. and Lipasti, Mikko H. and Smith, James E.},
 title = "{Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking}",
 booktitle = ISCA,
 year = {2005},
 month = {June},
 pages = {246-257}
} 

@inproceedings{Power2013,
 author = {Power, Jason and Basu, Arkaprava and Gu, Junli and Puthoor, Sooraj and Beckmann, Bradford M. and Hill, Mark D. and Reinhardt, Steven K. and Wood, David A.},
 title = "{Heterogeneous System Coherence for Integrated CPU-GPU Systems}",
 booktitle = MICRO,
 year = {2013},
 month = {December}
} 

@article{kim2011achieving,
	title={Achieving a {S}ingle {C}ompute {D}evice {I}mage in {O}pen{CL} for {M}ultiple {GPU}s},
	author={Kim, Jungwon and Kim, Honggyu and Lee, Joo Hwan and Lee, Jaejin},
	journal={ACM SIGPLAN Notices},
	year={2011},
	publisher={ACM}
}

@inproceedings{lee2013transparent,
	title={Transparent {CPU-GPU} {C}ollaboration for {D}ata-{P}arallel {K}ernels on {H}eterogeneous {S}ystems},
	author={Lee, Janghaeng and Samadi, Mehrzad and Park, Yongjun and Mahlke, Scott},
	booktitle={International Conference on Parallel Architectures and Compilation Techniques (PACT)},
	year={2013},
	organization={IEEE}
}
	
@inproceedings{Pichai2014,
 author = {Pichai, Bharath and Hsu, Lisa and Bhattacharjee, Abhishek},
 title = "{Architectural Support for Address Translation on GPUs: Designing Memory Management Units for CPU/GPUs with Unified Address Spaces}",
 booktitle = ASPLOS,
 year = {2014},
 month = {March},
 pages = {743-758}
} 
	
@inproceedings{Agarwal2015b,
title="{Unlocking Bandwidth for GPUs in CC-NUMA Systems}",
author={Agarwal, Neha and Nellans, David and O'Connor, Mike and Keckler,
	Stephen W. and Wenisch, Thomas F.},
booktitle=HPCA,
year={2015},
month = {February},
pages = {354-365}
}

@inproceedings{Agarwal2015,
title="{Page Placement Strategies for GPUs within Heterogeneous Memory Systems}",
author={Agarwal, Neha and Nellans, David and Stephenson, Mark and O'Connor, Mike and Keckler, Stephen W.},
booktitle=ASPLOS,
year={2015},
month = {March},
pages = {607-618}
}
	
@inproceedings{AMDAPU,
 author = {Daga, Mayank and Aji, Ashwin M. and Feng, Wu-Chun},
 title = {{On the Efficacy of a Fused CPU+GPU Processor (or APU) for Parallel Computing}},
 booktitle= {Symposium on Application Accelerators in High-Performance Computing (SAAHPC)},
 month = {July},
 year = {2011},
 pages = {141--149},
}

@misc{hynixgddr51Gb,
author = {SK Hynix},
title = {Hynix {GDDR5 SGRAM} {P}art {H5GQ1H24AFR} {D}atasheet {R}evision 1.0},
howpublished = "\url{https://www.skhynix.com/eolproducts.view.do?pronm=GDDR5+SDRAM&srnm=H5GQ1H24AFR&rk=26&rc=graphics}",
year = {2009},
note = {[Online; accessed 2017-04-04]}
}

@Manual{jedec13-hbm,                                          
title = {{JEDEC Standard JESD235:High Bandwidth Memory(HBM) DRAM}},                                             
author = {JEDEC},                                              
organization = {JEDEC Solid State Technology Association},    
address = {Virginia, USA},                                    
year = {2013},                                                
}
		
@misc{HSA,
  author = {{HSA Foundation}},
  title = {{HSA Platform System Architecture Specification - Provisional 1.0}},
  howpublished = "\url{http://www.slideshare.net/hsafoundation/hsa-platform-system-architecture-specification-provisional-verl-10-ratifed}",
  year = {2014}, 
  note = "[Online; accessed 28-May-2014]"
}	

@misc{AMDKaveri,
  author = {{AMD Corporation}},
  title = {{Compute Cores}},
  howpublished = "\url{https://www.amd.com/Documents/Compute_Cores_Whitepaper.pdf}",
  year = {2014}, 
  note = "[Online; accessed 15-April-2015]"
}

@misc{CUDA7,
  author = {{NVIDIA}},
  title = {{CUDA C Programming Guild v7.0}},
  howpublished = "\url{http://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html}",
  year = {2015}, 
  note = "[Online; accessed 2017-04-04]"
}
	
@misc{UVM,
  author = {{NVIDIA}},
  title = {{Unified Memory in CUDA 6}},
  howpublished = "\url{http://devblogs.nvidia.com/parallelforall/unified-memory-in-cuda-6/}",
  year = {2013}, 
  note = "[Online; accessed 2017-04-04]"
}
	
@misc{AUTONUMA,
  author = {Jonathan Corbet},
  title = {{AutoNUMA: the other approach to NUMA scheduling}},
  howpublished = "\url{http://lwn.net/Articles/488709/}",
  year = {2012}, 
  note = "[Online; accessed 29-May-2014]"
}

@misc{NVLINK,
  author = {{NVIDIA}},
  title = {{NVIDIA Launches World's First High-Speed GPU Interconnect, Helping Pave the Way to Exascale Computing}},
  howpublished = "\url{http://nvidianews.nvidia.com/news/nvidia-launches-world-s-first-high-speed-gpu/interconnect-helping-pave-theway-to-exascale-computing}",
  year = {2014}, 
  note = "[Online; accessed 2017-04-04]"
}
@misc{CAPI,
  author = {{IBM Corporation}},
  title = {{POWER8 Coherent Accelerator Processor Interface (CAPI)}},
  howpublished = "\url{http://www-304.ibm.com/webapp/set2/sas/f/capi/home.html}",
  year = {2015}, 
  note = "[Online; accessed 16-April-2015]"
}

@misc{NVIDIA8BILLION,
  author = {{NVIDIA}},
  title = {{New NVIDIA TITAN X GPU Powers Virtual Experience ``Thief in the Shadows'' at GDC}},
  howpublished = "\url{http://blogs.nvidia.com/blog/2015/03/04/smaug/}",
  year = {2015}, 
  note = "[Online; accessed 16-April-2015]"
}


@misc{INTELXEONE5V3,
  author = {{INTEL Corporation}},
  title = {{Intel Xeon Processor E5 v3 Family}},
  howpublished = "\url{http://ark.intel.com/products/family/78583/Intel-Xeon-Processor-E5-v3-Family#@All}",
  year = {2015}, 
  note = "[Online; accessed 16-April-2015]"
}

@misc{INTELPIN,
  author = {{INTEL Corporation}},
  title = {{Pin - A Dynamic Binary Instrumentation Tool}},
  howpublished = "\url{https://software.intel.com/en-us/articles/pin-a-dynamic-binary-instrumentation-tool}",
  year = {2012}, 
  note = "[Online; accessed 29-May-2014]"
}

@misc{INTELQPI,
  author = {{INTEL Corporation}},
  title = {{An Introduction to the Intel QuickPath Interconnect}},
  howpublished = "\url{http://www.intel.com/content/www/us/en/io/quickpath-technology/quick-path-interconnect-introduction-paper.html}",
  year = {2009}, 
  note = "[Online; accessed 2017-04-04]"
}

@misc{AMDHT,
  author = {{HyperTransport Consortium}},
  title = {{HyperTransport 3.1 Specification}},
  howpublished = "\url{http://www.hypertransport.org/ht-3-1-link-spec}",
  year = {2010}, 
  note = "[Online; accessed 2017-04-04]"
}

@inproceedings{McCurdy2008,
 author = {McCurdy, C. and Cox, A. and Vetter, J.},
 title = {{Investigating the TLB Behavior of High-end Scientific Applications on
	 Commodity Microprocessors}},
 booktitle = ISPASS,
 year = {2008},
 month={April}, 
 pages={95-104}, 
} 


@inproceedings{power2014,
  author    = {Power, J. and Hill, M. and Wood, D.},
  title     = "{Supporting x86-64 Address Translation for 100s of GPU Lanes}",
  booktitle = HPCA,
  year      = {2014},
  month = {February},
  pages = {568--578},
}

@inproceedings{Villavieja2011,
	author = {Villavieja, Carlos and Karakostas, Vasileios and Vilanova,
		Lluis and Etsion, Yoav and Ramirez, Alex and Mendelson, Avi and
			Navarro, Nacho and Cristal, Adrian and Unsal, Osman
			S.},
	title = {{DiDi: Mitigating the Performance Impact of TLB Shootdowns
		Using a Shared TLB Directory}},
	booktitle = PACT,
	year = {2011},
	month = {October},
	pages = {240--249},
}

@inproceedings{Che2009,
 author = {Che, Shuai and Boyer, Michael and Meng, Jiayuan and Tarjan, David and
	 Sheaffer, Jeremy W. and Lee, Sang-Ha and Skadron, Kevin},
 title = {{Rodinia: A Benchmark Suite for Heterogeneous Computing}},
 booktitle = IISWC,
 month = {October},
 year = {2009}
}

@misc{INTELXEON,
  author = {{INTEL Corporation}},
  title = {{Intel® Xeon® Processor E7-4870}},
  howpublished = "\url{http://ark.intel.com/products/75260/Intel-Xeon-Processor-E7-8893-v2-37_5M-Cache-3_40-GHz}",
  year = {2014}, 
  note = "[Online; accessed 28-May-2014]"
}

@misc{HBM,
  author = {JEDEC},
  title = {{High Bandwidth Memory(HBM) DRAM - JESD235}},
  howpublished = "\url{http://www.jedec.org/standards-documents/results/jesd235}",
  year = {2015}, 
  note = "[Online; accessed 2017-04-04]"
}

@misc{AMDHSA,
  author = {{AMD Corporation}},
  title = {{What is Heterogeneous System Architecture (HSA)?}},
  howpublished = "\url{http://developer.amd.com/resources/heterogeneous-computing/what-is-heterogeneous-system-architecture-hsa/}",
  year = {2014}, 
  note = {"[Online; accessed 28-May-2014]"},
}

@misc{HBMGPU,
  author = {{NVIDIA}},
  title = {{NVLink, Pascal and Stacked Memory: Feeding the Appetite for Big Data}},
  howpublished = "\url{http://devblogs.nvidia.com/parallelforall/nvlink-pascal-stacked-memory-feeding-appetite-big-data/}",
  year = {2014}, 
  note = "[Online; accessed 28-May-2014]"
}

@misc{NVTESLA,
  author = {{NVIDIA}},
  title = {{Tesla GPU Accelerators for Servers}},
  howpublished = "\url{http://www.nvidia.com/object/tesla-servers.html}",
  year = {2014}, 
  note = "[Online; accessed 28-May-2014]"
}

@INPROCEEDINGS{Phadke11mlpaware2011,
    author = {S. Phadke and S. Narayanasamy},
    title = {{MLP-Aware Heterogeneous Memory System}},
    booktitle = {Design, Automation \& Test in Europe (DATE)},
    month = {March},
    year = {2011},
    pages = {1--6},
}

@inproceedings{Ramos2011,
 author = {Ramos, Luiz and Gorbatov, E. and Bianchini, R.},
 title = {{Page Placement in Hybrid Memory Systems}},
 booktitle = ICS,
 year = {2011},
 pages = {85-99},
 month = {June},
}

@inproceedings{Wang2013,
 author = {Wang, B. and Wu, B. and Li, D. and Shen, X. and Yu, W. and Jiao, Y. and Vetter, J.},
 title = {{Exploring Hybrid Memory for GPU Energy Efficiency Through Software-hardware Co-design}},
 booktitle = PACT,
 year = {2013},
 pages = {93-103},
 month = {September},
}

@article{zhao2013,
  author    = {Zhao, J. and Sun, G. and Loh, G. and Xie, Y.},
  title     = {{Optimizing GPU energy efficiency with 3D die-stacking graphics memory and reconfigurable memory interface}},
  journal   = {ACM Transactions on Architecture and Code Optimization},
  month = {December},
  year      = {2013},
  pages = {24:1–-24:25},
  volume = {10},
  number = {4},
}


@article{Meza2012,
 author = {Meza, J. and Chang, J. and Yoon, H. and Mutlu, O. and Ranganathan, P.},
 title = {{Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management}},
 journal = {IEEE Computer Architecture Letters},
 month = {July},
 year = {2012},
 pages = {61--64},
 volume = {11},
 number = {2},
}

@article{jiang2011,
  author = {Jiang, X. and Madan, N. and Zhao, L. and Upton, M. and Iyer, R. and Makineni, S. and Newell, D. and Solihin, Y. and Balasubramonian, R.},
  title = {{CHOP: Integrating DRAM Caches for CMP Server Platforms}},
  journal = {IEEE Micro},
  year = {2011},
  volume={31},
  number={1},
  pages={99--108},
  month = {March},
}

@inproceedings{Dong2010,
 author = {Dong, X. and Xie, Y. and Muralimanohar, N. and Jouppi, N.},
 title = {{Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support}},
 booktitle = SC,
 year = {2010},
 pages = {1--11},
 month = {November},
}
 
@inproceedings{Bheda2011,
 author = {Bheda, R. A. and Poovey, Jason A. and Beu, J. G. and Conte, T. M.},
 title = {{Energy Efficient Phase Change Memory Based Main Memory for Future High Performance Systems}},
 booktitle = {International Green Computing Conference (IGCC)},
 month = {July},
 year = {2011},
 pages = {1--8},
} 

@inproceedings{Mogul2009,
 author = {Mogul, J. and Argollo, E. and Shah, M. and Faraboschi, P.},
 title = {{Operating System Support for NVM+DRAM Hybrid Main Memory}},
 booktitle = {Workshop on Hot Topics in Operating
	 Systems (HotOS)},
 year = {2009},
 pages = {14--18},
 month = {May}
}

@inproceedings{Sim2012, 
author={J. Sim and Loh, G. and H. Kim and O'Connor, M. and Thottethodi, M.}, 
title={{A Mostly-Clean DRAM Cache for Effective Hit Speculation and Self-Balancing Dispatch}}, 
booktitle=MICRO, 
month = {December},
year={2012},
pages = {247--257},
}

@inproceedings{Zhao2012,
 author = {Zhao, J. and Sun, G. and Loh, G. and Xie, Y.},
 title = {{Energy-efficient GPU Design with Reconfigurable In-package Graphics Memory}},
 booktitle = {International Symposium on Low
	 Power Electronics and Design (ISLPED)},
 year = {2012},
 pages = {403--408},
 month = {July},
}

@inproceedings{Kultursay2013,
  author = {Kultursay, E. and Kandemir, Mahmut and Sivasubramaniam, A. and Mutlu, O.},
  booktitle = ISPASS,
  title = {{Evaluating STT-RAM as an Energy-efficient Main Memory Alternative}},
  month = {April},
  year = {2013},
  pages = {256--267},
}
@inproceedings{Gerofi2014,
  author = {B. Gerofi and A.Shimada and A. Hori and T. Masamichi and Y. Ishikawa},
  title = {{CMCP: A Novel Page Replacement Policy for System Level Hierarchical Memory Management on Many-cores}},
  booktitle = {International Symposium on
	  High-performance Parallel and Distributed Computing (HPDC)},
  year = {2014},
  month = {June},
  pages = {73--84},
}

@article{Iyer1998,
 author = {Iyer, R. and Wang, H. and Bhuyan, L.},
 title = {{Design and Analysis of Static Memory Management Policies for CC-NUMA Multiprocessors}},
 journal = {Journal of Systems Architecture},
 year = {2002},
 volume = {48},
 number = {1},
 pages = {59--80},
 month = {September},
}


@inproceedings{Dashti2013,
 author = {Dashti, M. and Fedorova, A. and Funston, J. and Gaud, F. and Lachaize, R. and Lepers, B. and Quema, V. and Roth, M.},
 title = {{Traffic Management: A Holistic Approach to Memory Placement on NUMA Systems}},
 booktitle = ASPLOS,
 year = {2013},
 pages = {381--394},
 month = {March},
} 

@inproceedings{Zhuravlev2010,
 author = {Zhuravlev, S. and Blagodurov, S. and Fedorova, A.},
 title = {{Addressing Shared Resource Contention in Multicore Processors via Scheduling}},
 booktitle = ASPLOS,
 year = {2010},
 pages = {129--142},
 month = {March}
} 

@article{Knauerhase2008,
 author = {Knauerhase, R. and Brett, P. and Hohlt, B. and Li, T. and Hahn, S.},
 title = {{Using OS Observations to Improve Performance in Multicore Systems}},
 journal = {IEEE Micro},
 year = {2008},
  volume={28},
  number={3},
  pages={54--66},
  month = {May},
} 

@inproceedings{Blagodurov2011,
 author = {Blagodurov, S. and Zhuravlev, S. and Dashti, M. and Fedorova, A.},
 title = {{A Case for NUMA-aware Contention Management on Multicore Systems}},
 booktitle = {USENIX Annual
	 Technical Conference (USENIXATC)},
 year = {2011},
 pages = {1--15},
 month = {June},
} 

@inproceedings{Tam2007,
 author = {D. Tam and R. Azimi and M. Stumm},
 title = {{Thread Clustering: Sharing-aware Scheduling on SMP-CMP-SMT Multiprocessors}},
 booktitle = {European Conference on
	 Computer Systems (EuroSys)},
 year = {2007},
 pages = {47--58},
 month = {March},
 } 
 
@inproceedings{Verghese1996,
 author = {Verghese, B. and Devine, S. and Gupta, A. and Rosenblum, M.},
 title = {{Operating System Support for Improving Data Locality on CC-NUMA Compute Servers}},
 booktitle = ASPLOS,
 month = {September},
 year = {1996},
 pages = {279--289},
} 

@article{LaRowe1992,
 author = {LaRowe,Jr., R. and Ellis, C. and Holliday, M.},
 title = {{Evaluation of NUMA Memory Management Through Modeling and Measurements}},
 journal = {IEEE Transactions on Parallel Distribibuted Systems},
 month = {November},
 year = {1992},
 volume = {3},
 number = {6},
 pages = {686--701},
 } 

@inproceedings{Brecht1993,
 author = {Brecht, T.},
 title = {{On the Importance of Parallel Application Placement in NUMA Multiprocessors}},
 booktitle = {Symposium on Experiences with Distributed and Multiprocessor
	 Systems (SEDMS)},
 year = {1993},
 pages={1--18},
 month = {September}
} 

@inproceedings{Wilson2001,
 author = {Wilson, K. and Aglietti, B.},
 title = {{Dynamic Page Placement to Improve Locality in CC-NUMA Multiprocessors for TPC-C}},
 booktitle = {Supercomputing (SC)},
 year = {2001},
 pages = {33--35},
 month = {November},
}

@inproceedings{Bolosky1989,
 author = {Bolosky, W. and Fitzgerald, R. and Scott, M.},
 title = {{Simple but Effective Techniques for NUMA Memory Management}},
 booktitle = {Symposium on Operating Systems
	 Principles (SOSP)},
 year = {1989},
 pages = {19--31},
 month = {December},
}

@inproceedings{badampai11,
    author = {Badam, A. and Pai, V.S.},
    title = {{SSDAlloc: Hybrid SSD/RAM Memory Management Made Easy}},
    journal={Networked Systems
	    Design and Implementation (NSDI)},
    year = {2011},
    pages = {211--224},
    month = {March},
}

@inproceedings{coburncaulfield11,
	author = {Coburn, Joel and Caulfield, Adrian M. and Akel, Ameen and
		Grupp, Laura M. and Gupta, Rajesh K. and Jhala, Ranjit and
			Swanson, Steven},
	title = {{NV-Heaps: Making Persistent Objects Fast and Safe with
		Next-generation, Non-volatile Memories}},
	booktitle = ASPLOS,
	year = {2011},
	pages = {105--118},
	month = {March},
}

@INPROCEEDINGS{renyang11, 
	author={Yang, Q. and Ren, J.}, 
	booktitle=HPCA, 
	title={I-CASH: Intelligently Coupled Array of SSD and HDD}, 
	year={2011}, 
	month={February}, 
	pages={278-289}, 
}

@Misc{fusionio-dc,
  author = {},
  title = {{\vspace{-0.1in}Fusion-io directCache}},
  howpublished = "\url{www.fusionio.com/images/data-sheets/directcache-sheet.pdf}"
}

@Misc{mccalpin_blog,
  author = {},
  title = {{John McCalpin's Blog}},
  howpublished = "\url{blogs.utexas.edu/jdm4372}"
}

@Misc{seagate_ds,
  author = {},
  title = {{Seagate ES.2 Datasheet}},
  howpublished = "\url{www.seagate.com/docs/pdf/datasheet/disc/ds_barracuda_es_2.pdf}"
}


@conference{browntullsen08,
author = {Jeffery A. Brown and Dean M. Tullsen},
title = {{The Shared-Thread Multiprocessor}},
crossref = "ics2008"
}

@Misc{fusioniodrive2,
  author = {},
  title = {{Fusion-io ioDrive2}},
  howpublished = "\url{www.fusionio.com/data-sheets/iodrive2}"
}


@Misc{ftl,
 author = {{Intel}},
 title = {{Understanding the Flash Translation Layer Specification}},
  howpublished = "\url{http://developer.intel.com/}"
}



@article{ouyangnellans10,
 AUTHOR={X. Ouyang and D. Nellans and R. Wipfel and D. Flynn and D. Panda},
 TITLE={{Beyond Block I/O: Rethinking Traditional Storage Primitives}},
 journal={HPCA},
 YEAR={2011}
}


@article{pritchettthottethodi10,
 AUTHOR={T. Pritchett and M. Thottethodi},
 TITLE={{Sievestore: A Highly-selective, Ensemble-level Disk Cache for Cost-Performance}},
 journal={ISCA},
 YEAR={2010}
}


@article{aprpacidusseau10,
 AUTHOR={A. Arpaci-Dusseau and R. Arpaci-Dusseau and V. Prabhakaran},
 TITLE={{Removing The Costs of Indirection in Flash-based SSDs with Nameless Writes}},
 journal={HotStorage},
 YEAR={2010}
}


@article{guptakim09,
 AUTHOR={A. Gupta, Y. Kim, B. Urgaonkar},
 TITLE={{DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings}},
 journal={ASPLOS},
 YEAR={2009}
}


@article{seppanenokeef10,
 AUTHOR={E. Seppanen and M. O'Keef and D. Lilja},
 TITLE={{High Performance Solid State Storage Under Linux}},
 journal={Symposium on Massive Storage Systems and Technologies},
 YEAR={2010}
}


@article{shimseo10,
 AUTHOR={H. Shim and B. Seo and J. Kim and S. Maeng},
 TITLE={{An Adaptive Partitioning Scheme for DRAM-based Cache in Sold State Drives.}},
 journal={Symposium on Massive Storage Systems and Technologies},
 YEAR={2010}
}

@article{fusionIOtrim1,
 AUTHOR={},
 TITLE={{FusionIO - U.S. Patent Application Pub. No. 2008/0140909}},
 YEAR={2008}
}
@article{fusionIOtrim2,
 AUTHOR={},
 TITLE={{FusionIO - U.S. Patent Application Pub. No. 2008/0140910}},
 YEAR={2008}
}


@article{narayananthereska09,
 AUTHOR={D. Narayanan and E. Thereska and A. Donnelly and S. Elnikety and A. Rowstron},
 TITLE={{Migrating Server Storage to SSDs: Analysis of Tradeoffs}},
 journal={4th ACM European Conference on Computer Systems},
 YEAR={2009}
}


%%%howpublished =  "\url{http://www.fusionio.com/load/media-docsPress/tm1mj/press_release_optimus_prime.pdf}"

%  howpublished = "\url{http://www.fusionio.com/load/media-docsPress/tm1mj/press\_release\_optimus\_prime.pdf}",
@Misc{fusionio,
  author = {},
  title = {{FusionIO ioMemory VSL Driver}},
  howpublished = "\url{http://www.fusionio.com/load/media-docsPress/tm1mj/press_release_optimus_prime.pdf}",
}

%%howpublished =  "\url{http://www.fusionio.com/load/media-docsPress/
%%tm1mj/press_release_optimus_prime.pdf}"

@article{rosenblumousterhout92,
 AUTHOR={M. Rosenblum and J. Ousterhout},
 TITLE={{The Design and Implementation of a Log-Structured File System.}},
 journal={ACM Transactions on Computer Systems},
 volume={10}, 
 YEAR={1992}
}

@article{birrellisard07,
 AUTHOR={A. Birrell and M. Isard and C. Thacker and T. Wobber},
 TITLE={{A Design for High-Performance Flash Disks}},
 journal={Operating Systems Review},
 month={April}, 
 YEAR={2007}
}


@article{josephsonbongo10,
 AUTHOR={W. Josephson and L. Bongo and D. Flynn and K. Li},
 TITLE={{DFS: A File System for Virtualized Flash Storage}},
 journal={FAST},
  YEAR={2010}
}

@article{leepark07,
 AUTHOR={S. Lee and D. Park and T. Chung and S. Park and H. Song},
 TITLE={{A Log Buffer-based Flash Translation Layer using Fully-associative Sector Translation}},
 journal={ACM Transactions on Embedded computer Systems},
 volume={6},
number={3},
  YEAR={2007}
}
@article{kankim06,
 AUTHOR={J. Kang and H. Jo and J. Kim and J. Lee},
 TITLE={{A Superblock-based Flash Translation Layer for NAND Flash Memory}},
 journal={In Proceedings of EMSOFT},
 YEAR={2006}
}

@article{kimkim02,
 AUTHOR={A Kawaguchi, S. Nishioka and H. Motoda},
 TITLE={{A Space-efficient Flash Translation Layer for CompactFlash Systems}},
 journal={IEEE Transactions on Consumer Electronics},
 month={May},
 YEAR={2002}
}

@article{limlee10,
 AUTHOR={S. Lim and S. Lee and B. Moon},
 TITLE={{FASTER FTL for Enterprise-Class flash Memory SSDs}},
 journal={International Workshop on Storage Network Architecture and Parallel I/Os},
 YEAR={2010}
}

@misc{kostylevlowrey08,
 author={{S. Kostylev and T. Lowrey}},
 title={{Drift of Programmed Resistance In Electrical Phase Change Memory Devices}},
 year={2008},
}

@ARTICLE{ielmenisharma09,
author={Ielmini, D. and Sharma, D. and Lavizzari, S. and Lacaita, A.L.},
journal={Electron Devices, IEEE Transactions on}, 
title={{Reliability Impact of Chalcogenide-Structure Relaxation in Phase-Change Memory (PCM) Cells ;Part I: Experimental Study}},
year={2009},
month={may },
volume={56},
number={5}
}

@ARTICLE{pirovanolacaita04,
 author={ A. Pirovano and A. Lacaita and F. Pellizzer and S. Kostylev and A. Benvenuti and R. Bez},
 journal={IEEE Transactions on Electron Devices}, 
 title={Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials},
 year={2004},
 month={may},
 volume={51},
 number={5}
}


@article{ielminiboniardi09,
title = "Unified mechanisms for structural relaxation and crystallization in phase-change memory devices",
journal = "Microelectronic Engineering",
volume = "86",
number = "7-9",
pages = "1942 - 1945",
year = "2009",
note = "INFOS 2009",
author = "D. Ielmini and M. Boniardi and A.L. Lacaita and A. Redaelli and A. Pirovano",
}


@ARTICLE{xuzhang10a,
 author={W. Xu and T. Zhang},
 journal={IEEE Transactions on VLSI Systems}, 
 title={A Time-Aware Fault Tolerance Scheme to Improve Reliability of Multilevel Phase-Change Memory in Presence of Significant Resistance Drift},
 year={2010},
 volume={PP},
 number={99}
}

@ARTICLE{karpovmitra07,
 author={I.V. Karpov and M. Mitra and D. Kau and G. Spadini},
 journal={Journal of Applied Physics}, 
 title={Fundamental Drift of Parameters in Chalcogenide Phase Change Memory},
 year={2007},
 volume={102},
 number={12}
}

@Inproceedings{itriielmini04,
  title = {{Analysis of phase-transformation dynamics and estimation of amorphous-chalcogenide fraction in phase-change memories}},
  author = {A. Itri and D. Ielmini and A. Lacaita and A. Pirovano and F. Pellizzer and R. Bez},
  year = {2004},
  booktitle = {IEEE international reliability physics symposium}
}

@article{nellanssudan10b,
  title = {{Improving Server Performance on Multi-Cores via Selective Offloading of OS Functionality}},
  author = {D. Nellans and K. Sudan and E. Brunvand and R. Balasubramonian},
  year = {2010},
  journal = {WIOSCA}
}

@article{wentzlaffagarwal09,
 AUTHOR={D. Wentzlaff and A. Agarwal},
 TITLE={{Factored Operating Systems (fos): The Case for a Scalable Operating System for Multicores}},
 journal={ACM Operating System Review},
 MONTH={April},
 YEAR={2009}
}

@inProceedings{mengjoseph06,
author = {K. Meng and R. Joseph},
  title = {{Process Variation Aware Cache Leakage Management}},
  year = {2006},
  booktitle = {Proceedings of ISLPED}
}

@inProceedings{xuzhang10,
author = {W. Xu and T. Zhang},
  title = {{Using Time-Aware Memory Sensing to Address Resistance Drift Issue in Multi-Level Phase Change Memory}},
  year = {2010},
  booktitle = {Proceedings of ISQED}
}

@inProceedings{awasthinellans10,
author = {M. Awasthi and D. Nellans and K. Sudan and R. Balasubramonian and A. Davis},
  title = {{Handling the Problems and Opportunities Posed by Multiple On-Chip Memory Controllers}},
  booktitle = PACT,
  year = {2010},
  pages={319--330},
  month = {September},
}

@inProceedings{stankovicmilenkovic05,
author = {V. Stankovic and N. Milenkovic},
  title = {{DRAM Controller with a Close-Page Predictor}},
  year = {2005},
  booktitle = {Proceedings of EUROCON}
}

@inProceedings{miuraayukawa01,
author = {S. Miura and K. Ayukawa and T. Watanabe},
  title = {{A Dynamic-SDRAM-Mode-Control Scheme for Low-Power Systems with a 32-bit RISC CPU}},
  year = {2001},
  booktitle = {Proceedings of ISLPED}
}

@inProceedings{parkpark03,
author = {S-Il Park and In-C Park},
  title = {{History-Based Memory Mode Prediction For Improving Memory Performance}},
  year = {2003},
  booktitle = {Proceedings of ISCAS}
}

@inProceedings{liuyeung09,
author = {W. Liu and D. Yeung},
  title = {{Using Aggressor Thread Information to Improve Shared Cache Management for CMPs}},
  year = {2009},
  booktitle = {Proceedings of PACT}
}

@inProceedings{ipekcondit10,
author = {E. Ipek and J. Condit and E. Nightingale and D. Burger and T. Moscibroda},
  title = {{Dynamically Replicated Memory : Building Reliable Systems from nanoscale Resistive Memories}},
  year = {2010},
  booktitle = {Proceedings of ASPLOS}
}

@inProceedings{qureshikaridis09,
author = {M. Qureshi and J. Karidis and M. Franceschini and V. Srinivasan and L. Lastras and B. Abali},
  title = {{Enhancing Lifetime and Security of PCM-Based Main Memory with Start-Gap Wear Leveling}},
  year = {2009},
  booktitle = {Proceedings of MICRO}
}

@inProceedings{schechterloh10,
author = {S. Schechter and G. Loh and K. Strauss and D. Burger},
  title = {{Use ECP, not ECC, for hard Failures in Resistive Memories}},
  year = {2010},
  booktitle = {Proceedings of ISCA}
}


@inProceedings{qureshifranceschini10a,
author = {M. Qureshi and M. Franceschini and L. Lastras-Montano and J. Karidis},
  title = {{Morphable Memory System: A Robust Architecture for Exploiting Multi-Level Phase Change Memory}},
  year = {2010},
  booktitle = {Proceedings of ISCA}
}


@inProceedings{xieloh09,
author = {Y. Xie and G. Loh},
  title = {{PIPP: Promotion/Insertion Pseudo-Partitioning ofMulti-Core Shared Caches}},
  year = {2009},
  booktitle = {Proceedings of ISCA}
}


@CONFERENCE{stoneturek92,
       AUTHOR={H. Stone and J. Turek and J Wolf},
       TITLE={{Optimal Partitioning of Cache Memory}},
       BOOKTITLE={IEEE Transactions on Computers},
       PAGES={1054-1068},
       YEAR={1992}}

@CONFERENCE{chiou99,
       AUTHOR={D.T. Chiou},
       TITLE={{Extending The Reach of Microprocessors: Column and Curious Caching.}},
       BOOKTITLE={Ph.D. Thesis, Massachusetts Institute of Technology},
       YEAR={1999}}


@CONFERENCE{sherwoodperelman03,
 AUTHOR={T. Sherwood and E. Perelman and G. Hamerly and S. Sair and B. Calder},
 TITLE={{Discovering and Exploiting Program Phases}},
 BOOKTITLE={IEEE Micro},
 VOLUME={23},
 PAGES={84-93},
 YEAR={2003}
}

@CONFERENCE{luiguo08,
  AUTHOR={L. Fand and F. Guo and Y. Solihin and S. Kim and A. Eker},
TITLE={{Characterizing and Modeling The Behavior of Context Switch Misses}},
BOOKTITLE={Proceedings of PACT},
YEAR={2008}
}

@Manual{hypertransport_manual,
  title = 	 {{HyperTransport I/O Link Specification}},
  organization = {{HyperTransport Consortium}},
  note = 	 {{\\http://www.hypertransport.org/docs/tech/HTC20051222-0046-0008-Final-4-21-06.pdf}}
}

@inproceedings{hrishikeshburger02,
 author = {M. S. Hrishikesh and Doug Burger and Norman P. Jouppi and Stephen W. Keckler and Keith I. Farkas and Premkishore Shivakumar},
 title = {The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays},
 booktitle = {Proceedings of ISCA},
 year = {2002}
 }

@inproceedings{mccurdyvetter10,
 author = {C. McCurdy and J. Vetter},
 title = {Memphis: Finding and Fixing NUMA-related Performance Problems on Multi-Core Platforms},
 booktitle = {Proceedings of ISPASS},
 year = {2010}
 }

@inproceedings{bytemark,
	author = {{Byte Magazine}},
	title = {BYTE Magazine's BYTEmark Benchmark Program},
	url = {http://www.byte.com/bmark/bdoc.htm},
	year = {1998}
}


@inproceedings{bonnie++,
	author = {Russell Coker},
	title = {{Bonnie++ Filesystem Benchmark}},
	url = { http://freshmeat.net/projects/bonnie/},
	year = {2003}
}

@inproceedings{salzhorowitz89,
 author = {A. Salz and M. Horowitz},
 title = {{IRSIM: an incremental MOS switch-level simulator}},
 booktitle = {{Proceedings of DAC}},
 year = {1989},
 }

@conference{engler99,
  author = {D. Engler},
  title = {{The Exokernel Operating System Architecture}},
  booktitle = {PhD thesis, Massachusetts Institute of Technology},
  year = {1999}
}

@conference{englerkaashoek95,
    author = {D. R. Engler and M. F. Kaashoek},
    title = {Exterminate All Operating System Abstractions},
    booktitle = {HOTOS},
    year = {1995}
}

@article{chaseharvey92,
    author = {J. S. Chase and M. B.-Harvey and H. M. Levy and E. D. Lazowska},
    title = {Opal: A Single Address Space System for 64-Bit
Architectures (Abstract)},
    journal = {Operating Systems Review},
    volume = {26},
    number = {2},
    pages = {9},
    year = {1992}
}

@inproceedings{koldingerchase92,
 author = {E. J. Koldinger and J. S. Chase and S. J. Eggers},
 title = {Architecture support for single address space operating systems},
 booktitle = {Proceedings of ASPLOS},
 year = {1992},
 }

@inproceedings{ousterhout90,
	author = {John K. Ousterhout},
	title = {Why Aren't Operating Systems Getting Faster As Fast as Hardware?},
	booktitle = {{USENIX} Summer},
	pages = {247-256},
	year = {1990}
}

@article{davis92,
 author = {Al Davis},
 title = {Mayfly: a general-purpose, scalable, parallel processing architecture},
 journal = {Lisp Symb. Comput.},
 volume = {5},
 number = {1-2},
 year = {1992},
 issn = {0892-4635},
 pages = {7--48},
 publisher = {Kluwer Academic Publishers},
 address = {Hingham, MA, USA},
 }

@inproceedings{hankinschinya06,
 author = {R. A. Hankins and G. N. Chinya and J. D. Collins and P. H. Wang and
R. Rakvic and H. Wang and J. P. Shen},
 title = {Multiple Instruction Stream Processor},
 booktitle = {Proceedings of ISCA },
 year = {2006},
}

@conference{moseley06,
  author =     {T. Moseley},
  title =      {Adaptive Thread Scheduling for Simultaneous Multithreading Processors},
  booktitle =  {Masters Thesis at The University of Colorado},
  year =       {2006}
}

@article{vachharajanivachharajani04,
    author = {M. Vachharajani and N. Vachharajani and D. Penry and J. Blome and
D. August},
    title = {The Liberty Simulation Environment, Version 1.0},
    journal = {Performance Evaluation Review: Special Issue on Tools for Architecture Research},
    volume = {31},
    number = {4},
    month = {March},
    year = {2004}
}

@inproceedings{schaelicke00,
  author = {L. Schaelicke},
  title = {L-RSIM: A Simulation Environment for I/O Intensive Workloads},
  booktitle = {Proceedings of the 3rd Annual IEEE Workshop on Workload Characterization 2000},
  address = {Los Alamitos, CA {(USA)}},
  pages = {83--89},
  year = {2000}
}

@article{rosenblumbugnion97,
	author = {M. Rosenblum and E. Bugnion and S. Devine and S. Herrod},
	title = {Using the SimOS Machine Simulator to Study Complex
Computer Systems},
	journal = {Modeling and Computer Simulation},
	volume = {7},
	number = {1},
	pages = {78-103},
	year = {1997}
}

@inproceedings{relepande02,
    author = {S. Rele and S. Pande and S. Onder and R. Gupta},
    title = {Optimizing Static Power Dissipation by Functional Units in Superscalar Processors},
    booktitle = {Computational Complexity},
    pages = {261-275},
    year = {2002}
}

@conference{hsukremer01,
  author = {C. Hsu and U. Kremer},
  title = {Dynamic voltage and frequency scaling for scientific applications},
  booktitle = {In Proceedings of the 14th annual workshop on Languages and Compilers for Parallel Computing (LCPC)},
  year={2001}
}

@inproceedings{hsukremer00,
  author = {C. Hsu and U. Kremer and M. Hsiao},
  title = {Compiler-directed dynamic frequency and voltage scaling},
  booktitle = {Workshop on Power-Aware Computer Systems},
  location = {Cambridge, MA},
  year = {2000}
}

@article{intelpentium4processors,
	author= {{INTEL Corporation}},
	title= {Intel Pentium 4 Processors 570/571, 560/561, 550/551, 540/541, 530/531 and 520/521 Supporting Hyper-Threading Technology. pp. 76-81.}
}

@article{mosesforrest08,
	author={M. Moses and S. Forrest and A. Davis and M. Lodder},
	title={{Scaling Theory for Information Networks}},
	journal={Journal of the Royal Society Interface},
	year={2008},
	volume={5(1)},
	pages={1469--1480},
	month={December}
} 

@inproceedings{ramanigribble09,
	author={K. Ramani and C. P. Gribble and A. Davis},
	title={{StreamRay: A Stream Filtering Architecture for Coherent Ray Tracing}},
	booktitle={Proceedings of ASPLOS},
	year={2009},
	pages={325--336},
	month={March}
} 

@InProceedings{kensler08,
    title      = {{Tree Rotations for Improving Bounding Volume Hierarchies}},
    author     = { A. Kensler },
    booktitle  = { Proceedings of the 2008 IEEE Symposium on Interactive Ray Tracing },
    month      = { Aug },
    year       = { 2008 },
    pages      = { 73--76 },
}

@InProceedings{spjutkopta08,
 author =       {J. Spjut and D. Kopta and S. Boulos and
                 S. Kellis and E. Brunvand},
 title =        {{TRaX: A Multi-Threaded Architecture for Real-Time
                 Ray Tracing}},
 booktitle =    {6th {IEEE} Symposium on Application Specific
                 Processors ({SASP})},
 year =         2008,
 }

@InProceedings{koptaspjut08,
 author =       {D. Kopta and J. Spjut and E. Brunvand and S. Parker},
 title =        {{Comparing Incoherent Ray Performance of TRaX vs. Manta}},
 booktitle =    {{IEEE} Symposium on Interactve Ray Tracing ({RT08})},
 year =         2008,
 }

@Article{spjutkensler09a,
 author =       {J. Spjut and A. Kensler and D. Kopta and E. Brunvand},
 title =        {{TRaX: A Multicore Hardware Architecture for Real-Time Ray
Tracing}},
 journal =      {IEEE Transactions on CAD},
 year =         2009
}

@InProceedings{spjutkensler09b,
 author =       {J. Spjut and A. Kensler and E. Brunvand},
 title =        {{Hardware-Accelerated Gradient Noise for Graphics}},
 booktitle =    {Proceedings of GLSVLSI},
 year =         2009
}

@InProceedings{gribbleramani08,
 author =       {C. Gribble and K. Ramani},
 title =        {{Coherent Ray Tracing via Stream Filtering}},
 booktitle =    {{IEEE} Symposium on Interactive Ray Tracing ({RT08})},
 year =         2008,
 }


@article{strukovsnider08,
author={D. B. Strukov and G. S. Snider and  D. R. Stewart and R. Williams},
title={{The Missing Memristor Found}},
journal={Nature},
year={2008},
volume={453},
pages={80--83},
month={May}
}

@article{chua71,
        author={Leon O. Chua},
        title={{Memristor: Missing Circuit Element}},
        journal={IEEE Transactions on Circuit Theory},
        year={1971},
        volume={18(5)},
        pages={507--519},
        month={September}
}

@misc{amd_multimc,
	author={AMD Inc.},
	note={{http://www.amd.com/us-en/assets/content\_type/white\_papers\_and\_tech\_docs/MultiCoreArchitecturePaper1.pdf}}}

@misc{nantero,
	author={Nantero},
        note={http://www.nantero.com}
}

@misc{nram-nasa,
        author={{PR Newswire}},
        title={{Lockheed Martin Tests Carbon Nanotube-Based Memory Devices on NASA Shuttle Mission}},
        year={2009},
        month={November},
        note={http://www.prnewswire.com/news-releases/lockheed-martin-tests-carbon-nanotube-based-memory-devices-on-nasa-shuttle-mission-70376567.html}
}

@inProceedings{zhangdwarkadas09,
author = {X. Zhang and S. Dwarkadas and K. Shen},
  title = {{Hardware Execution Throttling for Multi-core Resource Management}},
  year = {2009},
  booktitle = {Proceedings of USENIX}
}

@inProceedings{kimhan10,
 author = {Y. Kim and D. Han and O. Mutlu and M. Harchol-Balter},
 title = {{ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers}}, 
 booktitle = {Proceedings of HPCA},
 year = {2010}
 }


@inProceedings{tallurihill94,
 author = {M. Talluri and M. D. Hill},
 title = {{Surpassing the TLB Performance of Superpages with Less Operating System Support}}, 
 booktitle = {Proceedings of ASPLOS},
 year = {1994}
 }

@inProceedings{sudanchatterjee10,
  title = {{Micro-Pages: Increasing DRAM Efficiency with Locality-Aware Data Placement}},
  author = {K. Sudan and N. Chatterjee and D. Nellans and M. Awasthi and R. Balasubramonian 
and A. Davis},
  year = {2010},
  booktitle = {Proceedings of ASPLOS-XV}
}

@inProceedings{wuli09,
  title = {{Power and Performance of Read-Write Aware Hybrid Caches with Non-volatile Memories}},
  author = {X. Wu and J. Li and L. Zhang and E. Speight and Y. Xie},
  year = {2009},
  booktitle = {Proceedings of DATE}
}

%% pcram-refs, stt-ram refs

@InProceedings{lelminilavizzari07,
title={{Physical interpretation, modeling and impact on phase change memory (PCM) reliability of resistance drift due to chalcogenide structural relaxation}},
author={D. Ielmini and S. Lavizzari and D. Sharma and A. Lacaita},
booktitle={IEDM Technical Digest},
year={2007}
}

@InProceedings{xuchen09,
title={{Improving STT MRAM storage Density through Smaller-Than-Worst-Case Transistor Sizing}},
author={W. Xu and Y. Chen and X. Wang and T. Zhang},
booktitle={Proceedings of DAC},
year={2009}
}

@InProceedings{halupkahuda10,
title={{Negative-Resistance Read and Write Schemes for STT-MRAM in 0.13 $\mu$m CMOS}},
author={D. Halupka and S. Huda and W. Song and A. Sheikholeslami and K. Tsunoda and C. Yoshida and M. Aoki},
booktitle={Proceedings of ISSCC},
year={2010}
}

@InProceedings{saitomiura10,
title={{A 2Gb/s 1.8pJ/b/chip Inductive-Coupling Through-Chip Bus for 128-Die NAND-Flash Memory Stacking}},
author={M. Saito and others},
booktitle={Proceedings of ISSCC},
year={2010}
}

@InProceedings{shintam10,
title={{A 40nm 16-Core 128-Thread CMT SPARC SoC Processor}},
author={J. Shin and others},
booktitle={Proceedings of ISSCC},
year={2010}
}



@InProceedings{lixi09,
title={{Thermal-Assisted Spin Torque Transfer Memory (STT-RAM) Cell Design Exploration}},
author={H. Li and H. Xi and Y. Chen and J. Stricklin and X. Wang and T. Zhang},
booktitle={Proceedings of ISVLSI},
year={2009}
}

@InProceedings{dongwu08,
title={{Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement}},
author={X. Dong and X. Wu and G. Sun and Y. Xie and H. Li and Y. Chen},
booktitle={Proceedings of DAC},
year={2008}
}

@InProceedings{wuli09a,
title={{Hybrid Cache Architecture with Disparate Memory Technologies}},
author={X. Wu and J. Li and L. Zhang and E. Speight and R. Rajamony and Y. Xie},
booktitle={Proceedings of ISCA},
year={2009}
}

@InProceedings{beamersun10,
title={{Re-Architecting DRAM Memory Systems with Monolithically Integrated Silicon Photonics}},
author={S. Beamer and others},
booktitle={Proceedings of ISCA},
year={2010}
}

@InProceedings{sundong09,
title={{A Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs}},
author={G. Sun and X. Dong and Y. Xie and J. Li and Y. Chen},
booktitle={Proceedings of HPCA},
year={2009}
}

@InProceedings{zhouzhao09a,
title={{Energy Reduction for STT-RAM Using Early Write Termination}},
author={P. Zhou and B. Zhao and J. Yang and Y. Zhang},
booktitle={Proceedings of ICCAD},
year={2009}
}

@InProceedings{yanglee07,
title={{A Low Power Phase-Change Random Access Memory using a Data-Comparison Write Scheme}},
author={B.-D. Yang and J.-E. Lee and J.-S. Kim and J. Cho and S.-Y. Lee and B.-G. Yu},
booktitle={Proceedings of ISCAS},
year={2007}
}


@InProceedings{lindai09,
title={{An alternate design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective}},
author={J. Li and P. Ndai and A. Goel and H. Liu and K. Roy},
booktitle={Proceedings of ASP-DAC},
year={2009}
}

@Article{chatterjeerasquinha10,
  title = {{A Scalable Design Methodology for Energy Minimization of STTRAM: A Circuit and Architecture Perspective}},
  author = {S. Chatterjee and M. Rasquinha and S. Yalamanchili and S. Mukhopadhyay},
  journal = {IEEE Transactions on VLSI},
  volume = {PP},
  number = {99},
  year = {2010}
}

@Article{lindai09a,
  title = {{Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective}},
  author = {J. Li and P. Ndai and A. Goel and S. Salahuddin and K. Roy},
  journal = {IEEE Transactions on VLSI},
  volume = {PP},
  number = {99},
  year = {2009}
}

@Article{wangchen09,
  title = {{Spin Torque Random Access Memory down to 22nm Technology}},
  author = {X. Wang and Y. Chen and H. Li and D. Dimitrov and H. Liu},
  journal = {IEEE Transactions on Magnetics},
  volume = {44},
  number = {11},
  year = {2009}
}

@Article{xusun09,
  title = {{Design of Last-Level On-Chip Cache Using Spin-Torque Transfer RAM (STT RAM)}},
  author = {W. Xu and H. Sun and X. Wang and Y. Chen and T. Zhang},
  journal = {IEEE Transactions on VLSI},
  volume = {PP},
  number = {99},
  year = {2009}
}

@Article{ovshinsky68,
  title = {{Reversible Electrical Switching Phenomena in Disordered Structures}},
  author = {S. R. Ovshinsky},
  journal = {Phys. Rev. Lett.},
  volume = {21},
  number = {20},
  pages = {1450--1453},
  year = {1968},
  publisher = {American Physical Society}
}

@article{raouxburr08,
 author = {S. Raoux and G. W. Burr and M. J. Breitwisch and C. T. Rettner and Y.-C. Chen and R. M. Shelby and M. Salinga and D. Krebs and S.-H. Chen and H.-L. Lung and C. H. Lam},
 title = {{Phase-Change Random Access Memory: A Scalable Technology}},
 journal = {IBM J. Res. Dev.},
 volume = {52},
 number = {4},
 year = {2008},
 publisher = {IBM Corp.}
 }

@InProceedings{pirovanolacaita03,
title={{Scaling Analysis of Phase-Change Memory Technology}},
author={A. Pirovano and A. L. Lacaita and A. Benvenuti and F. Pellizzer and S. Hudgens and R. Bez},
booktitle={Electron Devices Meeting (IEDM)},
year={2003}
}

@MISC{burrbreitwisch10,
  author = {G. W. Burr and M. J. Breitwisch and M. Franceschini and D. Garetto and K. Gopalakrishnan and B. Jackson and B. Kurdi and C. Lam and L. A. Lastras and A. Padilla and B. Rajendran and S. Raoux and R. S. Shenoy},
  title = {{Phase Change Memory Technology}},
  note = {http://arxiv.org/abs/1001.1164v1},
  year = {2010}
}

@InProceedings{qureshifranceschini10,
  author = {M. Qureshi and M. Franceschini and L. Lastras},
  title = {{Improving Read Performance of Phase Change Memories via Write Cancellation and Write Pausing}},
  year = {2010},
  booktitle = {Proceedings of HPCA}
}

@inProceedings{cholee09,
  title = {{Flip-N-Write: A Simple Deterministic Technique to Improve PRAM Write Performance, Energy, and Endurance}},
  author = {S. Cho and H. Lee},
  year = {2009},
  booktitle = {Proceedings of MICRO}
}

@inProceedings{ganeshjaleel07,
  title = {{Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads, and Scaling}},
  author = {B. Ganesh and others},
  year = {2007},
  booktitle = {Proceedings of HPCA}
}

@article{zhouzhao09,
  title = {{A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology}},
  author = {P. Zhou and B. Zhao and J. Yang and Y. Zhang},
  year = {2009},
  journal = {ISCA}
}

@inProceedings{zhangli09,
  title = {{Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures}},
  author = {W. Zhang and T. Li},
  year = {2009},
  booktitle = {Proceedings of PACT}
}

@inProceedings{abbotthar94,
  title = {{Durable Memory RS/6000 System Design}},
  author = {M. Abbott and others},
  year = {1994},
  booktitle = {Proceedings of International Symposium on Fault-Tolerant Computing}
}

@inProceedings{dongmuralimanohar09,
  title = {{Leveraging 3D PCRAM Technologies to Reduce Checkpoint Overhead in Future Exascale Systems}},
  author = {X. Dong and N. Muralimanohar and N. Jouppi and R. Kaufmann and Y. Xie},
  year = {2009},
  booktitle = {Proceedings of SC}
}

@inProceedings{leeipek09,
  title = {{Architecting Phase Change Memory as a Scalable DRAM Alternative}},
  author = {B. Lee and E. Ipek and O. Mutlu and D. Burger},
  year = {2009},
  booktitle = {Proceedings of ISCA}
}

@inProceedings{qureshisrinivasan09,
  title = {{Scalable High performance Main Memory System Using Phase-Change Memory Technology}},
  author = {M. Qureshi and V. Srinivasan and J. Rivers},
  year = {2009},
  booktitle = {Proceedings of ISCA}
}

@inProceedings{hwanglee05,
  title = {{20nm-Gate Bulk-FinFET SONOS Flash}},
  author = {J.-R. Hwang and T.-L Lee and H.-C. Ma and  T.-C. Lee and  T.-H. Chung and  B.-C. Perng and  J.-W. Hsu and  M.-Y. Lee and  C.-Y. Ting and  C.-C. Huang and  J.-H. Wang and  J.-H. Shieh and  F.-L. Yang},
  year = {2005},
  booktitle = {Proceedings of IEDM}
}

@Misc{ibmopteronstudy,
  title = {{Performance of the AMD Opteron LS21 for IBM BladeCenter}}, 
  howpublished = "\url{ftp://ftp.software.ibm.com/eserver/benchmarks/wp_ls21_081506.pdf}"}


@Misc{numonyxwp,
  title = {{The basics of phase change memory technology}}, 
  note = {http://www.numonyx.com/Documents/WhitePapers/PCM\_Basics\_WP.pdf}}


@Misc{hpmemorywhitepaper,
  title = {{HP Advanced Memory Protection Technologies - Technology Brief}}, 
  note = {http://www.hp.com}}

@Misc{hpfbdimmbrief,
  title = {{Fully-Buffered DIMM Technology in HP ProLiant Servers - Technology Brief}}, 
  note = {http://www.hp.com}}


@Misc{flashmemsummit,
  author = {F. Tabrizi},
  title = {{Non-volatile STT-RAM: A True Universal Memory}}, 
  note = {{http://www.flashmemorysummit.com/English/Collaterals/Proceedings/2009/20090813\_ThursPlenary\_Tabrizi.pdf}}}
  
@Misc{ovonyxpresent,
  title =  {{Ovonic Unified Memory}}, 
  note = {{{\tt http://ovonyx.com/technology/technology.pdf}}}}


  
%% end pcram-refs

@inProceedings{qureshi09,
  title = {{Adaptive Spill-Receive for Robust High-Performance Caching in CMPs}},
  author = {M. K. Qureshi},
  year = {2009},
  booktitle = {Proceedings of HPCA}
}

@inProceedings{weber00,
  title = {{Enabling reuse via an IP core-centric communications protocol: Open Core Protocol}},
  author = {W. Weber},
  booktitle = {Proceedings of IP 2000 System-on-Chip Conference},
  year = {2000}
}

@Book{barrosoholzle09,
  author = {L. Barroso and U. Holzle},
  title = {{The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines}},
  publisher = {{Morgan \& Claypool}},
  year = {2009}
}

@article{barroso05,
 author = {L. Barroso},
 title = {{The Price of Performance}},
 journal = {Queue},
 volume = {3},
 number = {7},
 year = {2005},
 pages = {48--53},
 publisher = {ACM},
 }

@Misc{hpproliant,
  title = {{HP ProLiant Server Memory}},
  note = {{http://h18000.www1.hp.com/products/servers/technology/memoryprotection.html}}}

@Misc{tidsp,
  title = {{TMS320C621x/C671x DSP Two Level Internal Memory Reference Guide}}, 
  note = {{http://focus.ti.com/docs/apps/catalog/resources/appnoteabstract.jhtml?abstractName=spru609b}}}

@Misc{vsia22,
  title = {{Virtual Component Interface Standard. OCB 2 2.0}}, 
  note = {{http://www.vsi.org/documents/vsiadocuments.htm}}}


@Misc{armcortexa9,
  title = {{The ARM Cortex-A9 Processors}}, 
  note = {{http://www.arm.com/pdfs/ARMCortexA-9Processors.pdf}}}

  
@Misc{flashmemwikipedia,
  title =  {{Flash Memory}}, 
  note = {{{\tt http://en.wikipedia.org/wiki/Flash\_memory}}}}

@Misc{samsungflashssd,
  title =  {{Samsung Flash SSD}}, 
  note = {{http://www.samsung.com/global/business/semiconductor/products/flash/Products\_FlashSSD.html}}}


  
@Misc{amd_pmu,
  author = {{AMD Inc.}},
  title =  {{BIOS and Kernel Developer's Guide for AMD Athlon 64 and AMD Opteron Processors, Retrieved Oct. 2009}}, 
  note = {{http://www.amd.com/us-en/assets/content\_type/white\_papers\_and\_tech\_docs/26094.PDF}}}

@Misc{intel_xeon,
  author = {{INTEL Corporation}},
  title = {{Intel Xeon Processor 5500 Series}},
  note = {{http://www.intel.com/Assets/en\_US/PDF/datasheet/321322.pdf}}}
  
@Misc{intel_pmu,
  author = {{INTEL Corporation}},
  title = {{Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3B: System Programming Guide, Part 2, Retrieved Oct. 2009}},
  note = {{http://www.intel.com/Assets/en\_US/PDF/manual/253669.pdf}}}

@Misc{openmp,
  title = {{The OpenMP API specification for parallel programming}},
  note = {http://openmp.org/wp/}
}

@Misc{myrinet,
  title = {{Myrinet Overview}},
  note = {{http://www.myri.com/myrinet/overview/}}}

@Misc{myrinet_spec,
  author = {VSO},
  title = {{Myrinet-on-VME Protocol Specification Draft Standard}},
  note = {http://www.myri.com/open-specs/myri-vme-d11.pdf}}

@Misc{infiniband,
  title = {{Infiniband Trade Association}},
  note = {http://www.infinibandta.org/index.php}}

@misc{cuda,
  author={{NVIDIA}},	
  title = {{Compute Unified Device Architecture}},
  howpublished = "\url{http://www.nvidia.com/object/cuda_home_new.html}",
  year = {2014},
  note = "[Online; accessed 2017-04-04]",
}

@Misc{upc,
  title = {{Berkeley - Unified Parallel C}},
  note = {http://upc.lbl.gov/}
}

@Misc{stream_benchmark,
  title = {{STREAM - Sustainable Memory Bandwidth in High Performance Computers}},
  note = {http://www.cs.virginia.edu/stream/}
}


@Misc{hpmpi,
  title = {{HP MPI}},
  note = {http://h21007.www2.hp.com/portal/site/dspp/menuitem.863c3e4cbcdc3f3515b49c108973a801/?ciid=a308a8ea6ce02110a8ea6ce02110275d6e10RCRD}
}

@Misc{intelmpi,
  title = {{Intel MPI library 3.2 }},
  note = {http://software.intel.com/en-us/intel-mpi-library/}
}

@Misc{sgimpi,
  title = {{SGI message passing toolkit}},
  note = {http://www.sgi.com/products/software/mpt/}
}
	
@Misc{mpich2,
  title = {{MPICH2}},
    note = {http://www.mcs.anl.gov/research/projects/mpich2/index.php}
}

@inProceedings{burnsdaoud94,
  author       = {G. Burns and R. Daoud and J. Vaigl},
  title        = {{LAM}: {A}n {O}pen {C}luster {E}nvironment for {MPI}},
  booktitle    = {Proceedings of Supercomputing Symposium},
  pages        = {379--386},
  year         = {1994},
  url          = {{\tt http://www.lam-mpi.org/download/files/lam-papers.tar.gz}}
}

@inProceedings{zhoupandey04,
  author       = {P. Burns and others},
  title        = {{Dynamic Tracking of Page Miss Ratio Curve for Memory Management}},
  booktitle    = {Proceedings of ASPLOS},
  year         = {2004},
}

@inProceedings{isenjohn09,
  author       = {C. Isen and L. John},
  title        = {{ESKIMO - Energy Savings Using Semantic Knowledge of Inconsequential Memory Occupancy of DRAM subsystem}},
  booktitle    = {Proceedings of MICRO},
  year         = {2009}
}

@inProceedings{yoonicolescu01,
  author       = {S. Yoo and G. Nicolescu and D. Lyonnard and A. Baghdadi and A. Jerraya},
  title        = {{A generic wrapper architecture for multi-processor SoC cosimulation and design}},
  booktitle    = {Proceedings of International Conference on Hardware Software Codesign},
  year         = {2001}
}

@inProceedings{shaodavis07,
  author       = {J. Shao and B. Davis},
  title        = {{A Burst Scheduling Access Reordering Mechanism}},
  booktitle    = {Proceedings of HPCA},
  year         = {2007}
}


@inProceedings{balajichan08,
  author       = {P. Balaji and A. Chan and W. Gropp and R. Thakur and E. Lusk},
  title        = {{Non-data-communication Overheads in MPI: Analysis on Blue Gene/P}},
  booktitle    = {Proceedings of Euro PVM/MPI},
  year         = {2008}
}

@inProceedings{buzzardjacobson96,
  author       = {G. Buzzard and D. Jacobson and M. Mackey and S. Marovich and J. Wilkes},
  title        = {{An implementation of the Hamlyn sender-managed interface architecture}},
  booktitle    = {Proceedings of OSDI},
  year         = {1996}
}

@inProceedings{delaluzkandemir01,
  author       = {V. Delaluz and others},
  title        = {{DRAM Energy Management Using Software and Hardware Directed Power Mode Control}},
  booktitle    = {Proceedings of HPCA},
  year         = {2001}
}

@inProceedings{delaluzsivasubramaniam02,
  author       = {V. Delaluz and others} ,
  title        = {{Scheduler-based DRAM Energy Management}},
  booktitle    = {Proceedings of DAC},
  year         = {2002}
}


@inProceedings{pandeyjiang06,
  author       = {V. Pandey and W. Jiang and Y. Zhou and R. Bianchini},
  title        = {{DMA-Aware Memory Energy Management}},
  booktitle    = {Proceedings of HPCA},
  year         = {2006}
}

@inproceedings{rogerskrishna09,
 author = {B. Rogers and others},
 title = {{Scaling the Bandwidth Wall: Challenges in and Avenues for CMP Scaling}},
 booktitle = {Proceedings of ISCA},
 year = {2009}
}

@inProceedings{grahamshipman06,
  author = 	 {R. Graham and G.  Shipman and B. Barrett and R. Castain and G. Bosilca and A. Lumsdaine},
  title = 	 {Open {MPI}: A High-Performance, Heterogeneous {MPI}},
  booktitle =    {Proceedings of the Fifth International Workshop on Algorithms, Models and Tools for Parallel Computing on Heterogeneous Networks},
  year = 	 2006,
} 

@inproceedings{liumemik08,
 author = {S. Liu and O. Memik and Y. Zhang and G. Memik},
 title = {{An Approach for Adaptive DRAM Temperature and Power Management}},
 booktitle = {Proceedings of ICS},
 year = {2008}
}

@inproceedings{hukaxiras03,
 author = {Z. Hu and S. Kaxiras and M. Martonosi},
 title = {{Timekeeping Techniques for Predicting and Optimizing Memory Behavior}},
 booktitle = {Proceedings of ISSCC},
 year = {2003}
}

@inproceedings{rafiquelim07,
 author = {N. Rafique and W. Lim and M. Thottethodi},
 title = {{Effective Management of DRAM Bandwidth in Multicore Processors}},
 booktitle = {Proceedings of PACT},
 year = {2007}
}

@Misc{IBM_vm,
  author = {{IBM Corporation}},
  title = {{IBM: z/VM Operating System}},
  note = {http://www.vm.ibm.com/}
}

@Misc{dean09,
  author = {J. Dean},
  title = {{Large-Scale Distributed Systems at Google: Current Systems and Future Directions}},
  howpublished = {{Keynote at Workshop on Large-Scale Distributed Systems and Middleware}}, 
  year = {2009, Retrieved Oct. 2009},
  note = {{\\http://www.cs.cornell.edu/projects/ladis2009/program.htm\#keynote3}}
}

@inproceedings{padalashin07,
 author = {P. Padala and K. G. Shin and X. Zhu and M. Uysal and Z. Wang and S. Singhal and A. Merchant and K. Salem},
 title = {{Adaptive Control of Virtualized Resources in Utility Computing Environments}},
 booktitle = {Proceeding of EuroSys},
 year = {2007}
 }


@inproceedings{srikantaiahkansal08,
    author = {S. Srikantaiah and A. Kansal and F. Zhao},
    booktitle = {Proceedings of HotPower - Workshop on Power Aware Computing and Systems},
    title = {Energy Aware Consolidation for Cloud Computing},
    year = {2008}
}

@MISC{amazon_cloudwatch,
author = {{Amazon Web Services}},
title = {{Amazon CloudWatch, Retrieved Oct. 2009}},
note ={{http://aws.amazon.com/cloudwatch}}
}

@MISC{vmware_vCenter,
author = {{VMware Inc.}},
title = {{VMware vCenter, Retrieved Oct. 2009}},
note ={{http://www.vmware.com/products/vcenter-server}}
}

@MISC{IBM_sys_director,
author = {{IBM Corporation}},
title = {{IBM Systems Director, Retrieved Oct. 2009}},
note ={\\http://publib.boulder.ibm.com/infocenter/director/v6r1x/index.jsp?topic=/vim\_210/fsd0\_vim\_main.html}
}


@inproceedings{khannabeaty06,
    author = {G. Khanna and K. Beaty and G. Kar and A. Kochut},
    title = {{Application Performance Management in Virtualized Server Environments}},
    booktitle = {Proceedings of Network Operations and Management Symposium},
    year = {2006}
}

@inproceedings{hackinghudzia09,
 author = {S. Hacking and B. Hudzia},
 title = {{Improving the Live Migration Process of Large Enterprise Applications}},
 booktitle = {Proceedings of Workshop on Virtualization Technologies in Distributed Computing},
 year = {2009},
 }

@inproceedings{wangmueller08,
 author = {C. Wang and F. Mueller and C. Engelmann and S. L. Scott},
 title = {{Proactive Process-Level Live Migration in HPC Environments}},
 booktitle = {Proceedings of Supercomputing},
 year = {2008}
}

@article{lefurgyrajamani03,
 author = {C. Lefurgy and others},
 title = {{Energy management for commercial servers.}},
 journal = {IEEE Computer},
 volume = {36},
 number = {2},
 year = {2003},
 pages = {39--48}
}


@article{bellgray06,
 author = {G. Bell and J. Gray and A. Szalay},
 title = {{Petascale Computational Systems}},
 journal = {IEEE Computer},
 month = {January},
 year = {2006}
}






@article{smith88,
 author = {J. Smith},
 title = {{A Survey of Process Migration Mechanisms}},
 journal = {SIGOPS Operating Systems Review},
 volume = {22},
 number = {3},
 year = {1988},
 pages = {28--40}
 }

@article{milojicicdouglis00,
 author = {D. Milo\'{\j}i\v{c}i\'{c} and F. Douglis and Y. Paindaveine and R. Wheeler and S. Zhou},
 title = {{Process Migration}},
 journal = {ACM Computing Surveys},
 volume = {32},
 number = {3},
 year = {2000}
 }

@misc{kostylevczubatyj04,
author = {A. Kostylev and W. Czubatyj},
title = {{Method of Eliminating Drift in Phase-Change Memory}},
note ={{United States Patent Application, Number US 2004/0228159 A1 }},
year={2004}
}

@misc{jeongkang08,
author = {C-W. Jeong and D-H kang and H-J Kim and S-P Ko and D-W Lim},
title = {{Multiple Level Cell Phase-Change Memory Devices Having Controlled Resistance Drift Parameter, Memory Systems Employing Such Devices and Methods of Reading Memory Devices}},
note ={{United States Patent Application, Number US 2008/0316804 A1 }},
year={2008}
}

@misc{fanning03,
author = {B. Fanning},
title = {{Method for Dynamically Adjusting a Memory System Paging Policy}},
note ={{United States Patent, Number 6604186-B1}},
year={2003}
}

@misc{la02,
author = {O. La},
title = {{SDRAM having posted CAS function of JEDEC standard}},
note ={{United States Patent, Number 6483769}},
year={2002}
}

@misc{kahnwilcox04,
author = {O. Kahn and J. Wilcox},
title = {{Method for Dynamically Adjusting a Memory Page Closing Policy}},
note ={{United States Patent, Number 6799241-B2}},
year ={2004}
}

@misc{rokicki02,
author = {T. Rokicki},
title = {{Method and Computer System for Speculatively Closing Pages in Memory}},
note ={{United States Patent, Number 6389514-B1}},
year ={2002}
}

@misc{sandermadrid05,
author = {B. Sander and P. Madrid and G. Samus},
title = {{Dynamic Idle Counter Threshold Value for Use in Memory Paging Policy}},
note ={{United States Patent, Number 6976122-B1}},
year = {2005}
}

@MISC{perfmon2,
title = {{Perfmon2 Project Homepage}},
note ={{http://perfmon2.sourceforge.net/}}
}

@MISC{amd_VM_migration,
author = {{AMD Inc.}},
title = {{Live Migration with AMD-V Extended Migration Technology, Retrieved Oct. 2009}},
note ={\\http://developer.amd.com/assets/Live\_Virtual\_ Machine\_Migration\_on\_AMD\_processors.pdf}
}

@inproceedings{clarkfraser05,
 author = {C. Clark and K. Fraser and S. Hand and J. G. Hansen and E. Jul and C. Limpach and I. Pratt and A. Warfield},
 title = {{Live Migration of Virtual Machines}},
 booktitle = {Proceedings of NSDI},
 year = {2005},
 }

@MISC{vmware_vMotion,
author = {{VMware Inc.}},
title = {{VMware VMotion, Retrieved Oct. 2009}},
note ={{http://www.vmware.com/products/vmotion}}
}

@MISC{vmware_hypervisor_performance,
author = {{VMware Inc.}},
title = {{A Performance Comparison of Hypervisors, Retrieved Oct. 2009}},
note ={{http://www.vmware.com/pdf/hypervisor\_performance.pdf}}
}

@inproceedings{barhamdragovic03,
 author = {P. Barham and B. Dragovic and K. Fraser and S. Hand and T. Harris and A. Ho and R. Neugebauer and I. Pratt and A. Warfield},
 title = {{Xen and the Art of Virtualization}},
 booktitle = {Proceedings of SOSP},
 year = {2003},
 }

@InProceedings{lukcohn05,
  author = {C. K. Luk and R. Cohn and R. Muth and H. Patil and A. Klauser and 
G. Lowney and S. Wallace and V. J. Reddi and K. Hazelwood},
  title = {{Pin: Building Customized Program Analysis Tools with Dynamic 
Instrumentation}},
  booktitle = {Proceedings of PLDI},
  year = {2005},
}

@MISC{sparcV9,
  TITLE = {{The SPARC Architecture Manual Version 9}},
  NOTE = {{http://www.sparc.org/standards/SPARCV9.pdf}}
}

@Manual{epadatacenterreport,
   TITLE = {Report To Congress on Server and Data Center Energy Efficiency - Public Law 109-431},
  organization= {{U.S. Environmental Protection Agency - Energy Star Program}},
  YEAR = {2007},
}


@CONFERENCE{huntlarus07,
        AUTHOR={G. Hunt and J. Larus},
        TITLE={{Singularity: rethinking the software stack}},
        BOOKTITLE={Operating Systems Review},
	MONTH={April},
        YEAR={2007}
}


@CONFERENCE{baumannbarham09,
        AUTHOR={A. Baumann and P. Barham and P. Dagand and T. Harris and R. Isaacs and S. Peter and T. Roscoe and A. Schupbach and A. Singhania},
        TITLE={{The Multikernel: A new OS architecture for scalable multicore systems}},
        BOOKTITLE={Proceedings of SOSP},
	MONTH={October},
        YEAR={2009}}


@inproceedings{guptabalter09,
 author = {V. Gupta and M. Harchol-Balter},
 title = {{Self-Adaptive Admission Control Policies For Resource-Sharing Systems}},
 booktitle = {Proceedings of SIGMETRICS},
 year = {2009}
 }

@Misc{iyerillikkal09,
  author = {R. Iyer and R. Illikkal and L. Zhao and and D. Newell and J. Moses},
  title = {{Virtual Platform Architectures: A Framework for Efficient Resource 
Metering in Datacenter Servers}},
  howpublished = {Poster Session at SIGMETRICS},
  year = {2009}
}

@inproceedings{linzheng08,
 author = {J. Lin and H. Zheng and Z. Zhu and E. Gorbatov and H. David and Z.
	 Zhang},
 title = {{Software Thermal Management of DRAM Memory for Multi-core Systems}},
 booktitle = {Proceedings of SIGMETRICS},
 year = {2008}
 }


@inproceedings{natarajanchristenson04,
 author = {C. Natarajan and B. Christenson and F. Briggs},
 title = {{A Study of Performance Impact of Memory Controller Features in
	 Multi-Processor Environment}},
 booktitle = {Proceedings of WMPI},
 year = {2004}
 }


@inproceedings{nesbitlaudon07,
 author = {K. Nesbit and J. Laudon and J. E. Smith},
 title = {{Virtual private caches}},
 booktitle = {Proceedings ISCA},
 year = {2007}
 }

@inproceedings{akessongoossens07,
 author = {B. Akesson and K. Goossens and M. Ringhofer},
 title = {{Predator: A Predictable SDRAM Memory Controller}},
 booktitle = {Proceedings of CODES+ISSS},
 year = {2007}
 }


@inproceedings{nesbitaggarwal06,
 author = {K. J. Nesbit and N. Aggarwal and J. Laudon and J. E. Smith},
 title = {{Fair Queuing Memory Systems}},
 booktitle = {Proceedings of MICRO},
 year = {2006}
 }

@InProceedings{guosolihin07,
  author = {F. Guo and Y. Solihin and L. Zhao and R. Iyer},
  title = {{A Framework for Providing Quality of Service in Chip Multi-Processors}},
  booktitle = {Proceedings of MICRO},
  year = {2007}
}

@Book{knuth97,
  author = 	 {Donald E. Knuth},
  title = 	 {{The Art of Computer Programming: Fundamental Algorithms}},
  publisher = 	 {Addison-Wesley},
  year = 	 {1997},
  volume = 	 {1},
  edition = 	 {Third},
}

@InProceedings{veracazorla06,
  author = 	 {J. Vera and F. J. Cazorla and A. Pajuelo and O. J. Santana 
and E. Fernandez and M. Valero},
  title = 	 {{A Novel Evaluation Methodology to Obtain Fair Measurements 
in Multithreaded Architectures}},
  booktitle = {Workshop on Modeling Benchmarking and Simulation },
  year = 	 {2006},
}

@Misc{intel845datasheet,
  title = {{Intel 845G/845GL/845GV Chipset Datasheet: Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)}},
  organization = {Intel Corporation},
  year = 	 {2002},
  howpublished =  "\url{http://download.intel.com/design/chipsets/datashts/29074602.pdf}"}

@InProceedings{hurlin04,
 author = {I. Hur and C. Lin},
 title = {{Adaptive History-Based Memory Schedulers}},
 booktitle = {Proceedings of MICRO},
 year = {2004},
 }

@InProceedings{hurlin08,
 author = {I. Hur and C. Lin},
 title = {{A Comprehensive Approach to DRAM Power Management}},
 booktitle = {Proceedings of HPCA},
 year = {2008},
 }


@InProceedings{alakarhuniittylahti02,
 author = {J. Alakarhu and J. Niittylahti},
 title = {{A Comparison of Precharge Policies with Modern DRAM Architectures}},
 booktitle = {Proceedings of ICECS},
 year = {2002},
 }

@InProceedings{hardavellasferdman09,
 author = {N. Hardavellas and M. Ferdman and B. Falsafi and A. Ailamaki},
 title = {{Reactive NUCA: Near-Optimal Block Placement And Replication 
In Distributed Caches}},
 booktitle = {Proceedings of ISCA},
 year = {2009},
 }

@InProceedings{chaudhuri09,
  author = {M. Chaudhuri},
  title = {{PageNUCA: Selected Policies For Page-Grain Locality 
Management In Large Shared Chip-Multiprocessor Caches}},
  booktitle = {Proceedings of HPCA},
  year = {2009},
}

@article{fangzhang00,
 author = {Z. Fang and L. Zhang and J. Carter and S. McKee and W. Hsieh},
 title = {{Online Superpage Promotion Revisited (Poster Session)}},
 journal = {SIGMETRICS Perform. Eval. Rev.},
 year = {2000},
 }

@article{navarroiyer02,
 author = {J. Navarro and S. Iyer and P. Druschel and A. Cox},
 title = {{Practical, Transparent Operating System Support For Superpages}},
 journal = {SIGOPS Oper. Syst. Rev.},
 year = {2002},
 }

@InProceedings{wallinzeffer05,
  author = 	 {D. Wallin and H. Zeffer and M. Karlsson and E. Hagersten},
  title = 	 {{VASA: A Simulator Infrastructure with Adjustable Fidelity}},
  booktitle = {Proceedings of IASTED International Conference on Parallel 
and Distributed Computing and Systems},
  year = 	 {2005}
}

@inProceedings{wangganesh05,
author = {D. Wang and others},
  title = 	 {{DRAMsim: A Memory-System Simulator}},
  year = 	 {2005},
  booktitle = {{SIGARCH Computer Architecture News}},
  month = 	 {September}
}

@Misc{micronddr306,
  title = 	 {{Micron DDR3 SDRAM Part MT41J512M4}},
  organization = {{Micron Technology Inc.}},
  year = 	 {2006},
  howpublished = "\url{http://download.micron.com/pdf/datasheets/dram/ddr3/2Gb_DDR3_SDRAM.pdf}"},
}

@Manual{micronddr04,
  title = 	 {{Micron DDR2 SDRAM Part MT47H64M8}},
  organization = {{Micron Technology Inc.}},
  year = 	 {2004},
}

@Manual{microndatasheet07,
title = {{Micron DDR2 SDRAM Part MT47H128M8HQ-25}},
  organization = {{Micron Technology Inc.}},
year = {2007}
}

@Manual{micron2Gb06,
title = {{Micron DDR2 SDRAM Part MT47H256M8}},
  organization = {{Micron Technology Inc.}},
year = {2006}
}


@inproceedings{huangpillai03,
 author = {H. Huang and P. Pillai and K. G. Shin},
 title = {{Design And Implementation Of Power-Aware Virtual Memory}},
 booktitle = {{Proceedings Of The Annual Conference On Usenix Annual Technical Conference}},
 year = {2003},
 }

@Manual{jedec03,
  title = {{JESD79: Double Data Rate (DDR) SDRAM Specification.}},
  author = {JEDEC},
  organization = {JEDEC Solid State Technology Association},
  address = {Virginia, USA},
  year = {2003},
}

@inproceedings{crisp97,
 author = {R. Crisp},
 title = {{Direct Rambus Technology: The New Main Memory Standard}},
 booktitle = {Proceedings of MICRO},
 year = {1997},
 }

@inproceedings{zhuzhang02,
 author = {Z. Zhu and Z. Zhang and X. Zhang},
 title = {{Fine-grain Priority Scheduling on Multi-channel Memory Systems}},
 booktitle = {Proceedings of HPCA},
 year = {2002},
 }


@inproceedings{zhenglin09,
 author = {H. Zheng and J. Lin and Z. Zhang and Z. Zhu},
 title = {{Decoupled DIMM: Building High-Bandwidth Memory System from Low-Speed DRAM Devices}},
 booktitle = {Proceedings of ISCA},
 year = {2009},
 }



@inproceedings{huangshin05,
 author = {H. Huang and K.G. Shin and C. Lefurgy and T. Keller},
 title = {{Improving Energy Efficiency by Making DRAM Less Randomly Accessed}},
 booktitle = {Proceedings of ISLPED},
 year = {2005},
}

@book{jacobng08,
 author = {B. Jacob and S. W. Ng and D. T. Wang},
 title = {{Memory Systems - Cache, DRAM, Disk}},
 year = {2008},
 publisher = {Elsevier},
}

@book{itoh01,
 author = {K. Itoh},
 title = {{VLSI Memory Chip Design}},
 year = {2001},
 publisher = {Springer},
}



@TechReport{asanovic06,
 author = {K. Asanovic and et. al},
 title = {{The Landscape of Parallel Computing Research: A View from 
Berkeley}},
 year = {2006},
 institution = {EECS Department, University of California, Berkeley}
}

@TechReport{beamersun09,
 author = {S. Beamer and others},
 title = {{Re-architecting DRAM with Monolithically Integrated
 Silicon Photonics}},
 year = {2009},
 institution = {EECS Department, UC Berkeley}
}

@CONFERENCE{limchang09,
 AUTHOR={K. Lim and others},
 TITLE={{Disaggregated Memory for Expansion and Sharing in Blade Servers}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2009}
}


@CONFERENCE{warehampel06,
 AUTHOR={F. A. Ware and C. Hampel},
 TITLE={{Improving Power and Data Efficiency with Threaded Memory Modules}},
 BOOKTITLE={Proceedings of ICCD},
 YEAR={2006}
}

@CONFERENCE{conditnightingale09,
 AUTHOR={J. Condit and others},
 TITLE={{Better I/O Through Byte-Addressable, Persistent Memory}},
 BOOKTITLE={Proceedings of SOSP},
 YEAR={2009}
}




@CONFERENCE{matsutanikoibuchi09,
 AUTHOR={H. Matsutani and M. Koibuchi and H. Amano and T. Yoshinaga},
 TITLE={{Prediction Router: Yet Another Low Latency On-Chip Router Architecture}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2009}
}

@CONFERENCE{ahnjouppi09, 
AUTHOR={J. H. Ahn and N. P. Jouppi and C. Kozyrakis and J. Leverich and R. S. Schreiber},
 TITLE={{Future Scaling of Processor-Memory Interfaces}},
 BOOKTITLE={Proceedings of SC},
 YEAR={2009}
}




@CONFERENCE{grothestness09,
 AUTHOR={B. Grot and J. Hestness and S. W. Keckler and O. Mutlu},
 TITLE={{Express Cube Topologies for On-Chip Interconnects}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2009}
}

@CONFERENCE{bourduaszilic07,
 AUTHOR={S. Bourduas and Z. Zilic},
 TITLE={{A Hybrid Ring/Mesh Interconnect for Network-on-Chip Using 
Hierarchical Rings for Global Routing}},
 BOOKTITLE={Proceedings of NOCS},
 YEAR={2007}
}

@CONFERENCE{limranganathan08,
 AUTHOR={K. Lim and others},
 TITLE={{Understanding and Designing New Server Architectures for Emerging 
Warehouse-Computing Environments}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2008}
}

@CONFERENCE{vantreaseschreiber08,
 AUTHOR={D. Vantrease and others},
 TITLE={{Corona: System Implications of Emerging Nanophotonic Technology}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2008}
}

@CONFERENCE{wentzlaffgriffin07,
 AUTHOR={D. Wentzlaff and others},
 TITLE={{On-Chip Interconnection Architecture of the Tile Processor}},
 BOOKTITLE={IEEE Micro},
 VOLUME={22},
 YEAR={2007}
}

@CONFERENCE{suhlee04,
 AUTHOR={T. Suh and H. Lee and D. Blough},
 TITLE={{Integrating cache coherence protocols for heterogeneous multiprocessor systems}},
 BOOKTITLE={IEEE Micro},
 VOLUME={24},
 YEAR={2004}
}

@article{strongmudigonda09,
     author = {R. Strong and J. Mudigonda and J. Mogul 
and N. Binkert and D. Tullsen},
     title = {{Fast Switching of Threads Between Cores}},
     Journal = {{Operating Systems Review}},
     year = {2009},
     month = {April}
}

@ARTICLE{mogulmudigonda08,
     author={J. Mogul and J. Mudigonda and N. Binkert and P. Ranganathan and V. Talwar},
     title={{Using Asymmetric Single-ISA CMPs to Save Energy on Operating Systems}},
     journal={IEEE Micro},
     year={2008},
     month={May-June}
}

@inproceedings{ redstoneeggers00,
     author = {Joshua Redstone and Susan J. Eggers and Henry M. Levy},
     title = {{An Analysis of Operating System Behavior on a Simultaneous Multithreaded Architecture}},
     booktitle = {Proceedings of ASPLOS},
     year = {2000}
}

@inproceedings{chakrabortywells06,
    author = {Koushik Chakraborty and Philip M. Wells and Gurindar S. Sohi},
    title = {{Computation Spreading: Employing Hardware Migration to 
Specialize CMP Cores On-the-Fly}},
    booktitle = {Proceedings of ASPLOS},
    year = {2006}
 }

@article{wuncrowley06,
author = {Benjamin Wun and Patrick Crowley},
title = {{Network I/O Acceleration in Heterogeneous Multicore Processors}},
journal = {14th IEEE Symposium on High-Performance Interconnects (HOTI'06)},
year = {2006},
}

@ARTICLE{grantafsahi06,
    title={{Power-performance Efficiency of Asymmetric Multiprocessors for 
Multi-threaded Scientific Applications}},
    author={R.E. Grant and A. Afsahi},
    journal={{International Parallel and Distributed Processing Symposium 
(IPDPS)}}, 
    year={2006},
}

@CONFERENCE{abtsjerger09,
    AUTHOR = {D. Abts and N.E. Jerger and J. Kim and D. Gibson and M. Lipasti},
    TITLE = {{Achieving Predictable Performance through Better Memory 
Controller in Many-Core CMPs}},
    BOOKTITLE = {Proceedings of ISCA},
    YEAR = {2009},
 }

@CONFERENCE{hoono07,
    AUTHOR = {R. Ho and T. Ono and F. Liu and R. Hopkins and A. Chow and 
J. Schauer and R. Drost},
    TITLE = {{High-speed and low-energy capacitively-driven on-chip wires}},
    BOOKTITLE = {Proceedings of ISSCC},
    YEAR = {2007},
}

@CONFERENCE{nawathehassan07,
    AUTHOR = {U. Nawathe and others},
    TITLE = {{An 8-Core 64-Thread 64b Power-Efficient SPARC SoC}},
    BOOKTITLE = {Proceedings of ISSCC},
    YEAR = {2007},
}


@CONFERENCE{rabenseifnerhager09,
    AUTHOR = {R. Rabenseifner and G. Hager and  G. Jost },
    TITLE = {{Hybrid MPI/OpenMP Parallel Programming on Clusters of 
Multi-core SMP Nodes}},
    BOOKTITLE = {Proceedings of the 17th Euromicro International Conference 
on Parallel, Distributed, Network-Based Processing},
    YEAR = {2009},
 }

@CONFERENCE{chaigao07,
    AUTHOR = {L. Chai and Q. Gao and  D. K. Panda },
    TITLE = {{Understanding the Impact of Multi-Core Architecture in Cluster 
Computing: A Case Study with Intel Dual-Core System}},
    BOOKTITLE = {Proceedings of the 7th IEEE International Symposium on 
Cluster Computing and the Grid},
    YEAR = {2007},
}

@CONFERENCE{chailei08,
    AUTHOR = {L. Chai and P. Lai and H. Jin and D. K. Panda },
    TITLE = {{Designing an Efficient Kernel-Level and User-Level Hybrid 
Approach for MPI Intra-Node Communication on Multi-Core Systems}},
    BOOKTITLE = {Proceedings of the 37th International Conference on 
Parallel Processing},
    YEAR = {2008},
}

@CONFERENCE{chaihartono06,
    AUTHOR = {L. Chai and A. Hartono and D. K. Panda },
    TITLE = {{Designing High Performance and Scalable MPI Intra-node 
Communication Support for Clusters}},
    BOOKTITLE = {Proceedings of the 2006 IEEE International Conference on 
Cluster Computing},
    YEAR = {2006},
}

@CONFERENCE{jinsur07,
    AUTHOR = {H. Jin and S. Sur and L. Chai and D. K. Panda },
    TITLE = {{Lightweight kernel-level primitives for high-performance MPI 
intra-node communication over multi-core systems}},
    BOOKTITLE = {Proceedings of the 2007 IEEE International Conference on 
Cluster Computing},
    YEAR = {2007}
}

@CONFERENCE{jinsur05,
    AUTHOR = {H. Jin and S. Sur and L. Chai and D. K. Panda },
    TITLE = {{LiMIC: support for high-performance MPI intra-node 
communication on Linux cluster}},
    BOOKTITLE = {Proceedings of ICPP},
    YEAR = {2005}
}

@CONFERENCE{buntinusmercier06a,
    AUTHOR = {D. Buntinus and G. Mercier and  W. Gropp },
    TITLE = {{Data Transfers between Processes in an SMP System: 
Performance Study and Application to MPI}},
    BOOKTITLE = {Proceedings of the 2006 International Conference on 
Parallel Processing},
    YEAR = {2006}
}

@CONFERENCE{buntinusmercier06b,
    AUTHOR = {D. Buntinus and G. Mercier and  W. Gropp },
    TITLE = {{Design and Evaluation of Nemesis, a Scalable, Low-Latency, 
Message-Passing Communication Subsystem}},
    BOOKTITLE = {Proceedings of the 6th IEEE International Symposium on 
Cluster Computing and the Grid},
    YEAR = {2006}
}

@CONFERENCE{liuwu,
    AUTHOR = {J. Liu and J. Wu and S. P. Kini and P. Wyckoff and D. K. Panda},
    TITLE = {{High Performance RDMA-Based MPI Implementation over InfiniBand}},
    BOOKTITLE = {Proceedings of ICS},
    YEAR = {2003}
}



@ARTICLE{buntinusmercier07a,
 AUTHOR={D. Buntinus and G. Mercier and  W. Gropp},
 TITLE={{Implementation and Evaluation of Shared-Memory Communication and 
Synchronization Operations in MPICH2 using the Nemesis Communication 
Subsystem}},
 JOURNAL={Parallel Computing},
 YEAR={2007}
}

@MISC{top500,
  TITLE = {{Top 500 Supercomputers}},
  NOTE = {{http://www.top500.org/stats/list/32/procgen}}
}


@MISC{microncalculator,
  TITLE = {{Micron System Power Calculator}},
  NOTE = {{http://www.micron.com/support/part info/powercalc}}
}


@MISC{simics,
  TITLE = {{Virtutech Simics Full System Simulator}},
  NOTE = {{http://www.virtutech.com}}
}

@MISC{lrdimm,
  TITLE = {{Load-Reduced DIMMs}},
  NOTE = {{http://www.micron.com/products/modules/lrdimm/index}}
}


@MISC{mpistd,
  TITLE = {{The Message Passing Interface Standard}},
  NOTE = {{http://www-unix.mcs.anl.gov/mpi/}}
}

@MISC{mpi2,
  TITLE = {{MPI : A Message Passing Interface Standard, Version 2.2 }},
  NOTE = {{http://www.mpi-forum.org/docs/mpi-2.2/mpi22-report.pdf}}
}

@MISC{intelhighk,
  TITLE = {{High-k and Metal Gate Research}},
  NOTE = {{http://www.intel.com/technology/silicon/high-k.htm}}
}

@MISC{cacti,
  TITLE = {{CACTI: An Integrated Cache and Memory Access Time, Cycle 
Time, Area, Leakage, and Dynamic Power Model}},
  NOTE = {{http://www.hpl.hp.com/research/cacti/}}
}

@MISC{isca05panel,
  AUTHOR = {{B. Falsafi (Panel Moderator)}},
  TITLE = {{Chip Multiprocessors are Here, but Where are the Threads?}},
  NOTE = {{Panel at ISCA 2005}}}

@MISC{tilera-tile64,
  AUTHOR = {Tilera},
  TITLE = {{Tilera Tile64 Product Brief}},
  NOTE = {{http://www.tilera.com/pdf/ProductBrief\_Tile64\_Web\_v3.pdf}}}

@MISC{tilera-gx100,
  AUTHOR = {Tilera},
  TITLE = {{Tilera GX-100 Product Brief}},
  NOTE = {{http://tilera.com/pdf/ProductBrief\_TILE-Gx\_v1.pdf}}}

@MISC{nvidia-tesla,
  AUTHOR = {NVIDIA},
  TITLE = {{NVIDIA Tesla S1070 1U Computing System}},
  NOTE = {{http://www.nvidia.com/object/product\_tesla\_s1070\_us.html}}}

@MISC{spectrumnov08,
  AUTHOR = {S. Moore},
  TITLE = {{Multicore is Bad News for Supercomputers}},
  NOTE = {{http://www.spectrum.ieee.org/nov08/6912}}
}

@ARTICLE{murphykogge07,
 AUTHOR={R. Murphy and P. Kogge},
 TITLE={{On the Memory Access Patterns of Supercomputer Applications: 
Benchmark Selection and its Implications}},
 JOURNAL={IEEE Transactions on Computers},
 YEAR={2007}
}

@ARTICLE{seilercarmean08,
 AUTHOR={L. Seiler and D. Carmean and E. Sprangle and T. Forsyth and 
M. Abrash and P. Dubey and S. Junkins and A. Lake and J. Sugerman and 
R. Cavin and R. Espasa and E. Grochowski and T. Juan and P. Hanrahan},
 TITLE={{Larrabee: A Many-Core x86 Architecture for Visual Computing}},
 JOURNAL={ACM Transactions on Graphics},
 VOLUME={27(3)},
 MONTH={August},
 YEAR={2008}
}


@ARTICLE{kumanoyadosaka07,
 AUTHOR={M. Kumanoya and others},
 TITLE={{An Optimized Design for High-Performance Megabit DRAMs}},
 JOURNAL={Electronics and Communications in Japan},
 VOLUME={72(8)},
 YEAR={2007}
}


@CONFERENCE{murphy07,
author = {R. Murphy},
title = {{On the Effects of Memory Latency and Bandwidth on Supercomputer 
Application Performance}},
booktitle = {Proceedings of IISWC},
year = {2007}
}

@CONFERENCE{ravindranchu07,
author = {R. Ravindran and M. Chu and S. Mahlke},
title = {{Compiler-Managed Partitioned Data Caches for Low Power}},
booktitle = {Proceedings of LCTES},
year = {2007}
}

@CONFERENCE{leemutlu08,
author = {C.J. Lee and O. Mutlu and V. Narasiman and Y.N. Patt},
title = {{Prefetch-Aware DRAM Controllers}},
booktitle = {Proceedings of MICRO},
year = {2008}
}

@CONFERENCE{kimbalfour07,
author = {J. Kim and J. Balfour and W. J. Dally},
title = {{Flattened Butterfly Topology for On-Chip Networks}},
booktitle = {Proceedings of MICRO},
year = {2007}
}


@CONFERENCE{schroederpinheiro09,
author = {B. Schroeder and E. Pinheiro and W. Weber},
title = {{DRAM Errors in the Wild: A Large-Scale Field Study}},
booktitle = {Proceedings of SIGMETRICS},
year = {2009}
}


@CONFERENCE{manevichwalter09,
author = {R. Manevich and I. Walter and I. Cidon and A. Kolodny},
title = {{Best of Both Worlds: A Bus-Enhanced NoC (BENoC)}},
booktitle = {Proceedings of NOCS},
year = {2009}
}

@CONFERENCE{gries00,
author = {M. Gries},
title = {{The Impact of Recent DRAM Architectures on Embedded Systems 
Performance}},
booktitle = {Proceedings of Euromicro},
year = {2000}
}

@CONFERENCE{snavelytullsen02,
author={A. Snavely and D. Tullsen and G. Voelker},
title={{Symbiotic Jobscheduling with Priorities for a Simultaneous 
Multithreading Processor}},
booktitle={Proceedings of SIGMETRICS},
year={2002}
} 

@CONFERENCE{powellgomaa04,
author={M. Powell and M. Gomaa and T.N. Vijaykumar},
title={{Heat-and-Run: Leveraging SMT and CMP to Manage Power Density 
Through the Operating System}},
booktitle={Proceedings of ASPLOS},
year={2004}
} 

@CONFERENCE{rixnerdally00a,
author={S. Rixner and W.J. Dally and B. Khailany and P. Mattson and 
U.J. Kapasi and J.D. Owens},
title={{Register Organization for Media Processing}},
booktitle={Proceedings of HPCA},
year={2000}
}


@CONFERENCE{rixnerdally00b,
author={S. Rixner and W. Dally and U. Kapasi and P. Mattson and J. Owens},
title={{Memory Access Scheduling}},
booktitle={Proceedings of ISCA},
year={2000}
} 

@CONFERENCE{salapurablumrich08,
author={V. Salapura and M. Blumrich and A. Gara},
title={{Design and Implementation of the Blue Gene/P Snoop Filter}},
booktitle={Proceedings of HPCA},
year={2008}
} 


@CONFERENCE{zhouxu08,
author={X. Zhou and Y. Xu and Y. Du and Y. Zhang and J. Yang},
title={{Thermal Management for 3D Processor via Task Scheduling}},
booktitle={Proceedings of ICPP},
year={2008}
} 

@CONFERENCE{ipekmutlu08,
author={E. Ipek and O. Mutlu and J.F. Martinez and R. Caruana},
title={{Self Optimizing Memory Controllers: A Reinforcement Learning 
Approach}},
booktitle={Proceedings of ISCA},
year={2008},
}

@CONFERENCE{loh08,
author={G. Loh},
title={{3D-Stacked Memory Architectures for Multi-Core Processors}},
booktitle={Proceedings of ISCA},
year={2008},
}

@CONFERENCE{meisnergold09,
author={D. Meisner and B. Gold and T. Wenisch},
title={{PowerNap: Eliminating Server Idle Power}},
booktitle={Proceedings of ASPLOS},
year={2009},
}


@CONFERENCE{kingupta97,
author={J. Kin and M. Gupta and W. H. Mangione-Smith},
title={{The Filter Cache: An Energy Efficient Memory Structure}},
booktitle={Proceedings of MICRO},
year={1997},
}

@CONFERENCE{chandradevine94,
author = {R. Chandra and S. Devine and B. Verghese and A. Gupta and 
M. Rosenblum},
title = {{Scheduling and Page Migration for Multiprocessor Compute Servers}},
booktitle = {Proceedings of ASPLOS},
year = {1994},
}

@CONFERENCE{larowewilkes91,
author={R.P. LaRowe and J.T. Wilkes and C.S. Ellis},
title={{Exploiting Operating System Support for Dynamic Page Placement on 
a NUMA Shared Memory Multiprocessor}},
booktitle={Proceedings of PPOPP},
year={1991},
}

@CONFERENCE{udipimuralimanohar09,
author={A. Udipi and N. Muralimanohar and R. Balasubramonian},
title={{Non-Uniform Power Access in Large Caches with Low-Swing Wires}},
booktitle={Proceedings of HiPC},
year={2009}
}

@CONFERENCE{udipimuralimanohar10,
author={A. Udipi and N. Muralimanohar and R. Balasubramonian},
title={{Towards Scalable, Energy-Efficient, Bus-Based On-Chip Networks}},
booktitle={Proceedings of HPCA},
year={2010}
}

@CONFERENCE{udipimuralimanohar10b,
author={A. Udipi and others},
title={{Rethinking DRAM Design and Organization for Energy-Constrained Multi-Cores}},
booktitle={Proceedings of ISCA},
year={2010}
}

@CONFERENCE{hadkebenavides08,
author={A. Hadke and others},
title={{OCDIMM: Scaling the DRAM Memory Wall Using WDM based Optical Interconnects}},
booktitle={Proceedings of HOTI},
year={2008}
}


@CONFERENCE{madanzhao09,
author={N. Madan and L. Zhao and N. Muralimanohar and A. Udipi and 
R. Balasubramonian and R. Iyer and S. Makineni and D. Newell},
title={{Optimizing Communication and Capacity in a 3D Stacked Reconfigurable 
Cache Hierarchy}},
booktitle={Proceedings of HPCA},
year={2009},
}

@CONFERENCE{awasthisudan09,
author = {M. Awasthi and K. Sudan and R. Balasubramonian and J. Carter},
title = {{Dynamic Hardware-Assisted Software-Controlled Page Placement to 
Manage Capacity Allocation and Sharing within Large Caches}},
booktitle = {Proceedings of HPCA},
year = {2009},
}

@CONFERENCE{sherwoodcalder99,
author = {T. Sherwood and B. Calder and J. Emer},
title = {{Reducing Cache Misses Using Hardware and Software Page Placement}},
booktitle = {Proceedings of SC},
year = {1999},
}


@CONFERENCE{bershadlee94,
author = {B.N. Bershad and B. Chen and D. Lee and T. Romer},
title = {{Avoiding Conflict Misses Dynamically in Large Direct-Mapped Caches}},
booktitle = {Proceedings of ASPLOS},
year = {1994},
}


@CONFERENCE{lebeckfan00,
author = {A. Lebeck and X. Fan and H. Zeng and C.S. Ellis},
title = {{Power Aware Page Allocation}},
booktitle = {Proceedings of ASPLOS},
year = {2000},
}

@CONFERENCE{fanellis01,
author = {X. Fan and H. Zeng and C.S. Ellis},
title = {{Memory Controller Policies for DRAM Power Management}},
booktitle = {Proceedings of ISLPED},
year = {2001},
}

@CONFERENCE{cuppujacob99,
author = {V. Cuppu and B.L. Jacob and B. Davis and T.N. Mudge},
title = {{A Performance Comparison of Contemporary DRAM Architectures}},
booktitle = {Proceedings of ISCA},
year = {1999},
}

@CONFERENCE{cuppujacob01,
author = {V. Cuppu and B.L. Jacob},
title = {{Concurrency, Latency, or System Overhead: Which Has the Largest 
Impact on Uniprocessor DRAM-System Performance}},
booktitle = {Proceedings of ISCA},
year = {2001},
}

@CONFERENCE{zhuzhang05,
author = {Z. Zhu and Z. Zhang},
title = {{A Performance Comparison of DRAM Memory System Optimizations for SMT
Processors}},
booktitle = {Proceedings of HPCA},
year = {2005},
}

@CONFERENCE{linreinhardt01,
author = {W.F. Lin and S.K. Reinhardt and D. Burger},
title = {{Designing a Modern Memory Hierarchy with Hardware Prefetching}},
booktitle = {Proceedings of IEEE Transactions on Computers},
year = {2001},
}


@CONFERENCE{chinthamaniiyer04,
author = {S. Chinthamani and R. Iyer},
title = {{Design and Evaluation of Snoop Filters for Web Servers}},
booktitle = {Proceedings of SPECTS},
year = {2004},
}


@CONFERENCE{zhangzhu00,
author = {Z. Zhang and Z. Zhu and X. Zhand},
title = {{A Permutation-Based Page Interleaving Scheme to Reduce Row-Buffer
	Conflicts and Exploit Data Locality}},
booktitle = {Proceedings of MICRO},
year = {2000}
}

@CONFERENCE{zhenglin08b,
author = {H. Zheng and J. Lin and Z. Zhang and Z. Zhu},
title = {{Memory Access Scheduling Schemes for Systems with Multi-Core
	Processors}},
booktitle = {Proceedings of ICPP},
year = {2008},
}

@CONFERENCE{mutlumoscibroda07,
author = {O. Mutlu and T. Moscibroda},
title = {{Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors}},
booktitle = {Proceedings of MICRO},
year = {2007},
}

@CONFERENCE{mutlumoscibroda08,
author = {O. Mutlu and T. Moscibroda},
title = {{Parallelism-Aware Batch Scheduling: Enhancing Both Performance and
Fairness of Shared DRAM Systems}},
booktitle = {Proceedings of ISCA},
year = {2008},
}

@CONFERENCE{albayraktaroglujaleel05,
author = {K. Albayraktaroglu and  A. Jaleel and  X. Wu and M. Franklin and 
B. Jacob and C.-W. Tseng and D. Yeung},
title = {{BioBench: A Benchmark Suite of Bioinformatics Applications}},
booktitle = {Proceedings of ISPASS},
year = {2005},
}

@CONFERENCE{henning05,
author = {John L. Henning},
title = {{SPEC CPU2006 Benchmark Descriptions}},
booktitle = {Proceedings of ACM SIGARCH Computer Architecture News},
year = {2005},
}

@MISC{kanter08,
author = {D. Kanter},
title = {{Inside Nehalem: Intel's Future Processor and System}},
note = {{http://www.realworldtech.com/page.cfm?ArticleID=RWT040208182719}}
}

@MISC{romanchenko06,
author = {V. Romanchenko},
title = {{Quad-Core Opteron: Architecture and Roadmaps}},
note = {{\\http://www.digital-daily.com/cpu/quad\_core\_opteron}}}

@MISC{itrs07,
author = {{ITRS}},
title = {{International Technology Roadmap for Semiconductors, 2007 Edition}}
}

@MISC{itrs08,
author = {{ITRS}},
title = {{International Technology Roadmap for Semiconductors, 2008 Update}}
}

@MISC{swinburne08,
author = {Richard Swinburne},
title = {{Intel Core i7 - Nehalem Architecture Dive}},
note = {{http://www.bit-tech.net/hardware/2008/11/03/intel-core-i7-nehalem-architecture-dive/}}
}

@TechReport{braylynch90,
 author = {B. Bray and W. Lynch and M. Flynn},
 title = {{Page Allocation to Reduce Access Time of Physical Caches}},
 year = {1990},
 institution = {Computer Systems Laboratory, Stanford University}
}

@CONFERENCE{lynchbray92,
author={W. Lynch and B. Bray and M. Flynn},
title={{The Effect Of Page Allocation On Caches}},
booktitle={Proceedings of MICRO},
year={1992}
}

@CONFERENCE{romerlee94,
author = {T.H. Romer and D. Lee and B.N. Bershad and J.B. Chen},
title = {{Dynamic Page Mapping Policies for Cache Conflict Resolution on 
Standard Hardware}},
booktitle = {Proceedings of OSDI},
year = {1994}
}

@article{holliday89,
author = {M. A. Holliday},
title = {{Reference History, Page Size, and Migration Daemons in 
Local/Remote Architectures}},
journal = {SIGARCH Comput. Archit. News},
volume = {17},
number = {2},
year = {1989}
}

@ARTICLE{blackgupta89,
author={D. Black and A. Gupta and W.D. Weber},
title={{Competitive Management of Distributed Shared Memory}},
journal={IEEE Computer Society International Conference: Intellectual 
Leverage, Digest of Papers.},
year={1989}
}

@article{scheurichdubois89,
 author = {C. Scheurich and M. Dubois},
 title = {{Dynamic Page Migration in Multiprocessors with Distributed 
Global Memory}},
 journal = {IEEE Trans. Comput.},
 volume = {38},
 number = {8},
 year = {1989}
}

@article{coxfowler89,
 author = {A. Cox and R. Fowler},
 title = {{The Implementation of a Coherent Memory Abstraction on a NUMA 
Multiprocessor: Experiences with Platinum}},
 journal = {SIGOPS Oper. Syst. Rev.},
 volume = {23},
 number = {5},
 year = {1989}
}

@ARTICLE{bisianiravishankar90,
author={R. Bisiani and M. Ravishankar},
title={{PLUS: a Distributed Shared-Memory System}},
journal={Proceedings of ISCA},
year={1990}
}

@article{bugnionanderson96,
 author = {E. Bugnion and J.M. Anderson and T.C. Mowry and M. Rosenblum 
and M.S. Lam},
 title = {{Compiler-Directed Page Coloring for Multiprocessors}},
 journal = {SIGPLAN Not.},
 volume = {31},
 number = {9},
 year = {1996}
}

@CONFERENCE{wangmckinley02,
 author = {Z. Wang and K.S. McKinley and A.L. Rosenberg and C.C. Weems},
 title = {{Using the Compiler to Improve Cache Replacement Decisions}},
 booktitle = {Proceedings of PACT},
 year = {2002}
}

@CONFERENCE{sartorvenkiteswaran05,
 author = {J.B. Sartor and S. Venkiteswaran and K.S. McKinley and Z. Wang},
 title = {{Cooperative Caching with Keep-Me and Evict-Me}},
 booktitle = {Proceedings of INTERACT},
 year = {2005}
}

@article{pandadutt97,
 author = {P.R. Panda and N.D. Dutt and A. Nicolau},
 title = {{Memory Data Organization for Improved Cache Performance in 
Embedded Processor Applications}},
 journal = {ACM Trans. Des. Autom. Electron. Syst.},
 volume = {2},
 number = {4},
 year = {1997}
}

@CONFERENCE{gornishgranston90,
 author = {E.H. Gornish and E.D. Granston and A.V. Veidenbaum},
 title = {{Compiler-Directed Data Prefetching in Multiprocessors with 
Memory Hierarchies}},
 booktitle = {Proceedings of ICS},
 year = {1990}
}

@article{mowrygupta91,
 author = {T. Mowry and A. Gupta},
 title = {{Tolerating Latency through Software-Controlled Prefetching in 
Shared-Memory Multiprocessors}},
 journal = {J. Parallel Distrib. Comput.},
 volume = {12},
 number = {2},
 year = {1991}
}

@CONFERENCE{mowrylam92,
 author = {T.C. Mowry and M.S. Lam and A. Gupta},
 title = {{Design and Evaluation of a Compiler Algorithm for Prefetching}},
 booktitle = {Proceedings of ASPLOS},
 year = {1992}
}


@article{carrmckinley94,
 author = {S. Carr and K.S. McKinley and C.-W. Tseng},
 title = {{Compiler Optimizations for Improving Data Locality}},
 journal = {SIGPLAN Not.},
 volume = {29},
 number = {11},
 year = {1994}
}

@techreport{riveratseng97,
 author = {G. Rivera and C.-W. Tseng},
 title = {{Compiler Optimizations for Eliminating Cache Conflict Misses}},
 year = {1997},
 institution = {University of Maryland at College Park}
 }

@CONFERENCE{hanrivera00,
 author = {H. Han and G. Rivera and C.-W Tseng},
 title = {{Software Support for Improving Locality in Scientific Codes}},
 booktitle = {Proceedings of CPC},
 year = {2000}
}

@inproceedings{kumartullsen02,
 author = {R. Kumar and D.M. Tullsen},
 title = {{Compiling for Instruction Cache Performance on a Multithreaded 
Architecture}},
 booktitle = {Proceedings of MICRO},
 year = {2002}
}

@ARTICLE{badawyaggarwal04,
 AUTHOR={A.-H. Badawy and A. Aggarwal and D. Yeung and C.-W Tseng},
 TITLE={{The Efficacy of Software Prefetching and Locality Optimizations 
on Future Memory Systems}},
 JOURNAL={The Journal of Instruction-Level Parallelism},
 VOLUME={6},
 MONTH={June},
 YEAR={2004}
}

@CONFERENCE{calhounchandrakasan05,
 AUTHOR={B. Calhoun and A. Chandrakasan},
 TITLE={{Ultra-Dynamic Voltage Scaling Using Sub-threshold Operation and 
Local Voltage Dithering in 90nm CMOS}},
 BOOKTITLE={Proceedings of ISSCC},
 YEAR={2005}
}

@article{verghesedevine96,
 author = {B. Verghese and S. Devine and A. Gupta and M. Rosenblum},
 title = {{Operating System Support for Improving Data Locality on 
CC-NUMA Compute Servers}},
 journal = {SIGPLAN Not.},
 volume = {31},
 number = {9},
 year = {1996},
}


@article{corbalanmartorell04,
 author = {J. Corbalan and X. Martorell  and J. Labarta},
 title = {{Page Migration with Dynamic Space-Sharing Scheduling 
Policies: The case of SGI 02000}},
 journal = {International Journal of Parallel Programming},
 volume = {32},
 number = {4},
 year = {2004},
 }

@techreport{laroweellis90,
 author = {R.P. LaRowe and C.S. Ellis},
 title = {{Experimental Comparison of Memory Management Policies for 
NUMA Multiprocessors}},
 year = {1990},
 publisher = {Duke University},
}

@article{laroweellis91,
 author = {R.P. LaRowe and C.S. Ellis},
 title = {{Page Placement policies for NUMA multiprocessors}},
 journal = {J. Parallel Distrib. Comput.},
 volume = {11},
 number = {2},
 year = {1991},
 }

@article{zhangparker06,
 author = {L. Zhang and M. Parker and J. Carter},
 title = {{Efficient Address Remapping in Distributed Shared-Memory Systems}},
 journal = {ACM Trans. Archit. Code Optim.},
 volume = {3},
 number = {2},
 year = {2006},
 }

@article{minhu01,
 author = {R. Min and Y. Hu},
 title = {{Improving Performance of Large Physically Indexed Caches by Decoupling Memory Addresses from Cache Addresses}},
 journal = {IEEE Trans. Comput.},
 volume = {50},
 number = {11},
 year = {2001},
}

@article{kesslerhill92,
 author = {R. E. Kessler and Mark D. Hill},
 title = {{Page Placement Algorithms for Large Real-Indexed Caches}},
 journal = {ACM Trans. Comput. Syst.},
 volume = {10},
 number = {4},
 year = {1992},
}

@article{suhrudolph04,
 author = {G.E. Suh and L. Rudolph and S. Devadas},
 title = {{Dynamic Partitioning of Shared Cache Memory}},
 journal = {J. Supercomput.},
 volume = {28},
 number = {1},
 year = {2004},
}


@CONFERENCE{akiokali07,
   AUTHOR={S. Akioka and F. Li and M. Kandemir and M. J. Irwin},
   TITLE={{Ring Prediction for Non-Uniform Cache Architectures }},
   BOOKTITLE={Proceedings of PACT},
   YEAR={2007}
}

@CONFERENCE{zhangbhattacharya04,
   AUTHOR={K. Zhang and U. Bhattacharya and Z. Chen and D. Murray and N. Vallepalli and Y. Wang and B. Zheng and M. Bohr},
   TITLE={{A SRAM Design on 65nm CMOS Technology with Integrated Leakage Reduction Scheme}},
   BOOKTITLE={Proceedings of VLSI},
   YEAR={2004}
}



@CONFERENCE{vangalhoward07,
 AUTHOR={S. Vangal and J. Howard and G. Ruhl and S. Dighe and H. Wilson and J. Tschanz and D. Finan and P. Iyer and A. Singh and T. Jacob and S. Jain and S. Venkataraman and Y. Hoskote and N. Borkar},
 TITLE={{An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS}},
 BOOKTITLE={Proceedings of ISSCC},
 YEAR={2007}
}

@CONFERENCE{petoumenoskeramidas06,         
author = {P. Petoumenos and G. Keramidas and H. Zeffer and S. Kaxiras and E. Hagersten}, 
title = {{Modeling Cache Sharing on Chip Multiprocessor Architectures}},
booktitle = {Proceedings of IISWC},
year = {2006},                                                                                                                       
}



@inproceedings{Basu2013,
  author    = {Basu, Arkaprava and Gandhi, Jayneel and Chang, Jichuan and Hill,
	  Mark D. and Swift, Michael M.},
  title     = {{Efficient Virtual Memory for Big Memory Servers}},
  booktitle = ISCA,
  year      = {2013},
  pages = {237--248},
  month = {June},
}

@inproceedings{Pham2014,
  author    = {Pham, B. and Bhattacharjee, A. and Eckert, Y. and Loh, G.H.},
  title     = {{Increasing TLB Reach by Exploiting Clustering in Page
	  Translations}},
  booktitle = HPCA,
  month = {February},
  year      = {2014},
  pages={558-567}, 
}

@inproceedings{swansonstoller98,
	 author = {Swanson, Mark and Stoller, Leigh and Carter, John},
	 title = {{Increasing TLB Reach using Superpages Backed by Shadow Memory}},
	   booktitle = ISCA,
	 year = {1998},
	 pages = {204--213},
	 month = {June},
}

@CONFERENCE{carterhsieh99,
 AUTHOR={J. Carter and W. Hsieh and L. Stroller and M. Swanson and L. Zhang and E.L. Brunvand and A. Davis and C.-C. Kuo and R. Kuramkote and M.A. Parker and L. Schaelicke and T. Tateyama},
 TITLE={{Impulse: Building a Smarter Memory Controller}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={1999}
}

@CONFERENCE{dingnikopoulosi06,
 AUTHOR={X. Ding and D. S. Nikopoulosi and S. Jiang and X. Zhang},
 TITLE={{MESA: Reducing Cache Conflicts by Integrating Static and Run-Time Methods}},
 BOOKTITLE={Proceedings of ISPASS},
 YEAR={2006}
}

@CONFERENCE{linlu08,
 AUTHOR={J. Lin and Q. Lu and X. Ding and Z. Zhang and X. Zhang and P. Sadayappan},
 TITLE={{Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2008}
}


@CONFERENCE{tamazimi07,
 AUTHOR={D. Tam and R. Azimi and L. Soares and M. Stumm},
 TITLE={{Managing L2 Caches in Multicore Systems}},
 BOOKTITLE={Proceedings of CMPMSI},
 YEAR={2007}
}

@CONFERENCE{chenagarwal09,
 AUTHOR={C. O. Chen and N. Agarwal and T. Krishna and K. Koo and L. Peh and K. C. Saraswat},
 TITLE={{Comparison of Physical Express Topologies and Virtual Express Topologies for Future Many-core On-Chip Networks}},
 BOOKTITLE={Proceedings of CMP-MSI Workshop},
 YEAR={2009}
}


@CONFERENCE{chojin06,
 AUTHOR={S. Cho and L. Jin},
 TITLE={{Managing Distributed, Shared L2 Caches through OS-Level Page Allocation}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}

@CONFERENCE{floresacacio07,
 AUTHOR={A. Flores and M. Acacio and J. Aragon},
 TITLE={{Efficient Message Management in Tiled CMP Architectures using a Heterogeneous Interconnection Network}},
 BOOKTITLE={Proceedings of HiPC},
 YEAR={2007}
}

@CONFERENCE{cantinlipasti01,
 AUTHOR={J. Cantin and M. Lipasti and J. Smith},
 TITLE={{Dynamic Verification of Cache Coherence Protocols}},
 BOOKTITLE={Proceedings of WMPI},
 YEAR={2001}
}

@CONFERENCE{parknicopoulos06,
 AUTHOR={D. Park and C. Nicopoulos and J. Kim and N. Vijaykrishnan and C. Das},
 TITLE={{Exploring Fault-Tolerant Network-on-Chip Architectures}},
 BOOKTITLE={Proceedings of DSN},
 YEAR={2006}
}

@CONFERENCE{kimpark05,
 AUTHOR={J. Kim and D. Park and C. Nicopoulos and N. Vijaykrishnan and C. Das},
 TITLE={{Design and Analysis of an NoC Architecture from Performance, Reliability, and Energy Perspective}},
 BOOKTITLE={Proceedings of ANCS},
 YEAR={2005}
}

@CONFERENCE{shangpeh03,
 AUTHOR={L. Shang and L. Peh and N. Jha},
 TITLE={{Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2003}
}

@CONFERENCE{herbertmarculescu07,
 AUTHOR={S. Herbert and D. Marculescu},
 TITLE={{Analysis of Dynamic Voltage/Frequency Scaling in Chip Multiprocessors}},
 BOOKTITLE={Proceedings of ISLPED},
 YEAR={2007}
}

@CONFERENCE{dumitraskerner03,
 AUTHOR={T. Dumitras and S. Kerner and R. Marculescu},
 TITLE={{Towards On-Chip Fault-Tolerant Communication}},
 BOOKTITLE={Proceedings of ASP-DAC},
 YEAR={2003}
}

@CONFERENCE{steffancolohan00,
 AUTHOR={J. Steffan and C. Colohan and A. Zhai and T. Mowry},
 TITLE={{A Scalable Approach to Thread-Level Speculation}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2000}
}

@CONFERENCE{landinhagersten91,
 AUTHOR={A. Landin and E. Hagersten and S. Haridi},
 TITLE={{Race-Free Interconnection Networks and Multiprocessor Consistency}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={1991}
}

@CONFERENCE{bilirdickson99,
 AUTHOR={E. Bilir and R. Dickson and Y. Hu and M. Plakal and D. Sorin and M. Hill and D. Wood},
 TITLE={{Multicast Snooping: A New Coherence Method Using a Multicast Address Network}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={1999}
}

@CONFERENCE{straussshen06,
 AUTHOR={K. Strauss and X. Shen and J. Torrellas},
 TITLE={{Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2006}
}

@ARTICLE{torrellas09,
 AUTHOR={J. Torrellas},
 TITLE={{Architectures for Extreme-Scale Computing}},
 JOURNAL={IEEE Computer},
 MONTH={November},
 YEAR={2009}
}

@CONFERENCE{straussshen07,
 AUTHOR={K. Strauss and X. Shen and J. Torrellas},
 TITLE={{UncoRq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2007}
}

@CONFERENCE{renaustrauss05,
 AUTHOR={J. Renau and K. Strauss and L. Ceze and W. Liu and S. Sarangi and J. Tuck and J. Torrellas},
 TITLE={{Thread-Level Speculation on a CMP Can Be Energy Efficient}},
 BOOKTITLE={Proceedings of ICS},
 YEAR={2005}
}

@CONFERENCE{prvulovicgarzaran01,
 AUTHOR={M. Prvulovic and M. Garzaran and L. Rauchwerger and J. Torrellas},
 TITLE={{Removing Architectural Bottlenecks to the Scalability of Speculative Parallelization}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2001}
}

@CONFERENCE{cintramartinez00,
 AUTHOR={M. Cintra and J. Martinez and J. Torrellas},
 TITLE={{Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2000}
}

@CONFERENCE{gratzsankaralingam07,
 AUTHOR={P. Gratz and K. Sankaralingam and H. Hanson and P. Shivakumar and R. McDonald and S. Keckler and D. Burger},
 TITLE={{Implementation and Evaluation of a Dynamically Routed Processor Operand Network}},
 BOOKTITLE={Proceedings of NOCS},
 YEAR={2007}
}

@CONFERENCE{bolotinguz07,
 AUTHOR={E. Bolotin and Z. Guz and I. Cidon and R. Ginosar and A. Kolodny},
 TITLE={{The Power of Priority: NoC based Distributed Cache Coherency}},
 BOOKTITLE={Proceedings of NOCS},
 YEAR={2007}
}

@CONFERENCE{nicopoulospark06,
 AUTHOR={C. Nicopoulos and D. Park and J. Kim and V. Narayanan and M. Yousif and C. Das},
 TITLE={{ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}

@CONFERENCE{kimnicopoulos06,
 AUTHOR={J. Kim and C. Nicopoulos and D. Park and V. Narayanan and M. Yousif and C. Das},
 TITLE={{A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2006}
}

@CONFERENCE{cezetuck06,
 AUTHOR={L. Ceze and J. Tuck and C. Cascaval and J. Torrellas},
 TITLE={{Bulk Disambiguation of Speculative Threads in Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2006}
}

@CONFERENCE{cezetuck07,
 AUTHOR={L. Ceze and J. Tuck and P. Montesinos and J. Torrellas},
 TITLE={{BulkSC: Bulk Enforcement of Sequential Consistency}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2007}
}

@ARTICLE{kungrobinson81,
 AUTHOR={H. Kung and J. Robinson},
 TITLE={{On Optimistic Methods for Concurrency Control}},
 JOURNAL={ACM Transactions on Database Systems},
 VOLUME={6(2)},
 MONTH={June},
 YEAR={1981}
}

@ARTICLE{marculescuogras09,
 AUTHOR={R. Marculescu and U. Ogras and L. Peh and N. Jerger and Y. Hoskote},
 TITLE={{Outstanding Research Problems in NoC Design: System, Microarchitecture and Circuit Perspectives}},
 JOURNAL={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
 VOLUME={28(1)},
 MONTH={January},
 YEAR={2009}
}


@ARTICLE{lamport78,
 AUTHOR={L. Lamport},
 TITLE={{Time, Clocks, and the Ordering of Events in a Distributed System}},
 JOURNAL={Communications of the ACM},
 VOLUME={21},
 YEAR={1978}
}

@ARTICLE{agarwalsylvester06,
 AUTHOR={K. Agarwal and D. Sylvester and D. Blaauw},
 TITLE={{Modeling and Analysis of Crosstalk Noise in Coupled RLC Interconnects}},
 JOURNAL={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
 VOLUME={25(5)},
 MONTH={May},
 YEAR={2006}
}

@book{ismailfriedman01,
 author = {Y. Ismail and E. Friedman},
 title = {{On-Chip Inductance in High Speed Integrated Circuits}},
 year = {2001},
 publisher = {Kluwer Publishers},
}

@CONFERENCE{deutsch97,
 AUTHOR={A. Deutsch},
 TITLE={{The Importance of Inductance and Inductive Coupling for On-chip Wiring}},
 BOOKTITLE={Proceedings of IEEE Topical Meeting on Electrical Performance of Electronic Packaging},
 YEAR={1997}
}

@CONFERENCE{vrudhulablaauw02,
 AUTHOR={S. Vrudhula and D. Blaauw and S. Sirichotiyakul},
 TITLE={{Estimation of the Likelihood of Capacitive Coupling Noise}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={2002}
}

@CONFERENCE{cuestarobles07,
 AUTHOR={B. Cuesta and A. Robles and J. Duato},
 TITLE={{An Effective Starvation Avoidance Mechanism to Enhance the Token Coherence Protocol}},
 BOOKTITLE={Proceedings of PDP},
 YEAR={2007}
}

@CONFERENCE{brownkumar07,
 AUTHOR={J. Brown and R. Kumar and D. Tullsen},
 TITLE={{Proximity-Aware Directory-based Coherence for Multi-core Processor Architectures}},
 BOOKTITLE={Proceedings of SPAA},
 YEAR={2007}
}

@CONFERENCE{martyhill06,
 AUTHOR={M. Marty and M. Hill},
 TITLE={{Coherence Ordering for Ring-based Chip Multiprocessors}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}

@CONFERENCE{burckhardtalur05,
 AUTHOR={S. Burckhardt and R. Alur and M. Martin},
 TITLE={{Verifying Safety of a Token Coherence Implementation by Parametric Compositional Refinement}},
 BOOKTITLE={Proceedings of VMCAI},
 YEAR={2005}
}

@CONFERENCE{martybingham05,
 AUTHOR={M. Marty and J. Bingham and M. Hill and A. Hu and M. Martin and D. Wood},
 TITLE={{Improving Multiple-CMP Systems Using Token Coherence}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2005}
}

@CONFERENCE{borkar06,
 AUTHOR={S. Borkar},
 TITLE={{Networks for Multi-Core Chips -- A Controversial View}},
 BOOKTITLE={Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN)},
 YEAR={2006}
}


@MISC{borkar07,
 AUTHOR={S. Borkar},
 TITLE={{Networks for Multi-Core Chips -- A Contrarian View, ISLPED Keynote, 2007}},
 NOTE = {{www.islped.org/X2007/BorkarISLPED07.pdf}}
}


@CONFERENCE{kundu06,
 AUTHOR={P. Kundu},
 TITLE={{On-Die Interconnects for Next Generation CMPs}},
 BOOKTITLE={Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN)},
 YEAR={2006}
}

@CONFERENCE{iyerzhao07,
 AUTHOR={R. Iyer and L. Zhao and F. Guo and R. Illikkal and D. Newell and Y. Solihin and L. Hsu and S. Reinhardt},
 TITLE={{QoS Policies and Architecture for Cache/Memory in CMP Platforms}},
 BOOKTITLE={Proceedings of SIGMETRICS},
 YEAR={2007}
}

@CONFERENCE{younkim07,
 AUTHOR={S. Youn and H. Kim and J. Kim},
 TITLE={{A Reusability-Aware Cache Memory Sharing Technique for High Performance CMPs with Private L2 Caches}},
 BOOKTITLE={Proceedings of CMP-MSI Workshop},
 YEAR={2007}
}

@CONFERENCE{jincho07,
 AUTHOR={L. Jin and S. Cho},
 TITLE={{Better than the Two: Exceeding Private and Shared Caches via Two-Dimensional Page Coloring}},
 BOOKTITLE={Proceedings of CMP-MSI Workshop},
 YEAR={2007}
}

@CONFERENCE{acostacazorla07,
 AUTHOR={C. Acosta and F. Cazorla and A. Ramirez and M. Valero},
 TITLE={{Core to Memory Interconnection Implications for Forthcoming On-Chip Multiprocessors}},
 BOOKTITLE={Proceedings of CMP-MSI Workshop},
 YEAR={2007}
}

@CONFERENCE{zhaoiyer07a,
 AUTHOR={L. Zhao and R. Iyer and S. Makineni and J. Moses and R. Illikkal and D. Newell},
 TITLE={{Constraint-aware Large-Scale CMP Cache Design}},
 BOOKTITLE={Proceedings of HiPC},
 YEAR={2007}
}


@CONFERENCE{zhaoiyer07b,
 AUTHOR={L. Zhao and R. Iyer and S. Makineni and J. Moses and R. Illikkal and D. Newell},
 TITLE={{Performance, Area and Bandwidth Implications on Large-Scale CMP Cache Design}},
 BOOKTITLE={Proceedings of CMP-MSI Workshop},
 YEAR={2007}
}

@inproceedings{zhaoiyer07c,
author = {Li Zhao and Ravi Iyer and Ramesh Illikkal and Jaideep Moses and Srihari Makineni and Don Newell},
title = {{CacheScouts: Fine-Grain Monitoring of Shared Caches in CMP Platforms}},
booktitle ={Proceedings of PACT},
year = {2007}
}

@CONFERENCE{kirmankirman06,
 AUTHOR={N. Kirman and others},
 TITLE={{Leveraging Optical Technology in Future Bus-Based Chip Multiprocessors}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}


@CONFERENCE{cianchettikerekes09,
 AUTHOR={M. J. Cianchetti and J. C. Kerekes and D. H. Albonesi},
 TITLE={{Phastlane: A Rapid Transit Optical Routing Network}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2009}
}

@CONFERENCE{kirmanmartinez10,
 AUTHOR={N. Kirman and J. F. Martinez},
 TITLE={{An Efficient All-Optical On-Chip Interconnect Based on Oblivious Routing}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2010}
}

@CONFERENCE{yoonerez10,
 AUTHOR={D. Yoon and M. Erez},
 TITLE={{Virtualized and Flexible ECC for Main Memory}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2010}
}

@CONFERENCE{xuegarg10,
 AUTHOR={J. Xue and others},
 TITLE={{An Intra-Chip Free-Space Optical Interconnect}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2010}
}

@CONFERENCE{kokamccracken10,
 AUTHOR={P. Koka and M. McCracken and H. Schwetman and X. Zheng and R. Ho and A. Krishnamoorthy},
 TITLE={{Silicon-Photonic Network Architectures for Scalable, Power-Efficient Multi-Chip Systems}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2010}
}

@CONFERENCE{pankim10,
 AUTHOR={Y. Pan and J. Kim and G. Memik},
 TITLE={{FlexiShare: Energy-Efficient Nanophotonic Crossbar Architecture through Channel Sharing}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2010}
}



@CONFERENCE{hsuiyer05,
 AUTHOR={L. Hsu and R. Iyer and S. Makineni and S. Reinhardt and D. Newell},
 TITLE={{Exploring the Cache Design Space for Large Scale CMPs}},
 BOOKTITLE={Proceedings of dasCMP},
 YEAR={2005}
}

@CONFERENCE{jinkim07,
 AUTHOR={Y. Jin and E. J. Kim and K. H. Yum},
 TITLE={{A Domain-Specific On-Chip Network Design for Large Scale Cache Systems}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2007}
}

@CONFERENCE{seifertslankard06,
 AUTHOR={N. Seifert and P. Slankard and M. Kirsch and B. Narasimham and V. Zia and C. Brookreson and A. Vo and S. Mitra and J. Maiz},
 TITLE={{Radiation Induced Soft Error Rates of Advanced CMOS Bulk Devices}},
 BOOKTITLE={Proceedings of IEEE International Reliability Physics Symposium},
 YEAR={2006}
}

@CONFERENCE{srinivasanbrooks02,
 AUTHOR={V. Srinivasan and D. Brooks and M. Gschwind and P. Bose and V. Zyuban and P. Strenski and P. Emma},
 TITLE={{Optimizing Pipelines for Power and Performance}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2002}
}

@ARTICLE{awasthivenkatesan07,
 AUTHOR={M. Awasthi and V. Venkatesan and R. Balasubramonian},
 TITLE={{Understanding the Impact of 3D Stacked Layouts on ILP}},
 JOURNAL={The Journal of Instruction-Level Parallelism},
 VOLUME={9},
 YEAR={2007}
}

@ARTICLE{madanbalasubramonian07a,
 AUTHOR={N. Madan and R. Balasubramonian},
 TITLE={{Power Efficient Approaches to Redundant Multithreading}},
 JOURNAL={IEEE Transactions on Parallel and Distributed Systems (Special issue on CMP architectures)},
 VOLUME={Vol.18, No.8},
 MONTH={August},
 YEAR={2007}
}


@CONFERENCE{madanbalasubramonian07b,
 AUTHOR={N. Madan and R. Balasubramonian},
 TITLE={{Leveraging 3D Technology for Improved Reliability}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2007}
}

@CONFERENCE{muralimanoharbalasubramonian07a,
 AUTHOR={N. Muralimanohar and R. Balasubramonian},
 TITLE={{Interconnect Design Considerations for Large NUCA Caches}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2007}
}

@CONFERENCE{muralimanoharbalasubramonian07b,
 AUTHOR={N. Muralimanohar and R. Balasubramonian and N. Jouppi},
 TITLE={{Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2007}
}


@CONFERENCE{chungchafi06,
 AUTHOR={J. Chung and H. Chafi and A. McDonald and C. Minh and B. Carlstrom and C. Kozyrakis and K. Olukotun},
 TITLE={{The Common Case Transactional Behavior of Multithreaded Programs}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2006}
}

@CONFERENCE{chaficasper07,
 AUTHOR={H. Chafi and J. Casper and B. Carlstrom and A. McDonald and C. Minh and W. Baek and C. Kozyrakis and K. Olukotun},
 TITLE={{A Scalable Non-Blocking Approach to Transactional Memory}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2007}
}

@CONFERENCE{sorinhill03,
 AUTHOR={D. Sorin and M. Hill and D. Wood},
 TITLE={{Dynamic Verification of End-to-End Multiprocessor Invariants}},
 BOOKTITLE={Proceedings of DSN},
 YEAR={2003}
}


@CONFERENCE{meixnersorin07,
 AUTHOR={A. Meixner and D. Sorin},
 TITLE={{Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2007}
}



@CONFERENCE{fernandezgarcia07,
 AUTHOR={R. Fernandez-Pascual and J. Garcia and M. Acacio and J. Duato},
 TITLE ={{A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2007}
}
        
@CONFERENCE{zhangasanovic05,
 AUTHOR={M. Zhang and K. Asanovic},
 TITLE={{Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2005}
}

        
@CONFERENCE{wongliu86,
 AUTHOR={D.F. Wong and C.L. Liu},
 TITLE={{A New Algorithm for Floorplan Design}},
 BOOKTITLE={Proceedings of the 23rd ACM/IEEE conference on Design automation},
 YEAR={1986}
}

@CONFERENCE{mullinswest04,
 AUTHOR={R. Mullins and A. West and S. Moore},
 TITLE={{Low-Latency Virtual-Channel Routers for On-Chip Networks}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2004}
}
        

@CONFERENCE{speightshafi05,
 AUTHOR={E. Speight and H. Shafi and L. Zhang and R. Rajamony},
 TITLE={{Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2005}
}

@CONFERENCE{dybdahlstenstrom07,
 AUTHOR={H. Dybdahl and P. Stenstrom},
 TITLE={{An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2007}
}

@CONFERENCE{varadarajannandy06,
 AUTHOR={K. Varadarajan and S. Nandy and V. Sharda and A. Bharadwaj and R. Iyer and S. Makineni and D. Newell},
 TITLE={{Molecular Caches: A Caching Structure for Dynamic Creation of Application-Specific Heterogeneous Cache Regions}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}

@CONFERENCE{qureshipatt06,
 AUTHOR={M. Qureshi and Y. Patt},
 TITLE={{Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}

@inproceedings{qureshijaleel07,
 author = {Moinuddin K. Qureshi and Aamer Jaleel and Yale N. Patt and Simon C. Steely and Joel Emer},
 title = {{Adaptive Insertion Policies for High Performance Caching}},
 booktitle = {ISCA '07: Proceedings of the 34th annual international symposium on Computer architecture},
 year = {2007},
 publisher = {ACM}
}


@CONFERENCE{beckmannmarty06,
 AUTHOR={B. Beckmann and M. Marty and D. Wood},
 TITLE={{ASR: Adaptive Selective Replication for CMP Caches}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}

@CONFERENCE{changsohi06,
 AUTHOR={J. Chang and G. Sohi},
 TITLE={{Co-Operative Caching for Chip Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2006}
}

@CONFERENCE{liushayesteh05,
 AUTHOR={Y. Liu and A. Shayesteh and G. Memik and G. Reinman},
 TITLE={{Tornado Warning: The Perils of Selective Replay in Multithreaded Processors}},
 BOOKTITLE={Proceedings of ICS},
 YEAR={2005}
}

@CONFERENCE{pollack99,
 AUTHOR={F. Pollack},
 TITLE={{New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies}},
 BOOKTITLE={Keynote Speech, MICRO},
 YEAR={1999}
}

@CONFERENCE{cuviellodey99,
 AUTHOR={M. Cuviello and S. Dey and X. Bai and Y. Zhao},
 TITLE={{Fault Modeling and Simulation for Crosstalk in System-on-Chip Interconnects}},
 BOOKTITLE={Proceedings of ICCAD},
 YEAR={1999}
}

@CONFERENCE{nordholztreytnar98,
 AUTHOR={P. Nordholz and D. Treytnar and J. Otterstedt and H. Grabinski and D. Niggemeyer and T. Williams},
 TITLE={{Signal Integrity Problems in Deep Submicron Arising from Interconnects between Cores}},
 BOOKTITLE={Proceedings of IEEE VLSI Test Symposium},
 YEAR={1998}
}

@ARTICLE{baidey04,
 AUTHOR={X. Bai and S. Dey},
 TITLE={{High-Level Crosstalk Defect Simulation Methodology for System-on-Chip Interconnects}},
 JOURNAL={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
 VOLUME={23(9)},
 MONTH={September},
 YEAR={2004}
}

@CONFERENCE{ekpanyapongminz04,
 AUTHOR={M. Ekpanyapong and J. Minz and T. Watewai and H. Lee and S. Lim},
 TITLE={{Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={2004}
}


@ARTICLE{ekpanyapongminz06,
 AUTHOR={M. Ekpanyapong and J. Minz and T. Watewai and H.S. Lee and S. K. Lim},
 TITLE={{Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design}},
 JOURNAL={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
 VOLUME={25(7)},
 YEAR={2006}
}

@ARTICLE{sankaranarayananvelusamy05,
 AUTHOR={K. Sankaranarayanan and S. Velusamy and M. Stan and K. Skadron},
 TITLE={{A Case for Thermal-Aware Floorplanning at the Microarchitectural Level}},
 JOURNAL={Journal of Instuction Level Parallelism},
 VOLUME={7},
 MONTH={October},
 YEAR={2005}
}

@ARTICLE{wiltonjouppi96,
 AUTHOR={S. Wilton and N. Jouppi},
 TITLE={{An Enhanced Cache Access and Cycle Time Model}},
 JOURNAL={IEEE Journal of Solid-State Circuits},
 MONTH={May},
 YEAR={1996}
}

@TECHREPORT{thoziyoormuralimanohar07,
 AUTHOR={S. Thoziyoor and N. Muralimanohar and N. Jouppi},
 title={{CACTI 5.0}},
 institution={HP Laboratories},
 year={2007}
}

@TECHREPORT{locklear00,
 AUTHOR={D. Locklear},
 title={{Chipkill Correct Memory Architecture}},
 institution={Dell},
 year={2000}
}



@TECHREPORT{tarjanthoziyoor06,
 AUTHOR={D. Tarjan and S. Thoziyoor and N. Jouppi},
 title={{CACTI 4.0}},
 institution={HP Laboratories},
 year={2006}
}

@TECHREPORT{reinmanjouppi00,
 AUTHOR={G. Reinman and N. Jouppi},
 title={{CACTI 2.0: An Integrated Cache Timing and Power Model}},
 institution={WRL},
 number={2000/7},
 year={2000}
}

@TECHREPORT{ekpanyaponghealy04,
 AUTHOR={M. Ekpanyapong and M. Healy and C. Ballapuram and S. Lim and H. Lee and G. Loh},
 title={{Thermal-Aware 3D Microarchitectural Floorplanning}},
 institution={Georgia Institute of Technology Center for Experimental Research in Computer Systems},
 year={2004}
}

@CONFERENCE{nookalalilja06,
 AUTHOR={V. Nookala and D. Lilja and S. Sapatnekar and Y. Chen},
 TITLE={{Comparing Simulation Techniques for Microarchitecture-Aware Floorplanning}},
 BOOKTITLE={Proceedings of ISPASS},
 YEAR={2006}
}

@CONFERENCE{spranglecarmean02,
 AUTHOR={E. Sprangle and D. Carmean},
 TITLE={{Increasing Processor Performance by Implementing Deeper Pipelines}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2002}
}

@CONFERENCE{hankoren05,
 AUTHOR={Y. Han and I. Koren and C. Moritz},
 TITLE={{Temperature Aware Floorplanning}},
 BOOKTITLE={Proceedings of TACS-2 (held in conjunction with ISCA-32)},
 YEAR={2005}
}

@CONFERENCE{hunglink06,
 AUTHOR={W. Hung and G. Link and Y. Xie and N. Vijaykrishnan and M. Irwin},
 TITLE={{Interconnect and Thermal-Aware Floorplanning for 3D Microprocessors}},
 BOOKTITLE={Proceedings of ISQED},
 YEAR={2006}
}

@CONFERENCE{hungxie05,
 AUTHOR={W. Hung and Y. Xie and N. Vijaykrishnan and C. Addo-Quaye and T. Theocharides and M. Irwin},
 TITLE={{Thermal-Aware Floorplanning using Genetic Algorithms}},
 BOOKTITLE={Proceedings of ISQED},
 YEAR={2005}
}

@CONFERENCE{longsimonson04,
 AUTHOR={C. Long and L. Simonson and W. Liao and L. He},
 TITLE={{Floorplanning Optimization with Trajectory Piecewise-Linear Model for Pipelined Interconnects}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={2004}
}

@CONFERENCE{liaohe03,
 AUTHOR={W. Liao and L. He},
 TITLE={{Full-Chip Interconnect Power Estimation and Simulation Considering Concurrent Repeater and Flip-Flop Insertion}},
 BOOKTITLE={Proceedings of ICCAD},
 YEAR={2003}
}

@CONFERENCE{congjagannathan06,
 AUTHOR={J. Cong and A. Jagannathan and Y. Ma and G. Reinman and J. Wei and Y. Zhang},
 TITLE={{An Automated Design Flow for 3D Microarchitecture Evaluation}},
 BOOKTITLE={Proceedings of ASP-DAC},
 YEAR={2006}
}

@CONFERENCE{jagannathanyang05,
 AUTHOR={A. Jagannathan and H. Yang and K. Konigsfeld and D. Milliron and M. Mohan and M. Romesis and G. Reinman and J. Cong},
 TITLE={{Microarchitecture Evaluation with Floorplanning and Interconnect Pipelining}},
 BOOKTITLE={Proceedings of ASP-DAC},
 YEAR={2005}
}

@CONFERENCE{congjagannathan03,
 AUTHOR={J. Cong and A. Jagannathan and G. Reinman and M. Romesis},
 TITLE={{Microarchitecture Evaluation with Physical Planning}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={2003}
}

@CONFERENCE{caldergrunwald95,
 AUTHOR={B. Calder and D. Grunwald},
 TITLE={{Next Cache Line and Set Prediction}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={1995}
}


@CONFERENCE{borchtune02,
 AUTHOR={E. Borch and E. Tune and B. Manne and J. Emer},
 TITLE={{Loose Loops Sink Chips}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2002}
}

@CONFERENCE{abdollahifallah05,
 AUTHOR={A. Abdollahi and F. Fallah and M. Pedram},
 TITLE={{An Effective Power Mode Transition Technique in MTCMOS Circuits}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={2005}
}

@CONFERENCE{ishiharafallah05,
 AUTHOR={T. Ishihara and F. Fallah},
 TITLE={{A Non-Uniform Cache Architecture for Low Power System Design}},
 BOOKTITLE={Proceedings of ISLPED},
 YEAR={2005}
}




@CONFERENCE{ghiasikeller05,
 AUTHOR={S. Ghiasi and T. Keller and F. Dawson},
 TITLE={{Scheduling for Heterogeneous Processors in Server Systems}},
 BOOKTITLE={Proceedings of the Second Conference on Computing Frontiers},
 YEAR={2005}
}


@CONFERENCE{madanbalasubramonian06a,
 AUTHOR={N. Madan and R. Balasubramonian},
 TITLE={{A First-Order Analysis of Power Overheads of Redundant Multi-Threading}},
 BOOKTITLE={Proceedings of Workshop on the System Effects of Logic Soft Errors (SELSE-2)},
 YEAR={2006}
}


@CONFERENCE{madanbalasubramonian06b,
 AUTHOR={N. Madan and R. Balasubramonian},
 TITLE={{Exploiting Eager Register Release in a Redundantly Multi-Threaded Processor}},
 BOOKTITLE={Proceedings of Workshop on Architectural Reliability (WAR-2)},
 YEAR={2006}
}


@TECHREPORT{beniakumar08,
 AUTHOR={C. Benia and others},
 TITLE={{The PARSEC Benchmark Suite: Characterization and Architectural Implications}},
 INSTITUTION={Department of Computer Science, Princeton University},
 YEAR={2008}
}
	


@TECHREPORT{nellansbalasubramonian09a,
 AUTHOR={D. Nellans and R. Balasubramonian and E. Brunvand},
 title={{Interference Aware Cache Designs for Operating System Execution}},
 number={UUCS-09-002},
 institution={School of Computing, University of Utah},
 year={2009}
}

@CONFERENCE{pugsleyawasthi08a,
 AUTHOR={S.H. Pugsley and M. Awasthi and N. Madan and N. Muralimanohar and R. Balasubramonian},
 TITLE={{Scalable and Reliable Communication for Hardware Transactional Memory}},
 BOOKTITLE={Proceedings of PACT},
 YEAR={2008}
}

@TECHREPORT{pugsleyawasthi08b,
 AUTHOR={S.H. Pugsley and M. Awasthi and N. Madan and N. Muralimanohar and R. Balasubramonian},
 title={{Scalable, Reliable, Power-Efficient Communication for Hardware Transactional Memory}},
 number={UUCS-08-001},
 institution={School of Computing, University of Utah},
 year={2008}
}

@TECHREPORT{madanbalasubramonian05,
 AUTHOR={N. Madan and R. Balasubramonian},
 title={{Power-Efficient Approaches to Reliability}},
 number={UUCS-05-010},
 institution={School of Computing, University of Utah},
 year={2005}
}

@article{conwayhughes07,
 AUTHOR={P. Conway and B. Hughes},
 TITLE={{The AMD Opteron Northbridge Architecture}},
 journal={IEEE Micro},
 VOLUME={27},
 YEAR={2007}
}

@CONFERENCE{borkarkarnik03,
 AUTHOR={S. Borkar and T. Karnik and S. Narendra and J. Tschanz and A. Keshavarzi and V. De},
 TITLE={{Parameter Variations and Impact on Circuits and Microarchitecture}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={2003}
}

@CONFERENCE{hofstee05,
 AUTHOR={P. Hofstee},
 TITLE={{Power Efficient Processor Architecture and The Cell Processor}},
 BOOKTITLE={Proceedings of HPCA-11 (Industrial Session)},
 YEAR={2005},
 PAGES={258-262}
}

@CONFERENCE{mukherjeebannon02,
 AUTHOR={S. Mukherjee and P. Bannon and S. Lang and A. Spink and D Webb},
 TITLE={{The Alpha 21364 Network Architecture}},
 BOOKTITLE={IEEE Micro},
 VOLUME={22},
 YEAR={2002}
}

@CONFERENCE{mukherjeeemer05,
 AUTHOR={S. Mukherjee and J. Emer and S. Reinhardt},
 TITLE={{The Soft Error Problem: An Architectural Perspective}},
 BOOKTITLE={Proceedings of HPCA (Industrial Session)},
 YEAR={2005}
}

@CONFERENCE{eisleypeh06,
 AUTHOR={N. Eisley and L-S. Peh and L. Shang},
 TITLE={{In-Network Cache Coherence}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2006}
}

@CONFERENCE{wangpeh03a,
 AUTHOR={H-S. Wang and L-S. Peh and S. Malik},
 TITLE={{Power-Driven Design of Router Microarchitectures in On-Chip Networks}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2003}
}


@CONFERENCE{wangpeh03b,
 AUTHOR={H.-S. Wang and  L.-S. Peh and S. Malik},
 TITLE={{A Power Model for Routers: Modeling Alpha 21364 and InfiniBand Routers}},
 BOOKTITLE={IEEE Micro, Vol 24, No 1},
 MONTH={January},
 YEAR={2003}
}

@CONFERENCE{wangpeh05,
 AUTHOR={H.-S. Wang and  L.-S. Peh and S. Malik},
 TITLE={{A Technology-aware and Energy-oriented Topology Exploration for On-chip Networks}},
 BOOKTITLE={Proceedings of DATE},
 YEAR={2005}
}



@CONFERENCE{skadronstan03,
  AUTHOR = {K. Skadron and M. R. Stan and W. Huang and S. Velusamy and K. Sankaranarayanan},
  TITLE = {{Temperature-Aware Microarchitecture}},
  BOOKTITLE = {Proceedings of ISCA},
  YEAR = {2003}
}       
        
@CONFERENCE{briggstan05,
 AUTHOR = {G. Briggs and E. J. Tan and and A. Nelson and D. H. Albonesi},
 TITLE = {{QUILT: A GUI-based Integrated Circuit Floorplanning Environment for Computer Architecture Research and Education}},
 BOOKTITLE = {Workshop on Computer Architecture Education},
 YEAR = {2005}
}


@TECHREPORT{siaroadmap01,
 AUTHOR={{Semiconductor Industry Association}},
 TITLE={{The National Technology Roadmap for Engineers}},
 YEAR={2001}
}
 
@MISC{ptmasu,
 AUTHOR = {{Arizona State University}},
 TITLE = {{Predictive Technology Model}},
 NOTE = {http://www.eas.asu.edu/\~{}ptm}
}

@MISC{bsimberkeley4,
 AUTHOR={{U.C.Berkeley}},
 TITLE={{BSIM4 Device Models}},
 NOTE = {http://www-device.eecs.berkeley.edu/\~{}bsim3/bsim4.html}
}
 

@TECHREPORT{bsimberkeley3_1,
  AUTHOR={{U.C.Berkeley}},
  TITLE={{BSIM3v3.1 Spice MOS device models}},
  YEAR={1997}
}
                  
@CONFERENCE{martinflautner02,
 AUTHOR={S. Martin and K. Flautner and T. Mudge and D. Blaauw},
 TITLE={{Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads}},
 BOOKTITLE={Proceedings of ICCAD},
 YEAR={2002}
}

@CONFERENCE{buttssohi00,
 AUTHOR={J.A. Butts and G. Sohi},
 TITLE={{A Static Power Model for Architects}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2000}
}

@ARTICLE{pehdally01a,
 AUTHOR={L.-S. Peh and W. Dally},
 TITLE={{A Delay Model for Router Micro-architectures}},
 JOURNAL={IEEE Micro},
 VOLUME={21(1)},
 PAGES={26-34},
 MONTH={January/February},
 YEAR={2001}
}

@CONFERENCE{pehdally01b,
 AUTHOR={L-S. Peh and W. Dally},
 TITLE={{A Delay Model and Speculative Architecture for Pipelined Routers}},
 BOOKTITLE={Proceedings of HPCA},
 YEAR={2001}
}


@CONFERENCE{wangcollins04,
 AUTHOR={P. Wang and J. Collins and H. Wang and D. Kim and B. Greene and K. Chan and A. Yunus and T. Sych and S. Moore and J. Shen},
 TITLE={{Helper Threads via Virtual Multithreading on an Experimental Itanium2 Processor-Based Platform}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2004}
}

@CONFERENCE{tiwarisingh98,
 AUTHOR={V. Tiwari and D. Singh and S. Rajgopal and G. Mehta and R. Patel and F. Baez},
 TITLE={{Reducing Power in High-Performance Microprocessors}},
 BOOKTITLE={Proceedings of DAC},
 YEAR={1998}
}

@CONFERENCE{deborkar99,
 AUTHOR={V. De and S. Borkar},
 TITLE={{Technology and Design Challenges for Low Power and High Performance}},
 BOOKTITLE={Proceedings of ISLPED},
 YEAR={1999}
}

@CONFERENCE{sjogrenmyers97,
 AUTHOR={A.E. Sjogren and C.J. Myers},
 TITLE={{Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline}},
 BOOKTITLE={Proceedings of 17th Conference on Advanced Research in VLSI},
 YEAR={1997}
}

@CONFERENCE{kgildsouza06,
 AUTHOR={T. Kgil and S. D'Souza and A. Saidi and N. Binkert and R. Dreslinski and S. Reinhardt and K. Flautner and T. Mudge},
 TITLE={{PicoServer: Using 3D Stacking Technology to Enable a Compact Energy Efficient Chip Multiprocessor}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2006}
}

@CONFERENCE{mysoreagrawal06,
 AUTHOR={S. Mysore and B. Agrawal and N. Srivastava and S. Lin and K. Banerjee and T. Sherwood},
 TITLE={{Introspective 3D Chips}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2006}
}

@CONFERENCE{sherwoodperelman02,
 AUTHOR={T. Sherwood and E. Perelman and G. Hamerly and B. Calder},
 TITLE={{Automatically Characterizing Large Scale Program Behavior}},
 BOOKTITLE={Proceedings of ASPLOS},
 YEAR={2002}
}

@CONFERENCE{clark01,
 AUTHOR={L.T. Clark},
 TITLE={{Circuit Design of XScale Microprocessors}},
 BOOKTITLE={Symposium on VLSI Circuits (Short Course on Physical Design for Low-Power and High-Performance Microprocessor Circuits)},
 MONTH={June},
 YEAR={2001}
}

@CONFERENCE{mukherjeeweaver03,
 AUTHOR={S. Mukherjee and C. Weaver and J. Emer and S. Reinhardt and T. Austin},
 TITLE={{A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2003}
}

@CONFERENCE{bohr95,
 AUTHOR={M. Bohr},
 TITLE={{Interconnect Scaling - The Real Limiter to High-Performance ULSI}},
 BOOKTITLE={Proceedings of the International Electron Devices Meeting},
 MONTH={December},
 YEAR={1995}
}

@CONFERENCE{ernstkim03,
 AUTHOR={D. Ernst and N. Kim and S. Das and S. Pant and T. Pham and R. Rao and C. Ziesler and D. Blaauw and T. Austin and T. Mudge and K. Flautner},
 TITLE={{Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2003}
}

@CONFERENCE{austin99,
 AUTHOR={T. Austin},
 TITLE={{DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={1999}
}

@CONFERENCE{mukherjeekontz02,
 AUTHOR={S. Mukherjee and M. Kontz and S. Reinhardt},
 TITLE={{Detailed Design and Implementation of Redundant Multithreading Alternatives}},
 BOOKTITLE={Proceedings of ISCA-29},
 YEAR={2002}
}

@CONFERENCE{shivakumarkistler02,
 AUTHOR={P. Shivakumar and M. Kistler and S. Keckler and D. Burger and L. Alvisi},
 TITLE={{Modeling the Effect of Technology Trends on the Soft Error Rate of Combinatorial Logic}},
 BOOKTITLE={Proceedings of DSN},
 YEAR={2002}
}

@CONFERENCE{gomaascarbrough03,
 AUTHOR={M. Gomaa and C. Scarbrough and T.N. Vijaykumar},
 TITLE={{Transient-Fault Recovery for Chip Multiprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2003}
}

@CONFERENCE{vijaykumarpomeranz02,
 AUTHOR={T.N. Vijaykumar and I. Pomeranz and K. Cheng},
 TITLE={{Transient-Fault Recovery via Simultaneous Multithreading}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2002}
}

@CONFERENCE{mendelsonsuri00,
 AUTHOR={A. Mendelson and N. Suri},
 TITLE={{Designing High-Performance and Reliable Superscalar Architectures: The Out-of-Order Reliable Superscalar O3RS Approach}},
 BOOKTITLE={Proceedings of DSN},
 YEAR={2000}
}

@CONFERENCE{smolenskim04,
 AUTHOR={J. Smolens and J. Kim and J. Hoe and B. Falsafi},
 TITLE={{Efficient Resource Sharing in Concurrent Error Detecting Superscalar Microarchitectures}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2004}
}

@CONFERENCE{rayhoe01,
 AUTHOR={J. Ray and J. Hoe and B. Falsafi},
 TITLE={{Dual Use of Superscalar Datapath for Transient-Fault Detection and Recovery}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2001}
}

@CONFERENCE{bowershealy04,
 AUTHOR={F. Bower and P. Shealy and S. Ozev and D. Sorin},
 TITLE={{Tolerating Hard Faults in Microprocessor Array Structures}},
 BOOKTITLE={Proceedings of DSN},
 YEAR={2004}
}

@CONFERENCE{kleinosowski04,
 AUTHOR={A.J. KleinOsowski and K. KleinOsowski and V. Rangarajan and P. Ranganath and D. Lilja},
 TITLE={{The Recursive NanoBox Processor Grid: A Reliable System Architecture for Unreliable Nanotechnology Devices}},
 BOOKTITLE={Proceedings of DSN},
 YEAR={2004}
}

@CONFERENCE{srinivasanadve04,
 AUTHOR={J. Srinivasan and S. Adve and P. Bose and J. Rivers},
 TITLE={{The Case for Lifetime Reliability-Aware Microprocessors}},
 BOOKTITLE={Proceedings of ISCA},
 YEAR={2004}
}

@CONFERENCE{wangquek04,
 AUTHOR={N. Wang and J. Quek and T. Rafacz and S. Patel},
 TITLE={{Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline}},
 BOOKTITLE={Proceedings of DSN},
 YEAR={2004}
}

@article{ lijohn06,
     author = "Tao Li and Lizy Kurian John",
     title = {{Operating System Power Minimization through Run-time Processor Resource Adaptation}},
     journal = "IEEE Microprocessors and Microsystems",
     year= "2006",
     month="June",
     pages="189-198",
     volume="30",
     issue="4"
}

@inproceedings{lijohn06b,
 author = {T. Li and L.K John},
 title = {{OS-aware Tuning: Improving Instruction Cache Energy Efficiency on System Workloads}},
 booktitle = {Performance, Computing, and Communications Conference, 2006. IPCCC 2006. 25th IEEE International},
 year = {2006},
 pages = {10-22},
 }

@conference{browntullsen08,
 author = {Jeffery A. Brown and Dean M. Tullsen},
 title = {{The Shared-Thread Multiprocessor}},
 booktitle = {Proceedings of ICS},
 year = {2008}
 }


@article{nellanssudan10a,
 AUTHOR={D. Nellans and K.Sudan and R. Balasubramonian and E. Brunvand},
 TITLE={{Hardware Prediction of OS Run-Length For Fine-Grained Resource Customization}},
 journal={Proceedings of ISPASS},
 YEAR={2010}
}



@article{nellansbalasubramonian09b,
 AUTHOR={D. Nellans and R. Balasubramonian and E. Brunvand},
 TITLE={{OS Execution on Multi-Cores: Is Out-Sourcing Worthwhile?}},
 journal={ACM Operating System Review},
 MONTH={April},
 YEAR={2009}
}


@article{lijohn02,
  author = {T. Li and L. John and A. Sivasubramaniam and N. Vijaykrishnan and J. Rubio},
  title = {{Understanding and Improving Operating System Effects in Control Flow Prediction}},
  journal = {Operating Systems Review},
  year= {2002},
  month={December} 
}

@ARTICLE{xieloh06,
 AUTHOR={Y. Xie and G. Loh and B. Black and K. Bernstein},
 TITLE={{Design Space Exploration for 3D Architectures}},
 JOURNAL={ACM Journal of Emerging Technologies in Computing Systems},
 VOLUME={2(2)},
 PAGES={65-103},
 MONTH={April},
 YEAR={2006}
}

@ARTICLE{naffzigerstackhouse06,
 AUTHOR={S. Naffziger and B. Stackhouse and T. Grutkowski and D. Josephson and J. Desai and E. Alon and M. Horowitz},
 TITLE={{The Implementation of a 2-Core Multi-Threaded Itanium Family Processor}},
 JOURNAL={IEEE Journal of Solid-State Circuits},
 VOLUME={41(1)},
 MONTH={January},
 YEAR={2006}
}

@CONFERENCE{mcnairybhatia04,
 AUTHOR = {C. McNairy and R. Bhatia},
 TITLE = {{Montecito - The Next Product in the Itanium Processor Family}},
 BOOKTITLE = {Proceedings of Hot Chips},
 YEAR = {2004}
}


@ARTICLE{mcnairybhatia05,
 AUTHOR={C. McNairy and R. Bhatia},
 TITLE={{Montecito: A Dual-Core, Dual-Thread Itanium Processor}},
 JOURNAL={IEEE Micro},
 VOLUME={25(2)},
 MONTH={March/April},
 YEAR={2005}
}

@ARTICLE{hardavellassomogyi04,
 AUTHOR={N. Hardavellas and S. Somogyi and T. Wenisch and R. Wunderlich and S. Chen and J. Kim and B. Falsafi and J. Hoe and A. Nowatzyk},
 TITLE={{SIMFLEX: A Fast, Accurate, Flexible Full-System Simulation Framework for Performance Evaluation of Server Architecture}},
 JOURNAL={ACM SIGMETRICS Performance Evaluation Review},
 VOLUME={31(4)},
 PAGES={31-35},
 MONTH={March},
 YEAR={2004}
}

@ARTICLE{xuschmidt05,
 AUTHOR={Q. Xu and B. Schmidt and S. Pradhan and M. Lipson},
 TITLE={{Micrometre-Scale Silicon Electro-Optic Modulator}},
 JOURNAL={Nature},
 VOLUME={435},
 PAGES={325-327},
 MONTH={May},
 YEAR={2005}
}

@ARTICLE{barbieribenabes08,
 AUTHOR={R. Barbieri and others},
 TITLE={{Design and Construction of the High-Speed Optoelectronic Memory System Demonstrator}},
 JOURNAL={Applied Opt.},
 YEAR={2008}
}

@ARTICLE{streiblbrenner89,
 AUTHOR={N. Streibl and others},
 TITLE={{Digital Optics}},
 JOURNAL={Proceedings of IEEE},
 YEAR={1989}
}

@ARTICLE{miller09,
 AUTHOR={D. A. B. Miller},
 TITLE={{Device Requirements for Optical Interconnects to Silicon Chips}},
 JOURNAL={Proceedings of IEEE Special Issue on Silicon Photonics},
 YEAR={2009}
}

@ARTICLE{beausoleilkuekes08,
 AUTHOR={R. G. Beausoleil and others},
 TITLE={{Nanoelectronic and Nanophotonic Interconnect}},
 JOURNAL={Proceedings of IEEE},
 YEAR={2008}
}


@ARTICLE{martinsorin05,
 AUTHOR={M. Martin and D. Sorin and B. Beckmann and M. Marty and M. Xu and A. Alameldeen and K. Moore and M. Hill and D. Wood},
 TITLE={{Multifacet's General Execution-Driven Multiprocessor Simulator (GEMS) Toolset}},
 JOURNAL={Computer Architecture News},
 YEAR={2005}
}

@ARTICLE{lonoskilaudon92,
 AUTHOR={Daniel Lenoski and James Ludon and Kourosh Gharachorloo and Wolf-Dietrich Weber and Anoop Gupta and John Hennessy and Mark Horowitz and Monica S. Lam},
 TITLE={{The Stanford Dash Multiprocessor}},
 JOURNAL={IEEE Computer},
 VOLUME={25(3)},
 PAGES={63-79},
 MONTH={March},
 YEAR={1992}
}

@ARTICLE{magnussonchristensson02,
 AUTHOR={P. Magnusson and M. Christensson and J. Eskilson and D. Forsgren and G. Hallberg and J. Hogberg and F. Larsson and A. Moestedt and B. Werner},
 TITLE={{Simics: A Full System Simulation Platform}},
 JOURNAL={IEEE Computer},
 VOLUME={35(2)},
 PAGES={50-58},
 MONTH={February},
 YEAR={2002}
}

@ARTICLE{john04,
 AUTHOR={L.K. John},
 TITLE={{More on Finding a Single Number to Indicate Overall Performance of a Benchmark Suite}},
 JOURNAL={ACM Computer Architecture News},
 VOLUME={32(1)},
 MONTH={March},
 YEAR={2004}
}

@ARTICLE{maywoods79,
 AUTHOR={T. May and M. Woods},
 TITLE={{Alpha-Particle-Induced Soft Errors in Dynamic Memories}},
 JOURNAL={IEEE Transactions on Electronic Devices},
 VOLUME={26(2)},
 YEAR={1979}
}

@ARTICLE{ziegler96,
 AUTHOR={J. Ziegler},
 TITLE={{Terrestrial Cosmic Rays}},
 JOURNAL={IBM Journal of Research and Development},
 VOLUME={40(1)},
 PAGES={19-39},
 MONTH={January},
 YEAR={1996}
}

@ARTICLE{bourianoff03,
 AUTHOR={G. Bourianoff},
 TITLE={{The Future of Nanocomputing}},
 JOURNAL={IEEE Computer},
 PAGES={44-53},
 MONTH={August},
 YEAR={2003}
}

@ARTICLE{krishnantorrellas99,
 AUTHOR={V. Krishnan and J. Torrellas},
 TITLE={{A Chip-Multiprocessor Architecture with Speculative Multithreading}},
 JOURNAL={IEEE Transactions on Computers},
 VOLUME={48(9)},
 MONTH={September},
 YEAR={1999}
}

@ARTICLE{muibanerjee04,
 AUTHOR={M. L. Mui and K. Banerjee and A. Mehrotra},
 TITLE={{A Global Interconnect Optimization Scheme for Nanometer Scale VLSI With Implications for Latency, Bandwidth, and Power Dissipation}},
 JOURNAL={IEEE Transactions on Electronic Devices},
 VOLUME={Vol.51, No.2},
 PAGES={},
 MONTH={February},
 YEAR={2004}
}

@ARTICLE{warnockkeaty02,
 AUTHOR={J.D. Warnock and J.M. Keaty and J. Petrovick and J.G. Clabes and C.J. Kircher and B.L. Krauter and P.J. Restle and B.A. Zoric and C.J. Anderson},
 TITLE={{The Circuit and Physical Design of the POWER4 Microprocessor}},
 JOURNAL={IBM Journal of Research and Development},
 VOLUME={46(1)},
 PAGES={27-51},
 MONTH={January},
 YEAR={2002}
}

@ARTICLE{deutsch98,
 AUTHOR={A. Deutsch},
 TITLE={{Electrical Characteristics of Interconnections for High-Performance Systems}},
 JOURNAL={Proceedings of the IEEE},
 VOLUME={86(2)},
 PAGES={315-355},
 MONTH={February},
 YEAR={1998}
}

@ARTICLE{changtalwalkar03,
 AUTHOR={R.T. Chang and N. Talwalkar and C.P. Yue and S.S. Wong},
 TITLE={{Near Speed-of-Light Signaling Over On-Chip Electrical Interconnects}},
 JOURNAL={IEEE Journal of Solid-State Circuits},
 VOLUME={38(5)},
 PAGES={834-838},
 MONTH={May},
 YEAR={2003}
}

%%% Complete uptill here :: Manu


@ARTICLE{homai01,
        AUTHOR={R. Ho and K.W. Mai and M.A. Horowitz},
        TITLE={{The Future of Wires}},
        JOURNAL={Proceedings of the IEEE},
        VOLUME={Vol.89, No.4},
	PAGES={},
        MONTH={April},
        YEAR={2001}}

@ARTICLE{barrosodubois95,
        AUTHOR={L. Barroso and M. Dubois},
        TITLE={{Performance Evaluation of the Slotted Ring Multiprocessor}},
        JOURNAL={IEEE Transactions on Computers},
        VOLUME={vol.44(7)},
	PAGES={},
        MONTH={July},
        YEAR={1995}}

@ARTICLE{guzkeidar07,
        AUTHOR={Z. Guz and I. Keidar and A. Kolodny and U. Weiser},
        TITLE={{Nahalal: Memory Organization for Chip Multiprocessors}},
        JOURNAL={IEEE Computer Architecture Letters},
        VOLUME={vol.6(1)},
	PAGES={},
        MONTH={May},
        YEAR={2007}}


@ARTICLE{songxie08,
        AUTHOR={W. Song and K. Xie},
        TITLE={{Optimal Design of a multi-mode interference splitter based on SOI}},
        JOURNAL={Optoelectronics Letters},
        VOLUME={4(2)},
	PAGES={},
        MONTH={},
        YEAR={2008}}




@ARTICLE{ahnleverich08,
        AUTHOR={J. Ahn and J. Leverich and R. S. Schreiber and N. Jouppi},
        TITLE={{Multicore DIMM: an Energy Efficient Memory Module with Independently Controlled DRAMs}},
        JOURNAL={IEEE Computer Architecture Letters},
        VOLUME={vol.7(1)},
	PAGES={},
         YEAR={2008}}


@ARTICLE{blundelllewis06,
        AUTHOR={C. Blundell and E. Lewis and M. Martin},
        TITLE={{Subtleties of Transactional Memory Atomicity Semantics}},
        JOURNAL={IEEE Computer Architecture Letters},
        VOLUME={vol.5(2)},
	PAGES={},
        MONTH={November},
        YEAR={2006}}

@ARTICLE{enrightlipasti07,
        AUTHOR={N. Enright-Jerger and M. Lipasti and L. Peh},
        TITLE={{Circuit-Switched Coherence}},
        JOURNAL={IEEE Computer Architecture Letters},
        VOLUME={vol.6(1)},
	PAGES={},
        MONTH={March},
        YEAR={2007}}

@ARTICLE{citron04,
        AUTHOR={D. Citron},
        TITLE={{Exploiting Low Entropy to Reduce Wire Delay}},
        JOURNAL={IEEE Computer Architecture Letters},
        VOLUME={vol.2},
	PAGES={},
        MONTH={January},
        YEAR={2004}}

@CONFERENCE{kapur2002,
        AUTHOR={P. Kapur and G. Chandra and K.C. Saraswat},
        TITLE={{Power Estimation in Global Interconnects and its Reduction Using a Novel Repeater Optimization Methodology}},
        BOOKTITLE={Proceedings of DAC},
        PAGES={},
        MONTH={June},
        YEAR={2002}}


@CONFERENCE{kimtaylor03,
        AUTHOR={J.S. Kim and M.B. Taylor and J. Miller and D. Wentzlaff},
        TITLE={{Energy Characterization of a Tiled Architecture Processor with On-Chip Networks}},
        BOOKTITLE={Proceedings of ISLPED},
        PAGES={424-427},
        MONTH={},
        YEAR={2003}}

@CONFERENCE{mahlkechen92,
        AUTHOR={S.A. Mahlke and D.C. Lin and W.Y. Chen and R.E. Hank and R.A. Bringmann},
        TITLE={{Effective Compiler Support for Predicated Execution Using the Hyperblock}},
        BOOKTITLE={Proceedings of MICRO-25},
        PAGES={},
        MONTH={December},
        YEAR={1992}}

@CONFERENCE{klauserpaithankar98,
        AUTHOR={A. Klauser and A. Paithankar and D. Grunwald},
        TITLE={{Selective Eager Execution on the PolyPath Architecture}},
        BOOKTITLE={Proceedings of ISCA-25},
        PAGES={},
        MONTH={June},
        YEAR={1998}}

@CONFERENCE{kimdally05,
        AUTHOR={J. Kim and W. Dally and B. Towles and A. Gupta},
        TITLE={{Microarchitecture of a High-Radix Router}},
        BOOKTITLE={Proceedings of ISCA},
        PAGES={},
        YEAR={2005}}

@CONFERENCE{faraboschibrown00,
        AUTHOR={P. Faraboschi and G. Brown and J. Fisher and G. Desoli and F. Homewood},
        TITLE={{Lx: A Technology Platform for Customizable VLIW Embedded Processing}},
        BOOKTITLE={Proceedings of ISCA-27},
        PAGES={},
        MONTH={June},
        YEAR={2000}}

@CONFERENCE{subramaniansmaragdakis06,
        AUTHOR={R. Subramanian and Y. Smaragdakis and G. Loh},
        TITLE={{Adaptive Caches: Effective Shaping of Cache Behavior to Workloads}},
        BOOKTITLE={Proceedings of MICRO-39},
        PAGES={},
        MONTH={December},
        YEAR={2006}}

@CONFERENCE{singhdally03,
        AUTHOR={A. Singh and W. Dally and A. Gupta and B. Towles},
        TITLE={{GOAL: A Load-Balanced Adaptive Routing Algorithm for Torus Networks}},
        BOOKTITLE={Proceedings of ISCA-30},
        PAGES={},
        MONTH={June},
        YEAR={2003}}

@CONFERENCE{ahndally04,
        AUTHOR={J.H. Ahn and W.J. Dally and B. Khailany and U. Kapasi},
        TITLE={{Evaluating the Imagine Stream Architecture}},
        BOOKTITLE={Proceedings of ISCA-31},
        PAGES={},
        MONTH={June},
        YEAR={2004}}

@CONFERENCE{xanthopoulosbailey01,
        AUTHOR={T. Xanthopoulos and D.W. Bailey and A.K. Gangwar and M.K. Gowan and A.K. Jain and B.K. Prewitt},
        TITLE={{The Design and Analysis of the Clock Distribution Network for a 1.2GHz Alpha Microprocessor}},
        BOOKTITLE={Proceedings of the IEEE International Solid-State Circuits Conference},
        PAGES={402-403},
        MONTH={},
        YEAR={2001}}

@CONFERENCE{minzunoanjo00,
        AUTHOR={M. Minzuno and K. Anjo and Y. Sume and M. Fukaishi and H. Wakabayashi and T. Mogami and T. Horiuchi and M. Yamashina},
        TITLE={{Clock Distribution Networks with On-Chip Transmission Lines}},
        BOOKTITLE={Proceedings of the IEEE International Interconnect Technology Conference},
        PAGES={3-5},
        MONTH={},
        YEAR={2000}}

@CONFERENCE{nalmalpuburleson01,
        AUTHOR={A. Nalmalpu and W. Burleson},
        TITLE={{A Practical Approach to DSM Repeater Insertion: Satisfying Delay Constraints while Minimizing Area and Power}},
        BOOKTITLE={Proceedings of IEEE ASIC SOC Conference},
        PAGES={},
        MONTH={},
        YEAR={2001}}

@CONFERENCE{venkatramanlaffely04,
        AUTHOR={V. Venkatraman and A. Laffely and J. Jang and H. Kukkamalla and Z. Zhu and W. Burleson},
        TITLE={{NOCIC: A Spice-Based Interconnect Planning Tool Emphasizing Aggressive On-Chip Interconnect Circuit Methods}},
        BOOKTITLE={Proceedings of International Workshop on System Level Interconnect Prediction},
        PAGES={},
        MONTH={February},
        YEAR={2004}}

@CONFERENCE{muralimanoharramani06,
        AUTHOR={N. Muralimanohar and K. Ramani and R. Balasubramonian},
        TITLE={{Power Efficient Resource Scaling in Partitioned Architectures through Dynamic Heterogeneity}},
        BOOKTITLE={Proceedings of ISPASS},
        PAGES={},
        MONTH={March},
        YEAR={2006}}

@CONFERENCE{balasubramonianmuralimanohar05,
        AUTHOR={R. Balasubramonian and N. Muralimanohar and K. Ramani and V. Venkatachalapathy},
        TITLE={{Microarchitectural Wire Management for Performance and Power in Partitioned Architectures}},
        BOOKTITLE={Proceedings of HPCA-11},
        PAGES={},
        MONTH={February},
        YEAR={2005}}

@ARTICLE{muralimanoharbalasubramonian08,
        AUTHOR={N. Muralimanohar and R. Balasubramonian and N. Jouppi},
        TITLE={{Architecting Efficient Interconnects for Large Caches with CACTI 6.0}},
        JOURNAL={IEEE Micro (Special Issue on Top Picks from Architecture Conferences)},
        VOLUME={},
	PAGES={},
        MONTH={Jan/Feb},
        YEAR={2008}}

@ARTICLE{pattersonanderson97,
        AUTHOR={D. Patterson and T. Anderson and N. Cardwell and R. Fromm and K. Keeton and C. Kozyrakis and R. Thomas and C. Yelick},
        TITLE={{A Case for Intelligent DRAM: IRAM}},
        JOURNAL={IEEE Micro},
        VOLUME={17(2)},
	PAGES={},
        MONTH={April},
        YEAR={1997}}

@ARTICLE{balasubramonianmuralimanohar06,
        AUTHOR={R. Balasubramonian and N. Muralimanohar and K. Ramani and L. Cheng and J. Carter},
        TITLE={{Leveraging Wire Properties at the Microarchitecture Level}},
        JOURNAL={IEEE Micro},
        VOLUME={26(6)},
	PAGES={},
        MONTH={Nov/Dec},
        YEAR={2006}}


@CONFERENCE{chengmuralimanohar05,
        AUTHOR={L. Cheng and N. Muralimanohar and K. Ramani and R. Balasubramonian and J. Carter},
        TITLE={{Wire Management for Coherence Traffic in Chip Multiprocessors}},
        BOOKTITLE={Proceedings of the 6th Workshop on Complexity-Effective Design, held in conjunction with ISCA-32},
        PAGES={},
        MONTH={June},
        YEAR={2005}}

@CONFERENCE{schererscott05,
        AUTHOR={W. Scherer and M. Scott},
        TITLE={{Advanced Contention Management for Dynamic Software Transactional Memory}},
        BOOKTITLE={Proceedings of PODC},
        PAGES={},
        MONTH={},
        YEAR={2005}}

@CONFERENCE{chakravortyranjan06,
        AUTHOR={A. Chakravorty and A. Ranjan and R. Balasubramonian},
        TITLE={{Re-Visiting the Performance Impact of Microarchitectural Floorplanning}},
        BOOKTITLE={Proceedings of the 3rd Workshop on Temperature Aware Computer Systems, held in conjunction with ISCA-33},
        PAGES={},
        MONTH={June},
        YEAR={2006}}

@book{larusrajwar06,
  author	= {Larus, James R. and Rajwar, Ravi},
  title		= {Transactional Memory},
  year		= {2006},
  publisher	= {Morgan \& Claypool},
  urlpage	= {http://www.morganclaypool.com/doi/abs/10.2200/S00070ED1V01Y200611CAC002},
}

@book{pacheco01,
  author	= {Pacheco, Peter S.},
  title		= {Parallel Programming with MPI},
  year		= {2001},
  publisher	= {Morgan Kauffman Publishers},
  urlpage	= {http://www.elsevierdirect.com/product.jsp?isbn=9781558603394},
}



@CONFERENCE{chandraguo05,
        AUTHOR={D. Chandra and F. Guo and S. Kim and Y. Solihin},
        TITLE={{Predicting inter-thread cache contention on a chip-multiprocessor architecture}},
        BOOKTITLE={Proceedings of HPCA-11},
        PAGES={},
        MONTH={February},
        YEAR={2005}}

@CONFERENCE{riccibarrus06,
        AUTHOR={R. Ricci and S. Barrus and D. Gebhardt and R. Balasubramonian},
        TITLE={{Leveraging Bloom Filters for Smart Search Within NUCA Caches}},
        BOOKTITLE={Proceedings of the 7th Workshop on Complexity-Effective Design, held in conjunction with ISCA-33},
        PAGES={},
        MONTH={June},
        YEAR={2006}}

@CONFERENCE{yaghmourdagenais00,
        AUTHOR={K. Yaghmour and M. Dagenais},
        TITLE={{Measuring and Characterizing System Behavior Using Kernel-Level Event Logging}},
        BOOKTITLE={Proceedings of the USENIX Annual Technical Conference},
        PAGES={},
        MONTH={},
        YEAR={2000}}

@CONFERENCE{muralimanoharbalasubramonian06,
        AUTHOR={N. Muralimanohar and R. Balasubramonian},
        TITLE={{The Effect of Interconnect Design on the Performance of Large L2 Caches}},
        BOOKTITLE={Proceedings of the 3rd IBM Watson Conference on Interaction between Architecture, Circuits, and Compilers},
        PAGES={},
        MONTH={October},
        YEAR={2006}}

@CONFERENCE{awasthibalasubramonian06,
        AUTHOR={M. Awasthi and R. Balasubramonian},
        TITLE={{Exploring the Design Space for 3D Clustered Architectures}},
        BOOKTITLE={Proceedings of the 3rd IBM Watson Conference on Interaction between Architecture, Circuits, and Compilers},
        PAGES={},
        MONTH={October},
        YEAR={2006}}

@CONFERENCE{nellansbalasubramonian05,
        AUTHOR={D. Nellans and R. Balasubramonian and E. Brunvand},
        TITLE={{A Case for Increased Operating System Support in Chip Multi-Processors}},
        BOOKTITLE={Proceedings of the 2nd IBM Watson Conference on Interaction between Architecture, Circuits, and Compilers},
        MONTH={September},
        YEAR={2005}}

@CONFERENCE{ramanimuralimanohar04,
        AUTHOR={K. Ramani and N. Muralimanohar and R. Balasubramonian},
        TITLE={{Microarchitectural Techniques to Reduce Interconnect Power in Clustered Processors}},
        BOOKTITLE={Proceedings of the 5th Workshop on Complexity-Effective Design, held in conjunction with ISCA-31},
        PAGES={},
        MONTH={June},
        YEAR={2004}}

@CONFERENCE{taylorlee04,
        AUTHOR={M. Taylor and W. Lee and J. Miller and D. Wentzlaff and I. Bratt and B. Greenwald and H. Hoffmann and P. Johnson and J. Kim and J. Psota and A. Raraf and N. Shnidman and V. Strumpen and M. Frank and S. Amarasinghe and A. Agarwal},
        TITLE={{Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams}},
        BOOKTITLE={Proceedings of ISCA-31},
        PAGES={},
        MONTH={June},
        YEAR={2004}}

@CONFERENCE{taylorlee03,
        AUTHOR={M. Taylor and W. Lee and S. Amarasinghe and A. Agarwal},
        TITLE={{Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architectures}},
        BOOKTITLE={Proceedings of HPCA-9},
        PAGES={},
        MONTH={February},
        YEAR={2003}}

@CONFERENCE{kumarpeh07,
        AUTHOR={A. Kumar and L. Peh and P. Kundu and N. Jha},
        TITLE={{Express Virtual Channels: Towards the Ideal Interconnection Fabric}},
        BOOKTITLE={Proceedings of ISCA},
        PAGES={},
        YEAR={2007}}


@CONFERENCE{magenkolodny04,
        AUTHOR={N. Magen and A. Kolodny and U. Weiser and N. Shamir},
        TITLE={{Interconnect Power Dissipation in a Microprocessor}},
        BOOKTITLE={Proceedings of System Level Interconnect Prediction},
        PAGES={},
        MONTH={February},
        YEAR={2004}}

@CONFERENCE{balasubramoniansrinivasan03,
        AUTHOR={R. Balasubramonian and V. Srinivasan and S. Dwarkadas},
        TITLE={{Hot-and-Cold: Using Criticality in the Design of Energy-Efficient Caches}},
        BOOKTITLE={Workshop on Power-Aware Computer Systems, in conjunction with MICRO-36},
        PAGES={},
        MONTH={December},
        YEAR={2003}}

@CONFERENCE{hogainsley04,
        AUTHOR={R. Ho and J. Gainsley and R. Drost},
        TITLE={{Long Wires and Asynchronous Control}},
        BOOKTITLE={Proceedings of ASYNC-10},
        PAGES={},
        MONTH={April},
        YEAR={2004}}

@CONFERENCE{balasubramonian04,
        AUTHOR={R. Balasubramonian},
        TITLE={{Cluster Prefetch: Tolerating On-Chip Wire Delays in Clustered Microarchitectures}},
        BOOKTITLE={Proceedings of ICS-18},
        PAGES={},
        MONTH={June},
        YEAR={2004}}

@CONFERENCE{davislaudon05,
        AUTHOR={J. Davis and J. Laudon and K. Olukotun},
        TITLE={{Maximizing CMP Throughput with Mediocre Cores}},
        BOOKTITLE={Proceedings of PACT-14},
        PAGES={},
        MONTH={September},
        YEAR={2005}}

@CONFERENCE{hammondwilley98,
        AUTHOR={L. Hammond and M. Willey and K. Olukotun},
        TITLE={{Data Speculation Support for a Chip Multiprocessor}},
        BOOKTITLE={Proceedings of ASPLOS-VIII},
        PAGES={},
        MONTH={October},
        YEAR={1998}}

@CONFERENCE{olukotunnayfeh96,
        AUTHOR={K. Olukotun and B.A. Nayfeh and L. Hammond and K. Wilson and K-Y. Chang},
        TITLE={{The Case for a Single-Chip Multiprocessor}},
        BOOKTITLE={Proceedings of ASPLOS-VII},
        PAGES={},
        MONTH={October},
        YEAR={1996}}

@CONFERENCE{collinstullsen04,
        AUTHOR={J.D. Collins and D.M. Tullsen},
        TITLE={{Clustered Multithreaded Architectures -- Pursuing Both IPC and Cycle Time}},
        BOOKTITLE={Proceedings of the 18th IPDPS},
        PAGES={},
        MONTH={April},
        YEAR={2004}}

@CONFERENCE{kapasidally02,
        AUTHOR={U. Kapasi and W.J. Dally and S. Rixner and J.D. Owens and B. Khailany},
        TITLE={{The Imagine Stream Processor}},
        BOOKTITLE={Proceedings of ICCD},
        PAGES={},
        MONTH={September},
        YEAR={2002}}

@book{dallytowles,
        author="W.J. Dally and B. Towles",
        title="Principles and Practices of Interconnection Networks",
        edition="1st",
        publisher={Morgan Kaufmann},
        address={},
        year=2003}


@book{keethbaker08,
        author="B. Keeth and R. J. Baker and B. Johnson and F. Lin",
        title="DRAM Circuit Design - Fundamental and High-Speed Topics",
        edition="",
        publisher={IEEE Press},
        address={},
        year=2008}




@CONFERENCE{kesslerjooss89,
        AUTHOR={R.E. Kessler and R. Jooss and A. Lebeck and M.D. Hill},
        TITLE={{Inexpensive Implementations of Set-Associativity}},
        BOOKTITLE={Proceedings of ISCA-16},
        PAGES={},
        MONTH={May},
        YEAR={1989}}

@CONFERENCE{kimsmith02,
        AUTHOR={H-S. Kim and J.E. Smith},
        TITLE={{An Instruction Set and Microarchitecture for Instruction Level Distributed Processing}},
        BOOKTITLE={Proceedings of ISCA-29},
        PAGES={},
        MONTH={May},
        YEAR={2002}}


@MISC{hessonleblanc97,
	AUTHOR={J. Hesson and J. LeBlanc and S. Ciavaglia},
	TITLE={{Apparatus to Dynamically Control the Out-of-Order Execution of Load-Store Instructions}},
	HOWPUBLISHED={US Patent 5,615,350},
	MONTH={March},
	YEAR={1997}}

@CONFERENCE{brooksmartonosi01,
        AUTHOR={D. Brooks and M. Martonosi},
        TITLE={{Dynamic Thermal Management for High-Performance Microprocessors}},
        BOOKTITLE={Proceedings of HPCA-7},
        PAGES={},
        MONTH={January},
        YEAR={2001}}

@CONFERENCE{hopinkston03,
        AUTHOR={W. Ho and T. Pinkston},
        TITLE={{A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns}},
        BOOKTITLE={Proceedings of HPCA-9},
        PAGES={},
        MONTH={February},
        YEAR={2003}}

@CONFERENCE{brooksmartonosi99,
        AUTHOR={D. Brooks and M. Martonosi},
        TITLE={{Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance}},
        BOOKTITLE={Proceedings of HPCA-5},
        PAGES={},
        MONTH={January},
        YEAR={1999}}

@ARTICLE{fridmangreenfield00,
        AUTHOR={J. Fridman and Z. Greenfield},
        TITLE={{The TigerSharc DSP Architecture}},
        JOURNAL={IEEE Micro},
        VOLUME={},
	PAGES={},
        MONTH={January/February},
        YEAR={2000}}

@ARTICLE{ainsworthpinkston07,
        AUTHOR={T. W. Ainsworth and T. M. Pinkston},
        TITLE={{Characterizing the Cell EIB On-Chip Network}},
        JOURNAL={IEEE Micro},
        VOLUME={},
	PAGES={},
        MONTH={September/October},
        YEAR={2007}}
 

@ARTICLE{pehpinkston05,
        AUTHOR={L-S. Peh and T. Pinkston},
        TITLE={{Guest Editorial: Special Section on On-Chip Networks}},
        JOURNAL={IEEE Transactions on Parallel and Distributed Systems},
        VOLUME={16(2)},
	PAGES={},
        MONTH={February},
        YEAR={2005}}

@ARTICLE{kalterstapper90,
        AUTHOR={H. L. Kalter and others},
        TITLE={{A 50-ns 16-Mb DRAM with 10-ns Data Rate and On-Chip ECC}},
        JOURNAL={IEEE Journal of Solid-State Circuits},
        VOLUME={25(5)},
	PAGES={},
        MONTH={October},
        YEAR={1990}}




@ARTICLE{dally92,
        AUTHOR={W. Dally},
        TITLE={{Virtual-Channel Flow Control}},
        JOURNAL={IEEE Transactions on Parallel and Distributed Systems},
        VOLUME={3(2)},
        PAGES={},
        MONTH={March},
        YEAR={1992}}

@ARTICLE{huhburger04,
 AUTHOR={Jaehyuk Huh and Doug Burger and Jichuan Chang and Gurindar S. Sohi},
 TITLE={{Speculative Incoherent Cache Protocols}},
 JOURNAL={IEEE Micro},
 VOLUME={24},
 NUMBER={6},
 PAGES={104-109},
 YEAR={2004}
}



@ARTICLE{brooksbose00,
        AUTHOR={D. Brooks and P. Bose and S. Schuster and H. Jacobson and P. Kudva and A. Buyuktosunoglu and J. Wellman and V. Zyuban and M. Gupta and P. Cook},
        TITLE={{Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors}},
        JOURNAL={IEEE Micro},
        VOLUME={},
	PAGES={},
        MONTH={November/December},
        YEAR={2000}}

@ARTICLE{gerosagary94,
        AUTHOR={G. Gerosa and et al.},
        TITLE={{A 2.2 W, 80 MHz Superscalar RISC Microprocessor}},
        JOURNAL={IEEE Journal of Solid-State Circuits},
        VOLUME={29(12)},
	PAGES={1440-1454},
        MONTH={December},
        YEAR={1994}}

@ARTICLE{welch84,
        AUTHOR={T.A. Welch},
        TITLE={{A Technique for High Performance Data Compression}},
        JOURNAL={IEEE Computer},
        VOLUME={17(6)},
	PAGES={8-19},
        MONTH={June},
        YEAR={1984}}

@CONFERENCE{loh02,
        AUTHOR={G.H. Loh},
        TITLE={{Exploiting Data-Width Locality to Increase Superscalar Execution Bandwidth}},
        BOOKTITLE={Proceedings of MICRO-35},
        PAGES={},
        MONTH={November},
        YEAR={2002}}

@CONFERENCE{yangzhang00,
        AUTHOR={J. Yang and Y. Zhang and R. Gupta},
        TITLE={{Frequent Value Compression in Data Caches}},
        BOOKTITLE={Proceedings of MICRO-33},
        PAGES={258-265},
        MONTH={December},
        YEAR={2000}}

@CONFERENCE{beckmannwood04,
        AUTHOR={B.M. Beckmann and D.A. Wood},
        TITLE={{Managing Wire Delay in Large Chip-Multiprocessor Caches}},
        BOOKTITLE={Proceedings of MICRO-37},
        PAGES={},
        MONTH={December},
        YEAR={2004}}

@CONFERENCE{alameldeenwood03,
       AUTHOR={Alaa Alameldeen and David Wood},
       TITLE={{Variability in Architectural Simulations of Multi-Threaded Workloads}},
       BOOKTITLE={Proceedings of HPCA-9},
       PAGES={},
       MONTH={March},
       YEAR={2003}}

@CONFERENCE{beckmannwood03,
        AUTHOR={B.M. Beckmann and D.A. Wood},
        TITLE={{TLC: Transmission Line Caches}},
        BOOKTITLE={Proceedings of MICRO-36},
        PAGES={},
        MONTH={December},
        YEAR={2003}}

@CONFERENCE{racunaspatt03,
        AUTHOR={P. Racunas and Y.N. Patt},
        TITLE={{Partitioned First-Level Cache Design for Clustered Microarchitectures}},
        BOOKTITLE={Proceedings of ICS-17},
        PAGES={},
        MONTH={June},
        YEAR={2003}}

@CONFERENCE{sazeidesvassiliadis96,
        AUTHOR={Y. Sazeides and S. Vassiliadis and J.E. Smith},
        TITLE={{The Performance Potential of Data Dependence Speculation and Collapsing}},
        BOOKTITLE={Proceedings of MICRO-29},
        PAGES={238-247},
        MONTH={Dec},
        YEAR={1996}}

@CONFERENCE{aggarwalfranklin02,
        AUTHOR={A. Aggarwal and M. Franklin},
        TITLE={{Hierarchical Interconnects for On-Chip Clustering}},
        BOOKTITLE={Proceedings of IPDPS},
        PAGES={},
        MONTH={April},
        YEAR={2002}}

@CONFERENCE{annavarampatel01,
        AUTHOR={M. Annavaram and J. Patel and E. Davidson},
        TITLE={{Data Prefetching by Dependence Graph Precomputation}},
        BOOKTITLE={Proceedings of ISCA-28},
        PAGES={52-61},
        MONTH={July},
        YEAR={2001}}

@CONFERENCE{collinswang01,
        AUTHOR={J. Collins and H. Wang and D. Tullsen and C. Hughes and Y-F. Lee and D. Lavery and J. Shen},
        TITLE={{Speculative Precomputation: Long-Range Prefetching of Delinquent
 Loads}},
        BOOKTITLE={Proceedings of ISCA-28},
        PAGES={14-25},
        MONTH={July},
        YEAR={2001}}

@CONFERENCE{fiskbahar99,
        AUTHOR={B. Fisk and I. Bahar},
        TITLE={{The Non-Critical Buffer: Using Load Latency Tolerance to Improve Data Cache Efficiency}},
        BOOKTITLE={IEEE International Conference on Computer Design},
        PAGES={538-545},
        MONTH={October},
        YEAR={1999}}

@CONFERENCE{srinivasanju01,
        AUTHOR={S. Srinivasan and R. Ju and A. Lebeck and C. Wilkerson},
        TITLE={{Locality vs. Criticality}},
        BOOKTITLE={Proceedings of ISCA-28},
        PAGES={132-143},
        MONTH={July},
        YEAR={2001}}

@CONFERENCE{romerohlrich95,
        AUTHOR={T. Romer and W. Ohlrich and A. Karlin and B. Bershad},
        TITLE={{Reducing TLB and Memory Overhead Using Online Superpage 
Promotion}},
        BOOKTITLE={Proceedings of ISCA-22},
        YEAR={1995}}

@CONFERENCE{veidenbaumtang99,
        AUTHOR={A. Veidenbaum and W. Tang and R. Gupta and A. Nicolau and 
X. Ji},
        TITLE={{Adapting Cache Line Size to Application Behavior}},
        BOOKTITLE={Proceedings of ICS},
        YEAR={1999}}

@CONFERENCE{reiffan02,
        AUTHOR={R. Reif and A. Fan and K.-N. Chen and S. Das},
        TITLE={{Fabrication Technologies for Three-Dimensional Integrated Circuits}},
        BOOKTITLE={Proceedings of 3rd International Symposium on Quality Electronic Design},
        PAGES={},
        MONTH={March},
        YEAR={2002}}

@CONFERENCE{congzhang05,
        AUTHOR={J. Cong and Y. Zhang},
        TITLE={{Thermal-Driven Multilevel Routing for 3-D ICs}},
        BOOKTITLE={Proceedings of ASP-DAC},
        PAGES={},
        MONTH={January},
        YEAR={2005}}

@CONFERENCE{puttaswamyloh06a,
        AUTHOR={K. Puttaswamy and G. Loh},
        TITLE={{Implementing Register Files for High-Performance Microprocessors in a Die-Stacked (3D) Technology}},
        BOOKTITLE={Proceedings of ISVLSI},
        PAGES={},
        MONTH={March},
        YEAR={2006}}

@CONFERENCE{puttaswamyloh06b,
        AUTHOR={K. Puttaswamy and G. Loh},
        TITLE={{The Impact of 3-Dimensional Integration on the Design of Arithmetic Units}},
        BOOKTITLE={Proceedings of ISCAS},
        PAGES={},
        MONTH={May},
        YEAR={2006}}

@CONFERENCE{puttaswamyloh06c,
        AUTHOR={K. Puttaswamy and G. Loh},
        TITLE={{Thermal Analysis of a 3D Die-Stacked High-Performance Microprocessor}},
        BOOKTITLE={Proceedings of GLSVLSI},
        PAGES={},
        MONTH={April},
        YEAR={2006}}

@CONFERENCE{puttaswamyloh06d,
        AUTHOR={K. Puttaswamy and G. Loh},
        TITLE={{Dynamic Instruction Schedulers in a 3-Dimensional Integration Technology}},
        BOOKTITLE={Proceedings of GLSVLSI},
        PAGES={},
        MONTH={April},
        YEAR={2006}}

@CONFERENCE{puttaswamyloh05,
        AUTHOR={K. Puttaswamy and G. Loh},
        TITLE={{Implementing Caches in a 3D Technology for High Performance Processors}},
        BOOKTITLE={Proceedings of ICCD},
        PAGES={},
        MONTH={October},
        YEAR={2005}}

@CONFERENCE{mayegaerdogan03,
        AUTHOR={J. Mayega and O. Erdogan and P. Belemjian and K. Zhou and J. McDonald and R. Kraft},
        TITLE={{3D Direct Vertical Interconnect Microprocessors Test Vehicle}},
        BOOKTITLE={Proceedings of GLSVLSI},
        PAGES={},
        MONTH={},
        YEAR={2003}}

@CONFERENCE{xubodik03,
        AUTHOR={M. Xu and R. Bodik and M. Hill},
        TITLE={{A ``Flight Data Recorder'' for Enabling Full-System Multiprocessor Deterministic Replay}},
        BOOKTITLE={Proceedings of ISCA-30},
        PAGES={},
        MONTH={June},
        YEAR={2003}}

@CONFERENCE{hammondwong04,
        AUTHOR={L. Hammond and V. Wong and M. Chen and B. Hertzberg and B. Carlstrom and M. Prabhu and H. Wijaya and C. Kozyrakis and K. Olukotun},
        TITLE={{Transactional Memory Coherence and Consistency (TCC)}},
        BOOKTITLE={Proceedings of ISCA-31},
        PAGES={},
        MONTH={June},
        YEAR={2004}}

@CONFERENCE{sanchezyen07,
        AUTHOR={D. Sanchez and L. Yen and M. Hill and K. Sankaralingam},
        TITLE={{Implementing Signatures for Transactional Memory}},
        BOOKTITLE={Proceedings of MICRO-40},
        PAGES={},
        MONTH={December},
        YEAR={2007}}

@CONFERENCE{ramadanrossbach07,
        AUTHOR={H. Ramadan and C. Rossbach and D. Porter and O. Hofmann and A. Bhandari and E. Witchel},
        TITLE={{MetaTM/TxLinux: Transactional Memory for an Operating System}},
        BOOKTITLE={Proceedings of ISCA-34},
        PAGES={},
        MONTH={June},
        YEAR={2007}}

@CONFERENCE{rajwarherlihy05,
        AUTHOR={R. Rajwar and M. Herlihy and K. Lai},
        TITLE={{Virtualizing Transactional Memory}},
        BOOKTITLE={Proceedings of ISCA-32},
        PAGES={},
        MONTH={June},
        YEAR={2005}}

@CONFERENCE{ananianasanovic05,
        AUTHOR={C. Ananian and K. Asanovic and B. Kuszmaul and C. Leiserson and S. Lie},
        TITLE={{Unbounded Transactional Memory}},
        BOOKTITLE={Proceedings of HPCA-11},
        PAGES={},
        MONTH={February},
        YEAR={2005}}

@CONFERENCE{herlihymoss93,
        AUTHOR={M. Herlihy and J. Moss},
        TITLE={{Transactional Memory: Architectural Support for Lock-Free Data Structures}},
        BOOKTITLE={Proceedings of ISCA-20},
        PAGES={},
        MONTH={May},
        YEAR={1993}}

@CONFERENCE{bobbamoore07,
        AUTHOR={J. Bobba and K. Moore and H. Volos and L. Yen and M. Hill and M. Swift and D. Wood},
        TITLE={{Performance Pathologies in Hardware Transactional Memory}},
        BOOKTITLE={Proceedings of ISCA-34},
        PAGES={},
        MONTH={June},
        YEAR={2007}}

@CONFERENCE{rajwargoodman02,
        AUTHOR={R. Rajwar and J. Goodman},
        TITLE={{Transactional Lock-Free Execution of Lock-Based Programs}},
        BOOKTITLE={Proceedings of ASPLOS-X},
        PAGES={},
        MONTH={October},
        YEAR={2002}}

@CONFERENCE{moorebobba06,
        AUTHOR={K. Moore and J. Bobba and M. Moravan and M. Hill and D. Wood},
        TITLE={{LogTM: Log-Based Transactional Memory}},
        BOOKTITLE={Proceedings of HPCA-12},
        PAGES={},
        MONTH={February},
        YEAR={2006}}

@CONFERENCE{daschandrakasan03,
        AUTHOR={S. Das and A. Chandrakasan and R. Reif},
        TITLE={{Three-Dimensional Integrated Circuits: Performance, Design Methodology, and CAD Tools}},
        BOOKTITLE={Proceedings of ISVLSI},
        PAGES={},
        MONTH={},
        YEAR={2003}}

@CONFERENCE{daschandrakasan04,
        AUTHOR={S. Das and A. Chandrakasan and R. Reif},
        TITLE={{Timing, Energy, and Thermal Performance of Three-Dimensional Integrated Circuits}},
        BOOKTITLE={Proceedings of GLSVLSI},
        PAGES={},
        MONTH={},
        YEAR={2004}}

@CONFERENCE{wilkersonraman04,
        AUTHOR={P. Wilkerson and A. Raman and M. Turowski},
        TITLE={{Fast, Automated Thermal Simulation of Three-Dimensional Integrated Circuits}},
        BOOKTITLE={Proceedings of 9th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems},
        PAGES={},
        MONTH={June},
        YEAR={2004}}

@CONFERENCE{chiangsouri01,
        AUTHOR={T.-Y. Chiang and S. Souri and C. Chui and K.C. Saraswat},
        TITLE={{Thermal Analysis of Heterogeneous 3-D ICs with Various Integration Scenarios}},
        BOOKTITLE={Proceedings of IEEE IEDM},
        PAGES={},
        MONTH={},
        YEAR={2001}}

@CONFERENCE{chiangbanerjee01,
        AUTHOR={T.-Y. Chiang and K. Banerjee and K.C. Saraswat},
        TITLE={{Compact Modeling and SPICE-Based Simulation for Electrothermal Analysis of Multilevel ULSI Interconnects}},
        BOOKTITLE={Proceedings of ICCAD},
        PAGES={},
        MONTH={},
        YEAR={2001}}

@CONFERENCE{dasfan04,
        AUTHOR={S. Das and A. Fan and K.-N. Chen and C. Tan},
        TITLE={{Technology, Performance, and Computer-Aided Design of Three-Dimensional Integrated Circuits}},
        BOOKTITLE={Proceedings of International Symposium on Physical Design},
        PAGES={},
        MONTH={April},
        YEAR={2004}}

@CONFERENCE{blackannavaram06,
        AUTHOR={B. Black and M. Annavaram and E. Brekelbaum and J. DeVale and L. Jiang and G. Loh and D. McCauley and P. Morrow and D. Nelson and D. Pantuso and P. Reed and J. Rupley and S. Shankar and J. Shen and C. Webb},
        TITLE={{Die Stacking (3D) Microarchitecture}},
        BOOKTITLE={Proceedings of MICRO-39},
        PAGES={},
        MONTH={December},
        YEAR={2006}}

@CONFERENCE{loiagrawal06,
        AUTHOR={G. Loi and B. Agrawal and N. Srivastava and S. Lin and T. Sherwood and K. Banerjee},
        TITLE={{A Thermally-Aware Performance Analysis of Vertically Integrated (3-D) Processor-Memory Hierarchy}},
        BOOKTITLE={Proceedings of DAC-43},
        PAGES={},
        MONTH={June},
        YEAR={2006}}

@CONFERENCE{reedyeung05,
        AUTHOR={P. Reed and G. Yeung and B. Black},
        TITLE={{Design Aspects of a Microprocessor Data Cache using 3D Die Interconnect Technology}},
        BOOKTITLE={Proceedings of International Conference on Integrated Circuit Design and Technology},
        PAGES={},
        MONTH={May},
        YEAR={2005}}

@CONFERENCE{blacknelson04,
        AUTHOR={B. Black and D. Nelson and C. Webb and N. Samra},
        TITLE={{3D Processing Technology and its Impact on IA32 Microprocessors}},
        BOOKTITLE={Proceedings of ICCD},
        PAGES={},
        MONTH={October},
        YEAR={2004}}

@CONFERENCE{linicopoulos06,
        AUTHOR={F. Li and C. Nicopoulos and T. Richardson and Y. Xie and N. Vijaykrishnan and M. Kandemir},
        TITLE={{Design and Management of 3D Chip Multiprocessors Using Network-in-Memory}},
        BOOKTITLE={Proceedings of ISCA-33},
        PAGES={},
        MONTH={June},
        YEAR={2006}}

@CONFERENCE{tsaixie05,
        AUTHOR={Y.-F. Tsai and Y. Xie and N. Vijaykrishnan and M.J. Irwin},
        TITLE={{Three-Dimensional Cache Design Using 3DCacti}},
        BOOKTITLE={Proceedings of ICCD},
        PAGES={},
        MONTH={October},
        YEAR={2005}}

@CONFERENCE{nelsonbriggs05,
        AUTHOR={N. Nelson and G. Briggs and M. Haurylau and G. Chen and H. Chen and D. Albonesi and E. Friedman and P. Fauchet},
        TITLE={{Alleviating Thermal Constraints while Maintaining Performance Via Silicon-Based On-Chip Optical Interconnects}},
        BOOKTITLE={Proceedings of Workshop on Unique Chips and Systems},
        PAGES={},
        MONTH={March},
        YEAR={2005}}

@CONFERENCE{haurylauchen05,
        AUTHOR={M. Haurylau and H. Chen and J. Zhang and G. Chen and N. Nelson and D. Albonesi and E. Friedman and P. Fauchet},
        TITLE={{On-Chip Optical Interconnect Roadmap: Challenges and Critical Directions}},
        BOOKTITLE={Proceedings of 2nd International Group IV Photonics Conference},
        PAGES={},
        MONTH={September},
        YEAR={2005}}

@CONFERENCE{rashidtan05,
        AUTHOR={M. Rashid and E. Tan and M. Huang and D. Albonesi},
        TITLE={{Exploiting Coarse-Grain Verification Parallelism for Power-Efficient Fault Tolerance}},
        BOOKTITLE={Proceedings of PACT-14},
        PAGES={},
        MONTH={},
        YEAR={2005}}

@CONFERENCE{dahlgrenstenstrom91,
        AUTHOR={F. Dahlgren and P. Stenstrom},
        TITLE={{On Reconfigurable On-Chip Data Caches}},
        BOOKTITLE={Proceedings of MICRO-24},
        PAGES={189-198},
        MONTH={},
        YEAR={1991}}

@CONFERENCE{buyuktosunogluschuster01,
        AUTHOR={A. Buyuktosunoglu and S. Schuster and D. Brooks and P. Bose and P. Cook and D.H. Albonesi},
        TITLE={{A Circuit Level Implementation of an Adaptive Issue Queue for Power-Aware Microprocessors}},
        BOOKTITLE={Proceedings of the 11th Great Lakes Symposium on VLSI},
        PAGES={73-78},
        MONTH={March},
        YEAR={2001}}

@CONFERENCE{callahanporterfield90,
       AUTHOR={D. Callahan and A. Porterfield},
       TITLE={{Data Cache Performance of Supercomputer Applications}},
       BOOKTITLE={Proceedings of ICS},
       PAGES={564-572},
       MONTH={January},
       YEAR={1990}}

@CONFERENCE{lauperelman05,
       AUTHOR={J. Lau and E. Perelman and G. Hamerly and T. Sherwood and B. Calder},
       TITLE={{Motivation for Variable Length Intervals to Find Hierarchical Phase Behavior}},
       BOOKTITLE={Proceedings of ISPASS},
       PAGES={},
       MONTH={March},
       YEAR={2005}}

@CONFERENCE{duesterwaldcascaval03,
       AUTHOR={E. Duesterwald and C. Cascaval and S. Dwarkadas},
       TITLE={{Characterizing and Predicting Program Behavior and its Variability}},
       BOOKTITLE={Proceedings of PACT-12},
       PAGES={},
       MONTH={September},
       YEAR={2003}}

@CONFERENCE{semeraromagklis02,
       AUTHOR={G. Semeraro and G. Magklis and R. Balasubramonian and D.H. Albonesi and S. Dwarkadas and M.L. Scott},
       TITLE={{Energy Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling}},
       BOOKTITLE={Proceedings of HPCA-8},
       PAGES={29-40},
       MONTH={February},
       YEAR={2002}}

@CONFERENCE{elmoursygarg05,
       AUTHOR={A. El-Moursy and R. Garg and D.H. Albonesi and S. Dwarkadas},
       TITLE={{Partitioning Multi-Threaded Processors with a Large Number of Threads}},
       BOOKTITLE={Proceedings of ISPASS},
       PAGES={},
       MONTH={March},
       YEAR={2005}}

@CONFERENCE{magklisscott03,
       AUTHOR={G. Magklis and M.L. Scott and G. Semeraro and D.H. Albonesi and S. Dropsho},
       TITLE={{Profile-based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor}},
       BOOKTITLE={Proceedings of ISCA-30},
       PAGES={},
       MONTH={June},
       YEAR={2003}}

@CONFERENCE{dropshobuyuktosunoglu02,
       AUTHOR={S. Dropsho and A. Buyuktosunoglu and R. Balasubramonian and D. H. Albonesi and S. Dwarkadas and G. Semeraro and G. Magklis and M. L. Scott},
       TITLE={{Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power}},
       BOOKTITLE={Proceedings of the 11th International Conference on Parallel Architectures and Compilation Techniques (PACT)},
       PAGES={141-152},
       MONTH={September},
       YEAR={2002}}

@CONFERENCE{huangrenau03,
       AUTHOR={M. Huang and J. Renau and J. Torrellas},
       TITLE={{Positional Adaptation of Processors: Applications to Energy Reduction}},
       BOOKTITLE={Proceedings of ISCA-30},
       PAGES={157-168},
       MONTH={June},
       YEAR={2003}}

@CONFERENCE{parcerisasahuquillo02,
       AUTHOR={J-M. Parcerisa and J. Sahuquillo and A. Gonzalez and J. Duato},
       TITLE={{Efficient Interconnects for Clustered Microarchitectures}},
       BOOKTITLE={Proceedings of PACT},
       PAGES={},
       MONTH={September},
       YEAR={2002}}

@CONFERENCE{kecklerdally92,
       AUTHOR={S.W. Keckler and W.J. Dally},
       TITLE={{Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism}},
       BOOKTITLE={Proceedings of ISCA-19},
       PAGES={202-213},
       MONTH={May},
       YEAR={1992}}

@CONFERENCE{baharmanne01,
       AUTHOR={R. I. Bahar and S. Manne},
       TITLE={{Power and Energy Reduction Via Pipeline Balancing}},
       BOOKTITLE={Proceedings of ISCA-28},
       PAGES={218-229},
       MONTH={July},
       YEAR={2001}}

@CONFERENCE{ponomarevkucuk01,
       AUTHOR={D.V. Ponomarev and G. Kucuk and K. Ghose},
       TITLE={{Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Datapath Resources}},
       BOOKTITLE={Proceedings of MICRO-34},
       PAGES={90-101},
       MONTH={December},
       YEAR={2001}}

@CONFERENCE{sankaralingamsingh03,
       AUTHOR={K. Sankaralingam and V. Singh and S. Keckler and D. Burger},
       TITLE={{Router Inter-ALU Networks for ILP Scalability and Performance}},
       BOOKTITLE={Proceedings of ICCD},
       PAGES={},
       MONTH={October},
       YEAR={2003}}

@CONFERENCE{sankaralingamnagarajan03,
       AUTHOR={K. Sankaralingam and R. Nagarajan and H. Liu and C. Kim and J. Huh and D. Burger and S. Keckler and C.R. Moore},
       TITLE={{Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture}},
       BOOKTITLE={Proceedings of ISCA-30},
       PAGES={},
       MONTH={June},
       YEAR={2003}}

@CONFERENCE{sankaralingamnagarajan06,
       AUTHOR={K. Sankaralingam and R. Nagarajan and P. Gratz and R. Desikan and D. Gulati and H. Hanson and C. Kim and H. Liu and N. Ranganathan and S. Sethumadhavan and S. Sharif and P. Shivakumar and W. Yoder and R. McDonald and S. Keckler and D. Burger},
       TITLE={{The Distributed Microarchitecture of the TRIPS Prototype Processor}},
       BOOKTITLE={Proceedings of MICRO},
       PAGES={},
       YEAR={2006}}



@CONFERENCE{nagarajansankaralingam01,
       AUTHOR={R. Nagarajan and K. Sankaralingam and D. Burger and S. Keckler},
       TITLE={{A Design Space Evaluation of Grid Processor Architectures}},
       BOOKTITLE={Proceedings of MICRO-34},
       PAGES={40-51},
       MONTH={December},
       YEAR={2001}}

@CONFERENCE{buyuktosunogluschuster00,
       AUTHOR={A. Buyuktosunoglu and S. Schuster and D. Brooks and P. Bose and P. Cook and D.H. Albonesi},
       TITLE={{An Adaptive Issue Queue for Reduced Power at High Performance}},
       BOOKTITLE={Workshop on Power-Aware Computer Systems (PACS2000, held in conjunction with ASPLOS-IX)},
       PAGES={},
       MONTH={November},
       YEAR={2000}}

@CONFERENCE{folegnanigonzalez00,
       AUTHOR={D. Folegnani and A. Gonzalez},
       TITLE={{Reducing Power Consumption of the Issue Logic}},
       BOOKTITLE={Workshop on Complexity-Effective Design (WCED2000, held in conjunction with ISCA-27)},
       PAGES={},
       MONTH={June},
       YEAR={2000}}

@CONFERENCE{ghiasicasmira00,
       AUTHOR={S. Ghiasi and J. Casmira and D. Grunwald},
       TITLE={{Using IPC Variations in Workloads with Externally Specified Rates to Reduce Power Consumption}},
       BOOKTITLE={Workshop on Complexity Effective Design (WCED2000, held in conjunction with ISCA-27)},
       PAGES={},
       MONTH={June},
       YEAR={2000}}

@CONFERENCE{huangreneau00,
       AUTHOR={M. Huang and J. Reneau and S.M. Yoo and J. Torrellas},
       TITLE={{A Framework for Dynamic Energy Efficiency and Temperature Management}},
       BOOKTITLE={Proceedings of MICRO-33},
       PAGES={202-213},
       MONTH={December},
       YEAR={2000}}

@inproceedings{chenbershad93,
        author = "J. Bradley Chen and Brian N. Bershad",
        title = {{The Impact of Operating System Structure on Memory System Performance}},
        booktitle = "Symposium on Operating Systems Principles",
        pages = "120-133",
        year = "1993",
}

@inproceedings{gloyyoung96,
    author = "Nicolas Gloy and Cliff Young and J. Bradley Chen and Michael D. Smith",
    title = {{An Analysis of Dynamic Branch Prediction Schemes on System Workloads}},
    booktitle = "Proceedings of ISCA",
    year = "1996",
}

@inproceedings{ andersonlevy91,
        author = "Anderson, Thomas E. and Levy, Henry M. and Bershad, Brian N. and Lazowska, Edward D.",
        title = {{The Interaction of Architecture and Operating System Design}},
        booktitle = "Proceedings of ASPLOS",
        year = "1991",
}


@article{agarwalhennessy88,
 author = {Anant Agarwal and John Hennessy and Mark Horowitz},
 title = {{Cache Performance of Operating System and Multiprogramming Workloads}},
 journal = {ACM Trans. Comput. Syst.},
 volume = {6},
 number = {4},
 year = {1988},
 issn = {0734-2071},
 pages = {393--431},
 doi = {http://doi.acm.org/10.1145/48012.48037},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@CONFERENCE{agarwalli02,
       AUTHOR={A. Agarwal and H. Li and K.Roy},
       TITLE={{DRG-Cache: A Data Retention Gated-Ground Cache for Low Power}},
       BOOKTITLE={Proceedings of the 39th Conference on Design Automation},
       PAGES={},
       MONTH={June},
       YEAR={2002}}

@CONFERENCE{heobarr02,
       AUTHOR={S. Heo and K. Barr and M. Hampton and K. Asanovic},
       TITLE={{Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines}},
       BOOKTITLE={Proceedings of ISCA},
       PAGES={},
       MONTH={},
       YEAR={2002}}

@CONFERENCE{flautnerkim02,
       AUTHOR={K. Flautner and N.S. Kim and S. Martin and D. Blaauw and T. Mudge},
       TITLE={{Drowsy Caches: Simple Techniques for Reducing Leakage Power}},
       BOOKTITLE={Proceedings of ISCA},
       PAGES={},
       MONTH={},
       YEAR={2002}}

@CONFERENCE{kaxirashu01,
       AUTHOR={S. Kaxiras and Z. Hu and M. Martonosi},
       TITLE={{Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power}},
       BOOKTITLE={Proceedings of ISCA},
       PAGES={},
       MONTH={},
       YEAR={2001}}

@CONFERENCE{niimakino98,
       AUTHOR={K. Nii and H. Makino and Y. Tujihashi and C. Morishima and Y. Hayakawa and H. Nunogami and T. Arakawa and H. Hamano},
       TITLE={{A Low Power SRAM Using Auto-Backgate-Controlled MT-CMOS}},
       BOOKTITLE={Proceedings of ISLPED},
       PAGES={},
       MONTH={},
       YEAR={1998}}

@CONFERENCE{tsengasanovic03,
       AUTHOR={J. Tseng and K. Asanovic},
       TITLE={{Banked Multiported Register Files for High-Frequency Superscalar Microprocessors}},
       BOOKTITLE={Proceedings of ISCA-30},
       PAGES={},
       MONTH={June},
       YEAR={2003}}

@CONFERENCE{parkpowell02,
       AUTHOR={I. Park and M. Powell and T.N. Vijaykumar},
       TITLE={{Reducing Register Ports for Higher Speed and Lower Power}},
       BOOKTITLE={Proceedings of MICRO-35},
       PAGES={},
       MONTH={November},
       YEAR={2002}}

@CONFERENCE{powellagrawal01,
       AUTHOR={M. Powell and A. Agrawal and T.N. Vijaykumar and B. Falsafi and K. Roy},
       TITLE={{Reducing Set-Associative Cache Energy via Selective Direct-Mapping and Way Prediction}},
       BOOKTITLE={Proceedings of MICRO-34},
       PAGES={},
       MONTH={December},
       YEAR={2001}}

@CONFERENCE{yangpowell01,
       AUTHOR={S.H. Yang and M. Powell and B. Falsafi and K. Roy and T.N. Vijaykumar},
       TITLE={{An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep Submicron High-Performance I-Caches}},
       BOOKTITLE={Proceedings of HPCA},
       YEAR={2001}}

@CONFERENCE{dhodapkarsmith02,
       AUTHOR={A. Dhodapkar and J. E. Smith},
       TITLE={{Managing Multi-Configurable Hardware via Dynamic Working Set Analysis}},
       BOOKTITLE={Proceedings of ISCA-29},
       PAGES={233-244},
       MONTH={May},
       YEAR={2002}}

@CONFERENCE{sohifranklin91,
       AUTHOR={G.S. Sohi and M. Franklin},
       TITLE={{High-Bandwidth Data Memory Systems for Superscalar Processors}},
       BOOKTITLE={Proceedings of ASPLOS},
       PAGES={53-62},
       MONTH={},
       YEAR={1991}}

@CONFERENCE{swensenpatt88,
       AUTHOR={J.A. Swensen and Y.N. Patt},
       TITLE={{Hierarchical Registers for Scientific Computers}},
       BOOKTITLE={Proceedings of ICS},
       PAGES={346-354},
       MONTH={July},
       YEAR={1988}}

@ARTICLE{albonesibalasubramonian03,
        AUTHOR={D.H. Albonesi and R. Balasubramonian and S.G. Dropsho and S. Dwarkadas and E.G. Friedman and M.C. Huang and V. Kursun and G. Magklis and M.L. Scott and G. Semeraro and P. Bose and A. Buyuktosunoglu and P.W. Cook and S.E. Schuster},
        TITLE={{Dynamically Tuning Processor Resources with Adaptive Processing}},
        JOURNAL={IEEE Computer: Special Issue on Power-Aware Computing},
        VOLUME={36(12)},
	PAGES={49-58},
        MONTH={December},
        YEAR={2003}}

@ARTICLE{balasubramonianalbonesi03,
        AUTHOR={R. Balasubramonian and D.H. Albonesi and A. Buyuktosunoglu and S. Dwarkadas},
        TITLE={{A Dynamically Tunable Memory Hierarchy}},
        JOURNAL={IEEE Transactions on Computers},
        VOLUME={52(10)},
	PAGES={1243-1258},
        MONTH={October},
        YEAR={2003}}

@ARTICLE{dally91,
        AUTHOR={W. J. Dally},
        TITLE={{Express Cubes: Improving the Performance of k-ary n-cube Interconnection Networks}},
        JOURNAL={IEEE Transactions on Computers},
        VOLUME={40(9)},
        YEAR={1991}}



@ARTICLE{smithsohi95,
        AUTHOR={J.E. Smith and G.S. Sohi},
        TITLE={{The Microarchitecture of Superscalar Processors}},
        JOURNAL={Proceedings of the IEEE},
        VOLUME={83},
	PAGES={1609-1624},
        MONTH={December},
        YEAR={1995}}

@ARTICLE{srinivasanlebeck99,
        AUTHOR={S. T. Srinivasan and A. R. Lebeck},
        TITLE={{Load Latency Tolerance in Dynamically Scheduled Processors}},
        JOURNAL={Journal of Instruction-Level Parallelism},
        VOLUME={1},
        MONTH={October},
        YEAR={1999}}

@article{hennessy.fcrc99_keynote,
                  author="J.L. Hennessy",
                  title="Back to the Future: Time to Return to Some Long
                  Standing Problems in Computer Systems?",
                  journal="Federated Computer Conference",
                  publisher={Keynote Address},
                  month={May},
                  year=1999}

@article{nonblock,
                  author="K.I. Farkas and N.P. Jouppi",
                  title="Complexity/Performance Tradeoffs with
                  Non-Blocking Loads",
                  journal="Proceedings of ISCA-21",
                  pages="211-222",
                  month={April},
                  year=1994}

@article{repeater_bak,
author="H.B. Bakoglu and J.D. Meindl",
title="Optimal Interconnect Circuits for {VLSI}",
journal="IEEE Transactions on Computers",
volume=32,
number=5,
pages="903-909",
month={May},
year=1985}



@article{alpha21364,
                  author="P. Bannon",
                  title="Alpha 21364: A Scalable Single-Chip {SMP}",
                  journal="Microprocessor Forum",
                  month={October},
                  year=1998}

@article{pa8500,
                  author="G. Lesartre and D. Hunt",
                  title="{PA}-8500: The Continuing Evolution of the
                  {PA}-8000 Family",
                  journal="Proceedings of Compcon",
                  year=1997}

@article{pa8000,
                  author="A. Kumar",
                  title="The {HP} {PA}-8000 {RISC} {CPU}",
                  journal="IEEE Computer",
                  volume= 17,
                  number= 2,
                  pages="27-32",
                  month={March},
                  year=1997}

@article{pa8500_cache,
                  author="L. Gwennap",
                  title="{PA}-8500's 1.5{M} Cache Aids Performance",
                  journal="Microprocessor Report",
                  volume= 11,
                  number= 15,
                  month={November 17,},
                  year=1997}

@article{ics2007,
                  author="J. Chang and G. S. Sohi",
                  title="Cooperative {C}ache {P}artitioning for {C}hip {M}ultiprocessors",
                  journal="Proceedings of ISC",
                  month={June},
                  year=2007}
@article{isca98,
                  author="D.H. Albonesi",
                  title="Dynamic {IPC}/Clock Rate Optimization",
                  journal="Proceedings of ISCA-25",
                  pages="282-292",
                  month={June},
                  year=1998}


@article{pact06,
                  author="N. Rafique and W.T. Lim and M. Thottethodi",
                  title="Architectural {S}upport for {OS}-driven {CMP} {C}ache {M}anagement",
                  journal="Proceedings of PACT",
                  month={Sep},
                  year=2006}

@article{qureshi-micro,
                  author="M. Qureshi and Y. Patt",
                  title="Utility-{B}ased {C}ache {P}artitioning: A {L}ow-{O}verhead, {H}igh-{P}erformance, {R}untime {M}echanism to {P}artition {S}hared {C}aches",
                  journal="Proceedings of MICRO",
                  month={Dec},
                  year=2006}

@article{jaleel-pact,
                  author="A. Jaleel and W. Hasenplaugh and M. Qureshi and J. Sebot and S. Steely, Jr and J. Emer",
                  title="Adaptive {I}nsertion {P}olicies for {M}anaging {S}hared {C}aches",
                  journal="Proceedings of MICRO",
                  month={Oct},
                  year=2008}


@article{Herdrich2016CacheQF,
  title={Cache {Q}o{S}: From {C}oncept to {R}eality in the {I}ntel {X}eon {P}rocessor {E}5-2600 v3 {P}roduct {F}amily},
  author={A. Herdrich and E. Verplanke and P. Autee and R. Illikkal and C.
  Gianos and R. Singhal and R. Iyer},
  journal={HPCA},
  year={2016}
}

@article{li-priority-based,
  title={Priority-{B}ased {C}ache {A}llocation in {T}hroughput {P}rocessors},
  author={D. Li and M. Rhu and D. R. Johnson and M. O'Connor 
  and M. Erez and D. Burger and D. S. Fussell and S. W. Keckler},
  journal={HPCA},
  year={2015}
}

@article{micro99,
                  author="D.H. Albonesi",
                  title="Selective Cache Ways: On-Demand Cache Resource
                  Allocation",
                  journal="Proceedings of MICRO-32",
                  pages="248-259",
                  month={November},
                  year=1999}

@article{partha_reconfig_cache,
                  author="P. Ranganathan and S. Adve and N.P. Jouppi",
                  title="Reconfigurable Caches and Their Application to
                  Media Processing",
                  journal="Proceedings of ISCA-27",
                  pages="214-224",
                  month={June},
                  year=2000}

@PhdThesis{ho03,
                  author="R. Ho",
                  title="{{On-Chip Wires: Scaling and Efficiency}}",
                  school="Stanford University",
                  year="2003",
                  month="August"}

@PhdThesis{balasubramonian03,
                  author="R. Balasubramonian",
                  title="{Dynamic Management of Microarchitecture Resources in Future Microprocessors}",
                  school="University of Rochester",
                  year="2003",
                  month="August"}

@PhdThesis{mcfarland,
                  author="G.W. McFarland",
                  title="{CMOS} Technology Scaling and Its Impact on
                  Cache Delay",
                  school="Stanford University",
                  year="1997",
                  month="June"}

@article{hp_tlb,
                  author="J. Fleischman",
                  institution="{Hewlett Packard Corporation}",
                  title="Private Communication",
                  month={October},
                  year=1999}


@TECHREPORT{sia_roadmap99,
        AUTHOR={Semiconductor Industry Association},
        TITLE={{The National Technology Roadmap for Engineers}},
        YEAR={1999}}

@techreport{zhangparikh03,
                  author={Y. Zhang and D. Parikh and K. Sankaranarayanan and K. Skadron and M. Stan},
                  title={{HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects}},
                  institution={Univ. of Virginia},
                  number={CS-2003-05},
                  month={March},
                  year=2003}

@techreport{fleischmann01,
                  author={M. Fleischmann},
                  title={{Longrun Power Management}},
                  institution={Transmeta Corporation},
                  number={},
                  month={January},
                  year=2001}

@techreport{shivakumarjouppi01,
                  author="P. Shivakumar and N. P. Jouppi",
                  title="{CACTI 3.0: An Integrated Cache Timing, Power, and Area Model}",
                  institution="Compaq Western Research Laboratory",
                  number="TN-2001/2",
                  month={August},
                  year=2001}

@techreport{mcfarland_scaling,
                  author="G.W. McFarland and M. Flynn",
                  title="Limits of Scaling {MOSFETS}",
                  institution="Stanford University",
                  number="CSL-TR-95-62",
                  month={November},
                  year=1995}

@book{gerez99,
                  author="S.H. Gerez",
                  title="Algorithms for VLSI Design Automation",
                  publisher={John Wiley \& Sons, Inc.},
                  address={},
                  year=1999}

@book{bakoglu90,
                  author="H.B. Bakoglu",
                  title="Circuits, Interconnections, and Packaging for VLSI",
                  publisher={Addison-Wesley},
                  address={},
                  year=1990}

@book{hennessypatterson11,
                  author="J. L. Hennessy and D. A. Patterson",
                  title="Computer Architecture: A Quantitative Approach",
		  edition="5th",
                  publisher={Elsevier},
                  address={},
                  year=2011}

@book{hp_book,
                  author="J. L. Hennessy and D. A. Patterson",
                  title="Computer Architecture: A Quantitative Approach",
		  edition="2nd",
                  publisher={Morgan Kaufmann},
                  address={},
                  year=1996}

@book{dally_book,
                  author="W.J. Dally and J.W. Poulton",
                  title="Digital System Engineering",
                  publisher={Cambridge University Press},
                  address={Cambridge, UK},
                  year=1998}

@article{cache_energy_model,
                  author="M.B. Kamble and K. Ghose",
                  title="Analytical Energy Dissipation Models for Low
                  Power Caches",
                  journal="Proceedings of the International Symposium on
                  Low Power Electronics and Design",
                  pages="143-148",
                  month={August},
                  year=1997}

@article{alpha21164_tech,
                  author="W.J. Bowhill et al.",
                  title="Circuit Implementation of a 300-{MH}z 64-bit
                  Second-generation {CMOS} {A}lpha {CPU}",
                  journal="Digital Technical Journal",
                  volume=7,
                  number=1,
                  pages="100-118",
                  month={Special Issue},
                  year=1995}

@article{balasubramonianalbonesi00a,
                  author="R. Balasubramonian and D.H. Albonesi and
                  A. Buyuktosunoglu and S. Dwarkadas",
                  title="Dynamic Memory Hierarchy Performance Optimization",
                  journal="Workshop on Solving the Memory Wall Problem",
                  month={June},
                  year=2000}


@ARTICLE{lowneyfreudenberger93,
        AUTHOR={P.G. Lowney and S. Freudenberger and T. Karzes and W.D. Lichtenstein and R.P. Nix and J.S. O'Donnell and J.C. Ruttenberg},
        TITLE={{The Multiflow Trace Scheduling Compiler}},
        JOURNAL={Journal of Supercomputing},
        VOLUME={7},
        NUMBER={1-2},
        PAGES={51-142},
        MONTH={May},
        YEAR={1993}}

@ARTICLE{matzke97,
        AUTHOR={D. Matzke},
        TITLE={{Will Physical Scalability Sabotage Performance Gains?}},
        JOURNAL={IEEE Computer},
        VOLUME={30},
        NUMBER={9},
        PAGES={37-39},
        MONTH={September},
        YEAR={1997}}

@CONFERENCE{fernandesllosa99,
        AUTHOR={M.M. Fernandes and J. Llosa and N. Topham},
        TITLE={{Distributed Modulo Scheduling}},
        BOOKTITLE={Proceedings of HPCA-5},
        PAGES={130-134},
        MONTH={January},
        YEAR={1999}}

@CONFERENCE{nystromeichenberger98,
        AUTHOR={E. Nystrom and A.E. Eichenberger},
        TITLE={{Effective Cluster Assignment for Modulo Scheduling}},
        BOOKTITLE={Proceedings of MICRO-31},
        PAGES={103-114},
        MONTH={November},
        YEAR={1998}}

@CONFERENCE{ranganathanfranklin98,
        AUTHOR={N. Ranganathan and M. Franklin},
        TITLE={{An Empirical Study of Decentralized ILP Execution Models}},
        BOOKTITLE={Proceedings of ASPLOS-VIII},
        PAGES={272-281},
        MONTH={October},
        YEAR={1998}}

@CONFERENCE{brookstiwari00,
        AUTHOR={D. Brooks and V. Tiwari and M. Martonosi},
        TITLE={{Wattch: A Framework for Architectural-Level Power Analysis and Optimizations}},
        BOOKTITLE={Proceedings of ISCA-27},
        PAGES={83-94},
        MONTH={June},
        YEAR={2000}}

@CONFERENCE{gowanbiro98,
        AUTHOR={M. Gowan and L. Biro and D. Jackson},
        TITLE={{Power Considerations in the Design of the Alpha 21264 Microprocessor}},
        BOOKTITLE={Proceedings of the 35th Design Automation Conference},
        PAGES={},
        MONTH={},
        YEAR={1998}}

@CONFERENCE{zalameallosa00,
        AUTHOR={J. Zalamea and J. Llosa and E. Ayguade and M. Valero},
        TITLE={{Two-Level Hierarchical Register File Organization for VLIW Processors}},
        BOOKTITLE={Proceedings of MICRO-33},
        PAGES={237-246},
        MONTH={December},
        YEAR={2000}}

@CONFERENCE{russell00,
        AUTHOR={R.M. Russell},
        TITLE={{The Cray-1 Computer System}},
        BOOKTITLE={Readings in Computer Architecture},
        PAGES={},
        MONTH={},
        YEAR={2000}}

@CONFERENCE{yungwilhelm95,
        AUTHOR={R. Yung and N.C. Wilhelm},
        TITLE={{Caching Processor General Registers}},
        BOOKTITLE={Proceedings of the International Conference on Circuits Design},
        PAGES={},
        MONTH={},
        YEAR={1995}}


@CONFERENCE{capitaniodutt92,
        AUTHOR={A. Capitanio and N. Dutt and A. Nicolau},
        TITLE={{Partitioned Register Files for VLIWs: A Preliminary Analysis of
Trade-offs}},
        BOOKTITLE={Proceedings of MICRO-25},
        PAGES={292-300},
        MONTH={December},
        YEAR={1992}}

@CONFERENCE{janssencorporaal95,
        AUTHOR={J. Janssen and H. Corporaal},
        TITLE={{Partitioned Register File for TTAs}},
        BOOKTITLE={Proceedings of MICRO-28},
        PAGES={},
        MONTH={},
        YEAR={1995}}

@CONFERENCE{luk01,
        AUTHOR={C-K. Luk},
        TITLE={{Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors}},
        BOOKTITLE={Proceedings of ISCA-28},
        PAGES={40-51},
        MONTH={July},
        YEAR={2001}}

@CONFERENCE{rothsohi01,
        AUTHOR={A. Roth and G. Sohi},
        TITLE={{Speculative Data-Driven Multithreading}},
        BOOKTITLE={Proceedings of HPCA-7},
        PAGES={},
        MONTH={January},
        YEAR={2001}}

@CONFERENCE{reinhardtmukherjee00,
        AUTHOR={S. Reinhardt and S. Mukherjee},
        TITLE={{Transient Fault Detection via Simultaneous Multithreading}},
        BOOKTITLE={Proceedings of ISCA-27},
	PAGES={25-36},
	MONTH={June},
        YEAR={2000}}

@CONFERENCE{barrosogharachorloo00b,
        AUTHOR={L. Barroso and K. Gharachorloo and A. Nowatzyk and B. Verghese},
        TITLE={{Impact of Chip-Level Integration on Performance of OLTP Workloads}},
        BOOKTITLE={Proceedings of HPCA-6},
	PAGES={},
	MONTH={January},
        YEAR={2000}}

@CONFERENCE{alameldeenmauer02,
        AUTHOR={A. Alameldeen and C. Mauer and M. Xu and P. Harper and M. Martin and D. Sorin and M. Hill and D. Wood},
        TITLE={{Evaluating Non-Deterministic Multi-Threaded Commercial Workloads}},
        BOOKTITLE={Proceedings of Computer Architecture Evaluation using Commercial Workloads (CAECW)},
	PAGES={},
	MONTH={February},
        YEAR={2002}}

@CONFERENCE{huhkim05,
        AUTHOR={J. Huh and C. Kim and H. Shafi and L. Zhang and D. Burger and S. Keckler},
        TITLE={{A NUCA Substrate for Flexible CMP Cache Sharing}},
        BOOKTITLE={Proceedings of ICS-19},
	PAGES={},
	MONTH={June},
        YEAR={2005}}

@CONFERENCE{chishtipowell05,
        AUTHOR={Z. Chishti and M. Powell and T.N. Vijaykumar},
        TITLE={{Optimizing Replication, Communication, and Capacity Allocation in CMPs}},
        BOOKTITLE={Proceedings of ISCA-32},
	PAGES={},
	MONTH={June},
        YEAR={2005}}

@CONFERENCE{chishtipowell03,
        AUTHOR={Z. Chishti and M. Powell and T.N. Vijaykumar},
        TITLE={{Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures}},
        BOOKTITLE={Proceedings of MICRO-36},
	PAGES={},
	MONTH={December},
        YEAR={2003}}

@CONFERENCE{kimburger02,
        AUTHOR={C. Kim and D. Burger and S. Keckler},
        TITLE={{An Adaptive, Non-Uniform Cache Structure for Wire-Dominated On-Chip Caches}},
        BOOKTITLE={Proceedings of ASPLOS},
	PAGES={},
        YEAR={2002}}


@CONFERENCE{kessler89,
        AUTHOR={R. E. Kessler and R. Jooss and A. Lebeck and M. Hill},
        TITLE={{Inexpensive Implementations of Set-Associativity}},
        BOOKTITLE={Proceedings of ISCA-16},
        PAGES={},
        MONTH={},
        YEAR={1989}}

@CONFERENCE{agarwalhrishikesh00,
        AUTHOR={V. Agarwal and M.S. Hrishikesh and S. Keckler and D. Burger},
        TITLE={{Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures}},
        BOOKTITLE={Proceedings of ISCA-27},
	PAGES={248-259},
	MONTH={June},
        YEAR={2000}}

@ARTICLE{zyubankogge01,
	AUTHOR={V. Zyuban and P. Kogge},
	TITLE={{Inherently Lower-Power High-Performance Superscalar Architectures}},
	JOURNAL={IEEE Transactions on Computers},
	VOLUME={},
	NUMBER={},
	PAGES={},
	MONTH={March},
	YEAR={2001}}

@ARTICLE{canalparcerisa01,
	AUTHOR={R. Canal and J. M. Parcerisa and A. Gonzalez},
	TITLE={{Dynamic Code Partitioning for Clustered Architectures}},
	JOURNAL={International Journal of Parallel Programming},
	VOLUME={29},
	NUMBER={1},
	PAGES={59-79},
	MONTH={},
	YEAR={2001}}

@ARTICLE{smithpleszkun88,
	AUTHOR={J.E. Smith and A. Pleszkun},
	TITLE={{Implementing Precise Interrupts in Pipelined Processors}},
	JOURNAL={IEEE Transactions on Computers},
	VOLUME={37},
	NUMBER={5},
	PAGES={},
	MONTH={May},
	YEAR={1988}}

@ARTICLE{bailey94,
        AUTHOR={D.H. Bailey and others},
        TITLE={{The NAS Parallel Benchmarks}},
	JOURNAL={International Journal of Supercomputer Applications},
	VOLUME={5},
	NUMBER={3},
	PAGES={63-73},
	MONTH={Fall},
	YEAR={1991}}

@ARTICLE{sohi90,
	AUTHOR={G. Sohi},
	TITLE={{Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers}},
	JOURNAL={Transactions on Computers},
	VOLUME={39},
	NUMBER={3},
	PAGES={},
	MONTH={March},
	YEAR={1990}}

@CONFERENCE{mutlustark03,
	AUTHOR={O. Mutlu and J. Stark and C. Wilkerson and Y. Patt},
	TITLE={{Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-order Processors}},
	BOOKTITLE={Proceedings of HPCA-9},
	PAGES={},
	MONTH={February},
	YEAR={2003}}

@CONFERENCE{sherwoodsair03,
	AUTHOR={T. Sherwood and S. Sair and B. Calder},
	TITLE={{Phase Tracking and Prediction}},
	BOOKTITLE={Proceedings of ISCA-30},
	PAGES={},
	MONTH={June},
	YEAR={2003}}

@CONFERENCE{parcerisagonzalez00,
	AUTHOR={J-M. Parcerisa and A. Gonzalez},
	TITLE={{Reducing Wire Delay Penalty through Value Prediction}},
	BOOKTITLE={Proceedings of MICRO-33},
	PAGES={317-326},
	MONTH={December},
	YEAR={2000}}

@CONFERENCE{moudgillpingali93,
	AUTHOR={M. Moudgill and K. Pingali and S. Vassiliadis},
	TITLE={{Register Renaming and Dynamic Speculation: an Alternative Approach}},
	BOOKTITLE={Proceedings of MICRO-26},
	PAGES={},
	MONTH={},
	YEAR={1993}}

@CONFERENCE{balasubramonianalbonesi00b,
	AUTHOR={R. Balasubramonian and D.H. Albonesi and A. Buyuktosunoglu and S. Dwarkadas},
	TITLE={{Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures}},
	BOOKTITLE={Proceedings of MICRO-33},
	PAGES={245-257},
	MONTH={December},
	YEAR={2000}}

@CONFERENCE{wallacebagherzadeh96,
	AUTHOR={S. Wallace and N. Bagherzadeh},
	TITLE={{A Scalable Register File Architecture for Dynamically Scheduled Processors}},
	BOOKTITLE={Proceedings of PACT},
	PAGES={},
	MONTH={October},
	YEAR={1996}}

@CONFERENCE{canalparcerisa00,
	AUTHOR={R. Canal and J. M. Parcerisa and A. Gonzalez},
	TITLE={{Dynamic Cluster Assignment Mechanisms}},
	BOOKTITLE={Proceedings of HPCA-6},
	PAGES={132-142},
	MONTH={January},
	YEAR={2000}}

@CONFERENCE{barrosogharachorloo00,
	AUTHOR={L. A. Barroso and K. Gharachorloo and R. McNamara and A. Nowatzyk and S. Qadeer and B. Sano and S. Smith and R. Stets and B. Verghese},
	TITLE={{Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing}},
	BOOKTITLE={Proceedings of ISCA-27},
	PAGES={282-293},
	MONTH={June},
	YEAR={2000}}

@CONFERENCE{baniasadimoshovos00,
	AUTHOR={A. Baniasadi and A. Moshovos},
	TITLE={{Instruction Distribution Heuristics for Quad-Cluster, Dynamically-Scheduled, Superscalar Processors}},
	BOOKTITLE={Proceedings of MICRO-33},
	PAGES={337-347},
	MONTH={December},
	YEAR={2000}}

@CONFERENCE{monrealgonzalez99,
	AUTHOR={T. Monreal and A. Gonzalez and M. Valero and J. Gonzalez and V. Vinals},
	TITLE={{Delaying Physical Register Allocation through Virtual-Physical Registers}},
	BOOKTITLE={Proceedings of MICRO-32},
	PAGES={186-192},
	MONTH={November},
	YEAR={1999}}

@CONFERENCE{moshovosmemik01,
	AUTHOR={A. Moshovos and G. Memik and B. Falsafi and A. Choudhary},
	TITLE={{JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers}},
	BOOKTITLE={Proceedings of HPCA},
	YEAR={2001}}


@CONFERENCE{sundaramoorthypurser00,
	AUTHOR={K. Sundaramoorthy and Z. Purser and E. Rotenberg},
	TITLE={{Slipstream Processors: Improving both Performance and Fault Tolerance}},
	BOOKTITLE={Proceedings of ASPLOS-IX},
	PAGES={257-268},
	MONTH={November},
	YEAR={2000}}

@CONFERENCE{rothmoshovos99,
	AUTHOR={A. Roth and A. Moshovos and G. Sohi},
	TITLE={{Improving Virtual Function Call Target Prediction via Dependence-based Pre-computation}},
	BOOKTITLE={Proceedings of ICS},
	PAGES={356-364},
	MONTH={June},
	YEAR={1999}}

@CONFERENCE{farcytemam98,
	AUTHOR={A. Farcy and O. Temam and R. Espasa and T. Juan},
	TITLE={{Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes}},
	BOOKTITLE={Proceedings of MICRO-31},
	PAGES={59-68},
	MONTH={November},
	YEAR={1998}}

@CONFERENCE{steffanmowry98,
	AUTHOR={J. Steffan and T. Mowry},
	TITLE={{The Potential for Using Thread Level Data-Speculation to Facilitate Automatic Parallelization}},
	BOOKTITLE={Proceedings of HPCA-4},
	PAGES={2-13},
	MONTH={February},
	YEAR={1998}}

@CONFERENCE{cruzgonzalez00,
	AUTHOR={J-L. Cruz and A. Gonzalez and M. Valero and N. P. Topham},
	TITLE={{Multiple-Banked Register File Architectures}},
	BOOKTITLE={Proceedings of ISCA-27},
	PAGES={316-325},
	MONTH={June},
	YEAR={2000}}

@CONFERENCE{lukmowry96,
	AUTHOR={C-K. Luk and T. Mowry},
	TITLE={{Compiler-based Prefetching for Recursive Data Structures}},
	BOOKTITLE={Proceedings of ASPLOS VII},
	PAGES={222-233},
	MONTH={},
	YEAR={1996}}

@CONFERENCE{dundasmudge97,
	AUTHOR={J. Dundas and T. Mudge},
	TITLE={{Improving Data Cache Performance by Pre-executing Instructions Under a Cache Miss}},
	BOOKTITLE={Proceedings of ICS},
	PAGES={68-75},
	MONTH={},
	YEAR={1997}}

@CONFERENCE{zillessohi00,
	AUTHOR={C. Zilles and G. Sohi},
	TITLE={{Understanding the Backward Slices of Performance Degrading Instructions}},
	BOOKTITLE={Proceedings of ISCA-27},
	PAGES={172-181},
	MONTH={June},
	YEAR={2000}}

@CONFERENCE{daseachempati09,
	AUTHOR={R. Das and S. Eachempati and A. K. Mishra and N. Vijaykrishnan and C. R. Das},
	TITLE={{Design and Evaluation of Hierarchical On-Chip Network Topologies for Next Generation CMPs}},
	BOOKTITLE={Proceedings of HPCA},
	YEAR={2009}}

@CONFERENCE{sohibreach95,
	AUTHOR={G. Sohi and S. Breach and T.N. Vijaykumar},
	TITLE={{Multiscalar Processors}},
	BOOKTITLE={Proceedings of ISCA-22},
	PAGES={414-425},
	MONTH={June},
	YEAR={1995}}

@CONFERENCE{palacharlajouppi97,
	AUTHOR={S. Palacharla and N. Jouppi and J.E. Smith},
	TITLE={{Complexity-Effective Superscalar Processors}},
	BOOKTITLE={Proceedings of ISCA-24},
	PAGES={206-218},
	MONTH={June},
	YEAR={1997}}

@CONFERENCE{vajapeyammitra97,
	AUTHOR={S. Vajapeyam and T. Mitra},
	TITLE={{Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences}},
	BOOKTITLE={Proceedings of ISCA-24},
	PAGES={1-12},
	MONTH={June},
	YEAR={1997}}

@CONFERENCE{austinsohi95,
	AUTHOR={T. M. Austin and G.S. Sohi},
	TITLE={{Zero-Cycle Loads: Microarchitecture Support for Reducing Load Latency}},
	BOOKTITLE={Proceedings of MICRO-28},
	PAGES={},
	MONTH={November},
	YEAR={1995}}

@ARTICLE{kumar97,
	AUTHOR={A. Kumar},
	TITLE={{The HP PA-8000 RISC CPU}},
	JOURNAL={IEEE Computer},
	VOLUME={17},
	NUMBER={2},
	PAGES={},
	MONTH={March},
	YEAR={1997}}

@CONFERENCE{kesslermclellan98,
	AUTHOR={R.E. Kessler and E.J McLellan and D.A. Webb},
	TITLE={{The Alpha 21264 Microprocessor Architecture}},
	BOOKTITLE={Proceedings of ICCD},
	PAGES={},
	MONTH={},
	YEAR={1998}}

@ARTICLE{yeager96,
	AUTHOR={K. Yeager},
	TITLE={{The MIPS R10000 Superscalar Microprocessor}},
	JOURNAL={IEEE Micro},
	VOLUME={16},
	NUMBER={2},
	PAGES={28-41},
	MONTH={April},
	YEAR={1996}}

@ARTICLE{burlesonciesielski98,
	AUTHOR={W.P. Burleson and M. Ciesielski and F. Klass and W. Liu},
	TITLE={{Wave-Pipelining: A Tutorial and Research Survey}},
	JOURNAL={IEEE Transactions on VLSI Systems},
	VOLUME={6},
	NUMBER={3},
	PAGES={464-474},
	MONTH={September},
	YEAR={1998}}

@ARTICLE{kessler99,
	AUTHOR={R. Kessler},
	TITLE={{The Alpha 21264 Microprocessor}},
	JOURNAL={IEEE Micro},
	VOLUME={19},
	NUMBER={2},
	PAGES={24-36},
	MONTH={March/April},
	YEAR={1999}}

@ARTICLE{marrbinns02,
	AUTHOR={D. T. Marr and F. Binns and D. L. Hill and G. Hinton and D. A. Koufaty and J. A. Miller and M. Upton},
	TITLE={{Hyper-Threading Technology Architecture and Microarchitecture}},
	JOURNAL={Intel Technology Journal},
	VOLUME={06},
	NUMBER={01},
	PAGES={},
	MONTH={February},
	YEAR={2002}}

@ARTICLE{chao05,
	AUTHOR={{L. Chao (Editor)}},
	TITLE={{Compute-Intensive, Highly Parallel Applications and Uses}},
	JOURNAL={Intel Technology Journal},
	VOLUME={9(2) Special issue on Applications},
	MONTH={May},
	YEAR={2005}}

@ARTICLE{hintonsager01,
	AUTHOR={G. Hinton and D. Sager and M. Upton and D. Boggs and D. Carmean and A. Kyker and P. Roussel},
	TITLE={{The Microarchitecture of the Pentium 4 Processor}},
	JOURNAL={Intel Technology Journal},
	VOLUME={Q1},
	YEAR={2001}}

@ARTICLE{diefendorff99,
	AUTHOR={K. Diefendorff},
	TITLE={{Athlon Outruns Pentium III}},
	JOURNAL={Microprocessor Report},
	VOLUME={13},
	NUMBER={11},
	PAGES={},
	MONTH={August},
	YEAR={1999}}

@CONFERENCE{rotenbergjacobson97,
	AUTHOR={E. Rotenberg and Q. Jacobson and Y. Sazeides and J.E. Smith},
	TITLE={{Trace Processors}},
	BOOKTITLE={Proceedings of MICRO-30},
	PAGES={138-148},
	MONTH={December},
	YEAR={1997}}

@CONFERENCE{tullseneggers96,
	AUTHOR={D. Tullsen and S. Eggers and J. Emer and H. Levy and J. Lo and R. Stamm},
	TITLE={{Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor}},
	BOOKTITLE={Proceedings of ISCA-23},
	PAGES={},
	MONTH={May},
	YEAR={1996}}

@CONFERENCE{tullseneggers95,
	AUTHOR={D. Tullsen and S. Eggers and H. Levy},
	TITLE={{Simultaneous Multithreading: Maximizing On-Chip Parallelism}},
	BOOKTITLE={Proceedings of ISCA-22},
	PAGES={392-403},
	MONTH={June},
	YEAR={1995}}

@CONFERENCE{riverstyson97,
	AUTHOR={J. Rivers and G. Tyson and E. Davidson and T. Austin},
	TITLE={{On High-Bandwidth Data Cache Design for Multi-Issue Processors}},
	BOOKTITLE={Proceedings of MICRO-30},
	PAGES={46-56},
	MONTH={December},
	YEAR={1997}}

@CONFERENCE{choyew99a,
	AUTHOR={S. Cho and P-C. Yew and G. Lee},
	TITLE={{Decoupling Local Variable Accesses in a Wide-Issue Superscalar Processor}},
	BOOKTITLE={Proceedings of ISCA-26},
	PAGES={100-110},
	MONTH={May},
	YEAR={1999}}

@ARTICLE{rusutam07,
        AUTHOR={S. Rusu and S. Tam and H. Muljono and D. Ayers and J. Chang and B. Cherkauer and J. Stinson and J. Benoit and R. Varada and J. Leung and R. Lim and S. Vora},
        TITLE={{A 65-nm Dual-Core Multithreaded Xeon Processor With 16-MB L3 Cache}},
        JOURNAL={{IEEE Journal of Solid State Circuits}},
        PAGES={17-25},
        VOLUME={42},
        NUMBER={1},
        MONTH={January},
        YEAR={2007},}

@ARTICLE{leechang09,
        AUTHOR={H. Lee and others},
        TITLE={{A 16 Gb/s/link, 64 GB/s Bidirectional Asymmetric Memory Interface}},
        JOURNAL={{IEEE Journal of Solid State Circuits}},
        MONTH={April},
        YEAR={2009}}



@ARTICLE{sugibayashitakeshima93,
        AUTHOR={T. Sugibayashi and others},
        TITLE={{A 30-ns 256-Mb DRAM with a Multidivided Array Structure}},
        JOURNAL={{IEEE Journal of Solid State Circuits}},
        VOLUME={28},
        NUMBER={11},
        MONTH={Nov.},
        YEAR={1993}}

@ARTICLE{yokoyamaitoh01,
        AUTHOR={Y. Yokoyama and others},
        TITLE={{A 1.8-V Embedded 18-Mb DRAM Macro with a 9-ns RAS Access Time and Memory-Cell Area Efficiency of 33\%}},
        JOURNAL={{IEEE Journal of Solid State Circuits}},
        VOLUME={36},
        NUMBER={3},
        MONTH={Mar.},
        YEAR={2001}}

@ARTICLE{nakamuratakahashi96,
        AUTHOR={M. Nakamura and others},
        TITLE={{A 29-ns 64-Mb DRAM with Hierarchical Array Architecture}},
        JOURNAL={{IEEE Journal of Solid State Circuits}},
        VOLUME={31},
        NUMBER={9},
        MONTH={Sep.},
        YEAR={1996}}



@CONFERENCE{yoazerez99,
	AUTHOR={A. Yoaz and M. Erez and R. Ronen and S. Jourdan},
	TITLE={{Speculation Techniques for Improving Load Related Instruction Scheduling}},
	BOOKTITLE={Proceedings of ISCA-26},
	PAGES={42-53},
	MONTH={May},
	YEAR={1999}}

@CONFERENCE{choyew99b,
	AUTHOR={S. Cho and P-C. Yew and G. Lee},
	TITLE={{Access Region Locality for High-Bandwidth Processor Memory System Design}},
	BOOKTITLE={Proceedings of MICRO-32},
	PAGES={136-146},
	MONTH={November},
	YEAR={1999}}

@CONFERENCE{leepotkonjak97,
	AUTHOR={C. Lee and M. Potkonjak and W.H. Mangione-Smith},
	TITLE={{Mediabench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems}},
	BOOKTITLE={Proceedings of MICRO-30},
	PAGES={330-335},
	MONTH={December},
	YEAR={1997}}

@CONFERENCE{akkarydriscoll98,
	AUTHOR={H. Akkary and M. Driscoll},
	TITLE={{A Dynamic Multithreading Processor}},
	BOOKTITLE={Proceedings of MICRO-31},
	PAGES={226-236},
	MONTH={November},
	YEAR={1998}}

@CONFERENCE{rotenberg99,
	AUTHOR={E. Rotenberg},
	TITLE={{AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors}},
	BOOKTITLE={Proceedings of 29th International Symposium on Fault-Tolerant Computing},
	PAGES={},
	MONTH={June},
	YEAR={1999}}

@CONFERENCE{farkaschow97,
	AUTHOR={K. Farkas and P. Chow and N. Jouppi and Z. Vranesic},
	TITLE={{The Multicluster Architecture: Reducing Cycle Time through Partitioning}},
	BOOKTITLE={Proceedings of MICRO-30},
	PAGES={149-159},
	MONTH={December},
	YEAR={1997}}

@CONFERENCE{rothmoshovos98,
	AUTHOR={A. Roth and A. Moshovos and G. Sohi},
	TITLE={{Dependence Based Prefetching for Linked Data Structures}},
	BOOKTITLE={Proceedings of ASPLOS VIII},
	PAGES={115-126},
	MONTH={October},
	YEAR={1998}}

@CONFERENCE{gibertsanchez03,
	AUTHOR={E. Gibert and J. Sanchez and A. Gonzalez},
	TITLE={{Flexible Compiler-Managed L0 Buffers for Clustered VLIW Processors}},
	BOOKTITLE={Proceedings of MICRO-36},
	PAGES={},
	MONTH={December},
	YEAR={2003}}

@CONFERENCE{gibertsanchez02,
	AUTHOR={E. Gibert and J. Sanchez and A. Gonzalez},
	TITLE={{Effective Instruction Scheduling Techniques for an Interleaved Cache Clustered VLIW Processor}},
	BOOKTITLE={Proceedings of MICRO-35},
	PAGES={123-133},
	MONTH={November},
	YEAR={2002}}

@CONFERENCE{sanchezgonzalez00,
	AUTHOR={J. Sanchez and A. Gonzalez},
	TITLE={{Modulo Scheduling for a Fully-Distributed Clustered VLIW Architecture}},
	BOOKTITLE={Proceedings of MICRO-33},
	PAGES={124-133},
	MONTH={December},
	YEAR={2000}}

@CONFERENCE{ahujaemer01,
	AUTHOR={P. Ahuja and J. Emer and A. Klauser and S. Mukherjee},
	TITLE={{Performance Potential of Effective Address Prediction of Load Instructions}},
	BOOKTITLE={Proceedings of Workshop on Memory Performance Issues (in conjunction with ISCA-28)},
	PAGES={},
	MONTH={June},
	YEAR={2001}}

@CONFERENCE{shahranganathan10,
	AUTHOR={M. Shah and others},
	TITLE={{Data Dwarfs: Motivating a Coverage Set for Future Large Data Center Workloads}},
	BOOKTITLE={Proceedings of Workshop on Architectural Considerations in Large Datacenters},
	PAGES={},
	MONTH={June},
	YEAR={2010}}

@CONFERENCE{bekermanjourdan99,
	AUTHOR={M. Bekerman and S. Jourdan and R. Ronen and G. Kirshenboim and L. Rappoport and A. Yoaz and U. Weiser},
	TITLE={{Correlated Load-Address Predictors}},
	BOOKTITLE={Proceedings of ISCA-26},
	PAGES={54-63},
	MONTH={May},
	YEAR={1999}}

@CONFERENCE{blackmueller98,
	AUTHOR={B. Black and B. Mueller and S. Postal and R. Rakvie and N. Utamaphethai and J.P. Shen},
	TITLE={{Load Execution Latency Reduction}},
	BOOKTITLE={Proceedings of the 12th ICS},
	PAGES={},
	MONTH={June},
	YEAR={1998}}

@CONFERENCE{gonzalezgonzalez97,
	AUTHOR={J. Gonzalez and A. Gonzalez},
	TITLE={{Speculative Execution via Address Prediction and Data Prefetching}},
	BOOKTITLE={Proceedings of the 11th ICS},
	PAGES={196-203},
	MONTH={July},
	YEAR={1997}}

@CONFERENCE{lipastiwilkerson96,
	AUTHOR={M.H. Lipasti and C.B. Wilkerson and J.P. Shen},
	TITLE={{Value Locality and Load Value Prediction}},
	BOOKTITLE={Proceedings of ASPLOS-VIII},
	PAGES={138-147},
	MONTH={October},
	YEAR={1996}}

@CONFERENCE{reinmanaustin99,
	AUTHOR={G. Reinman and T. Austin and B. Calder},
	TITLE={{A Scalable Front-End Architecture for Fast Instruction Delivery}},
	BOOKTITLE={Proceedings of ISCA-26},
	PAGES={},
	MONTH={May},
	YEAR={1999}}

@CONFERENCE{reinmancalder98,
	AUTHOR={G. Reinman and B. Calder},
	TITLE={{Predictive Techniques for Aggressive Load Speculation}},
	BOOKTITLE={Proceedings of MICRO-31},
	PAGES={},
	MONTH={December},
	YEAR={1998}}

@CONFERENCE{chrysosemer98,
	AUTHOR={G. Chrysos and J. Emer},
	TITLE={{Memory Dependence Prediction Using Store Sets}},
	BOOKTITLE={Proceedings of ISCA-25},
	PAGES={},
	MONTH={June},
	YEAR={1998}}

@CONFERENCE{moshovosbreach97,
	AUTHOR={A. Moshovos and S.E. Breach and T.N. Vijaykumar and G.S. Sohi},
	TITLE={{Dynamic Speculation and Synchronization of Data Dependences}},
	BOOKTITLE={Proceedings of ISCA-24},
	PAGES={},
	MONTH={May},
	YEAR={1997}}

@CONFERENCE{barualee99,
	AUTHOR={R. Barua and W. Lee and S. Amarasinghe and A. Agarwal},
	TITLE={{Maps: A Compiler-Managed Memory System for Raw Machines}},
	BOOKTITLE={Proceedings of ISCA-26},
	PAGES={},
	MONTH={May},
	YEAR={1999}}

@CONFERENCE{henrykuszmaul00,
	AUTHOR={D. Henry and B. Kuszmaul and G. Loh and R. Sami},
	TITLE={{Circuits for Wide-Window Superscalar Processors}},
	BOOKTITLE={Proceedings of ISCA-27},
	PAGES={236-247},
	MONTH={June},
	YEAR={2000}}

@CONFERENCE{aggarwalfranklin01,
	AUTHOR={A. Aggarwal and M. Franklin},
	TITLE={{An Empirical Study of the Scalability Aspects of Instruction Distribution Algorithms for Clustered Processors}},
	BOOKTITLE={Proceedings of ISPASS},
	PAGES={},
	MONTH={},
	YEAR={2001}}

@CONFERENCE{tuneliang01,
	AUTHOR={E. Tune and D. Liang and D. Tullsen and B. Calder},
	TITLE={{Dynamic Prediction of Critical Path Instructions}},
	BOOKTITLE={Proceedings of HPCA-7},
	PAGES={185-196},
	MONTH={January},
	YEAR={2001}}

@CONFERENCE{fieldsbodik03,
	AUTHOR={B. Fields and R. Bodik and M. Hill and C. Newburn},
	TITLE={{Using Interaction Cost for Microarchitectural Bottleneck Analysis}},
	BOOKTITLE={Proceedings of MICRO-36},
	PAGES={},
	MONTH={December},
	YEAR={2003}}

@CONFERENCE{fieldsrubin01,
	AUTHOR={B. Fields and S. Rubin and R. Bodik},
	TITLE={{Focusing Processor Policies via Critical-Path Prediction}},
	BOOKTITLE={Proceedings of ISCA-28},
	PAGES={74-85},
	MONTH={July},
	YEAR={2001}}

@CONFERENCE{canalgonzalez00,
	AUTHOR={R. Canal and A. Gonzalez},
	TITLE={{A Low-complexity Issue Logic}},
	BOOKTITLE={Proceedings of ICS},
	PAGES={},
	MONTH={May},
	YEAR={2000}}

@CONFERENCE{farkasjouppi96,
	AUTHOR={K. Farkas and N. Jouppi and P. Chow},
	TITLE={{Register File Considerations in Dynamically Scheduled Processors}},
	BOOKTITLE={Proceedings of HPCA-2},
	PAGES={40-51},
	MONTH={February},
	YEAR={1996}}

@CONFERENCE{sodanisohi97,
	AUTHOR={A. Sodani and G. Sohi},
	TITLE={{Dynamic Instruction Reuse}},
	BOOKTITLE={Proceedings of ISCA-24},
	PAGES={194-205},
	MONTH={June},
	YEAR={1997}}

@CONFERENCE{paiadve99,
	AUTHOR={V. Pai and S. Adve},
	TITLE={{Code Transformations to Improve Memory Parallelism}},
	BOOKTITLE={Proceedings of MICRO-32},
	PAGES={147-155},
	MONTH={November},
	YEAR={1999}}

@CONFERENCE{balasubramoniandwarkadas01c,
	AUTHOR={R. Balasubramonian and S. Dwarkadas and D.H. Albonesi},
	TITLE={{Reducing the Complexity of the Register File in Dynamic Superscalar Processors}},
	BOOKTITLE={Proceedings of MICRO-34},
	PAGES={237-248},
	MONTH={December},
	YEAR={2001}}

@CONFERENCE{zhangvahid03,
	AUTHOR={C. Zhang and F. Vahid and W. Najjar},
	TITLE={{A Highly Configurable Cache Architecture for Embedded Systems}},
	BOOKTITLE={Proceedings of ISCA-30},
	PAGES={},
	MONTH={June},
	YEAR={2003}}

@CONFERENCE{balasubramoniandwarkadas03,
	AUTHOR={R. Balasubramonian and S. Dwarkadas and D.H. Albonesi},
	TITLE={{Dynamically Managing the Communication-Parallelism Trade-Off in Future Clustered Processors}},
	BOOKTITLE={Proceedings of ISCA-30},
	PAGES={275-286},
	MONTH={June},
	YEAR={2003}}

@CONFERENCE{balasubramoniandwarkadas01b,
	AUTHOR={R. Balasubramonian and S. Dwarkadas and D.H. Albonesi},
	TITLE={{Dynamically Allocating Processor Resources between Nearby and Distant ILP}},
	BOOKTITLE={Proceedings of ISCA-28},
	PAGES={26-37},
	MONTH={July},
	YEAR={2001}}

@TECHREPORT{tendlerdodson01,
	AUTHOR={J.M. Tendler and S. Dodson and S. Fields and H. Le and B. Sinharoy},
	TITLE={{Power4 System Microarchitecture}},
	INSTITUTION={Technical White Paper, IBM},
	NUMBER={},
	MONTH={October},
	YEAR={2001}}

@TECHREPORT{wiltonjouppi93,
	AUTHOR={S. Wilton and N. Jouppi},
	TITLE={{An Enhanced Access and Cycle Time Model for On-Chip Caches}},
	INSTITUTION={Compaq Western Research Lab},
	NUMBER={TN-93/5},
	MONTH={},
	YEAR={1993}}

@TECHREPORT{balasubramoniandwarkadas02,
	AUTHOR={R. Balasubramonian and S. Dwarkadas and D.H. Albonesi},
	TITLE={{Microarchitectural Trade-Offs in the Design of a Scalable Clustered Microprocessor}},
	INSTITUTION={University of Rochester},
	NUMBER={771},
	MONTH={January},
	YEAR={2002}}

@TECHREPORT{balasubramoniandwarkadas01d,
	AUTHOR={R. Balasubramonian and S. Dwarkadas and D.H. Albonesi},
	TITLE={{A High-Performance Two-Level Register File Organization}},
	INSTITUTION={University of Rochester},
	NUMBER={745},
	MONTH={April},
	YEAR={2001}}

@TECHREPORT{balasubramoniandwarkadas01a,
	AUTHOR={R. Balasubramonian and S. Dwarkadas and D.H. Albonesi},
	TITLE={{Dynamically Allocating Processor Resources between Nearby and Distant ILP}},
	INSTITUTION={University of Rochester},
	NUMBER={743},
	MONTH={April},
	YEAR={2001}}

@TECHREPORT{rothsohi00a,
	AUTHOR={A. Roth and G. Sohi},
	TITLE={{Speculative Data-Driven Sequencing for Imperative Programs}},
	INSTITUTION={University of Wisconsin},
	NUMBER={1411},
	MONTH={February},
	YEAR={2000}}

@TECHREPORT{rothsohi00b,
	AUTHOR={A. Roth and G. Sohi},
	TITLE={{Speculative Data-Driven Multithreading}},
	INSTITUTION={University of Wisconsin},
	NUMBER={1414},
	MONTH={April},
	YEAR={2000}}

@TECHREPORT{duboissong98,
	AUTHOR={M. Dubois and Y. H. Song},
	TITLE={{Assisted Execution}},
	INSTITUTION={EE-Systems, University of Southern California},
	NUMBER={CENG 98-25},
	MONTH={October},
	YEAR={1998}}

@CONFERENCE{lesartehunt97,
	AUTHOR={G. Lesarte and D. Hunt},
	TITLE={{PA-8500: The Continuing Evolution of the PA-8000 Family}},
	BOOKTITLE={Proceedings of Compcon},
	PAGES={},
	MONTH={},
	YEAR={1997}}

@TECHREPORT{powerpc97,
	AUTHOR={},
	TITLE={{PowerPC 750 RISC Microprocessor Technical Summary}},
	INSTITUTION={IBM Corporation},
	NUMBER={MPC750/D},
	MONTH={August},
	YEAR={1997}}

@TECHREPORT{power4,
	AUTHOR={J.M. Tendler and S. Dodson and S. Fields and H. Le and B. Sinharoy},
	TITLE={{POWER4 System Microarchitecture}},
	INSTITUTION={IBM Server Group Whitepaper},
	NUMBER={},
	MONTH={October},
	YEAR={2001}}

@TECHREPORT{dell97,
	AUTHOR={T. J. Dell},
	TITLE={{A Whitepaper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory}},
	INSTITUTION={IBM Microelectronics Division},
	NUMBER={},
	YEAR={1997}}




@TECHREPORT{nehalem08,
	AUTHOR={},
	TITLE={{First the Tick, Now the Tock: Next Generation Intel Microarchitecture (Nehalem)}},
	INSTITUTION={Intel Whitepaper},
	NUMBER={},
	MONTH={},
	YEAR={2008}}


@ARTICLE{wulfmckee95,
	AUTHOR={Wm. A. Wulf and S.A. McKee},
	TITLE={{Hitting the Memory Wall: Implications of the Obvious}},
	JOURNAL={Computer Architecture News},
	VOLUME={23},
	NUMBER={1},
	PAGES={20-24},
	MONTH={March},
	YEAR={1995}}

@ARTICLE{horellauterbach99,
	AUTHOR={T. Horel and G. Lauterbach},
	TITLE={{UltraSPARC III: Designing Third Generation 64-Bit Performance}},
	JOURNAL={IEEE Micro},
	VOLUME={19},
	NUMBER={3},
	PAGES={},
	MONTH={May/June},
	YEAR={1999}}

@ARTICLE{papworth96,
	AUTHOR={D.B. Papworth},
	TITLE={{Tuning the Pentium Pro Microarchitecture}},
	JOURNAL={IEEE Micro},
	VOLUME={16},
	NUMBER={2},
	PAGES={},
	MONTH={April},
	YEAR={1996}}

@TECHREPORT{wall93,
	AUTHOR={D. Wall},
	TITLE={{Limits of Instruction-Level Parallelism}},
	INSTITUTION={WRL},
	NUMBER={Research Report 93/6},
	MONTH={November},
	YEAR={1993}}

@inproceedings{wall91,
    author = {D. W. Wall},
    title = {Limits of Instruction-Level Parallelism},
    booktitle = {ASPLOS IV},
    journal = {SIGPLAN Notices},
    volume = {26},
    number = {4},
    publisher = {ACM Press},
    address = {New York, NY},
    isbn = {0-89791-380-9},
    pages = {176--189},
    year = {1991}
}


@TECHREPORT{richardson92,
	AUTHOR={S.E. Richardson},
	TITLE={{Caching Function Results: Faster Arithmetic by Avoiding Unnecessary computation}},
	INSTITUTION={Sun Microsystems Laboratories},
	NUMBER={SMLI TR-92-1},
	MONTH={September},
	YEAR={1992}}

@CONFERENCE{alversoncallahan90,
	AUTHOR={R. Alverson and D. Callahan and D. Cummings and B. Koblenz and A. Porterfield and B. Smith},
	TITLE={{The Tera Computer System}},
	BOOKTITLE={Proceedings of ICS},
	PAGES={},
	MONTH={},
	YEAR={1990}}

@CONFERENCE{chappellstark99,
	AUTHOR={R. Chappell and J. Stark and S. Kim and S. Reinhardt and Y. Patt},
	TITLE={{Simultaneous Subordinate Microthreading (SSMT)}},
	BOOKTITLE={Proceedings of ISCA-26},
	PAGES={186-195},
	MONTH={May},
	YEAR={1999}}

@CONFERENCE{dallytowles01,
	AUTHOR={W. Dally and B. Towles},
	TITLE={{Route Packets, Not Wires: On-Chip Interconnection Networks}},
	BOOKTITLE={Proceedings of DAC},
	YEAR={2001}}


@CONFERENCE{jouppi90,
	AUTHOR={N. Jouppi},
	TITLE={{Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers}},
	BOOKTITLE={Proceedings of ISCA-17},
	PAGES={364-373},
	MONTH={May},
	YEAR={1990}}

@ARTICLE{chenbaer95,
	AUTHOR={T. Chen and J. Baer},
	TITLE={{Effective Hardware Based Data Prefetching for High Performance Processors}},
	JOURNAL={IEEE Transactions on Computers},
	VOLUME={44},
	NUMBER={5},
	PAGES={609-623},
	MONTH={May},
	YEAR={1995}}


@ARTICLE{rogerscarlisle95,
	AUTHOR={A. Rogers and M. Carlisle and J. Reppy and L. Hendren},
	TITLE={{Supporting Dynamic Data Structures on Distributed Memory Machines}},
	JOURNAL={ACM TOPLAS},
	VOLUME={},
	NUMBER={},
	PAGES={},
	MONTH={March},
	YEAR={1995}}

@TECHREPORT{burgeraustin97,
	AUTHOR={D. Burger and T. Austin},
	TITLE={{The Simplescalar Toolset, Version 2.0}},
	INSTITUTION={University of Wisconsin-Madison},
	NUMBER={TR-97-1342},
	MONTH={June},
	YEAR={1997}}

@Techreport{skadronmartonosi99,
	Author = {K. Skadron and M. Martonosi and D. Clark},
	Title = {Selecting a Single, Representative Sample for Accurate
			 Simulation of SPECint Benchmarks},
	 Institution = {Princeton University},
	 Number = {TR-595-99},
	 Year = 1999}

@Misc{itrs05,
  author =       "{{Semiconductor Industry Association}}",
  title =        "{International Technology Roadmap for Semiconductors 2005}",
  note =         "{{\tt http://www.itrs.net/Links/2005ITRS/Home2005.htm}}"
}

@Misc{ITRS03,
  author =       "Semiconductor Industry Association",
  title =        "{International Technology Roadmap for Semiconductors 2003}",
  note =         "{{http://public.itrs.net/Files/2003ITRS/Home2003.htm}}"
}

@Misc{ ITRS01,
  author =       "Semiconductor Industry Association",
  title =        "{International Technology Roadmap for Semiconductors 2001}",
  note =         "{{http://public.itrs.net/Files/2001ITRS/Home.htm}}"
}

@misc{ kahng98interconnect,
  author = "A. Kahng and S. Muddu and E. Sarto and R. Sharma",
  title = "Interconnect Tuning Strategies for High-Performance ICs",
  text = "A. B. Kahng, S. Muddu, E. Sarto and R. Sharma, Interconnect Tuning Strategies
    for High-Performance ICs, Proc. Design, Automation and Test in Europe (DATE),
    Paris, February 1998.",
  year = "1998"
}

@misc{ cong94wiresizing,
  author = "J. Cong and C. Koh and K. Leung",
  title = "Wiresizing with Driver Sizing for Performance and Power Optimization",
  text = "J. Cong, C.-K. Koh, and K. S. Leung, Wiresizing with Driver Sizing for
    Performance and Power Optimization, Proc. 1994 Int'l Workshopon Lower Power
    Design, 1994, pp. 81--86.",
  year = "1994"
}

@inproceedings{ cong97interconnect,
    author = "Jason Cong and David Zhigang Pan and Lei He and Cheng-Kok Koh and Kei-Yong Khoo",
    title = "Interconnect design for deep submicron {ICs}",
    booktitle = "{ICCAD}",
    pages = "478-485",
    year = "1997"
}

@misc{ horowitz99future,
  author = "M. Horowitz and R. Ho and K. Mai",
  title = "The Future of Wires",
  text = "M. Horowitz and R. Ho and K. Mai. The Future of Wires. In Invited Workshop
    Paper for SRC Conference. Available at http://velox.stanford.edu/, May 1999.",
  year = "1999"
}

@misc{ dehon-high,
  author = "Andre DeHon and Thomas F. Knight Jr.",
  title = "High Performance, Point-to-Point, Transmission Line Signaling"
}

@inproceedings{chang02-near-sol,
	author={R.T. Chang and C.P. Yue and S.S. Wong},
	title={{Near Speed-of-Light On-Chip Electrical Interconnect}},
	booktitle={2002 Symposium on VLSI Circuits Digest of Technical Papers},
	year={2002},
	pages={18--21},
	month={June}
} 


@book{rabaey-book,
	author={Jan M. Rabaey and Anantha Chandrakasan and Borivoje Nikolic},
	title={{Digital Integrated Circuits - A Design Perspective}},
	publisher={Prentice-Hall},
	year={2002},
	edition={2nd}
} 

@CONFERENCE{mathew_cases03,
	AUTHOR = {Binu Mathew and Al Davis and Zhen Fang},
	TITLE = {{A Low-Power Accelerator for the SPHINX 3 Speech Recognition System}},
	BOOKTITLE = {Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES '03)},
	PAGES = {210-219},
	MONTH = {October},
	YEAR =2003}

@book{ramo3rd,
	author={S. Ramo and J. Whinnery and T. Van Duzer},
	title={{Fields and Waves in Communication Electronics}},
	publisher={Wiley},
	year={1994},
	edition={3rd}
} 

@CONFERENCE{mathew_estimedia03,
	AUTHOR = {Binu Mathew and Al Davis and Ali Ibrahim},
	TITLE = {{Perception Coprocessors for Embedded Systems}},
	BOOKTITLE = {Proceedings of the Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia)},
	PAGES = {109-116},
	MONTH = {October},
	YEAR =2003}

@INBOOK{davis97,
	AUTHOR = {A. Davis and M. Swanson and M. Parker},
	TITLE = {{Springer-Verlag Lecture Notes in Computer Science}},
	CHAPTER = {{Efficient Communication Mechanisms for Cluster Based
Parallel Computing}},
	PAGES = {1-15},
	PUBLISHER = {Springer-Verlag},
	YEAR = {1997},
	VOLUME = {1199},
	MONTH = Feb}

@INBOOK{dybdahlgrannaes06,
	AUTHOR = {H. Dybdahl and M. Grannaes and L. Natvig},
	TITLE = {{Springer-Verlag Lecture Notes in Computer Science}},
	CHAPTER = {{Cache Write-Back Schemes for Embedded Destructive Read
   DRAM}},
	PAGES = {145-159},
	PUBLISHER = {Springer-Verlag},
	YEAR = {2006},
	VOLUME = {3894},
	MONTH = Feb}



@CONFERENCE{wang2002,
	AUTHOR = {Hang-Sheng Wang and Xinping Zhu and Li-Shiuan Peh and Sharad Malik},
	TITLE = {{Orion: A Power-Performance Simulator for Interconnection Networks}},
	BOOKTITLE = {Proceedings of MICRO-35},
	MONTH = {November},
	YEAR =2002}

@CONFERENCE{kahngli09,
	AUTHOR = {Andrew Kahng and Bin Li and Li-Shiuan Peh and Kambiz Samadi},
	TITLE = {{ORION 2.0: A Fast and Accurate NoC Power and Area Model for Early-Stage Design Space Exploration}},
	BOOKTITLE = {Proceedings of DATE },
	MONTH = {},
	YEAR =2009}



@CONFERENCE{seng2001,
	AUTHOR = {John S. Seng and Eric S. Tune and and Dean M. Tullsen},
	TITLE = {{Reducing Power with Dynamic Critical Path Information}},
	BOOKTITLE = {Proceedings of the 34th International Symposium on Microarchitecture},
	MONTH = {December},
	YEAR =2001}

@CONFERENCE{banerjeemehrotra99,
        AUTHOR={K. Banerjee and A. Mehrotra and A. Sangiovanni-Vincentelli and C. Hu},
        TITLE={{On Thermal Effects in Deep Submicron VLSI Interconnects}},
        BOOKTITLE={Proceedings of the Design Automation Conference},
        PAGES={885-891},
        MONTH={},
        YEAR={1999}}

@ARTICLE{kaustav2002,
        AUTHOR={K. Banerjee and A. Mehrotra},
        TITLE={{A Power-optimal Repeater Insertion Methodology for Global Interconnects in Nanometer Designs}},
        JOURNAL={IEEE Transactions on Electron Devices},
        VOLUME={49},
        NUMBER={11},
        PAGES={2001-2007},
        MONTH={November},
        YEAR={2002}}

@CONFERENCE{chaparro04,
        AUTHOR={P. Chaparro and J. Gonzalez and A. Gonzalez},
        TITLE={{Thermal-effective Clustered Micro-architectures}},
        BOOKTITLE={Proceedings of the 1st Workshop on Temperature Aware Computer Systems, held in conjunction with ISCA-31},
        PAGES={},
        MONTH={June},
        YEAR={2004}}


@CONFERENCE{chen04,
        AUTHOR={L. Chen and D.H. Albonesi and S. Drophso},
        TITLE={{Dynamically Matching ILP Characteristics Via a Heterogeneous Clustered Microarchitecture}},
        BOOKTITLE={IBM Watson Conference on the Interaction between Architecture, Circuits and Compilers},
        PAGES={136-143},
        MONTH={October},
        YEAR={2004}}

@CONFERENCE{grochowskironen04,
        AUTHOR={E. Grochowski and R. Ronen and J. Shen and H. Wang},
        TITLE={{Best of Both Latency and Throughput}},
        BOOKTITLE={Proceedings of ICCD-22},
        PAGES={},
        MONTH={October},
        YEAR={2004}}

@CONFERENCE{annavaramgrochowski05,
        AUTHOR={M. Annavaram and E. Grochowski and J. Shen},
        TITLE={{Mitigating Amdahl's Law Through EPI Throttling}},
        BOOKTITLE={Proceedings of the 32nd ISCA},
        PAGES={},
        MONTH={June},
        YEAR={2005}}

@CONFERENCE{balakrishnanrajwar05,
        AUTHOR={S. Balakrishnan and R. Rajwar and M. Upton and K. Lai},
        TITLE={{The Impact of Performance Asymmetry in Emerging Multicore Architectures}},
        BOOKTITLE={Proceedings of the 32nd ISCA},
        PAGES={},
        MONTH={June},
        YEAR={2005}}

@CONFERENCE{mcphersonaverill00,
        AUTHOR={T. McPherson and R. Averill and D. Balazich and K. Barkley and S. Carey and Y. Chan and R. Crea and A. Dansky and R. Dwyer and A. Haen and D. Hoffman and A. Jatkowski and M. Mayo and D. Merrill and T. McNamara and G. Northrop and J. Rawlins and L. Sigal and T. Slegel and D. Webber},
        TITLE={{760 MHz G6 S/390 Microprocessor Exploiting Multiple $V_t$ and Copper Interconnects}},
        BOOKTITLE={Proceedings of ISSCC},
        PAGES={96-97},
        MONTH={},
        YEAR={2000}}

@CONFERENCE{kumarzyuban05,
        AUTHOR={R. Kumar and V. Zyuban and D. Tullsen},
        TITLE={{Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads, and Scaling}},
        BOOKTITLE={Proceedings of ISCA},
        PAGES={},
        YEAR={2005}}

@CONFERENCE{kumartullsen04,
        AUTHOR={R. Kumar and D. Tullsen and P. Ranganathan and N. Jouppi and K. Farkas},
        TITLE={{Single ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance}},
        BOOKTITLE={Proceedings of the 31st ISCA},
        PAGES={},
        MONTH={June},
        YEAR={2004}}

@CONFERENCE{kumarfarkas03,
        AUTHOR={R. Kumar and K. Farkas and N. Jouppi and P. Ranganathan and D. Tullsen},
        TITLE={{Single ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction}},
        BOOKTITLE={Proceedings of the 36th International Symposium on Micro-Architecture},
        PAGES={},
        MONTH={December},
        YEAR={2003}}

@CONFERENCE{childers00,
        AUTHOR={B.R. Childers  and H. Tang and R. Melhem},
        TITLE={{Adapting Processor Supply Voltage to Instruction Level Parallelism}},
        BOOKTITLE={Proceedings of the Kool Chips Workshop, in conjunction with MICRO-33 },
        PAGES={},
        MONTH={December},
        YEAR={2000}}

@CONFERENCE{pering98,
        AUTHOR={T. Pering  and T. Burd and R.W. Brodersen},
        TITLE={{The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms}},
        BOOKTITLE={Proceedings of the International Symposium on Low-Power Electronics and Design },
        PAGES={},
        MONTH={August},
        YEAR={1998}}


@techreport{moradweiser05,
                  author={T. Morad and U. Weiser and A. Kolodny and M. Valero and E. Ayguade},
                  title={{Performance, Power Efficiency, and Scalability of Asymmetric Cluster Chip Multiprocessors}},
                  institution={},
                  number={CCIT Technical Report \#514},
                  month={January},
                  year=2005}

@techreport{martinnystrom01,
                  author={A.J. Martin and M. Nystrom and P. Penzes},
                  title={{ET2: A Metric for Time and Energy Efficiency 
of Computation}},
                  institution={Caltech Computer Science},
                  number={CaltechCSTR:2001.007},
                  month={},
                  year=2001}


@conference{Shubhendu98,
 author = {Shubhendu S. Mukherjee and Mark D. Hill},
 title = {Using prediction to accelerate coherence protocols},
 booktitle = {Proceedings of the 25th annual international symposium on Computer architecture},
 year = {1998},
 }

@conference{Kaxiras99,
 author = {Stefanos Kaxiras and James R. Goodman},
 title = {Improving CC-NUMA Performance Using Instruction-Based Prediction},
 booktitle = {Proceedings of the The Fifth International Symposium on High Performance Computer Architecture},
 year = {1999},
 }

@book{IEEE93,
 author = {{Corporate Institute of Electrical and Electronics Engineers, Inc. Staff}},
 title = {{IEEE Standard for Scalable Coherent Interface, Science: IEEE Std. 1596-1992}},
 booktitle = {IEEE},
 year = {1993},
 }

@conference{Hazim97,
 author = {Hazim Abdel-Shafi and Jonathan Hall and Sarita V. Adve and Vikram S. Adve},
 title = {An Evaluation of Fine-Grain Producer-Initiated Communication in Cache-Coherent Multiprocessors},
 booktitle = {Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture (HPCA '97)},
 year = {1997},
 }

@conference{Koufaty95,
 author = {D. A. Koufaty and X. Chen and D. K. Poulsen and J. Torrellas},
 title = {Data forwarding in scalable shared-memory multiprocessors},
 booktitle = {Proceedings of the 9th international conference on Supercomputing},
 year = {1995},
 location = {Barcelona, Spain},
 }

@proceedings{Byrd99,
 author = {Byrd, G.T.; Flynn, M.J.},
 title = {Producer-consumer communication in distributed shared memory multiprocessors},
 year = {1999},
 booktitle = {Proceedings of the IEEE, Vol.87, Iss.3, Mar 1999},
}

@conference{Acacio02a,
 author = {Manuel E. Acacio and Jose; Gonzalez and Jose; M. Garcia and Jose Duato},
 title = {{Owner Prediction for Accelerating Cache-to-Cache Transfer Misses in a CC-NUMA Architecture}},
 booktitle = {Proceedings of the 2002 ACM/IEEE conference on Supercomputing},
 year = {2002},
 }

@conference{Acacio02b,
 author = {Manuel E. Acacio and Jose; Gonzalez and Jose; M. Garcia and Jose Duato},
 title = {{The Use of Prediction for Accelerating Upgrade Misses in CC-NUMA Multiprocessors}},
 booktitle = {Proceedings of PACT-11},
 year = {2002},
 }

@conference{Lai00,
 author = {An-Chow Lai and Babak Falsafi},
 title = {{Selective, Accurate, and Timely Self-Invalidation Using Last-Touch Prediction}},
 booktitle = {Proceedings of ISCA-27},
 year = {2000},
 pages = {139--148},
 location = {Vancouver, British Columbia, Canada},
 }


@conference{Ramachandran95,
 author = {Umakishore Ramachandran and Gautam Shah and Anand Sivasubramaniam and Aman Singla and Ivan Yanasak},
 title = {Architectural mechanisms for explicit communication in shared memory multiprocessors},
 booktitle = {Proceedings of the 1995 ACM/IEEE conference on Supercomputing (CDROM)},
 year = {1995},
 pages = {62},
 }

@conference{PoulsenY94,
  author    = {David K. Poulsen and Pen-Chung Yew},
  title     = {Data Prefetching and Data Forwarding in Shared Memory Multiprocessors.},
  booktitle = {Proceedings of ICPP},
  year      = {1994},
  pages     = {276-280},
}

@conference{ shen99cachet,
    author = "Xiaowei Shen and Arvind and Larry Rudolph",
    title = "{CACHET}: an adaptive cache coherence protocol for distributed shared-memory systems",
    booktitle = "Proceedings of International Conference on Supercomputing",
    pages = "135-144",
    year = "1999",
}



@conference{Goodman83,
 author = {James R. Goodman},
 title = {Using cache memory to reduce processor-memory traffic},
 booktitle = {Proceedings of the 10th annual international symposium on Computer architecture},
 year = {1983},
 }

@conference{Cai04,
 author = {Fei Cai and Shaogang Wu and Longbing Zhang and Zhiming Tang},
 title = {Parallel Program Performance Evaluation And Their Behavior Analysis on an OpenMP Cluster},
 booktitle = {International Workshop on Distributed Shared Memory on Clusters},
 year = {2004},
 } 

@conference{Chou04,
  author    = {Ching-Tsun Chou and Phanindra K. Mannava and Seungjoon Park},
  title     = {A Simple Method for Parameterized Verification
               of Cache Coherence Protocols.},
  booktitle = {FMCAD},
  year      = {2004},
}

@article{TLC03,
 author = {Rajeev Joshi and Leslie Lamport and John Matthews and Serdar Tasiran and Mark Tuttle and Yuan Yu},
 title = {Checking Cache-Coherence Protocols with TLA+},
 journal = {Form. Methods Syst. Des.},
 volume = {22},
 number = {2},
 year = {2003},
 pages = {125--131},
 }

@article{ NPB94,
    author = "D. H. Bailey and E. Barszcz and J. T. Barton and D. S. Browning and R. L. Carter and D. Dagum and R. A. Fatoohi and P. O. Frederickson and T. A. Lasinski and R. S. Schreiber and H. D. Simon and V. Venkatakrishnan and S. K. Weeratunga",
    title = "The {NAS Parallel Benchmarks}",
    journal = "The International Journal of Supercomputer Applications",
    volume = "5",
    number = "3",
    month = "Fall",
    pages = "63--73",
    year = "1994",
    url = "http://www.nas.nasa.gov/Software/NPB/" }

@MISC{ Omni,
        HOWPUBLISHED = {"http://phase.hpcc.jp/Omni/benchmarks/NPB/"},
     } 

@conference{Zhang04,
    author = {Lixin Zhang and Zhen Fang and John Carter},
    title = {Highly Efficient Synchronization Based on Active Memory Operations},
    booktitle = {Proceedings of IPDPS},
    year  = {2004},
} 


@CONFERENCE{maipaaske00,
	AUTHOR = {K. Mai and T. Paaske and N. Jaysena and R. Ho and W. J. Dally and M. Horowitz},
	TITLE = {{Smart Memories: A Modular Reconfigurable Architecture}},
	BOOKTITLE = {Proceedings of ISCA},
	MONTH = {},
	YEAR =2000}

@CONFERENCE{maiho04,
	AUTHOR = {K. Mai and R. Ho and E. Alon and D. Liu and Y. Kim and D. Patil and M. Horowitz},
	TITLE = {{Architecture and Circuit Techniques for a Reconfigurable Memory Block}},
	BOOKTITLE = {Proceedings of ISSCC},
	MONTH = {},
	YEAR =2004}

@CONFERENCE{homai03,
	AUTHOR = {R. Ho and K. Mai and M. Horowitz},
	TITLE = {{Efficient On-Chip Global Interconnects}},
	BOOKTITLE = {Proceedings of VLSI},
	MONTH = {},
	YEAR =2003}




@MISC{ TOP500,
        HOWPUBLISHED = {"http://www.top500.org/"},
     }


@article{Briggs02,
  author    = {Faye A. Briggs and
               Michel Cekleov and
               Ken Creta and
               Manoj Khare and
               Steve Kulick and
               Akhilesh Kumar and
               Lily Pao Looi and
               Chitra Natarajan and
               Sivakumar Radhakrishnan and
               Linda Rankin},
  title     = {Intel 870: A Building Block for Cost-Effective, Scalable
               Servers.},
  journal   = {IEEE Micro},
  volume    = {22},
  number    = {2},
  year      = {2002},
  pages     = {36-47},
  ee        = {http://computer.org/micro/mi2002/m2036abs.htm},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@book{cullersingh99,
  author ="David E. Culler and Jaswinder Pal Singh",
  contribution="Anoop Gupta",
  title  ={{Parallel Computer Architecture: A Hardware/Software Approach}},
  publisher = "Morgan Kaufmann Publishers",
  ISBN = "1-55860-343-3",
  year = "1999",
}

@misc{sunenterprise,
  title  ="Sun Enterprise 10000 Server: Dynamic System Domains", 
  note = "{{http://sunsolve.sun.com/handbook\_pub/Systems/E10000/E10000.html}}",
}

@conference{galles94,
  author    = {Mike Galles and
               Eric Williams},
  title     = {{Performance Optimizations, Implementation, and Verification
               of the SGI Challenge Multiprocessor.}},
  booktitle = {HICSS (1)},
  year      = {1994},
  pages     = {134-143},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@conference{lepak02,
 author = {Kevin M. Lepak and Mikko H. Lipasti},
 title = {{Temporally Silent Stores}},
 booktitle = {Proceedings of ASPLOS-X},
 year = {2002},
 pages = {30--41},
 }

@article{krewell04a,
                  author= {K. Krewell},
                  title= {{Intel's PC Roadmap Sees Double}},
                  journal={Microprocessor Report},
                  volume= 18,
                  number= 5,
		  pages={41-43},
                  month={May},
                  year=2004}

@article{krewell04b,
                  author= {K. Krewell},
                  title= {{Sun's Niagara Pours on the Cores}},
                  journal={Microprocessor Report},
                  volume= 18,
                  number= 9,
		  pages={11-13},
                  month={September},
                  year=2004}

@article{krewell03,
 author = {K. Krewell},
 title = {{UltraSPARC IV Mirrors Predecessor: Sun Builds Dualcore Chip in 130nm}},
 journal = {Microprocessor Report},
 pages = {1,5-6}, 
 year = {Nov. 2003},
}

@article{erginunsal06,
 author = {O. Ergin and O. Unsal and X. Vera and A. Gonzalez},
 title = {{Exploiting Narrow Values for Soft Error Tolerance}},
 journal = {Computer Architecture Letters},
 volume = {5},
 pages = {}, 
 month = {June},
 year = {2006},
}

@article{kallasinharoy04,
 author = {R. Kalla and B. Sinharoy and J. Tendler},
 title = {{IBM POWER5 Chip: A Dual-Core Multithreaded Processor}},
 journal = {IEEE Micro},
 volume = {24(2)},
 pages = {40-47}, 
 year = {2004},
}


@MISC{intelidf06,
        AUTHOR = {{P. Otellini}},
        TITLE = {{}},
	NOTE = {Keynote at Intel Developer Forum (articles at {\tt http://www.intel.com/pressroom/kits/events/idffall_2006/index.htm} and {\tt http://news.com.com/2100-1006_3-6119618.html?part=rss&tag=6119618&subj=news})},
        YEAR = {2006}}

@CONFERENCE{bowersfang06,
        AUTHOR={J. Bowers and A. Fang and H. Park and O. Cohen and R. Jones and M. Paniccia},
        TITLE={{Hybrid Silicon Evanescent Lasers}},
        BOOKTITLE={Proceedings of Device Research Conference (invited paper)},
        PAGES={},
        MONTH={June},
        YEAR={2006}}

@MISC{spooner06,
        AUTHOR = {J. Spooner},
        TITLE = {{Intel Lights Up Laser Chip}},
	NOTE = {(Internet article at $http://www.thechannelinsider.com/article/Intel+Lights+Up+Laser+Chip/188882 \_ 1.aspx$)},
	MONTH = {September},
        YEAR = {2006}}

@MISC{ocin06,
        AUTHOR = {W. Dally},
        TITLE = {{Report from Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN)}},
	    NOTE = {{\tt http://www.ece.ucdavis.edu/\~{}ocin06/}},
        YEAR = {2006}}

@MISC{noc07,
        AUTHOR = {{A. Kolodny and L. Peh (Symposium Chairs)}},
        TITLE = {{1st International Symposium on Networks-on-Chip}},
	NOTE = {Symposium program at {\tt http://2007.nocsymposium.org/}},
        YEAR = {2007}}

@MISC{isca07,
        AUTHOR = {{D. Tullsen (Symposium Chair)}},
        TITLE = {{34th International Symposium on Computer Architecture (ISCA-34)}},
	NOTE = {Symposium program at {\tt http://www.cse.ucsd.edu/isca2007/}},
        YEAR = {2007}}

@MISC{scott07,
        AUTHOR = {{M. Scott (Panel Moderator)}},
        TITLE = {{Panel: Potential Show-Stoppers for Transactional Synchronization}},
	NOTE = {Panel conducted at PPoPP},
        YEAR = {2007}}

@MISC{scott07b,
        AUTHOR = {{M. Scott (Workshop Chair)}},
        TITLE = {{TRANSACT: Workshop on Languages, Compilers, and Hardware Support for Transactional Computing}},
	NOTE = {Workshop materials at {\tt http://www.cs.rochester.edu/meetings/TRANSACT07/}},
        YEAR = {2007}}

@MISC{vitek06,
        AUTHOR = {{J. Vitek (Workshop Chair)}},
        TITLE = {{TRANSACT: Workshop on Languages, Compilers, and Hardware Support for Transactional Computing}},
	NOTE = {Workshop materials at {\tt http://www.cs.purdue.edu/homes/jv/events/TRANSACT/}},
        YEAR = {2006}}

@MISC{rajwar05b,
        AUTHOR = {{R. Rajwar (Workshop Chair)}},
        TITLE = {{Workshop on Transactional Systems}},
	NOTE = {Workshop materials at {\tt http://pages.cs.wisc.edu/\~{}rajwar/tm-workshop/}},
        YEAR = {2005}}

@MISC{rajwar05,
        AUTHOR = {{R. Rajwar}},
        TITLE = {{Transactional Memory Online}},
	NOTE = {Bibliography and links, maintained at {\tt http://www.cs.wisc.edu/trans-memory/}},
        YEAR = {}}

@MISC{mckinley07,
        AUTHOR = {{K. McKinley}},
        TITLE = {{The DaCapo Java Benchmarks}},
	NOTE = {Software available at {\tt http://www.cs.utexas.edu/users/speedway/DaCapo/}},
        YEAR = {2007}}

@MISC{SPECjbb05,
        TITLE = {{Java Server Benchmark}},
	NOTE = {\\Available at {\tt http://www.spec.org/jbb2005/}},
        YEAR = {2005}
}


@MISC{kozyrakis07,
        AUTHOR = {{C. Kozyrakis}},
        TITLE = {{STAMP: The Stanford Transactional Applications for Multi-Processing}},
	NOTE = {Software available at {\tt http://stamp.stanford.edu/}},
        YEAR = {2007}}

@MISC{kozyrakis06,
        AUTHOR = {A. Adl-Tabatabai and C. Kozyrakis and B. Saha},
        TITLE = {{Tutorial: Transactional Programming in a Multi-Core Environment}},
	NOTE = {Tutorial at the 15th International Conference on Parallel Architecture and Compilation Techniques (PACT)},
        YEAR = {2006}}

@MISC{intel05,
        AUTHOR = {Intel},
        TITLE = {{Intel Multi-Core University Research Conference}},
	NOTE = {Conference material at {\tt http://www.cercs.gatech.edu/intel-multi-core05/}},
        YEAR = {2005}}

@MISC{suntm07,
        AUTHOR = {Sun Microsystems},
        TITLE = {{Transactional Memory}},
	NOTE = {On-Line Research Spotlight (article at {\tt http://research.sun.com/spotlight/2007/ \\ 2007-08-13\_transactional\_memory.html})},
        YEAR = {2007}}

@MISC{rattner05,
        AUTHOR = {J. Rattner},
        TITLE = {{Predicting the Future}},
	NOTE = {Keynote at Intel Developer Forum (article at {\tt http://www.anandtech.com/tradeshows/showdoc.aspx?i=2367\&p=3})},
        YEAR = {2005}}

@MISC{samsung05,
        AUTHOR = {{Samsung Electronics Corporation}},
        TITLE = {{Samsung Electronics Develops World's First Eight-Die Multi-Chip Package for Multimedia Cell Phones}},
	NOTE = {(Press release from {\tt http://www.samsung.com})},
        YEAR = {2005}}

@MISC{tezzaron,
        AUTHOR = {{Tezzaron Semiconductor}},
	NOTE = {({\tt http://www.tezzaron.com})},
        YEAR = {}}

@MISC{smarthome,
        AUTHOR = {{Center for Future Health}},
        TITLE = {{Smart Medical Home Research Laboratory}},
	NOTE = {({\tt http://www.futurehealth.rochester.edu/smart\_home/})},
        YEAR = {}}

@MISC{marcushamrin01,
        AUTHOR = {{W. Marcus and J. Hamrin}},
        TITLE = {{How We Got into the California Energy Crisis}},
	NOTE = {({\tt http://www.green-e.org/pdf/crisispaper.pdf})},
	MONTH = {February},
        YEAR = {2001}}

@MISC{amd04,
        AUTHOR = {{AMD Inc.}},
        TITLE = {{AMD Demonstrates Dual Core Leadership}},
	NOTE = {({\tt http://www.amd.com})},
        YEAR = {2004}}

@CONFERENCE{maruyama03,
        AUTHOR = {T. Maruyama},
        TITLE = {{SPARC64 VI: Fujitsu's Next Generation Processor}},
        BOOKTITLE = {Microprocessor Forum},
        YEAR = {2003}}


@CONFERENCE{kongetira04,
        AUTHOR = {P. Kongetira},
        TITLE = {{A 32-Way Multithreaded SPARC Processor}},
        BOOKTITLE = {Proceedings of Hot Chips 16},
	NOTE = {({\tt http://www.hotchips.org/archives/})},
        YEAR = {2004}}

@CONFERENCE{wooohara95,
        AUTHOR = {S.C. Woo and M. Ohara and E. Torrie and J.P. Singh
                  and A. Gupta},
        TITLE = {{The SPLASH-2 Programs: Characterization and
                 Methodological Considerations}},
        BOOKTITLE = {Proceedings of ISCA},
        YEAR = {1995}}

@CONFERENCE{sylvesterkeutzer99,
        AUTHOR = {D. Sylvester and K. Keutzer},
        TITLE = {{System-Level Performance Modeling with BACPAC - Berkeley Advanced Chip Performance Calculator}},
        BOOKTITLE = {Proceedings of 1st International Workshop on System-Level Interconnect Prediction},
        PAGES = {},
        MONTH = {},
        YEAR = {1999}}

@CONFERENCE{eble96,
        AUTHOR = {J. Eble},
        TITLE = {{A Generic System Simulator (Genesys) for ASIC Technology and Architecture Beyond 2001}},
        BOOKTITLE = {Proceedings of 9th IEEE International ASIC Conference},
        PAGES = {},
        MONTH = {},
        YEAR = {1996}}

@CONFERENCE{bakoglumeindl87,
        AUTHOR = {H. Bakoglu and J. Meindl},
        TITLE = {{A System-Level Circuit Model for Multi- and Single-Chip CPUs}},
        BOOKTITLE = {Proceedings of ISSCC},
        PAGES = {},
        MONTH = {},
        YEAR = {1987}}

@CONFERENCE{guptahilbert04,
        AUTHOR = {S. Gupta and M. Hilbert and S. Hong and R. Patti},
        TITLE = {{Techniques for Producing 3D ICs with High-Density Interconnect}},
        BOOKTITLE = {Proceedings of International VLSI Multilevel Interconnection},
        PAGES = {},
        MONTH = {},
        YEAR = {2004}}

@CONFERENCE{tremblaychaudhry08,
        AUTHOR = {M. Tremblay and S. Chaudhry},
        TITLE = {{A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT}},
        BOOKTITLE = {Proceedings of ISSCC},
        PAGES = {},
        MONTH = {Febuary},
        YEAR = {2008}}

@CONFERENCE{caldwellcao00,
        AUTHOR = {A. Caldwell and Y. Cao and A. Kahng and F. Koushanfar and H. Lu and I. Markov and M. Oliver and D. Stroobandt and D. Sylvester},
        TITLE = {{GTX: The MARCO GSRC Technology Extrapolation System}},
        BOOKTITLE = {Proceedings of DAC},
        PAGES = {},
        MONTH = {},
        YEAR = {2000}}

@TECHREPORT{mamidipakadutt04,
   AUTHOR      = {M. Mamidipaka and N. Dutt},
   TITLE       = {{eCACTI: An Enhanced Power Estimation Model for On-Chip Caches}},
   INSTITUTION = {University of California, Irvine},
   NUMBER      = {CECS Technical Report 04-28},
   MONTH       = {September},
   YEAR        = {2004}
}

@TECHREPORT{atkinsdroegemeier03,
   AUTHOR      = {D. E. Atkins and others},
   TITLE       = {{Report of the NSF Blue-Ribbon Advisory
   Panel on Cyberinfrastructure}},
   INSTITUTION = {National Science Foundation},
   YEAR        = {2003}
}



@TECHREPORT{UvsimManual,
   AUTHOR      = {Lixin Zhang},
   TITLE       = {{UVSIM Reference Manual}},
   INSTITUTION = {University of Utah},
   NUMBER      = {UUCS-03-011},
   MONTH       = {May},
   YEAR        = {2003}
}

@manual{o3k,
        TITLE={{SGI\texttrademark Origin\texttrademark 3000 Series
                Technical Report}},
        ORGANIZATION = {Silicon Graphics, Inc.},
        YEAR={2001},
        MONTH={Jan}}


@CONFERENCE{laudonlenoski97,
        AUTHOR = {J. Laudon and D. Lenoski},
        TITLE = {{The SGI Origin: A ccNUMA Highly Scalable Server}},
        BOOKTITLE = {Proceedings of ISCA-24},
        PAGES = {241-251},
        YEAR = {1997},
        MONTH = {June}}

@inproceedings{NoCIC,
  author    = {Vishak Venkatraman and
               Andrew Laffely and
               Jinwook Jang and
               Hempraveen Kukkamalla and
               Zhi Zhu and
               Wayne Burleson},
  title     = {{NoCIC: A Spice-Based Interconnect Planning Tool Emphasizing
               Aggressive On-chip Interconnect Circuit Methods.}},
  booktitle = {Proceedings of SLIP},
  year      = {2004},
  pages     = {69-75}
}

@mastersthesis{srinivasan02,
	author={S. Srinivasan},
	title={{Multi-bit Signalling}},
	school={Univiersity of Massachusetts},
	year={2002}
} 

@inproceedings{kumar02,
	author={S. Kumar and A. Jantsch and M. Millberg and J. Berg and J. Soininen and M. Forsell and K. Tiensyrj and A. Hemani},
	title={{A Network on Chip Architecture and Design Methodology}},
	booktitle={Proceedings of the IEEE Computer Society Annual
	Symposium on VLSI},
	year={2002},
	month={April}
} 

@inproceedings{benini02,
	author={L. Benini and G. De Micheli},
	title={{Networks on Chip: A New Paradigm for Systems on Chip Design}},
	booktitle={Proceedings of the Conference on Design, Automation and
	Test in Europe},
	year={2002},
	pages={418--419}
} 

@phdthesis{geuskins97,
	author={B. M. Geuskins},
	title={{Modeling the Influence of Multilevel Interconnect on Chip Performance}},
	school={Rensselaer Polytechnic Institute},
	year={1997},
	address={Troy, New York}
} 

@inproceedings{burleson01,
	author={A. Maheshwari and W. Burleson},
	title={{Current-Sensing for Global Interconnects, Secondary Design
	Issues: Analysis and Solutions}},
	booktitle={Proceedings of the IEEE International Workshop on Power
	and Timing Modeling, Optimization and Simulation},
	year={2001}
} 

@article{zhang00,
	author={H. Zhang and G. Varghese and J. Rabaey},
	title={{Low-swing On-chip Signalling Techniques}},
	journal={Transactions on VLSI Systems},
	year={2000},
	pages={264--272}
} 


@TECHREPORT{beckmann+06,
    	author="Bradford Beckmann and Michael Marty and David Wood",
	title="Balancing Capacity and Latency in CMP Caches",
	institution="University of Wisconson-Madison Computer Sciences",
	number={CS-TR-2006-1554},
	month=feb,
	year=2006
}

@CONFERENCE{peir+02,
    	author="Jih-Kwon Peir and Shih-Chang Lai and Shih-Lien Lu and Jared Stark
	    and Konrad Lai",
	title="Bloom Filtering Cache Misses for Accurate Data Speculation
	    and Prefetching",
	booktitle="Proceedings of Int'l Conference on Supercomputing ({ICS})",
	pages={189--198},
	month=jun,
	year=2002
}

@CONFERENCE{KumarA06,
    AUTHOR = {S. Kumar and A. Aggarwal},
    TITLE = {{Reduced Resource Redundancy for Concurrent Error Detection Techniques in High Performance Microprocessors}},
    BOOKTITLE = {Proceedings of HPCA-12},
    YEAR = {2006},
    MONTH = {Feb}}

@CONFERENCE{abughazalehsharkey06,
    AUTHOR = {N. Abu-Ghazaleh and J. Sharkey and D. Ponomarev and K. Ghose},
    TITLE = {{Exploiting Short-Lived Values for Low-Overhead Transient Fault Recovery}},
    BOOKTITLE = {Proceedings of Workshop on Architectural Support for Gigascale Integration},
    YEAR = {2006},
    MONTH = {June}}

@CONFERENCE{MemikKO05,
    AUTHOR = {G. Memik and M.T. Kandemir and O. Ozturk},
    TITLE = {{Increasing Register File Immunity to Transient Errors}},
    BOOKTITLE = {Proceedings of DATE-2005},
    YEAR = {2005},
    MONTH = {Mar}}


@CONFERENCE{yanglee04,
    AUTHOR = {C-L. Yang and C-H Lee},
    TITLE = {{HotSpot Cache: Joint Temporal and Spatial Location Exploitation for I-cache Energy Reduction}},
    BOOKTITLE = {Proceedings of ISLPED},
    YEAR = {2004}
}


@inproceedings{MemikCMI05,
    author    = {Gokhan Memik and
      Masud H. Chowdhury and
      Arindam Mallik and
      Yehea I. Ismail},
    title     = {Engineering Over-Clocking: Reliability-Performance Trade-Offs
      for High-Performance Register Files.},
    booktitle = {DSN},
    year      = {2005},
    pages     = {770-779},
    }
 @inproceedings{HuWZ06,
    author = {J. Hu and S. Wang and S.G. Ziavras},
    title = {{In-Register Duplication: Exploiting Narrow-Width Value for Improving Register File Reliability}},
    booktitle = {DSN},
    year      = {2006}}
@inproceedings{ErginBPG04,
    author    = {Oguz Ergin and
      Deniz Balkan and
      Dmitry V. Ponomarev and
      Kanad Ghose},
    title     = {Increasing Processor Performance Through Early Register
                  Release.},
    booktitle = {ICCD},
    YEAR = {2004}}

@inproceedings{MontrealVGV02,
   author = {Teresa Monreal and Victor Vinals and Antonio Gonzalez and Mateo Valero},
   title = {Hardware Schemes for Early Register Release},
   booktitle = {ICPP '02: Proceedings of the 2002 International Conference on Parallel Processing (ICPP'02)},
   year = {2002}}
@inproceedings{JonesOAGE05,
   author    = {Timothy M. Jones and
      Michael F. P. O'Boyle and
      Jaume Abella and
      Antonio Gonzalez and
      Oguz Ergin},
   title     = {Compiler Directed Early Register Release.},
   booktitle = {IEEE PACT},
   year = {2005}}

 @inproceedings{ibmz900,
    author = {Timothy J. Slegel and Robert M. Averill III and Mark A. Check and Bruce C. Giamei and Barry W. Krumm and Christopher A. Krygowski and Wen H. Li and John S. Liptay and John D. MacDougall and Thomas J. McPherson and Jennifer A. Navarro and Eric M. Schwarz and Kevin Shum and Charles F. Webb},
     title = {{IBM's S/390 G5 Microprocessor Design}},
     booktitle = {IEEE Micro},
     volume = {19},
     number = {2},
     year = {1999},
     pages = {12--23},
   }
 @inproceedings{multibit,
   author = {J. Maiz and  S. Hareland and K. Zhang and P. Armstrong},
   title = {{Characterization of multi-bit soft error events in advanced SRAMs}},
   booktitle = {Digest of International Electron Devices Meeting},
   year = {2003}
 }
@inproceedings{ECC,
  author = {Michael Spica and T.M. Mak},
   title = {{Do We Need Anything More Than Single Bit Error Correction (ECC)?}},
    booktitle = {Proceedings of International Workshop on Memory Technology, Design and Testing (MTDT'04)},
     year = {2004},
          }
@inproceedings{seu,
  author = {Tanay Karnik and Peter Hazucha and Jagdish Patel},
  title = {{Characterization of Soft Errors Caused by Single Event Upsets in CMOS Processes}},
  booktitle = {IEEE Transactions on Dependable and Secure Computing},
  volume = {01},
  number = {2},
  year = {2004},
  pages = {128-143},
}





@article{davisieeedtc05,
  author    = {W. Rhett Davis and
               John Wilson and
               Stephen Mick and
               Jian Xu and
               Hao Hua and
               Christopher Mineo and
               Ambarish M. Sule and
               Michael Steer and
               Paul D. Franzon},
  title     = {{Demystifying 3D ICs: The Pros and Cons of Going Vertical.}},
  journal   = {IEEE Design {\&} Test of Computers},
  volume    = {22},
  number    = {6},
  year      = {2005},
  pages     = {498-510},
}

@ARTICLE{benkartdtc05,
        AUTHOR={P. Benkart and A. Heittmann and H. Huebner and U. Ramacher},
        TITLE={{3D Chip Stack Technology Using Through-chip Interconnects}},
        JOURNAL={IEEE Design and Test of Computers},
        VOLUME={22},
        PAGES={512-518},
        MONTH={November},
        YEAR={2005}}


@ARTICLE{cliudtc05,
        AUTHOR={C. C. Liu and I. Ganusov and M. Burtscher and S. Tiwari},
        TITLE={{ Bridging the Processor-Memory Performance Gap with 3D IC Technology}},
        JOURNAL={IEEE Design and Test of Computers},
        VOLUME={22},
        PAGES={556-564},
        MONTH={November},
        YEAR={2005}}

@MISC{crchandbook,
        AUTHOR={{CRC Press}},
        TITLE={{CRC Handbook of Chemistry}},
        NOTE={{http://www.hpcpnetbase.com/}}}

@CONFERENCE{tremblay07,
	AUTHOR={M. Tremblay},
	TITLE={{Transactional memory for a modern microprocessor}},
	BOOKTITLE={Keynote Speech, PODC},
	YEAR={2007}
}

@CONFERENCE{moirmoore08,
	AUTHOR={M. Moir and K. Moore and D. Nussbaum},
	TITLE={{The Adaptive Transactional Memory Test Platform: A Tool for Experimenting with Transactional Code for Rock}},
	BOOKTITLE={Transact workshop},
	YEAR={2008}
}

@CONFERENCE{minhchung08,
	AUTHOR={C. Minh and J. Chung and C. Kozyrakis and K. Olukotun},
	TITLE={{STAMP: Stanford Transactional Applications for Multi-Processing}},
	BOOKTITLE={Proceedings of IISWC},
	YEAR={2008}
}

@CONFERENCE{leekim08,
	author={C. Lee and H. Kim and O. Mutlu and Y. Patt},
	title={{Performance-Aware Speculation Control using Wrong Path Usefulness Prediction}},
	booktitle={Proceedings of HPCA},
	year={2008}
}

@CONFERENCE{choufahs04,
	author={Y. Chou and B. Fahs and S. Abraham},
	title={{Microarchitecture Optimizations for Exploiting Memory-Level Parallelism}},
	booktitle={Proceedings of ISCA},
	year={2004}
}

@CONFERENCE{shriramandwarkadas09,
  author={A. Shriraman and S. Dwarkadas},
  title={{Refereeing Conflicts in Hardware Transactional Memory}},
  booktitle={Proceedings of Int'l Conference on Supercomputing},
  year={2009}
} 

@CONFERENCE{tomicperfumo09,
  author = {S. Tomi\'{c} and C. Perfumo and C. Kulkarni and A. Armejach and A. Cristal and O. Unsal and T. Harris and M. Valero},
  title = {{EazyHTM: Eager-Lazy Hardware Transactional Memory}},
  booktitle = {Proceedings of MICRO},
  year = {2009}
}

@ARTICLE{delaunay34,
  author = {B. Delaunay},
  title = {{Sur la Sph\`{e}re Vide}},
  journal = {Bulletin of the USSR Academy of Sciences, Classe des Sciences Math\'{e}matiques et Naturelles},
  volume = {7},
  year = {1934},
  pages = {793--800}
}

@ARTICLE{ruppert95,
 author = {J. Ruppert},
 title = {{A delaunay refinement algorithm for quality 2-dimensional mesh generation}},
 journal = {J. Algorithms},
 volume = {18},
 number = {3},
 year = {1995},
 pages = {548--585}
}

@Misc{ballard06,
  author = {{L. Ballard}},
  title =  {{Conflict Avoidance: Data Structures in Transactional Memory}},
  note = {{http://www.cs.brown.edu/research/pubs/theses/ugrad/2006/lballard.pdf}}
}

@CONFERENCE{diceherlihy08,
 AUTHOR = {D. Dice and M. Herlihy and D. Lea and Y. Lev and V. Luchangco and W. Mesard and M. Moir and K. Moore and D. Nussbaum},
 TITLE = {{Applications of the adaptive transactional memory test platform}},
 BOOKTITLE = {TRANSACT Workshop},
 YEAR = {2008}
}

@CONFERENCE{herlihyluchangco03a,
 AUTHOR = {M. Herlihy and V. Luchangco and M. Moir},
 TITLE = {{Obstruction-free synchronization: Double-ended queues as an example}},
 BOOKTITLE = {Proceedings of International Conference on Distributed Computing Systems (ICDCS)},
 YEAR = {2003}
}

@CONFERENCE{herlihyluchangco03b,
 AUTHOR = {M. Herlihy and V. Luchangco and M. Moir and W. N. Scherer},
 TITLE = {{Software transactional memory for dynamic-sized data structures}},
 BOOKTITLE = {Proceedings of Principles of Distributed Computing (PODC)},
 MONTH={July},
 YEAR = {2003},
 PAGES = {92--101},
 ISBN = {1-58113-708-7},
 LOCATION = {ACM Press, New York, NY, USA}
}

@CONFERENCE{watsonkirkham07,
 AUTHOR = {I. Watson and C. Kirkham and Mikel Luj\'{a}n},
 TITLE = {{A study of a transactional parallel routing algorithm}},
 BOOKTITLE = {Proceedings of International Conference on Parallel Architecture and Compilation Techniques (PACT)},
 YEAR = {2007},
 PAGES = {388--398},
 ISBN = {0-7695-2944-5},
 LOCATION = {IEEE Computer Society, Washington, DC, USA}
}

@CONFERENCE{fenschcintra08,
title={{An OS-based alternative to full hardware coherence on tiled CMPs}},
author={C. Fensch and M. Cintra},
booktitle={Proceedings of HPCA},
year={2008}
} 

@CONFERENCE{zebchuksrinivasan09,
 AUTHOR={J. Zebchuk and V. Srinivasan and M. K. Qureshi and A. Moshovos},
 TITLE={{A Tagless Coherence Directory}},
 BOOKTITLE={Proceedings of MICRO},
 YEAR={2009}
}

@ARTICLE{moorelee98,
  title={{Cached sufficient statistics for efficient machine learning with large datasets}},
  author={A. W. Moore and M. S. Lee},
  journal={{Journal of Artificial Intelligence Research}}, 
  volume = {8},
  year = {1998},
  pages = {67--91}
}

@ARTICLE{heckermangeiger95,
  title={{Learning Bayesian networks: The combination of knowledge and statistical data}},
  author={D. Heckerman and D. Geiger and D. M. Chickering},
  journal={{Machine Learning}}, 
  volume = {20},
  number = {3},
  month = {September},
  year = {1995},
  pages = {197--243}
}

% Wrong naming, so making a duplicate. This should be deleted later on.
@CONFERENCE{Token03,
  AUTHOR = {M. Martin and M. Hill and D. Wood},
  TITLE = {{Token Coherence: Decoupling Performance and Correctness}},
  BOOKTITLE = {Proceedings of ISCA},
  PAGES = {182--193},
  MONTH = {June},
  YEAR = {2003}
}

% Wrong naming happend before, so making a duplicate.
@CONFERENCE{martinhill03,
  AUTHOR = {M. Martin and M. Hill and D. Wood},
  TITLE = {{Token Coherence: Decoupling Performance and Correctness}},
  BOOKTITLE = {Proceedings of ISCA},
  PAGES = {182--193},
  MONTH = {June},
  YEAR = {2003}
}

@CONFERENCE{yanzhou09,
  AUTHOR = {S. Yan and X. Zhou and Y. Gao and H. Chen and S. Luo and P. Zhang and N. Cherukuri and R. Ronen and B. Saha},
  TITLE = {{Terascale Chip Multiprocessor Memory Hierarchy and Programming Model}},
  BOOKTITLE = {Proceedings of HiPC},
  MONTH = {December},
  YEAR = {2009}
}

@CONFERENCE{chendubois07,
  AUTHOR = {J. Chen and M. Dubois and P. Stenstrom},
  TITLE = {{Simwattch: integrating complete-system and user-level performance and power simulators}},
  BOOKTITLE = {Proceedings of MICRO},
  PAGES = {34--48},
  YEAR = {2007}
}

@CONFERENCE{huhchang04,
  AUTHOR = {J. Huh and J. Chang and D. Burger and G. S. Sohi},
  TITLE = {{Coherence Decoupling: Making Use of Incoherence}},
  BOOKTITLE = {Proceedings of ASPLOS},
  MONTH = {October},
  YEAR = {2004}
}

@ARTICLE{cascavalblundell08,
  title={{Software transactional memory: Why is it only a research toy?}},
  author={C. Cascaval and C. Blundell and M. Michael and H. W. Cain and P. Wu and S. Chiras and S. Chatterjee},
  journal={{Commun. ACM}}, 
  volume = {50},
  number = {11},
  month = {September},
  year = {2008},
  pages = {40--46}
}

@Book{larusrajwar07,
  author={J. R. Larus and R. Rajwar},
  title={{Transactional Memory}},
  journal={{Synthesis Lectures on Computer Architecture}}, 
  publisher = {{Morgan \& Claypool}},
  year = {2007},
}

@CONFERENCE{diceshalev06,
  AUTHOR = {D. Dice and O. Shalev and N. Shavit},
  TITLE = {{Transactional Locking II}},
  BOOKTITLE = {In Proc. International Symposium on Distributed Computing (DISC)},
  MONTH = {September},
  YEAR = {2006},
  pages = {194--208}
}

@Misc{intel_stm,
  author = {{Intel Corporation}},
  title =  {{Intel C++ STM compiler, prototype edition 3.0}}, 
  note = {{http://software.intel.com/en-us/articles/intel-c-stm-compiler-prototype-edition-20/}}
}

@CONFERENCE{stenstrom89,
  AUTHOR = {P. Stenstr\"{o}m},
  TITLE = {{A cache consistency protocol for multiprocessors with multistage networks}},
  BOOKTITLE = {Proceedings of ISCA},
  MONTH = {May},
  YEAR = {1989}
}

@CONFERENCE{damronfedorova06,
  AUTHOR = {P. Damron and A. Fedorova and Y. Lev and V. Luchango and M. Moir and D. Nussbaum},
  TITLE = {{Hybrid transactional memory}},
  BOOKTITLE = {Proceedings of ASPLOS},
  MONTH = {October},
  YEAR = {2006}
}

@CONFERENCE{minhtrautmann07,
  AUTHOR = {C. C. Minh and M. Trautmann and J. Chung and A. McDonald and N. Bronson and J. Casper and C. Kozyrakis and K. Olukotun},
  TITLE = {{An effective hybrid transactional memory system with strong isolation guarantees}},
  BOOKTITLE = {Proceedings of ISCA},
  MONTH = {June},
  YEAR = {2007}
}

@CONFERENCE{blundelldevietti07,
  AUTHOR = {C. Blundell and J. Devietti and E. C. Lewis and M. M. K. Martin},
  TITLE = {{Making the Fast Case Common and the Uncommon Case Simple in Unbounded Transactional Memory}},
  BOOKTITLE = {Proceedings of ISCA},
  MONTH = {June},
  YEAR = {2007}
}

@CONFERENCE{bobbagoyal08,
  AUTHOR = {J. Bobba and N. Goyal and M. D. Hill and M. M. Swift and D. A. Wood},
  TITLE = {{TokenTM: Efficient execution of large transactions with hardware transactional memory}},
  BOOKTITLE = {Proceedings of ISCA},
  MONTH = {June},
  YEAR = {2008},
  pages = {127--138}
}

@CONFERENCE{yenbobba07,
  AUTHOR = {L. Yen and J. Bobba and M. R. Marty and K. E. Moore and H. Volos and M. D. Hill and M. M. Swift and D. A. Wood},
  TITLE = {{LogTM-SE: Decoupling Hardware Transactional Memory from Caches}},
  BOOKTITLE = {Proceedings of HPCA},
  MONTH = {Febuary},
  YEAR = {2007}
}

@CONFERENCE{levmoir07,
 AUTHOR = {Y. Lev and M. Moir and D. Nussbaum},
 TITLE = {{PhTM: Phased Transactional Memory}},
 BOOKTITLE = {TRANSACT Workshop},
 YEAR = {2007}
}

@CONFERENCE{chuangnarayanasamy06,
 AUTHOR = {W. Chuang and S. Narayanasamy and G. Venkatesh and J. Sampson and M. V. Biesbrouck and G. Pokam and O. Colavin and and B. Calder},
 TITLE = {{Unbounded Page-Based Transactional Memory}},
 BOOKTITLE = {Proceedings of the 12th Intl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)},
 LOCATION = {San Jose, CA},
 MONTH = {October},
 YEAR = {2006}
}

@CONFERENCE{kumarchu06,
 AUTHOR = {S. Kumar and M. Chu and C. J. Hughes and P. Kundu and A. Nguyen},
 TITLE = {{Hybrid Transactional Memory}},
 BOOKTITLE = {Proceedings of the 12th Intl. Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)},
 LOCATION = {San Jose, CA},
 MONTH = {October},
 YEAR = {2006}
}

@CONFERENCE{shriramanspear07,
  AUTHOR = {A. Shriraman and M. F. Spear and H. Hossain and S. Dwarkadas and M. L. Scott},
  TITLE = {{An Integrated Hardware-Software Approach to Flexible Transactional Memory}},
  BOOKTITLE = {Proceedings of ISCA},
  MONTH = {June},
  YEAR = {2007}
}

@CONFERENCE{shriramandwarkadas08,
  AUTHOR = {A. Shriraman and S. Dwarkadas and M. L. Scott},
  TITLE = {{Flexible Decoupled Transactional Memory Support}},
  BOOKTITLE = {Proceedings of ISCA},
  MONTH = {June},
  YEAR = {2008},
}

@CONFERENCE{baughneelakantam08,
  AUTHOR = {L. Baugh and N. Neelakantam and C. Zilles},
  TITLE = {{Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory}},
  BOOKTITLE = {Proceedings of ISCA},
  MONTH = {June},
  YEAR = {2008},
}

@CONFERENCE{keidarperelman09,
  AUTHOR = {I. Keidar and D. Perelman},
  TITLE = {{On Avoiding Spare Aborts in Transactional Memory}},
  BOOKTITLE = {Proceedings of SPAA},
  YEAR = {2007},
}

@ARTICLE{baldassinklein09,
  AUTHOR = {A. Baldassin and F. Klein and G. Araujo and R. Azevedo and P. Centoducatte},
  TITLE = {{Characterizing the Energy Consumption of Software Transactional Memory}},
  JOURNAL={IEEE Computer Architecture Letters},
  VOLUME={vol.8(2)},
  MONTH={December},
  YEAR = {2009},
}

@inproceedings{linzheng07,
 author = {J. Lin and H. Zheng and Z. Zhu and H. David and Z. Zhang},
 title = {{Thermal Modeling and Management of DRAM Memory Systems}},
 booktitle = {Proceedings of ISCA},
 year = {2007},
 }

@inproceedings{zhenglin08,
 author = {H. Zheng and others},
 title = {{Mini-Rank: Adaptive DRAM Architecture For Improving Memory Power Efficiency}},
 booktitle = {Proceedings of MICRO },
 year = {2008},
 }

@inproceedings{srinathmutlu07,
  author = {S. Srinath and O. Mutlu and H. Kim and Y. Patt},
  title = {{Feedback Directed Prefetching: Improving the Performance and
    Bandwidth-Efficiency of Hardware Prefetchers}},
  booktitle = {Proceedings of ISCA },
  year = {2007},
}


@inproceedings{ebrahimimutlu09a,
  author = {E. Ebrahimi and O. Mutlu and C. Lee and Y. Patt},
  title = {{Coordinated Control of Multiple Prefetchers in Multi-Core Systems}},
  booktitle = {Proceedings of MICRO},
  year = {2009},
}

@inproceedings{ebrahimimutlu09b,
  author = {E. Ebrahimi and O. Mutlu and Y. Patt},
  title = {{Techniques for Bandwidth-Efficient Prefetching of Linked Data
    Structures in Hybrid Prefetching Systems}},
  booktitle = {Proceedings of HPCA},
  year = {2009},
}

@inproceedings{yoonerez10,
  author = {D. H. Yoon and M. Erez},
  title = {{Virtual and Flexible ECC for Main Memory}},
  booktitle = {Proceedings of ASPLOS},
  year = {2010},
}



@ARTICLE{kim02,
    author = {Jesung Kim and Jong Min Kim and Sam H. Noh and Sang Lyul Min and Yookun Cho},
    title = {{A Space Efficient Flash Translation Layer for CompactFlash Systems}},
    journal = {IEEE Transactions on Consumer Electronics},
    year = {2002},
    volume = {48},
    pages = {366--375}
}


@misc{nor_nand,
 author={M-Systems},
 title = {{Two Technologies Compared: NOR vs NAND}},
 howpublished = {White Paper, M-Systems},
 year = {2003}
}
 

@inproceedings{kawaguchi95,
 author = {Kawaguchi, Atsuo and Nishioka, Shingo and Motoda, Hiroshi},
 title = {{A Flash Memory Based File System}},
 booktitle = {Proceedings of the Winter 1995 USENIX Technical Conference},
 year = {1995}
 }


@ARTICLE{Choi09jftl,
    author = {Hyun Jin Choi and Seung-ho Lim and Kyu Ho Park},
    title = {{JFTL: a Flash Translation Layer Based on a Journal Remapping for Flash Memory}},
    journal = {In ACM Transactions on Storage},
    year = {2009}
}

@misc{sysbench,
  title = {{SysBench}},
  howpublished = "\url{http://sysbench.sourceforge.net}",
}

@misc{dbt2,
  title = {{OSDL: Database Test Suite}},
  howpublished = "\url{http://osdldbt.sourceforge.net/}",
}

%title = {{MySQL Branch of OSDL DBT Benchmarks: DBT3}},

@misc{dbt3,
  title = {{MySQL Branch of DBT3}},
  howpublished = "\url{https://launchpad.net/dbt}",
}


@misc{mysql,
  title = {{MySQL Database Server}},
  howpublished = "\url{http://dev.mysql.com/}",
}

%  howpublished = "{http://dev.mysql.com/doc/refman/5.1/en/innodb.html}",
@misc{innodb,
  title = {{InnoDB Storage Engine}},
  howpublished = "\url{http://innodb.com}",
}


@book{jim_92,
  author = {Gray, Jim and Reuter, Andreas},
  title = {{Transaction Processing: Concepts and Techniques}},
  year = {1992},
  isbn = {1558601902},
  publisher = {Morgan Kaufmann Publishers Inc.},
  address = {San Francisco, CA, USA},
}

%  title = {{ZFS for Solaris}},
@misc{zfs,
  title = {{ZFS}},
  howpublished = "\url{http://www.sun.com/software/solaris/ds/zfs.jsp}",
}



@inproceedings{gal_05,
 author = {Gal, Eran and Toledo, Sivan},
 title = {{A Transactional Flash File System for Microcontrollers}},
 booktitle = {ATEC '05: Proceedings of the annual conference on USENIX Annual Technical Conference},
 year = {2005},
 pages = {7--7}
 }
 
 @inproceedings{sears_06,
 author = {Sears, Russell and Brewer, Eric},
 title = {{Stasis: Flexible Transactional Storage}},
 booktitle = {OSDI '06: Proceedings of the 7th symposium on Operating Systems Design and Implementation},
 year = {2006},
 isbn = {1-931971-47-1},
 pages = {29--44},
 location = {Seattle, Washington},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
 }

@article{wright_07,
 author = {Wright, Charles P. and Spillane, Richard and Sivathanu, Gopalan and Zadok, Erez},
 title = {{Extending ACID Semantics to the File System}},
 journal = {ACM Transactions on Storage},
 volume = {3},
 number = {2},
 year = {2007},
 issn = {1553-3077},
 pages = {4},
 doi = {http://doi.acm.org/10.1145/1242520.1242521},
 publisher = {ACM}
 }


% booktitle = {FAST '09: Proccedings of the 7th conference on File and Storage Technologies},

@inproceedings{spillane_09,
 author = {Spillane, Richard P. and Gaikwad, Sachin and Chinni, Manjunath and Zadok, Erez and Wright, Charles P.},
 title = {{Enabling Transactional File Access via Lightweight Kernel Extensions}},
 booktitle = {Proceedings of USENIX: FAST},
 year = {2009},
 pages = {29--42}
 }

@inproceedings{proter_09,
 author = {Porter, Donald E. and Hofmann, Owen S. and Rossbach, Christopher J. and Benn, Alexander and Witchel, Emmett},
 title = {{Operating Systems Transactions}},
 booktitle = {SOSP '09: Proceedings of the ACM SIGOPS 22nd Symposium on Operating Systems Principles},
 year = {2009},
 isbn = {978-1-60558-752-3},
 pages = {161--176},
 location = {Big Sky, Montana, USA},
 doi = {http://doi.acm.org/10.1145/1629575.1629591}
 }


@inproceedings{olson_99,
 author = {Olson, Michael A. and Bostic, Keith and Seltzer, Margo},
 title = {{Berkeley DB}},
 booktitle = {ATEC '99: Proceedings of the annual conference on USENIX Annual Technical Conference},
 year = {1999},
 pages = {43--43},
 location = {Monterey, California},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
 }

@inproceedings{seltzer_libtp,
    author = {Margo Seltzer and Michael Olson},
    title = {{LIBTP: Portable, Modular Transactions for UNIX}},
    booktitle = {Proceedings of the 1992 Winter USENIX},
    year = {1992},
    pages = {9--25}
}


@inproceedings{seltzer_icde93,
 author = {Seltzer, Margo I.},
 title = {{Transaction Support in a Log-Structured File System}},
 booktitle = {Proceedings of the Ninth International Conference on Data Engineering},
 year = {1993},
 isbn = {0-8186-3570-3},
 pages = {503--510}
 }

@inproceedings{seltzer_vldb90,
 author = {Seltzer, Margo and Stonebraker, Michael},
 title = {{Transaction Support in Read Optimized and Write Optimized File Systems}},
 booktitle = {Proceedings of the sixteenth international conference on Very Large Databases},
 year = {1990},
 isbn = {0-55860-149-X},
 pages = {174--185}
 }

%source = {http://www.ncstrl.org:8900/ncstrl/servlet/search?formname=detail\&id=oai%3Ancstrlh%3Aucb%3AUCB%2F%2FCSD-93-741},
@techreport{seltzer_thesis,
 author = {Seltzer, Margo I},
 title = {{File System Performance and Transaction Support}},
 year = {1993},
 publisher = {University of California at Berkeley},
 address = {UC Berkeley},
 }

%%Proceedings of the 35th Annual International Symposium on Computer Architecture},
% series = {ISCA '08},
@inproceedings{Kgil:2008,
 author = {{Kgil, Taeho and Roberts, David and Mudge, Trevor}},
 title = {{Improving NAND Flash Based Disk Caches}},
 booktitle = {Proceedings of ISCA '08}, 
 year = {2008},
} 

@inproceedings{vijayan:2008,
 author = {{Vijayan Prabhakaran, Thomas L. Rodeheffer and Lidong, Zhou}},
 title = {{Transactional Flash}},
 series = {OSDI},
 year = {2008},
} 

@inproceedings{smith2000overcoming,
  title={Overcoming the challenges to feedback-directed optimization (Keynote Talk)},
  author={Smith, Michael D},
  booktitle={ACM SIGPLAN Notices},
  volume={35},
  number={7},
  pages={1--11},
  year={2000},
  organization={ACM}
}

@phdthesis{liew1994feedback,
  title={Feedback Directed Optimization},
  author={Liew, Chun Wai},
  year={1994},
  school={Rutgers, The State University of New Jersey}
}

@inproceedings{gpgpusim_ispass09,
        title={{Analyzing CUDA Workloads Using a Detailed GPU Simulator}},
	author={Bakhoda, Ali and Yuan, George L. and Fung, Wilson W. L. and Wong, Henry and Aamodt, Tor M.},
	booktitle=ISPASS,
	year={2009},
	month = {April},
	pages = {163--174},
}

@techreport{minife,
 author = {M. Heroux and D. Doerfler and  J. Crozier and H. Edwards and A.
Williams and M. Rajan and E. Keiter and H. Thornquist and R. Numrich},
 title = {{Improving Performance via Mini-applications}},
 institution = {Sandia National Laboratories SAND2009-5574},
 year = {2009},
}

@conference{comd,
author = {J. Mohd-Yusof and N. Sakharnykh},
title = {{Optimizing CoMD: A Molecular Dynamics Proxy Application Study}},
booktitle= {GPU Technology Conference (GTC)},
year={2014},
month = {March},
}

@incollection{cns,
author={Chan, Cy and Unat, Didem and Lijewski, Michael and Zhang, Weiqun
	and Bell, John and Shalf, John},
title={{Software Design Space Exploration for Exascale Combustion Co-design}},
booktitle=ISC,
year={2013},
pages = {196--212},
month = {June},
}

@article{xsbench,
 author = {Tramm, J. and Siegel, A. and Islam, T. and Schulz, M.},
 title = {{XSBench - The Development and Verification of a Performance
	 Abstraction for Monte Carlo Reactor Analysis}},
 journal = {The Role of Reactor Physics toward a Sustainable
	 Future (PHYSOR)},
 month = {September},
 year = {2014},
} 

@INPROCEEDINGS{Lai2000, 
	author={An-Chow Lai and Falsafi, B.}, 
	booktitle=ISCA, 
	title="{Selective, Accurate, and Timely Self-Invalidation Using
		Last-Touch Prediction}", 
	year={2000}, 
	month={June}, 
	pages={139-148}, 
}

@inproceedings{Singh2013,
	author = {Singh, Inderpreet and Shriraman, Arrvindh and Fung, Wilson W.
		L. and O'Connor, Mike and Aamodt, Tor M.},
	title = "{Cache Coherence for GPU Architectures}",
	booktitle = HPCA,
	year = {2013},
	month = {February},
} 

@inproceedings{Hardavellas2009,
	author = {Hardavellas, Nikos and Ferdman, Michael and Falsafi, Babak
		and Ailamaki, Anastasia},
	title = "{Reactive NUCA: Near-optimal Block Placement and Replication
		in Distributed Caches}",
	booktitle =ISCA,
	year = {2009},
	pages = {184--195},
	month = {June},
} 

@inproceedings{Cuesta2011,
	author = {Cuesta, Blas A. and Ros, Alberto and G\'{o}mez, Mar\'{\i}a E.
		and Robles, Antonio and Duato, Jos{\'e} F.},
	title = "{Increasing the Effectiveness of Directory Caches by
		Deactivating Coherence for Private Memory Blocks}",
	booktitle =ISCA,
	year = {2011},
	pages = {93--104},
	month = {June},
} 

@inproceedings{Ros2012,
	author = {Ros, Alberto and Kaxiras, Stefanos},
	title = "{Complexity-effective Multicore Coherence}",
	booktitle =PACT,
	year = {2012},
	pages = {241--252},
	month = {September},
} 

@inproceedings{Moshovos2005,
	author = {Moshovos, Andreas},
	title = "{RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based
		Coherence}",
	booktitle =ISCA,
	year = {2005},
	pages = {234--245},
	month={June},
} 

@inproceedings{Zebchuk2007,
	 author = {Zebchuk, Jason and Safi, Elham and Moshovos, Andreas},
	  title = "{A Framework for Coarse-Grain Optimizations in the On-Chip
		  Memory Hierarchy}",
	   booktitle = MICRO,
	     year = {2007},
	       pages = {314--327},
	       month={Decemeber},
}

@inproceedings{Alisafaee2012,
	author = {Alisafaee, Mohammad},
	title = "{Spatiotemporal Coherence Tracking}",
	booktitle =MICRO,
	year = {2012},
	pages = {341--350},
	month={Decemeber},
} 

@inproceedings{Moshovos2001,
	 author = {Moshovos, Andreas and Memik, Gokhan and Choudhary, Alok and
		 Falsafi, Babak},
	  title = "{JETTY: Filtering Snoops for Reduced Energy Consumption in SMP
		  Servers}",
	booktitle =HPCA,
	year = {2001},
	pages = {85--96},
	month={January},
} 

@article{Bloom1970,
	 author = {Bloom, Burton H.},
	  title = "{Space/Time Trade-offs in Hash Coding with Allowable Errors}",
	   journal = CACM,
	     volume = {13},
	      number = {7},
	       month = {July},
	        year = {1970},
		  pages = {422-426}
}

@article{Pagh2004,
  author = {Pagh, Rasmus and Rodler, Flemming Friche},
  journal = {Journal of Algorithms},
  title = "{Cuckoo Hashing}",
  volume = {51},
  number = {2},
  month = {May},
  year = {2004},
  pages = {122-144},
} 

@inproceedings{Strauss2006,
	author = {Strauss, Karin and Shen, Xiaowei and Torrellas, Josep},
	title = "{Flexible Snooping: Adaptive Forwarding and Filtering of
		  Snoops in Embedded-Ring Multiprocessors}",
	booktitle =ISCA,
	year = {2006},
	pages = {327--338},
	month={June},
} 

@inproceedings{Zebchuk2009,
	 author = {Zebchuk, Jason and Srinivasan, Vijayalakshmi and Qureshi,
		 Moinuddin K. and Moshovos, Andreas},
	 title = "{A Tagless Coherence Directory}",
	 booktitle =MICRO,
	 year = {2009},
	 pages = {423--434},
	 month={Decemeber},
} 
@INPROCEEDINGS{Hongzhou2011, 
	author={Hongzhou Zhao and Shriraman, A. and Dwarkadas, S. and
		Srinivasan, V.}, 
	booktitle=PACT, 
	title="{SPATL: Honey, I Shrunk the Coherence Directory}", 
	year={2011}, 
	month={October}, 
	pages={33-44}, 
}

@ARTICLE{XeonLLC2013, 
	author={Min Huang and Mehalel, M. and Arvapalli, R. and Songnian He}, 
	journal=JSSC,
	title="{An Energy Efficient 32-nm 20-MB Shared On-Die L3 Cache for
		Intel Xeon Processor E5 Family}", 
	year={2013}, 
	month={August}, 
	volume={48}, 
	number={8}, 
	pages={1954-1962}, 
}

@inproceedings{Hong2012,
	author = {Hong, Sungpack and Oguntebi, Tayo and Casper, Jared and
		Bronson, Nathan and Kozyrakis, Christos and Olukotun, Kunle},
	title = "{A Case of System-level Hardware/Software Co-design and
		Co-verification of a Commodity Multi-processor System with
		Custom Hardware}",
	booktitle = {International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)},
	year = {2012},
	pages = {513--520},
	month={October},
} 

@INPROCEEDINGS{Suh2004, 
	author={Taeweon Suh and Blough, D.M. and Lee, H.-H.S.}, 
	booktitle=DAC, 
	title="{Supporting Cache Coherence In Heterogeneous Multiprocessor Systems}", 
	year={2004}, 
	month={February}, 
	pages={1150-1155}, 
}

@inproceedings{Kumar2015,
	author = {Kumar, Snehasish and Shriraman, Arrvindh and Vedula, Naveen},
	title = "{Fusion: Design Tradeoffs in Coherent Cache Hierarchies for Accelerators}",
	booktitle = ISCA,
	month = {June},
	year = {2015},
	pages = {733--745},
} 

@inproceedings{Hechtman2014,
	author    = {Hechtman, Blake A. and Che, Shuai and Hower, Derek R. and
		Tian, Yingying and Beckmann, Bradford M. and Hill, Mark D. and
			Wood, David A.},
	title     = "{QuickRelease: A Throughput-oriented Approach to Release
		Consistency on GPUs}",
	booktitle = HPCA,
	pages     = {189--200},
	year      = {2014},
	month     = {February},
}

@inproceedings{Hower2014,
	author = {Hower, Derek R. and Hechtman, Blake A. and Beckmann, Bradford
		M. and Gaster, Benedict R. and Hill, Mark D. and Reinhardt,
		Steven K. and Wood, David A.},
	title = "{Heterogeneous-race-free Memory Models}",
	booktitle = ASPLOS,
	year = {2014},
	pages = {427--440},
	month     = {March},
} 

@article{Gaster2015,
	author = {Gaster, Benedict R. and Hower, Derek and Howes, Lee},
	title = "{HRF-Relaxed: Adapting HRF to the Complexities of Industrial
		Heterogeneous Memory Models}",
	journal = TACO,
	volume = {12},
	number = {1},
	month = {April},
	year = {2015},
	pages = {7:1--7:26},
} 

@inproceedings{Lim2012,
 author = {Lim, Kevin and Turner, Yoshio and Santos, Jose Renato and AuYoung, Alvin and Chang, Jichuan and Ranganathan, Parthasarathy and Wenisch, Thomas F.},
 title = "{System-level Implications of Disaggregated Memory}",
 booktitle = HPCA,
 year = {2012},
 pages = {1--12},
	month = {February},
} 

@inproceedings{Sinclair2015,
	author = {Sinclair, Matthew D. and Alsop, Johnathan and Adve,
		Sarita V.},
	title = "{Efficient GPU Synchronization Without Scopes: Saying No to Complex Consistency Models}",
	booktitle = MICRO,
	year = {2015},
	pages = {647--659},
	month = {December},
} 

@INPROCEEDINGS{wilson_SC2001, 
author={K. M. Wilson and B. B. Aglietti}, 
booktitle={Supercomputing, ACM/IEEE 2001 Conference}, 
title={Dynamic Page Placement to Improve Locality in CC-NUMA Multiprocessors for TPC-C}, 
year={2001}}

@inproceedings{Dashti_ASPLOS2013,
 author = {Dashti, Mohammad and Fedorova, Alexandra and Funston, Justin and Gaud, Fabien and Lachaize, Renaud and Lepers, Baptiste and Quema, Vivien and Roth, Mark},
 title = {Traffic Management: A Holistic Approach to Memory Placement on NUMA Systems},
 booktitle = {Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems},
 year = {2013}
} 

@inproceedings{Majo_CGO2012,
 author = {Majo, Zoltan and Gross, Thomas R.},
 title = {Matching Memory Access Patterns and Data Placement for NUMA Systems},
 booktitle = {Proceedings of the Tenth International Symposium on Code Generation and Optimization},
 year = {2012}
} 


@misc{dgx,
	author = {NVIDIA},
	title = {{The World's First AI Supercomputer in a Box}},
	howpublished = 
	"\url{http://www.nvidia.com/object/deep-learning-system.html}",
	note = "[Online; accessed 2017-04-04]"
}

@patent{tri-state,
 author = {John R. Spence and Michael M. Yamamura},
 title = {Clocked {T}ri-{S}tate {D}river {C}ircuit},
 year = {1985},
 number = {US4504745},
 type = {Patent},
 location = {US},
 howpublished = "\url{https://www.google.com/patents/US4504745}"
}


@misc{fsb,
	author = {INTEL Corporation},
	title = {{Intel Xeon Processor with 533 MHz
Front Side Bus at 2 GHz to 3.20 GHz}},
	howpublished = 
	"\url{http://download.intel.com/support/processors/xeon/sb/25213506.pdf}",
	year = {2004},
	note = "[Online; accessed 2017-04-04]"
}


@misc{cudnn,
author = {NVIDIA},
title = {{NVIDIA cuDNN,	GPU Accelerated Deep Learning}},
howpublished = "\url{https://developer.nvidia.com/cudnn}",
note = "[Online; accessed 2017-04-04]"
}

@misc{Lavin15b,
	author    = {Andrew Lavin},
	title     = {Fast {A}lgorithms for {C}onvolutional {N}eural {N}etworks},
	journal   = {CoRR},
	year      = {2015},
	howpublished = "\url{http://arxiv.org/abs/1509.09308}",
	note = "[Online; accessed 2017-04-04]"
}

@misc{SimonyanZ14a,
  author    = {Karen Simonyan and
               Andrew Zisserman},
  title     = {Very {D}eep {C}onvolutional {N}etworks for {L}arge-{S}cale {I}mage {R}ecognition},
  journal   = {CoRR},
  year      = {2014},
  howpublished = "\url{http://arxiv.org/abs/1409.1556}",
  note = "[Online; accessed 2017-04-04]"
}

@inproceedings{leehpca2014,
 author = {Minseok Lee and Sukwoo Song and Joosik Moon and John Kim and Woong Seo and Yeongon Cho and Soojung Ryu},
 title = {Improving GPGPU Resource Utilization and Performance Through Alternative Thread Block Scheduling},
 booktitle = {Proceedings of the The 20th IEEE International Symposium On High Performance Computer Architecture},
 series = {HPCA},
 year = {2014}
}

@inproceedings{mao2016temp,
  title={T{EMP}: thread batch enabled memory partitioning for GPU},
  author={Mao, Mengjie and Wen, Wujie and Liu, Xiaoxiao and Hu, Jingtong and Wang, Danghui and Chen, Yiran and Li, Hai},
  booktitle={Proceedings of the 53rd Annual Design Automation Conference},
  year={2016},
  organization={ACM}
}

@inproceedings{dashti2013traffic,
  title={Traffic management: a holistic approach to memory placement on NUMA systems},
  author={Dashti, Mohammad and Fedorova, Alexandra and Funston, Justin and Gaud, Fabien and Lachaize, Renaud and Lepers, Baptiste and Quema, Vivien and Roth, Mark},
  booktitle={ACM SIGPLAN Notices},
  series={ASPLOS'13},
  year={2013},
  organization={ACM}
}

@inproceedings{li1993locality,
  title={Locality and loop scheduling on {NUMA} multiprocessors},
  author={Li, Hui and Tandri, Sudarsan and Stumm, Michael and Sevcik, Kenneth C},
  booktitle={Proceedings of the International Conference on Parallel Processing},
  year={1993},
  organization={Citeseer}
}

@inproceedings{ben2015memory,
  title={Memory {A}ccess {P}atterns: The {M}issing {P}iece of the {M}ulti-{GPU} {P}uzzle},
  author={Ben-Nun, Tal and Levy, Ely and Barak, Amnon and Rubin, Eri},
  booktitle={Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis},
  year={2015},
  organization={ACM}
}



@inproceedings{blagodurov2010case,
  title={A case for {NUMA}-aware contention management on multicore systems},
  author={Blagodurov, Sergey and Zhuravlev, Sergey and Fedorova, Alexandra and Kamali, Ali},
  booktitle={Proceedings of the 19th international conference on Parallel architectures and compilation techniques},
  year={2010},
  organization={ACM}
}


@inproceedings{larowe1991exploiting,
  title={Exploiting operating system support for dynamic page placement on a {NUMA} shared memory multiprocessor},
  author={LaRowe Jr, Richard P and Wilkes, James T and Ellis, Carla S},
  booktitle={ACM SIGPLAN Notices},
  year={1991},
  organization={ACM}
}

@inproceedings{tam2007thread,
  title={Thread clustering: sharing-aware scheduling on {SMP-CMP-SMT} multiprocessors},
  author={Tam, David and Azimi, Reza and Stumm, Michael},
  booktitle={ACM SIGOPS Operating Systems Review},
  year={2007},
  organization={ACM}
}


@article{bolosky1989simple,
  title={Simple but effective techniques for {NUMA} memory management},
  author={Bolosky, W and Fitzgerald, R and Scott, M},
  journal={ACM SIGOPS Operating Systems Review},
  year={1989},
  publisher={ACM}
}

@article{wanglaperm,
  title={LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs},
  author={Wang, Jin and Rubin, Norm and Sidelnik, Albert and Yalamanchili, Sudhakar},
  series={ISCA'16},
  year={2016}
}


@INPROCEEDINGS{lonestar, 
author={M. A. O'Neil and M. Burtscher}, 
booktitle={International Symposium on Workload Characterization (IISWC)}, 
title={Microarchitectural {P}erformance {C}haracterization of {I}rregular {GPU} {K}ernels}, 
year={2014}
}

@inproceedings{Kim2011,
 author = {Kim, Jungwon and Kim, Honggyu and Lee, Joo Hwan and Lee, Jaejin},
 title = {Achieving a Single Compute Device Image in OpenCL for Multiple GPUs},
 booktitle = {Proceedings of the 16th ACM Symposium on Principles and Practice of Parallel Programming},
 series = {PPoPP '11},
 year = {2011}
}

@inproceedings{Ben-Nun2015,
 author = {Ben-Nun, Tal and Levy, Ely and Barak, Amnon and Rubin, Eri},
 title = {Memory Access Patterns: The Missing Piece of the multi-GPU Puzzle},
 booktitle = {Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis},
 series = {SC '15},
 year = {2015}
} 

@INPROCEEDINGS{Chen2010, 
author={L. Chen and O. Villa and S. Krishnamoorthy and G. R. Gao}, 
booktitle={International Symposium on Parallel Distributed Processing (IPDPS)}, 
title={Dynamic load balancing on single- and multi-GPU systems}, 
year={2010}
}


@INPROCEEDINGS{Chen2011, 
	author={L. Chen and O. Villa and G. R. Gao}, 
	booktitle={2011 IEEE International Conference on Cluster Computing}, 
	title={Exploring Fine-Grained Task-Based Execution on Multi-GPU Systems}, 
	year={2011}, 
	pages={386-394}, 
	doi={10.1109/CLUSTER.2011.50}, 
	ISSN={1552-5244}, 
	month={Sept},
}

@inproceedings{lee2013transparent,
  title={Transparent {CPU-GPU} {C}ollaboration for {D}ata-{P}arallel {K}ernels on {H}eterogeneous {S}ystems},
  author={Lee, Janghaeng and Samadi, Mehrzad and Park, Yongjun and Mahlke, Scott},
  booktitle={Proceedings of the 22nd international conference on Parallel architectures and compilation techniques},
  year={2013},
  organization={IEEE Press}
}

@inproceedings{Cabezas2015,
 author = {Cabezas, Javier and Vilanova, Llu\'{\i}s and Gelado, Isaac and Jablin, Thomas B. and Navarro, Nacho and Hwu, Wen-mei W.},
 title = {Automatic {P}arallelization of {K}ernels in {S}hared-{M}emory {M}ulti-{GPU} {N}odes},
 booktitle = {Proceedings of the 29th ACM on International Conference on Supercomputing},
 series = {ICS},
 year = {2015}
} 

@INPROCEEDINGS{Stuart2009, 
author={J. A. Stuart and J. D. Owens}, 
booktitle={International Symposium on Parallel Distributed Processing},
series = {IPDPS '09}, 
title={Message passing on data-parallel architectures}, 
year={2009}}

@inproceedings{Stuart2011,
  author={Stuart, Jeff A and Owens, John D},
  booktitle={International Parallel \& Distributed Processing Symposium (IPDPS)},
  title={Multi-GPU MapReduce on GPU clusters},
  year={2011}
}

@article{mitsuishi2016,
  title={Breadth First Search on Cost-efficient Multi-GPU Systems},
  author={Mitsuishi, Takuji and Suzuki, Jun and Hayashi, Yuki and Kan, Masaki and Amano, Hideharu},
  journal={ACM SIGARCH Computer Architecture News},
  volume={43},
  number={4},
  pages={58--63},
  year={2016}
}

@misc{itrs2015,
	title = {International Technology Roadmap for Semiconductors 2.0},
	howpublished = "\url{http://www.itrs2.net/itrs-reports.html}",
	year = {2015}
}

@misc{coral,
	title = {C{ORAL} {B}enchmarks},
	author = {{Lawerence Livermore National Laboratory}},
	howpublished = "\url{https://asc.llnl.gov/CORAL-benchmarks/}",
	year = {2014},
	note = {[Online; accessed 2017-04-04]}
}

@misc{titan_supercomputer,
	author = {Oak Ridge National Laboratory},
	title = "Titan : The {W}orld's \#1 {O}pen {S}cience {S}uper {C}omputer",
	howpublished = "\url{https://www.olcf.ornl.gov/titan/}",
	year = {2013},
	note = "[Online; accessed 2017-04-04]"
}

@misc{summit_supercompute,
	author = {Oak Ridge National Laboratory},
	title = "Summit: {T}he {N}ext {P}eak in {HPC}",
	howpublished = "\url{https://www.olcf.ornl.gov/summit/}",
	year = {2016},
	note = "[Online; accessed 2017-04-04]"
}

@misc{intel10nm,
	author = {Intel}
	title = {Intel Delays 10nm to 2017},
	howpublished = "\url{http://www.extremetech.com/computing/210050-intel-confirms-10nm-delayed-to-2017-will-introduce-kaby-lake-at-14nm-to-fill-gap}",
	year = {2015}
}

@misc{intersect360,
	author = {C. G. Willard and A. Snell and M. Feldman},
	title = {{HPC Application Support for GPU Computing}},
	howpublished = "\url{http://www.intersect360.com/industry/reports.php?id=131}",
	year = {2015},
	note = {[Online; accessed 2017-04-04]}
}

@article{poulton2013,
   author = {J. Poulton and W. Dally and X. Chen and J. Eyles and T. Greer and S. Tell and J. Wilson and T. Gray},
   title = {{A 0.54 pJ/b 20 Gb/s Ground-Referenced Single-Ended Short-Reach Serial Link in 28 nm CMOS for Advanced Packaging Applications}},
   journal = {IEEE JSSC},
   volume = {48},
   year = {2013}
}

@article{kannan2015,
   author = {A. Kannan and N. Jerger and G. Loh},
   title = {{Enabling Interposer-based Disintegration of Multi-core Processors}},
   journal = {MICRO},
   year = {2015}
}


@article{Knight1988, 
	author={T. F. Knight and A. Krymm}, 
	journal={IEEE Journal of Solid-State Circuits}, 
	title={A self-terminating low-voltage swing CMOS output driver}, 
	year={1988}, 
	volume={23}, 
	number={2}, 
	pages={457-464}, 
	doi={10.1109/4.1007}, 
	ISSN={0018-9200}, 
	month={Apr},
}

@article{Chang1997,
   author = {K.-K. Y. Chang and W. Ellersick and S.-T. Chuang and S. Sidiropoulos and M. Horowitz and N. McKeown},
   title = {{A 2 Gb/s asymmetric serial link for high-bandwidth packet switches}},
   journal = {Interconnects VI},
   year = {1997}
}

@article{Wong2004, 
	author={K. L. J. Wong and H. Hatamkhani and M. Mansuri and C. K. K. Yang}, 
	journal={IEEE Journal of Solid-State Circuits}, 
	title={A 27-mW 3.6-gb/s I/O transceiver}, 
	year={2004}, 
	volume={39}, 
	number={4}, 
	pages={602-612}, 
	doi={10.1109/JSSC.2004.825259}, 
	ISSN={0018-9200}, 
	month={April},
}

@misc{mooredead2016,
   author = {P. Bright},
   title = {{Moore's Law Really is Dead This Time}},
   howpublished = "\url{http://arstechnica.com/information-technology/2016/02/moores-law-really-is-dead-this-time}",
   year = {2016},
   note = "[Online; accessed 2017-04-04]"
}

@misc{organicapx,
   author = {M. Ishida},
   title = {{Kyocera APX - An Advanced Organic Technology for 2.5D Interposers}},
   howpublished = "\url{https://www.ectc.net/files/64/5%20Thursday%20PM%20Organic%20Substrates%20Session/4%20CPMT%20Seminar%20140529%20M.%20Ishida,%20Kyocera%20WEB%20UP.pdf}",
   year = {2014},
   note = "Accessed: 2016-06-20"
}

@misc{pascal,
   author = {NVIDIA},
   title = {{The New NVIDIA Pascal Architecture}},
   howpublished = "\url{http://www.nvidia.com/object/gpu-architecture.html}",
   year = {2016},
   note = "Accessed: 2016-06-20"
}

@misc{pascal-tesla-wp,
   author = {NVIDIA},
   title = {{NVIDIA Tesla P100}},
   howpublished = "\url{https://images.nvidia.com/content/pdf/tesla/whitepaper/pascal-architecture-whitepaper.pdf}",
   year = {2016},
   note = "[Online; accessed 2017-04-04]"
}

@misc{inside-pascal,
   author = {NVIDIA},
   title = {{Inside Pascal: NVIDIA's Newest Computing Platform}},
   howpublished = "\url{https://devblogs.nvidia.com/parallelforall/inside-pascal}",
   year = {2016},
   note = "[Online; accessed 2017-04-04]"
}


@misc{P100,
   author = {NVIDIA},
   title = {{NVIDIA TESLA P100:Infinite Compute Power For The Modern Data Center}},
   howpublished = "\url{http://images.nvidia.com/content/tesla/pdf/nvidia-teslap100-techoverview.pdf}",
   year = {2016},
   note = "Accessed: 2017-03-28"
}

@misc{amsl-lithography,
   author = {AMSL},
   title = {{The TWINSCAN NXT:1950i Dual-Stage Immersion Lithography System}},
   howpublished = "\url{https://www.asml.com/products/systems/twinscan-nxt/twinscan-nxt1950i/en/s46772?dfp_product_id=822}",
   year = {2016},
   note = "Accessed: 2016-11-18"
}

@book{smith2007microlithography,
    title={Microlithography: Science and Technology, Second Edition},
    author={Smith, B.W. and Suzuki, K.},
    isbn={9781420051537},
    series={Optical science and engineering},
    url={https://books.google.com/books?id=\_hTLDCeIYxoC},
    year={2007},
    publisher={CRC Press}
}


@misc{K80,
   author = {NVIDIA},
   title = {{TESLA K80 GPU ACCELERATOR }},
   howpublished = "\url{https://images.nvidia.com/content/pdf/kepler/Tesla-K80-BoardSpec-07317-001-v05.pdf}",
   year = {2015},
   note = "Accessed: 2016-06-20"
}

@misc{pcieroadmap,
   author = {D.Sharma},
   title = {{PCI Express 3.0 Features and Requirements Gathering for beyond}},
   howpublished = "\url{https://www.openfabrics.org/downloads/Media/Monterey_2011/Apr5_pcie%20gen3.pdf}",
   year = {2014},
   note = "Accessed: 2016-06-20"
}

@article{keckler2011,
   author = {Stephen W. Keckler and William J. Dally and Brucek Khailany and Michael Garland and David Glasco},
   title = {{GPUs and the Future of Parallel Computing}},
   journal = {IEEE MICRO},
   year = {2011}
}

@misc{IBM:Power,
	author = {IBM},
   title = {{IBM Power Systems Deep Dive}},
   howpublished = "\url{http://www-05.ibm.com/cz/events/febannouncement2012/pdf/power_architecture.pdf}",
   year = {2012},
   note = "[Online; accessed 2017-04-04]"
}

@misc{IBM:z196,
	author = {IBM},
   title = {{IBM zEnterprise 196 Technical Guide}},
   howpublished = "\url{http://www.redbooks.ibm.com/redbooks/pdfs/sg247833.pdf}",
   year = {2011},
   note = "[Online; accessed 2017-04-04]"
}

@misc{AMD:Opteron,
	author = {AMD Inc.}, 
   title = {{AMD Server Solutions Playbook}},
   howpublished = "\url{http://www.amd.com/Documents/AMD_Opteron_ServerPlaybook.pdf}",
   year = {2012},
   note = "[Online; accessed 2017-04-04]"
}


@misc{ATI:Xenos,
	author = {ATI}
   title = {{Xenos: XBOX360 GPU}},
   howpublished = "\url{http://fileadmin.cs.lth.se/cs/Personal/Michael_Doggett/talks/eg05-xenos-doggett.pdf}",
   year = {2005},
   note = "Accessed: 2016-08-19"
}

@misc{Intel:IrisPro,
	author = {INTEL Corporation}
   title = {{The Compute Architecture of Intel Processor Graphics Gen8}},
   howpublished = "\url{https://software.intel.com/sites/default/files/Compute%20Architecture%20of%20Intel%20Processor%20Graphics%20Gen8.pdf}",
   year = {2015},
   note = "Accessed: 2016-08-19"
}


@misc{Intel:Xeon,
	author = {INTEL Corporation},
   title = {{The Xeon X5365}},
   howpublished = "\url{http://ark.intel.com/products/30702/Intel-Xeon-Processor-X5365-8M-Cache-3_00-GHz-1333-MHz-FSB}",
   year = {2007},
   note = "[Online; accessed 2016-08-19]"
}

@ARTICLE{Poulton2007, 
	author={J. Poulton and R. Palmer and A. M. Fuller and T. Greer and J. Eyles and W. J. Dally and M. Horowitz}, 
	journal={IEEE Journal of Solid-State Circuits}, 
	title={A 14-mW 6.25-Gb/s Transceiver in 90-nm CMOS}, 
	year={2007}, 
	volume={42}, 
	number={12}, 
	pages={2745-2757}, 
	doi={10.1109/JSSC.2007.908692}, 
	ISSN={0018-9200}, 
	month={Dec},
}

@INPROCEEDINGS{Mansuri2013, 
	author={M. Mansuri and J. E. Jaussi and J. T. Kennedy and T. C. Hsueh and S. Shekhar and G. Balamurugan and F. O'Mahony and C. Roberts and R. Mooney and B. Casper}, 
	booktitle={2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers}, 
	title={A scalable 0.128-to-1Tb/s 0.8-to-2.6pJ/b 64-lane parallel I/O in 32nm CMOS}, 
	year={2013}, 
	pages={402-403}, 
	doi={10.1109/ISSCC.2013.6487788}, 
	ISSN={0193-6530}, 
	month={Feb},
}


@INPROCEEDINGS{Dreps2007, 
	author={D. Dreps}, 
	booktitle={2007 IEEE Hot Chips 19 Symposium (HCS)}, 
	title={The 3rd generation of IBM's elastic interface on POWER6}, 
	year={2007}, 
	pages={1-16}, 
	doi={10.1109/HOTCHIPS.2007.7482489}, 
	month={Aug},
}

@misc{mlswitch,
	author = {Mellanox Technologies},
   title = {{Switch-IB 2 EDR Switch Silicon - World's First Smart Switch}},
   howpublished = "\url{http://www.mellanox.com/related-docs/prod_silicon/PB_SwitchIB2_EDR_Switch_Silicon.pdf}",
   year = {2015},
   note = "[Online; accessed 2017-04-04]"
}

@misc{mlnic,
	author = {Mellanox Technologies},
   title = {{ConnectX-4 VPI Single and Dual Port QSFP28 Adapter Card User Manual}},
   howpublished = "\url{http://www.mellanox.com/related-docs/user_manuals/ConnectX-4_VPI_Single_and_Dual_QSFP28_Port_Adapter_Card_User_Manual.pdf}",
   year = {2016},
   note = "[Online; accessed 2017-04-04]"
}

@misc{mooredead1,
   author = {M. Waldrop},
   title = {{The Chips are Down for Moore's Law}},
   howpublished = "\url{http://www.nature.com/news/the-chips-are-down-for-moore-s-law-1.19338}",
   year = {2016},
   note = "Accessed: 2016-06-20"
}

@misc{mooredead2,
   author = {Tom Simonite},
   title = {{Intel Puts the Brakes on Moore's Law}},
   howpublished = "\url{https://www.technologyreview.com/s/601102/intel-puts-the-brakes-on-moores-law/}",
   year = {2016},
   note = "Accessed: 2016-06-20"
}

@misc{insidehpc,
   author = {InsideHPC},
   title = {{TOP500 Shows Growing Momentum for Accelerators}},
   howpublished = "\url{http://insidehpc.com/2015/11/top500-shows-growing-momentum-for-accelerators/}",
   year = {2015},
   note = "Accessed: 2016-06-20"
}

@article{adams2014hpgmg,
  title={HPGMG 1.0: a benchmark for ranking high performance computing systems},
  author={Adams, Mark},
  year={2014}
}

@article{park2015chimera,
  title={Chimera: Collaborative {P}reemption for {M}ultitasking on a {S}hared {GPU}},
  author={Park, Jason Jong Kyu and Park, Yongjun and Mahlke, Scott},
  journal={ACM SIGARCH Computer Architecture News},
  year={2015},
  publisher={ACM}
}

@inproceedings{lin2016enabling,
  title={Enabling {E}fficient {P}reemption for {SIMT} {A}rchitectures with {L}ightweight {C}ontext {S}witching},
  author={Lin, Zhen and Nyland, Lars and Zhou, Huiyang},
  booktitle={Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis},
  year={2016},
  organization={IEEE Press}
}

@inproceedings{tanasic2014enabling,
  title={Enabling {P}reemptive {M}ultiprogramming on {GPU}s},
  author={Tanasic, Ivan and Gelado, Isaac and Cabezas, Javier and Ramirez, Alex and Navarro, Nacho and Valero, Mateo},
  booktitle={ACM/IEEE International Symposium on Computer Architecture (ISCA)},
  year={2014}
}
