omap2_clksel_round_rate_div	,	F_3
pr_debug	,	F_6
CYCLES_PER_MHZ	,	V_22
omap3_core_dpll_m2_set_rate	,	F_1
__clk_get_rate	,	F_4
to_clk_hw_omap	,	F_2
_mpurate	,	V_12
"clock: SDRC CS0 timing params used: RFR %08x CTRLA %08x CTRLB %08x MR %08x\n"	,	L_3
omap2_sdrc_get_params	,	F_5
hw	,	V_2
parent_rate	,	V_4
rate	,	V_3
u32	,	T_1
MIN_SDRC_DLL_LOCK_FREQ	,	V_20
"clock: will unlock SDRC DLL\n"	,	L_1
omap3_configure_core_dpll	,	F_7
clk_hw	,	V_1
sdrc_ick_p	,	V_19
"clock: SDRC CS1 timing params used: RFR %08x CTRLA %08x CTRLB %08x MR %08x\n"	,	L_4
ret	,	V_16
unlock_dll	,	V_8
clk	,	V_6
c	,	V_9
sdrcrate	,	V_11
mr	,	V_29
SDRC_MPURATE_BASE_SHIFT	,	V_24
SDRC_MPURATE_LOOPS	,	V_25
"clock: changing CORE DPLL rate from %lu to %lu\n"	,	L_2
clkrate	,	V_17
EINVAL	,	V_18
new_div	,	V_7
actim_ctrla	,	V_27
actim_ctrlb	,	V_28
omap_sdrc_params	,	V_13
sdrc_cs1	,	V_15
validrate	,	V_10
sdrc_cs0	,	V_14
clk_hw_omap	,	V_5
arm_fck_p	,	V_21
SDRC_MPURATE_SCALE	,	V_23
rfr_ctrl	,	V_26
