
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010621                       # Number of seconds simulated
sim_ticks                                 10621286487                       # Number of ticks simulated
final_tick                               535448880024                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190300                       # Simulator instruction rate (inst/s)
host_op_rate                                   244414                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 255403                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345504                       # Number of bytes of host memory used
host_seconds                                 41586.35                       # Real time elapsed on the host
sim_insts                                  7913878506                       # Number of instructions simulated
sim_ops                                   10164299531                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       271360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       123136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       297984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       184704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       124928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       208640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       206720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       102016                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1554560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       491520                       # Number of bytes written to this memory
system.physmem.bytes_written::total            491520                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2120                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          962                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2328                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1443                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          976                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1630                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1615                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          797                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12145                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3840                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3840                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       409743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25548694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       457948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11593323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       433846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28055358                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       433846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17389984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       457948                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11762040                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       385641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19643571                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       337436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     19462802                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       385641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9604863                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               146362684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       409743                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       457948                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       433846                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       433846                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       457948                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       385641                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       337436                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       385641                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3302048                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46276880                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46276880                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46276880                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       409743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25548694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       457948                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11593323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       433846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28055358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       433846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17389984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       457948                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11762040                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       385641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19643571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       337436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     19462802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       385641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9604863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              192639564                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25470712                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2078499                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1699296                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204790                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       851133                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          816091                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213265                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9162                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     20165641                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11800593                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2078499                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1029356                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2469943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         596703                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        341383                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1241821                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       206234                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23364379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.969476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20894436     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          133351      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210227      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          336686      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          139242      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154905      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166268      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          109332      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1219932      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23364379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081603                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.463300                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19982217                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       526700                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2461921                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6406                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        387132                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       341067                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14405970                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1647                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        387132                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        20013396                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         167725                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       270109                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2437452                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        88560                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14396908                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1540                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         25007                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        33648                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3191                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     19986765                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66967203                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66967203                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17023993                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2962751                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3699                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2051                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           271217                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1371731                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       737848                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22306                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       169168                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14377236                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13592458                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17294                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1848066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4135986                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          389                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23364379                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581760                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.273908                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17636305     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2297260      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1255650      5.37%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       858995      3.68%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       803401      3.44%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       228735      0.98%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       180967      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60696      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        42370      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23364379                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3221     12.56%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9938     38.77%     51.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12476     48.67%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11385991     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       215139      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1256241      9.24%     94.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       733441      5.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13592458                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533650                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              25635                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001886                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50592223                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16229164                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13371455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13618093                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        41121                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248172                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        23631                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          870                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        387132                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         118542                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12551                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14380963                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          197                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1371731                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       737848                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2050                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9342                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117763                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236330                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13397280                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1181592                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       195177                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1914684                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1884732                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            733092                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525988                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13371682                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13371455                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7816678                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20421041                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524974                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382776                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12257191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2123793                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       208898                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22977247                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533449                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.386736                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17998947     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2412108     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       938792      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       506035      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       377558      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       210981      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       131003      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       116345      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       285478      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22977247                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12257191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1837776                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123559                       # Number of loads committed
system.switch_cpus0.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1759628                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11044453                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       248995                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       285478                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37072688                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29149150                       # The number of ROB writes
system.switch_cpus0.timesIdled                 327118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2106333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12257191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.547071                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.547071                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392608                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392608                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60410333                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18534085                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13438249                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3316                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                25470712                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2110608                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1726768                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       208445                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       889563                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          830394                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217747                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9423                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20340429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11793854                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2110608                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1048141                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2462665                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         567230                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        418149                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1245793                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       208471                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23577348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.957111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21114683     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          114730      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          182314      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          246902      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          253678      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          215861      0.92%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          120796      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          178446      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1149938      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23577348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082864                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463036                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20136553                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       624022                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2458165                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2761                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        355844                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       347349                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14474570                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1528                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        355844                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20191774                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         131941                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       366759                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2406380                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       124647                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14468764                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         16434                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        54598                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     20192767                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     67302370                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     67302370                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17503020                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2689737                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3600                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1879                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           376749                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1356822                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       733201                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8581                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       213729                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14450253                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13727646                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2026                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1593176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3800226                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          145                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23577348                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582239                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.271254                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17736852     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2427160     10.29%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1223039      5.19%     90.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       899744      3.82%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       710048      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       289342      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       182742      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        95546      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        12875      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23577348                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2495     10.86%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8397     36.56%     47.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12074     52.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11546324     84.11%     84.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204267      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1720      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1244560      9.07%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       730775      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13727646                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.538958                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              22966                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001673                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     51057632                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16047092                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13519033                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13750612                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        28422                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       219921                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9962                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        355844                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         104880                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11877                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14453883                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         3940                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1356822                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       733201                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1880                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10051                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121030                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       238055                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13536098                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1170641                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       191548                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1901353                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1923775                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            730712                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.531438                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13519171                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13519033                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7759965                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20914444                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530768                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371034                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10202908                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12554665                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1899229                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3466                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       210824                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23221504                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540648                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.384822                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18044296     77.71%     77.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2578862     11.11%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       962715      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       458668      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       404447      1.74%     96.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       222589      0.96%     97.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184020      0.79%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87740      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       278167      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23221504                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10202908                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12554665                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1860138                       # Number of memory references committed
system.switch_cpus1.commit.loads              1136899                       # Number of loads committed
system.switch_cpus1.commit.membars               1730                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1810368                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11311700                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258593                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       278167                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37397166                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29263657                       # The number of ROB writes
system.switch_cpus1.timesIdled                 309924                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1893364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10202908                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12554665                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10202908                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.496417                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.496417                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400574                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400574                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60922009                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18834555                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13415506                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3462                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                25470712                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1994894                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1799412                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       106531                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       744333                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          710040                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          109634                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4636                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     21116256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12556295                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1994894                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       819674                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2481439                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         336009                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        432616                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1214184                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       106911                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     24257153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.607455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.937294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21775714     89.77%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           88294      0.36%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          181415      0.75%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           74768      0.31%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          411379      1.70%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          366723      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           70606      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          149097      0.61%     95.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1139157      4.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     24257153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078321                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.492970                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        21002918                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       547572                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2472255                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         7815                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        226590                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       175570                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14725691                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1534                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        226590                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        21024641                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         371179                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       109424                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2459397                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        65919                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14716970                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         27151                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        24403                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          404                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     17286767                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     69316300                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     69316300                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15291478                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1995289                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1719                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          876                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           170385                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3470383                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1753575                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        16412                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        85874                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14685700                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1726                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14104848                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7684                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1158009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2793108                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     24257153                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581472                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.379450                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19252376     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1492673      6.15%     85.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1232392      5.08%     90.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       531278      2.19%     92.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       674891      2.78%     95.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       653857      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       371728      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        29324      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        18634      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     24257153                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          35812     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        278849     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         8061      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8850233     62.75%     62.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       123286      0.87%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          843      0.01%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3381245     23.97%     87.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1749241     12.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14104848                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.553767                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             322722                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022880                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     52797255                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15845818                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13983500                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14427570                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        25722                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       138702                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          385                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11716                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1249                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        226590                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         335877                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        17630                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14687439                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          186                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3470383                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1753575                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          876                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11986                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          385                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        60997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        63659                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       124656                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14005590                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3369461                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        99258                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             5118524                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1834115                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1749063                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549870                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13984076                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13983500                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7553676                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14888167                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.549003                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507361                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11350357                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13338102                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1350588                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1703                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       108641                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     24030563                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.555047                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.378882                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19197272     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1760948      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       827213      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       818812      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       222701      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       953072      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        71213      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        51806      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       127526      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     24030563                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11350357                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13338102                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               5073540                       # Number of memory references committed
system.switch_cpus2.commit.loads              3331681                       # Number of loads committed
system.switch_cpus2.commit.membars                850                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1761026                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11860894                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       129080                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       127526                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            38591688                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29604007                       # The number of ROB writes
system.switch_cpus2.timesIdled                 465153                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1213559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11350357                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13338102                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11350357                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.244045                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.244045                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.445624                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.445624                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        69234895                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16243359                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17524374                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1700                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25470712                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2087172                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1712552                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       206358                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       862818                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          815649                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          212998                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9149                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19909307                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11851347                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2087172                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1028647                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2607140                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         584904                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        581373                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1227728                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       204581                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23473202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20866062     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          280783      1.20%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          328563      1.40%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          179716      0.77%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          208149      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          113445      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           77738      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          201673      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1217073      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23473202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081944                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.465293                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19751780                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       742498                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2585663                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        20033                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        373226                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       337644                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2150                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14464403                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        10962                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        373226                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19782851                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         283276                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       372072                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2575871                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        85904                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14454447                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         22617                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        39789                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     20089430                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     67299342                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     67299342                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17134111                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2955256                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3685                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2014                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           232642                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1381065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       750228                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19836                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       166335                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14430075                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3690                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13627188                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        18429                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1812354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4209674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          328                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23473202                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580542                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269565                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17727580     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2314053      9.86%     85.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1240137      5.28%     90.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       860523      3.67%     94.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       750074      3.20%     97.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       383676      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        92222      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60212      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        44725      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23473202                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3605     12.24%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12616     42.84%     55.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13229     44.92%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11408738     83.72%     83.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212762      1.56%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1668      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1259275      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       744745      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13627188                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535014                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              29450                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002161                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     50775457                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16246251                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13401054                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13656638                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        34105                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       245520                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        15477                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          832                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        373226                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         233683                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        14843                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14433784                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         4279                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1381065                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       750228                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2011                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10485                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       119289                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       115977                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       235266                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13425760                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1183068                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       201428                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1927579                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1879217                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            744511                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527106                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13401395                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13401054                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7968117                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20869705                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526136                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381803                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10062107                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12345300                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2088560                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3362                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       207294                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23099976                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534429                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.353113                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18055402     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2340195     10.13%     88.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       979997      4.24%     92.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       588004      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       408636      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       263743      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       137062      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       110028      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       216909      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23099976                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10062107                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12345300                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1870250                       # Number of memory references committed
system.switch_cpus3.commit.loads              1135527                       # Number of loads committed
system.switch_cpus3.commit.membars               1678                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1766893                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11129824                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251230                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       216909                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            37316862                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29241070                       # The number of ROB writes
system.switch_cpus3.timesIdled                 306433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1997510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10062107                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12345300                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10062107                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.531350                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.531350                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395046                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395046                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60563438                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18601634                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13499604                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3358                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                25470712                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2110610                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1726615                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       208275                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       888647                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          829887                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          217789                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9397                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20340164                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11795965                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2110610                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1047676                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2462300                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         567036                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        418615                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1245596                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       208245                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23577156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.614516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.957340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21114856     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          114858      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          182172      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          246462      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          253327      1.07%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          215350      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          121105      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          178956      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1150070      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23577156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082864                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463119                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20135366                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       625416                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2457844                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2709                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        355818                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       347473                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14475534                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1520                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        355818                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20190905                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         131194                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       368180                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2405725                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       125331                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14469752                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         16495                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        54910                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20192956                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     67307439                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     67307439                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17505514                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2687442                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3603                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1882                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           378284                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1356221                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       733523                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8522                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       255779                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14451177                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3616                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13728919                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2083                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1591829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3798889                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          145                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23577156                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582298                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269038                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17703252     75.09%     75.09% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2466619     10.46%     85.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1235901      5.24%     90.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       887710      3.77%     94.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       703208      2.98%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       289277      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       182884      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        95593      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        12712      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23577156                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2541     11.04%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8405     36.53%     47.57% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12065     52.43%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11547357     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       204200      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1721      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1244636      9.07%     94.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       731005      5.32%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13728919                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.539008                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              23011                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     51060088                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16046679                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13520249                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13751930                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        27772                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       219180                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10172                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        355818                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         104001                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11841                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14454808                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         3956                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1356221                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       733523                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1882                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10005                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       120789                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       117086                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       237875                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13537349                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1170699                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       191570                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1901634                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1924007                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            730935                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.531487                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13520384                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13520249                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7760737                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20915301                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530816                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371055                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10204419                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12556428                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1898396                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3471                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       210657                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23221338                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.540728                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.380036                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18015838     77.58%     77.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2605680     11.22%     88.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       960781      4.14%     92.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       458929      1.98%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       420535      1.81%     96.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       223717      0.96%     97.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       173450      0.75%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        88290      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       274118      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23221338                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10204419                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12556428                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1860392                       # Number of memory references committed
system.switch_cpus4.commit.loads              1137041                       # Number of loads committed
system.switch_cpus4.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1810591                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11313325                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       258631                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       274118                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37401979                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29265484                       # The number of ROB writes
system.switch_cpus4.timesIdled                 309478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1893556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10204419                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12556428                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10204419                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.496047                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.496047                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400633                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400633                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        60927764                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18835004                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13417859                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3468                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus5.numCycles                25470712                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1932674                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1729710                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       156380                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1307915                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1274922                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          112907                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4582                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20510287                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10988972                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1932674                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1387829                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2448645                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         515947                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        284243                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1242930                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       153172                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23601917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.520231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.759621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21153272     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          377100      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          184519      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          372898      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          115842      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          347258      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           53646      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           86963      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          910419      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23601917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.075878                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.431436                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20320212                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       479412                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2443646                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1903                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        356740                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       178123                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1978                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12255768                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4745                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        356740                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20342366                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         281538                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       130297                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2422109                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        68863                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12237384                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9337                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        52478                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     15994681                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     55407233                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     55407233                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     12901258                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3093423                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1595                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          809                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           159741                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2244946                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       349545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         2974                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        78615                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12172581                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1600                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         11376758                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7696                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2249729                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4628423                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23601917                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482027                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.093626                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18617991     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1547450      6.56%     85.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1690181      7.16%     92.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       972560      4.12%     96.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       497443      2.11%     98.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       125519      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       144368      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3549      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2856      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23601917                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          18701     57.28%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7647     23.42%     80.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6299     19.29%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8897819     78.21%     78.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        86790      0.76%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          787      0.01%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2045365     17.98%     96.96% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       345997      3.04%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      11376758                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.446660                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              32647                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002870                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     46395776                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14423949                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     11082807                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      11409405                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         9045                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       468386                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9310                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        356740                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         201900                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         8543                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12174195                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          390                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2244946                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       349545                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          808                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4033                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          191                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       105135                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        60273                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       165408                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11233582                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      2016353                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       143176                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2362293                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1709652                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            345940                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.441039                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              11085792                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             11082807                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6712517                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14489153                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.435120                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.463279                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8825346                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      9906769                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2267893                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1587                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       155221                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23245177                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.426186                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297125                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     19571371     84.20%     84.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1431920      6.16%     90.36% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       929915      4.00%     94.36% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       292686      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       491148      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        93279      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        59620      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        53650      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       321588      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23245177                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8825346                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       9906769                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2116795                       # Number of memory references committed
system.switch_cpus5.commit.loads              1776560                       # Number of loads committed
system.switch_cpus5.commit.membars                792                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1522468                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8649256                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       121159                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       321588                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            35098212                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           24706358                       # The number of ROB writes
system.switch_cpus5.timesIdled                 464183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1868795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8825346                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              9906769                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8825346                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.886087                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.886087                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.346490                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.346490                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        52267473                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14406584                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13067269                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1584                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                25470712                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1932975                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1730475                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       156266                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1308369                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         1276403                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          113108                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4617                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20516394                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              10990796                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1932975                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1389511                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2450003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         515213                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        283602                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1243460                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       153105                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23608119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.520135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.759143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21158116     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          376882      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          185476      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          373793      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          115722      0.49%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          347954      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           53872      0.23%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           86126      0.36%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          910178      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23608119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.075890                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.431507                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20329693                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       475407                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2444945                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1952                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        356118                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       177691                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         1978                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12256770                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         4738                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        356118                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20351519                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         277524                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       130914                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2423561                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        68479                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12238155                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          9435                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        51967                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     15997124                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     55410388                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     55410388                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     12909206                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3087904                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1606                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          820                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           159998                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      2245858                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       349443                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3172                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        78571                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12174012                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1612                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         11380188                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7435                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2244505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4618826                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23608119                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.482046                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.093400                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     18621765     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1547475      6.55%     85.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1692476      7.17%     92.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       973610      4.12%     96.73% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       496749      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       125505      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       144192      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3518      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2829      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23608119                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          18652     57.24%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          7638     23.44%     80.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         6298     19.33%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8899335     78.20%     78.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        86738      0.76%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          787      0.01%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      2047319     17.99%     96.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       346009      3.04%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      11380188                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.446795                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              32588                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002864                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     46408518                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14420172                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     11086628                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      11412776                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         9244                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       467285                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         9203                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        356118                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         199039                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         8503                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12175639                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1032                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      2245858                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       349443                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          819                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4124                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       105392                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        60035                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       165427                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     11237371                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      2018072                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       142817                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2364025                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1710497                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            345953                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.441188                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              11089591                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             11086628                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6715635                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14490939                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.435270                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.463437                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8832075                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      9913498                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2262572                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       155109                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23252001                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.426350                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.297505                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19576098     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1432758      6.16%     90.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       930685      4.00%     94.36% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       292349      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       491514      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        93167      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        59689      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        53630      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       322111      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23252001                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8832075                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       9913498                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2118811                       # Number of memory references committed
system.switch_cpus6.commit.loads              1778571                       # Number of loads committed
system.switch_cpus6.commit.membars                792                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1523587                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          8654870                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       121161                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       322111                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35105921                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           24708553                       # The number of ROB writes
system.switch_cpus6.timesIdled                 464499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1862593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8832075                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              9913498                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8832075                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.883888                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.883888                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.346754                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.346754                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        52287750                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       14411203                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13070860                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1586                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                25470712                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2317825                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1929716                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       212382                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       876567                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          844464                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          248788                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9821                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20148088                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12713221                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2317825                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1093252                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2648458                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         592764                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        606392                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1253136                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       203048                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23781372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.657072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.033551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21132914     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          162398      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          203308      0.85%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          325682      1.37%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          136434      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          175564      0.74%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          204890      0.86%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           94347      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1345835      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23781372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.091000                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.499131                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20029465                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       736615                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2635800                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1334                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        378157                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       352710                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      15540116                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1594                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        378157                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20050401                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          63814                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       615366                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2616164                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        57462                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      15443682                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          8237                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        39969                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     21567000                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     71807599                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     71807599                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     18007599                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3559397                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3723                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1937                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           202527                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1448464                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       755664                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8315                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       167081                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          15076599                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3737                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         14451792                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15620                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1852050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3788894                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23781372                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.607694                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328922                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17664347     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2785011     11.71%     85.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1141749      4.80%     90.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       639166      2.69%     93.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       868099      3.65%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       268235      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       262332      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       141242      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11191      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23781372                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         100019     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         13733     10.84%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12944     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12174383     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       197277      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1786      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1325250      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       753096      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      14451792                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.567389                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             126696                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008767                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     52827272                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16932489                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     14072921                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14578488                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        10677                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       277996                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          104                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11778                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        378157                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          48727                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         6140                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     15080344                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        11462                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1448464                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       755664                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1937                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          5341                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          104                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       125040                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       120085                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       245125                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     14198674                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1302662                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       253118                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2055638                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2007418                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            752976                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.557451                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              14073009                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             14072921                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8430208                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         22649201                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.552514                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372208                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10476456                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12909456                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2170936                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       213984                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23403214                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.551610                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.372347                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17940759     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2768163     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1004933      4.29%     92.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       500650      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       457614      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       192797      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       190367      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        90614      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       257317      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23403214                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10476456                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12909456                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1914354                       # Number of memory references committed
system.switch_cpus7.commit.loads              1170468                       # Number of loads committed
system.switch_cpus7.commit.membars               1798                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1871064                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11622845                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       266593                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       257317                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            38226211                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           30538960                       # The number of ROB writes
system.switch_cpus7.timesIdled                 307785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1689340                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10476456                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12909456                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10476456                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.431234                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.431234                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.411314                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.411314                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        63881408                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       19664677                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       14369636                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3600                       # number of misc regfile writes
system.l2.replacements                          12148                       # number of replacements
system.l2.tagsinuse                      32764.706440                       # Cycle average of tags in use
system.l2.total_refs                          1355046                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44914                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.169791                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           270.211656                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     29.298904                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1074.657044                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     30.760195                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    477.971171                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     29.239502                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1154.488606                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     28.510989                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    689.517698                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     30.542059                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    487.667432                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     25.843027                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    839.489202                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     24.691066                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    831.501387                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     27.320640                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    389.511913                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4064.326882                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2467.188138                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4312.840666                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3200.260326                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2510.169540                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3853.254091                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3902.783701                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2012.660608                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008246                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000894                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.032796                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000939                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.014587                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000892                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.035232                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000870                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.021042                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000932                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.014882                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000789                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.025619                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000754                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.025375                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000834                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.011887                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.124033                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.075293                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.131617                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.097664                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.076604                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.117592                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.119104                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.061422                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999899                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5203                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3037                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5695                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4148                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3025                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4096                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4119                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         2908                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32242                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9692                       # number of Writeback hits
system.l2.Writeback_hits::total                  9692                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   102                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5218                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3052                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5704                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4163                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3040                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4105                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4128                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2923                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32344                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5218                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3052                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5704                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4163                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3040                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4105                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4128                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2923                       # number of overall hits
system.l2.overall_hits::total                   32344                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2120                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          962                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2328                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1441                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          976                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1630                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1615                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          797                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12143                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          962                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2328                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1443                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          976                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1630                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1615                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          797                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12145                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2120                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          962                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2328                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1443                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          976                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1630                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1615                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          797                       # number of overall misses
system.l2.overall_misses::total                 12145                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4985743                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    319369133                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5741960                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    145640477                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5594966                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    353329766                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5389628                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    216104493                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5668706                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    147031067                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5042870                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    245926120                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4185712                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    242299659                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4874786                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    121898500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1833083586                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       278310                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        278310                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4985743                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    319369133                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5741960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    145640477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5594966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    353329766                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5389628                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    216382803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5668706                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    147031067                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5042870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    245926120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4185712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    242299659                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4874786                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    121898500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1833361896                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4985743                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    319369133                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5741960                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    145640477                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5594966                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    353329766                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5389628                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    216382803                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5668706                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    147031067                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5042870                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    245926120                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4185712                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    242299659                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4874786                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    121898500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1833361896                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7323                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3999                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         8023                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5589                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         4001                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         5726                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         3705                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               44385                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9692                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9692                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               104                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7338                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4014                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         8032                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5606                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4016                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         5735                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5743                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3720                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44489                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7338                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4014                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         8032                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5606                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4016                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         5735                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5743                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3720                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44489                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.289499                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.240560                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.290166                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.257828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.243939                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.284666                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.281653                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.941176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.215115                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.273583                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.019231                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.288907                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.239661                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.289841                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.257403                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.243028                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.284220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.281212                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.941176                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.214247                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.272989                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.288907                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.239661                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.289841                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.257403                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.243028                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.284220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.281212                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.941176                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.214247                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.272989                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 146639.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150645.817453                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151104.210526                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151393.427235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 155415.722222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151773.954467                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 149711.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 149968.419847                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 149176.473684                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150646.585041                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 157589.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150874.920245                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149489.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150030.748607                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152337.062500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152946.675031                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150958.048752                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       139155                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       139155                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 146639.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 150645.817453                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151104.210526                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151393.427235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 155415.722222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151773.954467                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 149711.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 149953.432432                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 149176.473684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150646.585041                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 157589.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150874.920245                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149489.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150030.748607                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152337.062500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152946.675031                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150956.105064                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 146639.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 150645.817453                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151104.210526                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151393.427235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 155415.722222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151773.954467                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 149711.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 149953.432432                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 149176.473684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150646.585041                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 157589.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150874.920245                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149489.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150030.748607                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152337.062500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152946.675031                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150956.105064                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3840                       # number of writebacks
system.l2.writebacks::total                      3840                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          962                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2328                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1441                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          976                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1630                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1615                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          797                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12143                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12145                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12145                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3003327                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    195868186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3530811                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     89619588                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3498553                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    217734588                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3293449                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    132158931                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3456338                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     90178977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3182130                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    150955077                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2557513                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    148209763                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3009502                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     75469938                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1125726671                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       162710                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       162710                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3003327                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    195868186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3530811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     89619588                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3498553                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    217734588                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3293449                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    132321641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3456338                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     90178977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3182130                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    150955077                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2557513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    148209763                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3009502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     75469938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1125889381                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3003327                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    195868186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3530811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     89619588                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3498553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    217734588                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3293449                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    132321641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3456338                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     90178977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3182130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    150955077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2557513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    148209763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3009502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     75469938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1125889381                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.289499                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.240560                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.290166                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.257828                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.243939                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.284666                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.281653                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.941176                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.215115                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.273583                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.019231                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.288907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.239661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.289841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.257403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.243028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.284220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.281212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.941176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.214247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.272989                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.288907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.239661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.289841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.257403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.243028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.284220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.281212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.941176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.214247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.272989                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88333.147059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92390.653774                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92916.078947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93159.654886                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 97182.027778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93528.603093                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91484.694444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91713.345593                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 90956.263158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92396.492828                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 99441.562500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92610.476687                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91339.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91770.751084                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94046.937500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94692.519448                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92705.811661                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        81355                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        81355                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88333.147059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92390.653774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92916.078947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93159.654886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 97182.027778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93528.603093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91484.694444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91698.988912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 90956.263158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92396.492828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 99441.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92610.476687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91339.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91770.751084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94046.937500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 94692.519448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92703.942445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88333.147059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92390.653774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92916.078947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93159.654886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 97182.027778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93528.603093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91484.694444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91698.988912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 90956.263158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92396.492828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 99441.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92610.476687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91339.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91770.751084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94046.937500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 94692.519448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92703.942445                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               520.261340                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001249825                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1907142.523810                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.261340                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048496                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.833752                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1241776                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1241776                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1241776                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1241776                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1241776                       # number of overall hits
system.cpu0.icache.overall_hits::total        1241776                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.cpu0.icache.overall_misses::total           45                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6621663                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6621663                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6621663                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6621663                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6621663                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6621663                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1241821                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1241821                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1241821                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1241821                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1241821                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1241821                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 147148.066667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 147148.066667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 147148.066667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 147148.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 147148.066667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 147148.066667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5368407                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5368407                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5368407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5368407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5368407                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5368407                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153383.057143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 153383.057143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 153383.057143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 153383.057143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 153383.057143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 153383.057143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7338                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166551240                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7594                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21931.951541                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   228.316817                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    27.683183                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.891863                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.108137                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859297                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859297                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       710777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2006                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2006                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1658                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1658                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1570074                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1570074                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1570074                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1570074                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18747                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18747                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           91                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18838                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18838                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18838                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18838                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2028190100                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2028190100                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7293124                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7293124                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2035483224                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2035483224                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2035483224                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2035483224                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878044                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878044                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1658                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1588912                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1588912                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1588912                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1588912                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021351                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021351                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000128                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011856                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011856                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011856                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011856                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108187.448658                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108187.448658                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 80144.219780                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80144.219780                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108051.981314                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108051.981314                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108051.981314                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108051.981314                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1483                       # number of writebacks
system.cpu0.dcache.writebacks::total             1483                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11424                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11424                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           76                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11500                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11500                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11500                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11500                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7323                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7323                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7338                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7338                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7338                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7338                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    684492175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    684492175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       988850                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       988850                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    685481025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    685481025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    685481025                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    685481025                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008340                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008340                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004618                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004618                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004618                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004618                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93471.551960                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93471.551960                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65923.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65923.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 93415.239166                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93415.239166                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 93415.239166                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93415.239166                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               507.205212                       # Cycle average of tags in use
system.cpu1.icache.total_refs               995508846                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1933026.885437                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    32.205212                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.051611                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.812829                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1245744                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1245744                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1245744                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1245744                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1245744                       # number of overall hits
system.cpu1.icache.overall_hits::total        1245744                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7566347                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7566347                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7566347                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7566347                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7566347                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7566347                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1245793                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1245793                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1245793                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1245793                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1245793                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1245793                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154415.244898                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154415.244898                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154415.244898                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154415.244898                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154415.244898                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154415.244898                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6318648                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6318648                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6318648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6318648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6318648                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6318648                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157966.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157966.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157966.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157966.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157966.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157966.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4014                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               151802583                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4270                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35550.956206                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.892623                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.107377                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.870674                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.129326                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       856276                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         856276                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       719836                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        719836                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1857                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1857                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1731                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1731                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1576112                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1576112                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1576112                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1576112                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12840                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12840                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           87                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12927                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12927                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12927                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12927                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1414456013                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1414456013                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7150418                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7150418                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1421606431                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1421606431                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1421606431                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1421606431                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       869116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       869116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       719923                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719923                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1731                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1731                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1589039                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1589039                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1589039                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1589039                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014774                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014774                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000121                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008135                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008135                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008135                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008135                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110160.125623                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110160.125623                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82188.712644                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82188.712644                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109971.875222                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109971.875222                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109971.875222                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109971.875222                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          861                       # number of writebacks
system.cpu1.dcache.writebacks::total              861                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8841                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8841                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           72                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8913                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8913                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8913                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8913                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3999                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3999                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4014                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4014                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4014                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4014                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    355538079                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    355538079                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       992398                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       992398                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    356530477                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    356530477                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    356530477                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    356530477                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004601                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002526                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002526                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88906.746437                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88906.746437                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66159.866667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66159.866667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88821.743149                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88821.743149                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88821.743149                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88821.743149                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               571.449258                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1026155459                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1769233.550000                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    30.029341                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.419918                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.048124                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.867660                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.915784                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1214133                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1214133                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1214133                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1214133                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1214133                       # number of overall hits
system.cpu2.icache.overall_hits::total        1214133                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7869350                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7869350                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7869350                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7869350                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7869350                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7869350                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1214184                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1214184                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1214184                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1214184                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1214184                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1214184                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154300.980392                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154300.980392                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154300.980392                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154300.980392                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154300.980392                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154300.980392                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6095804                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6095804                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6095804                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6095804                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6095804                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6095804                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 164751.459459                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 164751.459459                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 164751.459459                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 164751.459459                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 164751.459459                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 164751.459459                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  8032                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               404460442                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  8288                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              48800.729006                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.081232                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.918768                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.433911                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.566089                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3180591                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3180591                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1740100                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1740100                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          852                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          852                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          850                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          850                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      4920691                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4920691                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      4920691                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4920691                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        27968                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        27968                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           30                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        27998                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         27998                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        27998                       # number of overall misses
system.cpu2.dcache.overall_misses::total        27998                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2951789074                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2951789074                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2350741                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2350741                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2954139815                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2954139815                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2954139815                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2954139815                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3208559                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3208559                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1740130                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1740130                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          850                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          850                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      4948689                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4948689                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      4948689                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4948689                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008717                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008717                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000017                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005658                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005658                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005658                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005658                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 105541.657394                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105541.657394                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 78358.033333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 78358.033333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 105512.530002                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105512.530002                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 105512.530002                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105512.530002                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2073                       # number of writebacks
system.cpu2.dcache.writebacks::total             2073                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        19945                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        19945                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        19966                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        19966                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        19966                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        19966                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         8023                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         8023                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         8032                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         8032                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         8032                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         8032                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    768892542                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    768892542                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       593952                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       593952                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    769486494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    769486494                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    769486494                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    769486494                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002500                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002500                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001623                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001623                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001623                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001623                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95836.039137                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95836.039137                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65994.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65994.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95802.601345                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95802.601345                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95802.601345                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95802.601345                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.649832                       # Cycle average of tags in use
system.cpu3.icache.total_refs               996790128                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1920597.549133                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.649832                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.047516                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.819952                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1227682                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1227682                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1227682                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1227682                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1227682                       # number of overall hits
system.cpu3.icache.overall_hits::total        1227682                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           46                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           46                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           46                       # number of overall misses
system.cpu3.icache.overall_misses::total           46                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7151145                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7151145                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7151145                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7151145                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7151145                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7151145                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1227728                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1227728                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1227728                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1227728                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1227728                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1227728                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 155459.673913                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155459.673913                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 155459.673913                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155459.673913                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 155459.673913                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155459.673913                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5890920                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5890920                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5890920                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5890920                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5890920                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5890920                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 159214.054054                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 159214.054054                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 159214.054054                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 159214.054054                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 159214.054054                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 159214.054054                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5605                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157692824                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5861                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26905.446852                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.295904                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.704096                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883968                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116032                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       863938                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         863938                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       730673                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        730673                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1700                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1700                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1679                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1679                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1594611                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1594611                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1594611                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1594611                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19313                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19313                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          453                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          453                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19766                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19766                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19766                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19766                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2220644747                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2220644747                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     52831483                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     52831483                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2273476230                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2273476230                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2273476230                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2273476230                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       883251                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       883251                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       731126                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       731126                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1679                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1679                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1614377                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1614377                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1614377                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1614377                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021866                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021866                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000620                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000620                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012244                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012244                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012244                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012244                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114981.864392                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114981.864392                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 116625.790287                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 116625.790287                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 115019.540119                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115019.540119                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 115019.540119                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115019.540119                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2188                       # number of writebacks
system.cpu3.dcache.writebacks::total             2188                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13724                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13724                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          436                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          436                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14160                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14160                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14160                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14160                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5589                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5589                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5606                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5606                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5606                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5606                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    505274364                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    505274364                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1266509                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1266509                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    506540873                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    506540873                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    506540873                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    506540873                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006328                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006328                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003473                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003473                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003473                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003473                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90405.146538                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90405.146538                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 74500.529412                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74500.529412                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90356.916340                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90356.916340                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90356.916340                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90356.916340                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               507.204341                       # Cycle average of tags in use
system.cpu4.icache.total_refs               995508647                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1933026.499029                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    32.204341                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.051610                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.812827                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1245545                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1245545                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1245545                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1245545                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1245545                       # number of overall hits
system.cpu4.icache.overall_hits::total        1245545                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7623544                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7623544                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7623544                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7623544                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7623544                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7623544                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1245596                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1245596                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1245596                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1245596                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1245596                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1245596                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 149481.254902                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 149481.254902                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 149481.254902                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 149481.254902                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 149481.254902                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 149481.254902                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6278782                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6278782                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6278782                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6278782                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6278782                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6278782                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 156969.550000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 156969.550000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 156969.550000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 156969.550000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 156969.550000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 156969.550000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4016                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               151803395                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4272                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35534.502575                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   222.894933                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    33.105067                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.870683                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.129317                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       856975                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         856975                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       719945                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        719945                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1858                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1858                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1734                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1576920                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1576920                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1576920                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1576920                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        12840                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        12840                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           88                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12928                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12928                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12928                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12928                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1406352732                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1406352732                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      7224708                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      7224708                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1413577440                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1413577440                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1413577440                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1413577440                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       869815                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       869815                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       720033                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       720033                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1589848                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1589848                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1589848                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1589848                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014762                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014762                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000122                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008132                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008132                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008132                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008132                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 109529.028972                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 109529.028972                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82098.954545                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82098.954545                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 109342.314356                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 109342.314356                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 109342.314356                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 109342.314356                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          861                       # number of writebacks
system.cpu4.dcache.writebacks::total              861                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         8839                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         8839                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           73                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         8912                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         8912                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         8912                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         8912                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4001                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4001                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4016                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4016                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4016                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4016                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    356128544                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    356128544                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1010267                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1010267                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    357138811                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    357138811                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    357138811                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    357138811                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004600                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004600                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002526                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002526                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 89009.883529                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 89009.883529                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67351.133333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67351.133333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 88928.986803                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 88928.986803                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 88928.986803                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 88928.986803                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               552.987368                       # Cycle average of tags in use
system.cpu5.icache.total_refs               915061435                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   560                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1634038.276786                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    27.037951                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.949417                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.043330                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842868                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.886198                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1242888                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1242888                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1242888                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1242888                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1242888                       # number of overall hits
system.cpu5.icache.overall_hits::total        1242888                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.cpu5.icache.overall_misses::total           42                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6595809                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6595809                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6595809                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6595809                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6595809                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6595809                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1242930                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1242930                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1242930                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1242930                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1242930                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1242930                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 157043.071429                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 157043.071429                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 157043.071429                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 157043.071429                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 157043.071429                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 157043.071429                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           33                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           33                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           33                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5451956                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5451956                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5451956                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5451956                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5451956                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5451956                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 165210.787879                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 165210.787879                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 165210.787879                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 165210.787879                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 165210.787879                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 165210.787879                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5735                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               204289409                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5991                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              34099.383909                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   184.649431                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    71.350569                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.721287                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.278713                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1846850                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1846850                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       338584                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        338584                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          796                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          796                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          792                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          792                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2185434                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2185434                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2185434                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2185434                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        19489                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        19489                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           45                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        19534                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         19534                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        19534                       # number of overall misses
system.cpu5.dcache.overall_misses::total        19534                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1991044990                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1991044990                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      3912729                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      3912729                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1994957719                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1994957719                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1994957719                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1994957719                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1866339                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1866339                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       338629                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       338629                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          792                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          792                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2204968                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2204968                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2204968                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2204968                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010442                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010442                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000133                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008859                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008859                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008859                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008859                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 102162.501411                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 102162.501411                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86949.533333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86949.533333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 102127.455667                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 102127.455667                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 102127.455667                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 102127.455667                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          708                       # number of writebacks
system.cpu5.dcache.writebacks::total              708                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13763                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13763                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           36                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13799                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13799                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13799                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13799                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5726                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5726                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5735                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5735                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5735                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5735                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    532672665                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    532672665                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       607631                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       607631                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    533280296                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    533280296                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    533280296                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    533280296                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003068                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003068                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002601                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002601                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002601                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002601                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93027.011002                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 93027.011002                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 67514.555556                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 67514.555556                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 92986.974019                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 92986.974019                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 92986.974019                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 92986.974019                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               551.878540                       # Cycle average of tags in use
system.cpu6.icache.total_refs               915061970                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1645794.910072                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    25.815294                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   526.063246                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.041371                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.843050                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.884421                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1243423                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1243423                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1243423                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1243423                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1243423                       # number of overall hits
system.cpu6.icache.overall_hits::total        1243423                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.cpu6.icache.overall_misses::total           37                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5600643                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5600643                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5600643                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5600643                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5600643                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5600643                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1243460                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1243460                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1243460                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1243460                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1243460                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1243460                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000030                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000030                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 151368.729730                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 151368.729730                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 151368.729730                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 151368.729730                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 151368.729730                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 151368.729730                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           29                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           29                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4558946                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4558946                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4558946                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4558946                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4558946                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4558946                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 157205.034483                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 157205.034483                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 157205.034483                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 157205.034483                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 157205.034483                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 157205.034483                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5743                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               204290908                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5999                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              34054.160360                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   183.589768                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    72.410232                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.717148                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.282852                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1848335                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1848335                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       338588                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        338588                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          805                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          805                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          793                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          793                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2186923                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2186923                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2186923                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2186923                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        19536                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        19536                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           45                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        19581                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         19581                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        19581                       # number of overall misses
system.cpu6.dcache.overall_misses::total        19581                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1981572734                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1981572734                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      3908590                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      3908590                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1985481324                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1985481324                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1985481324                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1985481324                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1867871                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1867871                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       338633                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       338633                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          793                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          793                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2206504                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2206504                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2206504                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2206504                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010459                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010459                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000133                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008874                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008874                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008874                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008874                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 101431.855753                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 101431.855753                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86857.555556                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86857.555556                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 101398.361881                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 101398.361881                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 101398.361881                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 101398.361881                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          716                       # number of writebacks
system.cpu6.dcache.writebacks::total              716                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13801                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13801                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           36                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13837                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13837                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13837                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13837                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5735                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5735                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5744                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5744                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5744                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5744                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    530847927                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    530847927                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       607265                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       607265                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    531455192                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    531455192                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    531455192                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    531455192                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003070                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003070                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002603                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002603                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002603                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002603                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92562.846905                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 92562.846905                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 67473.888889                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 67473.888889                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 92523.536212                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 92523.536212                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 92523.536212                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 92523.536212                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               484.351334                       # Cycle average of tags in use
system.cpu7.icache.total_refs               998615611                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2042158.713701                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    29.351334                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.047037                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.776204                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1253091                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1253091                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1253091                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1253091                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1253091                       # number of overall hits
system.cpu7.icache.overall_hits::total        1253091                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           45                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           45                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           45                       # number of overall misses
system.cpu7.icache.overall_misses::total           45                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6758369                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6758369                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6758369                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6758369                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6758369                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6758369                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1253136                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1253136                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1253136                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1253136                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1253136                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1253136                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 150185.977778                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 150185.977778                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 150185.977778                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 150185.977778                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 150185.977778                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 150185.977778                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5304171                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5304171                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5304171                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5304171                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5304171                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5304171                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 156005.029412                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 156005.029412                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 156005.029412                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 156005.029412                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 156005.029412                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 156005.029412                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3720                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148105251                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  3976                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              37249.811620                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   217.011332                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    38.988668                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.847701                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.152299                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       998029                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         998029                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       740185                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        740185                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1901                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1901                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1800                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1800                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1738214                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1738214                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1738214                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1738214                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         9491                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         9491                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           61                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           61                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         9552                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          9552                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         9552                       # number of overall misses
system.cpu7.dcache.overall_misses::total         9552                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    916891457                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    916891457                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      5067825                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5067825                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    921959282                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    921959282                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    921959282                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    921959282                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1007520                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1007520                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       740246                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       740246                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1800                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1747766                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1747766                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1747766                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1747766                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009420                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009420                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000082                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000082                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005465                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005465                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005465                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005465                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 96606.412075                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 96606.412075                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83079.098361                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83079.098361                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 96520.025335                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 96520.025335                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 96520.025335                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 96520.025335                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          802                       # number of writebacks
system.cpu7.dcache.writebacks::total              802                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         5786                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         5786                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           46                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         5832                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         5832                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         5832                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         5832                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3705                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3705                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3720                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3720                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3720                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3720                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    321556720                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    321556720                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1020344                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1020344                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    322577064                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    322577064                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    322577064                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    322577064                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003677                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003677                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002128                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002128                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002128                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002128                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 86789.937922                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 86789.937922                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 68022.933333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68022.933333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 86714.264516                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 86714.264516                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 86714.264516                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 86714.264516                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
