Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Oct  1 12:21:17 2020
| Host         : LAPTOP-TVT1D5S3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gcd_top_timing_summary_routed.rpt -pb gcd_top_timing_summary_routed.pb -rpx gcd_top_timing_summary_routed.rpx -warn_on_violation
| Design       : gcd_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.166        0.000                      0                   90        0.238        0.000                      0                   90        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.166        0.000                      0                   90        0.238        0.000                      0                   90        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 2.418ns (41.153%)  route 3.458ns (58.847%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719     5.322    u1/CLK
    SLICE_X6Y85          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.478     5.800 r  u1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.442     7.242    u1/db_req
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.295     7.537 r  u1/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.537    u1/minusOp_carry_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.069 r  u1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.069    u1/minusOp_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.183 r  u1/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.183    u1/minusOp_carry__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.297 r  u1/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.297    u1/minusOp_carry__1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.631 f  u1/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.832     9.463    u1/q_next[13]
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.303     9.766 r  u1/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.731    10.497    u1/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.621 r  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    11.073    u1/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X6Y85          LUT4 (Prop_lut4_I2_O)        0.124    11.197 r  u1/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.197    u1/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X6Y85          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.598    15.021    u1/CLK
    SLICE_X6Y85          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y85          FDCE (Setup_fdce_C_D)        0.077    15.363    u1/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 2.444ns (41.412%)  route 3.458ns (58.588%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.719     5.322    u1/CLK
    SLICE_X6Y85          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.478     5.800 r  u1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=46, routed)          1.442     7.242    u1/db_req
    SLICE_X5Y82          LUT4 (Prop_lut4_I2_O)        0.295     7.537 r  u1/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     7.537    u1/minusOp_carry_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.069 r  u1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.069    u1/minusOp_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.183 r  u1/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.183    u1/minusOp_carry__0_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.297 r  u1/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.297    u1/minusOp_carry__1_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.631 f  u1/minusOp_carry__2/O[1]
                         net (fo=1, routed)           0.832     9.463    u1/q_next[13]
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.303     9.766 r  u1/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.731    10.497    u1/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.621 r  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.452    11.073    u1/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X6Y85          LUT4 (Prop_lut4_I2_O)        0.150    11.223 r  u1/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.223    u1/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X6Y85          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.598    15.021    u1/CLK
    SLICE_X6Y85          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X6Y85          FDCE (Setup_fdce_C_D)        0.118    15.404    u1/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 u2/reg_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.960ns  (logic 1.850ns (37.295%)  route 3.110ns (62.705%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.717     5.320    u2/CLK
    SLICE_X3Y83          FDRE                                         r  u2/reg_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  u2/reg_a_reg[7]/Q
                         net (fo=9, routed)           1.609     7.348    u2/reg_a[7]
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.299     7.647 r  u2/next_state0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.647    u2/next_state0_carry_i_2_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.045 r  u2/next_state0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.045    u2/next_state0_carry_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.202 r  u2/next_state0_carry__0/CO[1]
                         net (fo=3, routed)           0.630     8.832    u2/p_0_in
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.329     9.161 r  u2/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           0.407     9.568    u2/FSM_sequential_state[0]_i_4_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.124     9.692 r  u2/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.464    10.156    u2/FSM_sequential_state[0]_i_2_n_0
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.124    10.280 r  u2/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.280    u2/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  u2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595    15.018    u2/CLK
    SLICE_X2Y81          FDRE                                         r  u2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.077    15.334    u2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 u2/reg_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.876ns (37.640%)  route 3.108ns (62.360%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.717     5.320    u2/CLK
    SLICE_X3Y83          FDRE                                         r  u2/reg_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  u2/reg_a_reg[7]/Q
                         net (fo=9, routed)           1.609     7.348    u2/reg_a[7]
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.299     7.647 r  u2/next_state0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.647    u2/next_state0_carry_i_2_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.045 r  u2/next_state0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.045    u2/next_state0_carry_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.202 r  u2/next_state0_carry__0/CO[1]
                         net (fo=3, routed)           0.885     9.087    u2/p_0_in
    SLICE_X2Y81          LUT2 (Prop_lut2_I1_O)        0.329     9.416 r  u2/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.162     9.578    u2/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     9.702 r  u2/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.452    10.154    u2/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.150    10.304 r  u2/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.304    u2/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  u2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595    15.018    u2/CLK
    SLICE_X2Y81          FDRE                                         r  u2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X2Y81          FDRE (Setup_fdre_C_D)        0.118    15.375    u2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 u2/reg_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.972ns (43.218%)  route 2.591ns (56.782%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.720     5.323    u2/CLK
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  u2/reg_a_reg[1]/Q
                         net (fo=9, routed)           1.481     7.282    u2/reg_a[1]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.295     7.577 r  u2/next_reg_b0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.577    u2/next_reg_b0_carry_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.127 r  u2/next_reg_b0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.127    u2/next_reg_b0_carry_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.440 r  u2/next_reg_b0_carry__0/O[3]
                         net (fo=1, routed)           1.110     9.550    u2/in7[7]
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.336     9.886 r  u2/reg_b[7]_i_1/O
                         net (fo=1, routed)           0.000     9.886    u2/next_reg_b[7]
    SLICE_X0Y81          FDRE                                         r  u2/reg_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595    15.018    u2/CLK
    SLICE_X0Y81          FDRE                                         r  u2/reg_b_reg[7]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.075    15.332    u2/reg_b_reg[7]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 u2/reg_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 2.104ns (46.562%)  route 2.415ns (53.438%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.720     5.323    u2/CLK
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  u2/reg_a_reg[1]/Q
                         net (fo=9, routed)           1.481     7.282    u2/reg_a[1]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.295     7.577 r  u2/next_reg_b0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.577    u2/next_reg_b0_carry_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.127 r  u2/next_reg_b0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.127    u2/next_reg_b0_carry_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.241 r  u2/next_reg_b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.241    u2/next_reg_b0_carry__0_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.575 r  u2/next_reg_b0_carry__1/O[1]
                         net (fo=1, routed)           0.934     9.508    u2/in7[9]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.333     9.841 r  u2/reg_b[9]_i_1/O
                         net (fo=1, routed)           0.000     9.841    u2/next_reg_b[9]
    SLICE_X3Y84          FDRE                                         r  u2/reg_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.599    15.022    u2/CLK
    SLICE_X3Y84          FDRE                                         r  u2/reg_b_reg[9]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.075    15.336    u2/reg_b_reg[9]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 u2/reg_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 2.188ns (48.962%)  route 2.281ns (51.038%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.720     5.323    u2/CLK
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  u2/reg_a_reg[1]/Q
                         net (fo=9, routed)           1.481     7.282    u2/reg_a[1]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.295     7.577 r  u2/next_reg_b0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.577    u2/next_reg_b0_carry_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.127 r  u2/next_reg_b0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.127    u2/next_reg_b0_carry_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.241 r  u2/next_reg_b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.241    u2/next_reg_b0_carry__0_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.355 r  u2/next_reg_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.355    u2/next_reg_b0_carry__1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.689 r  u2/next_reg_b0_carry__2/O[1]
                         net (fo=1, routed)           0.800     9.488    u2/in7[13]
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.303     9.791 r  u2/reg_b[13]_i_1/O
                         net (fo=1, routed)           0.000     9.791    u2/next_reg_b[13]
    SLICE_X1Y85          FDRE                                         r  u2/reg_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.600    15.023    u2/CLK
    SLICE_X1Y85          FDRE                                         r  u2/reg_b_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_D)        0.031    15.293    u2/reg_b_reg[13]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 u2/reg_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.986ns (45.029%)  route 2.425ns (54.971%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.720     5.323    u2/CLK
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  u2/reg_a_reg[1]/Q
                         net (fo=9, routed)           1.481     7.282    u2/reg_a[1]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.295     7.577 r  u2/next_reg_b0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.577    u2/next_reg_b0_carry_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.127 r  u2/next_reg_b0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.127    u2/next_reg_b0_carry_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.241 r  u2/next_reg_b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.241    u2/next_reg_b0_carry__0_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.463 r  u2/next_reg_b0_carry__1/O[0]
                         net (fo=1, routed)           0.944     9.406    u2/in7[8]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.327     9.733 r  u2/reg_b[8]_i_1/O
                         net (fo=1, routed)           0.000     9.733    u2/next_reg_b[8]
    SLICE_X3Y84          FDRE                                         r  u2/reg_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.599    15.022    u2/CLK
    SLICE_X3Y84          FDRE                                         r  u2/reg_b_reg[8]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.075    15.336    u2/reg_b_reg[8]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 u2/reg_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 2.056ns (47.257%)  route 2.295ns (52.743%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.720     5.323    u2/CLK
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  u2/reg_a_reg[1]/Q
                         net (fo=9, routed)           1.481     7.282    u2/reg_a[1]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.295     7.577 r  u2/next_reg_b0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.577    u2/next_reg_b0_carry_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.127 r  u2/next_reg_b0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.127    u2/next_reg_b0_carry_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.241 r  u2/next_reg_b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.241    u2/next_reg_b0_carry__0_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.554 r  u2/next_reg_b0_carry__1/O[3]
                         net (fo=1, routed)           0.814     9.367    u2/in7[11]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.306     9.673 r  u2/reg_b[11]_i_1/O
                         net (fo=1, routed)           0.000     9.673    u2/next_reg_b[11]
    SLICE_X3Y84          FDRE                                         r  u2/reg_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.599    15.022    u2/CLK
    SLICE_X3Y84          FDRE                                         r  u2/reg_b_reg[11]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)        0.031    15.292    u2/reg_b_reg[11]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 u2/reg_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 2.196ns (51.629%)  route 2.057ns (48.371%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.720     5.323    u2/CLK
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478     5.801 r  u2/reg_a_reg[1]/Q
                         net (fo=9, routed)           1.481     7.282    u2/reg_a[1]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.295     7.577 r  u2/next_reg_b0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.577    u2/next_reg_b0_carry_i_3_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.127 r  u2/next_reg_b0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.127    u2/next_reg_b0_carry_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.241 r  u2/next_reg_b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.241    u2/next_reg_b0_carry__0_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.355 r  u2/next_reg_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.355    u2/next_reg_b0_carry__1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.668 r  u2/next_reg_b0_carry__2/O[3]
                         net (fo=1, routed)           0.577     9.244    u2/in7[15]
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.332     9.576 r  u2/reg_b[15]_i_2/O
                         net (fo=1, routed)           0.000     9.576    u2/next_reg_b[15]
    SLICE_X1Y85          FDRE                                         r  u2/reg_b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.600    15.023    u2/CLK
    SLICE_X1Y85          FDRE                                         r  u2/reg_b_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_D)        0.075    15.337    u2/reg_b_reg[15]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  5.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u1/sw_reg1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sw_reg2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.597     1.516    u1/CLK
    SLICE_X1Y81          FDCE                                         r  u1/sw_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u1/sw_reg1_reg/Q
                         net (fo=1, routed)           0.158     1.815    u1/sw_reg1
    SLICE_X1Y81          FDCE                                         r  u1/sw_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.868     2.033    u1/CLK
    SLICE_X1Y81          FDCE                                         r  u1/sw_reg2_reg/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.061     1.577    u1/sw_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 u2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (46.013%)  route 0.215ns (53.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.600     1.519    u2/CLK
    SLICE_X1Y86          FDRE                                         r  u2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  u2/FSM_sequential_state_reg[2]/Q
                         net (fo=39, routed)          0.215     1.875    u2/state[2]
    SLICE_X1Y86          LUT5 (Prop_lut5_I1_O)        0.042     1.917 r  u2/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.917    u2/FSM_sequential_state[2]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  u2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    u2/CLK
    SLICE_X1Y86          FDRE                                         r  u2/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    u2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.215ns (51.857%)  route 0.200ns (48.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.597     1.516    u2/CLK
    SLICE_X2Y81          FDRE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=40, routed)          0.200     1.880    u2/state[0]
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.051     1.931 r  u2/reg_b[7]_i_1/O
                         net (fo=1, routed)           0.000     1.931    u2/next_reg_b[7]
    SLICE_X0Y81          FDRE                                         r  u2/reg_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.868     2.033    u2/CLK
    SLICE_X0Y81          FDRE                                         r  u2/reg_b_reg[7]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.107     1.637    u2/reg_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_a_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.188ns (42.748%)  route 0.252ns (57.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.600     1.519    u2/CLK
    SLICE_X1Y86          FDRE                                         r  u2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  u2/FSM_sequential_state_reg[2]/Q
                         net (fo=39, routed)          0.252     1.912    u2/state[2]
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.047     1.959 r  u2/reg_a[14]_i_1/O
                         net (fo=1, routed)           0.000     1.959    u2/next_reg_a[14]
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    u2/CLK
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[14]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.131     1.665    u2/reg_a_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.187ns (42.520%)  route 0.253ns (57.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.600     1.519    u2/CLK
    SLICE_X1Y86          FDRE                                         r  u2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  u2/FSM_sequential_state_reg[2]/Q
                         net (fo=39, routed)          0.253     1.913    u2/state[2]
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.046     1.959 r  u2/reg_a[1]_i_1/O
                         net (fo=1, routed)           0.000     1.959    u2/next_reg_a[1]
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    u2/CLK
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.131     1.665    u2/reg_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.486%)  route 0.252ns (57.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.600     1.519    u2/CLK
    SLICE_X1Y86          FDRE                                         r  u2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  u2/FSM_sequential_state_reg[2]/Q
                         net (fo=39, routed)          0.252     1.912    u2/state[2]
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.957 r  u2/reg_a[12]_i_1/O
                         net (fo=1, routed)           0.000     1.957    u2/next_reg_a[12]
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    u2/CLK
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[12]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121     1.655    u2/reg_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.150%)  route 0.200ns (48.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.597     1.516    u2/CLK
    SLICE_X2Y81          FDRE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=40, routed)          0.200     1.880    u2/state[0]
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.045     1.925 r  u2/reg_b[5]_i_1/O
                         net (fo=1, routed)           0.000     1.925    u2/next_reg_b[5]
    SLICE_X0Y81          FDRE                                         r  u2/reg_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.868     2.033    u2/CLK
    SLICE_X0Y81          FDRE                                         r  u2/reg_b_reg[5]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.092     1.622    u2/reg_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.389%)  route 0.253ns (57.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.600     1.519    u2/CLK
    SLICE_X1Y86          FDRE                                         r  u2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  u2/FSM_sequential_state_reg[2]/Q
                         net (fo=39, routed)          0.253     1.913    u2/state[2]
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.958 r  u2/reg_a[0]_i_1/O
                         net (fo=1, routed)           0.000     1.958    u2/next_reg_a[0]
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    u2/CLK
    SLICE_X2Y86          FDRE                                         r  u2/reg_a_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.120     1.654    u2/reg_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 u1/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.599     1.518    u1/CLK
    SLICE_X4Y86          FDCE                                         r  u1/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u1/q_reg_reg[19]/Q
                         net (fo=2, routed)           0.172     1.831    u1/q_reg_reg[19]
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.045     1.876 r  u1/q_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     1.876    u1/q_reg[16]_i_5_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.939 r  u1/q_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    u1/q_reg_reg[16]_i_1_n_4
    SLICE_X4Y86          FDCE                                         r  u1/q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.869     2.034    u1/CLK
    SLICE_X4Y86          FDCE                                         r  u1/q_reg_reg[19]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y86          FDCE (Hold_fdce_C_D)         0.105     1.623    u1/q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u1/q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.648%)  route 0.183ns (42.352%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.599     1.518    u1/CLK
    SLICE_X4Y84          FDCE                                         r  u1/q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u1/q_reg_reg[11]/Q
                         net (fo=3, routed)           0.183     1.842    u1/q_reg_reg[11]
    SLICE_X4Y84          LUT4 (Prop_lut4_I0_O)        0.045     1.887 r  u1/q_reg[8]_i_6/O
                         net (fo=1, routed)           0.000     1.887    u1/q_reg[8]_i_6_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.950 r  u1/q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    u1/q_reg_reg[8]_i_1_n_4
    SLICE_X4Y84          FDCE                                         r  u1/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.868     2.033    u1/CLK
    SLICE_X4Y84          FDCE                                         r  u1/q_reg_reg[11]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X4Y84          FDCE (Hold_fdce_C_D)         0.105     1.623    u1/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y82     u1/q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     u1/q_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     u1/q_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     u1/q_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     u1/q_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     u1/q_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     u1/q_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     u1/q_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     u1/q_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     u1/q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     u1/q_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     u1/q_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     u1/q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     u1/q_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y82     u1/q_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     u1/q_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     u1/q_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     u2/reg_b_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     u2/reg_b_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     u1/q_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     u1/q_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     u1/q_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     u1/q_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     u1/q_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     u1/q_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     u1/q_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     u1/q_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     u2/reg_a_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     u2/reg_a_reg[5]/C



