<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: EBI_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.06.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">EBI_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="ebi__reg_8h_source.html">ebi_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2ca0193a27b1b9169bc1586e08595f3f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_b_i___t.html#a2ca0193a27b1b9169bc1586e08595f3f">CTL0</a></td></tr>
<tr class="separator:a2ca0193a27b1b9169bc1586e08595f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a503d2ee9640231fb4f3d0a2f9a4d7429"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_b_i___t.html#a503d2ee9640231fb4f3d0a2f9a4d7429">TCTL0</a></td></tr>
<tr class="separator:a503d2ee9640231fb4f3d0a2f9a4d7429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ea3bd6d0a204b4f2f9bae5024954719"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_b_i___t.html#a9ea3bd6d0a204b4f2f9bae5024954719">CTL1</a></td></tr>
<tr class="separator:a9ea3bd6d0a204b4f2f9bae5024954719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b8e5121930e538b70b4eafcdcb165f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_b_i___t.html#ab2b8e5121930e538b70b4eafcdcb165f">TCTL1</a></td></tr>
<tr class="separator:ab2b8e5121930e538b70b4eafcdcb165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce546181fc8700c7233323adf096e53"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_b_i___t.html#a3ce546181fc8700c7233323adf096e53">CTL2</a></td></tr>
<tr class="separator:a3ce546181fc8700c7233323adf096e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8783a7c4cc54a72c83ff002258cf739"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_b_i___t.html#af8783a7c4cc54a72c83ff002258cf739">TCTL2</a></td></tr>
<tr class="separator:af8783a7c4cc54a72c83ff002258cf739"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup EBI External Bus Interface Controller(EBI)
Memory Mapped Structure for EBI Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="ebi__reg_8h_source.html#l00026">26</a> of file <a class="el" href="ebi__reg_8h_source.html">ebi_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a2ca0193a27b1b9169bc1586e08595f3f" name="a2ca0193a27b1b9169bc1586e08595f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ca0193a27b1b9169bc1586e08595f3f">&#9670;&nbsp;</a></span>CTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EBI_T::CTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] External Bus Interface Bank0 Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL0
</font><br><p> <font size="2">
Offset: 0x00  External Bus Interface Bank0 Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>EN</td><td><div style="word-wrap: break-word;"><b>EBI Enable Bit
</b><br>
This bit is the functional enable bit for EBI.
<br>
0 = EBI function Disabled.
<br>
1 = EBI function Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>DW16</td><td><div style="word-wrap: break-word;"><b>EBI Data Width 16-bit Select
</b><br>
This bit defines if the EBI data width is 8-bit or 16-bit.
<br>
0 = EBI data width is 8-bit.
<br>
1 = EBI data width is 16-bit.
<br>
</div></td></tr><tr><td>
[2]</td><td>CSPOLINV</td><td><div style="word-wrap: break-word;"><b>Chip Select Pin Polar Inverse
</b><br>
This bit defines the active level of EBI chip select pin (EBI_nCS).
<br>
0 = Chip select pin (EBI_nCS) is active low.
<br>
1 = Chip select pin (EBI_nCS) is active high.
<br>
</div></td></tr><tr><td>
[3]</td><td>ADSEPEN</td><td><div style="word-wrap: break-word;"><b>EBI Address/Data Bus Separating Mode Enable Bit
</b><br>
0 = Address/Data Bus Separating Mode Disabled.
<br>
1 = Address/Data Bus Separating Mode Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>CACCESS</td><td><div style="word-wrap: break-word;"><b>Continuous Data Access Mode
</b><br>
When con tenuous access mode enabled, the tASU, tALE and tLHD cycles are bypass for continuous data transfer request.
<br>
0 = Continuous data access mode Disabled.
<br>
1 = Continuous data access mode Enabled.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>MCLKDIV</td><td><div style="word-wrap: break-word;"><b>External Output Clock Divider
</b><br>
The frequency of EBI output clock (MCLK) is controlled by MCLKDIV as follow:
<br>
000 = HCLK/1.
<br>
001 = HCLK/2.
<br>
010 = HCLK/4.
<br>
011 = HCLK/8.
<br>
100 = HCLK/16.
<br>
101 = HCLK/32.
<br>
110 = HCLK/64.
<br>
111 = HCLK/128.
<br>
</div></td></tr><tr><td>
[18:16]</td><td>TALE</td><td><div style="word-wrap: break-word;"><b>Extend Time of ALE
</b><br>
The EBI_ALE high pulse period (tALE) to latch the address can be controlled by TALE.
<br>
tALE = (TALE+1)*EBI_MCLK.
<br>
Note: This field only available in EBI_CTL0 register
<br>
</div></td></tr><tr><td>
[24]</td><td>WBUFEN</td><td><div style="word-wrap: break-word;"><b>EBI Write Buffer Enable Bit
</b><br>
0 = EBI write buffer Disabled.
<br>
1 = EBI write buffer Enabled.
<br>
Note: This bit only available in EBI_CTL0 register
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="ebi__reg_8h_source.html#l00495">495</a> of file <a class="el" href="ebi__reg_8h_source.html">ebi_reg.h</a>.</p>

</div>
</div>
<a id="a9ea3bd6d0a204b4f2f9bae5024954719" name="a9ea3bd6d0a204b4f2f9bae5024954719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ea3bd6d0a204b4f2f9bae5024954719">&#9670;&nbsp;</a></span>CTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EBI_T::CTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] External Bus Interface Bank1 Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL1
</font><br><p> <font size="2">
Offset: 0x10  External Bus Interface Bank1 Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>EN</td><td><div style="word-wrap: break-word;"><b>EBI Enable Bit
</b><br>
This bit is the functional enable bit for EBI.
<br>
0 = EBI function Disabled.
<br>
1 = EBI function Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>DW16</td><td><div style="word-wrap: break-word;"><b>EBI Data Width 16-bit Select
</b><br>
This bit defines if the EBI data width is 8-bit or 16-bit.
<br>
0 = EBI data width is 8-bit.
<br>
1 = EBI data width is 16-bit.
<br>
</div></td></tr><tr><td>
[2]</td><td>CSPOLINV</td><td><div style="word-wrap: break-word;"><b>Chip Select Pin Polar Inverse
</b><br>
This bit defines the active level of EBI chip select pin (EBI_nCS).
<br>
0 = Chip select pin (EBI_nCS) is active low.
<br>
1 = Chip select pin (EBI_nCS) is active high.
<br>
</div></td></tr><tr><td>
[3]</td><td>ADSEPEN</td><td><div style="word-wrap: break-word;"><b>EBI Address/Data Bus Separating Mode Enable Bit
</b><br>
0 = Address/Data Bus Separating Mode Disabled.
<br>
1 = Address/Data Bus Separating Mode Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>CACCESS</td><td><div style="word-wrap: break-word;"><b>Continuous Data Access Mode
</b><br>
When con tenuous access mode enabled, the tASU, tALE and tLHD cycles are bypass for continuous data transfer request.
<br>
0 = Continuous data access mode Disabled.
<br>
1 = Continuous data access mode Enabled.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>MCLKDIV</td><td><div style="word-wrap: break-word;"><b>External Output Clock Divider
</b><br>
The frequency of EBI output clock (MCLK) is controlled by MCLKDIV as follow:
<br>
000 = HCLK/1.
<br>
001 = HCLK/2.
<br>
010 = HCLK/4.
<br>
011 = HCLK/8.
<br>
100 = HCLK/16.
<br>
101 = HCLK/32.
<br>
110 = HCLK/64.
<br>
111 = HCLK/128.
<br>
</div></td></tr><tr><td>
[18:16]</td><td>TALE</td><td><div style="word-wrap: break-word;"><b>Extend Time of ALE
</b><br>
The EBI_ALE high pulse period (tALE) to latch the address can be controlled by TALE.
<br>
tALE = (TALE+1)*EBI_MCLK.
<br>
Note: This field only available in EBI_CTL0 register
<br>
</div></td></tr><tr><td>
[24]</td><td>WBUFEN</td><td><div style="word-wrap: break-word;"><b>EBI Write Buffer Enable Bit
</b><br>
0 = EBI write buffer Disabled.
<br>
1 = EBI write buffer Enabled.
<br>
Note: This bit only available in EBI_CTL0 register
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="ebi__reg_8h_source.html#l00500">500</a> of file <a class="el" href="ebi__reg_8h_source.html">ebi_reg.h</a>.</p>

</div>
</div>
<a id="a3ce546181fc8700c7233323adf096e53" name="a3ce546181fc8700c7233323adf096e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce546181fc8700c7233323adf096e53">&#9670;&nbsp;</a></span>CTL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EBI_T::CTL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] External Bus Interface Bank2 Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL2
</font><br><p> <font size="2">
Offset: 0x20  External Bus Interface Bank2 Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>EN</td><td><div style="word-wrap: break-word;"><b>EBI Enable Bit
</b><br>
This bit is the functional enable bit for EBI.
<br>
0 = EBI function Disabled.
<br>
1 = EBI function Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>DW16</td><td><div style="word-wrap: break-word;"><b>EBI Data Width 16-bit Select
</b><br>
This bit defines if the EBI data width is 8-bit or 16-bit.
<br>
0 = EBI data width is 8-bit.
<br>
1 = EBI data width is 16-bit.
<br>
</div></td></tr><tr><td>
[2]</td><td>CSPOLINV</td><td><div style="word-wrap: break-word;"><b>Chip Select Pin Polar Inverse
</b><br>
This bit defines the active level of EBI chip select pin (EBI_nCS).
<br>
0 = Chip select pin (EBI_nCS) is active low.
<br>
1 = Chip select pin (EBI_nCS) is active high.
<br>
</div></td></tr><tr><td>
[3]</td><td>ADSEPEN</td><td><div style="word-wrap: break-word;"><b>EBI Address/Data Bus Separating Mode Enable Bit
</b><br>
0 = Address/Data Bus Separating Mode Disabled.
<br>
1 = Address/Data Bus Separating Mode Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>CACCESS</td><td><div style="word-wrap: break-word;"><b>Continuous Data Access Mode
</b><br>
When con tenuous access mode enabled, the tASU, tALE and tLHD cycles are bypass for continuous data transfer request.
<br>
0 = Continuous data access mode Disabled.
<br>
1 = Continuous data access mode Enabled.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>MCLKDIV</td><td><div style="word-wrap: break-word;"><b>External Output Clock Divider
</b><br>
The frequency of EBI output clock (MCLK) is controlled by MCLKDIV as follow:
<br>
000 = HCLK/1.
<br>
001 = HCLK/2.
<br>
010 = HCLK/4.
<br>
011 = HCLK/8.
<br>
100 = HCLK/16.
<br>
101 = HCLK/32.
<br>
110 = HCLK/64.
<br>
111 = HCLK/128.
<br>
</div></td></tr><tr><td>
[18:16]</td><td>TALE</td><td><div style="word-wrap: break-word;"><b>Extend Time of ALE
</b><br>
The EBI_ALE high pulse period (tALE) to latch the address can be controlled by TALE.
<br>
tALE = (TALE+1)*EBI_MCLK.
<br>
Note: This field only available in EBI_CTL0 register
<br>
</div></td></tr><tr><td>
[24]</td><td>WBUFEN</td><td><div style="word-wrap: break-word;"><b>EBI Write Buffer Enable Bit
</b><br>
0 = EBI write buffer Disabled.
<br>
1 = EBI write buffer Enabled.
<br>
Note: This bit only available in EBI_CTL0 register
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="ebi__reg_8h_source.html#l00505">505</a> of file <a class="el" href="ebi__reg_8h_source.html">ebi_reg.h</a>.</p>

</div>
</div>
<a id="a503d2ee9640231fb4f3d0a2f9a4d7429" name="a503d2ee9640231fb4f3d0a2f9a4d7429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a503d2ee9640231fb4f3d0a2f9a4d7429">&#9670;&nbsp;</a></span>TCTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EBI_T::TCTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] External Bus Interface Bank0 Timing Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TCTL0
</font><br><p> <font size="2">
Offset: 0x04  External Bus Interface Bank0 Timing Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:3]</td><td>TACC</td><td><div style="word-wrap: break-word;"><b>EBI Data Access Time
</b><br>
TACC define data access time (tACC).
<br>
tACC = (TACC +1) * EBI_MCLK.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>TAHD</td><td><div style="word-wrap: break-word;"><b>EBI Data Access Hold Time
</b><br>
TAHD define data access hold time (tAHD).
<br>
tAHD = (TAHD +1) * EBI_MCLK.
<br>
</div></td></tr><tr><td>
[15:12]</td><td>W2X</td><td><div style="word-wrap: break-word;"><b>Idle Cycle After Write
</b><br>
This field defines the number of W2X idle cycle.
<br>
W2X idle cycle = (W2X * EBI_MCLK).
<br>
When write action is finish, W2X idle cycle is inserted and EBI_nCS return to idle state.
<br>
</div></td></tr><tr><td>
[22]</td><td>RAHDOFF</td><td><div style="word-wrap: break-word;"><b>Access Hold Time Disable Control When Read
</b><br>
0 = The Data Access Hold Time (tAHD) during EBI reading is Enabled.
<br>
1 = The Data Access Hold Time (tAHD) during EBI reading is Disabled.
<br>
</div></td></tr><tr><td>
[23]</td><td>WAHDOFF</td><td><div style="word-wrap: break-word;"><b>Access Hold Time Disable Control When Write
</b><br>
0 = The Data Access Hold Time (tAHD) during EBI writing is Enabled.
<br>
1 = The Data Access Hold Time (tAHD) during EBI writing is Disabled.
<br>
</div></td></tr><tr><td>
[27:24]</td><td>R2R</td><td><div style="word-wrap: break-word;"><b>Idle Cycle Between Read-to-read
</b><br>
This field defines the number of R2R idle cycle.
<br>
R2R idle cycle = (R2R * EBI_MCLK).
<br>
When read action is finish and next action is going to read, R2R idle cycle is inserted and EBI_nCS return to idle state.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="ebi__reg_8h_source.html#l00496">496</a> of file <a class="el" href="ebi__reg_8h_source.html">ebi_reg.h</a>.</p>

</div>
</div>
<a id="ab2b8e5121930e538b70b4eafcdcb165f" name="ab2b8e5121930e538b70b4eafcdcb165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b8e5121930e538b70b4eafcdcb165f">&#9670;&nbsp;</a></span>TCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EBI_T::TCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] External Bus Interface Bank1 Timing Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TCTL1
</font><br><p> <font size="2">
Offset: 0x14  External Bus Interface Bank1 Timing Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:3]</td><td>TACC</td><td><div style="word-wrap: break-word;"><b>EBI Data Access Time
</b><br>
TACC define data access time (tACC).
<br>
tACC = (TACC +1) * EBI_MCLK.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>TAHD</td><td><div style="word-wrap: break-word;"><b>EBI Data Access Hold Time
</b><br>
TAHD define data access hold time (tAHD).
<br>
tAHD = (TAHD +1) * EBI_MCLK.
<br>
</div></td></tr><tr><td>
[15:12]</td><td>W2X</td><td><div style="word-wrap: break-word;"><b>Idle Cycle After Write
</b><br>
This field defines the number of W2X idle cycle.
<br>
W2X idle cycle = (W2X * EBI_MCLK).
<br>
When write action is finish, W2X idle cycle is inserted and EBI_nCS return to idle state.
<br>
</div></td></tr><tr><td>
[22]</td><td>RAHDOFF</td><td><div style="word-wrap: break-word;"><b>Access Hold Time Disable Control When Read
</b><br>
0 = The Data Access Hold Time (tAHD) during EBI reading is Enabled.
<br>
1 = The Data Access Hold Time (tAHD) during EBI reading is Disabled.
<br>
</div></td></tr><tr><td>
[23]</td><td>WAHDOFF</td><td><div style="word-wrap: break-word;"><b>Access Hold Time Disable Control When Write
</b><br>
0 = The Data Access Hold Time (tAHD) during EBI writing is Enabled.
<br>
1 = The Data Access Hold Time (tAHD) during EBI writing is Disabled.
<br>
</div></td></tr><tr><td>
[27:24]</td><td>R2R</td><td><div style="word-wrap: break-word;"><b>Idle Cycle Between Read-to-read
</b><br>
This field defines the number of R2R idle cycle.
<br>
R2R idle cycle = (R2R * EBI_MCLK).
<br>
When read action is finish and next action is going to read, R2R idle cycle is inserted and EBI_nCS return to idle state.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="ebi__reg_8h_source.html#l00501">501</a> of file <a class="el" href="ebi__reg_8h_source.html">ebi_reg.h</a>.</p>

</div>
</div>
<a id="af8783a7c4cc54a72c83ff002258cf739" name="af8783a7c4cc54a72c83ff002258cf739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8783a7c4cc54a72c83ff002258cf739">&#9670;&nbsp;</a></span>TCTL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EBI_T::TCTL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] External Bus Interface Bank2 Timing Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TCTL2
</font><br><p> <font size="2">
Offset: 0x24  External Bus Interface Bank2 Timing Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:3]</td><td>TACC</td><td><div style="word-wrap: break-word;"><b>EBI Data Access Time
</b><br>
TACC define data access time (tACC).
<br>
tACC = (TACC +1) * EBI_MCLK.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>TAHD</td><td><div style="word-wrap: break-word;"><b>EBI Data Access Hold Time
</b><br>
TAHD define data access hold time (tAHD).
<br>
tAHD = (TAHD +1) * EBI_MCLK.
<br>
</div></td></tr><tr><td>
[15:12]</td><td>W2X</td><td><div style="word-wrap: break-word;"><b>Idle Cycle After Write
</b><br>
This field defines the number of W2X idle cycle.
<br>
W2X idle cycle = (W2X * EBI_MCLK).
<br>
When write action is finish, W2X idle cycle is inserted and EBI_nCS return to idle state.
<br>
</div></td></tr><tr><td>
[22]</td><td>RAHDOFF</td><td><div style="word-wrap: break-word;"><b>Access Hold Time Disable Control When Read
</b><br>
0 = The Data Access Hold Time (tAHD) during EBI reading is Enabled.
<br>
1 = The Data Access Hold Time (tAHD) during EBI reading is Disabled.
<br>
</div></td></tr><tr><td>
[23]</td><td>WAHDOFF</td><td><div style="word-wrap: break-word;"><b>Access Hold Time Disable Control When Write
</b><br>
0 = The Data Access Hold Time (tAHD) during EBI writing is Enabled.
<br>
1 = The Data Access Hold Time (tAHD) during EBI writing is Disabled.
<br>
</div></td></tr><tr><td>
[27:24]</td><td>R2R</td><td><div style="word-wrap: break-word;"><b>Idle Cycle Between Read-to-read
</b><br>
This field defines the number of R2R idle cycle.
<br>
R2R idle cycle = (R2R * EBI_MCLK).
<br>
When read action is finish and next action is going to read, R2R idle cycle is inserted and EBI_nCS return to idle state.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="ebi__reg_8h_source.html#l00506">506</a> of file <a class="el" href="ebi__reg_8h_source.html">ebi_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Project/M4/M480/temp/bsp/Library/Device/Nuvoton/M480/Include/<a class="el" href="ebi__reg_8h_source.html">ebi_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Oct 14 2024 12:22:08 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
