// Seed: 3805606417
module module_0 (
    output wor id_0,
    input wor id_1,
    output supply0 id_2,
    input wire id_3,
    input tri0 id_4
);
  assign id_0 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd9,
    parameter id_8 = 32'd36
) (
    output tri1 id_0,
    output uwire _id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    output tri1 id_6
);
  logic _id_8;
  assign id_6 = id_3.id_4;
  logic id_9;
  ;
  logic [id_8 : id_1] id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_2,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
