# Simulator

Test by RTL simulator is executed through `veryl test`.
Supported simulators are below:

* [Verilator](https://www.veripool.org/verilator/)
* [Synopsys VCS](https://www.synopsys.com/verification/simulation/vcs.html)
* [AMD Vivado Simulator](https://www.xilinx.com/products/design-tools/vivado/verification.html)

Verilator is the default simulator.
If no simulator is specified through `Veryl.toml` and commandline option, it will be used.

The available configurations are [here](./01_project_configuration/04_test.md).
