
*** Running vivado
    with args -log Sw4X4_FIFO36_W.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Sw4X4_FIFO36_W.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Sw4X4_FIFO36_W.tcl -notrace
Command: synth_design -top Sw4X4_FIFO36_W -part xcu280-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1043799
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR4 [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/MatArbiter4X4.v:3]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2391.820 ; gain = 0.000 ; free physical = 26552 ; free virtual = 49606
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sw4X4_FIFO36_W' [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:13]
	Parameter ROUTING_HBIT bound to: 2 - type: integer 
	Parameter EXTEND_BW bound to: 4 - type: integer 
	Parameter FIFO_FULL_TH bound to: 508 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO36W72' [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/FIFO36W64.v:4]
	Parameter EXTEND_BW bound to: 4 - type: integer 
	Parameter EMPTY_TH bound to: 2 - type: integer 
	Parameter FULL_TH bound to: 508 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO36E2' [/opt/XILINX/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14446]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: COMMON - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b1 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 508 - type: integer 
	Parameter RDCOUNT_TYPE bound to: SIMPLE_DATACOUNT - type: string 
	Parameter READ_WIDTH bound to: 72 - type: integer 
	Parameter REGISTER_MODE bound to: UNREGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: SIMPLE_DATACOUNT - type: string 
	Parameter WRITE_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO36E2' (1#1) [/opt/XILINX/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'FIFO36W72' (2#1) [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/FIFO36W64.v:4]
INFO: [Synth 8-6157] synthesizing module 'MatArbiter4X4' [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/MatArbiter4X4.v:15]
INFO: [Synth 8-6157] synthesizing module 'NOR4' [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/MatArbiter4X4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'NOR4' (3#1) [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/MatArbiter4X4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MatArbiter4X4' (4#1) [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/MatArbiter4X4.v:15]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:788]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:813]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:838]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:863]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:889]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:914]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:939]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:964]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:990]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:1015]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:1040]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:1065]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:1091]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:1116]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:1141]
INFO: [Synth 8-226] default block is never used [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:1166]
INFO: [Synth 8-6157] synthesizing module 'MUX4X1' [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/MUX4X1.v:3]
	Parameter DATA_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX4X1' (5#1) [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/MUX4X1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Sw4X4_FIFO36_W' (6#1) [/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.srcs/sources_1/new/Sw4X4_FIFO36.v:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2391.820 ; gain = 0.000 ; free physical = 27312 ; free virtual = 50366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2391.820 ; gain = 0.000 ; free physical = 27272 ; free virtual = 50326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2399.695 ; gain = 7.875 ; free physical = 27270 ; free virtual = 50324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2399.695 ; gain = 7.875 ; free physical = 27242 ; free virtual = 50297
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 8     
	                1 Bit    Registers := 72    
+---Muxes : 
	   4 Input   68 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 24    
	   3 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3307.531 ; gain = 915.711 ; free physical = 26143 ; free virtual = 49201
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3307.531 ; gain = 915.711 ; free physical = 26143 ; free virtual = 49201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 3307.531 ; gain = 915.711 ; free physical = 26143 ; free virtual = 49201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3307.531 ; gain = 915.711 ; free physical = 26142 ; free virtual = 49200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3307.531 ; gain = 915.711 ; free physical = 26142 ; free virtual = 49200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3307.531 ; gain = 915.711 ; free physical = 26142 ; free virtual = 49200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3307.531 ; gain = 915.711 ; free physical = 26142 ; free virtual = 49200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3307.531 ; gain = 915.711 ; free physical = 26142 ; free virtual = 49200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3307.531 ; gain = 915.711 ; free physical = 26142 ; free virtual = 49200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |FIFO36E2 |    16|
|3     |LUT1     |     1|
|4     |LUT2     |    24|
|5     |LUT4     |    52|
|6     |LUT5     |    24|
|7     |LUT6     |   324|
|8     |FDRE     |   592|
|9     |FDSE     |    24|
|10    |IBUF     |   282|
|11    |OBUF     |   280|
+------+---------+------+

Report Instance Areas: 
+------+----------+----------------+------+
|      |Instance  |Module          |Cells |
+------+----------+----------------+------+
|1     |top       |                |  1620|
|2     |  MA_a    |MatArbiter4X4   |   100|
|3     |  MA_b    |MatArbiter4X4_0 |   100|
|4     |  MA_c    |MatArbiter4X4_1 |   100|
|5     |  MA_d    |MatArbiter4X4_2 |   101|
|6     |  fifo_a0 |FIFO36W72       |     3|
|7     |  fifo_a1 |FIFO36W72_3     |     3|
|8     |  fifo_a2 |FIFO36W72_4     |     4|
|9     |  fifo_a3 |FIFO36W72_5     |     3|
|10    |  fifo_b0 |FIFO36W72_6     |     3|
|11    |  fifo_b1 |FIFO36W72_7     |     4|
|12    |  fifo_b2 |FIFO36W72_8     |     3|
|13    |  fifo_b3 |FIFO36W72_9     |     3|
|14    |  fifo_c0 |FIFO36W72_10    |     4|
|15    |  fifo_c1 |FIFO36W72_11    |     3|
|16    |  fifo_c2 |FIFO36W72_12    |     3|
|17    |  fifo_c3 |FIFO36W72_13    |     3|
|18    |  fifo_d0 |FIFO36W72_14    |     3|
|19    |  fifo_d1 |FIFO36W72_15    |     3|
|20    |  fifo_d2 |FIFO36W72_16    |     4|
|21    |  fifo_d3 |FIFO36W72_17    |     3|
+------+----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3307.531 ; gain = 915.711 ; free physical = 26142 ; free virtual = 49200
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3307.531 ; gain = 915.711 ; free physical = 26143 ; free virtual = 49200
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3307.539 ; gain = 915.711 ; free physical = 26143 ; free virtual = 49200
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3307.539 ; gain = 0.000 ; free physical = 26227 ; free virtual = 49285
INFO: [Netlist 29-17] Analyzing 283 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3376.434 ; gain = 0.000 ; free physical = 26124 ; free virtual = 49182
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 283 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 282 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3376.434 ; gain = 984.742 ; free physical = 26269 ; free virtual = 49327
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/Orion/GraphHBM/UTIL_IP/Sw4X4_FIFO36_W/Sw4X4_FIFO36_W.runs/synth_1/Sw4X4_FIFO36_W.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Sw4X4_FIFO36_W_utilization_synth.rpt -pb Sw4X4_FIFO36_W_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 27 15:57:59 2022...
