-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Fri Sep 20 17:28:40 2024
-- Host        : puftester-Latitude-E7240 running 64-bit Ubuntu 18.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ u96v2_4x4_apuf_Arb_Puf_4x4_0_0_sim_netlist.vhdl
-- Design      : u96v2_4x4_apuf_Arb_Puf_4x4_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sbva484-1-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    Q : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical is
begin
Q_reg: unisim.vcomponents.FDRE
     port map (
      C => A,
      CE => '1',
      D => B,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__1\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__1\ : entity is "Flip_Flop_Symmetrical";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__1\ is
begin
Q_reg: unisim.vcomponents.FDRE
     port map (
      C => A,
      CE => '1',
      D => B,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__2\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__2\ : entity is "Flip_Flop_Symmetrical";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__2\ is
begin
Q_reg: unisim.vcomponents.FDRE
     port map (
      C => A,
      CE => '1',
      D => B,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__3\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__3\ : entity is "Flip_Flop_Symmetrical";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__3\ is
begin
Q_reg: unisim.vcomponents.FDRE
     port map (
      C => A,
      CE => '1',
      D => B,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__4\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__4\ : entity is "Flip_Flop_Symmetrical";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__4\ is
begin
Q_reg: unisim.vcomponents.FDRE
     port map (
      C => A,
      CE => '1',
      D => B,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__5\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__5\ : entity is "Flip_Flop_Symmetrical";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__5\ is
begin
Q_reg: unisim.vcomponents.FDRE
     port map (
      C => A,
      CE => '1',
      D => B,
      Q => Q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1 is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1 is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__1\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__1\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__1\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__10\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__10\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__10\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__11\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__11\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__11\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__12\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__12\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__12\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__13\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__13\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__13\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__14\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__14\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__14\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__15\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__15\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__15\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__16\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__16\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__16\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__17\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__17\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__17\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__18\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__18\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__18\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__19\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__19\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__19\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__2\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__2\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__2\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__20\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__20\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__20\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__21\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__21\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__21\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__22\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__22\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__22\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__23\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__23\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__23\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__3\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__3\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__3\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__4\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__4\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__4\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__5\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__5\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__5\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__6\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__6\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__6\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__7\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__7\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__7\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__8\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__8\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__8\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__9\ is
  port (
    A : in STD_LOGIC;
    B : in STD_LOGIC;
    C : in STD_LOGIC;
    D : in STD_LOGIC;
    Sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__9\ : entity is "Mux_4x1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__9\ is
begin
Q_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => B,
      I1 => A,
      I2 => D,
      I3 => Sel(0),
      I4 => Sel(1),
      I5 => C,
      O => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation is
  port (
    Index : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Permutation : out STD_LOGIC_VECTOR ( 0 to 7 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair23";
begin
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0049716D"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(7)
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001455D7"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(6)
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0086B29E"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(5)
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0028AAEB"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(4)
    );
g0_b4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"19"
    )
        port map (
      I0 => Index(1),
      I1 => Index(3),
      I2 => Index(4),
      O => Permutation(3)
    );
g0_b5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0936"
    )
        port map (
      I0 => Index(1),
      I1 => Index(2),
      I2 => Index(3),
      I3 => Index(4),
      O => Permutation(2)
    );
g0_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E38"
    )
        port map (
      I0 => Index(1),
      I1 => Index(2),
      I2 => Index(3),
      I3 => Index(4),
      O => Permutation(1)
    );
g0_b7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => Index(2),
      I1 => Index(3),
      I2 => Index(4),
      O => Permutation(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__1\ is
  port (
    Index : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Permutation : out STD_LOGIC_VECTOR ( 0 to 7 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__1\ : entity is "Permutation";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__1\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair3";
begin
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0049716D"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(7)
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001455D7"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(6)
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0086B29E"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(5)
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0028AAEB"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(4)
    );
g0_b4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"19"
    )
        port map (
      I0 => Index(1),
      I1 => Index(3),
      I2 => Index(4),
      O => Permutation(3)
    );
g0_b5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0936"
    )
        port map (
      I0 => Index(1),
      I1 => Index(2),
      I2 => Index(3),
      I3 => Index(4),
      O => Permutation(2)
    );
g0_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E38"
    )
        port map (
      I0 => Index(1),
      I1 => Index(2),
      I2 => Index(3),
      I3 => Index(4),
      O => Permutation(1)
    );
g0_b7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => Index(2),
      I1 => Index(3),
      I2 => Index(4),
      O => Permutation(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__2\ is
  port (
    Index : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Permutation : out STD_LOGIC_VECTOR ( 0 to 7 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__2\ : entity is "Permutation";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__2\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair7";
begin
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0049716D"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(7)
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001455D7"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(6)
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0086B29E"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(5)
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0028AAEB"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(4)
    );
g0_b4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"19"
    )
        port map (
      I0 => Index(1),
      I1 => Index(3),
      I2 => Index(4),
      O => Permutation(3)
    );
g0_b5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0936"
    )
        port map (
      I0 => Index(1),
      I1 => Index(2),
      I2 => Index(3),
      I3 => Index(4),
      O => Permutation(2)
    );
g0_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E38"
    )
        port map (
      I0 => Index(1),
      I1 => Index(2),
      I2 => Index(3),
      I3 => Index(4),
      O => Permutation(1)
    );
g0_b7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => Index(2),
      I1 => Index(3),
      I2 => Index(4),
      O => Permutation(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__3\ is
  port (
    Index : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Permutation : out STD_LOGIC_VECTOR ( 0 to 7 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__3\ : entity is "Permutation";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__3\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair11";
begin
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0049716D"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(7)
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001455D7"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(6)
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0086B29E"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(5)
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0028AAEB"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(4)
    );
g0_b4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"19"
    )
        port map (
      I0 => Index(1),
      I1 => Index(3),
      I2 => Index(4),
      O => Permutation(3)
    );
g0_b5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0936"
    )
        port map (
      I0 => Index(1),
      I1 => Index(2),
      I2 => Index(3),
      I3 => Index(4),
      O => Permutation(2)
    );
g0_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E38"
    )
        port map (
      I0 => Index(1),
      I1 => Index(2),
      I2 => Index(3),
      I3 => Index(4),
      O => Permutation(1)
    );
g0_b7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => Index(2),
      I1 => Index(3),
      I2 => Index(4),
      O => Permutation(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__4\ is
  port (
    Index : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Permutation : out STD_LOGIC_VECTOR ( 0 to 7 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__4\ : entity is "Permutation";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__4\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair15";
begin
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0049716D"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(7)
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001455D7"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(6)
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0086B29E"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(5)
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0028AAEB"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(4)
    );
g0_b4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"19"
    )
        port map (
      I0 => Index(1),
      I1 => Index(3),
      I2 => Index(4),
      O => Permutation(3)
    );
g0_b5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0936"
    )
        port map (
      I0 => Index(1),
      I1 => Index(2),
      I2 => Index(3),
      I3 => Index(4),
      O => Permutation(2)
    );
g0_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E38"
    )
        port map (
      I0 => Index(1),
      I1 => Index(2),
      I2 => Index(3),
      I3 => Index(4),
      O => Permutation(1)
    );
g0_b7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => Index(2),
      I1 => Index(3),
      I2 => Index(4),
      O => Permutation(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__5\ is
  port (
    Index : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Permutation : out STD_LOGIC_VECTOR ( 0 to 7 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__5\ : entity is "Permutation";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__5\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair19";
begin
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0049716D"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(7)
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001455D7"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(6)
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0086B29E"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(5)
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0028AAEB"
    )
        port map (
      I0 => Index(0),
      I1 => Index(1),
      I2 => Index(2),
      I3 => Index(3),
      I4 => Index(4),
      O => Permutation(4)
    );
g0_b4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"19"
    )
        port map (
      I0 => Index(1),
      I1 => Index(3),
      I2 => Index(4),
      O => Permutation(3)
    );
g0_b5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0936"
    )
        port map (
      I0 => Index(1),
      I1 => Index(2),
      I2 => Index(3),
      I3 => Index(4),
      O => Permutation(2)
    );
g0_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E38"
    )
        port map (
      I0 => Index(1),
      I1 => Index(2),
      I2 => Index(3),
      I3 => Index(4),
      O => Permutation(1)
    );
g0_b7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => Index(2),
      I1 => Index(3),
      I2 => Index(4),
      O => Permutation(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Arbiter_Mutual_Order is
  port (
    response_mutual_order : out STD_LOGIC_VECTOR ( 1 to 6 );
    permutation : in STD_LOGIC_VECTOR ( 1 to 4 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Arbiter_Mutual_Order;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Arbiter_Mutual_Order is
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of FF_2_1 : label is std.standard.true;
  attribute DONT_TOUCH of FF_3_1 : label is std.standard.true;
  attribute DONT_TOUCH of FF_3_2 : label is std.standard.true;
  attribute DONT_TOUCH of FF_4_1 : label is std.standard.true;
  attribute DONT_TOUCH of FF_4_2 : label is std.standard.true;
  attribute DONT_TOUCH of FF_4_3 : label is std.standard.true;
begin
FF_2_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__1\
     port map (
      A => permutation(2),
      B => permutation(1),
      Q => response_mutual_order(1)
    );
FF_3_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__4\
     port map (
      A => permutation(3),
      B => permutation(1),
      Q => response_mutual_order(4)
    );
FF_3_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__2\
     port map (
      A => permutation(3),
      B => permutation(2),
      Q => response_mutual_order(2)
    );
FF_4_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical
     port map (
      A => permutation(4),
      B => permutation(1),
      Q => response_mutual_order(6)
    );
FF_4_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__5\
     port map (
      A => permutation(4),
      B => permutation(2),
      Q => response_mutual_order(5)
    );
FF_4_3: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Flip_Flop_Symmetrical__3\
     port map (
      A => permutation(4),
      B => permutation(3),
      Q => response_mutual_order(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4 is
  port (
    input : in STD_LOGIC_VECTOR ( 0 to 3 );
    challenge : in STD_LOGIC_VECTOR ( 4 downto 0 );
    output : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4 : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4 is
  signal mux_select : STD_LOGIC_VECTOR ( 0 to 7 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[0].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[1].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[2].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[3].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of PERMUTATION_COMPONENT : label is std.standard.true;
begin
\EQUAL_PATHS[0].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__1\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(0),
      Sel(1) => mux_select(0),
      Sel(0) => mux_select(1)
    );
\EQUAL_PATHS[1].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__2\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(1),
      Sel(1) => mux_select(2),
      Sel(0) => mux_select(3)
    );
\EQUAL_PATHS[2].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__3\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(2),
      Sel(1) => mux_select(4),
      Sel(0) => mux_select(5)
    );
\EQUAL_PATHS[3].EQUAL_PATH_MUX\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(3),
      Sel(1) => mux_select(6),
      Sel(0) => mux_select(7)
    );
PERMUTATION_COMPONENT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation
     port map (
      Index(4 downto 0) => challenge(4 downto 0),
      Permutation(0 to 7) => mux_select(0 to 7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__1\ is
  port (
    input : in STD_LOGIC_VECTOR ( 0 to 3 );
    challenge : in STD_LOGIC_VECTOR ( 4 downto 0 );
    output : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__1\ : entity is "Switch_Block_4x4";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__1\ is
  signal mux_select : STD_LOGIC_VECTOR ( 0 to 7 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[0].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[1].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[2].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[3].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of PERMUTATION_COMPONENT : label is std.standard.true;
begin
\EQUAL_PATHS[0].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__7\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(0),
      Sel(1) => mux_select(0),
      Sel(0) => mux_select(1)
    );
\EQUAL_PATHS[1].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__6\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(1),
      Sel(1) => mux_select(2),
      Sel(0) => mux_select(3)
    );
\EQUAL_PATHS[2].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__5\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(2),
      Sel(1) => mux_select(4),
      Sel(0) => mux_select(5)
    );
\EQUAL_PATHS[3].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__4\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(3),
      Sel(1) => mux_select(6),
      Sel(0) => mux_select(7)
    );
PERMUTATION_COMPONENT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__1\
     port map (
      Index(4 downto 0) => challenge(4 downto 0),
      Permutation(0 to 7) => mux_select(0 to 7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__2\ is
  port (
    input : in STD_LOGIC_VECTOR ( 0 to 3 );
    challenge : in STD_LOGIC_VECTOR ( 4 downto 0 );
    output : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__2\ : entity is "Switch_Block_4x4";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__2\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__2\ is
  signal mux_select : STD_LOGIC_VECTOR ( 0 to 7 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[0].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[1].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[2].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[3].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of PERMUTATION_COMPONENT : label is std.standard.true;
begin
\EQUAL_PATHS[0].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__11\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(0),
      Sel(1) => mux_select(0),
      Sel(0) => mux_select(1)
    );
\EQUAL_PATHS[1].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__10\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(1),
      Sel(1) => mux_select(2),
      Sel(0) => mux_select(3)
    );
\EQUAL_PATHS[2].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__9\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(2),
      Sel(1) => mux_select(4),
      Sel(0) => mux_select(5)
    );
\EQUAL_PATHS[3].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__8\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(3),
      Sel(1) => mux_select(6),
      Sel(0) => mux_select(7)
    );
PERMUTATION_COMPONENT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__2\
     port map (
      Index(4 downto 0) => challenge(4 downto 0),
      Permutation(0 to 7) => mux_select(0 to 7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__3\ is
  port (
    input : in STD_LOGIC_VECTOR ( 0 to 3 );
    challenge : in STD_LOGIC_VECTOR ( 4 downto 0 );
    output : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__3\ : entity is "Switch_Block_4x4";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__3\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__3\ is
  signal mux_select : STD_LOGIC_VECTOR ( 0 to 7 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[0].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[1].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[2].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[3].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of PERMUTATION_COMPONENT : label is std.standard.true;
begin
\EQUAL_PATHS[0].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__15\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(0),
      Sel(1) => mux_select(0),
      Sel(0) => mux_select(1)
    );
\EQUAL_PATHS[1].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__14\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(1),
      Sel(1) => mux_select(2),
      Sel(0) => mux_select(3)
    );
\EQUAL_PATHS[2].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__13\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(2),
      Sel(1) => mux_select(4),
      Sel(0) => mux_select(5)
    );
\EQUAL_PATHS[3].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__12\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(3),
      Sel(1) => mux_select(6),
      Sel(0) => mux_select(7)
    );
PERMUTATION_COMPONENT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__3\
     port map (
      Index(4 downto 0) => challenge(4 downto 0),
      Permutation(0 to 7) => mux_select(0 to 7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__4\ is
  port (
    input : in STD_LOGIC_VECTOR ( 0 to 3 );
    challenge : in STD_LOGIC_VECTOR ( 4 downto 0 );
    output : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__4\ : entity is "Switch_Block_4x4";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__4\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__4\ is
  signal mux_select : STD_LOGIC_VECTOR ( 0 to 7 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[0].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[1].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[2].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[3].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of PERMUTATION_COMPONENT : label is std.standard.true;
begin
\EQUAL_PATHS[0].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__19\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(0),
      Sel(1) => mux_select(0),
      Sel(0) => mux_select(1)
    );
\EQUAL_PATHS[1].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__18\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(1),
      Sel(1) => mux_select(2),
      Sel(0) => mux_select(3)
    );
\EQUAL_PATHS[2].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__17\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(2),
      Sel(1) => mux_select(4),
      Sel(0) => mux_select(5)
    );
\EQUAL_PATHS[3].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__16\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(3),
      Sel(1) => mux_select(6),
      Sel(0) => mux_select(7)
    );
PERMUTATION_COMPONENT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__4\
     port map (
      Index(4 downto 0) => challenge(4 downto 0),
      Permutation(0 to 7) => mux_select(0 to 7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__5\ is
  port (
    input : in STD_LOGIC_VECTOR ( 0 to 3 );
    challenge : in STD_LOGIC_VECTOR ( 4 downto 0 );
    output : out STD_LOGIC_VECTOR ( 0 to 3 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__5\ : entity is "Switch_Block_4x4";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__5\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__5\ is
  signal mux_select : STD_LOGIC_VECTOR ( 0 to 7 );
  attribute DONT_TOUCH_boolean : boolean;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[0].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[1].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[2].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of \EQUAL_PATHS[3].EQUAL_PATH_MUX\ : label is std.standard.true;
  attribute DONT_TOUCH_boolean of PERMUTATION_COMPONENT : label is std.standard.true;
begin
\EQUAL_PATHS[0].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__23\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(0),
      Sel(1) => mux_select(0),
      Sel(0) => mux_select(1)
    );
\EQUAL_PATHS[1].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__22\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(1),
      Sel(1) => mux_select(2),
      Sel(0) => mux_select(3)
    );
\EQUAL_PATHS[2].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__21\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(2),
      Sel(1) => mux_select(4),
      Sel(0) => mux_select(5)
    );
\EQUAL_PATHS[3].EQUAL_PATH_MUX\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mux_4x1__20\
     port map (
      A => input(0),
      B => input(1),
      C => input(2),
      D => input(3),
      Q => output(3),
      Sel(1) => mux_select(6),
      Sel(0) => mux_select(7)
    );
PERMUTATION_COMPONENT: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Permutation__5\
     port map (
      Index(4 downto 0) => challenge(4 downto 0),
      Permutation(0 to 7) => mux_select(0 to 7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_APUF_Mutual_Order is
  port (
    response_mutual_order : out STD_LOGIC_VECTOR ( 1 to 6 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_APUF_Mutual_Order;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_APUF_Mutual_Order is
  signal \switch_block_out[0]_0\ : STD_LOGIC_VECTOR ( 1 to 4 );
  signal \switch_block_out[1]_1\ : STD_LOGIC_VECTOR ( 1 to 4 );
  signal \switch_block_out[2]_2\ : STD_LOGIC_VECTOR ( 1 to 4 );
  signal \switch_block_out[3]_3\ : STD_LOGIC_VECTOR ( 1 to 4 );
  signal \switch_block_out[4]_4\ : STD_LOGIC_VECTOR ( 1 to 4 );
  signal \switch_block_out[5]_5\ : STD_LOGIC_VECTOR ( 1 to 4 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of FIRST_SWITCH_BLOCK : label is std.standard.true;
  attribute DONT_TOUCH of \SWITCH_BLOCKS[1].SWITCH_BLOCK\ : label is std.standard.true;
  attribute DONT_TOUCH of \SWITCH_BLOCKS[2].SWITCH_BLOCK\ : label is std.standard.true;
  attribute DONT_TOUCH of \SWITCH_BLOCKS[3].SWITCH_BLOCK\ : label is std.standard.true;
  attribute DONT_TOUCH of \SWITCH_BLOCKS[4].SWITCH_BLOCK\ : label is std.standard.true;
  attribute DONT_TOUCH of \SWITCH_BLOCKS[5].SWITCH_BLOCK\ : label is std.standard.true;
begin
APUF_ARBITER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Arbiter_Mutual_Order
     port map (
      permutation(1 to 4) => \switch_block_out[5]_5\(1 to 4),
      response_mutual_order(1 to 6) => response_mutual_order(1 to 6)
    );
FIRST_SWITCH_BLOCK: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__1\
     port map (
      challenge(4 downto 0) => Q_reg(4 downto 0),
      input(0) => Q(0),
      input(1) => Q(0),
      input(2) => Q(0),
      input(3) => Q(0),
      output(0 to 3) => \switch_block_out[0]_0\(1 to 4)
    );
\SWITCH_BLOCKS[1].SWITCH_BLOCK\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__2\
     port map (
      challenge(4 downto 0) => Q_reg(9 downto 5),
      input(0 to 3) => \switch_block_out[0]_0\(1 to 4),
      output(0 to 3) => \switch_block_out[1]_1\(1 to 4)
    );
\SWITCH_BLOCKS[2].SWITCH_BLOCK\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__3\
     port map (
      challenge(4 downto 0) => Q_reg(14 downto 10),
      input(0 to 3) => \switch_block_out[1]_1\(1 to 4),
      output(0 to 3) => \switch_block_out[2]_2\(1 to 4)
    );
\SWITCH_BLOCKS[3].SWITCH_BLOCK\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__4\
     port map (
      challenge(4 downto 0) => Q_reg(19 downto 15),
      input(0 to 3) => \switch_block_out[2]_2\(1 to 4),
      output(0 to 3) => \switch_block_out[3]_3\(1 to 4)
    );
\SWITCH_BLOCKS[4].SWITCH_BLOCK\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4__5\
     port map (
      challenge(4 downto 0) => Q_reg(24 downto 20),
      input(0 to 3) => \switch_block_out[3]_3\(1 to 4),
      output(0 to 3) => \switch_block_out[4]_4\(1 to 4)
    );
\SWITCH_BLOCKS[5].SWITCH_BLOCK\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Switch_Block_4x4
     port map (
      challenge(4 downto 0) => Q_reg(29 downto 25),
      input(0 to 3) => \switch_block_out[4]_4\(1 to 4),
      output(0 to 3) => \switch_block_out[5]_5\(1 to 4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_APUF_Driver is
  port (
    clk : in STD_LOGIC;
    enable : in STD_LOGIC;
    challenge : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ready : out STD_LOGIC;
    response : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_APUF_Driver : entity is "true";
  attribute stage_n : integer;
  attribute stage_n of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_APUF_Driver : entity is 6;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_APUF_Driver;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_APUF_Driver is
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal apuf_challenge_enable : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[0]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[10]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[11]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[12]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[13]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[14]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[15]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[16]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[17]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[18]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[19]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[1]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[20]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[21]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[22]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[23]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[24]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[25]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[26]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[27]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[28]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[29]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[2]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[3]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[4]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[5]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[6]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[7]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[8]\ : STD_LOGIC;
  signal \apuf_challenge_reg_n_0_[9]\ : STD_LOGIC;
  signal apuf_pulse : STD_LOGIC;
  signal apuf_response_mutual_order : STD_LOGIC_VECTOR ( 1 to 6 );
  signal \^ready\ : STD_LOGIC;
  signal reset : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "reset_s:0001,set_challenge_s:0010,pulse_up_s:0100,pulse_down_s:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "reset_s:0001,set_challenge_s:0010,pulse_up_s:0100,pulse_down_s:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "reset_s:0001,set_challenge_s:0010,pulse_up_s:0100,pulse_down_s:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "reset_s:0001,set_challenge_s:0010,pulse_up_s:0100,pulse_down_s:1000";
begin
  ready <= \^ready\;
APUF_TEST_UNIT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_APUF_Mutual_Order
     port map (
      Q(0) => apuf_pulse,
      Q_reg(29) => \apuf_challenge_reg_n_0_[29]\,
      Q_reg(28) => \apuf_challenge_reg_n_0_[28]\,
      Q_reg(27) => \apuf_challenge_reg_n_0_[27]\,
      Q_reg(26) => \apuf_challenge_reg_n_0_[26]\,
      Q_reg(25) => \apuf_challenge_reg_n_0_[25]\,
      Q_reg(24) => \apuf_challenge_reg_n_0_[24]\,
      Q_reg(23) => \apuf_challenge_reg_n_0_[23]\,
      Q_reg(22) => \apuf_challenge_reg_n_0_[22]\,
      Q_reg(21) => \apuf_challenge_reg_n_0_[21]\,
      Q_reg(20) => \apuf_challenge_reg_n_0_[20]\,
      Q_reg(19) => \apuf_challenge_reg_n_0_[19]\,
      Q_reg(18) => \apuf_challenge_reg_n_0_[18]\,
      Q_reg(17) => \apuf_challenge_reg_n_0_[17]\,
      Q_reg(16) => \apuf_challenge_reg_n_0_[16]\,
      Q_reg(15) => \apuf_challenge_reg_n_0_[15]\,
      Q_reg(14) => \apuf_challenge_reg_n_0_[14]\,
      Q_reg(13) => \apuf_challenge_reg_n_0_[13]\,
      Q_reg(12) => \apuf_challenge_reg_n_0_[12]\,
      Q_reg(11) => \apuf_challenge_reg_n_0_[11]\,
      Q_reg(10) => \apuf_challenge_reg_n_0_[10]\,
      Q_reg(9) => \apuf_challenge_reg_n_0_[9]\,
      Q_reg(8) => \apuf_challenge_reg_n_0_[8]\,
      Q_reg(7) => \apuf_challenge_reg_n_0_[7]\,
      Q_reg(6) => \apuf_challenge_reg_n_0_[6]\,
      Q_reg(5) => \apuf_challenge_reg_n_0_[5]\,
      Q_reg(4) => \apuf_challenge_reg_n_0_[4]\,
      Q_reg(3) => \apuf_challenge_reg_n_0_[3]\,
      Q_reg(2) => \apuf_challenge_reg_n_0_[2]\,
      Q_reg(1) => \apuf_challenge_reg_n_0_[1]\,
      Q_reg(0) => \apuf_challenge_reg_n_0_[0]\,
      response_mutual_order(1 to 6) => apuf_response_mutual_order(1 to 6)
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => apuf_pulse,
      I2 => \^ready\,
      I3 => enable,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => enable,
      O => reset
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      D => \^ready\,
      PRE => reset,
      Q => \FSM_onehot_state_reg_n_0_[0]\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      CLR => reset,
      D => \FSM_onehot_state_reg_n_0_[0]\,
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      CLR => reset,
      D => \FSM_onehot_state_reg_n_0_[1]\,
      Q => apuf_pulse
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_onehot_state[3]_i_1_n_0\,
      CLR => reset,
      D => apuf_pulse,
      Q => \^ready\
    );
\apuf_challenge[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => enable,
      O => apuf_challenge_enable
    );
\apuf_challenge_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(0),
      Q => \apuf_challenge_reg_n_0_[0]\,
      R => '0'
    );
\apuf_challenge_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(10),
      Q => \apuf_challenge_reg_n_0_[10]\,
      R => '0'
    );
\apuf_challenge_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(11),
      Q => \apuf_challenge_reg_n_0_[11]\,
      R => '0'
    );
\apuf_challenge_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(12),
      Q => \apuf_challenge_reg_n_0_[12]\,
      R => '0'
    );
\apuf_challenge_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(13),
      Q => \apuf_challenge_reg_n_0_[13]\,
      R => '0'
    );
\apuf_challenge_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(14),
      Q => \apuf_challenge_reg_n_0_[14]\,
      R => '0'
    );
\apuf_challenge_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(15),
      Q => \apuf_challenge_reg_n_0_[15]\,
      R => '0'
    );
\apuf_challenge_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(16),
      Q => \apuf_challenge_reg_n_0_[16]\,
      R => '0'
    );
\apuf_challenge_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(17),
      Q => \apuf_challenge_reg_n_0_[17]\,
      R => '0'
    );
\apuf_challenge_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(18),
      Q => \apuf_challenge_reg_n_0_[18]\,
      R => '0'
    );
\apuf_challenge_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(19),
      Q => \apuf_challenge_reg_n_0_[19]\,
      R => '0'
    );
\apuf_challenge_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(1),
      Q => \apuf_challenge_reg_n_0_[1]\,
      R => '0'
    );
\apuf_challenge_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(20),
      Q => \apuf_challenge_reg_n_0_[20]\,
      R => '0'
    );
\apuf_challenge_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(21),
      Q => \apuf_challenge_reg_n_0_[21]\,
      R => '0'
    );
\apuf_challenge_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(22),
      Q => \apuf_challenge_reg_n_0_[22]\,
      R => '0'
    );
\apuf_challenge_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(23),
      Q => \apuf_challenge_reg_n_0_[23]\,
      R => '0'
    );
\apuf_challenge_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(24),
      Q => \apuf_challenge_reg_n_0_[24]\,
      R => '0'
    );
\apuf_challenge_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(25),
      Q => \apuf_challenge_reg_n_0_[25]\,
      R => '0'
    );
\apuf_challenge_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(26),
      Q => \apuf_challenge_reg_n_0_[26]\,
      R => '0'
    );
\apuf_challenge_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(27),
      Q => \apuf_challenge_reg_n_0_[27]\,
      R => '0'
    );
\apuf_challenge_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(28),
      Q => \apuf_challenge_reg_n_0_[28]\,
      R => '0'
    );
\apuf_challenge_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(29),
      Q => \apuf_challenge_reg_n_0_[29]\,
      R => '0'
    );
\apuf_challenge_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(2),
      Q => \apuf_challenge_reg_n_0_[2]\,
      R => '0'
    );
\apuf_challenge_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(3),
      Q => \apuf_challenge_reg_n_0_[3]\,
      R => '0'
    );
\apuf_challenge_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(4),
      Q => \apuf_challenge_reg_n_0_[4]\,
      R => '0'
    );
\apuf_challenge_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(5),
      Q => \apuf_challenge_reg_n_0_[5]\,
      R => '0'
    );
\apuf_challenge_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(6),
      Q => \apuf_challenge_reg_n_0_[6]\,
      R => '0'
    );
\apuf_challenge_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(7),
      Q => \apuf_challenge_reg_n_0_[7]\,
      R => '0'
    );
\apuf_challenge_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(8),
      Q => \apuf_challenge_reg_n_0_[8]\,
      R => '0'
    );
\apuf_challenge_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_challenge_enable,
      D => challenge(9),
      Q => \apuf_challenge_reg_n_0_[9]\,
      R => '0'
    );
\apuf_response_mutual_order_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_pulse,
      D => apuf_response_mutual_order(1),
      Q => response(5),
      R => '0'
    );
\apuf_response_mutual_order_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_pulse,
      D => apuf_response_mutual_order(2),
      Q => response(4),
      R => '0'
    );
\apuf_response_mutual_order_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_pulse,
      D => apuf_response_mutual_order(3),
      Q => response(3),
      R => '0'
    );
\apuf_response_mutual_order_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_pulse,
      D => apuf_response_mutual_order(4),
      Q => response(2),
      R => '0'
    );
\apuf_response_mutual_order_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_pulse,
      D => apuf_response_mutual_order(5),
      Q => response(1),
      R => '0'
    );
\apuf_response_mutual_order_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => apuf_pulse,
      D => apuf_response_mutual_order(6),
      Q => response(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Arb_Puf_4x4_v1_0_PUF_AXI is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    puf_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_rvalid : out STD_LOGIC;
    puf_axi_bvalid : out STD_LOGIC;
    puf_axi_aclk : in STD_LOGIC;
    puf_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    puf_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    puf_axi_wvalid : in STD_LOGIC;
    puf_axi_awvalid : in STD_LOGIC;
    puf_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    puf_axi_arvalid : in STD_LOGIC;
    puf_axi_aresetn : in STD_LOGIC;
    puf_axi_bready : in STD_LOGIC;
    puf_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Arb_Puf_4x4_v1_0_PUF_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Arb_Puf_4x4_v1_0_PUF_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal axi_arready0 : STD_LOGIC;
  signal axi_awaddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \^puf_axi_bvalid\ : STD_LOGIC;
  signal \^puf_axi_rvalid\ : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \slv_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal slv_reg3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal slv_reg_rden : STD_LOGIC;
  signal \slv_reg_wren__2\ : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ARBITER_PUF_4x4 : label is std.standard.true;
  attribute stage_n : integer;
  attribute stage_n of ARBITER_PUF_4x4 : label is 6;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \slv_reg1[31]_i_2\ : label is "soft_lutpair24";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  puf_axi_bvalid <= \^puf_axi_bvalid\;
  puf_axi_rvalid <= \^puf_axi_rvalid\;
ARBITER_PUF_4x4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_APUF_Driver
     port map (
      challenge(29 downto 0) => slv_reg1(29 downto 0),
      clk => puf_axi_aclk,
      enable => slv_reg0(0),
      ready => slv_reg2(0),
      response(5 downto 0) => slv_reg3(5 downto 0)
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBF00BF00BF00"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => puf_axi_awvalid,
      I2 => puf_axi_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => puf_axi_bready,
      I5 => \^puf_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => p_0_in
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => puf_axi_aclk,
      CE => axi_arready0,
      D => puf_axi_araddr(0),
      Q => axi_araddr(2),
      S => p_0_in
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => puf_axi_aclk,
      CE => axi_arready0,
      D => puf_axi_araddr(1),
      Q => axi_araddr(3),
      S => p_0_in
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => puf_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => p_0_in
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => axi_awready0,
      D => puf_axi_awaddr(0),
      Q => axi_awaddr(2),
      R => p_0_in
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => axi_awready0,
      D => puf_axi_awaddr(1),
      Q => axi_awaddr(3),
      R => p_0_in
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => puf_axi_aresetn,
      O => p_0_in
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => puf_axi_wvalid,
      I2 => puf_axi_awvalid,
      I3 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => p_0_in
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => puf_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => puf_axi_wvalid,
      I4 => puf_axi_bready,
      I5 => \^puf_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^puf_axi_bvalid\,
      R => p_0_in
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => slv_reg0(0),
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[10]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[11]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[12]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[13]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[14]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[15]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[16]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[17]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[18]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[19]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => slv_reg1(1),
      I1 => \slv_reg0_reg_n_0_[1]\,
      I2 => axi_araddr(2),
      I3 => axi_araddr(3),
      I4 => slv_reg3(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[20]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[21]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[22]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[23]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[24]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[25]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[26]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[27]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[28]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[29]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => slv_reg1(2),
      I1 => \slv_reg0_reg_n_0_[2]\,
      I2 => axi_araddr(2),
      I3 => axi_araddr(3),
      I4 => slv_reg3(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[30]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => \slv_reg1_reg_n_0_[30]\,
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => puf_axi_arvalid,
      I2 => \^puf_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[31]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => \slv_reg1_reg_n_0_[31]\,
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => slv_reg1(3),
      I1 => \slv_reg0_reg_n_0_[3]\,
      I2 => axi_araddr(2),
      I3 => axi_araddr(3),
      I4 => slv_reg3(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => slv_reg1(4),
      I1 => \slv_reg0_reg_n_0_[4]\,
      I2 => axi_araddr(2),
      I3 => axi_araddr(3),
      I4 => slv_reg3(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => \slv_reg0_reg_n_0_[5]\,
      I2 => axi_araddr(2),
      I3 => axi_araddr(3),
      I4 => slv_reg3(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[6]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[7]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[8]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => \slv_reg0_reg_n_0_[9]\,
      I1 => axi_araddr(2),
      I2 => axi_araddr(3),
      I3 => slv_reg1(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => puf_axi_rdata(0),
      R => p_0_in
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => puf_axi_rdata(10),
      R => p_0_in
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => puf_axi_rdata(11),
      R => p_0_in
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => puf_axi_rdata(12),
      R => p_0_in
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => puf_axi_rdata(13),
      R => p_0_in
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => puf_axi_rdata(14),
      R => p_0_in
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => puf_axi_rdata(15),
      R => p_0_in
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => puf_axi_rdata(16),
      R => p_0_in
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => puf_axi_rdata(17),
      R => p_0_in
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => puf_axi_rdata(18),
      R => p_0_in
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => puf_axi_rdata(19),
      R => p_0_in
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => puf_axi_rdata(1),
      R => p_0_in
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => puf_axi_rdata(20),
      R => p_0_in
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => puf_axi_rdata(21),
      R => p_0_in
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => puf_axi_rdata(22),
      R => p_0_in
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => puf_axi_rdata(23),
      R => p_0_in
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => puf_axi_rdata(24),
      R => p_0_in
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => puf_axi_rdata(25),
      R => p_0_in
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => puf_axi_rdata(26),
      R => p_0_in
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => puf_axi_rdata(27),
      R => p_0_in
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => puf_axi_rdata(28),
      R => p_0_in
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => puf_axi_rdata(29),
      R => p_0_in
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => puf_axi_rdata(2),
      R => p_0_in
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => puf_axi_rdata(30),
      R => p_0_in
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => puf_axi_rdata(31),
      R => p_0_in
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => puf_axi_rdata(3),
      R => p_0_in
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => puf_axi_rdata(4),
      R => p_0_in
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => puf_axi_rdata(5),
      R => p_0_in
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => puf_axi_rdata(6),
      R => p_0_in
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => puf_axi_rdata(7),
      R => p_0_in
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => puf_axi_rdata(8),
      R => p_0_in
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => puf_axi_rdata(9),
      R => p_0_in
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => puf_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^puf_axi_rvalid\,
      I3 => puf_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^puf_axi_rvalid\,
      R => p_0_in
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => puf_axi_wvalid,
      I2 => puf_axi_awvalid,
      I3 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => p_0_in
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => puf_axi_wstrb(1),
      I3 => axi_awaddr(2),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => puf_axi_wstrb(2),
      I3 => axi_awaddr(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => puf_axi_wstrb(3),
      I3 => axi_awaddr(2),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => puf_axi_wstrb(0),
      I3 => axi_awaddr(2),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(0),
      Q => slv_reg0(0),
      R => p_0_in
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => p_0_in
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => p_0_in
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => p_0_in
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => p_0_in
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => p_0_in
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => p_0_in
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => p_0_in
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => p_0_in
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => p_0_in
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => p_0_in
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(1),
      Q => \slv_reg0_reg_n_0_[1]\,
      R => p_0_in
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => p_0_in
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => p_0_in
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => p_0_in
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => puf_axi_wdata(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => p_0_in
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => p_0_in
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => p_0_in
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => p_0_in
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => p_0_in
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => p_0_in
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => p_0_in
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(2),
      Q => \slv_reg0_reg_n_0_[2]\,
      R => p_0_in
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => p_0_in
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => puf_axi_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => p_0_in
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(3),
      Q => \slv_reg0_reg_n_0_[3]\,
      R => p_0_in
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(4),
      Q => \slv_reg0_reg_n_0_[4]\,
      R => p_0_in
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(5),
      Q => \slv_reg0_reg_n_0_[5]\,
      R => p_0_in
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(6),
      Q => \slv_reg0_reg_n_0_[6]\,
      R => p_0_in
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => puf_axi_wdata(7),
      Q => \slv_reg0_reg_n_0_[7]\,
      R => p_0_in
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => p_0_in
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => puf_axi_wdata(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => p_0_in
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(2),
      I3 => puf_axi_wstrb(1),
      O => p_1_in(15)
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(2),
      I3 => puf_axi_wstrb(2),
      O => p_1_in(23)
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(2),
      I3 => puf_axi_wstrb(3),
      O => p_1_in(31)
    );
\slv_reg1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => puf_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => puf_axi_wvalid,
      O => \slv_reg_wren__2\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(2),
      I3 => puf_axi_wstrb(0),
      O => p_1_in(7)
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(0),
      Q => slv_reg1(0),
      R => p_0_in
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(10),
      Q => slv_reg1(10),
      R => p_0_in
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(11),
      Q => slv_reg1(11),
      R => p_0_in
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(12),
      Q => slv_reg1(12),
      R => p_0_in
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(13),
      Q => slv_reg1(13),
      R => p_0_in
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(14),
      Q => slv_reg1(14),
      R => p_0_in
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(15),
      Q => slv_reg1(15),
      R => p_0_in
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(16),
      Q => slv_reg1(16),
      R => p_0_in
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(17),
      Q => slv_reg1(17),
      R => p_0_in
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(18),
      Q => slv_reg1(18),
      R => p_0_in
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(19),
      Q => slv_reg1(19),
      R => p_0_in
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(1),
      Q => slv_reg1(1),
      R => p_0_in
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(20),
      Q => slv_reg1(20),
      R => p_0_in
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(21),
      Q => slv_reg1(21),
      R => p_0_in
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(22),
      Q => slv_reg1(22),
      R => p_0_in
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(23),
      D => puf_axi_wdata(23),
      Q => slv_reg1(23),
      R => p_0_in
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(24),
      Q => slv_reg1(24),
      R => p_0_in
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(25),
      Q => slv_reg1(25),
      R => p_0_in
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(26),
      Q => slv_reg1(26),
      R => p_0_in
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(27),
      Q => slv_reg1(27),
      R => p_0_in
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(28),
      Q => slv_reg1(28),
      R => p_0_in
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(29),
      Q => slv_reg1(29),
      R => p_0_in
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(2),
      Q => slv_reg1(2),
      R => p_0_in
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(30),
      Q => \slv_reg1_reg_n_0_[30]\,
      R => p_0_in
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(31),
      D => puf_axi_wdata(31),
      Q => \slv_reg1_reg_n_0_[31]\,
      R => p_0_in
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(3),
      Q => slv_reg1(3),
      R => p_0_in
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(4),
      Q => slv_reg1(4),
      R => p_0_in
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(5),
      Q => slv_reg1(5),
      R => p_0_in
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(6),
      Q => slv_reg1(6),
      R => p_0_in
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(7),
      D => puf_axi_wdata(7),
      Q => slv_reg1(7),
      R => p_0_in
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(8),
      Q => slv_reg1(8),
      R => p_0_in
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => puf_axi_aclk,
      CE => p_1_in(15),
      D => puf_axi_wdata(9),
      Q => slv_reg1(9),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Arb_Puf_4x4_v1_0 is
  port (
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    puf_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_rvalid : out STD_LOGIC;
    puf_axi_bvalid : out STD_LOGIC;
    puf_axi_aclk : in STD_LOGIC;
    puf_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    puf_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    puf_axi_wvalid : in STD_LOGIC;
    puf_axi_awvalid : in STD_LOGIC;
    puf_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    puf_axi_arvalid : in STD_LOGIC;
    puf_axi_aresetn : in STD_LOGIC;
    puf_axi_bready : in STD_LOGIC;
    puf_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Arb_Puf_4x4_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Arb_Puf_4x4_v1_0 is
begin
Arb_Puf_4x4_v1_0_PUF_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Arb_Puf_4x4_v1_0_PUF_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      puf_axi_aclk => puf_axi_aclk,
      puf_axi_araddr(1 downto 0) => puf_axi_araddr(1 downto 0),
      puf_axi_aresetn => puf_axi_aresetn,
      puf_axi_arvalid => puf_axi_arvalid,
      puf_axi_awaddr(1 downto 0) => puf_axi_awaddr(1 downto 0),
      puf_axi_awvalid => puf_axi_awvalid,
      puf_axi_bready => puf_axi_bready,
      puf_axi_bvalid => puf_axi_bvalid,
      puf_axi_rdata(31 downto 0) => puf_axi_rdata(31 downto 0),
      puf_axi_rready => puf_axi_rready,
      puf_axi_rvalid => puf_axi_rvalid,
      puf_axi_wdata(31 downto 0) => puf_axi_wdata(31 downto 0),
      puf_axi_wstrb(3 downto 0) => puf_axi_wstrb(3 downto 0),
      puf_axi_wvalid => puf_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    puf_axi_aclk : in STD_LOGIC;
    puf_axi_aresetn : in STD_LOGIC;
    puf_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    puf_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    puf_axi_awvalid : in STD_LOGIC;
    puf_axi_awready : out STD_LOGIC;
    puf_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    puf_axi_wvalid : in STD_LOGIC;
    puf_axi_wready : out STD_LOGIC;
    puf_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    puf_axi_bvalid : out STD_LOGIC;
    puf_axi_bready : in STD_LOGIC;
    puf_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    puf_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    puf_axi_arvalid : in STD_LOGIC;
    puf_axi_arready : out STD_LOGIC;
    puf_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    puf_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    puf_axi_rvalid : out STD_LOGIC;
    puf_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "u96v2_4x4_apuf_Arb_Puf_4x4_0_0,Arb_Puf_4x4_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Arb_Puf_4x4_v1_0,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of puf_axi_aclk : signal is "xilinx.com:signal:clock:1.0 PUF_AXI_CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of puf_axi_aclk : signal is "XIL_INTERFACENAME PUF_AXI_CLK, ASSOCIATED_BUSIF PUF_AXI, ASSOCIATED_RESET puf_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN u96v2_4x4_apuf_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of puf_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 PUF_AXI_RST RST";
  attribute x_interface_parameter of puf_axi_aresetn : signal is "XIL_INTERFACENAME PUF_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of puf_axi_arready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI ARREADY";
  attribute x_interface_info of puf_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI ARVALID";
  attribute x_interface_info of puf_axi_awready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI AWREADY";
  attribute x_interface_info of puf_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI AWVALID";
  attribute x_interface_info of puf_axi_bready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI BREADY";
  attribute x_interface_info of puf_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI BVALID";
  attribute x_interface_info of puf_axi_rready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI RREADY";
  attribute x_interface_info of puf_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI RVALID";
  attribute x_interface_info of puf_axi_wready : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI WREADY";
  attribute x_interface_info of puf_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI WVALID";
  attribute x_interface_info of puf_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI ARADDR";
  attribute x_interface_info of puf_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI ARPROT";
  attribute x_interface_info of puf_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI AWADDR";
  attribute x_interface_parameter of puf_axi_awaddr : signal is "XIL_INTERFACENAME PUF_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN u96v2_4x4_apuf_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of puf_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI AWPROT";
  attribute x_interface_info of puf_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI BRESP";
  attribute x_interface_info of puf_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI RDATA";
  attribute x_interface_info of puf_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI RRESP";
  attribute x_interface_info of puf_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI WDATA";
  attribute x_interface_info of puf_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 PUF_AXI WSTRB";
begin
  puf_axi_bresp(1) <= \<const0>\;
  puf_axi_bresp(0) <= \<const0>\;
  puf_axi_rresp(1) <= \<const0>\;
  puf_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Arb_Puf_4x4_v1_0
     port map (
      S_AXI_ARREADY => puf_axi_arready,
      S_AXI_AWREADY => puf_axi_awready,
      S_AXI_WREADY => puf_axi_wready,
      puf_axi_aclk => puf_axi_aclk,
      puf_axi_araddr(1 downto 0) => puf_axi_araddr(3 downto 2),
      puf_axi_aresetn => puf_axi_aresetn,
      puf_axi_arvalid => puf_axi_arvalid,
      puf_axi_awaddr(1 downto 0) => puf_axi_awaddr(3 downto 2),
      puf_axi_awvalid => puf_axi_awvalid,
      puf_axi_bready => puf_axi_bready,
      puf_axi_bvalid => puf_axi_bvalid,
      puf_axi_rdata(31 downto 0) => puf_axi_rdata(31 downto 0),
      puf_axi_rready => puf_axi_rready,
      puf_axi_rvalid => puf_axi_rvalid,
      puf_axi_wdata(31 downto 0) => puf_axi_wdata(31 downto 0),
      puf_axi_wstrb(3 downto 0) => puf_axi_wstrb(3 downto 0),
      puf_axi_wvalid => puf_axi_wvalid
    );
end STRUCTURE;
