Vclock clock 0 pulse(0 5 500p 1.000E-10 1.000E-10 4.5000E-10 1.0E-9)

Va[3] a[3] 0 PWL
+ 0 5
+ 6.0000E-9 5
+ 6.2000E-9 0

Va[2] a[2] 0 PWL
+ 0 0
+ 2.0000E-9 0
+ 2.2000E-9 5
+ 3.0000E-9 5
+ 3.2000E-9 0
+ 4.0000E-9 0
+ 4.2000E-9 5
+ 5.0000E-9 5
+ 5.2000E-9 0
+ 6.0000E-9 0
+ 6.2000E-9 5

Va[1] a[1] 0 PWL
+ 0 5
+ 1.0000E-9 5
+ 1.2000E-9 0
+ 2.0000E-9 0
+ 2.2000E-9 5
+ 5.0000E-9 5
+ 5.2000E-9 0
+ 6.0000E-9 0
+ 6.2000E-9 5

Va[0] a[0] 0 PWL
+ 0 0
+ 2.0000E-9 0
+ 2.2000E-9 5
+ 3.0000E-9 5
+ 3.2000E-9 0
+ 4.0000E-9 0
+ 4.2000E-9 5
+ 5.0000E-9 5
+ 5.2000E-9 0
+ 6.0000E-9 0
+ 6.2000E-9 5

Vb24$_f[0] b24$_f[0] 0 PWL
+ 0 5
+ 1.0000E-9 5
+ 1.2000E-9 0
+ 2.0000E-9 0
+ 2.2000E-9 5
+ 3.0000E-9 5
+ 3.2000E-9 0
+ 4.0000E-9 0
+ 4.2000E-9 5
+ 6.0000E-9 5
+ 6.2000E-9 0

Vb24$_f[1] b24$_f[1] 0 PWL
+ 0 5
+ 1.0000E-9 5
+ 1.2000E-9 0
+ 2.0000E-9 0
+ 2.2000E-9 5
+ 6.0000E-9 5
+ 6.2000E-9 0

Vb24$_f[2] b24$_f[2] 0 PWL
+ 0 5
+ 3.0000E-9 5
+ 3.2000E-9 0
+ 4.0000E-9 0
+ 4.2000E-9 5
+ 5.0000E-9 5
+ 5.2000E-9 0
+ 6.0000E-9 0
+ 6.2000E-9 5

Vb24$_f[3] b24$_f[3] 0 PWL
+ 0 5
+ 1.0000E-9 5
+ 1.2000E-9 0
+ 2.0000E-9 0
+ 2.2000E-9 5
+ 5.0000E-9 5
+ 5.2000E-9 0
+ 6.0000E-9 0
+ 6.2000E-9 5

Vc[2] c[2] 0 PWL
+ 0 5
+ 2.0000E-9 5
+ 2.2000E-9 0
+ 3.0000E-9 0
+ 3.2000E-9 5
+ 4.0000E-9 5
+ 4.2000E-9 0
+ 5.0000E-9 0
+ 5.2000E-9 5
+ 6.0000E-9 5
+ 6.2000E-9 0

Vd d 0 PWL
+ 0 0
+ 2.0000E-9 0
+ 2.2000E-9 5
+ 4.0000E-9 5
+ 4.2000E-9 0
+ 5.0000E-9 0
+ 5.2000E-9 5

Ve[99:] e[99:] 0 PWL
+ 0 5
+ 1.0000E-9 5
+ 1.2000E-9 0
+ 2.0000E-9 0
+ 2.2000E-9 5
+ 3.0000E-9 5
+ 3.2000E-9 0
+ 4.0000E-9 0
+ 4.2000E-9 5

Vf f 0 PWL
+ 0 0
+ 1.0000E-9 0
+ 1.2000E-9 5
+ 3.0000E-9 5
+ 3.2000E-9 0
+ 4.0000E-9 0
+ 4.2000E-9 5
+ 6.0000E-9 5
+ 6.2000E-9 0

