<profile>

<section name = "Vivado HLS Report for 'subconv_3x3_8_no_rel'" level="0">
<item name = "Date">Fri Dec 21 00:12:06 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">acceleartor_hls_padding</item>
<item name = "Solution">optimization_sub_1x1+3x3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.89, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">139105, 139105, 139105, 139105, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">139104, 139104, 2898, -, -, 48, no</column>
<column name=" + Loop 1.1">2896, 2896, 362, -, -, 8, no</column>
<column name="  ++ Loop 1.1.1">360, 360, 45, -, -, 8, no</column>
<column name="   +++ Loop 1.1.1.1">42, 42, 14, -, -, 3, no</column>
<column name="    ++++ Loop 1.1.1.1.1">12, 12, 4, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 523, 254</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 150, 45</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 123</column>
<column name="Register">-, -, 146, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ShuffleNetV2_mux_fYi_x_U611">ShuffleNetV2_mux_fYi, 0, 0, 150, 45</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ShuffleNetV2_mac_cud_x_U612">ShuffleNetV2_mac_cud, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="co_2_fu_911_p2">+, 0, 23, 11, 6, 1</column>
<column name="h_2_fu_982_p2">+, 0, 17, 9, 4, 1</column>
<column name="m_2_fu_1015_p2">+, 0, 11, 8, 1, 2</column>
<column name="n_2_fu_1087_p2">+, 0, 11, 8, 2, 1</column>
<column name="output_V_d0">+, 0, 29, 13, 8, 8</column>
<column name="tmp1_fu_1021_p2">+, 0, 11, 8, 2, 2</column>
<column name="tmp2_fu_1093_p2">+, 0, 11, 8, 2, 2</column>
<column name="tmp_2_fu_1103_p2">+, 0, 17, 9, 4, 4</column>
<column name="tmp_41_fu_899_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_42_fu_921_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_43_fu_950_p2">+, 0, 47, 19, 14, 14</column>
<column name="tmp_44_fu_966_p2">+, 0, 47, 19, 14, 14</column>
<column name="tmp_45_fu_992_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_49_fu_1061_p2">+, 0, 29, 13, 8, 8</column>
<column name="tmp_50_fu_1071_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_51_fu_1113_p2">+, 0, 29, 13, 8, 8</column>
<column name="tmp_s_fu_1031_p2">+, 0, 17, 9, 4, 4</column>
<column name="w_2_fu_1278_p2">+, 0, 17, 9, 4, 1</column>
<column name="tmp_38_fu_865_p2">-, 0, 32, 14, 9, 9</column>
<column name="tmp_46_fu_1003_p2">-, 0, 35, 15, 10, 10</column>
<column name="exitcond5_fu_905_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="exitcond6_fu_956_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond7_fu_976_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond8_fu_1009_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="exitcond_fu_1081_p2">icmp, 0, 0, 1, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">60, 11, 1, 11</column>
<column name="co_reg_762">9, 2, 6, 12</column>
<column name="h_reg_774">9, 2, 4, 8</column>
<column name="m_reg_810">9, 2, 2, 4</column>
<column name="n_reg_833">9, 2, 2, 4</column>
<column name="p_09_1_reg_821">9, 2, 8, 16</column>
<column name="p_s_reg_798">9, 2, 8, 16</column>
<column name="w_reg_786">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="bias_V_addr_reg_1308">6, 0, 6, 0</column>
<column name="co_2_reg_1303">6, 0, 6, 0</column>
<column name="co_reg_762">6, 0, 6, 0</column>
<column name="h_reg_774">4, 0, 4, 0</column>
<column name="m_2_reg_1342">2, 0, 2, 0</column>
<column name="m_reg_810">2, 0, 2, 0</column>
<column name="n_2_reg_1360">2, 0, 2, 0</column>
<column name="n_reg_833">2, 0, 2, 0</column>
<column name="output_V_addr_reg_1321">13, 0, 13, 0</column>
<column name="p_09_1_reg_821">8, 0, 8, 0</column>
<column name="p_s_reg_798">8, 0, 8, 0</column>
<column name="tmp_41_reg_1295">9, 0, 10, 1</column>
<column name="tmp_43_reg_1313">13, 0, 14, 1</column>
<column name="tmp_46_cast_reg_1290">10, 0, 10, 0</column>
<column name="tmp_46_reg_1334">10, 0, 10, 0</column>
<column name="tmp_49_reg_1347">7, 0, 8, 1</column>
<column name="tmp_51_reg_1365">8, 0, 8, 0</column>
<column name="tmp_reg_1615">8, 0, 8, 0</column>
<column name="w_reg_786">4, 0, 4, 0</column>
<column name="weight_V_load_reg_1610">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, subconv_3x3_8_no_rel, return value</column>
<column name="weight_V_address0">out, 9, ap_memory, weight_V, array</column>
<column name="weight_V_ce0">out, 1, ap_memory, weight_V, array</column>
<column name="weight_V_q0">in, 8, ap_memory, weight_V, array</column>
<column name="bias_V_address0">out, 6, ap_memory, bias_V, array</column>
<column name="bias_V_ce0">out, 1, ap_memory, bias_V, array</column>
<column name="bias_V_q0">in, 8, ap_memory, bias_V, array</column>
<column name="output_V_address0">out, 13, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 8, ap_memory, output_V, array</column>
<column name="buffer1_1_48_8x8_p_V_48_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_48, array</column>
<column name="buffer1_1_48_8x8_p_V_48_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_48, array</column>
<column name="buffer1_1_48_8x8_p_V_48_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_48, array</column>
<column name="buffer1_1_48_8x8_p_V_1_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_1, array</column>
<column name="buffer1_1_48_8x8_p_V_1_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_1, array</column>
<column name="buffer1_1_48_8x8_p_V_1_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_1, array</column>
<column name="buffer1_1_48_8x8_p_V_2_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_2, array</column>
<column name="buffer1_1_48_8x8_p_V_2_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_2, array</column>
<column name="buffer1_1_48_8x8_p_V_2_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_2, array</column>
<column name="buffer1_1_48_8x8_p_V_3_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_3, array</column>
<column name="buffer1_1_48_8x8_p_V_3_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_3, array</column>
<column name="buffer1_1_48_8x8_p_V_3_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_3, array</column>
<column name="buffer1_1_48_8x8_p_V_4_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_4, array</column>
<column name="buffer1_1_48_8x8_p_V_4_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_4, array</column>
<column name="buffer1_1_48_8x8_p_V_4_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_4, array</column>
<column name="buffer1_1_48_8x8_p_V_5_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_5, array</column>
<column name="buffer1_1_48_8x8_p_V_5_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_5, array</column>
<column name="buffer1_1_48_8x8_p_V_5_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_5, array</column>
<column name="buffer1_1_48_8x8_p_V_6_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_6, array</column>
<column name="buffer1_1_48_8x8_p_V_6_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_6, array</column>
<column name="buffer1_1_48_8x8_p_V_6_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_6, array</column>
<column name="buffer1_1_48_8x8_p_V_7_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_7, array</column>
<column name="buffer1_1_48_8x8_p_V_7_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_7, array</column>
<column name="buffer1_1_48_8x8_p_V_7_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_7, array</column>
<column name="buffer1_1_48_8x8_p_V_8_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_8, array</column>
<column name="buffer1_1_48_8x8_p_V_8_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_8, array</column>
<column name="buffer1_1_48_8x8_p_V_8_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_8, array</column>
<column name="buffer1_1_48_8x8_p_V_9_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_9, array</column>
<column name="buffer1_1_48_8x8_p_V_9_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_9, array</column>
<column name="buffer1_1_48_8x8_p_V_9_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_9, array</column>
<column name="buffer1_1_48_8x8_p_V_10_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_10, array</column>
<column name="buffer1_1_48_8x8_p_V_10_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_10, array</column>
<column name="buffer1_1_48_8x8_p_V_10_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_10, array</column>
<column name="buffer1_1_48_8x8_p_V_11_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_11, array</column>
<column name="buffer1_1_48_8x8_p_V_11_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_11, array</column>
<column name="buffer1_1_48_8x8_p_V_11_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_11, array</column>
<column name="buffer1_1_48_8x8_p_V_12_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_12, array</column>
<column name="buffer1_1_48_8x8_p_V_12_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_12, array</column>
<column name="buffer1_1_48_8x8_p_V_12_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_12, array</column>
<column name="buffer1_1_48_8x8_p_V_13_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_13, array</column>
<column name="buffer1_1_48_8x8_p_V_13_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_13, array</column>
<column name="buffer1_1_48_8x8_p_V_13_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_13, array</column>
<column name="buffer1_1_48_8x8_p_V_14_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_14, array</column>
<column name="buffer1_1_48_8x8_p_V_14_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_14, array</column>
<column name="buffer1_1_48_8x8_p_V_14_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_14, array</column>
<column name="buffer1_1_48_8x8_p_V_15_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_15, array</column>
<column name="buffer1_1_48_8x8_p_V_15_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_15, array</column>
<column name="buffer1_1_48_8x8_p_V_15_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_15, array</column>
<column name="buffer1_1_48_8x8_p_V_16_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_16, array</column>
<column name="buffer1_1_48_8x8_p_V_16_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_16, array</column>
<column name="buffer1_1_48_8x8_p_V_16_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_16, array</column>
<column name="buffer1_1_48_8x8_p_V_17_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_17, array</column>
<column name="buffer1_1_48_8x8_p_V_17_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_17, array</column>
<column name="buffer1_1_48_8x8_p_V_17_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_17, array</column>
<column name="buffer1_1_48_8x8_p_V_18_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_18, array</column>
<column name="buffer1_1_48_8x8_p_V_18_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_18, array</column>
<column name="buffer1_1_48_8x8_p_V_18_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_18, array</column>
<column name="buffer1_1_48_8x8_p_V_19_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_19, array</column>
<column name="buffer1_1_48_8x8_p_V_19_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_19, array</column>
<column name="buffer1_1_48_8x8_p_V_19_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_19, array</column>
<column name="buffer1_1_48_8x8_p_V_20_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_20, array</column>
<column name="buffer1_1_48_8x8_p_V_20_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_20, array</column>
<column name="buffer1_1_48_8x8_p_V_20_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_20, array</column>
<column name="buffer1_1_48_8x8_p_V_21_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_21, array</column>
<column name="buffer1_1_48_8x8_p_V_21_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_21, array</column>
<column name="buffer1_1_48_8x8_p_V_21_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_21, array</column>
<column name="buffer1_1_48_8x8_p_V_22_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_22, array</column>
<column name="buffer1_1_48_8x8_p_V_22_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_22, array</column>
<column name="buffer1_1_48_8x8_p_V_22_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_22, array</column>
<column name="buffer1_1_48_8x8_p_V_23_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_23, array</column>
<column name="buffer1_1_48_8x8_p_V_23_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_23, array</column>
<column name="buffer1_1_48_8x8_p_V_23_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_23, array</column>
<column name="buffer1_1_48_8x8_p_V_24_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_24, array</column>
<column name="buffer1_1_48_8x8_p_V_24_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_24, array</column>
<column name="buffer1_1_48_8x8_p_V_24_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_24, array</column>
<column name="buffer1_1_48_8x8_p_V_25_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_25, array</column>
<column name="buffer1_1_48_8x8_p_V_25_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_25, array</column>
<column name="buffer1_1_48_8x8_p_V_25_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_25, array</column>
<column name="buffer1_1_48_8x8_p_V_26_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_26, array</column>
<column name="buffer1_1_48_8x8_p_V_26_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_26, array</column>
<column name="buffer1_1_48_8x8_p_V_26_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_26, array</column>
<column name="buffer1_1_48_8x8_p_V_27_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_27, array</column>
<column name="buffer1_1_48_8x8_p_V_27_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_27, array</column>
<column name="buffer1_1_48_8x8_p_V_27_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_27, array</column>
<column name="buffer1_1_48_8x8_p_V_28_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_28, array</column>
<column name="buffer1_1_48_8x8_p_V_28_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_28, array</column>
<column name="buffer1_1_48_8x8_p_V_28_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_28, array</column>
<column name="buffer1_1_48_8x8_p_V_29_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_29, array</column>
<column name="buffer1_1_48_8x8_p_V_29_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_29, array</column>
<column name="buffer1_1_48_8x8_p_V_29_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_29, array</column>
<column name="buffer1_1_48_8x8_p_V_30_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_30, array</column>
<column name="buffer1_1_48_8x8_p_V_30_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_30, array</column>
<column name="buffer1_1_48_8x8_p_V_30_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_30, array</column>
<column name="buffer1_1_48_8x8_p_V_31_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_31, array</column>
<column name="buffer1_1_48_8x8_p_V_31_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_31, array</column>
<column name="buffer1_1_48_8x8_p_V_31_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_31, array</column>
<column name="buffer1_1_48_8x8_p_V_32_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_32, array</column>
<column name="buffer1_1_48_8x8_p_V_32_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_32, array</column>
<column name="buffer1_1_48_8x8_p_V_32_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_32, array</column>
<column name="buffer1_1_48_8x8_p_V_33_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_33, array</column>
<column name="buffer1_1_48_8x8_p_V_33_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_33, array</column>
<column name="buffer1_1_48_8x8_p_V_33_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_33, array</column>
<column name="buffer1_1_48_8x8_p_V_34_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_34, array</column>
<column name="buffer1_1_48_8x8_p_V_34_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_34, array</column>
<column name="buffer1_1_48_8x8_p_V_34_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_34, array</column>
<column name="buffer1_1_48_8x8_p_V_35_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_35, array</column>
<column name="buffer1_1_48_8x8_p_V_35_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_35, array</column>
<column name="buffer1_1_48_8x8_p_V_35_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_35, array</column>
<column name="buffer1_1_48_8x8_p_V_36_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_36, array</column>
<column name="buffer1_1_48_8x8_p_V_36_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_36, array</column>
<column name="buffer1_1_48_8x8_p_V_36_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_36, array</column>
<column name="buffer1_1_48_8x8_p_V_37_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_37, array</column>
<column name="buffer1_1_48_8x8_p_V_37_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_37, array</column>
<column name="buffer1_1_48_8x8_p_V_37_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_37, array</column>
<column name="buffer1_1_48_8x8_p_V_38_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_38, array</column>
<column name="buffer1_1_48_8x8_p_V_38_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_38, array</column>
<column name="buffer1_1_48_8x8_p_V_38_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_38, array</column>
<column name="buffer1_1_48_8x8_p_V_39_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_39, array</column>
<column name="buffer1_1_48_8x8_p_V_39_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_39, array</column>
<column name="buffer1_1_48_8x8_p_V_39_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_39, array</column>
<column name="buffer1_1_48_8x8_p_V_40_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_40, array</column>
<column name="buffer1_1_48_8x8_p_V_40_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_40, array</column>
<column name="buffer1_1_48_8x8_p_V_40_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_40, array</column>
<column name="buffer1_1_48_8x8_p_V_41_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_41, array</column>
<column name="buffer1_1_48_8x8_p_V_41_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_41, array</column>
<column name="buffer1_1_48_8x8_p_V_41_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_41, array</column>
<column name="buffer1_1_48_8x8_p_V_42_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_42, array</column>
<column name="buffer1_1_48_8x8_p_V_42_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_42, array</column>
<column name="buffer1_1_48_8x8_p_V_42_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_42, array</column>
<column name="buffer1_1_48_8x8_p_V_43_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_43, array</column>
<column name="buffer1_1_48_8x8_p_V_43_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_43, array</column>
<column name="buffer1_1_48_8x8_p_V_43_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_43, array</column>
<column name="buffer1_1_48_8x8_p_V_44_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_44, array</column>
<column name="buffer1_1_48_8x8_p_V_44_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_44, array</column>
<column name="buffer1_1_48_8x8_p_V_44_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_44, array</column>
<column name="buffer1_1_48_8x8_p_V_45_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_45, array</column>
<column name="buffer1_1_48_8x8_p_V_45_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_45, array</column>
<column name="buffer1_1_48_8x8_p_V_45_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_45, array</column>
<column name="buffer1_1_48_8x8_p_V_46_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_46, array</column>
<column name="buffer1_1_48_8x8_p_V_46_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_46, array</column>
<column name="buffer1_1_48_8x8_p_V_46_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_46, array</column>
<column name="buffer1_1_48_8x8_p_V_47_address0">out, 7, ap_memory, buffer1_1_48_8x8_p_V_47, array</column>
<column name="buffer1_1_48_8x8_p_V_47_ce0">out, 1, ap_memory, buffer1_1_48_8x8_p_V_47, array</column>
<column name="buffer1_1_48_8x8_p_V_47_q0">in, 8, ap_memory, buffer1_1_48_8x8_p_V_47, array</column>
</table>
</item>
</section>
</profile>
