// Seed: 1010416034
module module_0 (
    output uwire id_0,
    output tri1 id_1,
    output wand id_2
    , id_7,
    input supply1 id_3,
    output wire id_4,
    output wand id_5
);
  assign id_1 = 1;
  assign module_1.id_3 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri id_0
    , id_19,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    output wand id_4
    , id_20,
    input wor id_5,
    input wor id_6,
    input tri1 id_7,
    input wire id_8,
    input wor id_9,
    input tri id_10,
    output wand id_11,
    input logic id_12,
    input tri id_13,
    output supply1 id_14,
    output logic id_15
    , id_21,
    output wor id_16,
    input supply1 id_17
);
  assign id_14 = id_9;
  initial begin : LABEL_0
    id_19 <= id_12;
  end
  wire id_22;
  supply1 id_23;
  wire id_24;
  assign id_23 = id_8;
  assign id_15 = id_12;
  module_0 modCall_1 (
      id_23,
      id_4,
      id_23,
      id_13,
      id_16,
      id_16
  );
endmodule
