(window.webpackJsonp=window.webpackJsonp||[]).push([[22],{303:function(t,i,r){"use strict";r.r(i);var o=r(14),e=Object(o.a)({},(function(){var t=this,i=t._self._c;return i("ContentSlotsDistributor",{attrs:{"slot-key":t.$parent.slotKey}},[i("h1",{attrs:{id:"_2023-11-07-verilog语法"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#_2023-11-07-verilog语法"}},[t._v("#")]),t._v(" 2023.11.07-Verilog语法")]),t._v(" "),i("p",[i("RouterLink",{attrs:{to:"/Chip/Chip/2023.11.07-Verilog语法/1.Verilog 基础语法.html"}},[t._v("1. Verilog 基础语法")])],1),t._v(" "),i("p",[i("RouterLink",{attrs:{to:"/Chip/Chip/2023.11.07-Verilog语法/2.Verilog 数值表示.html"}},[t._v("2. Verilog 数值表示")])],1),t._v(" "),i("p",[i("RouterLink",{attrs:{to:"/Chip/Chip/2023.11.07-Verilog语法/3.Verilog 数据类型.html"}},[t._v("3. Verilog 数据类型")])],1),t._v(" "),i("p",[i("RouterLink",{attrs:{to:"/Chip/Chip/2023.11.07-Verilog语法/4.Verilog 表达式.html"}},[t._v("4. Verilog 表达式")])],1),t._v(" "),i("p",[i("RouterLink",{attrs:{to:"/Chip/Chip/2023.11.07-Verilog语法/10.Verilog 多路分支语句.html"}},[t._v("10. Verilog 多路分支语句")])],1),t._v(" "),i("p",[i("RouterLink",{attrs:{to:"/Chip/Chip/2023.11.07-Verilog语法/2023.11.15-Vivado.html"}},[t._v("2023.11.15-Vivado")]),t._v(" "),i("RouterLink",{attrs:{to:"/Chip/Chip/2023.11.07-Verilog语法/2023.11.16-阻塞与非阻塞赋值.html"}},[t._v("2023.11.16-阻塞与非阻塞赋值")])],1)])}),[],!1,null,null,null);i.default=e.exports}}]);