Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 14 13:22:06 2024
| Host         : haolaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_t_control_sets_placed.rpt
| Design       : stopwatch_t
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            4 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------+--------------------------------+------------------+----------------+
|     Clock Signal    |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------+--------------------------------+--------------------------------+------------------+----------------+
|  clk_100M_IBUF_BUFG | d2/tens_minutes_counter_reg[0] | d2/tens_minutes_counter_reg[3] |                2 |              8 |
|  clk_100M_IBUF_BUFG | d2/E[0]                        |                                |                2 |              8 |
|  clk_100M_IBUF_BUFG | d2/tens_counter_reg[0]         | d2/tens_counter_reg[3]         |                1 |              8 |
|  clk_100M_IBUF_BUFG | d2/seconds_counter_reg[0][0]   |                                |                3 |              8 |
|  clk_100M_IBUF_BUFG | clk_100M_counter_reg_n_0_[0]   |                                |                2 |             12 |
|  an_reg[3]_i_2_n_0  |                                |                                |                3 |             16 |
|  clk_100M_IBUF_BUFG |                                |                                |                7 |             52 |
|  clk_100M_IBUF_BUFG | d4/p_0_in                      | d4/clk_100M_counter_reg[26]    |                7 |             52 |
+---------------------+--------------------------------+--------------------------------+------------------+----------------+


