# Multi-Level-Paging
Multi-level paging simulation with TLB cache for Memory Management

Reads tracefile addresses, checks for TLB hit, then PageTable hit.

![MMU and TLB](https://i.imgur.com/JwtBZJC.png "Multi-level paging with TLB cache")

![MMU and TLB](https://media.geeksforgeeks.org/wp-content/uploads/20190225192626/tlb1.jpg)
