Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 26 20:20:50 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionLoopUnrollingF4PP_top_timing_summary_routed.rpt -pb firConvolutionLoopUnrollingF4PP_top_timing_summary_routed.pb -rpx firConvolutionLoopUnrollingF4PP_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionLoopUnrollingF4PP_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.097        0.000                      0                 1881        0.156        0.000                      0                 1881        4.500        0.000                       0                   867  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               3.097        0.000                      0                 1881        0.156        0.000                      0                 1881        4.500        0.000                       0                   867  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        3.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 1.065ns (15.362%)  route 5.868ns (84.638%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 14.527 - 10.000 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.788     5.032    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X94Y28         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y28         FDRE (Prop_fdre_C_Q)         0.478     5.510 f  firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0/Q
                         net (fo=104, routed)         3.371     8.881    firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0_n_4
    SLICE_X106Y31        LUT4 (Prop_lut4_I3_O)        0.295     9.176 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[31]_i_4/O
                         net (fo=32, routed)          2.496    11.672    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[31]_i_4_n_4
    SLICE_X100Y43        MUXF7 (Prop_muxf7_S_O)       0.292    11.964 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.964    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[8]_i_1_n_4
    SLICE_X100Y43        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.625    14.527    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X100Y43        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[8]/C
                         clock pessimism              0.457    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X100Y43        FDRE (Setup_fdre_C_D)        0.113    15.061    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[8]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 1.049ns (15.582%)  route 5.683ns (84.418%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 14.524 - 10.000 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.788     5.032    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X94Y28         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y28         FDRE (Prop_fdre_C_Q)         0.478     5.510 f  firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0/Q
                         net (fo=104, routed)         3.371     8.881    firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0_n_4
    SLICE_X106Y31        LUT4 (Prop_lut4_I3_O)        0.295     9.176 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[31]_i_4/O
                         net (fo=32, routed)          2.312    11.488    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[31]_i_4_n_4
    SLICE_X95Y39         MUXF7 (Prop_muxf7_S_O)       0.276    11.764 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    11.764    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[28]_i_1_n_4
    SLICE_X95Y39         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.622    14.524    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X95Y39         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[28]/C
                         clock pessimism              0.495    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X95Y39         FDRE (Setup_fdre_C_D)        0.064    15.047    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[28]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.978ns (14.753%)  route 5.651ns (85.247%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns = ( 14.526 - 10.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.785     5.029    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X96Y27         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y27         FDRE (Prop_fdre_C_Q)         0.518     5.547 r  firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[2]_rep/Q
                         net (fo=105, routed)         2.396     7.942    firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[2]_rep_n_4
    SLICE_X110Y30        LUT3 (Prop_lut3_I0_O)        0.124     8.066 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[31]_i_7/O
                         net (fo=32, routed)          3.256    11.322    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[31]_i_7_n_4
    SLICE_X101Y41        LUT6 (Prop_lut6_I0_O)        0.124    11.446 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[11]_i_2/O
                         net (fo=1, routed)           0.000    11.446    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[11]_i_2_n_4
    SLICE_X101Y41        MUXF7 (Prop_muxf7_I0_O)      0.212    11.658 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    11.658    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[11]_i_1_n_4
    SLICE_X101Y41        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.624    14.526    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X101Y41        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[11]/C
                         clock pessimism              0.457    14.983    
                         clock uncertainty           -0.035    14.947    
    SLICE_X101Y41        FDRE (Setup_fdre_C_D)        0.064    15.011    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[11]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -11.658    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 0.975ns (14.711%)  route 5.653ns (85.289%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 14.513 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.789     5.033    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y29         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y29         FDRE (Prop_fdre_C_Q)         0.518     5.551 f  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/Q
                         net (fo=210, routed)         3.469     9.019    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state3
    SLICE_X104Y40        LUT4 (Prop_lut4_I0_O)        0.124     9.143 f  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[31]_i_9/O
                         net (fo=32, routed)          2.184    11.327    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132115_out
    SLICE_X104Y26        LUT6 (Prop_lut6_I5_O)        0.124    11.451 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[27]_i_2/O
                         net (fo=1, routed)           0.000    11.451    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[27]_i_2_n_4
    SLICE_X104Y26        MUXF7 (Prop_muxf7_I0_O)      0.209    11.660 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    11.660    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[27]_i_1_n_4
    SLICE_X104Y26        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.611    14.513    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X104Y26        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[27]/C
                         clock pessimism              0.457    14.970    
                         clock uncertainty           -0.035    14.934    
    SLICE_X104Y26        FDRE (Setup_fdre_C_D)        0.113    15.047    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[27]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -11.660    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 0.983ns (14.786%)  route 5.665ns (85.214%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 14.590 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.789     5.033    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y29         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y29         FDRE (Prop_fdre_C_Q)         0.518     5.551 r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/Q
                         net (fo=210, routed)         3.459     9.009    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state3
    SLICE_X104Y40        LUT4 (Prop_lut4_I0_O)        0.124     9.133 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[31]_i_12/O
                         net (fo=32, routed)          2.207    11.340    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132120_out
    SLICE_X110Y27        LUT6 (Prop_lut6_I4_O)        0.124    11.464 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[1]_i_3/O
                         net (fo=1, routed)           0.000    11.464    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[1]_i_3_n_4
    SLICE_X110Y27        MUXF7 (Prop_muxf7_I1_O)      0.217    11.681 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.681    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[1]_i_1_n_4
    SLICE_X110Y27        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.688    14.590    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X110Y27        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[1]/C
                         clock pessimism              0.457    15.047    
                         clock uncertainty           -0.035    15.011    
    SLICE_X110Y27        FDRE (Setup_fdre_C_D)        0.064    15.075    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[1]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 0.983ns (14.836%)  route 5.643ns (85.164%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 14.591 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.789     5.033    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y29         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y29         FDRE (Prop_fdre_C_Q)         0.518     5.551 r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/Q
                         net (fo=210, routed)         3.459     9.009    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state3
    SLICE_X104Y40        LUT4 (Prop_lut4_I0_O)        0.124     9.133 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[31]_i_12/O
                         net (fo=32, routed)          2.184    11.318    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132120_out
    SLICE_X106Y30        LUT6 (Prop_lut6_I4_O)        0.124    11.442 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[22]_i_3/O
                         net (fo=1, routed)           0.000    11.442    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[22]_i_3_n_4
    SLICE_X106Y30        MUXF7 (Prop_muxf7_I1_O)      0.217    11.659 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    11.659    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[22]_i_1_n_4
    SLICE_X106Y30        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.689    14.591    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X106Y30        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[22]/C
                         clock pessimism              0.457    15.048    
                         clock uncertainty           -0.035    15.012    
    SLICE_X106Y30        FDRE (Setup_fdre_C_D)        0.064    15.076    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[22]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 1.114ns (17.006%)  route 5.437ns (82.994%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 14.523 - 10.000 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.788     5.032    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X94Y28         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y28         FDRE (Prop_fdre_C_Q)         0.478     5.510 r  firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0/Q
                         net (fo=104, routed)         3.200     8.710    firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0_n_4
    SLICE_X106Y31        LUT4 (Prop_lut4_I0_O)        0.295     9.005 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[31]_i_11/O
                         net (fo=32, routed)          2.237    11.241    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[31]_i_11_n_4
    SLICE_X99Y37         LUT6 (Prop_lut6_I2_O)        0.124    11.365 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[29]_i_3/O
                         net (fo=1, routed)           0.000    11.365    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[29]_i_3_n_4
    SLICE_X99Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    11.582 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    11.582    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[29]_i_1_n_4
    SLICE_X99Y37         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.621    14.523    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y37         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[29]/C
                         clock pessimism              0.457    14.980    
                         clock uncertainty           -0.035    14.944    
    SLICE_X99Y37         FDRE (Setup_fdre_C_D)        0.064    15.008    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[29]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i1_reg_149_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.766ns (11.532%)  route 5.876ns (88.468%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 14.604 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.789     5.033    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y29         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y29         FDRE (Prop_fdre_C_Q)         0.518     5.551 r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/Q
                         net (fo=210, routed)         5.424    10.975    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state3
    SLICE_X112Y44        LUT6 (Prop_lut6_I5_O)        0.124    11.099 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i1_reg_149[10]_i_3/O
                         net (fo=1, routed)           0.452    11.551    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i1_reg_149[10]_i_3_n_4
    SLICE_X112Y44        LUT6 (Prop_lut6_I3_O)        0.124    11.675 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i1_reg_149[10]_i_1/O
                         net (fo=1, routed)           0.000    11.675    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i1_reg_149[10]_i_1_n_4
    SLICE_X112Y44        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i1_reg_149_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.702    14.604    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X112Y44        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i1_reg_149_reg[10]/C
                         clock pessimism              0.457    15.061    
                         clock uncertainty           -0.035    15.025    
    SLICE_X112Y44        FDRE (Setup_fdre_C_D)        0.077    15.102    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i1_reg_149_reg[10]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -11.675    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 1.114ns (17.023%)  route 5.430ns (82.977%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 14.527 - 10.000 ) 
    Source Clock Delay      (SCD):    5.032ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.788     5.032    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X94Y28         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y28         FDRE (Prop_fdre_C_Q)         0.478     5.510 r  firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0/Q
                         net (fo=104, routed)         3.200     8.710    firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0_n_4
    SLICE_X106Y31        LUT4 (Prop_lut4_I0_O)        0.295     9.005 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[31]_i_11/O
                         net (fo=32, routed)          2.230    11.235    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[31]_i_11_n_4
    SLICE_X105Y41        LUT6 (Prop_lut6_I2_O)        0.124    11.359 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[13]_i_3/O
                         net (fo=1, routed)           0.000    11.359    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[13]_i_3_n_4
    SLICE_X105Y41        MUXF7 (Prop_muxf7_I1_O)      0.217    11.576 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    11.576    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[13]_i_1_n_4
    SLICE_X105Y41        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.625    14.527    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X105Y41        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[13]/C
                         clock pessimism              0.457    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X105Y41        FDRE (Setup_fdre_C_D)        0.064    15.012    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[13]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 0.980ns (14.746%)  route 5.666ns (85.254%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 14.592 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.789     5.033    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X98Y29         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y29         FDRE (Prop_fdre_C_Q)         0.518     5.551 r  firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/Q
                         net (fo=210, routed)         3.459     9.009    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_state3
    SLICE_X104Y40        LUT4 (Prop_lut4_I0_O)        0.124     9.133 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[31]_i_12/O
                         net (fo=32, routed)          2.207    11.340    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132120_out
    SLICE_X108Y31        LUT6 (Prop_lut6_I4_O)        0.124    11.464 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[0]_i_3/O
                         net (fo=1, routed)           0.000    11.464    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132[0]_i_3_n_4
    SLICE_X108Y31        MUXF7 (Prop_muxf7_I1_O)      0.214    11.678 r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.678    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[0]_i_1_n_4
    SLICE_X108Y31        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         1.690    14.592    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X108Y31        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[0]/C
                         clock pessimism              0.457    15.049    
                         clock uncertainty           -0.035    15.013    
    SLICE_X108Y31        FDRE (Setup_fdre_C_D)        0.113    15.126    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[0]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                  3.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_load_2_reg_674_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.748%)  route 0.126ns (47.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.641     1.507    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X109Y44        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[10]/Q
                         net (fo=4, routed)           0.126     1.775    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7[10]
    SLICE_X111Y44        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_load_2_reg_674_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.913     2.028    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X111Y44        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_load_2_reg_674_reg[10]/C
                         clock pessimism             -0.482     1.546    
    SLICE_X111Y44        FDRE (Hold_fdre_C_D)         0.072     1.618    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_load_2_reg_674_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.214%)  route 0.173ns (32.786%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.643     1.509    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X113Y49        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[15]/Q
                         net (fo=2, routed)           0.172     1.823    firConvolutionLoopUnrollingF4PP_IP/U0/outputFilter[15]
    SLICE_X113Y49        LUT2 (Prop_lut2_I1_O)        0.045     1.868 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183[15]_i_2/O
                         net (fo=1, routed)           0.000     1.868    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183[15]_i_2_n_4
    SLICE_X113Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.983 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[15]_i_1_n_4
    SLICE_X113Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[19]_i_1_n_11
    SLICE_X113Y50        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.909     2.024    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X113Y50        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[16]/C
                         clock pessimism             -0.248     1.776    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.105     1.881    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_load_2_reg_669_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.246%)  route 0.129ns (47.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.633     1.499    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X109Y30        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y30        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[0]/Q
                         net (fo=4, routed)           0.129     1.769    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5[0]
    SLICE_X110Y30        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_load_2_reg_669_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.903     2.018    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X110Y30        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_load_2_reg_669_reg[0]/C
                         clock pessimism             -0.482     1.536    
    SLICE_X110Y30        FDRE (Hold_fdre_C_D)         0.070     1.606    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_load_2_reg_669_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/reg_289_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.552%)  route 0.127ns (47.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.607     1.473    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y31         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_4_reg[7]/Q
                         net (fo=4, routed)           0.127     1.742    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_4[7]
    SLICE_X97Y30         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/reg_289_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.873     1.988    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X97Y30         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/reg_289_reg[7]/C
                         clock pessimism             -0.482     1.506    
    SLICE_X97Y30         FDRE (Hold_fdre_C_D)         0.072     1.578    firConvolutionLoopUnrollingF4PP_IP/U0/reg_289_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/reg_289_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.739%)  route 0.126ns (47.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.607     1.473    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X99Y31         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y31         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_4_reg[6]/Q
                         net (fo=4, routed)           0.126     1.741    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_4[6]
    SLICE_X97Y30         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/reg_289_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.873     1.988    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X97Y30         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/reg_289_reg[6]/C
                         clock pessimism             -0.482     1.506    
    SLICE_X97Y30         FDRE (Hold_fdre_C_D)         0.070     1.576    firConvolutionLoopUnrollingF4PP_IP/U0/reg_289_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.883%)  route 0.173ns (32.117%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.643     1.509    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X113Y49        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[15]/Q
                         net (fo=2, routed)           0.172     1.823    firConvolutionLoopUnrollingF4PP_IP/U0/outputFilter[15]
    SLICE_X113Y49        LUT2 (Prop_lut2_I1_O)        0.045     1.868 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183[15]_i_2/O
                         net (fo=1, routed)           0.000     1.868    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183[15]_i_2_n_4
    SLICE_X113Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.983 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.984    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[15]_i_1_n_4
    SLICE_X113Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.049 r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.049    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[19]_i_1_n_9
    SLICE_X113Y50        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.909     2.024    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X113Y50        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[18]/C
                         clock pessimism             -0.248     1.776    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.105     1.881    firConvolutionLoopUnrollingF4PP_IP/U0/accumulator_reg_183_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_9_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_9_load_2_reg_679_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.633     1.499    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X113Y29        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_9_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y29        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_9_reg[1]/Q
                         net (fo=4, routed)           0.112     1.753    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_9[1]
    SLICE_X111Y28        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_9_load_2_reg_679_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.901     2.016    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X111Y28        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_9_load_2_reg_679_reg[1]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X111Y28        FDRE (Hold_fdre_C_D)         0.072     1.584    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_9_load_2_reg_679_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_load_2_reg_674_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.712%)  route 0.122ns (46.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.638     1.504    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X113Y36        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y36        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[25]/Q
                         net (fo=4, routed)           0.122     1.767    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7[25]
    SLICE_X111Y37        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_load_2_reg_674_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.909     2.024    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X111Y37        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_load_2_reg_674_reg[25]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X111Y37        FDRE (Hold_fdre_C_D)         0.075     1.595    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_load_2_reg_674_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_load_2_reg_674_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.978%)  route 0.147ns (51.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.614     1.480    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X103Y43        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y43        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_reg[13]/Q
                         net (fo=4, routed)           0.147     1.768    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7[13]
    SLICE_X105Y43        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_load_2_reg_674_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.884     1.999    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X105Y43        FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_load_2_reg_674_reg[13]/C
                         clock pessimism             -0.482     1.517    
    SLICE_X105Y43        FDRE (Hold_fdre_C_D)         0.075     1.592    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_7_load_2_reg_674_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_load_2_reg_669_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.609     1.475    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X97Y36         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y36         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_reg[29]/Q
                         net (fo=4, routed)           0.122     1.738    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5[29]
    SLICE_X97Y37         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_load_2_reg_669_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=866, routed)         0.879     1.994    firConvolutionLoopUnrollingF4PP_IP/U0/ap_clk
    SLICE_X97Y37         FDRE                                         r  firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_load_2_reg_669_reg[29]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X97Y37         FDRE (Hold_fdre_C_D)         0.070     1.561    firConvolutionLoopUnrollingF4PP_IP/U0/shiftRegister_5_load_2_reg_669_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y17     firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_reg_705_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y16     firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_fu_595_p2/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X94Y28    firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X96Y28    firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X94Y28    firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X94Y28    firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X94Y28    firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[1]_rep__2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X99Y27    firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X96Y27    firConvolutionLoopUnrollingF4PP_IP/U0/tmp_2_reg_615_reg[2]_rep/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X105Y45   firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_reg_705_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X102Y46   firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_reg_705_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X102Y46   firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_reg_705_reg[8]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X102Y46   firConvolutionLoopUnrollingF4PP_IP/U0/tmp_6_reg_705_reg[9]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X104Y43   firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i1_reg_149_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X107Y26   firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i1_reg_149_reg[27]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X102Y44   firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i1_reg_149_reg[8]/C
Low Pulse Width   Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X104Y44   firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X104Y44   firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X104Y44   firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[7]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X102Y28   firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i1_reg_149_reg[26]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X94Y29    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i1_reg_149_reg[6]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X100Y29   firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i2_reg_166_reg[6]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X108Y31   firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X99Y29    firConvolutionLoopUnrollingF4PP_IP/U0/UnifiedRetVal_i_reg_132_reg[6]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X98Y29    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X98Y29    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X96Y29    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X96Y29    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X98Y29    firConvolutionLoopUnrollingF4PP_IP/U0/ap_CS_fsm_reg[5]/C



