
---------- Begin Simulation Statistics ----------
final_tick                               136220311025500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53973                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830800                       # Number of bytes of host memory used
host_op_rate                                   110159                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   185.28                       # Real time elapsed on the host
host_tick_rate                               31977590                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      20409943                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005925                       # Number of seconds simulated
sim_ticks                                  5924704250                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   4                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     81.25%     81.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        60533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        129303                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2385845                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          211                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2603640                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       410965                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2385845                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1974880                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2603806                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              94                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          144                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13013893                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6028191                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          215                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2602496                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2362614                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts         7682                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       20409927                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     11844392                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.723172                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.214412                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8931781     75.41%     75.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       248594      2.10%     77.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         8123      0.07%     77.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       174572      1.47%     79.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        11086      0.09%     79.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        22536      0.19%     79.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        32167      0.27%     79.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        52919      0.45%     80.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2362614     19.95%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     11844392                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           10                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          20409909                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4520346                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15752357     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4520346     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       137206      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     20409927                       # Class of committed instruction
system.switch_cpus.commit.refs                4657552                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              20409927                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.184939                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.184939                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8271059                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20420211                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           621414                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2742609                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            250                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        210301                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4521788                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1703                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              137431                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2603806                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            822804                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11020904                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            65                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10007997                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          340                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             500                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.219742                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       824155                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       411059                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.844600                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     11845653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.724090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.138943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8671202     73.20%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           404874      3.42%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1920      0.02%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           132112      1.12%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           280719      2.37%     80.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            43759      0.37%     80.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             7353      0.06%     80.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           197577      1.67%     82.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2106137     17.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     11845653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          301                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2602790                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.722887                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4659284                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             137431                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            2581                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4522205                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       137679                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20417686                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4521853                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          398                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20415152                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             37                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        165146                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            250                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        165181                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          160                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         1834                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          472                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          273                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           28                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24629326                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20414633                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.699895                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17237935                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.722843                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20414750                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36033727                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17674435                       # number of integer regfile writes
system.switch_cpus.ipc                       0.843926                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.843926                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          152      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15755973     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4521965     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       137464      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20415554                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              345296                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016913                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          345242     99.98%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             27      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            27      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20760698                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     53022096                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     20414633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20425365                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20417686                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20415554                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined         7641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           43                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        10881                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     11845653                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.723464                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.582270                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7335149     61.92%     61.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       664296      5.61%     67.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       355392      3.00%     70.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       456090      3.85%     74.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       551312      4.65%     79.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       750626      6.34%     85.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       862564      7.28%     92.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       423350      3.57%     96.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       446874      3.77%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     11845653                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.722921                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              822838                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    38                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          124                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           36                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4522205                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       137679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9865254                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 11849388                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          170701                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      23697269                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          45422                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           740339                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8011919                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           578                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      58926664                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20419161                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23707614                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2833589                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            250                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8100754                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            10198                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     36041983                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1262043                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             29899387                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40836618                       # The number of ROB writes
system.switch_cpus.timesIdled                      41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3678                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       204766                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3678                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68763                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           49                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60484                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68763                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       198073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       198073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 198073                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4404416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4404416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4404416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             68770                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   68770    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               68770                       # Request fanout histogram
system.membus.reqLayer2.occupancy           147767500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          364338000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   5924704250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            102908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          106                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          162321                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               9                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       102864                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       307595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                307683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6587520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6590336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           60578                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           163495                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022496                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.148291                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 159817     97.75%     97.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3678      2.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             163495                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102437000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         154305000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             61500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        34147                       # number of demand (read+write) hits
system.l2.demand_hits::total                    34147                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        34147                       # number of overall hits
system.l2.overall_hits::total                   34147                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        68723                       # number of demand (read+write) misses
system.l2.demand_misses::total                  68770                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           41                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        68723                       # number of overall misses
system.l2.overall_misses::total                 68770                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3135500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   5189461500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5192597000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3135500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   5189461500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5192597000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       102870                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102917                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       102870                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102917                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.668057                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.668208                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.668057                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.668208                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76475.609756                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75512.732273                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75506.718046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76475.609756                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75512.732273                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75506.718046                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  49                       # number of writebacks
system.l2.writebacks::total                        49                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        68723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             68764                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        68723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            68764                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2725500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   4502231500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4504957000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2725500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   4502231500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4504957000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.668057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.668150                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.668057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.668150                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66475.609756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65512.732273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65513.306381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66475.609756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65512.732273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65513.306381                       # average overall mshr miss latency
system.l2.replacements                          60578                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           57                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               57                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           57                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           57                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3633                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3633                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       391500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        391500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.777778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.777778                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 55928.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 55928.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       321500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       321500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.777778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 45928.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 45928.571429                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3135500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3135500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76475.609756                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71261.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2725500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2725500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.931818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66475.609756                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66475.609756                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        34145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        68716                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5189070000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5189070000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       102861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        102864                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.668047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.668057                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75514.727283                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75511.430609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        68716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4501910000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4501910000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.668047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.668028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65514.727283                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65514.727283                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7630.549649                       # Cycle average of tags in use
system.l2.tags.total_refs                      168174                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     60578                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.776156                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              136214386322000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.270074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.412885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.842779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7627.023911                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.931033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.931464                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2777                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    478302                       # Number of tag accesses
system.l2.tags.data_accesses                   478302                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4398272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4401280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        68723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               68770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           49                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 49                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             32407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             32407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       442891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    742361444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             742869148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        32407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       442891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           475298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         529309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               529309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         529309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            32407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            32407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       442891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    742361444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            743398457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        41.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     68679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000598750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              139005                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       68764                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         49                       # Number of write requests accepted
system.mem_ctrls.readBursts                     68764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       49                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    39                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    392999000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  343600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1681499000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5718.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24468.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    59358                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 68764                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   49                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    469.723077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   262.970713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   426.655946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2384     25.47%     25.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2627     28.07%     53.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          317      3.39%     56.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          139      1.49%     58.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          328      3.50%     61.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          111      1.19%     63.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          135      1.44%     64.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          314      3.35%     67.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3005     32.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9360                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                4398080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4400896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       742.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    742.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5924564000                       # Total gap between requests
system.mem_ctrls.avgGap                      86096.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4395456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 442891.305502717674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 741886145.624906063080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           41                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        68723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           49                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1036250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   1680462750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25274.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24452.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             29738100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             15806175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           254433900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     467126400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2218300920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        406921920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3392327415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        572.573292                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1032865250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    197600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4694229000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             37106580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             19715025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           236226900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     467126400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2144418090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        469231680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3373824675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.450311                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1181817250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    197600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4545277000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 136214386321250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     5924694250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       822754                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           822762                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       822754                       # number of overall hits
system.cpu.icache.overall_hits::total          822762                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             53                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.cpu.icache.overall_misses::total            53                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3836000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3836000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3836000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3836000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       822804                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       822815                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       822804                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       822815                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.272727                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.272727                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        76720                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72377.358491                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        76720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72377.358491                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           41                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3197500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3197500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3197500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3197500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 77987.804878                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77987.804878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 77987.804878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77987.804878                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       822754                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          822762                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           50                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            53                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3836000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3836000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       822804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       822815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.272727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        76720                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72377.358491                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3197500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3197500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 77987.804878                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77987.804878                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.001681                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      136214386322000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000130                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001550                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.085938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1645674                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1645674                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3920102                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3920102                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3920102                       # number of overall hits
system.cpu.dcache.overall_hits::total         3920102                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       738719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         738722                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       738719                       # number of overall misses
system.cpu.dcache.overall_misses::total        738722                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  36214301500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36214301500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  36214301500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36214301500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4658821                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4658824                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4658821                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4658824                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.158564                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.158564                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.158564                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.158564                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49023.108245                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49022.909159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49023.108245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49022.909159                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1291                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    75.941176                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           57                       # number of writebacks
system.cpu.dcache.writebacks::total                57                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       635849                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       635849                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       635849                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       635849                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       102870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       102870                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   5702324000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5702324000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   5702324000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5702324000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022081                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022081                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022081                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022081                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55432.332070                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55432.332070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55432.332070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55432.332070                       # average overall mshr miss latency
system.cpu.dcache.replacements                 101849                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3782910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3782910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       738705                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        738708                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  36213719000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  36213719000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4521615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4521618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.163372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.163372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49023.248793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49023.049703                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       635844                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       635844                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       102861                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       102861                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5701896500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5701896500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022749                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022749                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55433.026123                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55433.026123                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       137192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         137192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       582500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       582500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       137206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       137206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 41607.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41607.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       427500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       427500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        47500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        47500                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136220311025500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.044192                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3714097                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            101849                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.466701                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      136214386326500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.044190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000043                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000043                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          792                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9420521                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9420521                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               136238580508000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72613                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830936                       # Number of bytes of host memory used
host_op_rate                                   148203                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   550.87                       # Real time elapsed on the host
host_tick_rate                               33164841                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      81640244                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018269                       # Number of seconds simulated
sim_ticks                                 18269482500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       215338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        430678                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5642535                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          313                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7809922                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1233084                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5642535                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      4409451                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7810199                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             105                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          179                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          39040373                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18083156                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          313                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7807604                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7089580                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        15306                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       61230301                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     36536558                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.675864                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.180310                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     27776168     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       756509      2.07%     78.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        20856      0.06%     78.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       530028      1.45%     79.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        44125      0.12%     79.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        91862      0.25%     79.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       102464      0.28%     80.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       124966      0.34%     80.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7089580     19.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     36536558                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           28                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          61230252                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              13561152                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           49      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     47257609     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     13561152     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       411491      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     61230301                       # Class of committed instruction
system.switch_cpus.commit.refs               13972643                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              61230301                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.217966                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.217966                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      25848655                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       61250434                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1848728                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8181357                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            389                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        659836                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13563888                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5002                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              411970                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    24                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7810199                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2467575                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              34070717                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            83                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30016297                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             778                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.213750                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2467852                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1233189                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.821487                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     36538965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.676478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.099869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         26920110     73.68%     73.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1267010      3.47%     77.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1333      0.00%     77.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           410575      1.12%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           951181      2.60%     80.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           118404      0.32%     81.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             9688      0.03%     81.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           584828      1.60%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6275836     17.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     36538965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts          400                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7808093                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.676033                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13976026                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             411970                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            9643                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13564774                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           19                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       412471                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61245545                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13564056                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          627                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      61240493                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             93                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1997537                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            389                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1997661                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           33                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          401                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         3623                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          981                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          352                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74102776                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              61239537                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.698914                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51791482                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.676006                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               61239738                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        108094183                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        53019487                       # number of integer regfile writes
system.switch_cpus.ipc                       0.821041                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.821041                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          193      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      47264641     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13564250     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       412036      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       61241120                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1196107                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019531                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1195976     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             74      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            57      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       62437034                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    160217400                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     61239537                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     61260908                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           61245545                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          61241120                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        15271                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           88                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        22348                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     36538965                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.676050                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.549448                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     22790413     62.37%     62.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2111459      5.78%     68.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1209906      3.31%     71.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1410610      3.86%     75.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1646463      4.51%     79.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2266631      6.20%     86.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2444472      6.69%     92.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1379908      3.78%     96.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1279103      3.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     36538965                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.676050                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2467578                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          471                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           91                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13564774                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       412471                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        29593093                       # number of misc regfile reads
system.switch_cpus.numCycles                 36538965                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         2011467                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      71092485                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         145144                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2211783                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       23571596                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          1102                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     176754993                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61248288                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71112524                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8468567                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            389                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      23846759                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            20056                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    108110698                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3687046                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             90692585                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           122493629                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       308200                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5686                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       616403                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5686                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  18269482500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             215315                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          133                       # Transaction distribution
system.membus.trans_dist::CleanEvict           215205                       # Transaction distribution
system.membus.trans_dist::ReadExReq                25                       # Transaction distribution
system.membus.trans_dist::ReadExResp               25                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        215315                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       646018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       646018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 646018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13790272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13790272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13790272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            215340                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  215340    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              215340                       # Request fanout histogram
system.membus.reqLayer2.occupancy           488303000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1137447000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  18269482500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18269482500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  18269482500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  18269482500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            308177                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          291                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          523275                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               25                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              25                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       308176                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       924601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                924605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19734912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19735040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          215366                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           523569                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010860                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.103644                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 517883     98.91%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5686      1.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             523569                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          308359500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         462300000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  18269482500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        92862                       # number of demand (read+write) hits
system.l2.demand_hits::total                    92862                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        92862                       # number of overall hits
system.l2.overall_hits::total                   92862                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       215339                       # number of demand (read+write) misses
system.l2.demand_misses::total                 215341                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       215339                       # number of overall misses
system.l2.overall_misses::total                215341                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       195500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  16032995500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16033191000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       195500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  16032995500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16033191000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       308201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               308203                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       308201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              308203                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.698697                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.698699                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.698697                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.698699                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        97750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 74454.676115                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74454.892473                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        97750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 74454.676115                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74454.892473                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 133                       # number of writebacks
system.l2.writebacks::total                       133                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       215339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            215341                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       215339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           215341                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       175500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13879615500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13879791000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       175500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13879615500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13879791000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.698697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.698699                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.698697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.698699                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        87750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 64454.722554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64454.938911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        87750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 64454.722554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64454.938911                       # average overall mshr miss latency
system.l2.replacements                         215366                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          158                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              158                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          158                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          158                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5658                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5658                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           25                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  25                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1031000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1031000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           25                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                25                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        41240                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        41240                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           25                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             25                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       781000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       781000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        31240                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        31240                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       195500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       195500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        97750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        97750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       175500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       175500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        87750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        87750                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        92862                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             92862                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       215314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          215314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  16031964500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16031964500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       308176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        308176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.698672                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.698672                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 74458.532655                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74458.532655                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       215314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       215314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13878834500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13878834500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.698672                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.698672                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 64458.579098                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64458.579098                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  18269482500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      643703                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    223558                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.879356                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.466719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.042398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8191.490883                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          696                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2060                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3948                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1412                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1448172                       # Number of tag accesses
system.l2.tags.data_accesses                  1448172                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18269482500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     13781632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13781760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       215338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              215340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          133                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                133                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         7006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    754352621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             754359627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         7006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             7006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         465914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               465914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         465914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         7006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    754352621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            754825540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    215180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000598750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              435187                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      215340                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        133                       # Number of write requests accepted
system.mem_ctrls.readBursts                    215340                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      133                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    158                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   129                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1007031500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1075910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5041694000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4679.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23429.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   191183                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                215340                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  133                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  181381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   33794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    573.861244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   357.538745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   424.332774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4200     17.50%     17.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5341     22.26%     39.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1204      5.02%     44.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          521      2.17%     46.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1124      4.68%     51.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          396      1.65%     53.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          448      1.87%     55.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          995      4.15%     59.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9770     40.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23999                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               13771648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13781760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       753.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    754.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18269443000                       # Total gap between requests
system.mem_ctrls.avgGap                      84787.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     13771520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 7006.219251147371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 753799129.230945706367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       215338                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          133                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst        92500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5041601500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     46250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23412.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             95783100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             50902335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           819407820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1442560080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7039654470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1087351200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        10535659005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        576.680757                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2745457500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    610220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  14913805000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             75569760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             40173870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           716991660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1442560080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6933099240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1177081920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        10385476530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.460356                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2963311750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    610220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14695950750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 136214386321250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    24194176750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 136238580508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3290327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3290335                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3290327                       # number of overall hits
system.cpu.icache.overall_hits::total         3290335                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             55                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.cpu.icache.overall_misses::total            55                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4036500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4036500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4036500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4036500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3290379                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3290390                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3290379                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3290390                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.272727                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.272727                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        77625                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73390.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        77625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73390.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           43                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3396000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3396000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3396000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3396000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78976.744186                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78976.744186                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78976.744186                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78976.744186                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3290327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3290335                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           52                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            55                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4036500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4036500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3290379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3290390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.272727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        77625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73390.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3396000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3396000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78976.744186                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78976.744186                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 136238580508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007766                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3290381                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                46                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          71530.021739                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      136214386322000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000533                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007234                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.089844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6580826                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6580826                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136238580508000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136238580508000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136238580508000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 136238580508000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 136238580508000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 136238580508000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 136238580508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     15629043                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15629043                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15629043                       # number of overall hits
system.cpu.dcache.overall_hits::total        15629043                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3004727                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3004730                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3004727                       # number of overall misses
system.cpu.dcache.overall_misses::total       3004730                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 148687160500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 148687160500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 148687160500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 148687160500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18633770                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18633773                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18633770                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18633773                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.161252                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.161252                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.161252                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.161252                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49484.415889                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49484.366482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49484.415889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49484.366482                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3279                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                55                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.618182                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.dcache.writebacks::total               215                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2593656                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2593656                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2593656                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2593656                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       411071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       411071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       411071                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       411071                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  23172701000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23172701000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  23172701000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23172701000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022061                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022061                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56371.529492                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56371.529492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56371.529492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56371.529492                       # average overall mshr miss latency
system.cpu.dcache.replacements                 410049                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     15080401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        15080401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3004673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3004676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 148685027000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 148685027000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18085074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18085077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.166141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49484.595162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49484.545755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2593636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2593636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       411037                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       411037                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  23171204500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23171204500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022728                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56372.551619                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56372.551619                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       548642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           54                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      2133500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2133500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       548696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39509.259259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39509.259259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           34                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           34                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1496500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1496500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44014.705882                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44014.705882                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136238580508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.181504                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16040116                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            411073                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.020116                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      136214386326500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.181502                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          795                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37678619                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37678619                       # Number of data accesses

---------- End Simulation Statistics   ----------
