Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May  6 21:54:35 2024
| Host         : AKSurface running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_basys3_methodology_drc_routed.rpt -pb top_basys3_methodology_drc_routed.pb -rpx top_basys3_methodology_drc_routed.rpx
| Design       : top_basys3
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 31
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell   | 6          |
| TIMING-18 | Warning  | Missing input or output delay | 1          |
| TIMING-20 | Warning  | Non-clocked latch             | 24         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin TDM_inst/f_sel_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin TDM_inst/f_sel_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin controller_fsm_inst/f_Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin controller_fsm_inst/f_Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin controller_fsm_inst/f_Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin controller_fsm_inst/f_Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnU relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch ALU_inst/w_result_reg[0] cannot be properly analyzed as its control pin ALU_inst/w_result_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch ALU_inst/w_result_reg[1] cannot be properly analyzed as its control pin ALU_inst/w_result_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch ALU_inst/w_result_reg[2] cannot be properly analyzed as its control pin ALU_inst/w_result_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch ALU_inst/w_result_reg[3] cannot be properly analyzed as its control pin ALU_inst/w_result_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch ALU_inst/w_result_reg[4] cannot be properly analyzed as its control pin ALU_inst/w_result_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch ALU_inst/w_result_reg[5] cannot be properly analyzed as its control pin ALU_inst/w_result_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch ALU_inst/w_result_reg[6] cannot be properly analyzed as its control pin ALU_inst/w_result_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch ALU_inst/w_result_reg[7] cannot be properly analyzed as its control pin ALU_inst/w_result_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch regA/reg_data_reg[0] cannot be properly analyzed as its control pin regA/reg_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch regA/reg_data_reg[1] cannot be properly analyzed as its control pin regA/reg_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch regA/reg_data_reg[2] cannot be properly analyzed as its control pin regA/reg_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch regA/reg_data_reg[3] cannot be properly analyzed as its control pin regA/reg_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch regA/reg_data_reg[4] cannot be properly analyzed as its control pin regA/reg_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch regA/reg_data_reg[5] cannot be properly analyzed as its control pin regA/reg_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch regA/reg_data_reg[6] cannot be properly analyzed as its control pin regA/reg_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch regA/reg_data_reg[7] cannot be properly analyzed as its control pin regA/reg_data_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch regB/reg_data_reg[0] cannot be properly analyzed as its control pin regB/reg_data_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch regB/reg_data_reg[1] cannot be properly analyzed as its control pin regB/reg_data_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch regB/reg_data_reg[2] cannot be properly analyzed as its control pin regB/reg_data_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch regB/reg_data_reg[3] cannot be properly analyzed as its control pin regB/reg_data_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch regB/reg_data_reg[4] cannot be properly analyzed as its control pin regB/reg_data_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch regB/reg_data_reg[5] cannot be properly analyzed as its control pin regB/reg_data_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch regB/reg_data_reg[6] cannot be properly analyzed as its control pin regB/reg_data_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch regB/reg_data_reg[7] cannot be properly analyzed as its control pin regB/reg_data_reg[7]/G is not reached by a timing clock
Related violations: <none>


