#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12802a2a0 .scope module, "ucsbece154a_top_tb" "ucsbece154a_top_tb" 2 10;
 .timescale 0 0;
v0x128063930_0 .array/port v0x128063930, 0;
L_0x12806f630 .functor BUFZ 32, v0x128063930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_1 .array/port v0x128063930, 1;
L_0x12806f6e0 .functor BUFZ 32, v0x128063930_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_2 .array/port v0x128063930, 2;
L_0x12806f790 .functor BUFZ 32, v0x128063930_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_3 .array/port v0x128063930, 3;
L_0x12806f840 .functor BUFZ 32, v0x128063930_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_4 .array/port v0x128063930, 4;
L_0x12806f8f0 .functor BUFZ 32, v0x128063930_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_5 .array/port v0x128063930, 5;
L_0x12806f9a0 .functor BUFZ 32, v0x128063930_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_6 .array/port v0x128063930, 6;
L_0x12806fa50 .functor BUFZ 32, v0x128063930_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_7 .array/port v0x128063930, 7;
L_0x12806fb40 .functor BUFZ 32, v0x128063930_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_8 .array/port v0x128063930, 8;
L_0x12806fbf0 .functor BUFZ 32, v0x128063930_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_9 .array/port v0x128063930, 9;
L_0x12806fcf0 .functor BUFZ 32, v0x128063930_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_10 .array/port v0x128063930, 10;
L_0x12806fd60 .functor BUFZ 32, v0x128063930_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_11 .array/port v0x128063930, 11;
L_0x12806fe70 .functor BUFZ 32, v0x128063930_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_12 .array/port v0x128063930, 12;
L_0x12806fee0 .functor BUFZ 32, v0x128063930_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_13 .array/port v0x128063930, 13;
L_0x128070000 .functor BUFZ 32, v0x128063930_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_14 .array/port v0x128063930, 14;
L_0x128070070 .functor BUFZ 32, v0x128063930_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_15 .array/port v0x128063930, 15;
L_0x12806ff90 .functor BUFZ 32, v0x128063930_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_16 .array/port v0x128063930, 16;
L_0x1280701e0 .functor BUFZ 32, v0x128063930_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_17 .array/port v0x128063930, 17;
L_0x128070320 .functor BUFZ 32, v0x128063930_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_18 .array/port v0x128063930, 18;
L_0x128070390 .functor BUFZ 32, v0x128063930_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_19 .array/port v0x128063930, 19;
L_0x1280704a0 .functor BUFZ 32, v0x128063930_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_20 .array/port v0x128063930, 20;
L_0x128070510 .functor BUFZ 32, v0x128063930_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_21 .array/port v0x128063930, 21;
L_0x128070630 .functor BUFZ 32, v0x128063930_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_22 .array/port v0x128063930, 22;
L_0x1280706a0 .functor BUFZ 32, v0x128063930_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_23 .array/port v0x128063930, 23;
L_0x1280707d0 .functor BUFZ 32, v0x128063930_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_24 .array/port v0x128063930, 24;
L_0x1280705c0 .functor BUFZ 32, v0x128063930_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_25 .array/port v0x128063930, 25;
L_0x128070950 .functor BUFZ 32, v0x128063930_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_26 .array/port v0x128063930, 26;
L_0x128070750 .functor BUFZ 32, v0x128063930_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_27 .array/port v0x128063930, 27;
L_0x128070ae0 .functor BUFZ 32, v0x128063930_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_28 .array/port v0x128063930, 28;
L_0x1280708c0 .functor BUFZ 32, v0x128063930_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_29 .array/port v0x128063930, 29;
L_0x128070c80 .functor BUFZ 32, v0x128063930_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_30 .array/port v0x128063930, 30;
L_0x128070a40 .functor BUFZ 32, v0x128063930_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930_31 .array/port v0x128063930, 31;
L_0x128070e30 .functor BUFZ 32, v0x128063930_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1280581d0_0 .array/port v0x1280581d0, 0;
L_0x128070bd0 .functor BUFZ 32, v0x1280581d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1280581d0_1 .array/port v0x1280581d0, 1;
L_0x128070d30 .functor BUFZ 32, v0x1280581d0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1280581d0_2 .array/port v0x1280581d0, 2;
L_0x128070da0 .functor BUFZ 32, v0x1280581d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1280581d0_3 .array/port v0x1280581d0, 3;
L_0x128070fc0 .functor BUFZ 32, v0x1280581d0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1280581d0_24 .array/port v0x1280581d0, 24;
L_0x128071030 .functor BUFZ 32, v0x1280581d0_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1280581d0_25 .array/port v0x1280581d0, 25;
L_0x128070ea0 .functor BUFZ 32, v0x1280581d0_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1280581d0_26 .array/port v0x1280581d0, 26;
L_0x128070f10 .functor BUFZ 32, v0x1280581d0_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1280581d0_27 .array/port v0x1280581d0, 27;
L_0x1280711e0 .functor BUFZ 32, v0x1280581d0_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1280581d0_28 .array/port v0x1280581d0, 28;
L_0x128071250 .functor BUFZ 32, v0x1280581d0_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128068d30_0 .net "MEM_10000000", 31 0, L_0x128070bd0;  1 drivers
v0x128068dc0_0 .net "MEM_10000004", 31 0, L_0x128070d30;  1 drivers
v0x128068e50_0 .net "MEM_10000008", 31 0, L_0x128070da0;  1 drivers
v0x128068ee0_0 .net "MEM_1000000c", 31 0, L_0x128070fc0;  1 drivers
v0x128068f70_0 .net "MEM_10000060", 31 0, L_0x128071030;  1 drivers
v0x128069040_0 .net "MEM_10000064", 31 0, L_0x128070ea0;  1 drivers
v0x1280690d0_0 .net "MEM_10000068", 31 0, L_0x128070f10;  1 drivers
v0x128069160_0 .net "MEM_1000006C", 31 0, L_0x1280711e0;  1 drivers
v0x128069210_0 .net "MEM_10000070", 31 0, L_0x128071250;  1 drivers
v0x128069320_0 .var "clk", 0 0;
v0x1280693b0_0 .var "cycle", 31 0;
v0x128069460_0 .var "i", 31 0;
v0x128069510_0 .net "reg_a0", 31 0, L_0x12806fd60;  1 drivers
v0x1280695c0_0 .net "reg_a1", 31 0, L_0x12806fe70;  1 drivers
v0x128069670_0 .net "reg_a2", 31 0, L_0x12806fee0;  1 drivers
v0x128069720_0 .net "reg_a3", 31 0, L_0x128070000;  1 drivers
v0x1280697d0_0 .net "reg_a4", 31 0, L_0x128070070;  1 drivers
v0x128069960_0 .net "reg_a5", 31 0, L_0x12806ff90;  1 drivers
v0x1280699f0_0 .net "reg_a6", 31 0, L_0x1280701e0;  1 drivers
v0x128069aa0_0 .net "reg_a7", 31 0, L_0x128070320;  1 drivers
v0x128069b50_0 .net "reg_gp", 31 0, L_0x12806f840;  1 drivers
v0x128069c00_0 .net "reg_ra", 31 0, L_0x12806f6e0;  1 drivers
v0x128069cb0_0 .net "reg_s0", 31 0, L_0x12806fbf0;  1 drivers
v0x128069d60_0 .net "reg_s1", 31 0, L_0x12806fcf0;  1 drivers
v0x128069e10_0 .net "reg_s10", 31 0, L_0x128070750;  1 drivers
v0x128069ec0_0 .net "reg_s11", 31 0, L_0x128070ae0;  1 drivers
v0x128069f70_0 .net "reg_s2", 31 0, L_0x128070390;  1 drivers
v0x12806a020_0 .net "reg_s3", 31 0, L_0x1280704a0;  1 drivers
v0x12806a0d0_0 .net "reg_s4", 31 0, L_0x128070510;  1 drivers
v0x12806a180_0 .net "reg_s5", 31 0, L_0x128070630;  1 drivers
v0x12806a230_0 .net "reg_s6", 31 0, L_0x1280706a0;  1 drivers
v0x12806a2e0_0 .net "reg_s7", 31 0, L_0x1280707d0;  1 drivers
v0x12806a390_0 .net "reg_s8", 31 0, L_0x1280705c0;  1 drivers
v0x128069880_0 .net "reg_s9", 31 0, L_0x128070950;  1 drivers
v0x12806a620_0 .net "reg_sp", 31 0, L_0x12806f790;  1 drivers
v0x12806a6b0_0 .net "reg_t0", 31 0, L_0x12806f9a0;  1 drivers
v0x12806a750_0 .net "reg_t1", 31 0, L_0x12806fa50;  1 drivers
v0x12806a800_0 .net "reg_t2", 31 0, L_0x12806fb40;  1 drivers
v0x12806a8b0_0 .net "reg_t3", 31 0, L_0x1280708c0;  1 drivers
v0x12806a960_0 .net "reg_t4", 31 0, L_0x128070c80;  1 drivers
v0x12806aa10_0 .net "reg_t5", 31 0, L_0x128070a40;  1 drivers
v0x12806aac0_0 .net "reg_t6", 31 0, L_0x128070e30;  1 drivers
v0x12806ab70_0 .net "reg_tp", 31 0, L_0x12806f8f0;  1 drivers
v0x12806ac20_0 .net "reg_zero", 31 0, L_0x12806f630;  1 drivers
v0x12806acd0_0 .var "reset", 0 0;
E_0x1280496f0 .event negedge, v0x12805d380_0;
S_0x1280424c0 .scope module, "top" "ucsbece154a_top" 2 17, 3 7 0, S_0x12802a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x128068990_0 .net "a", 31 0, L_0x12806df60;  1 drivers
v0x128068a20_0 .net "clk", 0 0, v0x128069320_0;  1 drivers
v0x128068ab0_0 .net "rd", 31 0, L_0x12806f490;  1 drivers
v0x128068b40_0 .net "reset", 0 0, v0x12806acd0_0;  1 drivers
v0x128068bd0_0 .net "wd", 31 0, L_0x12806dd50;  1 drivers
v0x128068ca0_0 .net "we", 0 0, v0x12805fc20_0;  1 drivers
S_0x128051f10 .scope module, "mem" "ucsbece154a_mem" 3 22, 4 8 0, S_0x1280424c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we_i";
    .port_info 2 /INPUT 32 "a_i";
    .port_info 3 /INPUT 32 "wd_i";
    .port_info 4 /OUTPUT 32 "rd_o";
P_0x128058850 .param/l "DATA_ADDRESS_WIDTH" 1 4 32, +C4<00000000000000000000000000000110>;
P_0x128058890 .param/l "DATA_END" 1 4 28, C4<00000000000000000000000000000000000010000000000000000000100000000>;
P_0x1280588d0 .param/l "DATA_SIZE" 0 4 10, +C4<00000000000000000000000001000000>;
P_0x128058910 .param/l "DATA_START" 1 4 27, C4<00010000000000000000000000000000>;
P_0x128058950 .param/l "TEXT_ADDRESS_WIDTH" 1 4 31, +C4<00000000000000000000000000000110>;
P_0x128058990 .param/l "TEXT_END" 1 4 26, C4<00000000000000000000000000000000000000000000000010000000100000000>;
P_0x1280589d0 .param/l "TEXT_SIZE" 0 4 9, +C4<00000000000000000000000001000000>;
P_0x128058a10 .param/l "TEXT_START" 1 4 25, C4<00000000000000010000000000000000>;
L_0x12806e370 .functor AND 1, L_0x12806e080, L_0x12806e250, C4<1>, C4<1>;
L_0x12806e880 .functor AND 1, L_0x12806e460, L_0x12806e7a0, C4<1>, C4<1>;
L_0x12806efa0 .functor BUFZ 32, L_0x12806ed80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12806f280 .functor BUFZ 32, L_0x12806f050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1280581d0 .array "DATA", 63 0, 31 0;
v0x12805c080 .array "TEXT", 63 0, 31 0;
L_0x1300400e8 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12805c120_0 .net/2u *"_ivl_0", 31 0, L_0x1300400e8;  1 drivers
v0x12805c1e0_0 .net *"_ivl_10", 0 0, L_0x12806e250;  1 drivers
L_0x1300401c0 .functor BUFT 1, C4<00010000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12805c280_0 .net/2u *"_ivl_14", 31 0, L_0x1300401c0;  1 drivers
v0x12805c370_0 .net *"_ivl_16", 0 0, L_0x12806e460;  1 drivers
v0x12805c410_0 .net *"_ivl_18", 64 0, L_0x12806e540;  1 drivers
v0x12805c4c0_0 .net *"_ivl_2", 0 0, L_0x12806e080;  1 drivers
L_0x130040208 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12805c560_0 .net *"_ivl_21", 32 0, L_0x130040208;  1 drivers
L_0x130040250 .functor BUFT 1, C4<00000000000000000000000000000000000010000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x12805c670_0 .net/2u *"_ivl_22", 64 0, L_0x130040250;  1 drivers
v0x12805c720_0 .net *"_ivl_24", 0 0, L_0x12806e7a0;  1 drivers
v0x12805c7c0_0 .net *"_ivl_29", 5 0, L_0x12806e970;  1 drivers
L_0x130040298 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x12805c870_0 .net/2u *"_ivl_30", 5 0, L_0x130040298;  1 drivers
v0x12805c920_0 .net *"_ivl_35", 5 0, L_0x12806eb90;  1 drivers
L_0x1300402e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x12805c9d0_0 .net/2u *"_ivl_36", 5 0, L_0x1300402e0;  1 drivers
v0x12805ca80_0 .net *"_ivl_4", 64 0, L_0x12806e120;  1 drivers
v0x12805cb30_0 .net *"_ivl_40", 31 0, L_0x12806ed80;  1 drivers
v0x12805ccc0_0 .net *"_ivl_42", 7 0, L_0x12806ee80;  1 drivers
L_0x130040328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12805cd50_0 .net *"_ivl_45", 1 0, L_0x130040328;  1 drivers
v0x12805ce00_0 .net *"_ivl_48", 31 0, L_0x12806f050;  1 drivers
v0x12805ceb0_0 .net *"_ivl_50", 7 0, L_0x12806f160;  1 drivers
L_0x130040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12805cf60_0 .net *"_ivl_53", 1 0, L_0x130040370;  1 drivers
o0x130008fd0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x12805d010_0 name=_ivl_56
v0x12805d0c0_0 .net *"_ivl_58", 31 0, L_0x12806f330;  1 drivers
L_0x130040130 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12805d170_0 .net *"_ivl_7", 32 0, L_0x130040130;  1 drivers
L_0x130040178 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000010000000100000000>, C4<0>, C4<0>, C4<0>;
v0x12805d220_0 .net/2u *"_ivl_8", 64 0, L_0x130040178;  1 drivers
v0x12805d2d0_0 .net "a_i", 31 0, L_0x12806df60;  alias, 1 drivers
v0x12805d380_0 .net "clk", 0 0, v0x128069320_0;  alias, 1 drivers
v0x12805d420_0 .net "data_address", 5 0, L_0x12806ec80;  1 drivers
v0x12805d4d0_0 .net "data_data", 31 0, L_0x12806f280;  1 drivers
v0x12805d580_0 .net "data_enable", 0 0, L_0x12806e880;  1 drivers
v0x12805d620_0 .net "rd_o", 31 0, L_0x12806f490;  alias, 1 drivers
v0x12805d6d0_0 .net "text_address", 5 0, L_0x12806ea50;  1 drivers
v0x12805cbe0_0 .net "text_data", 31 0, L_0x12806efa0;  1 drivers
v0x12805d960_0 .net "text_enable", 0 0, L_0x12806e370;  1 drivers
v0x12805d9f0_0 .net "wd_i", 31 0, L_0x12806dd50;  alias, 1 drivers
v0x12805da80_0 .net "we_i", 0 0, v0x12805fc20_0;  alias, 1 drivers
E_0x128032ba0 .event posedge, v0x12805d380_0;
L_0x12806e080 .cmp/ge 32, L_0x12806df60, L_0x1300400e8;
L_0x12806e120 .concat [ 32 33 0 0], L_0x12806df60, L_0x130040130;
L_0x12806e250 .cmp/gt 65, L_0x130040178, L_0x12806e120;
L_0x12806e460 .cmp/ge 32, L_0x12806df60, L_0x1300401c0;
L_0x12806e540 .concat [ 32 33 0 0], L_0x12806df60, L_0x130040208;
L_0x12806e7a0 .cmp/gt 65, L_0x130040250, L_0x12806e540;
L_0x12806e970 .part L_0x12806df60, 2, 6;
L_0x12806ea50 .arith/sub 6, L_0x12806e970, L_0x130040298;
L_0x12806eb90 .part L_0x12806df60, 2, 6;
L_0x12806ec80 .arith/sub 6, L_0x12806eb90, L_0x1300402e0;
L_0x12806ed80 .array/port v0x12805c080, L_0x12806ee80;
L_0x12806ee80 .concat [ 6 2 0 0], L_0x12806ea50, L_0x130040328;
L_0x12806f050 .array/port v0x1280581d0, L_0x12806f160;
L_0x12806f160 .concat [ 6 2 0 0], L_0x12806ec80, L_0x130040370;
L_0x12806f330 .functor MUXZ 32, o0x130008fd0, L_0x12806f280, L_0x12806e880, C4<>;
L_0x12806f490 .functor MUXZ 32, L_0x12806f330, L_0x12806efa0, L_0x12806e370, C4<>;
S_0x12805dba0 .scope module, "riscv" "ucsbece154a_riscv" 3 15, 5 7 0, S_0x1280424c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "MemWrite_o";
    .port_info 3 /OUTPUT 32 "Adr_o";
    .port_info 4 /OUTPUT 32 "WriteData_o";
    .port_info 5 /INPUT 32 "ReadData_i";
v0x128061cb0_0 .net "ALUControl", 2 0, v0x12805f180_0;  1 drivers
v0x128067a20_0 .net "ALUSrcA", 1 0, v0x12805f460_0;  1 drivers
v0x128067b00_0 .net "ALUSrcB", 1 0, v0x12805f600_0;  1 drivers
v0x128067bd0_0 .net "AdrSrc", 0 0, v0x12805f750_0;  1 drivers
v0x128067ca0_0 .net "Adr_o", 31 0, L_0x12806df60;  alias, 1 drivers
v0x128067db0_0 .net "IRWrite", 0 0, v0x12805fa30_0;  1 drivers
v0x128067e80_0 .net "ImmSrc", 2 0, v0x12805fad0_0;  1 drivers
v0x128067f50_0 .net "MemWrite_o", 0 0, v0x12805fc20_0;  alias, 1 drivers
v0x128068020_0 .net "PCEn", 0 0, L_0x12806b000;  1 drivers
v0x128068130_0 .net "ReadData_i", 31 0, L_0x12806f490;  alias, 1 drivers
v0x128068200_0 .net "RegWrite", 0 0, v0x128060010_0;  1 drivers
v0x128068290_0 .net "ResultSrc", 1 0, v0x128060150_0;  1 drivers
v0x128068360_0 .net "WriteData_o", 31 0, L_0x12806dd50;  alias, 1 drivers
v0x128068430_0 .net "clk", 0 0, v0x128069320_0;  alias, 1 drivers
v0x128068540_0 .net "funct3", 2 0, L_0x12806db10;  1 drivers
v0x1280685d0_0 .net "funct7", 0 0, L_0x12806dc30;  1 drivers
v0x1280686a0_0 .net "op", 6 0, L_0x12806de40;  1 drivers
v0x128068870_0 .net "reset", 0 0, v0x12806acd0_0;  alias, 1 drivers
v0x128068900_0 .net "zero", 0 0, L_0x12806d9f0;  1 drivers
S_0x12805dda0 .scope module, "c" "ucsbece154a_controller" 5 30, 6 10 0, S_0x12805dba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "op_i";
    .port_info 3 /INPUT 3 "funct3_i";
    .port_info 4 /INPUT 1 "funct7_i";
    .port_info 5 /INPUT 1 "zero_i";
    .port_info 6 /OUTPUT 1 "PCWrite_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "IRWrite_o";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 2 "ALUSrcA_o";
    .port_info 11 /OUTPUT 1 "AdrSrc_o";
    .port_info 12 /OUTPUT 2 "ResultSrc_o";
    .port_info 13 /OUTPUT 2 "ALUSrcB_o";
    .port_info 14 /OUTPUT 3 "ALUControl_o";
    .port_info 15 /OUTPUT 3 "ImmSrc_o";
P_0x10f00b200 .param/l "ALUSrcA_oldpc" 1 7 31, C4<01>;
P_0x10f00b240 .param/l "ALUSrcA_pc" 1 7 30, C4<00>;
P_0x10f00b280 .param/l "ALUSrcA_reg" 1 7 32, C4<10>;
P_0x10f00b2c0 .param/l "ALUSrcB_4" 1 7 37, C4<10>;
P_0x10f00b300 .param/l "ALUSrcB_imm" 1 7 36, C4<01>;
P_0x10f00b340 .param/l "ALUSrcB_reg" 1 7 35, C4<00>;
P_0x10f00b380 .param/l "ALUcontrol_add" 1 7 10, C4<000>;
P_0x10f00b3c0 .param/l "ALUcontrol_and" 1 7 12, C4<010>;
P_0x10f00b400 .param/l "ALUcontrol_or" 1 7 13, C4<011>;
P_0x10f00b440 .param/l "ALUcontrol_slt" 1 7 14, C4<101>;
P_0x10f00b480 .param/l "ALUcontrol_sub" 1 7 11, C4<001>;
P_0x10f00b4c0 .param/l "ALUop_beq" 1 7 18, C4<01>;
P_0x10f00b500 .param/l "ALUop_mem" 1 7 17, C4<00>;
P_0x10f00b540 .param/l "ALUop_other" 1 7 19, C4<10>;
P_0x10f00b580 .param/l "ResultSrc_aluout" 1 7 23, C4<00>;
P_0x10f00b5c0 .param/l "ResultSrc_aluresult" 1 7 25, C4<10>;
P_0x10f00b600 .param/l "ResultSrc_data" 1 7 24, C4<01>;
P_0x10f00b640 .param/l "ResultSrc_lui" 1 7 26, C4<11>;
P_0x10f00b680 .param/l "imm_Btype" 1 7 43, C4<010>;
P_0x10f00b6c0 .param/l "imm_Itype" 1 7 41, C4<000>;
P_0x10f00b700 .param/l "imm_Jtype" 1 7 44, C4<011>;
P_0x10f00b740 .param/l "imm_Stype" 1 7 42, C4<001>;
P_0x10f00b780 .param/l "imm_Utype" 1 7 45, C4<100>;
P_0x10f00b7c0 .param/l "instr_ItypeALU_op" 1 7 61, C4<0010011>;
P_0x10f00b800 .param/l "instr_Rtype_op" 1 7 56, C4<0110011>;
P_0x10f00b840 .param/l "instr_addsub_funct3" 1 7 49, C4<000>;
P_0x10f00b880 .param/l "instr_and_funct3" 1 7 52, C4<111>;
P_0x10f00b8c0 .param/l "instr_beq_op" 1 7 60, C4<1100011>;
P_0x10f00b900 .param/l "instr_jal_op" 1 7 59, C4<1101111>;
P_0x10f00b940 .param/l "instr_lui_op" 1 7 62, C4<0110111>;
P_0x10f00b980 .param/l "instr_lw_op" 1 7 57, C4<0000011>;
P_0x10f00b9c0 .param/l "instr_or_funct3" 1 7 51, C4<110>;
P_0x10f00ba00 .param/l "instr_slt_funct3" 1 7 50, C4<010>;
P_0x10f00ba40 .param/l "instr_sw_op" 1 7 58, C4<0100011>;
P_0x10f00ba80 .param/l "pc_start" 1 7 7, C4<00000000000000010000000000000000>;
P_0x10f00bac0 .param/l "state_ALUWB" 1 7 72, C4<0111>;
P_0x10f00bb00 .param/l "state_BEQ" 1 7 75, C4<1010>;
P_0x10f00bb40 .param/l "state_Decode" 1 7 66, C4<0001>;
P_0x10f00bb80 .param/l "state_ExecuteI" 1 7 73, C4<1000>;
P_0x10f00bbc0 .param/l "state_ExecuteR" 1 7 71, C4<0110>;
P_0x10f00bc00 .param/l "state_Fetch" 1 7 65, C4<0000>;
P_0x10f00bc40 .param/l "state_JAL" 1 7 74, C4<1001>;
P_0x10f00bc80 .param/l "state_LUI" 1 7 76, C4<1011>;
P_0x10f00bcc0 .param/l "state_MemAdr" 1 7 67, C4<0010>;
P_0x10f00bd00 .param/l "state_MemRead" 1 7 68, C4<0011>;
P_0x10f00bd40 .param/l "state_MemWB" 1 7 69, C4<0100>;
P_0x10f00bd80 .param/l "state_MemWrite" 1 7 70, C4<0101>;
L_0x12806ae20 .functor AND 1, L_0x12806dc30, L_0x12806ad60, C4<1>, C4<1>;
L_0x12806aed0 .functor AND 1, v0x12805f860_0, L_0x12806d9f0, C4<1>, C4<1>;
L_0x12806b000 .functor OR 1, L_0x12806aed0, v0x12805fcd0_0, C4<0>, C4<0>;
v0x12805f180_0 .var "ALUControl_o", 2 0;
v0x12805f240_0 .var "ALUOp", 1 0;
v0x12805f2f0_0 .net "ALUOp_next", 1 0, L_0x12806b970;  1 drivers
v0x12805f3b0_0 .net "ALUSrcA_next", 1 0, L_0x12806b560;  1 drivers
v0x12805f460_0 .var "ALUSrcA_o", 1 0;
v0x12805f550_0 .net "ALUSrcB_next", 1 0, L_0x12806b640;  1 drivers
v0x12805f600_0 .var "ALUSrcB_o", 1 0;
v0x12805f6b0_0 .net "AdrSrc_next", 0 0, L_0x12806b6e0;  1 drivers
v0x12805f750_0 .var "AdrSrc_o", 0 0;
v0x12805f860_0 .var "Branch", 0 0;
v0x12805f8f0_0 .net "Branch_next", 0 0, L_0x12806b190;  1 drivers
v0x12805f990_0 .net "IRWrite_next", 0 0, L_0x12806b350;  1 drivers
v0x12805fa30_0 .var "IRWrite_o", 0 0;
v0x12805fad0_0 .var "ImmSrc_o", 2 0;
v0x12805fb80_0 .net "MemWrite_next", 0 0, L_0x12806b290;  1 drivers
v0x12805fc20_0 .var "MemWrite_o", 0 0;
v0x12805fcd0_0 .var "PCUpdate", 0 0;
v0x12805fe60_0 .net "PCUpdate_next", 0 0, L_0x12806b0b0;  1 drivers
v0x12805fef0_0 .net "PCWrite_o", 0 0, L_0x12806b000;  alias, 1 drivers
v0x12805ff80_0 .net "RegWrite_next", 0 0, L_0x12806b4c0;  1 drivers
v0x128060010_0 .var "RegWrite_o", 0 0;
v0x1280600a0_0 .net "ResultSrc_next", 1 0, L_0x12806b8d0;  1 drivers
v0x128060150_0 .var "ResultSrc_o", 1 0;
v0x128060200_0 .net "RtypeSub", 0 0, L_0x12806ae20;  1 drivers
v0x1280602a0_0 .net *"_ivl_1", 0 0, L_0x12806ad60;  1 drivers
v0x128060350_0 .net *"_ivl_20", 13 0, v0x128060560_0;  1 drivers
v0x128060400_0 .net *"_ivl_4", 0 0, L_0x12806aed0;  1 drivers
v0x1280604b0_0 .net "clk", 0 0, v0x128069320_0;  alias, 1 drivers
v0x128060560_0 .var "controls_next", 13 0;
v0x1280605f0_0 .net "funct3_i", 2 0, L_0x12806db10;  alias, 1 drivers
v0x128060680_0 .net "funct7_i", 0 0, L_0x12806dc30;  alias, 1 drivers
v0x128060710_0 .net "op_i", 6 0, L_0x12806de40;  alias, 1 drivers
v0x1280607a0_0 .net "reset", 0 0, v0x12806acd0_0;  alias, 1 drivers
v0x12805fd60_0 .var "state", 3 0;
v0x128060a30_0 .var "state_next", 3 0;
v0x128060ac0_0 .net "zero_i", 0 0, L_0x12806d9f0;  alias, 1 drivers
E_0x12805f010 .event anyedge, v0x128060a30_0;
E_0x12805f060 .event anyedge, v0x1280607a0_0, v0x12805fd60_0, v0x128060710_0;
E_0x12805f0c0 .event anyedge, v0x12805f240_0, v0x1280605f0_0, v0x128060200_0;
E_0x12805f140 .event anyedge, v0x128060710_0;
L_0x12806ad60 .part L_0x12806de40, 5, 1;
L_0x12806b0b0 .part v0x128060560_0, 13, 1;
L_0x12806b190 .part v0x128060560_0, 12, 1;
L_0x12806b290 .part v0x128060560_0, 11, 1;
L_0x12806b350 .part v0x128060560_0, 10, 1;
L_0x12806b4c0 .part v0x128060560_0, 9, 1;
L_0x12806b560 .part v0x128060560_0, 7, 2;
L_0x12806b640 .part v0x128060560_0, 5, 2;
L_0x12806b6e0 .part v0x128060560_0, 4, 1;
L_0x12806b8d0 .part v0x128060560_0, 2, 2;
L_0x12806b970 .part v0x128060560_0, 0, 2;
S_0x128060ca0 .scope module, "dp" "ucsbece154a_datapath" 5 49, 8 10 0, S_0x12805dba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "PCEn_i";
    .port_info 3 /INPUT 2 "ALUSrcA_i";
    .port_info 4 /INPUT 2 "ALUSrcB_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /INPUT 1 "AdrSrc_i";
    .port_info 7 /INPUT 1 "IRWrite_i";
    .port_info 8 /INPUT 2 "ResultSrc_i";
    .port_info 9 /INPUT 3 "ALUControl_i";
    .port_info 10 /INPUT 3 "ImmSrc_i";
    .port_info 11 /OUTPUT 1 "zero_o";
    .port_info 12 /OUTPUT 32 "Adr_o";
    .port_info 13 /OUTPUT 32 "WriteData_o";
    .port_info 14 /INPUT 32 "ReadData_i";
    .port_info 15 /OUTPUT 7 "op_o";
    .port_info 16 /OUTPUT 3 "funct3_o";
    .port_info 17 /OUTPUT 1 "funct7_o";
P_0x10f00be00 .param/l "ALUSrcA_oldpc" 1 7 31, C4<01>;
P_0x10f00be40 .param/l "ALUSrcA_pc" 1 7 30, C4<00>;
P_0x10f00be80 .param/l "ALUSrcA_reg" 1 7 32, C4<10>;
P_0x10f00bec0 .param/l "ALUSrcB_4" 1 7 37, C4<10>;
P_0x10f00bf00 .param/l "ALUSrcB_imm" 1 7 36, C4<01>;
P_0x10f00bf40 .param/l "ALUSrcB_reg" 1 7 35, C4<00>;
P_0x10f00bf80 .param/l "ALUcontrol_add" 1 7 10, C4<000>;
P_0x10f00bfc0 .param/l "ALUcontrol_and" 1 7 12, C4<010>;
P_0x10f00c000 .param/l "ALUcontrol_or" 1 7 13, C4<011>;
P_0x10f00c040 .param/l "ALUcontrol_slt" 1 7 14, C4<101>;
P_0x10f00c080 .param/l "ALUcontrol_sub" 1 7 11, C4<001>;
P_0x10f00c0c0 .param/l "ALUop_beq" 1 7 18, C4<01>;
P_0x10f00c100 .param/l "ALUop_mem" 1 7 17, C4<00>;
P_0x10f00c140 .param/l "ALUop_other" 1 7 19, C4<10>;
P_0x10f00c180 .param/l "ResultSrc_aluout" 1 7 23, C4<00>;
P_0x10f00c1c0 .param/l "ResultSrc_aluresult" 1 7 25, C4<10>;
P_0x10f00c200 .param/l "ResultSrc_data" 1 7 24, C4<01>;
P_0x10f00c240 .param/l "ResultSrc_lui" 1 7 26, C4<11>;
P_0x10f00c280 .param/l "imm_Btype" 1 7 43, C4<010>;
P_0x10f00c2c0 .param/l "imm_Itype" 1 7 41, C4<000>;
P_0x10f00c300 .param/l "imm_Jtype" 1 7 44, C4<011>;
P_0x10f00c340 .param/l "imm_Stype" 1 7 42, C4<001>;
P_0x10f00c380 .param/l "imm_Utype" 1 7 45, C4<100>;
P_0x10f00c3c0 .param/l "instr_ItypeALU_op" 1 7 61, C4<0010011>;
P_0x10f00c400 .param/l "instr_Rtype_op" 1 7 56, C4<0110011>;
P_0x10f00c440 .param/l "instr_addsub_funct3" 1 7 49, C4<000>;
P_0x10f00c480 .param/l "instr_and_funct3" 1 7 52, C4<111>;
P_0x10f00c4c0 .param/l "instr_beq_op" 1 7 60, C4<1100011>;
P_0x10f00c500 .param/l "instr_jal_op" 1 7 59, C4<1101111>;
P_0x10f00c540 .param/l "instr_lui_op" 1 7 62, C4<0110111>;
P_0x10f00c580 .param/l "instr_lw_op" 1 7 57, C4<0000011>;
P_0x10f00c5c0 .param/l "instr_or_funct3" 1 7 51, C4<110>;
P_0x10f00c600 .param/l "instr_slt_funct3" 1 7 50, C4<010>;
P_0x10f00c640 .param/l "instr_sw_op" 1 7 58, C4<0100011>;
P_0x10f00c680 .param/l "pc_start" 1 7 7, C4<00000000000000010000000000000000>;
P_0x10f00c6c0 .param/l "state_ALUWB" 1 7 72, C4<0111>;
P_0x10f00c700 .param/l "state_BEQ" 1 7 75, C4<1010>;
P_0x10f00c740 .param/l "state_Decode" 1 7 66, C4<0001>;
P_0x10f00c780 .param/l "state_ExecuteI" 1 7 73, C4<1000>;
P_0x10f00c7c0 .param/l "state_ExecuteR" 1 7 71, C4<0110>;
P_0x10f00c800 .param/l "state_Fetch" 1 7 65, C4<0000>;
P_0x10f00c840 .param/l "state_JAL" 1 7 74, C4<1001>;
P_0x10f00c880 .param/l "state_LUI" 1 7 76, C4<1011>;
P_0x10f00c8c0 .param/l "state_MemAdr" 1 7 67, C4<0010>;
P_0x10f00c900 .param/l "state_MemRead" 1 7 68, C4<0011>;
P_0x10f00c940 .param/l "state_MemWB" 1 7 69, C4<0100>;
P_0x10f00c980 .param/l "state_MemWrite" 1 7 70, C4<0101>;
L_0x12806dd50 .functor BUFZ 32, L_0x12806c1b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128065ee0_0 .var "A", 31 0;
v0x128065fa0_0 .net "ALUControl_i", 2 0, v0x12805f180_0;  alias, 1 drivers
v0x128066040_0 .net "ALUResult", 31 0, v0x128063470_0;  1 drivers
v0x1280660f0_0 .net "ALUSrcA_i", 1 0, v0x12805f460_0;  alias, 1 drivers
v0x1280661a0_0 .net "ALUSrcB_i", 1 0, v0x12805f600_0;  alias, 1 drivers
v0x128066270_0 .var "ALUout", 31 0;
v0x128066310_0 .net "AdrSrc_i", 0 0, v0x12805f750_0;  alias, 1 drivers
v0x1280663c0_0 .net "Adr_o", 31 0, L_0x12806df60;  alias, 1 drivers
v0x128066470_0 .var "B", 31 0;
v0x128066590_0 .var "Data", 31 0;
v0x128066640_0 .net "IRWrite_i", 0 0, v0x12805fa30_0;  alias, 1 drivers
v0x1280666f0_0 .var "ImmExt", 31 0;
v0x128066780_0 .net "ImmSrc_i", 2 0, v0x12805fad0_0;  alias, 1 drivers
v0x128066810_0 .var "Instr", 31 0;
v0x1280668b0_0 .var "OldPC", 31 0;
v0x128066960_0 .var "PC", 31 0;
v0x128066a10_0 .net "PCEn_i", 0 0, L_0x12806b000;  alias, 1 drivers
v0x128066bc0_0 .net "ReadData_i", 31 0, L_0x12806f490;  alias, 1 drivers
v0x128066c50_0 .net "RegWrite_i", 0 0, v0x128060010_0;  alias, 1 drivers
v0x128066ce0_0 .var "Result", 31 0;
v0x128066d70_0 .net "ResultSrc_i", 1 0, v0x128060150_0;  alias, 1 drivers
v0x128066e00_0 .var "SrcA", 31 0;
v0x128066eb0_0 .var "SrcB", 31 0;
v0x128066f60_0 .net "WriteData_o", 31 0, L_0x12806dd50;  alias, 1 drivers
v0x128067010_0 .net "a1", 4 0, L_0x12806ba80;  1 drivers
v0x1280670c0_0 .net "a2", 4 0, L_0x12806bb20;  1 drivers
v0x128067170_0 .net "a3", 4 0, L_0x12806bc40;  1 drivers
v0x128067220_0 .net "clk", 0 0, v0x128069320_0;  alias, 1 drivers
v0x1280672b0_0 .net "funct3_o", 2 0, L_0x12806db10;  alias, 1 drivers
v0x128067360_0 .net "funct7_o", 0 0, L_0x12806dc30;  alias, 1 drivers
v0x128067410_0 .net "op_o", 6 0, L_0x12806de40;  alias, 1 drivers
v0x1280674c0_0 .net "rd1", 31 0, L_0x12806bee0;  1 drivers
v0x128067570_0 .net "rd2", 31 0, L_0x12806c1b0;  1 drivers
v0x128066ac0_0 .net "reset", 0 0, v0x12806acd0_0;  alias, 1 drivers
v0x128067800_0 .net "zero_o", 0 0, L_0x12806d9f0;  alias, 1 drivers
E_0x128061ef0/0 .event anyedge, v0x12805f460_0, v0x128066960_0, v0x1280668b0_0, v0x128065ee0_0;
E_0x128061ef0/1 .event anyedge, v0x12805f600_0, v0x128066470_0, v0x1280666f0_0, v0x128060150_0;
E_0x128061ef0/2 .event anyedge, v0x128066270_0, v0x128066590_0, v0x128063470_0;
E_0x128061ef0 .event/or E_0x128061ef0/0, E_0x128061ef0/1, E_0x128061ef0/2;
E_0x128061f90 .event anyedge, v0x12805fad0_0, v0x128066810_0;
L_0x12806ba80 .part v0x128066810_0, 15, 5;
L_0x12806bb20 .part v0x128066810_0, 20, 5;
L_0x12806bc40 .part v0x128066810_0, 7, 5;
L_0x12806db10 .part v0x128066810_0, 12, 3;
L_0x12806dc30 .part v0x128066810_0, 30, 1;
L_0x12806de40 .part v0x128066810_0, 0, 7;
L_0x12806df60 .functor MUXZ 32, v0x128066960_0, v0x128066ce0_0, v0x12805f750_0, C4<>;
S_0x128061fe0 .scope module, "alu" "ucsbece154a_alu" 8 83, 9 7 0, S_0x128060ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /INPUT 32 "b_i";
    .port_info 2 /INPUT 3 "alucontrol_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
P_0x10f00ca00 .param/l "ALUSrcA_oldpc" 1 7 31, C4<01>;
P_0x10f00ca40 .param/l "ALUSrcA_pc" 1 7 30, C4<00>;
P_0x10f00ca80 .param/l "ALUSrcA_reg" 1 7 32, C4<10>;
P_0x10f00cac0 .param/l "ALUSrcB_4" 1 7 37, C4<10>;
P_0x10f00cb00 .param/l "ALUSrcB_imm" 1 7 36, C4<01>;
P_0x10f00cb40 .param/l "ALUSrcB_reg" 1 7 35, C4<00>;
P_0x10f00cb80 .param/l "ALUcontrol_add" 1 7 10, C4<000>;
P_0x10f00cbc0 .param/l "ALUcontrol_and" 1 7 12, C4<010>;
P_0x10f00cc00 .param/l "ALUcontrol_or" 1 7 13, C4<011>;
P_0x10f00cc40 .param/l "ALUcontrol_slt" 1 7 14, C4<101>;
P_0x10f00cc80 .param/l "ALUcontrol_sub" 1 7 11, C4<001>;
P_0x10f00ccc0 .param/l "ALUop_beq" 1 7 18, C4<01>;
P_0x10f00cd00 .param/l "ALUop_mem" 1 7 17, C4<00>;
P_0x10f00cd40 .param/l "ALUop_other" 1 7 19, C4<10>;
P_0x10f00cd80 .param/l "ResultSrc_aluout" 1 7 23, C4<00>;
P_0x10f00cdc0 .param/l "ResultSrc_aluresult" 1 7 25, C4<10>;
P_0x10f00ce00 .param/l "ResultSrc_data" 1 7 24, C4<01>;
P_0x10f00ce40 .param/l "ResultSrc_lui" 1 7 26, C4<11>;
P_0x10f00ce80 .param/l "imm_Btype" 1 7 43, C4<010>;
P_0x10f00cec0 .param/l "imm_Itype" 1 7 41, C4<000>;
P_0x10f00cf00 .param/l "imm_Jtype" 1 7 44, C4<011>;
P_0x10f00cf40 .param/l "imm_Stype" 1 7 42, C4<001>;
P_0x10f00cf80 .param/l "imm_Utype" 1 7 45, C4<100>;
P_0x10f00cfc0 .param/l "instr_ItypeALU_op" 1 7 61, C4<0010011>;
P_0x10f00d000 .param/l "instr_Rtype_op" 1 7 56, C4<0110011>;
P_0x10f00d040 .param/l "instr_addsub_funct3" 1 7 49, C4<000>;
P_0x10f00d080 .param/l "instr_and_funct3" 1 7 52, C4<111>;
P_0x10f00d0c0 .param/l "instr_beq_op" 1 7 60, C4<1100011>;
P_0x10f00d100 .param/l "instr_jal_op" 1 7 59, C4<1101111>;
P_0x10f00d140 .param/l "instr_lui_op" 1 7 62, C4<0110111>;
P_0x10f00d180 .param/l "instr_lw_op" 1 7 57, C4<0000011>;
P_0x10f00d1c0 .param/l "instr_or_funct3" 1 7 51, C4<110>;
P_0x10f00d200 .param/l "instr_slt_funct3" 1 7 50, C4<010>;
P_0x10f00d240 .param/l "instr_sw_op" 1 7 58, C4<0100011>;
P_0x10f00d280 .param/l "pc_start" 1 7 7, C4<00000000000000010000000000000000>;
P_0x10f00d2c0 .param/l "state_ALUWB" 1 7 72, C4<0111>;
P_0x10f00d300 .param/l "state_BEQ" 1 7 75, C4<1010>;
P_0x10f00d340 .param/l "state_Decode" 1 7 66, C4<0001>;
P_0x10f00d380 .param/l "state_ExecuteI" 1 7 73, C4<1000>;
P_0x10f00d3c0 .param/l "state_ExecuteR" 1 7 71, C4<0110>;
P_0x10f00d400 .param/l "state_Fetch" 1 7 65, C4<0000>;
P_0x10f00d440 .param/l "state_JAL" 1 7 74, C4<1001>;
P_0x10f00d480 .param/l "state_LUI" 1 7 76, C4<1011>;
P_0x10f00d4c0 .param/l "state_MemAdr" 1 7 67, C4<0010>;
P_0x10f00d500 .param/l "state_MemRead" 1 7 68, C4<0011>;
P_0x10f00d540 .param/l "state_MemWB" 1 7 69, C4<0100>;
P_0x10f00d580 .param/l "state_MemWrite" 1 7 70, C4<0101>;
L_0x1300400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128063190_0 .net/2u *"_ivl_0", 31 0, L_0x1300400a0;  1 drivers
v0x128063250_0 .net "a_i", 31 0, v0x128066e00_0;  1 drivers
v0x128063300_0 .net "alucontrol_i", 2 0, v0x12805f180_0;  alias, 1 drivers
v0x1280633d0_0 .net "b_i", 31 0, v0x128066eb0_0;  1 drivers
v0x128063470_0 .var "result_o", 31 0;
v0x128063560_0 .net "zero_o", 0 0, L_0x12806d9f0;  alias, 1 drivers
E_0x128063130 .event anyedge, v0x12805f180_0, v0x128063250_0, v0x1280633d0_0;
L_0x12806d9f0 .cmp/eq 32, v0x128063470_0, L_0x1300400a0;
S_0x128063660 .scope module, "rf" "ucsbece154a_rf" 8 71, 10 7 0, S_0x128060ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "a1_i";
    .port_info 2 /INPUT 5 "a2_i";
    .port_info 3 /INPUT 5 "a3_i";
    .port_info 4 /OUTPUT 32 "rd1_o";
    .port_info 5 /OUTPUT 32 "rd2_o";
    .port_info 6 /INPUT 1 "we3_i";
    .port_info 7 /INPUT 32 "wd3_i";
L_0x12806bee0 .functor BUFZ 32, L_0x12806bd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12806c1b0 .functor BUFZ 32, L_0x12806bfd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x128063930 .array "MEM", 31 0, 31 0;
v0x128063ca0_0 .net *"_ivl_0", 31 0, L_0x12806bd20;  1 drivers
v0x128063d50_0 .net *"_ivl_10", 6 0, L_0x12806c070;  1 drivers
L_0x130040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x128063e10_0 .net *"_ivl_13", 1 0, L_0x130040058;  1 drivers
v0x128063ec0_0 .net *"_ivl_2", 6 0, L_0x12806bdc0;  1 drivers
L_0x130040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x128063fb0_0 .net *"_ivl_5", 1 0, L_0x130040010;  1 drivers
v0x128064060_0 .net *"_ivl_8", 31 0, L_0x12806bfd0;  1 drivers
v0x128064110_0 .net "a0", 31 0, v0x128063930_10;  1 drivers
v0x1280641c0_0 .net "a1", 31 0, v0x128063930_11;  1 drivers
v0x1280642d0_0 .net "a1_i", 4 0, L_0x12806ba80;  alias, 1 drivers
v0x128064380_0 .net "a2", 31 0, v0x128063930_12;  1 drivers
v0x128064430_0 .net "a2_i", 4 0, L_0x12806bb20;  alias, 1 drivers
v0x1280644e0_0 .net "a3", 31 0, v0x128063930_13;  1 drivers
v0x128064590_0 .net "a3_i", 4 0, L_0x12806bc40;  alias, 1 drivers
v0x128064640_0 .net "a4", 31 0, v0x128063930_14;  1 drivers
v0x1280646f0_0 .net "a5", 31 0, v0x128063930_15;  1 drivers
v0x1280647a0_0 .net "a6", 31 0, v0x128063930_16;  1 drivers
v0x128064930_0 .net "a7", 31 0, v0x128063930_17;  1 drivers
v0x1280649c0_0 .net "clk", 0 0, v0x128069320_0;  alias, 1 drivers
v0x128064a90_0 .net "gp", 31 0, v0x128063930_3;  1 drivers
v0x128064b20_0 .net "ra", 31 0, v0x128063930_1;  1 drivers
v0x128064bb0_0 .net "rd1_o", 31 0, L_0x12806bee0;  alias, 1 drivers
v0x128064c40_0 .net "rd2_o", 31 0, L_0x12806c1b0;  alias, 1 drivers
v0x128064cd0_0 .net "s0", 31 0, v0x128063930_8;  1 drivers
v0x128064d80_0 .net "s1", 31 0, v0x128063930_9;  1 drivers
v0x128064e30_0 .net "s10", 31 0, v0x128063930_26;  1 drivers
v0x128064ee0_0 .net "s11", 31 0, v0x128063930_27;  1 drivers
v0x128064f90_0 .net "s2", 31 0, v0x128063930_18;  1 drivers
v0x128065040_0 .net "s3", 31 0, v0x128063930_19;  1 drivers
v0x1280650f0_0 .net "s4", 31 0, v0x128063930_20;  1 drivers
v0x1280651a0_0 .net "s5", 31 0, v0x128063930_21;  1 drivers
v0x128065250_0 .net "s6", 31 0, v0x128063930_22;  1 drivers
v0x128065300_0 .net "s7", 31 0, v0x128063930_23;  1 drivers
v0x128064850_0 .net "s8", 31 0, v0x128063930_24;  1 drivers
v0x128065590_0 .net "s9", 31 0, v0x128063930_25;  1 drivers
v0x128065620_0 .net "sp", 31 0, v0x128063930_2;  1 drivers
v0x1280656c0_0 .net "t0", 31 0, v0x128063930_5;  1 drivers
v0x128065770_0 .net "t1", 31 0, v0x128063930_6;  1 drivers
v0x128065820_0 .net "t2", 31 0, v0x128063930_7;  1 drivers
v0x1280658d0_0 .net "t3", 31 0, v0x128063930_28;  1 drivers
v0x128065980_0 .net "t4", 31 0, v0x128063930_29;  1 drivers
v0x128065a30_0 .net "t5", 31 0, v0x128063930_30;  1 drivers
v0x128065ae0_0 .net "t6", 31 0, v0x128063930_31;  1 drivers
v0x128065b90_0 .net "tp", 31 0, v0x128063930_4;  1 drivers
v0x128065c40_0 .net "wd3_i", 31 0, v0x128066ce0_0;  1 drivers
v0x128065cf0_0 .net "we3_i", 0 0, v0x128060010_0;  alias, 1 drivers
v0x128065d80_0 .net "zero", 31 0, v0x128063930_0;  1 drivers
L_0x12806bd20 .array/port v0x128063930, L_0x12806bdc0;
L_0x12806bdc0 .concat [ 5 2 0 0], L_0x12806ba80, L_0x130040010;
L_0x12806bfd0 .array/port v0x128063930, L_0x12806c070;
L_0x12806c070 .concat [ 5 2 0 0], L_0x12806bb20, L_0x130040058;
    .scope S_0x12805dda0;
T_0 ;
    %wait E_0x12805f140;
    %load/vec4 v0x128060710_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x12805fad0_0, 0, 3;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12805fad0_0, 0, 3;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12805fad0_0, 0, 3;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x12805fad0_0, 0, 3;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12805fad0_0, 0, 3;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12805fad0_0, 0, 3;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12805fad0_0, 0, 3;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12805fad0_0, 0, 3;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12805dda0;
T_1 ;
    %wait E_0x12805f0c0;
    %load/vec4 v0x12805f240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x12805f180_0, 0, 3;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12805f180_0, 0, 3;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12805f180_0, 0, 3;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x1280605f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x12805f180_0, 0, 3;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v0x128060200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12805f180_0, 0, 3;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12805f180_0, 0, 3;
T_1.12 ;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x12805f180_0, 0, 3;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12805f180_0, 0, 3;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12805f180_0, 0, 3;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12805dda0;
T_2 ;
    %wait E_0x12805f060;
    %load/vec4 v0x1280607a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12805fd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.15;
T_2.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.15;
T_2.3 ;
    %load/vec4 v0x128060710_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.24;
T_2.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.24;
T_2.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.24;
T_2.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.24;
T_2.19 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.24;
T_2.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.24;
T_2.21 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.24;
T_2.22 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
    %jmp T_2.15;
T_2.4 ;
    %load/vec4 v0x128060710_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.28;
T_2.25 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.28;
T_2.26 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.28;
T_2.28 ;
    %pop/vec4 1;
    %jmp T_2.15;
T_2.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.15;
T_2.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.15;
T_2.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.15;
T_2.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.15;
T_2.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.15;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.15;
T_2.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.15;
T_2.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.15;
T_2.13 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x128060a30_0, 0, 4;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12805dda0;
T_3 ;
    %wait E_0x12805f010;
    %load/vec4 v0x128060a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 16383, 16383, 14;
    %store/vec4 v0x128060560_0, 0, 14;
    %jmp T_3.13;
T_3.0 ;
    %pushi/vec4 13384, 4096, 14;
    %store/vec4 v0x128060560_0, 0, 14;
    %jmp T_3.13;
T_3.1 ;
    %pushi/vec4 188, 28, 14;
    %store/vec4 v0x128060560_0, 0, 14;
    %jmp T_3.13;
T_3.2 ;
    %pushi/vec4 316, 28, 14;
    %store/vec4 v0x128060560_0, 0, 14;
    %jmp T_3.13;
T_3.3 ;
    %pushi/vec4 499, 483, 14;
    %store/vec4 v0x128060560_0, 0, 14;
    %jmp T_3.13;
T_3.4 ;
    %pushi/vec4 1015, 499, 14;
    %store/vec4 v0x128060560_0, 0, 14;
    %jmp T_3.13;
T_3.5 ;
    %pushi/vec4 2547, 483, 14;
    %store/vec4 v0x128060560_0, 0, 14;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 286, 28, 14;
    %store/vec4 v0x128060560_0, 0, 14;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 1011, 499, 14;
    %store/vec4 v0x128060560_0, 0, 14;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 318, 28, 14;
    %store/vec4 v0x128060560_0, 0, 14;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 8400, 16, 14;
    %store/vec4 v0x128060560_0, 0, 14;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 4369, 16, 14;
    %store/vec4 v0x128060560_0, 0, 14;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 432, 400, 14;
    %store/vec4 v0x128060560_0, 0, 14;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12805dda0;
T_4 ;
    %wait E_0x128032ba0;
    %load/vec4 v0x128060a30_0;
    %assign/vec4 v0x12805fd60_0, 0;
    %load/vec4 v0x12805fe60_0;
    %assign/vec4 v0x12805fcd0_0, 0;
    %load/vec4 v0x12805f8f0_0;
    %assign/vec4 v0x12805f860_0, 0;
    %load/vec4 v0x12805fb80_0;
    %assign/vec4 v0x12805fc20_0, 0;
    %load/vec4 v0x12805f990_0;
    %assign/vec4 v0x12805fa30_0, 0;
    %load/vec4 v0x12805ff80_0;
    %assign/vec4 v0x128060010_0, 0;
    %load/vec4 v0x12805f3b0_0;
    %assign/vec4 v0x12805f460_0, 0;
    %load/vec4 v0x12805f550_0;
    %assign/vec4 v0x12805f600_0, 0;
    %load/vec4 v0x12805f6b0_0;
    %assign/vec4 v0x12805f750_0, 0;
    %load/vec4 v0x1280600a0_0;
    %assign/vec4 v0x128060150_0, 0;
    %load/vec4 v0x12805f2f0_0;
    %assign/vec4 v0x12805f240_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x128063660;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x128063930, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x128063660;
T_6 ;
    %wait E_0x128032ba0;
    %load/vec4 v0x128065cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x128064590_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x128065c40_0;
    %load/vec4 v0x128064590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x128063930, 0, 4;
T_6.0 ;
    %load/vec4 v0x128065cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.5, 9;
    %load/vec4 v0x128064590_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %vpi_call 10 27 "$warning", "Attempted to write to $zero register" {0 0 0};
T_6.3 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x128061fe0;
T_7 ;
    %wait E_0x128063130;
    %load/vec4 v0x128063300_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %vpi_call 9 26 "$warning", "Unsupported ALUOp given: %h", v0x128063300_0 {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x128063470_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x128063250_0;
    %load/vec4 v0x1280633d0_0;
    %and;
    %store/vec4 v0x128063470_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x128063250_0;
    %load/vec4 v0x1280633d0_0;
    %or;
    %store/vec4 v0x128063470_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x128063250_0;
    %load/vec4 v0x1280633d0_0;
    %add;
    %store/vec4 v0x128063470_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x128063250_0;
    %load/vec4 v0x1280633d0_0;
    %sub;
    %store/vec4 v0x128063470_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x128063250_0;
    %load/vec4 v0x1280633d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x128063470_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x128060ca0;
T_8 ;
    %wait E_0x128032ba0;
    %load/vec4 v0x128066ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v0x128066960_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x1280668b0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x128066810_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x128066590_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x128065ee0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x128066470_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x128066270_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x128066a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x128066ce0_0;
    %assign/vec4 v0x128066960_0, 0;
T_8.2 ;
    %load/vec4 v0x128066640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x128066960_0;
    %assign/vec4 v0x1280668b0_0, 0;
T_8.4 ;
    %load/vec4 v0x128066640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x128066bc0_0;
    %assign/vec4 v0x128066810_0, 0;
T_8.6 ;
    %load/vec4 v0x128066bc0_0;
    %assign/vec4 v0x128066590_0, 0;
    %load/vec4 v0x1280674c0_0;
    %assign/vec4 v0x128065ee0_0, 0;
    %load/vec4 v0x128067570_0;
    %assign/vec4 v0x128066470_0, 0;
    %load/vec4 v0x128066040_0;
    %assign/vec4 v0x128066270_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x128060ca0;
T_9 ;
    %wait E_0x128061f90;
    %load/vec4 v0x128066780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1280666f0_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x128066810_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x128066810_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1280666f0_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x128066810_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x128066810_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128066810_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1280666f0_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x128066810_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x128066810_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128066810_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128066810_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1280666f0_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x128066810_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x128066810_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128066810_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x128066810_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1280666f0_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x128066810_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x1280666f0_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x128060ca0;
T_10 ;
    %wait E_0x128061ef0;
    %load/vec4 v0x1280660f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128066e00_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x128066960_0;
    %store/vec4 v0x128066e00_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x1280668b0_0;
    %store/vec4 v0x128066e00_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x128065ee0_0;
    %store/vec4 v0x128066e00_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1280661a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x128066eb0_0, 0, 32;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x128066470_0;
    %store/vec4 v0x128066eb0_0, 0, 32;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x1280666f0_0;
    %store/vec4 v0x128066eb0_0, 0, 32;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x128066eb0_0, 0, 32;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %load/vec4 v0x128066d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %load/vec4 v0x128066040_0;
    %store/vec4 v0x128066ce0_0, 0, 32;
    %jmp T_10.14;
T_10.10 ;
    %load/vec4 v0x128066270_0;
    %store/vec4 v0x128066ce0_0, 0, 32;
    %jmp T_10.14;
T_10.11 ;
    %load/vec4 v0x128066590_0;
    %store/vec4 v0x128066ce0_0, 0, 32;
    %jmp T_10.14;
T_10.12 ;
    %load/vec4 v0x128066040_0;
    %store/vec4 v0x128066ce0_0, 0, 32;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x128051f10;
T_11 ;
    %vpi_call 4 20 "$readmemh", "text.dat", v0x12805c080 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x128051f10;
T_12 ;
    %wait E_0x128032ba0;
    %load/vec4 v0x12805da80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x12805da80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x12805d580_0;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x12805d9f0_0;
    %load/vec4 v0x12805d420_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1280581d0, 0, 4;
T_12.2 ;
    %load/vec4 v0x12805d2d0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_12.5, 4;
    %load/vec4 v0x12805d2d0_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %vpi_call 4 59 "$warning", "Attempted to write to invalid address 0x%h. Address coerced to 0x%h.", v0x12805d2d0_0, S<0,vec4,u32> {1 0 0};
T_12.5 ;
    %load/vec4 v0x12805d580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %load/vec4 v0x12805d2d0_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %vpi_call 4 61 "$warning", "Attempted to write to out-of-range address 0x%h.", S<0,vec4,u32> {1 0 0};
T_12.7 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12802a2a0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128069320_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x12802a2a0;
T_14 ;
    %delay 1, 0;
    %load/vec4 v0x128069320_0;
    %inv;
    %assign/vec4 v0x128069320_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12802a2a0;
T_15 ;
    %vpi_call 2 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12802a2a0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x12802a2a0;
T_16 ;
    %wait E_0x128032ba0;
    %load/vec4 v0x1280693b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1280693b0_0, 0, 32;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12802a2a0;
T_17 ;
    %vpi_call 2 75 "$display", "Begin simulation." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12806acd0_0, 0, 1;
    %wait E_0x1280496f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12806acd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1280693b0_0, 0, 32;
    %wait E_0x1280496f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12806acd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128069460_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x128069460_0;
    %cmpi/u 100, 0, 32;
    %jmp/0xz T_17.1, 5;
    %wait E_0x1280496f0;
    %load/vec4 v0x128069460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x128069460_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call 2 88 "$display", v0x12806ac20_0 {0 0 0};
    %load/vec4 v0x12806ac20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %jmp T_17.3;
T_17.2 ;
    %vpi_func/s 2 89 "$sformatf", "reg_zero incorrect" {0 0 0};
    %vpi_func/s 2 89 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 89 "$display", S<0,str> {0 0 1};
T_17.3 ;
    %load/vec4 v0x12806a620_0;
    %pushi/vec4 200208384, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.4, 4;
    %jmp T_17.5;
T_17.4 ;
    %vpi_func/s 2 90 "$sformatf", "reg_sp incorrect" {0 0 0};
    %vpi_func/s 2 90 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 90 "$display", S<0,str> {0 0 1};
T_17.5 ;
    %load/vec4 v0x128069b50_0;
    %pushi/vec4 268435532, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.6, 4;
    %jmp T_17.7;
T_17.6 ;
    %vpi_func/s 2 91 "$sformatf", "reg_gp incorrect" {0 0 0};
    %vpi_func/s 2 91 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 91 "$display", S<0,str> {0 0 1};
T_17.7 ;
    %load/vec4 v0x12806ab70_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.8, 4;
    %jmp T_17.9;
T_17.8 ;
    %vpi_func/s 2 92 "$sformatf", "reg_tp incorrect" {0 0 0};
    %vpi_func/s 2 92 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 92 "$display", S<0,str> {0 0 1};
T_17.9 ;
    %load/vec4 v0x12806a6b0_0;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.10, 4;
    %jmp T_17.11;
T_17.10 ;
    %vpi_func/s 2 93 "$sformatf", "reg_t0 incorrect" {0 0 0};
    %vpi_func/s 2 93 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 93 "$display", S<0,str> {0 0 1};
T_17.11 ;
    %load/vec4 v0x12806a800_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.12, 4;
    %jmp T_17.13;
T_17.12 ;
    %vpi_func/s 2 94 "$sformatf", "reg_t2 incorrect" {0 0 0};
    %vpi_func/s 2 94 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 94 "$display", S<0,str> {0 0 1};
T_17.13 ;
    %load/vec4 v0x128068f70_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.14, 4;
    %jmp T_17.15;
T_17.14 ;
    %vpi_func/s 2 95 "$sformatf", "mem.DATA[25] incorrect" {0 0 0};
    %vpi_func/s 2 95 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 95 "$display", S<0,str> {0 0 1};
T_17.15 ;
    %load/vec4 v0x128069160_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.16, 4;
    %jmp T_17.17;
T_17.16 ;
    %vpi_func/s 2 96 "$sformatf", "mem.DATA[28] incorrect" {0 0 0};
    %vpi_func/s 2 96 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 96 "$display", S<0,str> {0 0 1};
T_17.17 ;
    %load/vec4 v0x128069210_0;
    %pushi/vec4 200208384, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.18, 4;
    %jmp T_17.19;
T_17.18 ;
    %vpi_func/s 2 97 "$sformatf", "mem.DATA[29] //incorrect" {0 0 0};
    %vpi_func/s 2 97 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 97 "$display", S<0,str> {0 0 1};
T_17.19 ;
    %vpi_call 2 101 "$display", "End simulation." {0 0 0};
    %vpi_call 2 102 "$stop" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "./tb.v";
    "./ucsbece154a_top.v";
    "./ucsbece154a_mem.v";
    "./ucsbece154a_riscv.v";
    "./ucsbece154a_controller.v";
    "./ucsbece154a_defines.vh";
    "./ucsbece154a_datapath.v";
    "./ucsbece154a_alu.v";
    "./ucsbece154a_rf.v";
