/*
 * Copyright (C) 2020 Realtek Semiconductor Corp.
 * All Rights Reserved.
 *
 * This program is the proprietary software of Realtek Semiconductor
 * Corporation and/or its licensors, and only be used, duplicated,
 * modified or distributed under the authorized license from Realtek.
 *
 * ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 * THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
*/

#ifndef __RTK_9607F_ASICDRIVER__
#define __RTK_9607F_ASICDRIVER__


/*
 * Include Files
 */
#if defined(CONFIG_RTK_L34_MODEL)
 #include <soc/cortina/8277c_model.h>
#endif
 /* Linux */
#include <linux/types.h>

/* RTK */
#include "common/type.h"
#include "common/rt_type.h"
#include <ca_ext.h>

/*AAL*/
#include <aal_hash.h>
#include <aal_l3_stg0.h>
#include <aal_l3_te.h>
#include <aal_l2_te.h>
#include <aal_l2_tm.h>
#include <aal_l3_tm.h>
#include <aal_mcast.h>

extern uint32 ASICDRIVERVER;
/*
 * Symbol Definition
 */
 #define CA_DEF_DEVID		0
#define RTK_ASIC_DEVID		0

#define MC_HASH_GRP_TRAP_TUPLE		0
#define MC_HASH_FLOW_FORWARD_TUPLE	1

#define RTK_9607F_MAX_HASH_TUPLE_PER_PROFILE 2		/*MC PROFILE needs 2 tuples per Profile*/

#define FLOW_V6HASHADDR_MC_BIT 0x80000000
#define FLOW_V4ADDR_MC_LO_BOUND 0xe0000000
#define FLOW_V4ADDR_MC_UP_BOUND 0xf0000000

#define HASH_ESP_SPI_TUPLE 1
#define HASH_DUAL_FRAG_TUPLE 0


#ifndef INVALID_IDX
#define INVALID_IDX			(-1)
#endif

#define RTK_GEM_MAPPING_MODE 0x1

#ifndef SUCCESS
#define SUCCESS 0
#endif
#ifndef FAILED
#define FAILED -1
#endif
#ifndef FAIL
#define FAIL -1
#endif

#ifndef RT_RATE_HW_IDX_L3_METER_RATE_MAX
#define POL_RATE_MAX 32767999	// policer1 maximum rate (0xFFFF * 500 + 499)
#else
#define POL_RATE_MAX	RT_RATE_HW_IDX_L3_METER_RATE_MAX
#endif
#ifndef RT_RATE_HW_IDX_L3_METER_BURST_MAX
#define POL_BURST_MAX 0XFFF
#else
#define POL_BURST_MAX	RT_RATE_HW_IDX_L3_METER_BURST_MAX
#endif

//Dual port define
#define L2TP_SPORT 1701 // 0x06A5
#define VXLAN_DPORT 4789 // 0x12B5

// Table Size
#define ASIC_TABLESIZE_LUT_BITS	13
#define ASIC_TABLESIZE_INTF_BITS	5
#define ASIC_TABLESIZE_DUALHEADER_INTF_BITS	6		//ASIC_TABLESIZE_INTF_BITS+1
#define ASIC_DUAL_CONTENT_BUFFER_SIZE_BITS 10
#define ASIC_FLOW_PON_STREAMID_BITS (9)

#define LUTTABLE_SRAM_SIZE 4096
#define LUTTABLE_BCAM_SIZE 32


 #define ASIC_DMALSO_BP_SPID_MAX		(8)
/*
 * Data Declaration
 */
typedef enum
{
	/*
	CA_E_ERROR          = -1,
	CA_E_OK             = 0x0,
	CA_E_RESOURCE       = 0x1,
	...
	*/
	ASIC_RET_FAIL				=-1,
	ASIC_RET_SUCCESS			=0,

	ASIC_RET_NULL_POINTER		=0xE001,
	ASIC_RET_OUT_OF_RANGE	=0xE002,
	ASIC_RET_FULL				=0xE003,
	ASIC_RET_NOT_FOUND		=0xE004,
	ASIC_RET_EXIST				=0xE005,
	ASIC_RET_NOT_SUPPORT		=0xE006,
	ASIC_RET_ENTRYNOTRSVD	=0xE007,
} asic_ret_t;

/**************************************************************************************************
	* Physical Port ID(PPID) definition (ref: aal_port.h) *
***************************************************************************************************/
typedef enum
{
	ASIC_PPORT_L3_WAN		= 0x0a,
} asic_pport_t;

/**************************************************************************************************
	* Logical Port ID(LPID) definition (ref: aal_port.h) *
***************************************************************************************************/

typedef enum
{
	ASIC_LPORT_ETH_NI0		= 0x00,
	ASIC_LPORT_ETH_NI1		= 0x01,
	ASIC_LPORT_ETH_NI2		= 0x02,
	ASIC_LPORT_ETH_NI3		= 0x03,
	ASIC_LPORT_ETH_NI4		= 0x04,
	ASIC_LPORT_ETH_NI5		= 0x05,
	ASIC_LPORT_ETH_NI7		= 0x07,
	ASIC_LPORT_CPU_0		= 0x10,
	ASIC_LPORT_CPU_2		= 0x12,
	ASIC_LPORT_CPU_7		= 0x17,
	ASIC_LPORT_L3_WAN		= 0x18,	/* LSPID of LAN_L3 and LDPID of L3_LAN in L3 Engine */
	ASIC_LPORT_L3_LAN		= 0x19,		/* LSPID of WAN_L3 and LDPID of L3_WAN in L3 Engine */
	ASIC_LPORT_MC			= 0x1b,
	ASIC_LPORT_L3FEMC		= 0x1b,//0X20,		// patch 8277B pon upstream data path
	ASIC_LPORT_PON_US_0		= 0x20,
	ASIC_LPORT_PON_US_4		= 0x24,
	ASIC_LPORT_PON_US_8		= 0x28,
	ASIC_LPORT_PON_US_15	= 0x2f,
	ASIC_LPORT_PON_US_16	= 0x30,
	ASIC_LPORT_PON_US_31	= 0x3f,
	ASIC_LPORT_MAX,
} asic_lport_t;


typedef enum rtk_asic_dmalso_bp_rule_e
{
	ASIC_DMALSO_BP_RULE_NONE = 0,
	ASIC_DMALSO_BP_RULE_1,
	ASIC_DMALSO_BP_RULE_2,
	ASIC_DMALSO_BP_RULE_3,
	ASIC_DMALSO_BP_RULE_4,
	ASIC_DMALSO_BP_RULE_5,
	ASIC_DMALSO_BP_RULE_6,
	ASIC_DMALSO_BP_RULE_7,
	ASIC_DMALSO_BP_RULE_END,
}rtk_asic_dmalso_bp_rule_t;

typedef struct rtk_asic_dmalso_bp_conf_s
{
	rtk_asic_dmalso_bp_rule_t rule_idx;		/* 0: request a new one, 1-7: add */
	/* condition */
	uint8_t lspid_vld[ASIC_DMALSO_BP_SPID_MAX];
	uint8_t lspid[ASIC_DMALSO_BP_SPID_MAX];
	uint16_t threshold_hi;
	uint16_t threshold_lo;
	/* action */
	uint8_t vpId_vld[ASIC_DMALSO_BP_SPID_MAX];
	uint8_t vpId[ASIC_DMALSO_BP_SPID_MAX];
}rtk_asic_dmalso_bp_conf_t;


/* flow-based global state */
typedef enum rtk_9607f_asic_globalStateType_s
{
	FB_GLOBAL_STATE_START = 0,
	FB_GLOBAL_TTL_1 = FB_GLOBAL_STATE_START,
	FB_GLOBAL_TRAP_TCP_SYN_FIN_REST,
	FB_GLOBAL_TRAP_TCP_SYN_ACK,
	FB_GLOBAL_TRAP_FRAGMENT,
	FB_GLOBAL_L3_CS_CHK,
	FB_GLOBAL_L4_CS_CHK,
	FB_GLOBAL_PATH12_SKIP_CVID,
	FB_GLOBAL_PATH12_SKIP_CPRI,
	FB_GLOBAL_PATH12_SKIP_SVID,
	FB_GLOBAL_PATH34_UCBC_SKIP_CVID,
	FB_GLOBAL_PATH34_UCBC_SKIP_CPRI,
	FB_GLOBAL_PATH34_UCBC_SKIP_SVID,
	FB_GLOBAL_PATH34_MC_SKIP_CVID,
	FB_GLOBAL_PATH34_MC_SKIP_CPRI,
	FB_GLOBAL_PATH34_MC_SKIP_SVID,
	FB_GLOBAL_PATH34_SKIP_DA,
	FB_GLOBAL_PATH5_SKIP_CVID,
	FB_GLOBAL_PATH5_SKIP_CPRI,
	FB_GLOBAL_PATH5_SKIP_SVID,
	FB_GLOBAL_PATH6_SKIP_CVID,
	FB_GLOBAL_PATH6_SKIP_CPRI,
	FB_GLOBAL_PATH6_SKIP_SVID,
	FB_GLOBAL_PATH6_SKIP_DA,
	FB_GLOBAL_PATH6_SKIP_SA,
	FB_GLOBAL_PATHALL_SKIP_DSCP,
	FB_GLOBAL_L2_FLOW_LOOKUP_BY_MAC,
	FB_GLOBAL_CMP_TOS,
	FB_GLOBAL_PATHALL_SKIP_SPRI,		//if disabled, apolloPro: support SW flow to identify svlan priority; 8277 series: support HW and SW flow to identify svlan priority
	FB_GLOBAL_PATHALL_SKIP_VLAN_DEICFI,	//if disabled, apolloPro: support SW flow to identify vlan DEI/CFI; 8277 series: support HW and SW flow to identify vlan DEI/CFI
	FB_GLOBAL_PATH345_SKIP_MAC,
	FB_GLOBAL_STATE_END
}rtk_9607f_asic_globalStateType_t;

typedef enum rtk_9607f_asic_fbMode_s 
{
	FB_MODE_1K = 0,				// SRAM mode
	FB_MODE_4K = FB_MODE_1K,	// SRAM mode
	FB_MODE_8K = 1,
	FB_MODE_16K = 2,
	FB_MODE_32K = 3,
}rtk_9607f_asic_fbMode_t;

typedef enum rtk_9607f_asic_preHashPtn_s
{
	FB_PREHASH_PTN_SPORT = 0,
	FB_PREHASH_PTN_DPORT,
	FB_PREHASH_PTN_SIP,
	FB_PREHASH_PTN_DIP,
	FB_PREHASH_PTN_END,
}rtk_9607f_asic_preHashPtn_t;

/* flow-based dual header used registers */
typedef enum rtk_9607f_asic_dualHdrInfo_s
{
	FB_DUALHDR_GRESEQ = 0,
	FB_DUALHDR_GREACK,
	FB_DUALHDR_OUTER_IPV4ID,
	FB_DUALHDR_END,
}rtk_9607f_asic_dualHdrInfo_t;

/* flow-based forwarding action */
typedef enum rtk_9607f_asic_forwardAction_s
{
	FB_ACTION_FORWARD = 0,
	FB_ACTION_TRAP2CPU,
	FB_ACTION_DROP,
	FB_ACTION_END
}rtk_9607f_asic_forwardAction_t;

/* flow-based pppoe action */
typedef enum rtk_9607f_asic_netifpppoeAct_e
{
	FB_NETIFPPPOE_ACT_KEEP	= 0,		//tagif=1: keep; tagif=0: keep
	FB_NETIFPPPOE_ACT_ADD,			// tagif=1: keep; tagif=0: add
	FB_NETIFPPPOE_ACT_MODIFY,		// tagif=1: modify; tagif=0: keep
	FB_NETIFPPPOE_ACT_REMOVE,		// tagif=1: remove; tagif=0: keep
	FB_NETIFPPPOE_ACT_END
} rtk_9607f_asic_netifpppoeAct_t;

typedef enum rtk_9607f_asic_extraTagAct_type_e
{
	FB_EXTG_ACTBIT_NOACTION=0,	//no-more action
	FB_EXTG_ACTBIT_1,			//extra tag srcaddr_offset and len
	FB_EXTG_ACTBIT_2,			//ethertype
	FB_EXTG_ACTBIT_3,			//HSB.L2LEN + VALUE
	FB_EXTG_ACTBIT_4,			//Gre
	FB_EXTG_ACTBIT_5,			//offload l3 chksum
	FB_EXTG_ACTBIT_6,			//offload l4 chksum
	FB_EXTG_ACTBIT_7,			//sw only
}rtk_9607f_asic_extraTagAct_type_t;


typedef enum rtk_9607f_asic_inprotocol_type_e
{
	FB_INPROTOCOL_ETHTBL_0 = 0,
	FB_INPROTOCOL_ETHTBL_1,
	FB_INPROTOCOL_ETHTBL_2,
	FB_INPROTOCOL_ETHTBL_3,
	FB_INPROTOCOL_ETHTBL_4,
	FB_INPROTOCOL_ETHTBL_5,
	FB_INPROTOCOL_ETHTBL_6,
	FB_INPROTOCOL_RESERVED,
	FB_INPROTOCOL_INNER_IPV4 = 8,
	FB_INPROTOCOL_INNER_IPV6 = 9,
	FB_INPROTOCOL_OUTER_0800 = 10,
	FB_INPROTOCOL_OUTER_8863 = 11,
	FB_INPROTOCOL_OUTER_8864 = 12,
	FB_INPROTOCOL_OUTER_86DD = 13,
	FB_INPROTOCOL_OUTER_PPPOE = 14,
	FB_INPROTOCOL_ALL_ACCEPT = 15,
}rtk_9607f_asic_inprotocol_type_t;


/* interface table */
typedef struct rtk_9607f_asic_netif_ref_s
{
	uint8_t valid:1;
	uint32_t mtu_check:1;
	uint32_t mtu_idx;
	uint32_t mac_idx;
}rtk_9607f_asic_netif_ref_t;

typedef struct rtk_9607f_asic_dmaLso_reg_s
{
	uint32_t lspid_keep_vld       : 1;
	uint32_t lspid_keep           : 1;
}rtk_9607f_asic_dmaLso_reg_t;

#define DMA_AFT_FIB_SIZE 64
typedef struct rtk_9607f_asic_dmaAftFib_s
{
	uint32_t session_id           : 16;
    uint32_t pppoe_cmd            :  2;
    uint32_t inner_1p_sel         :  2;
    uint32_t inner_802_1p         :  3;
    uint32_t inner_dei_sel        :  2;
    uint32_t inner_dei            :  1;
    uint32_t inner_vid            :  12;
    uint32_t inner_tpid_sel       :  2 ;
    uint32_t inner_tpid_enc       :  3 ;
    uint32_t top_1p_sel           :  2 ;
    uint32_t top_802_1p           :  3 ;
    uint32_t top_dei_sel          :  2 ;
    uint32_t top_dei              :  1 ;
    uint32_t top_vid              : 12 ;
    uint32_t top_tpid_sel         :  2 ;
    uint32_t top_tpid_enc         :  3 ;
    uint32_t inner_vlan_cmd       :  2 ;
    uint32_t vlan_cnt             :  2 ;
    uint32_t vlan_vld             :  1 ;
}rtk_9607f_asic_dmaAftFib_t;

typedef struct rtk_9607f_asic_dmaAftTpid_s
{
	uint16_t tpid_0;
	uint16_t tpid_1;
	uint16_t tpid_2;
	uint16_t tpid_3;
}rtk_9607f_asic_dmaAftTpid_t;

typedef enum rtk_9607f_asic_pathValue_s
{
	FB_PATH_12					= 0,
	FB_PATH_34					= 1,
	FB_PATH_5					= 2,
	FB_PATH_6					= 3,
	FB_PATH_MC					= 4, // for CRC calculation, MC use one independent Hash profile
#if defined(CONFIG_RTK_FC_WIFI_AMSDU_OFFLOAD_BY_PE)
	FB_PATH_MC_WIFI_AMSDU_TX	= 5, // MC WIFI TX AMSDU OFFLOAD, use hash entry to change MC DMAC to UC DMAC
#endif
#if defined(CONFIG_FC_RTL8277C_SERIES) || defined(CONFIG_FC_RTL9607F_SERIES)
	FB_PATH_VXLAN_US_EXTRA_TX	= 6, // VxLAN US FRAG TX AMSDU OFFLOAD, use hash entry push VxLAN header
#endif
#if defined(CONFIG_RTK_FC_IPSEC_FASTFWD)
	FB_PATH_ESP_SPI_DS			= 7, // ESP downstream will take spi into consideration
#endif
}rtk_9607f_asic_pathValue_t;

typedef enum rtk_9607f_asic_flow_profile_e{
	RTK_9607F_FLOW_PROFILE_FLOW_5TUPLE	= 0,		//HASH_PROFILE_0,
	RTK_9607F_FLOW_PROFILE_FLOW_2TUPLE,				//HASH_PROFILE_1,
	RTK_9607F_FLOW_PROFILE_FLOW_MC,					//HASH_PROFILE_2,
#if defined(CONFIG_REALTEK_BOARD_FPGA) || defined(CONFIG_REALTEK_BOARD_FPGA_V8) // for testing Hash double check failed
	RTK_9607F_FLOW_PROFILE_FLOW_5TUPLE_TCP_FLAG0,	//HASH_PROFILE_3,
#endif
	RTK_9607F_FLOW_PROFILE_DEFAULT_DROP,			//HASH_PROFILE_3, (OR HASH_PROFILE_4 when defined(CONFIG_REALTEK_BOARD_FPGA) || defined(CONFIG_REALTEK_BOARD_FPGA_V8))
#if defined(CONFIG_RTK_FC_WIFI_AMSDU_OFFLOAD_BY_PE)
	RTK_9607F_FLOW_PROFILE_MC_WIFI_TX_AMSDU_OFLD,	//HASH_PROFILE_5,
#endif
#if defined(CONFIG_FC_RTL8277C_SERIES) || defined(CONFIG_FC_RTL9607F_SERIES)
	RTK_9607F_FLOW_PROFILE_DUALFRAG_OR_ESP,
#endif
	RTK_9607F_FLOW_PROFILE_MAX,
}rtk_9607f_asic_flow_profile_t;

typedef enum rtk_9607f_asic_flow_tuple_priority_e{
	RTK_9607F_FLOW_TUPPLE_PRI_0 = 0,		// DEFAULT, the lowest priority
	RTK_9607F_FLOW_TUPPLE_PRI_1,
	RTK_9607F_FLOW_TUPPLE_PRI_2,
	RTK_9607F_FLOW_TUPPLE_PRI_3,
	RTK_9607F_FLOW_TUPPLE_PRI_4,
	RTK_9607F_FLOW_TUPPLE_PRI_5,
	RTK_9607F_FLOW_TUPPLE_PRI_6,
	RTK_9607F_FLOW_TUPPLE_PRI_MAX,
}rtk_9607f_asic_flow_tuple_priority_t;

typedef struct rtk_9607f_flow_key_mask_s{
	uint8 P12_vlanId;
	uint8 P12_vlanPri;
	uint8 P345_vlanId;
	uint8 P345_vlanPri;
	uint8 P12_dscp;
	uint8 P12_ecn;
	uint8 P345_dscp;
	uint8 P345_ecn;
	uint8 pall_vlan_deicfi;
	uint8 p12_stream_id;
	uint8 p345_stream_id;
	uint8 p12_ethtype;
	uint8 p345_mac;
	uint8 mc_2tup_fwd;
}rtk_9607f_flow_key_mask_t;

typedef enum rtk_9607f_asic_flow_defAct_type_e{
	RTK_9607F_FLOW_DEFACT_TYPE_TRAP = 0,
	RTK_9607F_FLOW_DEFACT_TYPE_DROP,
	RTK_9607F_FLOW_DEFACT_TYPE_TRAP_WITH_METER,
	RTK_9607F_FLOW_DEFACT_TYPE_TRAP_UMC_STORM,
	RTK_9607F_FLOW_DEFACT_TYPE_MAX,
}rtk_9607f_asic_flow_defAct_type_t;

typedef struct rtk_9607f_asic_flow_tuple_info_s{
	int8 hash_mask_idx;
}rtk_9607f_asic_flow_tuple_info_t;

typedef struct rtk_9607f_asic_flow_profile_info_s{
	int8 empty_miss_def_act_idx;
	int8 aging_miss_def_act_idx;
	rtk_9607f_asic_flow_tuple_info_t tuple_info[RTK_9607F_MAX_HASH_TUPLE_PER_PROFILE];
}rtk_9607f_asic_flow_profile_info_t;

typedef struct rtk_9607f_asic_globalDatabase_s{
	rtk_9607f_asic_flow_profile_info_t flow_profile_info[RTK_9607F_FLOW_PROFILE_MAX];
	char flow_defAct_idx[RTK_9607F_FLOW_DEFACT_TYPE_MAX];
	uint8_t dmalso_bp_rule_vld[ASIC_DMALSO_BP_RULE_END];
	rtk_asic_dmalso_bp_conf_t dmalso_bp_rule[ASIC_DMALSO_BP_RULE_END];
}rtk_9607f_asic_globalDatabase_t;

extern rtk_9607f_asic_globalDatabase_t asic_db;
#define rtk_9607f_db 		asic_db

typedef enum rtk_9607f_asic_flow_config_from_ponOrWifi_e
{
	RTK_9607F_FLOW_FROM_OTHER = 0,
	RTK_9607F_FLOW_FROM_PON,
	RTK_9607F_FLOW_FROM_WIFI,
}rtk_9607f_asic_flow_config_from_ponOrWifi_t;

typedef enum rtk_9607f_asic_flow_config_ip_action_mode_e
{
	RTK_9607F_IP_ACTION_MODE_V4_V6_ROUTING = 0,
	RTK_9607F_IP_ACTION_MODE_V4_V6_NAPT,
	RTK_9607F_IP_ACTION_MODE_V6_NPT,
	RTK_9607F_IP_ACTION_MODE_V4_NAT_LOOPBACK,
}rtk_9607f_asic_flow_config_ip_action_mode_t;

typedef enum rtk_9607f_asic_l2fomat_action_mode_e
{
	RTK_9607F_L2_FORMAT_ACT_ETHERNET = 0,
	RTK_9607F_L2_FORMAT_ACT_SNAP,
}rtk_9607f_asic_l2fomat_action_mode_t;

typedef struct rtk_9607f_asic_flow_npt6_cfg_s
{
	uint32_t ipv6_prefix_index_aft	:4;
	uint32_t ipv6_prefix_len_aft	:7;
	uint32_t ipv6_prefix_len_ori	:7;
	uint32_t if_ipv6_add_hw_recal	:1;
}rtk_9607f_asic_flow_npt6_cfg_t;

typedef struct rtk_9607f_asic_flow_nat_loopback_cfg_s
{
	uint32_t ipv4_sip;
	uint32_t ipv4_dip;
	uint32_t l4_sport		:16;
	uint32_t l4_dport		:16;
}rtk_9607f_asic_flow_nat_loopback_cfg_t;

typedef struct rtk_9607f_asic_flow_config_key_mc_s
{
	uint32_t stag_if		: 1;
	uint32_t ctag_if		: 1;
	uint32_t svlan_tpid		: 16;
	uint32_t svlan_id		: 12;
	uint32_t svlan_pri		: 3;
	uint32_t cvlan_tpid		: 16;
	uint32_t cvlan_id		: 12;
	uint32_t cvlan_pri		: 3;
	uint32_t ipv4_or_ipv6	: 1;	// 1: IPv6, 0: IPv4
	uint32_t ip_sa[4];				// ip_sa[0-3]: IPv6 address, ip_sa[3]: IPv4 address
	uint32_t ip_da[4];				// ip_da[0-3]: IPv6 address, ip_da[3]: IPv4 address
}rtk_9607f_asic_flow_config_key_mc_t; // for CRC calculation

#if defined(CONFIG_RTK_FC_WFO_PER_HW_FLOW_MIB)
/* RTK_ASIC_WFO_PER_HW_FLOW_CACHE_MAX_SIZE: 31 * 40 VOQs = 1240*/
#define RTK_ASIC_WFO_PER_HW_FLOW_CACHE_MAX_SIZE		1240
/*
	DISABL: 0
	CACHE_IDX_RX: 1~1240
	CACHE_IDX_TX: 1241~2480
	NON_CACHE_IDX: 2481
*/
typedef enum rtk_asic_wfo_per_hw_flow_mib_e
{
	RTK_ASIC_WFO_PER_FLOW_MIB_DISABLE			= 0,
	RTK_ASIC_WFO_PER_FLOW_MIB_CACHE_IDX_RX_BASE	= RTK_ASIC_WFO_PER_FLOW_MIB_DISABLE+1,
	RTK_ASIC_WFO_PER_FLOW_MIB_CACHE_IDX_RX_MAX	= RTK_ASIC_WFO_PER_FLOW_MIB_CACHE_IDX_RX_BASE+RTK_ASIC_WFO_PER_HW_FLOW_CACHE_MAX_SIZE-1,
	RTK_ASIC_WFO_PER_FLOW_MIB_CACHE_IDX_TX_BASE	= RTK_ASIC_WFO_PER_FLOW_MIB_CACHE_IDX_RX_MAX+1,
	RTK_ASIC_WFO_PER_FLOW_MIB_CACHE_IDX_TX_MAX	= RTK_ASIC_WFO_PER_FLOW_MIB_CACHE_IDX_TX_BASE+RTK_ASIC_WFO_PER_HW_FLOW_CACHE_MAX_SIZE-1,
	RTK_ASIC_WFO_PER_FLOW_MIB_NON_CACHE_IDX_RX	= RTK_ASIC_WFO_PER_FLOW_MIB_CACHE_IDX_TX_MAX+1,
	RTK_ASIC_WFO_PER_FLOW_MIB_NON_CACHE_IDX_TX	= RTK_ASIC_WFO_PER_FLOW_MIB_NON_CACHE_IDX_RX+1,
}rtk_asic_wfo_per_hw_flow_mib_t;
#endif

typedef struct rtk_9607f_asic_flow_config_key_path12_s
{
	uint8_t src_mac[6];
	uint8_t dst_mac[6];
	uint32_t orig_lspid		: 6;
	uint32_t stag_if		: 1;
	uint32_t ctag_if		: 1;
	uint32_t svlan_tpid		: 16;
	uint32_t svlan_id		: 12;
	uint32_t svlan_pri		: 3;
	uint32_t svlan_dei		: 1;
	uint32_t cvlan_tpid		: 16;
	uint32_t cvlan_id		: 12;
	uint32_t cvlan_pri		: 3;
	uint32_t cvlan_cfi		: 1;
	uint32_t ethertype		: 16;
	uint32_t is_from_ponRx_wifi_rx			: 2;
	uint32_t pon_streamId_or_wifi_devIdx	: 8; //stream id for PON RX or wifi dev index for wifi RX
	/*
		bridge_5tuple_flow_accelerate_by_2tuple = 0
			- path1:
			  pure L2 (ip_vld = 0): modify_vlan_only = 1
			- path3:
			  IP bridge packets (ip_vld = 1): modify_vlan_only = 0
		bridge_5tuple_flow_accelerate_by_2tuple = 1
			- path1:
			  pure L2 (ip_vld = 0): modify_vlan_only = 1
			  IP bridge packets (ip_vld = 1): modify_vlan_only = 0
		Note. path1 action dscp_update_en is set only when FB_FLOW_CHECK_PATH12_TOS is enabled.
	*/
	uint32_t ip_vld			: 1;
	uint32_t ip_dscp		: 6;
	uint32_t ip_ecn			: 2;
}rtk_9607f_asic_flow_config_key_path12_t;

typedef struct rtk_9607f_asic_flow_config_key_path34_s
{
#if defined(CONFIG_REALTEK_BOARD_FPGA) || defined(CONFIG_REALTEK_BOARD_FPGA_V8)
	// To compatible testcases. 5 tuple flow not care SMAC/DMAC.
#else
	uint8_t src_mac[6];
	uint8_t dst_mac[6];
#endif
	uint32_t orig_lspid		: 6;
	uint32_t stag_if		: 1;
	uint32_t ctag_if		: 1;
	uint32_t svlan_tpid		: 16;
	uint32_t svlan_id		: 12;
	uint32_t svlan_pri		: 3;
	uint32_t svlan_dei		: 1;
	uint32_t cvlan_tpid		: 16;
	uint32_t cvlan_id		: 12;
	uint32_t cvlan_pri		: 3;
	uint32_t cvlan_cfi		: 1;
	uint32_t pppoetag_if	: 1;
	uint32_t pppoe_sid		: 16;
	uint32_t ipv4_or_ipv6	: 1;	// 1: IPv6, 0: IPv4
#if defined(CONFIG_REALTEK_BOARD_FPGA) || defined(CONFIG_REALTEK_BOARD_FPGA_V8)
	uint32_t l4_proto_mode	: 1;	// to compatible testcases. 0: original mode. use l4proto field; 1: new mode. use l4proto_num field
	uint32_t l4proto		: 1;	// 1: TCP, 0: UDP
	uint32_t l4proto_num	: 8;
#else
	uint32_t l4proto_num	: 8;
#endif
	uint32_t ip_dscp		: 6;
	uint32_t ip_ecn			: 2;
	uint32_t ip_sa[4];				// ip_sa[0-3]: IPv6 address, ip_sa[3]: IPv4 address
	uint32_t ip_da[4];				// ip_da[0-3]: IPv6 address, ip_da[3]: IPv4 address
	uint32_t l4_src_port	:16;
	uint32_t l4_dst_port	:16;
	uint32_t is_from_ponRx_wifi_rx			: 2;
	uint32_t pon_streamId_or_wifi_devIdx	: 8; //stream id for PON RX or wifi dev index for wifi RX
}rtk_9607f_asic_flow_config_key_path34_t;

typedef struct rtk_9607f_asic_flow_config_key_path5_s
{
#if defined(CONFIG_REALTEK_BOARD_FPGA) || defined(CONFIG_REALTEK_BOARD_FPGA_V8)
	// To compatible testcases. 5 tuple flow not care SMAC/DMAC.
#else
	uint8_t src_mac[6];
	uint8_t dst_mac[6];
#endif
	uint32_t orig_lspid		: 6;
	uint32_t stag_if		: 1;
	uint32_t ctag_if		: 1;
	uint32_t svlan_tpid		: 16;
	uint32_t svlan_id		: 12;
	uint32_t svlan_pri		: 3;
	uint32_t svlan_dei		: 1;
	uint32_t cvlan_tpid		: 16;
	uint32_t cvlan_id		: 12;
	uint32_t cvlan_pri		: 3;
	uint32_t cvlan_cfi		: 1;
	uint32_t pppoetag_if	: 1;
	uint32_t pppoe_sid		: 16;
	uint32_t ipv4_or_ipv6	: 1;	// 1: IPv6, 0: IPv4
#if defined(CONFIG_REALTEK_BOARD_FPGA) || defined(CONFIG_REALTEK_BOARD_FPGA_V8)
	uint32_t l4_proto_mode	: 1;	// to compatible testcases. 0: original mode. use l4proto field; 1: new mode. use l4proto_num field
	uint32_t l4proto		: 1;	// 1: TCP, 0: UDP
	uint32_t l4proto_num	: 8;
#else
	uint32_t l4proto_num	: 8;
#endif
	uint32_t ip_dscp		: 6;
	uint32_t ip_ecn			: 2;
	uint32_t ip_sa[4];				// ip_sa[0-3]: IPv6 address, ip_sa[3]: IPv4 address
	uint32_t ip_da[4];				// ip_da[0-3]: IPv6 address, ip_da[3]: IPv4 address
	uint32_t l4_src_port	:16;
	uint32_t l4_dst_port	:16;
	uint32_t is_from_ponRx_wifi_rx			: 2;
	uint32_t pon_streamId_or_wifi_devIdx	: 8; //stream id for PON RX or wifi dev index for wifi RX
}rtk_9607f_asic_flow_config_key_path5_t;

typedef struct rtk_9607f_asic_flow_config_action_path12_s
{
	uint32_t out_smac_trans				: 1; 	// 1: need to do smac trans by egress intf
	uint32_t out_dmac_trans				: 1;	// 1: need to do dmac trans by mac_da_idx
	uint32_t mac_da_idx					: 13;	// fdb index 4096 + 32 overflow
	uint32_t vlan_act					: 1;
	uint32_t vlan_cnt					: 2;
	uint32_t outer_tpid					: 16;
	uint32_t outer_vlanid				: 12;
	uint32_t outer_dei					: 1;
	uint32_t outer_vlanpri				: 3;
	uint32_t inner_tpid					: 16;
	uint32_t inner_vlanid				: 12;
	uint32_t inner_dei					: 1;
	uint32_t inner_vlanpri				: 3;
	uint32_t ip_dscp_update_en			: 1;	// if update ip dscp
	uint32_t ip_dscp					: 6;	// ip dscp
	uint32_t cos_update_en				: 1;	// if update cos
	uint32_t cos						: 3;	// cos
	uint32_t mc							: 1;		
	uint32_t ldpid						: 6;	// ldpid (forward by port)
	uint32_t gemId_mapping_mode			: 4;	// RTK configuration: RTK_GEM_MAPPING_MODE
	uint32_t gem_id						: 8;	// 0~255
	uint32_t tcont_id					: 5;	// 0~31
	uint32_t wifi_ssid					: 8;	// 0: for wifi packets
	uint32_t ingress_intf_idx			: 6;	// 0~63
	uint32_t egress_intf_idx			: 6;	// 0~63
	uint32_t pol_en						: 1;
	uint32_t pol_id						: 8;	// 0~255
	uint32_t pol2_en					: 1;
	uint32_t pol2_id					: 6;	// 0~63
	uint32_t pol3_en					: 1;
	uint32_t pol3_id					: 6;	// 0~63
	uint32_t sixRd_remap_vld			: 1;
	uint32_t sixRd_remap_idx			: 1;	// 6RD DIP remap reference (for upstream), 0~1
	uint32_t mapeMapT_fmr_idx_vld		: 1;
	uint32_t mapeMapT_fmr_idx			: 2;	// MAP-T/MAP-E FMR mode reference index.(for upstream)
	uint32_t vxlan_sport_update_en		: 1;
	uint32_t vxlan_sport				: 16;	// vxlan source port (for upstream)
	uint32_t l2format_act_vld			: 1;
	uint32_t l2format_act				: 1;	// 0: egress as ETHERNET II, 1: egress as SNAP (rtk_9607f_asic_l2fomat_action_mode_t)
	uint32_t sw_shaper_en				: 1;
#if defined(CONFIG_RTK_FC_WIFI_AMSDU_OFFLOAD_BY_PE)
#if defined(CONFIG_RTK_FC_WFO_PER_HW_FLOW_MIB)
	uint32_t is_amsdu_pe_offload_wifiRx	: 1;
#endif
	uint32_t is_amsdu_pe_offload_wifiTx	: 1;
#endif
	uint32_t l3_if_vld1					: 1;
}rtk_9607f_asic_flow_config_action_path12_t;

typedef struct rtk_9607f_asic_flow_config_action_path34_s
{
	uint32_t out_smac_trans				: 1; 	// 1: need to do smac trans by egress intf
	uint32_t out_dmac_trans				: 1;	// 1: need to do dmac trans by mac_da_idx
	uint32_t mac_da_idx					: 13;	// fdb index 4096 + 32 overflow
	uint32_t vlan_act					: 1;
	uint32_t vlan_cnt					: 2;
	uint32_t outer_tpid					: 16;
	uint32_t outer_vlanid				: 12;
	uint32_t outer_dei					: 1;
	uint32_t outer_vlanpri				: 3;
	uint32_t inner_tpid					: 16;
	uint32_t inner_vlanid				: 12;
	uint32_t inner_dei					: 1;
	uint32_t inner_vlanpri				: 3;
	uint32_t ip_dscp_update_en			: 1;	// if update ip dscp
	uint32_t ip_dscp					: 6;	// ip dscp
	uint32_t cos_update_en				: 1;	// if update cos
	uint32_t cos						: 3;	// cos
	uint32_t ldpid						: 6;	// ldpid (forward by port)
	uint32_t gemId_mapping_mode			: 4;	// RTK configuration: RTK_GEM_MAPPING_MODE
	uint32_t gem_id						: 8;	// 0~255
	uint32_t tcont_id					: 5;	// 0~31
	uint32_t wifi_ssid					: 8;	// 0: for wifi packets
	uint32_t ingress_intf_idx			: 6;	// 0~63
	uint32_t egress_intf_idx			: 6;	// 0~63
	uint32_t pol_en						: 1;
	uint32_t pol_id						: 8;	// 0~255
	uint32_t pol2_en					: 1;
	uint32_t pol2_id					: 6;	// 0~63
	uint32_t pol3_en					: 1;
	uint32_t pol3_id					: 6;	// 0~63
	uint32_t sixRd_remap_vld			: 1;
	uint32_t sixRd_remap_idx			: 1;	// 6RD DIP remap reference (for upstream), 0~1
	uint32_t mapeMapT_fmr_idx_vld		: 1;
	uint32_t mapeMapT_fmr_idx			: 2;	// MAP-T/MAP-E FMR mode reference index.(for upstream)
	uint32_t vxlan_sport_update_en		: 1;
	uint32_t vxlan_sport				: 16;	// vxlan source port (for upstream)
	uint32_t l2format_act_vld			: 1;
	uint32_t l2format_act				: 1;	// 0: egress as ETHERNET II, 1: egress as SNAP (rtk_9607f_asic_l2fomat_action_mode_t)
	uint32_t change_l4_port_vld			: 1;	// 0: v4_v6_routing, 1: v4_v6_NAPT, 2: v6_NPT, 3: v4_nat_lookback (rtk_8277c_asic_flow_config_ip_action_mode_t)
	uint32_t ip_type					: 1;	// 0: replace ip_sa/l4_sport according to ip_addr configuration; 1: replace ip_da/l4_dport according to ip_addr configuration
	uint32_t ip[4];								// ip[0-3]: IPv6 address, ip[3]: IPv4 address
	uint32_t l4_port					: 16;
	uint32_t sw_shaper_en				: 1;
	uint32_t smac_keep					: 1;	// 1: For special requiremet, need to support keep bridge SMAC and DMAC in flow action
#if defined(CONFIG_RTK_FC_WIFI_AMSDU_OFFLOAD_BY_PE)
#if defined(CONFIG_RTK_FC_WFO_PER_HW_FLOW_MIB)
	uint32_t is_amsdu_pe_offload_wifiRx	: 1;
#endif
	uint32_t is_amsdu_pe_offload_wifiTx	: 1;
#endif
	uint32_t l3_if_vld1					: 1;
}rtk_9607f_asic_flow_config_action_path34_t;

typedef struct rtk_9607f_asic_flow_config_action_path5_s
{
	uint32_t mac_da_idx					: 13;	// fdb index 4096 + 32 overflow
	uint32_t vlan_act					: 1;
	uint32_t vlan_cnt					: 2;
	uint32_t outer_tpid					: 16;
	uint32_t outer_vlanid				: 12;
	uint32_t outer_dei					: 1;
	uint32_t outer_vlanpri				: 3;
	uint32_t inner_tpid					: 16;
	uint32_t inner_vlanid				: 12;
	uint32_t inner_dei					: 1;
	uint32_t inner_vlanpri				: 3;
	uint32_t ip_dscp_update_en			: 1;	// if update ip dscp
	uint32_t ip_dscp					: 6;	// ip dscp
	uint32_t ip_action_mode				: 2;	// 0: v4_v6_routing, 1: v4_v6_NAPT, 2: v6_NPT, 3: v4_nat_loopback (rtk_9607f_asic_flow_config_ip_action_mode_t)
	uint32_t ip_type					: 1;	// 0: replace ip_sa/l4_sport according to ip_addr configuration (NAPT); 1: replace ip_da/l4_dport according to ip_addr configuration (NAPTR)
	union
	{
		uint32_t ip[4];							// ip[0-3]: IPv6 address, ip[3]: IPv4 address
		rtk_9607f_asic_flow_npt6_cfg_t nptv6_cfg;
		rtk_9607f_asic_flow_nat_loopback_cfg_t nat_loopback_cfg;
	};
	uint32_t l4_port					: 16;
	uint32_t cos_update_en				: 1;	// if update cos
	uint32_t cos						: 3;	// cos
	uint32_t ldpid						: 6;	// ldpid (forward by port)
	uint32_t gemId_mapping_mode			: 4;	// RTK configuration: RTK_GEM_MAPPING_MODE
	uint32_t gem_id						: 8;	// 0~255
	uint32_t tcont_id					: 5;	// 0~31
	uint32_t wifi_ssid					: 8;	// 0: for wifi packets
	uint32_t ingress_intf_idx			: 6;	// 0~63
	uint32_t egress_intf_idx			: 6;	// 0~63
	uint32_t pol_en						: 1;
	uint32_t pol_id						: 8;	// 0~255
	uint32_t pol2_en					: 1;
	uint32_t pol2_id					: 6;	// 0~63
	uint32_t pol3_en					: 1;
	uint32_t pol3_id					: 6;	// 0~63
	uint32_t sixRd_remap_vld			: 1;
	uint32_t sixRd_remap_idx			: 1;	// 6RD DIP remap reference (for upstream), 0~1
	uint32_t mapeMapT_fmr_idx_vld		: 1;
	uint32_t mapeMapT_fmr_idx			: 2;	// MAP-T/MAP-E FMR mode reference index.(for upstream)
	uint32_t vxlan_sport_update_en		: 1;
	uint32_t vxlan_sport				: 16;	// vxlan source port (for upstream)
	uint32_t l2format_act_vld			: 1;
	uint32_t l2format_act				: 1;	// 0: egress as ETHERNET II, 1: egress as SNAP (rtk_9607f_asic_l2fomat_action_mode_t)
	uint32_t disable_smac_pppoe_trans	: 1;	// disable netif smac/pppoe action
	uint32_t disable_mtu_check			: 1;	// disable mtu check
	uint32_t sw_shaper_en				: 1;
#if defined(CONFIG_RTK_FC_WIFI_AMSDU_OFFLOAD_BY_PE)
#if defined(CONFIG_RTK_FC_WFO_PER_HW_FLOW_MIB)
	uint32_t is_amsdu_pe_offload_wifiRx	: 1;
#endif
	uint32_t is_amsdu_pe_offload_wifiTx	: 1;
#endif
	uint32_t l3_if_vld1					: 1;
}rtk_9607f_asic_flow_config_action_path5_t;

typedef struct rtk_9607f_asic_flow_config_path12_s
{
	rtk_9607f_asic_flow_config_key_path12_t key;
	rtk_9607f_asic_flow_config_action_path12_t action;
}rtk_9607f_asic_flow_config_path12_t;

typedef struct rtk_9607f_asic_flow_config_path34_s
{
	rtk_9607f_asic_flow_config_key_path34_t key;
	rtk_9607f_asic_flow_config_action_path34_t action;
}rtk_9607f_asic_flow_config_path34_t;

typedef struct rtk_9607f_asic_flow_config_path5_s
{
	rtk_9607f_asic_flow_config_key_path5_t key;
	rtk_9607f_asic_flow_config_action_path5_t action;
}rtk_9607f_asic_flow_config_path5_t;

#if defined(CONFIG_RTK_FC_WIFI_AMSDU_OFFLOAD_BY_PE)
typedef struct rtk_9607f_asic_flow_config_key_pathMc_wifi_amsdu_tx_s
{
	uint8_t dst_mac[6];
	uint32_t wifi_mac_id	: 8;
}rtk_9607f_asic_flow_config_key_pathMc_wifi_amsdu_tx_t;

typedef struct rtk_9607f_asic_flow_config_action_pathMc_wifi_amsdu_tx_s
{
	uint32_t mac_da_idx_act				: 1;
	uint32_t mac_da_idx					: 13;	// fdb index 4096 + 32 overflow
	uint32_t cos_update_en				: 1;	// if update cos
	uint32_t cos						: 3;	// cos
	uint32_t ldpid_act					: 1;
	uint32_t ldpid						: 6;	// ldpid (forward by port)
	uint32_t sw_id_act					: 1;
	uint32_t sw_id						: 8;	// wifi dev id or sw id
	uint32_t l2format_act_vld			: 1;
	uint32_t l2format_act				: 1;	// 0: egress as ETHERNET II, 1: egress as SNAP (rtk_9607f_asic_l2fomat_action_mode_t)
	uint32_t is_amsdu_pe_offload_wifiTx	: 1;
}rtk_9607f_asic_flow_config_action_pathMc_wifi_amsdu_tx_t;

typedef struct rtk_9607f_asic_flow_config_pathMc_wifi_amsdu_tx_s
{
	rtk_9607f_asic_flow_config_key_pathMc_wifi_amsdu_tx_t key;
	rtk_9607f_asic_flow_config_action_pathMc_wifi_amsdu_tx_t action;
}rtk_9607f_asic_flow_config_pathMc_wifi_amsdu_tx_t;
#endif
#if defined(CONFIG_RTK_FC_IPSEC_FASTFWD)
typedef struct rtk_9607f_asic_flow_config_key_esp_ds_spi_s
{
#if defined(CONFIG_REALTEK_BOARD_FPGA) || defined(CONFIG_REALTEK_BOARD_FPGA_V8)
	// To compatible testcases. 5 tuple flow not care SMAC/DMAC.
#else
	uint8_t src_mac[6];
	uint8_t dst_mac[6];
#endif
	uint32_t spi			: 32;
	uint32_t orig_lspid		: 6;
	uint32_t stag_if		: 1;
	uint32_t ctag_if		: 1;
	uint32_t svlan_tpid		: 16;
	uint32_t svlan_id		: 12;
	uint32_t svlan_pri		: 3;
	uint32_t svlan_dei		: 1;
	uint32_t cvlan_tpid		: 16;
	uint32_t cvlan_id		: 12;
	uint32_t cvlan_pri		: 3;
	uint32_t cvlan_cfi		: 1;
	uint32_t pppoetag_if	: 1;
	uint32_t pppoe_sid		: 16;
	uint32_t ipv4_or_ipv6	: 1;	// 1: IPv6, 0: IPv4
#if defined(CONFIG_REALTEK_BOARD_FPGA) || defined(CONFIG_REALTEK_BOARD_FPGA_V8)
	uint32_t l4_proto_mode	: 1;	// to compatible testcases. 0: original mode. use l4proto field; 1: new mode. use l4proto_num field
	uint32_t l4proto		: 1;	// 1: TCP, 0: UDP
	uint32_t l4proto_num	: 8;
#else
	uint32_t l4proto_num	: 8;
#endif
	uint32_t ip_dscp		: 6;
	uint32_t ip_ecn			: 2;
	uint32_t ip_sa[4];				// ip_sa[0-3]: IPv6 address, ip_sa[3]: IPv4 address
	uint32_t ip_da[4];				// ip_da[0-3]: IPv6 address, ip_da[3]: IPv4 address
	uint32_t l4_src_port	:16;
	uint32_t l4_dst_port	:16;
	uint32_t is_from_ponRx_wifi_rx			: 2;
	uint32_t pon_streamId_or_wifi_devIdx	: 8; //stream id for PON RX or wifi dev index for wifi RX
}rtk_9607f_asic_flow_config_key_esp_ds_spi_t;

typedef struct rtk_9607f_asic_flow_config_action_esp_ds_spi_s
{
	uint32_t mac_da_idx					: 13;	// fdb index 4096 + 32 overflow
	uint32_t vlan_act					: 1;
	uint32_t vlan_cnt					: 2;
	uint32_t outer_tpid					: 16;
	uint32_t outer_vlanid				: 12;
	uint32_t outer_dei					: 1;
	uint32_t outer_vlanpri				: 3;
	uint32_t inner_tpid					: 16;
	uint32_t inner_vlanid				: 12;
	uint32_t inner_dei					: 1;
	uint32_t inner_vlanpri				: 3;
	uint32_t ip_dscp_update_en			: 1;	// if update ip dscp
	uint32_t ip_dscp					: 6;	// ip dscp
	uint32_t ip_action_mode				: 2;	// 0: v4_v6_routing, 1: v4_v6_NAPT, 2: v6_NPT, 3: v4_nat_loopback (rtk_9607f_asic_flow_config_ip_action_mode_t)
	uint32_t ip_type					: 1;	// 0: replace ip_sa/l4_sport according to ip_addr configuration (NAPT); 1: replace ip_da/l4_dport according to ip_addr configuration (NAPTR)
	union
	{
		uint32_t ip[4];							// ip[0-3]: IPv6 address, ip[3]: IPv4 address
		rtk_9607f_asic_flow_npt6_cfg_t nptv6_cfg;
		rtk_9607f_asic_flow_nat_loopback_cfg_t nat_loopback_cfg;
	};
	uint32_t l4_port					: 16;
	uint32_t cos_update_en				: 1;	// if update cos
	uint32_t cos						: 3;	// cos
	uint32_t ldpid						: 6;	// ldpid (forward by port)
	uint32_t gemId_mapping_mode			: 4;	// RTK configuration: RTK_GEM_MAPPING_MODE
	uint32_t gem_id						: 8;	// 0~255
	uint32_t tcont_id					: 5;	// 0~31
	uint32_t wifi_ssid					: 8;	// 0: for wifi packets
	uint32_t ingress_intf_idx			: 6;	// 0~63
	uint32_t egress_intf_idx			: 6;	// 0~63
	uint32_t pol_en						: 1;
	uint32_t pol_id						: 8;	// 0~255
	uint32_t pol2_en					: 1;
	uint32_t pol2_id					: 6;	// 0~63
	uint32_t pol3_en					: 1;
	uint32_t pol3_id					: 6;	// 0~63
	uint32_t sixRd_remap_vld			: 1;
	uint32_t sixRd_remap_idx			: 1;	// 6RD DIP remap reference (for upstream), 0~1
	uint32_t mapeMapT_fmr_idx_vld		: 1;
	uint32_t mapeMapT_fmr_idx			: 2;	// MAP-T/MAP-E FMR mode reference index.(for upstream)
	uint32_t vxlan_sport_update_en		: 1;
	uint32_t vxlan_sport				: 16;	// vxlan source port (for upstream)
	uint32_t l2format_act_vld			: 1;
	uint32_t l2format_act				: 1;	// 0: egress as ETHERNET II, 1: egress as SNAP (rtk_9607f_asic_l2fomat_action_mode_t)
	uint32_t disable_smac_pppoe_trans	: 1;	// disable netif smac/pppoe action
	uint32_t disable_mtu_check			: 1;	// disable mtu check
	uint32_t sw_shaper_en				: 1;
	uint32_t l3_if_vld1					: 1;
}rtk_9607f_asic_flow_config_action_esp_ds_spi_t;

typedef struct rtk_9607f_asic_flow_config_esp_ds_spi_s
{
	rtk_9607f_asic_flow_config_key_esp_ds_spi_t key;
	rtk_9607f_asic_flow_config_action_esp_ds_spi_t action;
}rtk_9607f_asic_flow_config_esp_ds_spi_t;

#endif

#if defined(CONFIG_FC_RTL8277C_SERIES) || defined(CONFIG_FC_RTL9607F_SERIES)
typedef struct rtk_9607f_asic_flow_config_key_pathVxlan_up_extra_tx_s
{
	uint32_t orig_lspid		: 6;
	uint32_t netif_id		: 3;
}rtk_9607f_asic_flow_config_key_pathVxlan_up_extra_tx_t;

typedef struct rtk_9607f_asic_flow_config_action_pathVxlan_up_frag_tx_s
{
	uint32_t cos_update_en				: 1;	// if update cos
	uint32_t cos						: 3;	// cos
	uint32_t to_pon						: 1;	// to PON
	uint32_t ldpid						: 6;	// ldpid (forward by port)
	uint32_t gemId_mapping_mode			: 4;	// RTK configuration: RTK_GEM_MAPPING_MODE
	uint32_t gem_id						: 8;	// 0~255
	uint32_t tcont_id					: 5;	// 0~31
	uint32_t egress_intf_idx			: 6;	// 0~63
	uint32_t vxlan_sport_update_en		: 1;
	uint32_t vxlan_sport				: 16;	// vxlan source port (for upstream)
}rtk_9607f_asic_flow_config_action_pathVxlan_up_extra_tx_t;

typedef struct rtk_9607f_asic_flow_config_pathVxlan_up_extra_tx_s
{
	rtk_9607f_asic_flow_config_key_pathVxlan_up_extra_tx_t key;
	rtk_9607f_asic_flow_config_action_pathVxlan_up_extra_tx_t action;
}rtk_9607f_asic_flow_config_pathVxlan_up_extra_tx_t;
#endif

typedef struct rtk_9607f_asic_flow_config_s
{
	rtk_9607f_asic_pathValue_t in_path :3;
	union
	{
		rtk_9607f_asic_flow_config_path12_t path12;
		rtk_9607f_asic_flow_config_path34_t path34;
		rtk_9607f_asic_flow_config_path5_t path5;
#if defined(CONFIG_RTK_FC_WIFI_AMSDU_OFFLOAD_BY_PE)
		rtk_9607f_asic_flow_config_pathMc_wifi_amsdu_tx_t pathMc_wifi_amsdu_tx;
#endif
#if defined(CONFIG_FC_RTL8277C_SERIES) || defined(CONFIG_FC_RTL9607F_SERIES)
		rtk_9607f_asic_flow_config_pathVxlan_up_extra_tx_t pathVxlan_up_extra_tx;
#endif
#if defined(CONFIG_RTK_FC_IPSEC_FASTFWD)
		rtk_9607f_asic_flow_config_esp_ds_spi_t path_esp_ds_spi;
#endif
	};
}rtk_9607f_asic_flow_config_t;

typedef struct rtk_9607f_asic_flow_hash_cal_info_s
{
	rtk_9607f_asic_pathValue_t in_path :3;
	union
	{
		rtk_9607f_asic_flow_config_key_path12_t path12_key;
		rtk_9607f_asic_flow_config_key_path34_t path34_key;
		rtk_9607f_asic_flow_config_key_path5_t path5_key;
		rtk_9607f_asic_flow_config_key_mc_t mc_key;
#if defined(CONFIG_RTK_FC_WIFI_AMSDU_OFFLOAD_BY_PE)
		rtk_9607f_asic_flow_config_key_pathMc_wifi_amsdu_tx_t pathMc_wifi_amsdu_tx_key;
#endif
#if defined(CONFIG_FC_RTL8277C_SERIES) || defined(CONFIG_FC_RTL9607F_SERIES)
		rtk_9607f_asic_flow_config_key_pathVxlan_up_extra_tx_t pathVxlan_up_extra_tx_key;
#endif
#if defined(CONFIG_RTK_FC_IPSEC_FASTFWD)
		rtk_9607f_asic_flow_config_key_esp_ds_spi_t path_esp_ds_spi_key;
#endif
	};
}rtk_9607f_asic_flow_hash_cal_info_t;

typedef struct rtk_9607f_asic_flow_hash_crc_s
{
	uint32 crc32;
	uint16 crc16;
}rtk_9607f_asic_flow_hash_crc_t;

/* flow-based table - for path 1 */
typedef struct rtk_9607f_asic_path1_entry_s
{
//__LITTLE_ENDIAN
	/* word 0 */
	uint32 valid:1;
	uint32 in_path:3;
	uint32 in_spa_check:1;
	uint32 in_ctagif:1;
	uint32 in_stagif:1;
	uint32 in_pppoeif:1;
	uint32 in_out_stream_idx_check_act:1;
	uint32 in_multiple_act:1;
	uint32 in_intf_idx		: ASIC_TABLESIZE_INTF_BITS;
	uint32 out_extra_tag_index:4;							// dual content/control index
	uint32 out_intf_idx	: ASIC_TABLESIZE_INTF_BITS;
	uint32 in_tos:8;
	/* word 1 */
	uint32 reserved0:4;
	uint32 in_smac_lut_idx: ASIC_TABLESIZE_LUT_BITS;		// G3 l2 table size is 4K+32
	uint32 in_iphdrif:1;
	uint32 reserved1:1;
	uint32 in_dmac_lut_idx: ASIC_TABLESIZE_LUT_BITS;
	/* word 2 */
	uint32 reserved2:4;
	uint32 in_svlan_id:12;
	uint32 reserved3:4;
	uint32 in_cvlan_id:12;
	/* word 3 */
	uint32 in_spa:8;
	uint32 in_ext_spa:8;
	uint32 in_pppoe_sid:16;
	/* word 4 */
	uint32 out_dmac_idx:8;
	uint32 out_svid_format_act:1;
	uint32 out_user_priority:3;
	uint32 out_cvid_format_act:1;
	uint32 out_dmac_trans:1;
	uint32 out_multiple_act:1;
	uint32 in_pppoe_sid_check:1;
	uint32 out_ext_portmask_idx:5;
	uint32 out_portmask:11;
	/* word 5 */
	uint32 out_spri_format_act:1;
	uint32 out_spri:3;
	uint32 out_svlan_id:12;
	uint32 out_cpri_format_act:1;
	uint32 out_cpri:3;
	uint32 out_cvlan_id:12;
	/* word 6 */
	uint32 in_out_stream_idx:ASIC_FLOW_PON_STREAMID_BITS;
	uint32 out_dscp_act:1;
	uint32 out_dscp:6;
	uint32 out_drop:1;
	uint32 out_egress_cvid_act:1;
	uint32 out_egress_svid_act:1;
	uint32 out_ctag_format_act:1;
	uint32 out_stag_format_act:1;
	uint32 out_user_pri_act:1;
	uint32 out_egress_port_to_vid_act:2;  //b'00:none  b'01:SP2C  b'10:SP2S   b'11:CP2C  refto rtk_rg_out_egress_port_to_vid_act_t
	uint32 out_smac_trans:1;
	uint32 out_uc_lut_lookup:1;
	uint32 sw_shaper_en:1;
	uint32 in_tos_check:1;
	uint32 lock:1;
	uint32 in_cvlan_pri:3;
	/* word 7 */
	uint32 out_share_meter_act:1;
	uint32 out_share_meter_idx:5;
	uint32 in_ethertype:16;
	uint32 reserved7:10;
	/* word 8 */
	uint32 out_flow_counter_act:1;
	uint32 out_flow_counter_idx:6;
	uint32 out_flow_counter2_act:1;
	uint32 out_flow_counter2_idx:6;
	uint32 out_mc:1;
	uint32 reserved8:17;
#if defined(CONFIG_RTK_FC_WFO_PER_HW_FLOW_MIB)
	/* word 9 */
	uint32 out_wfo_flow_mib_idx:12;
	uint32 reserved9:20;
#endif	
#if defined(CONFIG_RTK_FC_PKT_QUEUE_OFFLOAD_BY_PE)
	/* word 10 */
	uint32 pe_tc_queue_valid: 1;
	uint32 pe_tc_queue_idx: 1;
	uint32 pe_tc_queue_connection_idx: 8;
	uint32 reserved10: 22;
#endif
}rtk_9607f_asic_path1_entry_t;

/* flow-based table - for path 2  */
typedef struct rtk_9607f_asic_path2_entry_s
{
//__LITTLE_ENDIAN
	/* word 0 */
	uint32 valid:1;
	uint32 in_path:3;
	uint32 in_spa_check:1;
	uint32 in_ctagif:1;
	uint32 in_stagif:1;
	uint32 in_pppoeif:1;
	uint32 in_stream_idx_check:1;
	uint32 in_multiple_act:1;
	uint32 reserved0:9;
	uint32 out_intf_idx	: ASIC_TABLESIZE_INTF_BITS;
	uint32 in_tos:8;
	/* word 1 */
	uint32 reserved1:4;
	uint32 in_smac_lut_idx: ASIC_TABLESIZE_LUT_BITS;		// G3 l2 table size is 4K+32
	uint32 reserved4:2;
	uint32 in_dmac_lut_idx: ASIC_TABLESIZE_LUT_BITS;
	/* word 2 */
	uint32 reserved5:4;
	uint32 in_svlan_id:12;
	uint32 reserved6:4;
	uint32 in_cvlan_id:12;
	/* word 3 */
	uint32 in_spa:8;
	uint32 in_ext_spa:8;
	uint32 in_pppoe_sid:16;
	/* word 4 */
	uint32 reserved9:8;
	uint32 out_svid_format_act:1;
	uint32 out_user_priority:3;
	uint32 out_cvid_format_act:1;
	uint32 reserved10:2;
	uint32 in_pppoe_sid_check:1;
	uint32 out_ext_portmask_idx:5;
	uint32 out_portmask:11;
	/* word 5 */
	uint32 out_spri_format_act:1;
	uint32 out_spri:3;
	uint32 out_svlan_id:12;
	uint32 out_cpri_format_act:1;
	uint32 out_cpri:3;
	uint32 out_cvlan_id:12;
	/* word 6 */
	uint32 in_stream_idx:ASIC_FLOW_PON_STREAMID_BITS;
	uint32 out_dscp_act:1;
	uint32 out_dscp:6;
	uint32 reserved12:1;
	uint32 out_egress_cvid_act:1;
	uint32 out_egress_svid_act:1;
	uint32 out_ctag_format_act:1;
	uint32 out_stag_format_act:1;
	uint32 out_user_pri_act:1;
	uint32 out_egress_port_to_vid_act:2;//b'00:none  b'01:SP2C	b'10:SP2S	b'11:CP2C  refto rtk_rg_out_egress_port_to_vid_act_t
	uint32 out_smac_trans:1;
	uint32 reserved13:2;
	uint32 in_tos_check:1;
	uint32 lock:1;
	uint32 in_cvlan_pri:3;
	/* word 7 */
	uint32 reserved7:12;
	uint32 in_ethertype:16;
	uint32 reserved8:4;
	/* word 8 */
	uint32 reserved14:32;
#if defined(CONFIG_RTK_FC_WFO_PER_HW_FLOW_MIB)
	/* word 9 */
	uint32 reserved15:32;
#endif
#if defined(CONFIG_RTK_FC_PKT_QUEUE_OFFLOAD_BY_PE)
	/* word 10 */
	uint32 reserved17: 32;
#endif
}rtk_9607f_asic_path2_entry_t;

/* flow-based table - for path 3 */
typedef struct rtk_9607f_asic_path3_entry_s
{
//__LITTLE_ENDIAN
	/* word 0 */
	uint32 valid:1;
	uint32 in_path:3;
	uint32 in_ipv4_or_ipv6:1;
	uint32 in_ctagif:1;
	uint32 in_stagif:1;
	uint32 in_pppoeif:1;
	uint32 out_stream_idx_act:1;
	uint32 in_multiple_act:1;
	uint32 in_intf_idx		: ASIC_TABLESIZE_INTF_BITS;
	uint32 out_extra_tag_index:4;							// dual content/control index
	uint32 out_intf_idx	: ASIC_TABLESIZE_INTF_BITS;
	uint32 in_tos:8;
	/* word 1 */
	union
	{
		uint32 in_src_ipv4_addr:32;
		uint32 in_src_ipv6_addr_hash:32;
	};
	/* word 2 */
	union
	{
		uint32 in_dst_ipv4_addr:32;
		uint32 in_dst_ipv6_addr_hash:32;
	};
	/* word 3 */
	uint32 in_l4_src_port:16;
	uint32 in_l4_dst_port:16;
	/* word 4 */
	uint32 out_dmac_idx:8;
	uint32 out_svid_format_act:1;
	uint32 out_user_priority:3;
	uint32 out_cvid_format_act:1;
	uint32 out_dmac_trans:1;
	uint32 out_multiple_act:1;
	uint32 in_pppoe_sid_check:1;
	uint32 out_ext_portmask_idx:5;
	uint32 out_portmask:11;
	/* word 5 */
	uint32 out_spri_format_act:1;
	uint32 out_spri:3;
	uint32 out_svlan_id:12;
	uint32 out_cpri_format_act:1;
	uint32 out_cpri:3;
	uint32 out_cvlan_id:12;
	/* word 6 */
	uint32 out_stream_idx:ASIC_FLOW_PON_STREAMID_BITS;
	uint32 out_dscp_act:1;
	uint32 out_dscp:6;
	uint32 out_drop:1;
	uint32 out_egress_cvid_act:1;
	uint32 out_egress_svid_act:1;
	uint32 out_ctag_format_act:1;
	uint32 out_stag_format_act:1;
	uint32 out_user_pri_act:1;
	uint32 out_egress_port_to_vid_act:2;//b'00:none  b'01:SP2C	b'10:SP2S	b'11:CP2C  refto rtk_rg_out_egress_port_to_vid_act_t
	uint32 out_smac_trans:1;
	uint32 out_uc_lut_lookup:1;
	uint32 sw_shaper_en:1;
	uint32 in_tos_check:1;
	uint32 lock:1;
	uint32 in_cvlan_pri:3;
	/* word 7 */
	uint32 out_share_meter_act:1;
	uint32 out_share_meter_idx:5;
	uint32 in_l4proto_num:8; // l4_protocol_num
	uint32 flow_cache_mib_idx_or_in_outerVlan:12;
	uint32 reserved2:6;
	/* word 8 */
	uint32 out_flow_counter_act:1;
	uint32 out_flow_counter_idx:6;
	uint32 out_flow_counter2_act:1;
	uint32 out_flow_counter2_idx:6;
	uint32 out_change_l4_port_only:2;	//0: invalid, 1: change l4 SPORT only, 2: change l4 SPORT only
	uint32 out_change_l4_port:16;		//valid if out_change_l4_port_only != 0
#if defined(CONFIG_RTK_FC_WFO_PER_HW_FLOW_MIB)
	/* word 9 */
	uint32 out_wfo_flow_mib_idx:12;
	uint32 reserved9:20;
#endif	
#if defined(CONFIG_RTK_FC_PKT_QUEUE_OFFLOAD_BY_PE)
	/* word 10 */
	uint32 pe_tc_queue_valid: 1;
	uint32 pe_tc_queue_idx: 1;
	uint32 pe_tc_queue_connection_idx: 8;
	uint32 reserved10: 22;
#endif
}rtk_9607f_asic_path3_entry_t;

/* flow-based table - for path 4 */
typedef struct rtk_9607f_asic_path4_entry_s
{
//__LITTLE_ENDIAN
	/* word 0 */
	uint32 valid:1;
	uint32 in_path:3;
	uint32 in_ipv4_or_ipv6:1;
	uint32 in_ctagif:1;
	uint32 in_stagif:1;
	uint32 in_pppoeif:1;
	uint32 reserved2:1;
	uint32 in_multiple_act:1;
	uint32 in_intf_idx		: ASIC_TABLESIZE_INTF_BITS;
	uint32 reserved0:4;
	uint32 out_intf_idx	: ASIC_TABLESIZE_INTF_BITS;
	uint32 in_tos:8;
	/* word 1 */
	union
	{
		uint32 in_src_ipv4_addr:32;
		uint32 in_src_ipv6_addr_hash:32;
	};
	/* word 2 */
	union
	{
		uint32 in_dst_ipv4_addr:32;
		uint32 in_dst_ipv6_addr_hash:32;
	};
	/* word 3 */
	uint32 in_l4_src_port:16;
	uint32 in_l4_dst_port:16;
	/* word 4 */
	uint32 reserved4:8;
	uint32 out_svid_format_act:1;
	uint32 out_user_priority:3;
	uint32 out_cvid_format_act:1;
	uint32 reserved5:2;
	uint32 in_pppoe_sid_check:1;
	uint32 out_ext_portmask_idx:5;
	uint32 out_portmask:11;
	/* word 5 */
	uint32 out_spri_format_act:1;
	uint32 out_spri:3;
	uint32 out_svlan_id:12;
	uint32 out_cpri_format_act:1;
	uint32 out_cpri:3;
	uint32 out_cvlan_id:12;
	/* word 6 */
	uint32 reserved6:8;
	uint32 out_dscp_act:1;
	uint32 out_dscp:6;
	uint32 reserved7:1;
	uint32 out_egress_cvid_act:1;
	uint32 out_egress_svid_act:1;
	uint32 out_ctag_format_act:1;
	uint32 out_stag_format_act:1;
	uint32 out_user_pri_act:1;
	uint32 out_egress_port_to_vid_act:2;//b'00:none  b'01:SP2C	b'10:SP2S	b'11:CP2C  refto rtk_rg_out_egress_port_to_vid_act_t
	uint32 out_smac_trans:1;
	uint32 reserved8:2;
	uint32 in_tos_check:1;
	uint32 lock:1;
	uint32 in_cvlan_pri:3;
	/* word 7 */
	uint32 in_l4proto_num:8; // l4_protocol_num
	uint32 reserved9:24;
	/* word 8 */
	uint32 reserved14:32;
#if defined(CONFIG_RTK_FC_WFO_PER_HW_FLOW_MIB)
	/* word 9 */
	uint32 reserved15:32;
#endif
#if defined(CONFIG_RTK_FC_PKT_QUEUE_OFFLOAD_BY_PE)
	/* word 10 */
	uint32 reserved17: 32;
#endif
}rtk_9607f_asic_path4_entry_t;

/* flow-based table - unicast l34 routing/napt, for path 5	*/
typedef struct rtk_9607f_asic_path5_entry_s
{
//__LITTLE_ENDIAN
	/* word 0 */
	uint32 valid:1;
	uint32 in_path:3;
	uint32 in_ipv4_or_ipv6:1;
	uint32 in_ctagif:1;
	uint32 in_stagif:1;
	uint32 in_pppoeif:1;
	uint32 out_stream_idx_act:1;
	uint32 out_fmr_idx_act:1;
	uint32 in_intf_idx		: ASIC_TABLESIZE_INTF_BITS;
	uint32 out_extra_tag_index:4;							// dual content/control index
	uint32 out_intf_idx	: ASIC_TABLESIZE_INTF_BITS;
	uint32 in_tos:8;
	/* word 1 */
	union
	{
		uint32 in_src_ipv4_addr:32;
		uint32 in_src_ipv6_addr_hash:32;
	};
	/* word 2 */
	union
	{
		uint32 in_dst_ipv4_addr:32; 	//routing/napt mode
		uint32 in_dst_ipv6_addr_hash:32;	//routing/napt mode
		uint32 out_dst_ipv4_addr:32;		//napt-r mode
	};
	/* word 3 */
	uint32 in_l4_src_port:16;
	uint32 in_l4_dst_port:16;
	/* word 4 */
	uint32 out_dmac_idx:8;
	uint32 out_svid_format_act:1;
	uint32 out_user_priority:3;
	uint32 out_cvid_format_act:1;
	uint32 reserved0:1;
	uint32 out_l4_act:1;
	uint32 out_l4_direction:1;				// 0:inbound, 1:outbound
	uint32 out_l4_port:16;
	/* word 5 */
	uint32 out_spri_format_act:1;
	uint32 out_spri:3;
	uint32 out_svlan_id:12;
	uint32 out_cpri_format_act:1;
	uint32 out_cpri:3;
	uint32 out_cvlan_id:12;
	/* word 6 */
	uint32 out_stream_idx:ASIC_FLOW_PON_STREAMID_BITS;
	uint32 out_dscp_act:1;
	uint32 out_dscp:6;
	uint32 out_drop:1;
	uint32 out_egress_cvid_act:1;
	uint32 out_egress_svid_act:1;
	uint32 out_ctag_format_act:1;
	uint32 out_stag_format_act:1;
	uint32 out_user_pri_act:1;
	uint32 out_egress_port_to_vid_act:2;//b'00:none  b'01:SP2C	b'10:SP2S	b'11:CP2C  refto rtk_rg_out_egress_port_to_vid_act_t
	uint32 out_fmr_idx:2;
	uint32 sw_shaper_en:1;
	uint32 in_tos_check:1;
	uint32 lock:1;
	uint32 in_cvlan_pri:3;
	/* word 7 */
	uint32 out_share_meter_act:1;
	uint32 out_share_meter_idx:5;
	uint32 in_l4proto_num:8; // l4_protocol_num
	uint32 flow_cache_mib_idx_or_in_outerVlan:12;
	uint32 reserved5:6;
	/* word 8 */
	uint32 out_flow_counter_act:1;
	uint32 out_flow_counter_idx:6;
	uint32 out_flow_counter2_act:1;
	uint32 out_flow_counter2_idx:6;
	uint32 out_change_l4_port_only:2;	//0: invalid, 1: change l4 SPORT only, 2: change l4 SPORT only
	uint32 reserved8:16;
#if defined(CONFIG_RTK_FC_WFO_PER_HW_FLOW_MIB)
	/* word 9 */
	uint32 out_wfo_flow_mib_idx:12;
	uint32 reserved9:20;
#endif	
#if defined(CONFIG_RTK_FC_PKT_QUEUE_OFFLOAD_BY_PE)
	/* word 10 */
	uint32 pe_tc_queue_valid: 1;
	uint32 pe_tc_queue_idx: 1;
	uint32 pe_tc_queue_connection_idx: 8;
	uint32 reserved10: 22;
#endif
}rtk_9607f_asic_path5_entry_t;

/* flow-based table - dual header, for path 6  */
typedef struct rtk_9607f_asic_path6_entry_s
{
//__LITTLE_ENDIAN
	/* word 0 */
	uint32 valid:1;
	uint32 in_path:3;
	uint32 reserved1:1;
	uint32 in_ctagif:1;
	uint32 in_stagif:1;
	uint32 in_pppoeif:1;
	uint32 in_l4_src_port_check:1;
	uint32 in_l4_dst_port_check:1;
	uint32 in_intf_idx		: ASIC_TABLESIZE_INTF_BITS;
	uint32 in_l2tp_tunnel_id_check:1;
	uint32 in_l2tp_session_id_check:1;
	uint32 reserved2:2;
	uint32 in_dsliteif:1;
	uint32 in_l2tpif:1;
	uint32 in_pptpif:1;
	uint32 in_pppoe_sid_check:1;
	uint32 rsvd_in_6rdif:1;
	uint32 in_tos:8;
	/* word 1 */
	union
	{
		uint32 in_src_ipv4_addr:32;
		uint32 in_src_ipv6_addr_hash:32;
	};
	/* word 2 */
	union
	{
		uint32 in_dst_ipv4_addr:32;
		uint32 in_dst_ipv6_addr_hash:32;
	};
	/* word 3 */
	uint32 in_l4_src_port:16;
	uint32 in_l4_dst_port:16;
	/* word 4 */
	uint32 reserved0:4;
	uint32 in_src_mac_check:1;
	uint32 in_dst_mac_check:1;
	uint32 in_src_ip_check:1;
	uint32 in_dst_ip_check:1;
	uint32 in_greEthBrif:1;
	uint32 in_vxlanif:1;
	uint32 reserved3:22;
	/* word 5 */
	uint32 in_l2tp_tunnel_id:16;
	union
	{
		uint16 in_l2tp_session_id:16;	//l2tp mode
		uint16 in_gre_call_id:16;		//pptp mode
	};
	/* word 6 */
	uint32 in_pppoe_sid:16;
	uint32 out_drop:1;
	uint32 in_outer_v6:1;
	uint32 reserved5:8;
	uint32 in_gre_call_id_check:1;
	uint32 in_tos_check:1;
	uint32 lock:1;
	uint32 in_cvlan_pri:3;
	/* word 7 */
	uint32 in_smac_lut_idx: ASIC_TABLESIZE_LUT_BITS;
	uint32 in_dmac_lut_idx: ASIC_TABLESIZE_LUT_BITS;
	uint32 reserved6: 6;
	/* word 8 */
	uint32 reserved14:32;
#if defined(CONFIG_RTK_FC_WFO_PER_HW_FLOW_MIB)
	/* word 9 */
	uint32 reserved15:32;
#endif
#if defined(CONFIG_RTK_FC_PKT_QUEUE_OFFLOAD_BY_PE)
	/* word 10 */
	uint32 reserved17: 32;
#endif
}rtk_9607f_asic_path6_entry_t;

#if defined(CONFIG_RTK_FC_WIFI_AMSDU_OFFLOAD_BY_PE)
typedef struct rtk_9607f_asic_pathMc_wifi_amsdu_tx_entry_s
{
//__LITTLE_ENDIAN
	/* word 0 */
	uint32 valid:1;
	uint32 in_path:3;
	uint32 in_wifi_mac_id:8;
	uint32 in_dmac_lut_idx: ASIC_TABLESIZE_LUT_BITS; // ASIC_TABLESIZE_LUT_BITS(13)
	uint32 reserved0:7;
	/* word 1 */
	uint32 out_dmac_lut_act:1;
	uint32 out_dmac_lut_idx:ASIC_TABLESIZE_LUT_BITS; // ASIC_TABLESIZE_LUT_BITS(13)
	uint32 out_ldpid_act:1;
	uint32 out_ldpid:6;
	uint32 out_cos_act:1;
	uint32 out_cos:3;
	uint32 reserved1:7;
	/* word 2 */
	uint32 out_sw_id_act:1;
	uint32 out_sw_id:8;
	uint32 out_l2format_act_vld:1;
	uint32 out_l2format_act:1;
	uint32 reserved2:21;
	/* word 3 */
	uint32 reserved3:32;
	/* word 4 */
	uint32 reserved4:32;
	/* word 5 */
	uint32 reserved5:32;
	/* word 6 */
	uint32 reserved6:28;
	uint32 lock:1;
	uint32 reserved6_1:3;
	/* word 7 */
	uint32 reserved7:32;
	/* word 8 */
	uint32 reserved14:31;
	uint32 is_amsdu_pe_offload_wifiTx:1;
#if defined(CONFIG_RTK_FC_WFO_PER_HW_FLOW_MIB)
	/* word 9 */
	uint32 out_wfo_flow_mib_idx:12;
	uint32 out_wfo_tx_wifi_pri:3;
	uint32 out_wfo_tx_mac_id:8;
	uint32 reserved9:9;
#endif	
#if defined(CONFIG_RTK_FC_PKT_QUEUE_OFFLOAD_BY_PE)
	/* word 10 */
	uint32 reserved17: 32;
#endif
}rtk_9607f_asic_pathMc_wifi_amsdu_tx_entry_t;
#endif
#if defined(CONFIG_RTK_FC_IPSEC_FASTFWD)

typedef struct rtk_9607f_asic_esp_ds_spi_entry_s
{

//__LITTLE_ENDIAN
	/* word 0 */
	uint32 valid:1;
	uint32 in_path:3;
	uint32 in_ipv4_or_ipv6:1;
	uint32 in_ctagif:1;
	uint32 in_stagif:1;
	uint32 in_pppoeif:1;
	uint32 out_stream_idx_act:1;
	uint32 out_fmr_idx_act:1;
	uint32 in_intf_idx		: ASIC_TABLESIZE_INTF_BITS;
	uint32 out_extra_tag_index:4;							// dual content/control index
	uint32 out_intf_idx	: ASIC_TABLESIZE_INTF_BITS;
	uint32 in_tos:8;
	/* word 1 */
	union
	{
		uint32 in_src_ipv4_addr:32;
		uint32 in_src_ipv6_addr_hash:32;
	};
	/* word 2 */
	union
	{
		uint32 in_dst_ipv4_addr:32; 	//routing/napt mode
		uint32 in_dst_ipv6_addr_hash:32;	//routing/napt mode
		uint32 out_dst_ipv4_addr:32;		//napt-r mode
	};
	/* word 3 */
	uint32 in_l4_src_port:16;
	uint32 in_l4_dst_port:16;
	/* word 4 */
	uint32 out_dmac_idx:8;
	uint32 out_svid_format_act:1;
	uint32 out_user_priority:3;
	uint32 out_cvid_format_act:1;
	uint32 reserved0:1;
	uint32 out_l4_act:1;
	uint32 out_l4_direction:1;				// 0:inbound, 1:outbound
	uint32 out_l4_port:16;
	/* word 5 */
	uint32 out_spri_format_act:1;
	uint32 out_spri:3;
	uint32 out_svlan_id:12;
	uint32 out_cpri_format_act:1;
	uint32 out_cpri:3;
	uint32 out_cvlan_id:12;
	/* word 6 */
	uint32 out_stream_idx:ASIC_FLOW_PON_STREAMID_BITS;
	uint32 out_dscp_act:1;
	uint32 out_dscp:6;
	uint32 out_drop:1;
	uint32 out_egress_cvid_act:1;
	uint32 out_egress_svid_act:1;
	uint32 out_ctag_format_act:1;
	uint32 out_stag_format_act:1;
	uint32 out_user_pri_act:1;
	uint32 out_egress_port_to_vid_act:2;//b'00:none  b'01:SP2C	b'10:SP2S	b'11:CP2C  refto rtk_rg_out_egress_port_to_vid_act_t
	uint32 out_fmr_idx:2;
	uint32 sw_shaper_en:1;
	uint32 in_tos_check:1;
	uint32 lock:1;
	uint32 in_cvlan_pri:3;
	/* word 7 */
	uint32 out_share_meter_act:1;
	uint32 out_share_meter_idx:5;
	uint32 in_l4proto_num:8; // l4_protocol_num
	uint32 flow_cache_mib_idx_or_in_outerVlan:12;
	uint32 reserved5:6;
	/* word 8 */
	uint32 spi:32;
	
#if defined(CONFIG_RTK_FC_WFO_PER_HW_FLOW_MIB)
	/* word 9 */
	uint32 reserved6:32;
#endif	
#if defined(CONFIG_RTK_FC_PKT_QUEUE_OFFLOAD_BY_PE)
	/* word 10 */
	uint32 reserved7:32;
#endif


}rtk_9607f_asic_esp_ds_spi_entry_t;


#endif
#if defined(CONFIG_FC_RTL8277C_SERIES) || defined(CONFIG_FC_RTL9607F_SERIES)
typedef struct rtk_9607f_asic_pathVxlan_up_extra_tx_entry_s
{
//__LITTLE_ENDIAN
	/* word 0 */
	uint32 valid:1;
	uint32 in_path:3;
	uint32 reserved0:4;
	uint32 out_stream_idx_act:1;
	uint32 lspid:6;
	uint32 reserved1: 4;
	uint32 out_intf_idx	: ASIC_TABLESIZE_INTF_BITS;
	uint32 netif_id:3;
	uint32 reserved2: 5;
	/* word 1 */
	uint32 reserved3:32;
	
	/* word 2 */
	uint32 reserved4:32;
	/* word 3 */
	uint32 reserved5:15;
	uint32 out_vxlan_sport_update_en:1;
	uint32 out_vxlan_sport:16;
	/* word 4 */
	uint32 reserved6:3;
	uint32 ldpid:6;
	uint32 out_user_priority:3;
	uint32 reserved7:20;
	/* word 5 */
	uint32 reserved8:32;
	/* word 6 */
	uint32 out_stream_idx:ASIC_FLOW_PON_STREAMID_BITS;
	uint32 reserved9:12;
	uint32 out_user_pri_act:1;
	uint32 reserved10:6;
	uint32 lock:1;
	uint32 reserved11:3;
	/* word 7 */
	uint32 reserved12:32;
	/* word 8 */
	uint32 reserved14:32;
#if defined(CONFIG_RTK_FC_WFO_PER_HW_FLOW_MIB)
	/* word 9 */
	uint32 reserved15:32;
#endif
#if defined(CONFIG_RTK_FC_PKT_QUEUE_OFFLOAD_BY_PE)
	/* word 10 */
	uint32 reserved17: 32;
#endif
}rtk_9607f_asic_pathVxlan_up_extra_tx_entry_t;
#endif

/* interface table */
typedef struct rtk_9607f_asic_netif_entry_s
{
	uint8 valid;
	rtk_mac_t gateway_mac_addr;
	ipaddr_t gateway_ipv4_addr;
	uint16 intf_mtu;
	uint8 intf_mtu_check;
	uint16 out_pppoe_sid;
	uint8 out_pppoe_act;
	uint8 out_pppoe_len_include_padding;
	uint8 out_snap_bri_len_include_padding;
	uint8 out_snap_tra_len_include_padding;
	uint8 deny_ipv4;
	uint8 deny_ipv6;
	rtk_9607f_asic_forwardAction_t ingress_action;
	rtk_9607f_asic_forwardAction_t egress_action;
	rtk_portmask_t allow_ingress_portmask;
	rtk_portmask_t allow_ingress_ext_portmask;
}rtk_9607f_asic_netif_entry_t;

/* interface table */
typedef struct rtk_9607f_asic_netifMib_entry_s
{
	uint32 in_intf_uc_packet_cnt;
	uint64 in_intf_uc_byte_cnt;
	uint32 in_intf_mc_packet_cnt;
	uint64 in_intf_mc_byte_cnt;
	uint32 in_intf_bc_packet_cnt;
	uint64 in_intf_bc_byte_cnt;
	uint32 out_intf_uc_packet_cnt;
	uint64 out_intf_uc_byte_cnt;
	uint32 out_intf_mc_packet_cnt;
	uint64 out_intf_mc_byte_cnt;
	uint32 out_intf_bc_packet_cnt;
	uint64 out_intf_bc_byte_cnt;
}rtk_9607f_asic_netifMib_entry_t;

/* extra tag action */
typedef struct rtk_9607f_asic_extraTagActType1_s
{	// Inser extra tag to specific location
	uint32 reserve1: 3;
	uint32 src_addr_offset: ASIC_DUAL_CONTENT_BUFFER_SIZE_BITS;		// MUST be 4-bytes alignment
	uint32 length: 8;
	uint32 reserve0: 8;										// Use for upate outer_ip pointer
	uint32 act_bit: 3;
}rtk_9607f_asic_extraTagActType1_t;

typedef struct rtk_9607f_asic_extraTagActType2_s{
	// Update Ethertype & MTU
	uint32 reserve0: 13;
	uint32 ethertype: 16;
	uint32 act_bit: 3;
}rtk_9607f_asic_extraTagActType2_t;

typedef struct rtk_9607f_asic_extraTagActType3_s{
	// Update Outer IP header length
	uint32 reserve0: 2;
	uint32 operation: 2;			// 0:+; 1:-; 2:*; 3:/;
	uint32 value: 9;
	uint32 length: 8;
	uint32 pkt_buff_offset: 8;		// replaced offset
	uint32 act_bit: 3;
}rtk_9607f_asic_extraTagActType3_t;

typedef struct rtk_9607f_asic_extraTagActType4_s{
	// Update GRE seg or IPv4 ID
	uint32 reserve1: 17-ASIC_TABLESIZE_DUALHEADER_INTF_BITS;
	uint32 data_src_type: 1;		// 0: GRE seq/ack 1:IP Identification
	uint32 reduce_ack:1;
	uint32 reduce_seq:1;
	uint32 reserve0: 1;
	uint32 seq_ack_reg_idx: ASIC_TABLESIZE_DUALHEADER_INTF_BITS;
	uint32 pkt_buff_offset: 8;
	uint32 act_bit: 3;
}rtk_9607f_asic_extraTagActType4_t;

typedef struct rtk_9607f_asic_extraTagActType5_s{							// Caculate outer L3 header checksum (L3 checksum offload)
	uint32 reserve0: 21;
	uint32 pkt_buff_offset: 8;
	uint32 act_bit: 3;
}rtk_9607f_asic_extraTagActType5_t;

typedef struct rtk_9607f_asic_extraTagActType6_s{							// Caculate outer L4 header checksum (L4 checksum offload)
	uint32 reserve0: 21;
	uint32 pkt_buff_offset: 8;
	uint32 act_bit: 3;
}rtk_9607f_asic_extraTagActType6_t;

typedef struct rtk_9607f_asic_extraTagActType7_s{							// SW only
	uint32 outer_tag_len: 7;
	uint32 outer_udp_offset:7;
	uint32 outer_ppp_offset:5;
	uint32 is_l2dual:1;												//SW only
	uint32 outer_is_v6:1;											//SW only
	uint32 outer_ip_offset: 8;
	uint32 act_bit: 3;
}rtk_9607f_asic_extraTagActType7_t;

typedef struct rtk_9607f_asic_extraTagAction_s
{
	union{
		rtk_9607f_asic_extraTagActType1_t type1;
		rtk_9607f_asic_extraTagActType2_t type2;
		rtk_9607f_asic_extraTagActType3_t type3;
		rtk_9607f_asic_extraTagActType4_t type4;
		rtk_9607f_asic_extraTagActType5_t type5;
		rtk_9607f_asic_extraTagActType6_t type6;
		rtk_9607f_asic_extraTagActType7_t type7;
	};
}rtk_9607f_asic_extraTagAction_t;


/* mac address indirect access table */
typedef struct rtk_9607f_asic_indirectMac_entry_s
{
	uint32 l2_idx: ASIC_TABLESIZE_LUT_BITS;
	uint32 reserved:19;
}rtk_9607f_asic_indirectMac_entry_t;

#if 0// not support
typedef struct rtk_rg_asic_netif_ref_s
{
	uint8_t valid;
	rtk_mac_t netif_mac_addr;
	uint32_t mtu_idx;
	uint32_t mac_idx;
#if defined(CONFIG_CA_G3_G3LITE_SERIES)
	uint32_t acl_info;
#elif defined(CONFIG_CA8277B_SERIES)
	uint32_t acl_info;
	uint32_t acl_info_flow_acc;
	uint32_t acl_info_flow_acc_wan;
	uint32_t hash_idx;
#endif
}rtk_rg_asic_netif_ref_t;
#endif


typedef enum rtk_9607f_asic_rsv_acl_s
{
	ASIC_RSV_ACL_RESET_L2_L3_CLS = 0,
	ASIC_RSV_ACL_L2_EGRESS_FORWARD_L3FE,
	ASIC_RSV_ACL_GENERIC_INTF_HASH_PROFILE_DECISION,
	ASIC_RSV_ACL_END,
}rtk_9607f_asic_rsv_acl_t;

typedef enum
{
	ASIC_POL_RATEMODE_BPS = 0,	// bits per second
	ASIC_POL_RATEMODE_PPS,		// packet per second
	ASIC_POL_RATEMODE_END,
} asic_pol_rateMode_t;

/*==================== Fom rtk_rg_apolloPro_asicDriver.h END====================*/

/*
 * Function Declaration
 */

asic_ret_t rtk_asic_dmalso_backpressure_rule_add(rtk_asic_dmalso_bp_conf_t *pVP_bp_conf);
asic_ret_t rtk_asic_dmalso_backpressure_rule_del(rtk_asic_dmalso_bp_rule_t rule_idx);
asic_ret_t rtk_asic_dmalso_backpressure_rule_show(void);

asic_ret_t rtk_9607f_asic_netifTable_add(uint32_t idx, rtk_9607f_asic_netif_entry_t *pNetif);
asic_ret_t rtk_9607f_asic_netifTable_del(uint32_t idx);
asic_ret_t rtk_fc_asic_flow_default_action_get(uint32_t profileIdx, rtk_9607f_asic_flow_defAct_type_t *flow_empty_act, rtk_9607f_asic_flow_defAct_type_t *flow_aging_act);
asic_ret_t rtk_9607f_flow_default_action_update(uint32_t profileIdx, rtk_9607f_asic_flow_defAct_type_t act);
asic_ret_t rtk_asic_flow_default_action_meter_update(uint32_t profileIdx, uint32_t flow_meter_idx);
asic_ret_t rtk_9607f_asic_mirrored_port_set(bool valid, uint8_t ldpid);
uint32_t rtk_9607f_flow_init(rtk_9607f_flow_key_mask_t flowKeyMask);
asic_ret_t rtk_9607f_asic_flow_flush(void);
asic_ret_t rtk_9607f_asic_flow_hash_crc_cal(rtk_9607f_asic_flow_hash_cal_info_t *flowHashCalInfo, rtk_9607f_asic_flow_hash_crc_t *flow_hash_crc);
#if defined(CONFIG_REALTEK_BOARD_FPGA) || defined(CONFIG_REALTEK_BOARD_FPGA_V8)
asic_ret_t rtk_9607f_asic_flow_add_with_no_crc_calulate(rtk_9607f_asic_flow_config_t *flowConfig, int32_t *mainHashIdx, rtk_9607f_asic_flow_hash_crc_t flow_hash_crc);
asic_ret_t rtk_9607f_asic_flow_add(rtk_9607f_asic_flow_config_t *flowConfig, int32_t *mainHashIdx);
#endif
asic_ret_t rtk_9607f_asic_flow_add_with_no_crc_calulate_by_idx(rtk_9607f_asic_flow_config_t *flowConfig, int32_t mainHashIdx, rtk_9607f_asic_flow_hash_crc_t flow_hash_crc);
asic_ret_t rtk_9607f_asic_flow_add_by_idx(rtk_9607f_asic_flow_config_t *flowConfig, int32_t mainHashIdx, rtk_9607f_asic_flow_hash_crc_t *flow_hash_crc);
asic_ret_t rtk_9607f_asic_flow_del(int32_t mainHashIdx);
asic_ret_t rtk_9607f_asic_flow_traffic_get(ca_uint32_t mainHashIdx, uint32_t *trfStatus);
asic_ret_t rtk_9607f_asic_flow_age_set(ca_uint32_t hash_idx, uint32_t age);
asic_ret_t rtk_9607f_asic_flow_age_get(ca_uint32_t hash_idx, uint32_t *age);
asic_ret_t rtk_9607f_asic_dmaLso_lspid_from_hdra(bool enable);
asic_ret_t rtk_9607f_asic_dmaLso_reg_get(rtk_9607f_asic_dmaLso_reg_t *dmaLso_reg);
asic_ret_t rtk_9607f_asic_dmaAftFib_set(uint32_t idx, rtk_9607f_asic_dmaAftFib_t fib);
asic_ret_t rtk_9607f_asic_dmaAftFib_get(uint32_t idx, rtk_9607f_asic_dmaAftFib_t *pFib);
asic_ret_t rtk_9607f_asic_dmaAftTpid_set(char tpid_set_msk, rtk_9607f_asic_dmaAftTpid_t aftTpid);
asic_ret_t rtk_9607f_asic_dmaAftTpid_get(rtk_9607f_asic_dmaAftTpid_t *pAftTpid);
asic_ret_t rtk_fc_asic_l3fe_pp_spcl_l3_offset_set(uint32_t l3_offset);
asic_ret_t rtk_fc_asic_l3fe_pp_spcl_l3_offset_get(uint32_t *l3_offset);
asic_ret_t rtk_fc_asic_l2te_policer_enable_set(uint8_t enable);
asic_ret_t rtk_9607f_l3_policer_ifg_config_set(bool ifgInclude);
asic_ret_t rtk_9607f_l3_policer_ifg_config_get(    bool *pIfgInclude);
asic_ret_t rtk_9607f_l3_flow_policer_mode_set(uint32_t pol_idx, bool if_enable);
asic_ret_t rtk_9607f_l3_flow_policer_mode_get(uint32_t pol_idx, bool *if_enable);
asic_ret_t rtk_9607f_l3_flow_policer_rate_set(uint32_t pol_idx, uint32_t committed_rate, uint32_t peak_rate);
asic_ret_t rtk_9607f_l3_flow_policer_rate_get(uint32_t pol_idx, uint32_t *committed_rate, uint32_t *peak_rate);
asic_ret_t rtk_9607f_l3_flow_policer_burstSize_set(uint32_t pol_idx, uint32_t committed_burstSize, uint32_t peak_burstSize);
asic_ret_t rtk_9607f_l3_flow_policer_burstSize_get(uint32_t pol_idx, uint32_t *committed_burstSize, uint32_t *peak_burstSize);
asic_ret_t rtk_9607f_l3_flow_policer_rateMode_set(uint32_t pol_idx, asic_pol_rateMode_t rate_mode);
asic_ret_t rtk_9607f_l3_flow_policer_rateMode_get(uint32_t pol_idx, asic_pol_rateMode_t *rate_mode);
asic_ret_t rtk_9607f_l3_flow_policer2_mode_set(uint32_t pol_idx, bool if_enable);
asic_ret_t rtk_9607f_l3_flow_policer2_mode_get(uint32_t pol_idx, bool *if_enable);
asic_ret_t rtk_9607f_l3_flow_policer2_rate_set(uint32_t pol_idx, uint32_t committed_rate, uint32_t peak_rate);
asic_ret_t rtk_9607f_l3_flow_policer2_rate_get(uint32_t pol_idx, uint32_t *committed_rate, uint32_t *peak_rate);
asic_ret_t rtk_9607f_l3_flow_policer2_burstSize_set(uint32_t pol_idx, uint32_t committed_burstSize, uint32_t peak_burstSize);
asic_ret_t rtk_9607f_l3_flow_policer2_burstSize_get(uint32_t pol_idx, uint32_t *committed_burstSize, uint32_t *peak_burstSize);
asic_ret_t rtk_9607f_l3_flow_policer2_rateMode_set(uint32_t pol_idx, asic_pol_rateMode_t rate_mode);
asic_ret_t rtk_9607f_l3_flow_policer2_rateMode_get(uint32_t pol_idx, asic_pol_rateMode_t *rate_mode);
asic_ret_t rtk_9607f_l3_flow_policer3_mode_set(uint32_t pol_idx, bool if_enable);
asic_ret_t rtk_9607f_l3_flow_policer3_mode_get(uint32_t pol_idx, bool *if_enable);
asic_ret_t rtk_9607f_l3_flow_policer3_rate_set(uint32_t pol_idx, uint32_t committed_rate, uint32_t peak_rate);
asic_ret_t rtk_9607f_l3_flow_policer3_rate_get(uint32_t pol_idx, uint32_t *committed_rate, uint32_t *peak_rate);
asic_ret_t rtk_9607f_l3_flow_policer3_burstSize_set(uint32_t pol_idx, uint32_t committed_burstSize, uint32_t peak_burstSize);
asic_ret_t rtk_9607f_l3_flow_policer3_burstSize_get(uint32_t pol_idx, uint32_t *committed_burstSize, uint32_t *peak_burstSize);
asic_ret_t rtk_9607f_l3_flow_policer3_rateMode_set(uint32_t pol_idx, asic_pol_rateMode_t rate_mode);
asic_ret_t rtk_9607f_l3_flow_policer3_rateMode_get(uint32_t pol_idx, asic_pol_rateMode_t *rate_mode);
asic_ret_t rtk_9607f_l3_pe_dual_fmr_add(uint32 fmr_idx, void *fmr_entry);
asic_ret_t rtk_9607f_l3_pe_dual_fmr_get(uint32 fmr_idx, void *fmr_entry);
asic_ret_t rtk_9607f_l3_pe_dual_fmr_del(uint32 fmr_idx);
asic_ret_t rtk_9607f_asic_fb_init(void);
asic_ret_t rtk_9607f_flow_mcast_group_asunknown(ca_ip_address_t groupAddr,ca_int32_t *hwIdx);
asic_ret_t rtk_9607f_flow_mcast_group_asknown(ca_ip_address_t groupAddr,ca_int32_t *hwIdx);

uint32_t rtk_9607f_cpuport_hash_get(uint32 lspid, uint8 *smac, uint8 *dmac, uint32 sip, uint32 dip, uint16 sport, uint16 dport);
uint32_t rtk_9607f_cpuport_init(void) ;
uint32_t rtk_9607f_dmalso_VP_headerA_init(void);
uint32_t rtk_9607f_init(void);
uint32_t rtk_9607f_exit(void);



/*==================== Fom ca_ext.c START====================*/
uint32_t rtk_9607f_asic_ne_reg_read(uint32_t addr);
void rtk_9607f_asic_ne_reg_write(uint32_t data, uint32_t addr);
uint32_t rtk_9607f_asic_dma_lso_reg_read(uint32_t addr);
void rtk_9607f_asic_dma_lso_reg_write(uint32_t data, uint32_t addr);
#if !defined(CONFIG_FC_RTL9607F_SERIES)
//TODO: 9607F FBM
uint32_t rtk_9607f_asic_fbm_glb_reg_read(uint32_t addr);
void rtk_9607f_asic_fbm_glb_reg_write(uint32_t data, uint32_t addr);
uint32_t rtk_9607f_asic_fbm_axi_reg_read(uint32_t addr);
void rtk_9607f_asic_fbm_axi_reg_write(uint32_t data, uint32_t addr);
uint32_t rtk_9607f_asic_fbm_cpu_reg_read(uint32_t addr);
void rtk_9607f_asic_fbm_cpu_reg_write(uint32_t data, uint32_t addr);
uint32_t rtk_9607f_asic_fbm_pool_reg_read(uint32_t addr);
void rtk_9607f_asic_fbm_pool_reg_write(uint32_t data, uint32_t addr);
#endif
#if 0 //1 FIXME: [9607F] temporary remove (ni driver not be built)
uint32_t rtk_9607f_asic_ni_virtual_cpuport_open(int cpuPort);
uint32_t rtk_9607f_asic_ni_virtual_cpuport_close(int cpuPort);
#endif
int rtk_9607f_asic_l3fe_keep_lspid_unchange_set(ca_device_id_t device_id, ca_uint8_t *config);
/*==================== Fom ca_ext.c END====================*/

#ifdef CONFIG_LUNA_G3_SERIES
void flow_table_dump(void);
#endif

#endif

