read -sv run_verilog_mid/adder_32b_8_87_4815d34207cc16ecb3cc878ec7801ac2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_87_4815d34207cc16ecb3cc878ec7801ac2_yosys.v
