$date
	Wed Mar 13 23:26:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module driver_test $end
$var wire 8 ! data_out [7:0] $end
$var parameter 32 " WIDTH $end
$var reg 1 # data_en $end
$var reg 8 $ data_in [7:0] $end
$scope module driver_inst $end
$var wire 1 # data_en $end
$var wire 8 % data_in [7:0] $end
$var wire 8 & data_out [7:0] $end
$var parameter 32 ' WIDTH $end
$upscope $end
$scope task expect $end
$var reg 8 ( exp_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 '
b1000 "
$end
#0
$dumpvars
bx (
bz &
bx %
bx $
0#
bz !
$end
#1
b1010101 !
b1010101 &
b1010101 $
b1010101 %
1#
bz (
#2
b10101010 !
b10101010 &
b10101010 $
b10101010 %
b1010101 (
#3
b10101010 (
