`include "B_GTHE4_COMMON_TEST_defines.vh"

reg [`GTHE4_COMMON_TEST_DATA_SZ-1:0] ATTR [0:`GTHE4_COMMON_TEST_ADDR_N-1];
reg AEN_BGBS0_REG = AEN_BGBS0;
reg AEN_BGBS1_REG = AEN_BGBS1;
reg AEN_MASTER0_REG = AEN_MASTER0;
reg AEN_MASTER1_REG = AEN_MASTER1;
reg AEN_PD0_REG = AEN_PD0;
reg AEN_PD1_REG = AEN_PD1;
reg AEN_QPLL0_REG = AEN_QPLL0;
reg AEN_QPLL0_FBDIV_REG = AEN_QPLL0_FBDIV;
reg AEN_QPLL1_REG = AEN_QPLL1;
reg AEN_QPLL1_FBDIV_REG = AEN_QPLL1_FBDIV;
reg AEN_REFCLK0_REG = AEN_REFCLK0;
reg AEN_REFCLK1_REG = AEN_REFCLK1;
reg AEN_RESET0_REG = AEN_RESET0;
reg AEN_RESET1_REG = AEN_RESET1;
reg AEN_SDM0DATA_REG = AEN_SDM0DATA;
reg AEN_SDM0RESET_REG = AEN_SDM0RESET;
reg AEN_SDM0TOGGLE_REG = AEN_SDM0TOGGLE;
reg AEN_SDM0WIDTH_REG = AEN_SDM0WIDTH;
reg AEN_SDM1DATA_REG = AEN_SDM1DATA;
reg AEN_SDM1RESET_REG = AEN_SDM1RESET;
reg AEN_SDM1TOGGLE_REG = AEN_SDM1TOGGLE;
reg AEN_SDM1WIDTH_REG = AEN_SDM1WIDTH;
reg [3:0] AQDMUXSEL1_REG = AQDMUXSEL1;
reg [3:0] AVCC_SENSE_SEL_REG = AVCC_SENSE_SEL;
reg [3:0] AVTT_SENSE_SEL_REG = AVTT_SENSE_SEL;
reg A_BGMONITOREN_REG = A_BGMONITOREN;
reg A_BGPD_REG = A_BGPD;
reg A_GTREFCLKPD0_REG = A_GTREFCLKPD0;
reg A_GTREFCLKPD1_REG = A_GTREFCLKPD1;
reg A_QPLL0LOCKEN_REG = A_QPLL0LOCKEN;
reg A_QPLL0PD_REG = A_QPLL0PD;
reg A_QPLL0RESET_REG = A_QPLL0RESET;
reg A_QPLL1LOCKEN_REG = A_QPLL1LOCKEN;
reg A_QPLL1PD_REG = A_QPLL1PD;
reg A_QPLL1RESET_REG = A_QPLL1RESET;
reg [8:0] A_SDM0DATA_HIGH_REG = A_SDM0DATA_HIGH;
reg [15:0] A_SDM0DATA_LOW_REG = A_SDM0DATA_LOW;
reg A_SDM0RESET_REG = A_SDM0RESET;
reg A_SDM0TOGGLE_REG = A_SDM0TOGGLE;
reg [8:0] A_SDM1DATA_HIGH_REG = A_SDM1DATA_HIGH;
reg [15:0] A_SDM1DATA_LOW_REG = A_SDM1DATA_LOW;
reg A_SDM1RESET_REG = A_SDM1RESET;
reg A_SDM1TOGGLE_REG = A_SDM1TOGGLE;
reg [15:0] BIAS_CFG0_REG = BIAS_CFG0;
reg [15:0] BIAS_CFG1_REG = BIAS_CFG1;
reg [15:0] BIAS_CFG2_REG = BIAS_CFG2;
reg [15:0] BIAS_CFG3_REG = BIAS_CFG3;
reg [15:0] BIAS_CFG4_REG = BIAS_CFG4;
reg [15:0] BIAS_CFG_RSVD_REG = BIAS_CFG_RSVD;
reg [1:0] COMMON_AMUX_SEL0_REG = COMMON_AMUX_SEL0;
reg [1:0] COMMON_AMUX_SEL1_REG = COMMON_AMUX_SEL1;
reg [15:0] COMMON_CFG0_REG = COMMON_CFG0;
reg [15:0] COMMON_CFG1_REG = COMMON_CFG1;
reg COMMON_INSTANTIATED_REG = COMMON_INSTANTIATED;
reg [15:0] POR_CFG_REG = POR_CFG;
reg [15:0] PPF0_CFG_REG = PPF0_CFG;
reg [15:0] PPF1_CFG_REG = PPF1_CFG;
reg [32:1] QPLL0CLKOUT_RATE_REG = QPLL0CLKOUT_RATE;
reg [2:0] QPLL0_AMONITOR_SEL_REG = QPLL0_AMONITOR_SEL;
reg [15:0] QPLL0_CFG0_REG = QPLL0_CFG0;
reg [15:0] QPLL0_CFG1_REG = QPLL0_CFG1;
reg [15:0] QPLL0_CFG1_G3_REG = QPLL0_CFG1_G3;
reg [15:0] QPLL0_CFG2_REG = QPLL0_CFG2;
reg [15:0] QPLL0_CFG2_G3_REG = QPLL0_CFG2_G3;
reg [15:0] QPLL0_CFG3_REG = QPLL0_CFG3;
reg [15:0] QPLL0_CFG4_REG = QPLL0_CFG4;
reg [9:0] QPLL0_CP_REG = QPLL0_CP;
reg [9:0] QPLL0_CP_G3_REG = QPLL0_CP_G3;
reg [7:0] QPLL0_FBDIV_REG = QPLL0_FBDIV;
reg [7:0] QPLL0_FBDIV_G3_REG = QPLL0_FBDIV_G3;
reg [15:0] QPLL0_INIT_CFG0_REG = QPLL0_INIT_CFG0;
reg [7:0] QPLL0_INIT_CFG1_REG = QPLL0_INIT_CFG1;
reg [15:0] QPLL0_LOCK_CFG_REG = QPLL0_LOCK_CFG;
reg [15:0] QPLL0_LOCK_CFG_G3_REG = QPLL0_LOCK_CFG_G3;
reg [9:0] QPLL0_LPF_REG = QPLL0_LPF;
reg [9:0] QPLL0_LPF_G3_REG = QPLL0_LPF_G3;
reg QPLL0_PCI_EN_REG = QPLL0_PCI_EN;
reg QPLL0_RATE_SW_USE_DRP_REG = QPLL0_RATE_SW_USE_DRP;
reg [4:0] QPLL0_REFCLK_DIV_REG = QPLL0_REFCLK_DIV;
reg [15:0] QPLL0_SDM_CFG0_REG = QPLL0_SDM_CFG0;
reg [15:0] QPLL0_SDM_CFG1_REG = QPLL0_SDM_CFG1;
reg [15:0] QPLL0_SDM_CFG2_REG = QPLL0_SDM_CFG2;
reg [32:1] QPLL1CLKOUT_RATE_REG = QPLL1CLKOUT_RATE;
reg [2:0] QPLL1_AMONITOR_SEL_REG = QPLL1_AMONITOR_SEL;
reg [15:0] QPLL1_CFG0_REG = QPLL1_CFG0;
reg [15:0] QPLL1_CFG1_REG = QPLL1_CFG1;
reg [15:0] QPLL1_CFG1_G3_REG = QPLL1_CFG1_G3;
reg [15:0] QPLL1_CFG2_REG = QPLL1_CFG2;
reg [15:0] QPLL1_CFG2_G3_REG = QPLL1_CFG2_G3;
reg [15:0] QPLL1_CFG3_REG = QPLL1_CFG3;
reg [15:0] QPLL1_CFG4_REG = QPLL1_CFG4;
reg [9:0] QPLL1_CP_REG = QPLL1_CP;
reg [9:0] QPLL1_CP_G3_REG = QPLL1_CP_G3;
reg [7:0] QPLL1_FBDIV_REG = QPLL1_FBDIV;
reg [7:0] QPLL1_FBDIV_G3_REG = QPLL1_FBDIV_G3;
reg [15:0] QPLL1_INIT_CFG0_REG = QPLL1_INIT_CFG0;
reg [7:0] QPLL1_INIT_CFG1_REG = QPLL1_INIT_CFG1;
reg [15:0] QPLL1_LOCK_CFG_REG = QPLL1_LOCK_CFG;
reg [15:0] QPLL1_LOCK_CFG_G3_REG = QPLL1_LOCK_CFG_G3;
reg [9:0] QPLL1_LPF_REG = QPLL1_LPF;
reg [9:0] QPLL1_LPF_G3_REG = QPLL1_LPF_G3;
reg QPLL1_PCI_EN_REG = QPLL1_PCI_EN;
reg QPLL1_RATE_SW_USE_DRP_REG = QPLL1_RATE_SW_USE_DRP;
reg [4:0] QPLL1_REFCLK_DIV_REG = QPLL1_REFCLK_DIV;
reg [15:0] QPLL1_SDM_CFG0_REG = QPLL1_SDM_CFG0;
reg [15:0] QPLL1_SDM_CFG1_REG = QPLL1_SDM_CFG1;
reg [15:0] QPLL1_SDM_CFG2_REG = QPLL1_SDM_CFG2;
reg RCALSAP_TESTEN_REG = RCALSAP_TESTEN;
reg RCAL_APROBE_REG = RCAL_APROBE;
reg REFCLK0_EN_DC_COUP_REG = REFCLK0_EN_DC_COUP;
reg REFCLK0_VCM_HIGH_REG = REFCLK0_VCM_HIGH;
reg REFCLK0_VCM_LOW_REG = REFCLK0_VCM_LOW;
reg REFCLK1_EN_DC_COUP_REG = REFCLK1_EN_DC_COUP;
reg REFCLK1_VCM_HIGH_REG = REFCLK1_VCM_HIGH;
reg REFCLK1_VCM_LOW_REG = REFCLK1_VCM_LOW;
reg [15:0] RSVD_ATTR0_REG = RSVD_ATTR0;
reg [15:0] RSVD_ATTR1_REG = RSVD_ATTR1;
reg [15:0] RSVD_ATTR2_REG = RSVD_ATTR2;
reg [15:0] RSVD_ATTR3_REG = RSVD_ATTR3;
reg [1:0] RXRECCLKOUT0_SEL_REG = RXRECCLKOUT0_SEL;
reg [1:0] RXRECCLKOUT1_SEL_REG = RXRECCLKOUT1_SEL;
reg SARC_ENB_REG = SARC_ENB;
reg SARC_SEL_REG = SARC_SEL;
reg [15:0] SDM0INITSEED0_0_REG = SDM0INITSEED0_0;
reg [8:0] SDM0INITSEED0_1_REG = SDM0INITSEED0_1;
reg [15:0] SDM1INITSEED0_0_REG = SDM1INITSEED0_0;
reg [8:0] SDM1INITSEED0_1_REG = SDM1INITSEED0_1;
reg [160:1] SIM_DEVICE_REG = SIM_DEVICE;
reg [48:1] SIM_MODE_REG = SIM_MODE;
reg [40:1] SIM_RESET_SPEEDUP_REG = SIM_RESET_SPEEDUP;
reg [1:0] VCCAUX_SENSE_SEL_REG = VCCAUX_SENSE_SEL;

initial begin
  ATTR[`GTHE4_COMMON_TEST__AEN_BGBS0] = AEN_BGBS0;
  ATTR[`GTHE4_COMMON_TEST__AEN_BGBS1] = AEN_BGBS1;
  ATTR[`GTHE4_COMMON_TEST__AEN_MASTER0] = AEN_MASTER0;
  ATTR[`GTHE4_COMMON_TEST__AEN_MASTER1] = AEN_MASTER1;
  ATTR[`GTHE4_COMMON_TEST__AEN_PD0] = AEN_PD0;
  ATTR[`GTHE4_COMMON_TEST__AEN_PD1] = AEN_PD1;
  ATTR[`GTHE4_COMMON_TEST__AEN_QPLL0] = AEN_QPLL0;
  ATTR[`GTHE4_COMMON_TEST__AEN_QPLL0_FBDIV] = AEN_QPLL0_FBDIV;
  ATTR[`GTHE4_COMMON_TEST__AEN_QPLL1] = AEN_QPLL1;
  ATTR[`GTHE4_COMMON_TEST__AEN_QPLL1_FBDIV] = AEN_QPLL1_FBDIV;
  ATTR[`GTHE4_COMMON_TEST__AEN_REFCLK0] = AEN_REFCLK0;
  ATTR[`GTHE4_COMMON_TEST__AEN_REFCLK1] = AEN_REFCLK1;
  ATTR[`GTHE4_COMMON_TEST__AEN_RESET0] = AEN_RESET0;
  ATTR[`GTHE4_COMMON_TEST__AEN_RESET1] = AEN_RESET1;
  ATTR[`GTHE4_COMMON_TEST__AEN_SDM0DATA] = AEN_SDM0DATA;
  ATTR[`GTHE4_COMMON_TEST__AEN_SDM0RESET] = AEN_SDM0RESET;
  ATTR[`GTHE4_COMMON_TEST__AEN_SDM0TOGGLE] = AEN_SDM0TOGGLE;
  ATTR[`GTHE4_COMMON_TEST__AEN_SDM0WIDTH] = AEN_SDM0WIDTH;
  ATTR[`GTHE4_COMMON_TEST__AEN_SDM1DATA] = AEN_SDM1DATA;
  ATTR[`GTHE4_COMMON_TEST__AEN_SDM1RESET] = AEN_SDM1RESET;
  ATTR[`GTHE4_COMMON_TEST__AEN_SDM1TOGGLE] = AEN_SDM1TOGGLE;
  ATTR[`GTHE4_COMMON_TEST__AEN_SDM1WIDTH] = AEN_SDM1WIDTH;
  ATTR[`GTHE4_COMMON_TEST__AQDMUXSEL1] = AQDMUXSEL1;
  ATTR[`GTHE4_COMMON_TEST__AVCC_SENSE_SEL] = AVCC_SENSE_SEL;
  ATTR[`GTHE4_COMMON_TEST__AVTT_SENSE_SEL] = AVTT_SENSE_SEL;
  ATTR[`GTHE4_COMMON_TEST__A_BGMONITOREN] = A_BGMONITOREN;
  ATTR[`GTHE4_COMMON_TEST__A_BGPD] = A_BGPD;
  ATTR[`GTHE4_COMMON_TEST__A_GTREFCLKPD0] = A_GTREFCLKPD0;
  ATTR[`GTHE4_COMMON_TEST__A_GTREFCLKPD1] = A_GTREFCLKPD1;
  ATTR[`GTHE4_COMMON_TEST__A_QPLL0LOCKEN] = A_QPLL0LOCKEN;
  ATTR[`GTHE4_COMMON_TEST__A_QPLL0PD] = A_QPLL0PD;
  ATTR[`GTHE4_COMMON_TEST__A_QPLL0RESET] = A_QPLL0RESET;
  ATTR[`GTHE4_COMMON_TEST__A_QPLL1LOCKEN] = A_QPLL1LOCKEN;
  ATTR[`GTHE4_COMMON_TEST__A_QPLL1PD] = A_QPLL1PD;
  ATTR[`GTHE4_COMMON_TEST__A_QPLL1RESET] = A_QPLL1RESET;
  ATTR[`GTHE4_COMMON_TEST__A_SDM0DATA_HIGH] = A_SDM0DATA_HIGH;
  ATTR[`GTHE4_COMMON_TEST__A_SDM0DATA_LOW] = A_SDM0DATA_LOW;
  ATTR[`GTHE4_COMMON_TEST__A_SDM0RESET] = A_SDM0RESET;
  ATTR[`GTHE4_COMMON_TEST__A_SDM0TOGGLE] = A_SDM0TOGGLE;
  ATTR[`GTHE4_COMMON_TEST__A_SDM1DATA_HIGH] = A_SDM1DATA_HIGH;
  ATTR[`GTHE4_COMMON_TEST__A_SDM1DATA_LOW] = A_SDM1DATA_LOW;
  ATTR[`GTHE4_COMMON_TEST__A_SDM1RESET] = A_SDM1RESET;
  ATTR[`GTHE4_COMMON_TEST__A_SDM1TOGGLE] = A_SDM1TOGGLE;
  ATTR[`GTHE4_COMMON_TEST__BIAS_CFG0] = BIAS_CFG0;
  ATTR[`GTHE4_COMMON_TEST__BIAS_CFG1] = BIAS_CFG1;
  ATTR[`GTHE4_COMMON_TEST__BIAS_CFG2] = BIAS_CFG2;
  ATTR[`GTHE4_COMMON_TEST__BIAS_CFG3] = BIAS_CFG3;
  ATTR[`GTHE4_COMMON_TEST__BIAS_CFG4] = BIAS_CFG4;
  ATTR[`GTHE4_COMMON_TEST__BIAS_CFG_RSVD] = BIAS_CFG_RSVD;
  ATTR[`GTHE4_COMMON_TEST__COMMON_AMUX_SEL0] = COMMON_AMUX_SEL0;
  ATTR[`GTHE4_COMMON_TEST__COMMON_AMUX_SEL1] = COMMON_AMUX_SEL1;
  ATTR[`GTHE4_COMMON_TEST__COMMON_CFG0] = COMMON_CFG0;
  ATTR[`GTHE4_COMMON_TEST__COMMON_CFG1] = COMMON_CFG1;
  ATTR[`GTHE4_COMMON_TEST__COMMON_INSTANTIATED] = COMMON_INSTANTIATED;
  ATTR[`GTHE4_COMMON_TEST__POR_CFG] = POR_CFG;
  ATTR[`GTHE4_COMMON_TEST__PPF0_CFG] = PPF0_CFG;
  ATTR[`GTHE4_COMMON_TEST__PPF1_CFG] = PPF1_CFG;
  ATTR[`GTHE4_COMMON_TEST__QPLL0CLKOUT_RATE] = QPLL0CLKOUT_RATE;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_AMONITOR_SEL] = QPLL0_AMONITOR_SEL;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_CFG0] = QPLL0_CFG0;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_CFG1] = QPLL0_CFG1;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_CFG1_G3] = QPLL0_CFG1_G3;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_CFG2] = QPLL0_CFG2;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_CFG2_G3] = QPLL0_CFG2_G3;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_CFG3] = QPLL0_CFG3;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_CFG4] = QPLL0_CFG4;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_CP] = QPLL0_CP;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_CP_G3] = QPLL0_CP_G3;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_FBDIV] = QPLL0_FBDIV;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_FBDIV_G3] = QPLL0_FBDIV_G3;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_INIT_CFG0] = QPLL0_INIT_CFG0;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_INIT_CFG1] = QPLL0_INIT_CFG1;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_LOCK_CFG] = QPLL0_LOCK_CFG;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_LOCK_CFG_G3] = QPLL0_LOCK_CFG_G3;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_LPF] = QPLL0_LPF;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_LPF_G3] = QPLL0_LPF_G3;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_PCI_EN] = QPLL0_PCI_EN;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_RATE_SW_USE_DRP] = QPLL0_RATE_SW_USE_DRP;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_REFCLK_DIV] = QPLL0_REFCLK_DIV;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_SDM_CFG0] = QPLL0_SDM_CFG0;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_SDM_CFG1] = QPLL0_SDM_CFG1;
  ATTR[`GTHE4_COMMON_TEST__QPLL0_SDM_CFG2] = QPLL0_SDM_CFG2;
  ATTR[`GTHE4_COMMON_TEST__QPLL1CLKOUT_RATE] = QPLL1CLKOUT_RATE;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_AMONITOR_SEL] = QPLL1_AMONITOR_SEL;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_CFG0] = QPLL1_CFG0;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_CFG1] = QPLL1_CFG1;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_CFG1_G3] = QPLL1_CFG1_G3;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_CFG2] = QPLL1_CFG2;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_CFG2_G3] = QPLL1_CFG2_G3;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_CFG3] = QPLL1_CFG3;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_CFG4] = QPLL1_CFG4;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_CP] = QPLL1_CP;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_CP_G3] = QPLL1_CP_G3;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_FBDIV] = QPLL1_FBDIV;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_FBDIV_G3] = QPLL1_FBDIV_G3;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_INIT_CFG0] = QPLL1_INIT_CFG0;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_INIT_CFG1] = QPLL1_INIT_CFG1;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_LOCK_CFG] = QPLL1_LOCK_CFG;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_LOCK_CFG_G3] = QPLL1_LOCK_CFG_G3;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_LPF] = QPLL1_LPF;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_LPF_G3] = QPLL1_LPF_G3;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_PCI_EN] = QPLL1_PCI_EN;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_RATE_SW_USE_DRP] = QPLL1_RATE_SW_USE_DRP;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_REFCLK_DIV] = QPLL1_REFCLK_DIV;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_SDM_CFG0] = QPLL1_SDM_CFG0;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_SDM_CFG1] = QPLL1_SDM_CFG1;
  ATTR[`GTHE4_COMMON_TEST__QPLL1_SDM_CFG2] = QPLL1_SDM_CFG2;
  ATTR[`GTHE4_COMMON_TEST__RCALSAP_TESTEN] = RCALSAP_TESTEN;
  ATTR[`GTHE4_COMMON_TEST__RCAL_APROBE] = RCAL_APROBE;
  ATTR[`GTHE4_COMMON_TEST__REFCLK0_EN_DC_COUP] = REFCLK0_EN_DC_COUP;
  ATTR[`GTHE4_COMMON_TEST__REFCLK0_VCM_HIGH] = REFCLK0_VCM_HIGH;
  ATTR[`GTHE4_COMMON_TEST__REFCLK0_VCM_LOW] = REFCLK0_VCM_LOW;
  ATTR[`GTHE4_COMMON_TEST__REFCLK1_EN_DC_COUP] = REFCLK1_EN_DC_COUP;
  ATTR[`GTHE4_COMMON_TEST__REFCLK1_VCM_HIGH] = REFCLK1_VCM_HIGH;
  ATTR[`GTHE4_COMMON_TEST__REFCLK1_VCM_LOW] = REFCLK1_VCM_LOW;
  ATTR[`GTHE4_COMMON_TEST__RSVD_ATTR0] = RSVD_ATTR0;
  ATTR[`GTHE4_COMMON_TEST__RSVD_ATTR1] = RSVD_ATTR1;
  ATTR[`GTHE4_COMMON_TEST__RSVD_ATTR2] = RSVD_ATTR2;
  ATTR[`GTHE4_COMMON_TEST__RSVD_ATTR3] = RSVD_ATTR3;
  ATTR[`GTHE4_COMMON_TEST__RXRECCLKOUT0_SEL] = RXRECCLKOUT0_SEL;
  ATTR[`GTHE4_COMMON_TEST__RXRECCLKOUT1_SEL] = RXRECCLKOUT1_SEL;
  ATTR[`GTHE4_COMMON_TEST__SARC_ENB] = SARC_ENB;
  ATTR[`GTHE4_COMMON_TEST__SARC_SEL] = SARC_SEL;
  ATTR[`GTHE4_COMMON_TEST__SDM0INITSEED0_0] = SDM0INITSEED0_0;
  ATTR[`GTHE4_COMMON_TEST__SDM0INITSEED0_1] = SDM0INITSEED0_1;
  ATTR[`GTHE4_COMMON_TEST__SDM1INITSEED0_0] = SDM1INITSEED0_0;
  ATTR[`GTHE4_COMMON_TEST__SDM1INITSEED0_1] = SDM1INITSEED0_1;
  ATTR[`GTHE4_COMMON_TEST__SIM_DEVICE] = SIM_DEVICE;
  ATTR[`GTHE4_COMMON_TEST__SIM_MODE] = SIM_MODE;
  ATTR[`GTHE4_COMMON_TEST__SIM_RESET_SPEEDUP] = SIM_RESET_SPEEDUP;
  ATTR[`GTHE4_COMMON_TEST__VCCAUX_SENSE_SEL] = VCCAUX_SENSE_SEL;
end

always @(trig_attr) begin
  AEN_BGBS0_REG = ATTR[`GTHE4_COMMON_TEST__AEN_BGBS0];
  AEN_BGBS1_REG = ATTR[`GTHE4_COMMON_TEST__AEN_BGBS1];
  AEN_MASTER0_REG = ATTR[`GTHE4_COMMON_TEST__AEN_MASTER0];
  AEN_MASTER1_REG = ATTR[`GTHE4_COMMON_TEST__AEN_MASTER1];
  AEN_PD0_REG = ATTR[`GTHE4_COMMON_TEST__AEN_PD0];
  AEN_PD1_REG = ATTR[`GTHE4_COMMON_TEST__AEN_PD1];
  AEN_QPLL0_FBDIV_REG = ATTR[`GTHE4_COMMON_TEST__AEN_QPLL0_FBDIV];
  AEN_QPLL0_REG = ATTR[`GTHE4_COMMON_TEST__AEN_QPLL0];
  AEN_QPLL1_FBDIV_REG = ATTR[`GTHE4_COMMON_TEST__AEN_QPLL1_FBDIV];
  AEN_QPLL1_REG = ATTR[`GTHE4_COMMON_TEST__AEN_QPLL1];
  AEN_REFCLK0_REG = ATTR[`GTHE4_COMMON_TEST__AEN_REFCLK0];
  AEN_REFCLK1_REG = ATTR[`GTHE4_COMMON_TEST__AEN_REFCLK1];
  AEN_RESET0_REG = ATTR[`GTHE4_COMMON_TEST__AEN_RESET0];
  AEN_RESET1_REG = ATTR[`GTHE4_COMMON_TEST__AEN_RESET1];
  AEN_SDM0DATA_REG = ATTR[`GTHE4_COMMON_TEST__AEN_SDM0DATA];
  AEN_SDM0RESET_REG = ATTR[`GTHE4_COMMON_TEST__AEN_SDM0RESET];
  AEN_SDM0TOGGLE_REG = ATTR[`GTHE4_COMMON_TEST__AEN_SDM0TOGGLE];
  AEN_SDM0WIDTH_REG = ATTR[`GTHE4_COMMON_TEST__AEN_SDM0WIDTH];
  AEN_SDM1DATA_REG = ATTR[`GTHE4_COMMON_TEST__AEN_SDM1DATA];
  AEN_SDM1RESET_REG = ATTR[`GTHE4_COMMON_TEST__AEN_SDM1RESET];
  AEN_SDM1TOGGLE_REG = ATTR[`GTHE4_COMMON_TEST__AEN_SDM1TOGGLE];
  AEN_SDM1WIDTH_REG = ATTR[`GTHE4_COMMON_TEST__AEN_SDM1WIDTH];
  AQDMUXSEL1_REG = ATTR[`GTHE4_COMMON_TEST__AQDMUXSEL1];
  AVCC_SENSE_SEL_REG = ATTR[`GTHE4_COMMON_TEST__AVCC_SENSE_SEL];
  AVTT_SENSE_SEL_REG = ATTR[`GTHE4_COMMON_TEST__AVTT_SENSE_SEL];
  A_BGMONITOREN_REG = ATTR[`GTHE4_COMMON_TEST__A_BGMONITOREN];
  A_BGPD_REG = ATTR[`GTHE4_COMMON_TEST__A_BGPD];
  A_GTREFCLKPD0_REG = ATTR[`GTHE4_COMMON_TEST__A_GTREFCLKPD0];
  A_GTREFCLKPD1_REG = ATTR[`GTHE4_COMMON_TEST__A_GTREFCLKPD1];
  A_QPLL0LOCKEN_REG = ATTR[`GTHE4_COMMON_TEST__A_QPLL0LOCKEN];
  A_QPLL0PD_REG = ATTR[`GTHE4_COMMON_TEST__A_QPLL0PD];
  A_QPLL0RESET_REG = ATTR[`GTHE4_COMMON_TEST__A_QPLL0RESET];
  A_QPLL1LOCKEN_REG = ATTR[`GTHE4_COMMON_TEST__A_QPLL1LOCKEN];
  A_QPLL1PD_REG = ATTR[`GTHE4_COMMON_TEST__A_QPLL1PD];
  A_QPLL1RESET_REG = ATTR[`GTHE4_COMMON_TEST__A_QPLL1RESET];
  A_SDM0DATA_HIGH_REG = ATTR[`GTHE4_COMMON_TEST__A_SDM0DATA_HIGH];
  A_SDM0DATA_LOW_REG = ATTR[`GTHE4_COMMON_TEST__A_SDM0DATA_LOW];
  A_SDM0RESET_REG = ATTR[`GTHE4_COMMON_TEST__A_SDM0RESET];
  A_SDM0TOGGLE_REG = ATTR[`GTHE4_COMMON_TEST__A_SDM0TOGGLE];
  A_SDM1DATA_HIGH_REG = ATTR[`GTHE4_COMMON_TEST__A_SDM1DATA_HIGH];
  A_SDM1DATA_LOW_REG = ATTR[`GTHE4_COMMON_TEST__A_SDM1DATA_LOW];
  A_SDM1RESET_REG = ATTR[`GTHE4_COMMON_TEST__A_SDM1RESET];
  A_SDM1TOGGLE_REG = ATTR[`GTHE4_COMMON_TEST__A_SDM1TOGGLE];
  BIAS_CFG0_REG = ATTR[`GTHE4_COMMON_TEST__BIAS_CFG0];
  BIAS_CFG1_REG = ATTR[`GTHE4_COMMON_TEST__BIAS_CFG1];
  BIAS_CFG2_REG = ATTR[`GTHE4_COMMON_TEST__BIAS_CFG2];
  BIAS_CFG3_REG = ATTR[`GTHE4_COMMON_TEST__BIAS_CFG3];
  BIAS_CFG4_REG = ATTR[`GTHE4_COMMON_TEST__BIAS_CFG4];
  BIAS_CFG_RSVD_REG = ATTR[`GTHE4_COMMON_TEST__BIAS_CFG_RSVD];
  COMMON_AMUX_SEL0_REG = ATTR[`GTHE4_COMMON_TEST__COMMON_AMUX_SEL0];
  COMMON_AMUX_SEL1_REG = ATTR[`GTHE4_COMMON_TEST__COMMON_AMUX_SEL1];
  COMMON_CFG0_REG = ATTR[`GTHE4_COMMON_TEST__COMMON_CFG0];
  COMMON_CFG1_REG = ATTR[`GTHE4_COMMON_TEST__COMMON_CFG1];
  COMMON_INSTANTIATED_REG = ATTR[`GTHE4_COMMON_TEST__COMMON_INSTANTIATED];
  POR_CFG_REG = ATTR[`GTHE4_COMMON_TEST__POR_CFG];
  PPF0_CFG_REG = ATTR[`GTHE4_COMMON_TEST__PPF0_CFG];
  PPF1_CFG_REG = ATTR[`GTHE4_COMMON_TEST__PPF1_CFG];
  QPLL0CLKOUT_RATE_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0CLKOUT_RATE];
  QPLL0_AMONITOR_SEL_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_AMONITOR_SEL];
  QPLL0_CFG0_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_CFG0];
  QPLL0_CFG1_G3_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_CFG1_G3];
  QPLL0_CFG1_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_CFG1];
  QPLL0_CFG2_G3_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_CFG2_G3];
  QPLL0_CFG2_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_CFG2];
  QPLL0_CFG3_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_CFG3];
  QPLL0_CFG4_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_CFG4];
  QPLL0_CP_G3_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_CP_G3];
  QPLL0_CP_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_CP];
  QPLL0_FBDIV_G3_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_FBDIV_G3];
  QPLL0_FBDIV_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_FBDIV];
  QPLL0_INIT_CFG0_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_INIT_CFG0];
  QPLL0_INIT_CFG1_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_INIT_CFG1];
  QPLL0_LOCK_CFG_G3_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_LOCK_CFG_G3];
  QPLL0_LOCK_CFG_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_LOCK_CFG];
  QPLL0_LPF_G3_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_LPF_G3];
  QPLL0_LPF_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_LPF];
  QPLL0_PCI_EN_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_PCI_EN];
  QPLL0_RATE_SW_USE_DRP_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_RATE_SW_USE_DRP];
  QPLL0_REFCLK_DIV_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_REFCLK_DIV];
  QPLL0_SDM_CFG0_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_SDM_CFG0];
  QPLL0_SDM_CFG1_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_SDM_CFG1];
  QPLL0_SDM_CFG2_REG = ATTR[`GTHE4_COMMON_TEST__QPLL0_SDM_CFG2];
  QPLL1CLKOUT_RATE_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1CLKOUT_RATE];
  QPLL1_AMONITOR_SEL_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_AMONITOR_SEL];
  QPLL1_CFG0_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_CFG0];
  QPLL1_CFG1_G3_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_CFG1_G3];
  QPLL1_CFG1_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_CFG1];
  QPLL1_CFG2_G3_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_CFG2_G3];
  QPLL1_CFG2_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_CFG2];
  QPLL1_CFG3_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_CFG3];
  QPLL1_CFG4_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_CFG4];
  QPLL1_CP_G3_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_CP_G3];
  QPLL1_CP_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_CP];
  QPLL1_FBDIV_G3_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_FBDIV_G3];
  QPLL1_FBDIV_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_FBDIV];
  QPLL1_INIT_CFG0_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_INIT_CFG0];
  QPLL1_INIT_CFG1_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_INIT_CFG1];
  QPLL1_LOCK_CFG_G3_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_LOCK_CFG_G3];
  QPLL1_LOCK_CFG_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_LOCK_CFG];
  QPLL1_LPF_G3_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_LPF_G3];
  QPLL1_LPF_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_LPF];
  QPLL1_PCI_EN_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_PCI_EN];
  QPLL1_RATE_SW_USE_DRP_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_RATE_SW_USE_DRP];
  QPLL1_REFCLK_DIV_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_REFCLK_DIV];
  QPLL1_SDM_CFG0_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_SDM_CFG0];
  QPLL1_SDM_CFG1_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_SDM_CFG1];
  QPLL1_SDM_CFG2_REG = ATTR[`GTHE4_COMMON_TEST__QPLL1_SDM_CFG2];
  RCALSAP_TESTEN_REG = ATTR[`GTHE4_COMMON_TEST__RCALSAP_TESTEN];
  RCAL_APROBE_REG = ATTR[`GTHE4_COMMON_TEST__RCAL_APROBE];
  REFCLK0_EN_DC_COUP_REG = ATTR[`GTHE4_COMMON_TEST__REFCLK0_EN_DC_COUP];
  REFCLK0_VCM_HIGH_REG = ATTR[`GTHE4_COMMON_TEST__REFCLK0_VCM_HIGH];
  REFCLK0_VCM_LOW_REG = ATTR[`GTHE4_COMMON_TEST__REFCLK0_VCM_LOW];
  REFCLK1_EN_DC_COUP_REG = ATTR[`GTHE4_COMMON_TEST__REFCLK1_EN_DC_COUP];
  REFCLK1_VCM_HIGH_REG = ATTR[`GTHE4_COMMON_TEST__REFCLK1_VCM_HIGH];
  REFCLK1_VCM_LOW_REG = ATTR[`GTHE4_COMMON_TEST__REFCLK1_VCM_LOW];
  RSVD_ATTR0_REG = ATTR[`GTHE4_COMMON_TEST__RSVD_ATTR0];
  RSVD_ATTR1_REG = ATTR[`GTHE4_COMMON_TEST__RSVD_ATTR1];
  RSVD_ATTR2_REG = ATTR[`GTHE4_COMMON_TEST__RSVD_ATTR2];
  RSVD_ATTR3_REG = ATTR[`GTHE4_COMMON_TEST__RSVD_ATTR3];
  RXRECCLKOUT0_SEL_REG = ATTR[`GTHE4_COMMON_TEST__RXRECCLKOUT0_SEL];
  RXRECCLKOUT1_SEL_REG = ATTR[`GTHE4_COMMON_TEST__RXRECCLKOUT1_SEL];
  SARC_ENB_REG = ATTR[`GTHE4_COMMON_TEST__SARC_ENB];
  SARC_SEL_REG = ATTR[`GTHE4_COMMON_TEST__SARC_SEL];
  SDM0INITSEED0_0_REG = ATTR[`GTHE4_COMMON_TEST__SDM0INITSEED0_0];
  SDM0INITSEED0_1_REG = ATTR[`GTHE4_COMMON_TEST__SDM0INITSEED0_1];
  SDM1INITSEED0_0_REG = ATTR[`GTHE4_COMMON_TEST__SDM1INITSEED0_0];
  SDM1INITSEED0_1_REG = ATTR[`GTHE4_COMMON_TEST__SDM1INITSEED0_1];
  SIM_DEVICE_REG = ATTR[`GTHE4_COMMON_TEST__SIM_DEVICE];
  SIM_MODE_REG = ATTR[`GTHE4_COMMON_TEST__SIM_MODE];
  SIM_RESET_SPEEDUP_REG = ATTR[`GTHE4_COMMON_TEST__SIM_RESET_SPEEDUP];
  VCCAUX_SENSE_SEL_REG = ATTR[`GTHE4_COMMON_TEST__VCCAUX_SENSE_SEL];
end

// procedures to override, read attribute values

task write_attr;
  input  [`GTHE4_COMMON_TEST_ADDR_SZ-1:0] addr;
  input  [`GTHE4_COMMON_TEST_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`GTHE4_COMMON_TEST_DATA_SZ-1:0] read_attr;
  input  [`GTHE4_COMMON_TEST_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
