timestamp 1700161893
version 8.3
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use enb enb_2 1 0 110 0 1 -201
use and and_6 1 0 -78 0 1 -137
use notg notg_2 1 0 -260 0 1 -33
use and and_5 1 0 467 0 1 1105
use enb enb_1 1 0 322 0 1 1486
use and and_1 1 0 138 0 1 1257
use and and_2 1 0 481 0 1 1548
use and and_3 1 0 487 0 1 1393
use and and_4 1 0 468 0 1 1266
use notg notg_1 1 0 -211 0 1 1878
use enb enb_0 1 0 281 0 1 2277
use and and_0 1 0 104 0 1 2067
use notg notg_0 1 0 -123 0 1 2095
use adderblock adderblock_0 1 0 584 0 1 2106
use computer computer_0 1 0 1820 0 1 -560
node "lesr" 1 210501 4716 564 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13369 1300 0 0
equiv "lesr" "les"
node "m1_2535_n729#" 0 1880 2535 -729 m1 0 0 0 0 0 0 0 0 0 0 0 0 40 28 0 0 0 0
node "les" 0 69419 4706 567 m1 0 0 0 0 0 0 0 0 0 0 0 0 1477 180 0 0 0 0
node "gr" 0 3196 4288 580 m1 0 0 0 0 0 0 0 0 0 0 0 0 68 42 0 0 0 0
node "mum8" 3 809782 164 -628 v 0 0 0 0 0 0 0 0 0 0 0 0 7140 1218 26581 1840 0 0
node "mum7" 5 491080 180 -558 v 0 0 0 0 0 0 0 0 0 0 0 0 5802 1262 12672 1732 0 0
node "mum6" 6 380508 187 -484 v 0 0 0 0 0 0 0 0 0 0 0 0 2176 840 15382 2248 0 0
node "mum5" 6 343704 182 -410 v 0 0 0 0 0 0 0 0 0 0 0 0 1874 638 14374 2574 0 0
node "mum4" 6 1.65789e+06 197 -345 v 0 0 0 0 0 0 0 0 0 0 0 0 33175 3780 7798 930 0 0
node "mum3" 5 392248 208 -274 m1 0 0 0 0 0 0 0 0 0 0 0 0 2940 578 15082 2990 0 0
node "mum2" 5 843566 202 -199 v 0 0 0 0 0 0 0 0 0 0 0 0 14280 2096 10964 1770 0 0
node "lol" 1 42629 -25 -150 m1 0 0 0 0 0 0 0 0 0 0 0 0 907 278 0 0 0 0
node "mum1" 6 458577 185 -136 m1 0 0 0 0 0 0 0 0 0 0 0 0 3130 872 17183 2846 0 0
node "m1_n216_n92#" 1 29634 -216 -92 v 0 0 0 0 0 0 0 0 0 0 0 0 88 50 1502 476 0 0
node "m1_n215_n47#" 1 101802 -215 -47 m1 0 0 0 0 0 0 0 0 0 0 0 0 2166 492 0 0 0 0
node "m1_n229_20#" 4 178412 -229 20 m1 0 0 0 0 0 0 0 0 0 0 0 0 3796 1102 0 0 0 0
node "gd4" 0 3948 519 1092 m1 0 0 0 0 0 0 0 0 0 0 0 0 84 50 0 0 0 0
node "m1_377_1059#" 1 18556 377 1059 v 0 0 0 0 0 0 0 0 0 0 0 0 280 132 324 170 0 0
node "m1_393_1129#" 1 15084 393 1129 v 0 0 0 0 0 0 0 0 0 0 0 0 232 124 256 136 0 0
node "m1_163_1203#" 2 95739 163 1203 v 0 0 0 0 0 0 0 0 0 0 0 0 1942 572 513 198 0 0
node "gd3" 0 3384 522 1253 m1 0 0 0 0 0 0 0 0 0 0 0 0 72 44 0 0 0 0
node "m1_400_1203#" 1 18464 400 1203 v 0 0 0 0 0 0 0 0 0 0 0 0 312 164 232 124 0 0
node "m1_393_1277#" 1 12228 393 1277 v 0 0 0 0 0 0 0 0 0 0 0 0 168 92 272 144 0 0
node "gd2" 0 3572 539 1380 m1 0 0 0 0 0 0 0 0 0 0 0 0 76 46 0 0 0 0
node "m1_408_1342#" 1 14298 408 1342 v 0 0 0 0 0 0 0 0 0 0 0 0 170 96 372 194 0 0
node "m1_421_1413#" 1 12972 421 1413 m1 0 0 0 0 0 0 0 0 0 0 0 0 200 116 220 118 0 0
node "m1_189_1244#" 2 112330 189 1244 m1 0 0 0 0 0 0 0 0 0 0 0 0 2390 680 0 0 0 0
node "gd1" 0 4700 532 1535 m1 0 0 0 0 0 0 0 0 0 0 0 0 100 58 0 0 0 0
node "m1_413_1488#" 1 18730 413 1488 v 0 0 0 0 0 0 0 0 0 0 0 0 293 156 315 136 0 0
node "m1_400_1550#" 1 21996 400 1550 m1 0 0 0 0 0 0 0 0 0 0 0 0 468 224 0 0 0 0
node "m1_515_1287#" 6 236927 515 1287 m1 0 0 0 0 0 0 0 0 0 0 0 0 5041 1590 0 0 0 0
node "m1_429_1605#" 1 24158 429 1605 m1 0 0 0 0 0 0 0 0 0 0 0 0 514 208 0 0 0 0
node "m1_171_1278#" 3 146817 171 1278 m1 0 0 0 0 0 0 0 0 0 0 0 0 3070 864 287 96 0 0
node "m1_n208_n1477#" 11 3.46809e+07 -208 -1477 m1 0 0 0 0 0 0 0 0 0 0 0 0 737892 26342 0 0 0 0
node "m1_2113_716#" 2 3.2789e+06 2113 716 v 0 0 0 0 0 0 0 0 0 0 0 0 7203 474 161959 5740 0 0
node "by2_d" 6 5.58239e+06 10 -882 m1 0 0 0 0 0 0 0 0 0 0 0 0 96731 4452 63415 5916 0 0
node "by2_c" 13 2.98653e+06 -186 1152 m1 0 0 0 0 0 0 0 0 0 0 0 0 35468 5114 78123 6614 0 0
node "gnd" 7 7.76194e+06 -314 1684 m1 0 0 0 0 0 0 0 0 0 0 0 0 163198 8242 6915 1376 0 0
node "m1_n162_1863#" 2 224002 -162 1863 m1 0 0 0 0 0 0 0 0 0 0 0 0 4766 938 0 0 0 0
node "i_carry" 0 7896 502 2177 m1 0 0 0 0 0 0 0 0 0 0 0 0 168 68 0 0 0 0
node "m1_353_2068#" 8 1.76252e+06 353 2068 v 0 0 0 0 0 0 0 0 0 0 0 0 4069 1346 83294 6360 0 0
node "m1_355_1994#" 6 762259 355 1994 v 0 0 0 0 0 0 0 0 0 0 0 0 4146 766 30976 4674 0 0
node "m1_350_1920#" 9 127347 350 1920 v 0 0 0 0 0 0 0 0 0 0 0 0 58 44 6752 2932 0 0
node "san3" 0 16074 4305 2268 m1 0 0 0 0 0 0 0 0 0 0 0 0 342 94 0 0 0 0
node "san2" 0 11656 3393 2279 m1 0 0 0 0 0 0 0 0 0 0 0 0 248 78 0 0 0 0
node "san1" 0 22748 2437 2292 m1 0 0 0 0 0 0 0 0 0 0 0 0 484 110 0 0 0 0
node "san0" 0 15228 1456 2268 m1 0 0 0 0 0 0 0 0 0 0 0 0 324 78 0 0 0 0
node "m1_n74_2081#" 1 84600 -74 2081 m1 0 0 0 0 0 0 0 0 0 0 0 0 1800 422 0 0 0 0
node "by1_d" 12 1.92877e+06 -143 1197 v 0 0 0 0 0 0 0 0 0 0 0 0 11255 1970 87259 10092 0 0
node "d_zero" 2 134232 156 2054 m1 0 0 0 0 0 0 0 0 0 0 0 0 2856 626 0 0 0 0
node "m1_337_1850#" 4 79403 337 1850 v 0 0 0 0 0 0 0 0 0 0 0 0 224 110 3817 1410 0 0
node "m1_356_2342#" 5 2.02694e+06 356 2342 m1 0 0 0 0 0 0 0 0 0 0 0 0 201 112 107251 8742 0 0
node "m1_370_2279#" 6 830871 370 2279 v 0 0 0 0 0 0 0 0 0 0 0 0 131 64 43960 6416 0 0
node "san4" 0 20210 4301 2378 m1 0 0 0 0 0 0 0 0 0 0 0 0 430 106 0 0 0 0
node "m1_365_2133#" 2 46932 365 2133 v 0 0 0 0 0 0 0 0 0 0 0 0 72 50 2364 794 0 0
node "m1_382_2204#" 6 246940 382 2204 m1 0 0 0 0 0 0 0 0 0 0 0 0 804 280 11101 3048 0 0
node "sel1" 9 8.08394e+06 -481 1923 m1 0 0 0 0 0 0 0 0 0 0 0 0 166407 10540 17422 1252 0 0
node "by2_a" 10 4.05541e+06 -1275 -518 v 0 0 0 0 0 0 0 0 0 0 0 0 60035 5406 88855 7322 0 0
node "by2_b" 16 2.91889e+06 -1347 -653 v 0 0 0 0 0 0 0 0 0 0 0 0 41987 6332 65998 6684 0 0
node "by1_b" 8 3.93363e+06 -791 -332 v 0 0 0 0 0 0 0 0 0 0 0 0 67326 4154 52001 6362 0 0
node "by1_c" 15 2.24913e+06 -835 1172 m1 0 0 0 0 0 0 0 0 0 0 0 0 30008 5062 54337 6336 0 0
node "by1_a" 12 2.53098e+06 -656 1346 m1 0 0 0 0 0 0 0 0 0 0 0 0 39696 3886 40542 6958 0 0
node "sel0" 9 7.9472e+06 -564 -2051 m1 0 0 0 0 0 0 0 0 0 0 0 0 153433 9884 55443 2948 0 0
node "vdd" 8 3.00842e+07 -976 -1099 m1 0 0 0 0 0 0 0 0 0 0 0 0 570257 15262 211241 9430 0 0
cap "by2_c" "by1_c" 30240
cap "gnd" "m1_353_2068#" 3960
cap "m1_n74_2081#" "by1_c" 1440
cap "by2_c" "by2_d" 1350
cap "by1_b" "m1_189_1244#" 3240
cap "sel0" "by1_d" 67230
cap "by2_c" "mum2" 9720
cap "by1_a" "by2_b" 19620
cap "m1_n162_1863#" "gnd" 7650
cap "mum4" "mum3" 14085
cap "by2_c" "sel0" 48600
cap "vdd" "by1_a" 143550
cap "vdd" "m1_356_2342#" 44010
cap "m1_n208_n1477#" "by1_c" 28710
cap "by2_a" "by1_c" 26145
cap "by2_a" "m1_171_1278#" 8460
cap "by1_b" "by1_d" 62640
cap "d_zero" "by1_c" 3600
cap "m1_n208_n1477#" "by2_d" 39330
cap "m1_337_1850#" "m1_355_1994#" 1350
cap "mum5" "mum3" 1350
cap "by2_b" "sel1" 88380
cap "by2_c" "by1_b" 35280
cap "mum7" "mum3" 5850
cap "vdd" "sel1" 177165
cap "by2_b" "m1_163_1203#" 5670
cap "sel0" "by2_a" 98865
cap "by2_b" "m1_189_1244#" 3960
cap "by1_c" "m1_171_1278#" 3150
cap "by2_c" "mum4" 44955
cap "m1_n208_n1477#" "by1_b" 22770
cap "gnd" "by1_d" 29115
cap "by2_a" "by1_b" 102060
cap "d_zero" "by1_b" 3870
cap "by1_a" "sel1" 57195
cap "mum6" "mum3" 1125
cap "by2_b" "by1_d" 47340
cap "by2_c" "gnd" 58185
cap "by2_c" "mum5" 7290
cap "vdd" "by1_d" 187245
cap "sel0" "by1_c" 64350
cap "by2_c" "mum7" 9720
cap "by2_c" "by2_b" 27630
cap "by2_d" "mum2" 25740
cap "m1_350_1920#" "m1_355_1994#" 2925
cap "by2_c" "vdd" 87300
cap "vdd" "m1_n74_2081#" 5265
cap "by2_c" "mum8" 14175
cap "by1_b" "m1_171_1278#" 3465
cap "by1_b" "by1_c" 16650
cap "m1_337_1850#" "m1_353_2068#" 1800
cap "by2_a" "gnd" 36855
cap "m1_n208_n1477#" "by2_b" 27720
cap "by1_a" "by1_d" 28485
cap "by2_c" "mum1" 9720
cap "by2_a" "by2_b" 12420
cap "m1_n208_n1477#" "lesr" 40635
cap "by2_c" "mum6" 6075
cap "by2_a" "vdd" 376695
cap "by2_c" "by1_a" 13500
cap "sel0" "by1_b" 64890
cap "m1_n162_1863#" "by1_d" 6300
cap "sel1" "by1_d" 72945
cap "by2_d" "mum4" 33120
cap "gnd" "by1_c" 45045
cap "by2_c" "sel1" 43200
cap "m1_163_1203#" "by1_d" 3150
cap "by2_c" "mum3" 14580
cap "by2_b" "by1_c" 13050
cap "m1_n208_n1477#" "by1_a" 8910
cap "by2_b" "m1_171_1278#" 2205
cap "by2_d" "gnd" 45765
cap "by2_d" "mum5" 16380
cap "by2_c" "m1_163_1203#" 2430
cap "by2_a" "by1_a" 45720
cap "m1_515_1287#" "gnd" 4050
cap "vdd" "by1_c" 76770
cap "by2_d" "mum7" 25740
cap "m1_350_1920#" "m1_353_2068#" 1800
cap "vdd" "m1_370_2279#" 19035
cap "mum5" "mum2" 4860
cap "vdd" "by2_d" 187200
cap "mum8" "by2_d" 18630
cap "sel0" "by2_b" 70740
cap "by2_a" "sel1" 124920
cap "sel0" "vdd" 189315
cap "by1_b" "gnd" 24660
cap "by2_c" "by1_d" 22275
cap "by1_a" "m1_171_1278#" 2520
cap "by1_a" "by1_c" 35325
cap "mum1" "by2_d" 18720
cap "by1_b" "by2_b" 36135
cap "m1_n74_2081#" "by1_d" 4455
cap "by2_d" "mum6" 16380
cap "by2_a" "m1_189_1244#" 2880
cap "vdd" "by1_b" 232065
cap "lesr" "les" 62415
cap "m1_n162_1863#" "by1_c" 1800
cap "by1_c" "sel1" 112275
cap "m1_n208_n1477#" "by1_d" 8910
cap "sel0" "by1_a" 57195
cap "mum5" "mum4" 2520
cap "by2_a" "by1_d" 64260
cap "mum4" "mum7" 9720
cap "d_zero" "by1_d" 3600
cap "by2_c" "m1_n208_n1477#" 29925
cap "m1_337_1850#" "m1_350_1920#" 1350
cap "by2_d" "mum3" 25740
cap "by2_c" "by2_a" 25380
cap "by2_d" "m1_163_1203#" 3600
cap "by1_c" "m1_189_1244#" 1440
cap "by1_b" "by1_a" 38250
cap "by1_a" "lol" 3600
cap "gnd" "by2_b" 16380
cap "m1_353_2068#" "m1_355_1994#" 2160
cap "sel0" "sel1" 217620
cap "vdd" "gnd" 8415
cap "sel1" "m1_n216_n92#" 3240
cap "vdd" "by2_b" 252720
cap "by1_b" "sel1" 84555
cap "by1_c" "by1_d" 24255
cap "mum6" "mum4" 2520
cap "by2_a" "m1_n208_n1477#" 20790
cap "computer_0/num2_d" "mum4" 8640
cap "computer_0/num2_d" "mum7" 13500
cap "computer_0/num2_d" "mum3" 9720
cap "computer_0/num1_d" "mum7" 23625
cap "mum3" "computer_0/num1_d" 17010
cap "computer_0/num2_c" "mum3" 8910
cap "mum6" "computer_0/num2_d" 7020
cap "computer_0/num1_d" "mum6" 12285
cap "mum6" "computer_0/num2_c" 6435
cap "computer_0/num1_c" "mum6" 7020
cap "enb_2/common" "by2_c" 2160
cap "enb_2/trans2_d" "enb_2/common" 2475
subcap "mum8" -794173
subcap "mum7" -467376
cap "enb_2/rn8" "enb_2/and_6/gnd" 540
cap "enb_2/and_6/gnd" "enb_2/rn7" 720
cap "mum6" "computer_0/num2_d" 1080
cap "mum2" "computer_0/num2_d" 8100
cap "computer_0/num1_d" "mum2" 14175
cap "mum6" "computer_0/num1_d" 1890
cap "computer_0/num2_c" "mum2" 7425
cap "mum6" "computer_0/num2_c" 990
cap "mum2" "computer_0/num1_c" 8100
cap "mum6" "computer_0/num1_c" 1080
cap "mum2" "mum6" 4050
cap "mum2" "mum6" 2700
cap "enb_2/trans2_b" "enb_2/m1_n1_n394#" 270
cap "enb_2/common" "enb_2/trans2_b" 5940
subcap "mum6" -370022
cap "enb_2/rn6" "enb_2/m1_51_n448#" 720
cap "mum5" "computer_0/num2_d" 8100
cap "computer_0/num1_d" "mum5" 14175
cap "mum5" "computer_0/num2_c" 7425
cap "mum5" "computer_0/num2_b" 4050
cap "mum5" "computer_0/num1_c" 8100
cap "mum5" "computer_0/num2_b" 2700
cap "computer_0/num1_b" "mum5" 7425
cap "enb_2/common" "enb_2/trans2_a" 3240
cap "by1_d" "enb_2/common" 1620
subcap "mum5" -329950
cap "enb_2/m1_51_n448#" "enb_2/rn5" 720
cap "computer_0/num2_d" "mum1" 8100
cap "mum1" "computer_0/num1_d" 14175
cap "computer_0/num2_c" "mum1" 7425
cap "mum1" "computer_0/num1_c" 8100
cap "mum1" "computer_0/num2_b" 4050
cap "mum1" "computer_0/num1_b" 7425
cap "computer_0/num2_b" "mum1" 2700
cap "mum1" "computer_0/num2_a" 8775
cap "enb_2/m1_n1_n394#" "enb_2/trans1_d" 720
cap "enb_2/common" "by1_c" 3465
subcap "mum4" -1.64891e+06
subcap "mum3" -383332
cap "enb_2/and_2/gnd" "enb_2/rn3" 720
cap "enb_2/and_2/gnd" "enb_2/rn4" 540
cap "enb_2/rn3" "enb_2/and_3/vdd" 720
cap "enb_2/common" "by1_b" 2835
subcap "mum2" -839666
cap "enb_2/rn2" "enb_2/m1_51_n448#" 720
subcap "m1_n216_n92#" -24810
subcap "lol" -32759
cap "enb_2/and_0/in1" "enb_2/trans1_a" 1890
subcap "mum1" -446921
cap "enb_2/vdd" "enb_2/rn1" 720
subcap "m1_n215_n47#" -89018
subcap "m1_n229_20#" -166662
subcap "lesr" -210501
subcap "les" -61100
subcap "m1_2113_716#" -3.21498e+06
cap "computer_0/m1_n217_1480#" "m1_2113_716#" 8550
cap "m1_2113_716#" "computer_0/m1_n195_1443#" 23940
cap "m1_2113_716#" "computer_0/m1_n217_1480#" 1710
cap "enb_1/common" "by1_d" 2160
cap "enb_1/common" "enb_1/trans2_d" 2970
subcap "m1_377_1059#" -12025
subcap "m1_393_1129#" -5380
cap "enb_1/rn8" "enb_1/and_6/gnd" 540
cap "enb_1/and_6/gnd" "enb_1/rn7" 720
subcap "m1_189_1244#" -108382
cap "by2_c" "enb_1/common" 2835
subcap "m1_400_1203#" -14104
cap "enb_1/m1_51_n448#" "enb_1/rn6" 720
subcap "m1_171_1278#" -139109
cap "enb_1/common" "enb_1/trans1_d" 2250
cap "enb_1/m1_n1_n394#" "enb_1/trans1_d" 720
cap "enb_1/trans2_a" "enb_1/common" 1620
subcap "m1_393_1277#" -7112
subcap "m1_408_1342#" -6862
cap "enb_1/and_3/gnd" "enb_1/rn4" 540
cap "enb_1/and_3/gnd" "enb_1/rn5" 720
subcap "m1_515_1287#" -211453
cap "computer_0/m1_n240_1863#" "m1_2113_716#" 27360
cap "enb_1/trans1_c" "enb_1/common" 2835
subcap "m1_421_1413#" -7480
cap "enb_1/m1_81_n111#" "enb_1/rn3" 720
cap "enb_1/rn3" "enb_1/m1_51_n448#" 360
cap "enb_1/m1_51_n448#" "and_3/in1" 360
cap "by2_a" "enb_1/common" 2520
cap "enb_1/common" "by1_a" 2520
subcap "m1_413_1488#" -10878
cap "enb_1/rn2" "enb_1/m1_51_n448#" 900
subcap "m1_400_1550#" -9353
cap "enb_1/vdd" "enb_1/rn1" 900
cap "by2_d" "enb_0/common" 450
cap "by2_d" "enb_0/and_7/gnd" 4275
subcap "m1_n162_1863#" -201442
cap "by2_c" "enb_0/common" 1080
subcap "m1_350_1920#" -121650
subcap "m1_337_1850#" -74019
cap "enb_0/rn8" "enb_0/and_6/gnd" 540
cap "enb_0/trans2_d" "enb_0/and_7/in2" 450
cap "enb_0/m1_51_n448#" "enb_0/rn7" 900
cap "adderblock_0/gnd" "m1_350_1920#" 2700
cap "adderblock_0/gnd" "m1_355_1994#" 3780
cap "m1_355_1994#" "adderblock_0/gnd" 31500
cap "m1_350_1920#" "adderblock_0/gnd" 22500
cap "adderblock_0/gnd" "m1_350_1920#" 18000
cap "adderblock_0/gnd" "m1_355_1994#" 31500
cap "m1_355_1994#" "adderblock_0/gnd" 31500
cap "m1_350_1920#" "adderblock_0/gnd" 18000
cap "m1_350_1920#" "gnd" 18000
cap "m1_355_1994#" "gnd" 31500
cap "m1_355_1994#" "adderblock_0/gnd" 31500
cap "m1_350_1920#" "adderblock_0/gnd" 18000
cap "m1_350_1920#" "adderblock_0/gnd" 18000
cap "m1_355_1994#" "adderblock_0/gnd" 31500
cap "m1_355_1994#" "adderblock_0/gnd" 31500
cap "m1_350_1920#" "adderblock_0/gnd" 18000
cap "m1_350_1920#" "adderblock_0/gnd" 18000
cap "m1_355_1994#" "adderblock_0/gnd" 29925
cap "m1_350_1920#" "adderblock_0/gnd" 17595
cap "m1_355_1994#" "adderblock_0/gnd" 1260
cap "adderblock_0/gnd" "m1_355_1994#" 81720
cap "m1_355_1994#" "adderblock_0/gnd" 72000
cap "adderblock_0/gnd" "m1_355_1994#" 72000
cap "m1_355_1994#" "adderblock_0/gnd" 72000
cap "adderblock_0/gnd" "m1_355_1994#" 72000
cap "m1_355_1994#" "adderblock_0/gnd" 72000
cap "adderblock_0/gnd" "m1_355_1994#" 72000
cap "m1_355_1994#" "adderblock_0/gnd" 72000
cap "adderblock_0/gnd" "m1_355_1994#" 87210
cap "m1_355_1994#" "adderblock_0/gnd" 10440
cap "adderblock_0/gnd" "m1_353_2068#" 66825
cap "by2_b" "enb_0/common" 5400
cap "by2_a" "enb_0/common" 2430
cap "by2_c" "enb_0/common" 2160
subcap "m1_355_1994#" -754707
cap "enb_0/m1_51_n448#" "enb_0/rn6" 720
cap "m1_355_1994#" "adderblock_0/gnd" 13770
cap "m1_350_1920#" "adderblock_0/gnd" 4050
cap "m1_355_1994#" "adderblock_0/gnd" 810
cap "m1_355_1994#" "adderblock_0/gnd" 14580
cap "adderblock_0/gnd" "m1_355_1994#" 21060
cap "adderblock_0/gnd" "m1_355_1994#" 6480
cap "adderblock_0/gnd" "m1_353_2068#" 12150
subcap "m1_n74_2081#" -61476
subcap "d_zero" -67868
cap "by2_a" "enb_0/common" 810
cap "by1_d" "enb_0/common" 3285
subcap "m1_353_2068#" -1.75745e+06
cap "enb_0/and_4/vdd" "enb_0/trans1_d" 450
subcap "m1_353_2068#" -1.7574e+06
subcap "m1_365_2133#" -39116
cap "enb_0/rn5" "enb_0/and_3/gnd" 720
cap "enb_0/rn4" "enb_0/and_3/gnd" 540
cap "enb_0/common" "by1_c" 2520
cap "by1_b" "enb_0/common" 2205
subcap "m1_382_2204#" -241670
cap "enb_0/rn3" "enb_0/m1_81_n111#" 720
cap "enb_0/rn3" "enb_0/m1_51_n448#" 720
cap "by1_a" "enb_0/common" 2205
subcap "m1_356_2342#" -2.02002e+06
subcap "m1_370_2279#" -813935
cap "enb_0/rn1" "enb_0/and_1/vdd" 720
cap "enb_0/and_0/gnd" "enb_0/rn2" 720
cap "enb_0/vdd" "m1_356_2342#" 4590
cap "adderblock_0/fadd_0/cout" "m1_382_2204#" 1800
cap "adderblock_0/fadd_1/cout" "adderblock_0/j2" 4410
cap "m1_356_2342#" "adderblock_0/fadd_3/in1" 1080
cap "m1_382_2204#" "adderblock_0/fadd_0/vdd" 15120
cap "adderblock_0/fadd_0/vdd" "m1_382_2204#" 27000
cap "m1_382_2204#" "adderblock_0/fadd_0/vdd" 27000
cap "adderblock_0/fadd_0/vdd" "m1_382_2204#" 27000
cap "m1_382_2204#" "adderblock_0/fadd_0/vdd" 27000
cap "adderblock_0/fadd_0/vdd" "m1_382_2204#" 27000
cap "m1_382_2204#" "adderblock_0/vdd" 27000
cap "adderblock_0/fadd_0/vdd" "m1_382_2204#" 27000
cap "m1_382_2204#" "adderblock_0/fadd_0/vdd" 20430
cap "adderblock_0/fadd_0/vdd" "m1_382_2204#" 2520
cap "m1_382_2204#" "adderblock_0/fadd_0/vdd" 4500
cap "adderblock_0/fadd_0/vdd" "m1_382_2204#" 4500
cap "m1_382_2204#" "adderblock_0/fadd_0/vdd" 4500
cap "adderblock_0/fadd_0/vdd" "m1_382_2204#" 4500
cap "m1_382_2204#" "adderblock_0/fadd_0/vdd" 4500
cap "adderblock_0/vdd" "m1_382_2204#" 4500
cap "m1_382_2204#" "adderblock_0/fadd_0/vdd" 4500
cap "adderblock_0/fadd_0/vdd" "m1_382_2204#" 3105
cap "m1_370_2279#" "adderblock_0/vdd" 35640
cap "adderblock_0/vdd" "m1_356_2342#" 47520
cap "m1_370_2279#" "adderblock_0/vdd" 32400
cap "m1_356_2342#" "adderblock_0/vdd" 43200
merge "adderblock_0/vdd" "enb_0/vdd" -298168 0 0 0 0 0 0 0 0 0 0 0 0 -6344 -677 0 0 0 0
merge "enb_0/vdd" "and_0/vdd"
merge "and_0/vdd" "notg_0/vdd"
merge "notg_0/vdd" "notg_1/vdd"
merge "notg_1/vdd" "and_2/vdd"
merge "and_2/vdd" "enb_1/vdd"
merge "enb_1/vdd" "and_1/vdd"
merge "and_1/vdd" "computer_0/vdd"
merge "computer_0/vdd" "notg_2/vdd"
merge "notg_2/vdd" "enb_2/vdd"
merge "enb_2/vdd" "and_6/vdd"
merge "and_6/vdd" "m1_n229_20#"
merge "m1_n229_20#" "vdd"
merge "vdd" "m1_171_1278#"
merge "m1_171_1278#" "m1_429_1605#"
merge "m1_429_1605#" "and_3/vdd"
merge "and_3/vdd" "and_4/vdd"
merge "and_4/vdd" "and_5/vdd"
merge "and_5/vdd" "m1_515_1287#"
merge "adderblock_0/k3" "enb_0/rn5" -2936 0 0 0 0 0 0 0 0 0 0 0 0 -56 -48 0 0 0 0
merge "enb_0/rn5" "enb_0/and_4/out"
merge "enb_0/and_4/out" "m1_353_2068#"
merge "and_0/gnd" "notg_0/gnd" -1.10335e+06 0 0 0 0 0 0 0 0 0 0 0 0 -18867 -1556 -11400 -669 0 0
merge "notg_0/gnd" "adderblock_0/gnd"
merge "adderblock_0/gnd" "enb_0/and_7/gnd"
merge "enb_0/and_7/gnd" "notg_1/gnd"
merge "notg_1/gnd" "and_2/gnd"
merge "and_2/gnd" "and_3/gnd"
merge "and_3/gnd" "and_4/gnd"
merge "and_4/gnd" "and_1/gnd"
merge "and_1/gnd" "and_5/gnd"
merge "and_5/gnd" "enb_1/gnd"
merge "enb_1/gnd" "m1_163_1203#"
merge "m1_163_1203#" "gnd"
merge "gnd" "notg_2/gnd"
merge "notg_2/gnd" "and_6/gnd"
merge "and_6/gnd" "m1_n216_n92#"
merge "m1_n216_n92#" "enb_2/gnd"
merge "enb_2/gnd" "computer_0/gnd"
merge "computer_0/gnd" "m1_n208_n1477#"
merge "m1_n208_n1477#" "m1_2113_716#"
merge "enb_0/trans2_c" "enb_1/trans2_b" -26925 0 0 0 0 0 0 0 0 0 0 0 0 -414 -277 -556 -190 0 0
merge "enb_1/trans2_b" "enb_2/trans2_c"
merge "enb_2/trans2_c" "by2_c"
merge "enb_2/rn6" "computer_0/num2_b" -74977 0 0 0 0 0 0 0 0 0 0 0 0 -754 -196 -2135 -515 0 0
merge "computer_0/num2_b" "mum6"
merge "computer_0/greater" "gr" -4324 0 0 0 0 0 0 0 0 0 0 0 0 -92 -62 0 0 0 0
merge "notg_1/in" "and_1/in1" -6627 0 0 0 0 0 0 0 0 0 0 0 0 -141 -80 0 0 0 0
merge "and_1/in1" "and_6/in2"
merge "and_6/in2" "sel1"
merge "enb_0/trans2_d" "enb_1/trans2_d" -12614 0 0 0 0 0 0 0 0 0 0 0 0 -80 -64 -335 -139 0 0
merge "enb_1/trans2_d" "enb_2/trans2_d"
merge "enb_2/trans2_d" "by2_d"
merge "enb_2/rn7" "computer_0/num2_c" -12383 0 0 0 0 0 0 0 0 0 0 0 0 -257 -88 0 0 0 0
merge "computer_0/num2_c" "mum7"
merge "enb_1/common" "and_1/out" -71440 0 0 0 0 0 0 0 0 0 0 0 0 -1520 -469 0 0 0 0
merge "and_1/out" "m1_189_1244#"
merge "and_5/in2" "enb_1/rn8" -1920 0 0 0 0 0 0 0 0 0 0 0 0 -36 -34 0 0 0 0
merge "enb_1/rn8" "m1_377_1059#"
merge "notg_0/in" "and_1/in2" -15416 0 0 0 0 0 0 0 0 0 0 0 0 -328 -140 0 0 0 0
merge "and_1/in2" "notg_2/in"
merge "notg_2/in" "sel0"
merge "enb_2/rn8" "computer_0/num2_d" -14704 0 0 0 0 0 0 0 0 0 0 0 0 -308 -92 0 0 0 0
merge "computer_0/num2_d" "mum8"
merge "enb_0/trans1_a" "enb_1/trans1_a" -39921 0 0 0 0 0 0 0 0 0 0 0 0 -585 -246 -715 -220 0 0
merge "enb_1/trans1_a" "enb_2/trans1_a"
merge "enb_2/trans1_a" "by1_a"
merge "and_4/in1" "enb_1/rn5" -2184 0 0 0 0 0 0 0 0 0 0 0 0 -40 -36 0 0 0 0
merge "enb_1/rn5" "m1_393_1277#"
merge "and_2/out" "gd1" -940 0 0 0 0 0 0 0 0 0 0 0 0 -20 -18 0 0 0 0
merge "enb_0/trans1_b" "enb_1/trans1_c" -55876 0 0 0 0 0 0 0 0 0 0 0 0 -557 -224 -1762 -540 0 0
merge "enb_1/trans1_c" "enb_2/trans1_b"
merge "enb_2/trans1_b" "by1_b"
merge "and_4/in2" "enb_1/rn6" -11237 0 0 0 0 0 0 0 0 0 0 0 0 -231 -131 -20 -14 0 0
merge "enb_1/rn6" "m1_400_1203#"
merge "and_6/out" "enb_2/common" -36143 0 0 0 0 0 0 0 0 0 0 0 0 -769 -227 0 0 0 0
merge "enb_2/common" "lol"
merge "enb_0/trans1_c" "enb_1/trans2_a" -48763 0 0 0 0 0 0 0 0 0 0 0 0 -400 -184 -1753 -374 0 0
merge "enb_1/trans2_a" "enb_2/trans1_c"
merge "enb_2/trans1_c" "by1_c"
merge "computer_0/lesser" "les" -5076 0 0 0 0 0 0 0 0 0 0 0 0 -108 -42 0 0 0 0
merge "enb_0/trans1_d" "enb_1/trans2_c" -37477 0 0 0 0 0 0 0 0 0 0 0 0 -571 -210 -732 -258 0 0
merge "enb_1/trans2_c" "enb_2/trans1_d"
merge "enb_2/trans1_d" "by1_d"
merge "enb_1/rn1" "and_2/in1" -3807 0 0 0 0 0 0 0 0 0 0 0 0 -81 -57 0 0 0 0
merge "and_2/in1" "m1_400_1550#"
merge "adderblock_0/j3" "enb_0/rn1" -84303 0 0 0 0 0 0 0 0 0 0 0 0 -76 -54 -4249 -607 0 0
merge "enb_0/rn1" "m1_356_2342#"
merge "and_5/out" "gd4" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "adderblock_0/z0" "san0" -2256 0 0 0 0 0 0 0 0 0 0 0 0 -48 -32 0 0 0 0
merge "and_0/in1" "notg_0/out" -4512 0 0 0 0 0 0 0 0 0 0 0 0 -96 -52 0 0 0 0
merge "notg_0/out" "m1_n74_2081#"
merge "and_2/in2" "enb_1/rn2" -2072 0 0 0 0 0 0 0 0 0 0 0 0 -36 -34 0 0 0 0
merge "enb_1/rn2" "m1_413_1488#"
merge "enb_2/rn1" "computer_0/num1_a" -9494 0 0 0 0 0 0 0 0 0 0 0 0 -202 -78 0 0 0 0
merge "computer_0/num1_a" "mum1"
merge "adderblock_0/z1" "san1" -2068 0 0 0 0 0 0 0 0 0 0 0 0 -44 -30 0 0 0 0
merge "adderblock_0/j0" "enb_0/rn4" -3236 0 0 0 0 0 0 0 0 0 0 0 0 -64 -48 0 0 0 0
merge "enb_0/rn4" "m1_365_2133#"
merge "and_3/in1" "enb_1/rn3" -1996 0 0 0 0 0 0 0 0 0 0 0 0 -36 -34 0 0 0 0
merge "enb_1/rn3" "m1_421_1413#"
merge "enb_2/rn2" "computer_0/num1_b" -39377 0 0 0 0 0 0 0 0 0 0 0 0 -419 -138 -1212 -177 0 0
merge "computer_0/num1_b" "mum2"
merge "adderblock_0/z2" "san2" -1504 0 0 0 0 0 0 0 0 0 0 0 0 -32 -24 0 0 0 0
merge "and_0/in2" "notg_1/out" -4888 0 0 0 0 0 0 0 0 0 0 0 0 -104 -56 0 0 0 0
merge "notg_1/out" "m1_n162_1863#"
merge "and_3/in2" "enb_1/rn4" -4576 0 0 0 0 0 0 0 0 0 0 0 0 -44 -38 -120 -64 0 0
merge "enb_1/rn4" "m1_408_1342#"
merge "enb_2/rn3" "computer_0/num1_c" -11396 0 0 0 0 0 0 0 0 0 0 0 0 -236 -80 0 0 0 0
merge "computer_0/num1_c" "mum3"
merge "adderblock_0/z3" "san3" -1692 0 0 0 0 0 0 0 0 0 0 0 0 -36 -26 0 0 0 0
merge "enb_2/rn4" "computer_0/num1_d" -53270 0 0 0 0 0 0 0 0 0 0 0 0 -449 -128 -1646 -290 0 0
merge "computer_0/num1_d" "mum4"
merge "adderblock_0/k0" "enb_0/rn8" -16793 0 0 0 0 0 0 0 0 0 0 0 0 -44 -38 -763 -303 0 0
merge "enb_0/rn8" "m1_337_1850#"
merge "adderblock_0/z4" "san4" -1880 0 0 0 0 0 0 0 0 0 0 0 0 -40 -28 0 0 0 0
merge "and_5/in1" "enb_1/rn7" -2184 0 0 0 0 0 0 0 0 0 0 0 0 -40 -36 0 0 0 0
merge "enb_1/rn7" "m1_393_1129#"
merge "enb_0/common" "and_0/out" -17860 0 0 0 0 0 0 0 0 0 0 0 0 -380 -248 0 0 0 0
merge "and_0/out" "d_zero"
merge "adderblock_0/k1" "enb_0/rn7" -88155 0 0 0 0 0 0 0 0 0 0 0 0 -48 -40 -4566 -2133 0 0
merge "enb_0/rn7" "enb_0/and_6/out"
merge "enb_0/and_6/out" "m1_350_1920#"
merge "computer_0/equality" "m1_2535_n729#" -3008 0 0 0 0 0 0 0 0 0 0 0 0 -64 -48 0 0 0 0
merge "notg_2/out" "and_6/in1" -6204 0 0 0 0 0 0 0 0 0 0 0 0 -132 -62 0 0 0 0
merge "and_6/in1" "m1_n215_n47#"
merge "adderblock_0/j2" "enb_0/rn2" -62328 0 0 0 0 0 0 0 0 0 0 0 0 -60 -46 -3018 -428 0 0
merge "enb_0/rn2" "m1_370_2279#"
merge "and_4/out" "gd3" -376 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0 0 0
merge "adderblock_0/j1" "enb_0/rn3" -163367 0 0 0 0 0 0 0 0 0 0 0 0 -408 -155 -7650 -2051 0 0
merge "enb_0/rn3" "m1_382_2204#"
merge "enb_0/trans2_a" "enb_1/trans1_b" -36272 0 0 0 0 0 0 0 0 0 0 0 0 -207 -114 -1520 -401 0 0
merge "enb_1/trans1_b" "enb_2/trans2_a"
merge "enb_2/trans2_a" "by2_a"
merge "and_3/out" "gd2" -752 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 0 0 0 0
merge "enb_0/trans2_b" "enb_1/trans1_d" -18625 0 0 0 0 0 0 0 0 0 0 0 0 -66 -56 -656 -309 0 0
merge "enb_1/trans1_d" "enb_2/trans2_b"
merge "enb_2/trans2_b" "by2_b"
merge "adderblock_0/k2" "enb_0/rn6" -192857 0 0 0 0 0 0 0 0 0 0 0 0 -2038 -410 -5683 -1433 0 0
merge "enb_0/rn6" "m1_355_1994#"
merge "adderblock_0/c0" "i_carry" -1410 0 0 0 0 0 0 0 0 0 0 0 0 -30 -22 0 0 0 0
merge "enb_2/rn5" "computer_0/num2_a" -10895 0 0 0 0 0 0 0 0 0 0 0 0 -212 -74 0 0 0 0
merge "computer_0/num2_a" "mum5"
