Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Feb 27 22:44:31 2020
| Host              : eee-bumblebee running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file Parallel_LHT_timing_summary_routed.rpt -pb Parallel_LHT_timing_summary_routed.pb -rpx Parallel_LHT_timing_summary_routed.rpx -warn_on_violation
| Design            : Parallel_LHT
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.238        0.000                      0                16615        0.042        0.000                      0                16615        2.791        0.000                       0                  6717  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               0.238        0.000                      0                16615        0.042        0.000                      0                16615        2.791        0.000                       0                  6717  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.791ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 1.531ns (23.836%)  route 4.892ns (76.164%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 6.710 - 6.667 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.029     0.029    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/clk
    SLICE_X92Y235        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y235        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/Q
                         net (fo=91, routed)          4.892     5.002    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/B[5]
    DSP48E2_X12Y54       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     5.153 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     5.153    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y54       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     5.226 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     5.226    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y54       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[10])
                                                      0.609     5.835 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     5.835    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER.V<10>
    DSP48E2_X12Y54       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     5.881 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     5.881    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y54       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     6.452 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     6.452    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=7176, unset)         0.043     6.710    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/CLK
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     6.710    
                         clock uncertainty           -0.035     6.675    
    DSP48E2_X12Y54       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.015     6.690    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 1.531ns (23.836%)  route 4.892ns (76.164%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 6.710 - 6.667 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.029     0.029    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/clk
    SLICE_X92Y235        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y235        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/Q
                         net (fo=91, routed)          4.892     5.002    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/B[5]
    DSP48E2_X12Y54       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     5.153 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     5.153    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y54       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     5.226 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     5.226    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y54       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[11])
                                                      0.609     5.835 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     5.835    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER.V<11>
    DSP48E2_X12Y54       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     5.881 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     5.881    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA.V_DATA<11>
    DSP48E2_X12Y54       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     6.452 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     6.452    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU.ALU_OUT<11>
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=7176, unset)         0.043     6.710    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/CLK
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     6.710    
                         clock uncertainty           -0.035     6.675    
    DSP48E2_X12Y54       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.015     6.690    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 1.531ns (23.836%)  route 4.892ns (76.164%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 6.710 - 6.667 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.029     0.029    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/clk
    SLICE_X92Y235        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y235        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/Q
                         net (fo=91, routed)          4.892     5.002    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/B[5]
    DSP48E2_X12Y54       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     5.153 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     5.153    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y54       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     5.226 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     5.226    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y54       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[12])
                                                      0.609     5.835 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER_INST/V[12]
                         net (fo=1, routed)           0.000     5.835    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER.V<12>
    DSP48E2_X12Y54       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[12]_V_DATA[12])
                                                      0.046     5.881 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA_INST/V_DATA[12]
                         net (fo=1, routed)           0.000     5.881    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA.V_DATA<12>
    DSP48E2_X12Y54       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[12]_ALU_OUT[12])
                                                      0.571     6.452 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     6.452    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU.ALU_OUT<12>
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=7176, unset)         0.043     6.710    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/CLK
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     6.710    
                         clock uncertainty           -0.035     6.675    
    DSP48E2_X12Y54       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.015     6.690    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 1.531ns (23.836%)  route 4.892ns (76.164%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 6.710 - 6.667 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.029     0.029    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/clk
    SLICE_X92Y235        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y235        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/Q
                         net (fo=91, routed)          4.892     5.002    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/B[5]
    DSP48E2_X12Y54       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     5.153 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     5.153    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y54       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     5.226 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     5.226    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y54       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[13])
                                                      0.609     5.835 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER_INST/V[13]
                         net (fo=1, routed)           0.000     5.835    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER.V<13>
    DSP48E2_X12Y54       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[13]_V_DATA[13])
                                                      0.046     5.881 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA_INST/V_DATA[13]
                         net (fo=1, routed)           0.000     5.881    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA.V_DATA<13>
    DSP48E2_X12Y54       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[13]_ALU_OUT[13])
                                                      0.571     6.452 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     6.452    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU.ALU_OUT<13>
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=7176, unset)         0.043     6.710    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/CLK
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     6.710    
                         clock uncertainty           -0.035     6.675    
    DSP48E2_X12Y54       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.015     6.690    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 1.531ns (23.836%)  route 4.892ns (76.164%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 6.710 - 6.667 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.029     0.029    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/clk
    SLICE_X92Y235        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y235        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/Q
                         net (fo=91, routed)          4.892     5.002    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/B[5]
    DSP48E2_X12Y54       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     5.153 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     5.153    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y54       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     5.226 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     5.226    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y54       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[14])
                                                      0.609     5.835 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     5.835    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER.V<14>
    DSP48E2_X12Y54       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     5.881 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     5.881    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA.V_DATA<14>
    DSP48E2_X12Y54       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     6.452 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     6.452    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU.ALU_OUT<14>
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=7176, unset)         0.043     6.710    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/CLK
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     6.710    
                         clock uncertainty           -0.035     6.675    
    DSP48E2_X12Y54       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.015     6.690    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 1.531ns (23.836%)  route 4.892ns (76.164%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 6.710 - 6.667 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.029     0.029    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/clk
    SLICE_X92Y235        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y235        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/Q
                         net (fo=91, routed)          4.892     5.002    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/B[5]
    DSP48E2_X12Y54       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     5.153 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     5.153    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y54       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     5.226 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     5.226    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y54       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[15])
                                                      0.609     5.835 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     5.835    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER.V<15>
    DSP48E2_X12Y54       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     5.881 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     5.881    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA.V_DATA<15>
    DSP48E2_X12Y54       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     6.452 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     6.452    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU.ALU_OUT<15>
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=7176, unset)         0.043     6.710    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/CLK
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     6.710    
                         clock uncertainty           -0.035     6.675    
    DSP48E2_X12Y54       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.015     6.690    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 1.531ns (23.836%)  route 4.892ns (76.164%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 6.710 - 6.667 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.029     0.029    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/clk
    SLICE_X92Y235        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y235        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/Q
                         net (fo=91, routed)          4.892     5.002    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/B[5]
    DSP48E2_X12Y54       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     5.153 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     5.153    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y54       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     5.226 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     5.226    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y54       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[16])
                                                      0.609     5.835 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER_INST/V[16]
                         net (fo=1, routed)           0.000     5.835    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER.V<16>
    DSP48E2_X12Y54       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[16]_V_DATA[16])
                                                      0.046     5.881 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA_INST/V_DATA[16]
                         net (fo=1, routed)           0.000     5.881    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA.V_DATA<16>
    DSP48E2_X12Y54       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[16]_ALU_OUT[16])
                                                      0.571     6.452 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     6.452    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU.ALU_OUT<16>
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=7176, unset)         0.043     6.710    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/CLK
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     6.710    
                         clock uncertainty           -0.035     6.675    
    DSP48E2_X12Y54       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.015     6.690    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 1.531ns (23.836%)  route 4.892ns (76.164%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 6.710 - 6.667 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.029     0.029    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/clk
    SLICE_X92Y235        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y235        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/Q
                         net (fo=91, routed)          4.892     5.002    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/B[5]
    DSP48E2_X12Y54       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     5.153 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     5.153    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y54       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     5.226 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     5.226    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y54       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[17])
                                                      0.609     5.835 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000     5.835    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER.V<17>
    DSP48E2_X12Y54       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.046     5.881 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000     5.881    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA.V_DATA<17>
    DSP48E2_X12Y54       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.571     6.452 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     6.452    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU.ALU_OUT<17>
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=7176, unset)         0.043     6.710    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/CLK
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     6.710    
                         clock uncertainty           -0.035     6.675    
    DSP48E2_X12Y54       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.015     6.690    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 1.531ns (23.836%)  route 4.892ns (76.164%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 6.710 - 6.667 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.029     0.029    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/clk
    SLICE_X92Y235        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y235        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/Q
                         net (fo=91, routed)          4.892     5.002    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/B[5]
    DSP48E2_X12Y54       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     5.153 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     5.153    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y54       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     5.226 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     5.226    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y54       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[18])
                                                      0.609     5.835 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER_INST/V[18]
                         net (fo=1, routed)           0.000     5.835    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER.V<18>
    DSP48E2_X12Y54       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[18]_V_DATA[18])
                                                      0.046     5.881 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA_INST/V_DATA[18]
                         net (fo=1, routed)           0.000     5.881    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA.V_DATA<18>
    DSP48E2_X12Y54       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[18]_ALU_OUT[18])
                                                      0.571     6.452 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     6.452    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU.ALU_OUT<18>
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=7176, unset)         0.043     6.710    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/CLK
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     6.710    
                         clock uncertainty           -0.035     6.675    
    DSP48E2_X12Y54       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.015     6.690    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MWCLK rise@6.667ns - MWCLK rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 1.531ns (23.836%)  route 4.892ns (76.164%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 6.710 - 6.667 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.029     0.029    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/clk
    SLICE_X92Y235        FDCE                                         r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y235        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.110 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/X_1_reg[5]/Q
                         net (fo=91, routed)          4.892     5.002    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/B[5]
    DSP48E2_X12Y54       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     5.153 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     5.153    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y54       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     5.226 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     5.226    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y54       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[19])
                                                      0.609     5.835 f  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     5.835    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_MULTIPLIER.V<19>
    DSP48E2_X12Y54       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     5.881 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     5.881    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_M_DATA.V_DATA<19>
    DSP48E2_X12Y54       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     6.452 r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     6.452    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_ALU.ALU_OUT<19>
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      6.667     6.667 r  
                                                      0.000     6.667 r  clk (IN)
                         net (fo=7176, unset)         0.043     6.710    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/CLK
    DSP48E2_X12Y54       DSP_OUTPUT                                   r  u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     6.710    
                         clock uncertainty           -0.035     6.675    
    DSP48E2_X12Y54       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                      0.015     6.690    u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[5]/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  0.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[126].u_Accumulator/Delay3_out1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[126].u_Accumulator/Delay3_out1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.012     0.012    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[126].u_Accumulator/clk
    SLICE_X102Y224       FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[126].u_Accumulator/Delay3_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y224       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[126].u_Accumulator/Delay3_out1_reg[3]/Q
                         net (fo=5, routed)           0.025     0.076    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[126].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[3]
    SLICE_X102Y224       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.090 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[126].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[3]_i_1__125/O
                         net (fo=1, routed)           0.016     0.106    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[126].u_Accumulator/u_Block_RAM_n_20
    SLICE_X102Y224       FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[126].u_Accumulator/Delay3_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.018     0.018    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[126].u_Accumulator/clk
    SLICE_X102Y224       FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[126].u_Accumulator/Delay3_out1_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X102Y224       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[126].u_Accumulator/Delay3_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[128].u_Accumulator/Delay3_out1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[128].u_Accumulator/Delay3_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.012     0.012    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[128].u_Accumulator/clk
    SLICE_X98Y201        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[128].u_Accumulator/Delay3_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y201        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[128].u_Accumulator/Delay3_out1_reg[7]/Q
                         net (fo=4, routed)           0.025     0.076    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[128].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[7]
    SLICE_X98Y201        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.090 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[128].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[7]_i_1__127/O
                         net (fo=1, routed)           0.016     0.106    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[128].u_Accumulator/u_Block_RAM_n_24
    SLICE_X98Y201        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[128].u_Accumulator/Delay3_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.018     0.018    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[128].u_Accumulator/clk
    SLICE_X98Y201        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[128].u_Accumulator/Delay3_out1_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X98Y201        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[128].u_Accumulator/Delay3_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[138].u_Accumulator/Delay3_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[138].u_Accumulator/Delay3_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.012     0.012    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[138].u_Accumulator/clk
    SLICE_X98Y185        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[138].u_Accumulator/Delay3_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y185        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[138].u_Accumulator/Delay3_out1_reg[4]/Q
                         net (fo=4, routed)           0.025     0.076    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[138].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[4]
    SLICE_X98Y185        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.090 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[138].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[4]_i_1__137/O
                         net (fo=1, routed)           0.016     0.106    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[138].u_Accumulator/u_Block_RAM_n_21
    SLICE_X98Y185        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[138].u_Accumulator/Delay3_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.018     0.018    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[138].u_Accumulator/clk
    SLICE_X98Y185        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[138].u_Accumulator/Delay3_out1_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X98Y185        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[138].u_Accumulator/Delay3_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[162].u_Accumulator/Delay3_out1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[162].u_Accumulator/Delay3_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.012     0.012    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[162].u_Accumulator/clk
    SLICE_X98Y115        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[162].u_Accumulator/Delay3_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y115        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[162].u_Accumulator/Delay3_out1_reg[7]/Q
                         net (fo=4, routed)           0.025     0.076    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[162].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[7]
    SLICE_X98Y115        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.090 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[162].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[7]_i_1__161/O
                         net (fo=1, routed)           0.016     0.106    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[162].u_Accumulator/u_Block_RAM_n_24
    SLICE_X98Y115        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[162].u_Accumulator/Delay3_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.018     0.018    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[162].u_Accumulator/clk
    SLICE_X98Y115        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[162].u_Accumulator/Delay3_out1_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X98Y115        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[162].u_Accumulator/Delay3_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay3_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay3_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.012     0.012    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/clk
    SLICE_X98Y151        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay3_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y151        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay3_out1_reg[4]/Q
                         net (fo=4, routed)           0.025     0.076    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[4]
    SLICE_X98Y151        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.090 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[4]_i_1__177/O
                         net (fo=1, routed)           0.016     0.106    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/u_Block_RAM_n_21
    SLICE_X98Y151        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay3_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.018     0.018    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/clk
    SLICE_X98Y151        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay3_out1_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X98Y151        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[178].u_Accumulator/Delay3_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/Delay3_out1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/Delay3_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.012     0.012    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/clk
    SLICE_X102Y105       FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/Delay3_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y105       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/Delay3_out1_reg[7]/Q
                         net (fo=4, routed)           0.025     0.076    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[7]
    SLICE_X102Y105       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.090 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[7]_i_1__16/O
                         net (fo=1, routed)           0.016     0.106    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/u_Block_RAM_n_24
    SLICE_X102Y105       FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/Delay3_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.018     0.018    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/clk
    SLICE_X102Y105       FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/Delay3_out1_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X102Y105       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[17].u_Accumulator/Delay3_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/Delay3_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/Delay3_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.012     0.012    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/clk
    SLICE_X69Y179        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/Delay3_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/Delay3_out1_reg[4]/Q
                         net (fo=4, routed)           0.025     0.076    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[4]
    SLICE_X69Y179        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.090 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[4]_i_1__42/O
                         net (fo=1, routed)           0.016     0.106    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/u_Block_RAM_n_21
    SLICE_X69Y179        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/Delay3_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.018     0.018    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/clk
    SLICE_X69Y179        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/Delay3_out1_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X69Y179        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[43].u_Accumulator/Delay3_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[50].u_Accumulator/Delay3_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[50].u_Accumulator/Delay3_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.012     0.012    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[50].u_Accumulator/clk
    SLICE_X97Y208        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[50].u_Accumulator/Delay3_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y208        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[50].u_Accumulator/Delay3_out1_reg[4]/Q
                         net (fo=4, routed)           0.025     0.076    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[50].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[4]
    SLICE_X97Y208        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.090 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[50].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[4]_i_1__49/O
                         net (fo=1, routed)           0.016     0.106    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[50].u_Accumulator/u_Block_RAM_n_21
    SLICE_X97Y208        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[50].u_Accumulator/Delay3_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.018     0.018    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[50].u_Accumulator/clk
    SLICE_X97Y208        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[50].u_Accumulator/Delay3_out1_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X97Y208        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[50].u_Accumulator/Delay3_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[54].u_Accumulator/Delay3_out1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[54].u_Accumulator/Delay3_out1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.012     0.012    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[54].u_Accumulator/clk
    SLICE_X102Y217       FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[54].u_Accumulator/Delay3_out1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y217       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[54].u_Accumulator/Delay3_out1_reg[7]/Q
                         net (fo=4, routed)           0.025     0.076    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[54].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[7]
    SLICE_X102Y217       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.090 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[54].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[7]_i_1__53/O
                         net (fo=1, routed)           0.016     0.106    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[54].u_Accumulator/u_Block_RAM_n_24
    SLICE_X102Y217       FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[54].u_Accumulator/Delay3_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.018     0.018    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[54].u_Accumulator/clk
    SLICE_X102Y217       FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[54].u_Accumulator/Delay3_out1_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X102Y217       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[54].u_Accumulator/Delay3_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay3_out1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay3_out1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.012     0.012    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/clk
    SLICE_X52Y138        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay3_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y138        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay3_out1_reg[3]/Q
                         net (fo=5, routed)           0.025     0.076    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1_reg[3]
    SLICE_X52Y138        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.090 r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/Delay3_out1[3]_i_1__8/O
                         net (fo=1, routed)           0.016     0.106    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/u_Block_RAM_n_20
    SLICE_X52Y138        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay3_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7176, unset)         0.018     0.018    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/clk
    SLICE_X52Y138        FDCE                                         r  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay3_out1_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X52Y138        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[9].u_Accumulator/Delay3_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X1Y74   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X2Y76   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X2Y77   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X1Y59   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X3Y80   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X1Y104  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X2Y81   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[49].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X1Y103  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X3Y59   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[4].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB18_X1Y101  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X1Y74   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X1Y74   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X2Y76   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X2Y76   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X3Y80   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X3Y80   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[48].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X1Y104  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X1Y104  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X1Y100  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[103].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X1Y100  u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[103].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.792      RAMB18_X1Y74   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.792      RAMB18_X1Y74   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.333       2.792      RAMB18_X1Y74   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.333       2.792      RAMB18_X1Y74   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.792      RAMB18_X2Y76   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.792      RAMB18_X2Y76   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.333       2.792      RAMB18_X2Y76   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.333       2.792      RAMB18_X2Y76   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.792      RAMB18_X2Y77   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.792      RAMB18_X2Y77   u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0/CLKARDCLK



