#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 18 18:27:47 2022
# Process ID: 10622
# Current directory: /home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware
# Command line: vivado
# Log file: /home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/vivado.log
# Journal file: /home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/vivado.jou
# Running On: chris-IdeaPad-5-Pro-14ACN6, OS: Linux, CPU Frequency: 1600.000 MHz, CPU Physical cores: 12, Host memory: 14507 MB
#-----------------------------------------------------------
start_gui
create_project ila_vio_lab . -part xc7z020clg400-1
set_property board_part digilentinc.com:zybo-z7-20:part0:1.0 [current_project]
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Output_Width {32} CONFIG.CE {true}] [get_bd_cells c_counter_binary_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property location {1 97 -466} [get_bd_cells ila_0]
set_property -dict [list CONFIG.C_PROBE0_WIDTH {32} CONFIG.C_NUM_OF_PROBES {1} CONFIG.C_ENABLE_ILA_AXI_MON {false} CONFIG.C_MONITOR_TYPE {Native}] [get_bd_cells ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property location {1 133 -344} [get_bd_cells vio_0]
set_property -dict [list CONFIG.C_PROBE_IN0_WIDTH {32}] [get_bd_cells vio_0]
connect_bd_net [get_bd_pins c_counter_binary_0/CLK] [get_bd_pins ila_0/clk]
connect_bd_net [get_bd_pins vio_0/clk] [get_bd_pins c_counter_binary_0/CLK]
regenerate_bd_layout
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins ila_0/probe0]
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins vio_0/probe_in0]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins c_counter_binary_0/CLK]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
endgroup
regenerate_bd_layout
regenerate_bd_layout
undo
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins c_counter_binary_0/CE]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_TO {23} CONFIG.DIN_FROM {26} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins c_counter_binary_0/Q]
startgroup
make_bd_pins_external  [get_bd_pins xlslice_0/Dout]
endgroup
set_property name LED [get_bd_ports Dout_0]
save_bd_design
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files /home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/ila_vio_lab.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/ila_vio_lab.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports {LED[0]} M14
place_ports {LED[1]} M15
place_ports {LED[2]} G14
place_ports {LED[3]} D18
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED[0]}]]
place_ports reset_rtl K18
set_property IOSTANDARD LVCMOS33 [get_ports [list reset_rtl]]
file mkdir /home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/ila_vio_lab.srcs/constrs_1/new
close [ open /home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/ila_vio_lab.srcs/constrs_1/new/lab9_const.xdc w ]
add_files -fileset constrs_1 /home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/ila_vio_lab.srcs/constrs_1/new/lab9_const.xdc
set_property target_constrs_file /home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/ila_vio_lab.srcs/constrs_1/new/lab9_const.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/ila_vio_lab.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/ila_vio_lab.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/ila_vio_lab.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {/home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/ila_vio_lab.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/ila_vio_lab.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/ila_vio_lab.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
endgroup
set_property INPUT_VALUE_RADIX BINARY [get_hw_probes design_1_i/c_counter_binary_0_Q -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
endgroup
save_wave_config {/home/chris/sp22-e520-lab-assignment9-hw-ychen0223/hardware/ila_vio_lab.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
