
GccBoardProject1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000535c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000068  20000000  0000535c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000002e0  20000068  000053c4  00020068  2**2
                  ALLOC
  3 .stack        00002000  20000348  000056a4  00020068  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003b1a5  00000000  00000000  000200e9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005d40  00000000  00000000  0005b28e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000786f  00000000  00000000  00060fce  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000007f0  00000000  00000000  0006883d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000830  00000000  00000000  0006902d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001f737  00000000  00000000  0006985d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00015144  00000000  00000000  00088f94  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008ff5d  00000000  00000000  0009e0d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000016e0  00000000  00000000  0012e038  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	48 23 00 20 b9 2b 00 00 b5 2b 00 00 b5 2b 00 00     H#. .+...+...+..
	...
      2c:	b5 2b 00 00 00 00 00 00 00 00 00 00 b5 2b 00 00     .+...........+..
      3c:	b5 2b 00 00 b5 2b 00 00 b5 2b 00 00 b5 2b 00 00     .+...+...+...+..
      4c:	b5 2b 00 00 b5 2b 00 00 b5 2b 00 00 b5 2b 00 00     .+...+...+...+..
      5c:	b5 2b 00 00 b5 2b 00 00 a5 1f 00 00 b5 1f 00 00     .+...+..........
      6c:	c5 1f 00 00 d5 1f 00 00 e5 1f 00 00 f5 1f 00 00     ................
      7c:	b5 2b 00 00 b5 2b 00 00 b5 2b 00 00 e9 28 00 00     .+...+...+...(..
      8c:	f9 28 00 00 09 29 00 00 19 29 00 00 29 29 00 00     .(...)...)..))..
      9c:	b5 2b 00 00 b5 2b 00 00 b5 2b 00 00 b5 2b 00 00     .+...+...+...+..
      ac:	b5 2b 00 00 00 00 00 00                             .+......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000068 	.word	0x20000068
      d4:	00000000 	.word	0x00000000
      d8:	0000535c 	.word	0x0000535c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	2000006c 	.word	0x2000006c
     108:	0000535c 	.word	0x0000535c
     10c:	0000535c 	.word	0x0000535c
     110:	00000000 	.word	0x00000000

00000114 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     114:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     116:	2207      	movs	r2, #7
     118:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     11a:	421a      	tst	r2, r3
     11c:	d1fc      	bne.n	118 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     11e:	4770      	bx	lr

00000120 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     120:	b5f0      	push	{r4, r5, r6, r7, lr}
     122:	46d6      	mov	lr, sl
     124:	464f      	mov	r7, r9
     126:	4646      	mov	r6, r8
     128:	b5c0      	push	{r6, r7, lr}
     12a:	b08a      	sub	sp, #40	; 0x28
     12c:	0006      	movs	r6, r0
     12e:	000f      	movs	r7, r1
     130:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     132:	6031      	str	r1, [r6, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     134:	0008      	movs	r0, r1
     136:	4b97      	ldr	r3, [pc, #604]	; (394 <i2c_master_init+0x274>)
     138:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     13a:	4a97      	ldr	r2, [pc, #604]	; (398 <i2c_master_init+0x278>)
     13c:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     13e:	1c85      	adds	r5, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     140:	2301      	movs	r3, #1
     142:	40ab      	lsls	r3, r5
     144:	430b      	orrs	r3, r1
     146:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     148:	a909      	add	r1, sp, #36	; 0x24
     14a:	7b23      	ldrb	r3, [r4, #12]
     14c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     14e:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     150:	b2c5      	uxtb	r5, r0
     152:	0028      	movs	r0, r5
     154:	4b91      	ldr	r3, [pc, #580]	; (39c <i2c_master_init+0x27c>)
     156:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     158:	0028      	movs	r0, r5
     15a:	4b91      	ldr	r3, [pc, #580]	; (3a0 <i2c_master_init+0x280>)
     15c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     15e:	7b20      	ldrb	r0, [r4, #12]
     160:	2100      	movs	r1, #0
     162:	4b90      	ldr	r3, [pc, #576]	; (3a4 <i2c_master_init+0x284>)
     164:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     166:	683b      	ldr	r3, [r7, #0]
		return STATUS_ERR_DENIED;
     168:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     16a:	079b      	lsls	r3, r3, #30
     16c:	d505      	bpl.n	17a <i2c_master_init+0x5a>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     16e:	b00a      	add	sp, #40	; 0x28
     170:	bc1c      	pop	{r2, r3, r4}
     172:	4690      	mov	r8, r2
     174:	4699      	mov	r9, r3
     176:	46a2      	mov	sl, r4
     178:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     17a:	683b      	ldr	r3, [r7, #0]
		return STATUS_BUSY;
     17c:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     17e:	07db      	lsls	r3, r3, #31
     180:	d4f5      	bmi.n	16e <i2c_master_init+0x4e>
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     182:	2314      	movs	r3, #20
     184:	603b      	str	r3, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     186:	6833      	ldr	r3, [r6, #0]
     188:	4698      	mov	r8, r3
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     18a:	0018      	movs	r0, r3
     18c:	4b81      	ldr	r3, [pc, #516]	; (394 <i2c_master_init+0x274>)
     18e:	4798      	blx	r3
     190:	0005      	movs	r5, r0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     192:	2380      	movs	r3, #128	; 0x80
     194:	aa08      	add	r2, sp, #32
     196:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     198:	2300      	movs	r3, #0
     19a:	7053      	strb	r3, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     19c:	2201      	movs	r2, #1
     19e:	a908      	add	r1, sp, #32
     1a0:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     1a2:	70cb      	strb	r3, [r1, #3]
	uint32_t pad0 = config->pinmux_pad0;
     1a4:	69e0      	ldr	r0, [r4, #28]
	uint32_t pad1 = config->pinmux_pad1;
     1a6:	6a27      	ldr	r7, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     1a8:	2800      	cmp	r0, #0
     1aa:	d100      	bne.n	1ae <i2c_master_init+0x8e>
     1ac:	e0af      	b.n	30e <i2c_master_init+0x1ee>
	pin_conf.mux_position = pad0 & 0xFFFF;
     1ae:	ab08      	add	r3, sp, #32
     1b0:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     1b2:	2302      	movs	r3, #2
     1b4:	aa08      	add	r2, sp, #32
     1b6:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     1b8:	0c00      	lsrs	r0, r0, #16
     1ba:	b2c0      	uxtb	r0, r0
     1bc:	0011      	movs	r1, r2
     1be:	4b7a      	ldr	r3, [pc, #488]	; (3a8 <i2c_master_init+0x288>)
     1c0:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     1c2:	2f00      	cmp	r7, #0
     1c4:	d100      	bne.n	1c8 <i2c_master_init+0xa8>
     1c6:	e0a7      	b.n	318 <i2c_master_init+0x1f8>
	pin_conf.mux_position = pad1 & 0xFFFF;
     1c8:	ab08      	add	r3, sp, #32
     1ca:	701f      	strb	r7, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     1cc:	2302      	movs	r3, #2
     1ce:	aa08      	add	r2, sp, #32
     1d0:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     1d2:	0c3f      	lsrs	r7, r7, #16
     1d4:	b2f8      	uxtb	r0, r7
     1d6:	0011      	movs	r1, r2
     1d8:	4b73      	ldr	r3, [pc, #460]	; (3a8 <i2c_master_init+0x288>)
     1da:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     1dc:	8aa3      	ldrh	r3, [r4, #20]
     1de:	80f3      	strh	r3, [r6, #6]
	module->buffer_timeout = config->buffer_timeout;
     1e0:	8ae3      	ldrh	r3, [r4, #22]
     1e2:	8133      	strh	r3, [r6, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     1e4:	7e23      	ldrb	r3, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     1e6:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     1e8:	2b00      	cmp	r3, #0
     1ea:	d104      	bne.n	1f6 <i2c_master_init+0xd6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     1ec:	4b6f      	ldr	r3, [pc, #444]	; (3ac <i2c_master_init+0x28c>)
     1ee:	789b      	ldrb	r3, [r3, #2]
     1f0:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     1f2:	0fdb      	lsrs	r3, r3, #31
     1f4:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     1f6:	68a1      	ldr	r1, [r4, #8]
     1f8:	6923      	ldr	r3, [r4, #16]
     1fa:	430b      	orrs	r3, r1
     1fc:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     1fe:	2224      	movs	r2, #36	; 0x24
     200:	5ca2      	ldrb	r2, [r4, r2]
     202:	2a00      	cmp	r2, #0
     204:	d002      	beq.n	20c <i2c_master_init+0xec>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     206:	2280      	movs	r2, #128	; 0x80
     208:	05d2      	lsls	r2, r2, #23
     20a:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     20c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     20e:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     210:	222c      	movs	r2, #44	; 0x2c
     212:	5ca2      	ldrb	r2, [r4, r2]
     214:	2a00      	cmp	r2, #0
     216:	d103      	bne.n	220 <i2c_master_init+0x100>
     218:	2280      	movs	r2, #128	; 0x80
     21a:	0492      	lsls	r2, r2, #18
     21c:	4291      	cmp	r1, r2
     21e:	d102      	bne.n	226 <i2c_master_init+0x106>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     220:	2280      	movs	r2, #128	; 0x80
     222:	0512      	lsls	r2, r2, #20
     224:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     226:	222d      	movs	r2, #45	; 0x2d
     228:	5ca2      	ldrb	r2, [r4, r2]
     22a:	2a00      	cmp	r2, #0
     22c:	d002      	beq.n	234 <i2c_master_init+0x114>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     22e:	2280      	movs	r2, #128	; 0x80
     230:	0412      	lsls	r2, r2, #16
     232:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     234:	222e      	movs	r2, #46	; 0x2e
     236:	5ca2      	ldrb	r2, [r4, r2]
     238:	2a00      	cmp	r2, #0
     23a:	d002      	beq.n	242 <i2c_master_init+0x122>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     23c:	2280      	movs	r2, #128	; 0x80
     23e:	03d2      	lsls	r2, r2, #15
     240:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     242:	4642      	mov	r2, r8
     244:	6812      	ldr	r2, [r2, #0]
     246:	4313      	orrs	r3, r2
     248:	4642      	mov	r2, r8
     24a:	6013      	str	r3, [r2, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     24c:	2380      	movs	r3, #128	; 0x80
     24e:	005b      	lsls	r3, r3, #1
     250:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     252:	0028      	movs	r0, r5
     254:	3014      	adds	r0, #20
     256:	b2c0      	uxtb	r0, r0
     258:	4b55      	ldr	r3, [pc, #340]	; (3b0 <i2c_master_init+0x290>)
     25a:	4798      	blx	r3
     25c:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     25e:	23fa      	movs	r3, #250	; 0xfa
     260:	009b      	lsls	r3, r3, #2
     262:	6822      	ldr	r2, [r4, #0]
     264:	435a      	muls	r2, r3
     266:	4691      	mov	r9, r2
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     268:	6863      	ldr	r3, [r4, #4]
     26a:	469a      	mov	sl, r3
	tmp_baud = (int32_t)(div_ceil(
     26c:	4d51      	ldr	r5, [pc, #324]	; (3b4 <i2c_master_init+0x294>)
     26e:	47a8      	blx	r5
     270:	9000      	str	r0, [sp, #0]
     272:	9101      	str	r1, [sp, #4]
     274:	464b      	mov	r3, r9
     276:	0058      	lsls	r0, r3, #1
     278:	47a8      	blx	r5
     27a:	9002      	str	r0, [sp, #8]
     27c:	9103      	str	r1, [sp, #12]
     27e:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     280:	47a8      	blx	r5
     282:	9004      	str	r0, [sp, #16]
     284:	9105      	str	r1, [sp, #20]
     286:	4f4c      	ldr	r7, [pc, #304]	; (3b8 <i2c_master_init+0x298>)
     288:	4a4c      	ldr	r2, [pc, #304]	; (3bc <i2c_master_init+0x29c>)
     28a:	4b4d      	ldr	r3, [pc, #308]	; (3c0 <i2c_master_init+0x2a0>)
     28c:	9800      	ldr	r0, [sp, #0]
     28e:	9901      	ldr	r1, [sp, #4]
     290:	47b8      	blx	r7
     292:	0002      	movs	r2, r0
     294:	000b      	movs	r3, r1
     296:	9804      	ldr	r0, [sp, #16]
     298:	9905      	ldr	r1, [sp, #20]
     29a:	47b8      	blx	r7
     29c:	4e49      	ldr	r6, [pc, #292]	; (3c4 <i2c_master_init+0x2a4>)
     29e:	2200      	movs	r2, #0
     2a0:	4b49      	ldr	r3, [pc, #292]	; (3c8 <i2c_master_init+0x2a8>)
     2a2:	47b0      	blx	r6
     2a4:	9004      	str	r0, [sp, #16]
     2a6:	9105      	str	r1, [sp, #20]
     2a8:	4648      	mov	r0, r9
     2aa:	47a8      	blx	r5
     2ac:	0002      	movs	r2, r0
     2ae:	000b      	movs	r3, r1
     2b0:	9804      	ldr	r0, [sp, #16]
     2b2:	9905      	ldr	r1, [sp, #20]
     2b4:	47b8      	blx	r7
     2b6:	0002      	movs	r2, r0
     2b8:	000b      	movs	r3, r1
     2ba:	4d44      	ldr	r5, [pc, #272]	; (3cc <i2c_master_init+0x2ac>)
     2bc:	9800      	ldr	r0, [sp, #0]
     2be:	9901      	ldr	r1, [sp, #4]
     2c0:	47a8      	blx	r5
     2c2:	9a02      	ldr	r2, [sp, #8]
     2c4:	9b03      	ldr	r3, [sp, #12]
     2c6:	47b0      	blx	r6
     2c8:	2200      	movs	r2, #0
     2ca:	4b41      	ldr	r3, [pc, #260]	; (3d0 <i2c_master_init+0x2b0>)
     2cc:	47a8      	blx	r5
     2ce:	9a02      	ldr	r2, [sp, #8]
     2d0:	9b03      	ldr	r3, [sp, #12]
     2d2:	4d40      	ldr	r5, [pc, #256]	; (3d4 <i2c_master_init+0x2b4>)
     2d4:	47a8      	blx	r5
     2d6:	4b40      	ldr	r3, [pc, #256]	; (3d8 <i2c_master_init+0x2b8>)
     2d8:	4798      	blx	r3
     2da:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     2dc:	2380      	movs	r3, #128	; 0x80
     2de:	049b      	lsls	r3, r3, #18
     2e0:	68a2      	ldr	r2, [r4, #8]
     2e2:	429a      	cmp	r2, r3
     2e4:	d01e      	beq.n	324 <i2c_master_init+0x204>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     2e6:	0003      	movs	r3, r0
     2e8:	2040      	movs	r0, #64	; 0x40
     2ea:	2dff      	cmp	r5, #255	; 0xff
     2ec:	d900      	bls.n	2f0 <i2c_master_init+0x1d0>
     2ee:	e73e      	b.n	16e <i2c_master_init+0x4e>
	int32_t tmp_baudlow_hs = 0;
     2f0:	2400      	movs	r4, #0
	int32_t tmp_baud_hs = 0;
     2f2:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     2f4:	25ff      	movs	r5, #255	; 0xff
     2f6:	401d      	ands	r5, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     2f8:	0624      	lsls	r4, r4, #24
     2fa:	4325      	orrs	r5, r4
     2fc:	0400      	lsls	r0, r0, #16
     2fe:	23ff      	movs	r3, #255	; 0xff
     300:	041b      	lsls	r3, r3, #16
     302:	4018      	ands	r0, r3
     304:	4305      	orrs	r5, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     306:	4643      	mov	r3, r8
     308:	60dd      	str	r5, [r3, #12]
	enum status_code tmp_status_code = STATUS_OK;
     30a:	2000      	movs	r0, #0
     30c:	e72f      	b.n	16e <i2c_master_init+0x4e>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     30e:	2100      	movs	r1, #0
     310:	4640      	mov	r0, r8
     312:	4b32      	ldr	r3, [pc, #200]	; (3dc <i2c_master_init+0x2bc>)
     314:	4798      	blx	r3
     316:	e74a      	b.n	1ae <i2c_master_init+0x8e>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     318:	2101      	movs	r1, #1
     31a:	4640      	mov	r0, r8
     31c:	4b2f      	ldr	r3, [pc, #188]	; (3dc <i2c_master_init+0x2bc>)
     31e:	4798      	blx	r3
     320:	0007      	movs	r7, r0
     322:	e751      	b.n	1c8 <i2c_master_init+0xa8>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     324:	26fa      	movs	r6, #250	; 0xfa
     326:	00b6      	lsls	r6, r6, #2
     328:	4653      	mov	r3, sl
     32a:	435e      	muls	r6, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     32c:	9800      	ldr	r0, [sp, #0]
     32e:	9901      	ldr	r1, [sp, #4]
     330:	0002      	movs	r2, r0
     332:	000b      	movs	r3, r1
     334:	4c23      	ldr	r4, [pc, #140]	; (3c4 <i2c_master_init+0x2a4>)
     336:	47a0      	blx	r4
     338:	9000      	str	r0, [sp, #0]
     33a:	9101      	str	r1, [sp, #4]
     33c:	0030      	movs	r0, r6
     33e:	4b1d      	ldr	r3, [pc, #116]	; (3b4 <i2c_master_init+0x294>)
     340:	4798      	blx	r3
     342:	2200      	movs	r2, #0
     344:	4b26      	ldr	r3, [pc, #152]	; (3e0 <i2c_master_init+0x2c0>)
     346:	47b8      	blx	r7
     348:	0002      	movs	r2, r0
     34a:	000b      	movs	r3, r1
     34c:	9800      	ldr	r0, [sp, #0]
     34e:	9901      	ldr	r1, [sp, #4]
     350:	4c20      	ldr	r4, [pc, #128]	; (3d4 <i2c_master_init+0x2b4>)
     352:	47a0      	blx	r4
     354:	2200      	movs	r2, #0
     356:	4b1e      	ldr	r3, [pc, #120]	; (3d0 <i2c_master_init+0x2b0>)
     358:	4c1c      	ldr	r4, [pc, #112]	; (3cc <i2c_master_init+0x2ac>)
     35a:	47a0      	blx	r4
     35c:	4b1e      	ldr	r3, [pc, #120]	; (3d8 <i2c_master_init+0x2b8>)
     35e:	4798      	blx	r3
     360:	1e04      	subs	r4, r0, #0
		if (tmp_baudlow_hs) {
     362:	d00c      	beq.n	37e <i2c_master_init+0x25e>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     364:	0031      	movs	r1, r6
     366:	9807      	ldr	r0, [sp, #28]
     368:	4b1e      	ldr	r3, [pc, #120]	; (3e4 <i2c_master_init+0x2c4>)
     36a:	4798      	blx	r3
     36c:	3802      	subs	r0, #2
     36e:	1b00      	subs	r0, r0, r4
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     370:	002b      	movs	r3, r5
     372:	2dff      	cmp	r5, #255	; 0xff
     374:	d80c      	bhi.n	390 <i2c_master_init+0x270>
     376:	28ff      	cmp	r0, #255	; 0xff
     378:	d9bc      	bls.n	2f4 <i2c_master_init+0x1d4>
     37a:	2040      	movs	r0, #64	; 0x40
     37c:	e6f7      	b.n	16e <i2c_master_init+0x4e>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     37e:	0071      	lsls	r1, r6, #1
     380:	1e48      	subs	r0, r1, #1
     382:	9b07      	ldr	r3, [sp, #28]
     384:	469c      	mov	ip, r3
     386:	4460      	add	r0, ip
     388:	4b16      	ldr	r3, [pc, #88]	; (3e4 <i2c_master_init+0x2c4>)
     38a:	4798      	blx	r3
     38c:	3801      	subs	r0, #1
     38e:	e7ef      	b.n	370 <i2c_master_init+0x250>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     390:	2040      	movs	r0, #64	; 0x40
     392:	e6ec      	b.n	16e <i2c_master_init+0x4e>
     394:	00001941 	.word	0x00001941
     398:	40000400 	.word	0x40000400
     39c:	000026f9 	.word	0x000026f9
     3a0:	0000266d 	.word	0x0000266d
     3a4:	0000177d 	.word	0x0000177d
     3a8:	000027f1 	.word	0x000027f1
     3ac:	41002000 	.word	0x41002000
     3b0:	00002715 	.word	0x00002715
     3b4:	000048a1 	.word	0x000048a1
     3b8:	00003d0d 	.word	0x00003d0d
     3bc:	e826d695 	.word	0xe826d695
     3c0:	3e112e0b 	.word	0x3e112e0b
     3c4:	00003085 	.word	0x00003085
     3c8:	40240000 	.word	0x40240000
     3cc:	0000420d 	.word	0x0000420d
     3d0:	3ff00000 	.word	0x3ff00000
     3d4:	000036a5 	.word	0x000036a5
     3d8:	00004839 	.word	0x00004839
     3dc:	000017c9 	.word	0x000017c9
     3e0:	40080000 	.word	0x40080000
     3e4:	00002f19 	.word	0x00002f19

000003e8 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     3e8:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     3ea:	7e1a      	ldrb	r2, [r3, #24]
     3ec:	0792      	lsls	r2, r2, #30
     3ee:	d507      	bpl.n	400 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     3f0:	2202      	movs	r2, #2
     3f2:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     3f4:	8b5b      	ldrh	r3, [r3, #26]
     3f6:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     3f8:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     3fa:	17db      	asrs	r3, r3, #31
     3fc:	4018      	ands	r0, r3
}
     3fe:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     400:	8b5a      	ldrh	r2, [r3, #26]
     402:	0752      	lsls	r2, r2, #29
     404:	d506      	bpl.n	414 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     406:	6859      	ldr	r1, [r3, #4]
     408:	22c0      	movs	r2, #192	; 0xc0
     40a:	0292      	lsls	r2, r2, #10
     40c:	430a      	orrs	r2, r1
     40e:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     410:	2018      	movs	r0, #24
     412:	e7f4      	b.n	3fe <_i2c_master_address_response+0x16>
	return STATUS_OK;
     414:	2000      	movs	r0, #0
     416:	e7f2      	b.n	3fe <_i2c_master_address_response+0x16>

00000418 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     418:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     41a:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     41c:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     41e:	2401      	movs	r4, #1
     420:	2502      	movs	r5, #2
     422:	7e11      	ldrb	r1, [r2, #24]
     424:	4221      	tst	r1, r4
     426:	d10b      	bne.n	440 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     428:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     42a:	4229      	tst	r1, r5
     42c:	d106      	bne.n	43c <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     42e:	3301      	adds	r3, #1
     430:	b29b      	uxth	r3, r3
     432:	8901      	ldrh	r1, [r0, #8]
     434:	4299      	cmp	r1, r3
     436:	d8f4      	bhi.n	422 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     438:	2012      	movs	r0, #18
     43a:	e002      	b.n	442 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     43c:	2000      	movs	r0, #0
     43e:	e000      	b.n	442 <_i2c_master_wait_for_bus+0x2a>
     440:	2000      	movs	r0, #0
}
     442:	bd30      	pop	{r4, r5, pc}

00000444 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     444:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     446:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     448:	6862      	ldr	r2, [r4, #4]
     44a:	2380      	movs	r3, #128	; 0x80
     44c:	02db      	lsls	r3, r3, #11
     44e:	4313      	orrs	r3, r2
     450:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     452:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     454:	4b02      	ldr	r3, [pc, #8]	; (460 <_i2c_master_send_hs_master_code+0x1c>)
     456:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     458:	2301      	movs	r3, #1
     45a:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     45c:	bd10      	pop	{r4, pc}
     45e:	46c0      	nop			; (mov r8, r8)
     460:	00000419 	.word	0x00000419

00000464 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     464:	b5f0      	push	{r4, r5, r6, r7, lr}
     466:	46de      	mov	lr, fp
     468:	4657      	mov	r7, sl
     46a:	464e      	mov	r6, r9
     46c:	4645      	mov	r5, r8
     46e:	b5e0      	push	{r5, r6, r7, lr}
     470:	b083      	sub	sp, #12
     472:	0006      	movs	r6, r0
     474:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     476:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     478:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     47a:	682b      	ldr	r3, [r5, #0]
     47c:	011b      	lsls	r3, r3, #4
     47e:	0fdb      	lsrs	r3, r3, #31
     480:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     482:	7a4b      	ldrb	r3, [r1, #9]
     484:	2b00      	cmp	r3, #0
     486:	d12b      	bne.n	4e0 <_i2c_master_read_packet+0x7c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     488:	686b      	ldr	r3, [r5, #4]
     48a:	4a58      	ldr	r2, [pc, #352]	; (5ec <_i2c_master_read_packet+0x188>)
     48c:	4013      	ands	r3, r2
     48e:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     490:	464b      	mov	r3, r9
     492:	7a1b      	ldrb	r3, [r3, #8]
     494:	2b00      	cmp	r3, #0
     496:	d127      	bne.n	4e8 <_i2c_master_read_packet+0x84>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     498:	464b      	mov	r3, r9
     49a:	881b      	ldrh	r3, [r3, #0]
     49c:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     49e:	464a      	mov	r2, r9
     4a0:	7a52      	ldrb	r2, [r2, #9]
     4a2:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     4a4:	4313      	orrs	r3, r2
     4a6:	2201      	movs	r2, #1
     4a8:	4313      	orrs	r3, r2
     4aa:	626b      	str	r3, [r5, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     4ac:	0030      	movs	r0, r6
     4ae:	4b50      	ldr	r3, [pc, #320]	; (5f0 <_i2c_master_read_packet+0x18c>)
     4b0:	4798      	blx	r3
     4b2:	9001      	str	r0, [sp, #4]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
     4b4:	4653      	mov	r3, sl
     4b6:	2b00      	cmp	r3, #0
     4b8:	d003      	beq.n	4c2 <_i2c_master_read_packet+0x5e>
     4ba:	464b      	mov	r3, r9
     4bc:	885b      	ldrh	r3, [r3, #2]
     4be:	2b01      	cmp	r3, #1
     4c0:	d03b      	beq.n	53a <_i2c_master_read_packet+0xd6>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
     4c2:	686b      	ldr	r3, [r5, #4]
     4c4:	4a49      	ldr	r2, [pc, #292]	; (5ec <_i2c_master_read_packet+0x188>)
     4c6:	4013      	ands	r3, r2
     4c8:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     4ca:	9b01      	ldr	r3, [sp, #4]
     4cc:	2b00      	cmp	r3, #0
     4ce:	d03a      	beq.n	546 <_i2c_master_read_packet+0xe2>
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
     4d0:	9801      	ldr	r0, [sp, #4]
     4d2:	b003      	add	sp, #12
     4d4:	bc3c      	pop	{r2, r3, r4, r5}
     4d6:	4690      	mov	r8, r2
     4d8:	4699      	mov	r9, r3
     4da:	46a2      	mov	sl, r4
     4dc:	46ab      	mov	fp, r5
     4de:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     4e0:	7a89      	ldrb	r1, [r1, #10]
     4e2:	4b44      	ldr	r3, [pc, #272]	; (5f4 <_i2c_master_read_packet+0x190>)
     4e4:	4798      	blx	r3
     4e6:	e7cf      	b.n	488 <_i2c_master_read_packet+0x24>
		i2c_module->ADDR.reg = (packet->address << 1) |
     4e8:	464b      	mov	r3, r9
     4ea:	881b      	ldrh	r3, [r3, #0]
     4ec:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     4ee:	464a      	mov	r2, r9
     4f0:	7a52      	ldrb	r2, [r2, #9]
     4f2:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
     4f4:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     4f6:	2280      	movs	r2, #128	; 0x80
     4f8:	0212      	lsls	r2, r2, #8
     4fa:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
     4fc:	626b      	str	r3, [r5, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
     4fe:	0030      	movs	r0, r6
     500:	4b3b      	ldr	r3, [pc, #236]	; (5f0 <_i2c_master_read_packet+0x18c>)
     502:	4798      	blx	r3
     504:	9001      	str	r0, [sp, #4]
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     506:	686b      	ldr	r3, [r5, #4]
     508:	4a38      	ldr	r2, [pc, #224]	; (5ec <_i2c_master_read_packet+0x188>)
     50a:	4013      	ands	r3, r2
     50c:	606b      	str	r3, [r5, #4]
		if (tmp_status == STATUS_OK) {
     50e:	2800      	cmp	r0, #0
     510:	d1de      	bne.n	4d0 <_i2c_master_read_packet+0x6c>
			tmp_status = _i2c_master_address_response(module);
     512:	0030      	movs	r0, r6
     514:	4b38      	ldr	r3, [pc, #224]	; (5f8 <_i2c_master_read_packet+0x194>)
     516:	4798      	blx	r3
     518:	9001      	str	r0, [sp, #4]
		if (tmp_status == STATUS_OK) {
     51a:	2800      	cmp	r0, #0
     51c:	d1d8      	bne.n	4d0 <_i2c_master_read_packet+0x6c>
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     51e:	464b      	mov	r3, r9
     520:	881b      	ldrh	r3, [r3, #0]
     522:	0a1b      	lsrs	r3, r3, #8
     524:	2278      	movs	r2, #120	; 0x78
     526:	4313      	orrs	r3, r2
     528:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     52a:	464a      	mov	r2, r9
     52c:	7a52      	ldrb	r2, [r2, #9]
     52e:	0392      	lsls	r2, r2, #14
     530:	2101      	movs	r1, #1
     532:	430a      	orrs	r2, r1
     534:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     536:	626b      	str	r3, [r5, #36]	; 0x24
     538:	e7b8      	b.n	4ac <_i2c_master_read_packet+0x48>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     53a:	686a      	ldr	r2, [r5, #4]
     53c:	2380      	movs	r3, #128	; 0x80
     53e:	02db      	lsls	r3, r3, #11
     540:	4313      	orrs	r3, r2
     542:	606b      	str	r3, [r5, #4]
     544:	e7c1      	b.n	4ca <_i2c_master_read_packet+0x66>
		tmp_status = _i2c_master_address_response(module);
     546:	0030      	movs	r0, r6
     548:	4b2b      	ldr	r3, [pc, #172]	; (5f8 <_i2c_master_read_packet+0x194>)
     54a:	4798      	blx	r3
     54c:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     54e:	2800      	cmp	r0, #0
     550:	d1be      	bne.n	4d0 <_i2c_master_read_packet+0x6c>
     552:	3c01      	subs	r4, #1
     554:	b2a4      	uxth	r4, r4
     556:	4680      	mov	r8, r0
		while (tmp_data_length--) {
     558:	4b28      	ldr	r3, [pc, #160]	; (5fc <_i2c_master_read_packet+0x198>)
     55a:	469b      	mov	fp, r3
     55c:	e015      	b.n	58a <_i2c_master_read_packet+0x126>
					((sclsm_flag) && (tmp_data_length == 1)))) {
     55e:	2c01      	cmp	r4, #1
     560:	d020      	beq.n	5a4 <_i2c_master_read_packet+0x140>
				_i2c_master_wait_for_sync(module);
     562:	0030      	movs	r0, r6
     564:	4b26      	ldr	r3, [pc, #152]	; (600 <_i2c_master_read_packet+0x19c>)
     566:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
     568:	4643      	mov	r3, r8
     56a:	1c5f      	adds	r7, r3, #1
     56c:	b2bf      	uxth	r7, r7
     56e:	2328      	movs	r3, #40	; 0x28
     570:	5ceb      	ldrb	r3, [r5, r3]
     572:	464a      	mov	r2, r9
     574:	6852      	ldr	r2, [r2, #4]
     576:	4641      	mov	r1, r8
     578:	5453      	strb	r3, [r2, r1]
				tmp_status = _i2c_master_wait_for_bus(module);
     57a:	0030      	movs	r0, r6
     57c:	4b1c      	ldr	r3, [pc, #112]	; (5f0 <_i2c_master_read_packet+0x18c>)
     57e:	4798      	blx	r3
     580:	3c01      	subs	r4, #1
     582:	b2a4      	uxth	r4, r4
			if (tmp_status != STATUS_OK) {
     584:	2800      	cmp	r0, #0
     586:	d115      	bne.n	5b4 <_i2c_master_read_packet+0x150>
				packet->data[counter++] = i2c_module->DATA.reg;
     588:	46b8      	mov	r8, r7
		while (tmp_data_length--) {
     58a:	455c      	cmp	r4, fp
     58c:	d014      	beq.n	5b8 <_i2c_master_read_packet+0x154>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     58e:	8b6b      	ldrh	r3, [r5, #26]
     590:	069b      	lsls	r3, r3, #26
     592:	d527      	bpl.n	5e4 <_i2c_master_read_packet+0x180>
			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
     594:	7af3      	ldrb	r3, [r6, #11]
     596:	2b00      	cmp	r3, #0
     598:	d0e3      	beq.n	562 <_i2c_master_read_packet+0xfe>
     59a:	4653      	mov	r3, sl
     59c:	2b00      	cmp	r3, #0
     59e:	d1de      	bne.n	55e <_i2c_master_read_packet+0xfa>
     5a0:	2c00      	cmp	r4, #0
     5a2:	d1de      	bne.n	562 <_i2c_master_read_packet+0xfe>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     5a4:	686a      	ldr	r2, [r5, #4]
     5a6:	2380      	movs	r3, #128	; 0x80
     5a8:	02db      	lsls	r3, r3, #11
     5aa:	4313      	orrs	r3, r2
     5ac:	606b      	str	r3, [r5, #4]
     5ae:	3c01      	subs	r4, #1
     5b0:	b2a4      	uxth	r4, r4
     5b2:	e7ea      	b.n	58a <_i2c_master_read_packet+0x126>
				packet->data[counter++] = i2c_module->DATA.reg;
     5b4:	46b8      	mov	r8, r7
				tmp_status = _i2c_master_wait_for_bus(module);
     5b6:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     5b8:	7ab3      	ldrb	r3, [r6, #10]
     5ba:	2b00      	cmp	r3, #0
     5bc:	d109      	bne.n	5d2 <_i2c_master_read_packet+0x16e>
		_i2c_master_wait_for_sync(module);
     5be:	0030      	movs	r0, r6
     5c0:	4b0f      	ldr	r3, [pc, #60]	; (600 <_i2c_master_read_packet+0x19c>)
     5c2:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
     5c4:	2328      	movs	r3, #40	; 0x28
     5c6:	5cea      	ldrb	r2, [r5, r3]
     5c8:	464b      	mov	r3, r9
     5ca:	685b      	ldr	r3, [r3, #4]
     5cc:	4641      	mov	r1, r8
     5ce:	545a      	strb	r2, [r3, r1]
     5d0:	e77e      	b.n	4d0 <_i2c_master_read_packet+0x6c>
			_i2c_master_wait_for_sync(module);
     5d2:	0030      	movs	r0, r6
     5d4:	4b0a      	ldr	r3, [pc, #40]	; (600 <_i2c_master_read_packet+0x19c>)
     5d6:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     5d8:	686a      	ldr	r2, [r5, #4]
     5da:	23c0      	movs	r3, #192	; 0xc0
     5dc:	029b      	lsls	r3, r3, #10
     5de:	4313      	orrs	r3, r2
     5e0:	606b      	str	r3, [r5, #4]
     5e2:	e7ec      	b.n	5be <_i2c_master_read_packet+0x15a>
				return STATUS_ERR_PACKET_COLLISION;
     5e4:	2341      	movs	r3, #65	; 0x41
     5e6:	9301      	str	r3, [sp, #4]
     5e8:	e772      	b.n	4d0 <_i2c_master_read_packet+0x6c>
     5ea:	46c0      	nop			; (mov r8, r8)
     5ec:	fffbffff 	.word	0xfffbffff
     5f0:	00000419 	.word	0x00000419
     5f4:	00000445 	.word	0x00000445
     5f8:	000003e9 	.word	0x000003e9
     5fc:	0000ffff 	.word	0x0000ffff
     600:	00000115 	.word	0x00000115

00000604 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     604:	b5f0      	push	{r4, r5, r6, r7, lr}
     606:	46de      	mov	lr, fp
     608:	4657      	mov	r7, sl
     60a:	464e      	mov	r6, r9
     60c:	4645      	mov	r5, r8
     60e:	b5e0      	push	{r5, r6, r7, lr}
     610:	b083      	sub	sp, #12
     612:	0006      	movs	r6, r0
     614:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     616:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     618:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
     61a:	4b32      	ldr	r3, [pc, #200]	; (6e4 <_i2c_master_write_packet+0xe0>)
     61c:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     61e:	7a7b      	ldrb	r3, [r7, #9]
     620:	2b00      	cmp	r3, #0
     622:	d11d      	bne.n	660 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     624:	686b      	ldr	r3, [r5, #4]
     626:	4a30      	ldr	r2, [pc, #192]	; (6e8 <_i2c_master_write_packet+0xe4>)
     628:	4013      	ands	r3, r2
     62a:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     62c:	7a3b      	ldrb	r3, [r7, #8]
     62e:	2b00      	cmp	r3, #0
     630:	d01b      	beq.n	66a <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     632:	883b      	ldrh	r3, [r7, #0]
     634:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     636:	7a7a      	ldrb	r2, [r7, #9]
     638:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     63a:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     63c:	2280      	movs	r2, #128	; 0x80
     63e:	0212      	lsls	r2, r2, #8
     640:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     642:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     644:	0030      	movs	r0, r6
     646:	4b29      	ldr	r3, [pc, #164]	; (6ec <_i2c_master_write_packet+0xe8>)
     648:	4798      	blx	r3
     64a:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     64c:	2800      	cmp	r0, #0
     64e:	d013      	beq.n	678 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
     650:	9801      	ldr	r0, [sp, #4]
     652:	b003      	add	sp, #12
     654:	bc3c      	pop	{r2, r3, r4, r5}
     656:	4690      	mov	r8, r2
     658:	4699      	mov	r9, r3
     65a:	46a2      	mov	sl, r4
     65c:	46ab      	mov	fp, r5
     65e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     660:	7ab9      	ldrb	r1, [r7, #10]
     662:	0030      	movs	r0, r6
     664:	4b22      	ldr	r3, [pc, #136]	; (6f0 <_i2c_master_write_packet+0xec>)
     666:	4798      	blx	r3
     668:	e7dc      	b.n	624 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     66a:	883b      	ldrh	r3, [r7, #0]
     66c:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     66e:	7a7a      	ldrb	r2, [r7, #9]
     670:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     672:	4313      	orrs	r3, r2
     674:	626b      	str	r3, [r5, #36]	; 0x24
     676:	e7e5      	b.n	644 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
     678:	0030      	movs	r0, r6
     67a:	4b1e      	ldr	r3, [pc, #120]	; (6f4 <_i2c_master_write_packet+0xf0>)
     67c:	4798      	blx	r3
     67e:	1e03      	subs	r3, r0, #0
     680:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     682:	d1e5      	bne.n	650 <_i2c_master_write_packet+0x4c>
     684:	46a0      	mov	r8, r4
     686:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     688:	3320      	adds	r3, #32
     68a:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
     68c:	4b15      	ldr	r3, [pc, #84]	; (6e4 <_i2c_master_write_packet+0xe0>)
     68e:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
     690:	4b16      	ldr	r3, [pc, #88]	; (6ec <_i2c_master_write_packet+0xe8>)
     692:	469a      	mov	sl, r3
		while (tmp_data_length--) {
     694:	4544      	cmp	r4, r8
     696:	d015      	beq.n	6c4 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     698:	8b6b      	ldrh	r3, [r5, #26]
     69a:	464a      	mov	r2, r9
     69c:	4213      	tst	r3, r2
     69e:	d01d      	beq.n	6dc <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
     6a0:	0030      	movs	r0, r6
     6a2:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     6a4:	687b      	ldr	r3, [r7, #4]
     6a6:	5d1a      	ldrb	r2, [r3, r4]
     6a8:	2328      	movs	r3, #40	; 0x28
     6aa:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
     6ac:	0030      	movs	r0, r6
     6ae:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
     6b0:	2800      	cmp	r0, #0
     6b2:	d106      	bne.n	6c2 <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     6b4:	8b6b      	ldrh	r3, [r5, #26]
     6b6:	3401      	adds	r4, #1
     6b8:	075b      	lsls	r3, r3, #29
     6ba:	d5eb      	bpl.n	694 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
     6bc:	231e      	movs	r3, #30
     6be:	9301      	str	r3, [sp, #4]
     6c0:	e000      	b.n	6c4 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
     6c2:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     6c4:	7ab3      	ldrb	r3, [r6, #10]
     6c6:	2b00      	cmp	r3, #0
     6c8:	d0c2      	beq.n	650 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
     6ca:	0030      	movs	r0, r6
     6cc:	4b05      	ldr	r3, [pc, #20]	; (6e4 <_i2c_master_write_packet+0xe0>)
     6ce:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     6d0:	686a      	ldr	r2, [r5, #4]
     6d2:	23c0      	movs	r3, #192	; 0xc0
     6d4:	029b      	lsls	r3, r3, #10
     6d6:	4313      	orrs	r3, r2
     6d8:	606b      	str	r3, [r5, #4]
     6da:	e7b9      	b.n	650 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
     6dc:	2341      	movs	r3, #65	; 0x41
     6de:	9301      	str	r3, [sp, #4]
     6e0:	e7b6      	b.n	650 <_i2c_master_write_packet+0x4c>
     6e2:	46c0      	nop			; (mov r8, r8)
     6e4:	00000115 	.word	0x00000115
     6e8:	fffbffff 	.word	0xfffbffff
     6ec:	00000419 	.word	0x00000419
     6f0:	00000445 	.word	0x00000445
     6f4:	000003e9 	.word	0x000003e9

000006f8 <i2c_master_read_packet_wait>:
{
     6f8:	b510      	push	{r4, lr}
	module->send_stop = true;
     6fa:	2301      	movs	r3, #1
     6fc:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     6fe:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
     700:	4b01      	ldr	r3, [pc, #4]	; (708 <i2c_master_read_packet_wait+0x10>)
     702:	4798      	blx	r3
}
     704:	bd10      	pop	{r4, pc}
     706:	46c0      	nop			; (mov r8, r8)
     708:	00000465 	.word	0x00000465

0000070c <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     70c:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
     70e:	2301      	movs	r3, #1
     710:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     712:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_write_packet(module, packet);
     714:	4b01      	ldr	r3, [pc, #4]	; (71c <i2c_master_write_packet_wait+0x10>)
     716:	4798      	blx	r3
}
     718:	bd10      	pop	{r4, pc}
     71a:	46c0      	nop			; (mov r8, r8)
     71c:	00000605 	.word	0x00000605

00000720 <AT24C32WritePage>:
 * 	Retorna:
 * 		0	Operacion exitosa
 * 		-1	Falla
 * */
int32_t AT24C32WritePage(uint8_t *ABuffer, uint8_t ALenght, uint16_t AAddressPage)
{
     720:	b510      	push	{r4, lr}
     722:	b08c      	sub	sp, #48	; 0x30
	uint8_t i;
	uint8_t BufferWrite[32];
	BufferWrite[0] = AAddressPage >> 8;				//	Prepara la direccion
     724:	ab04      	add	r3, sp, #16
     726:	0a14      	lsrs	r4, r2, #8
     728:	701c      	strb	r4, [r3, #0]
	BufferWrite[1] = AAddressPage & 0xFF;
     72a:	705a      	strb	r2, [r3, #1]
	for(i = 2;i < ALenght;i++)						//	Carga el buffer local de escritura
     72c:	2902      	cmp	r1, #2
     72e:	d90c      	bls.n	74a <AT24C32WritePage+0x2a>
     730:	0003      	movs	r3, r0
     732:	2212      	movs	r2, #18
     734:	446a      	add	r2, sp
     736:	1ecc      	subs	r4, r1, #3
     738:	b2e4      	uxtb	r4, r4
     73a:	3401      	adds	r4, #1
     73c:	1900      	adds	r0, r0, r4
		BufferWrite[i] = *(ABuffer + (i - 2));
     73e:	781c      	ldrb	r4, [r3, #0]
     740:	7014      	strb	r4, [r2, #0]
     742:	3301      	adds	r3, #1
     744:	3201      	adds	r2, #1
	for(i = 2;i < ALenght;i++)						//	Carga el buffer local de escritura
     746:	4283      	cmp	r3, r0
     748:	d1f9      	bne.n	73e <AT24C32WritePage+0x1e>
	struct i2c_master_packet Packet = {				//	Prepara la estructura usada para la transferencia I2C
     74a:	a801      	add	r0, sp, #4
     74c:	2350      	movs	r3, #80	; 0x50
     74e:	8003      	strh	r3, [r0, #0]
		.address =  AT24C32_ADDRESS,				//	Direccion del Dispositivo
		.data_length = 2 + ALenght,					//	Cantidad de datos
     750:	3102      	adds	r1, #2
	struct i2c_master_packet Packet = {				//	Prepara la estructura usada para la transferencia I2C
     752:	8041      	strh	r1, [r0, #2]
     754:	ab04      	add	r3, sp, #16
     756:	6043      	str	r3, [r0, #4]
     758:	2300      	movs	r3, #0
     75a:	7203      	strb	r3, [r0, #8]
     75c:	7243      	strb	r3, [r0, #9]
     75e:	7283      	strb	r3, [r0, #10]
		.data = &BufferWrite[0],					//	direccion del buffer de escritura
		.ten_bit_address = false,					//	desabilita direccionamiento de 10 bits
		.high_speed = false,						//	velocidad 100Kkz
		.hs_master_code = 0x0,
	};
	return I2CMasterWrite(&Packet);					//	Envia al master I2C la estructura
     760:	4b01      	ldr	r3, [pc, #4]	; (768 <AT24C32WritePage+0x48>)
     762:	4798      	blx	r3
}
     764:	b00c      	add	sp, #48	; 0x30
     766:	bd10      	pop	{r4, pc}
     768:	00000b39 	.word	0x00000b39

0000076c <AT24C32ReadPage>:
 * 	Retorna:
 * 		0	Operacion exitosa
 * 		-1	Falla
 * */
int32_t AT24C32ReadPage(uint8_t *ABuffer, uint16_t AAddressPage)
{
     76c:	b510      	push	{r4, lr}
     76e:	b086      	sub	sp, #24
     770:	0004      	movs	r4, r0
	uint8_t i;
	uint8_t BufferWrite[8];
	uint8_t BufferRead[PAGE_SIZE];
	BufferWrite[0] = AAddressPage >> 8;
     772:	ab04      	add	r3, sp, #16
     774:	0a0a      	lsrs	r2, r1, #8
     776:	701a      	strb	r2, [r3, #0]
	BufferWrite[1] = AAddressPage & 0xFF;
     778:	7059      	strb	r1, [r3, #1]
	struct i2c_master_packet Packet = {			//	Primero hacemos que vamos a escribir para actualizar el registro de direccion
     77a:	a801      	add	r0, sp, #4
     77c:	2250      	movs	r2, #80	; 0x50
     77e:	8002      	strh	r2, [r0, #0]
     780:	3a4e      	subs	r2, #78	; 0x4e
     782:	8042      	strh	r2, [r0, #2]
     784:	6043      	str	r3, [r0, #4]
     786:	2300      	movs	r3, #0
     788:	7203      	strb	r3, [r0, #8]
     78a:	7243      	strb	r3, [r0, #9]
     78c:	7283      	strb	r3, [r0, #10]
		.data = &BufferWrite[0],
		.ten_bit_address = false,
		.high_speed = false,
		.hs_master_code = 0x0,
	};
	if(I2CMasterWrite(&Packet) != 0)			//	Setea el registro de direccion
     78e:	4b09      	ldr	r3, [pc, #36]	; (7b4 <AT24C32ReadPage+0x48>)
     790:	4798      	blx	r3
     792:	2800      	cmp	r0, #0
     794:	d10a      	bne.n	7ac <AT24C32ReadPage+0x40>
		return -1;
	Packet.data = ABuffer;
     796:	a801      	add	r0, sp, #4
     798:	6044      	str	r4, [r0, #4]
	Packet.data_length = PAGE_SIZE;
     79a:	2320      	movs	r3, #32
     79c:	8043      	strh	r3, [r0, #2]
	if(I2CMasterRead(&Packet) != 0)				//	Lectura de la pagina
     79e:	4b06      	ldr	r3, [pc, #24]	; (7b8 <AT24C32ReadPage+0x4c>)
     7a0:	4798      	blx	r3
     7a2:	1e43      	subs	r3, r0, #1
     7a4:	4198      	sbcs	r0, r3
     7a6:	4240      	negs	r0, r0
		return -1;
	return 0;	
}
     7a8:	b006      	add	sp, #24
     7aa:	bd10      	pop	{r4, pc}
		return -1;
     7ac:	2001      	movs	r0, #1
     7ae:	4240      	negs	r0, r0
     7b0:	e7fa      	b.n	7a8 <AT24C32ReadPage+0x3c>
     7b2:	46c0      	nop			; (mov r8, r8)
     7b4:	00000b39 	.word	0x00000b39
     7b8:	00000b65 	.word	0x00000b65

000007bc <AT24C32ReadByte>:
 * 	Retorna:
 * 		0	operacion exitosa
 * 		-1	falla
 * */
int32_t AT24C32ReadByte(uint8_t *ABuffer, uint16_t AAddress)
{
     7bc:	b510      	push	{r4, lr}
     7be:	b086      	sub	sp, #24
     7c0:	0004      	movs	r4, r0
	uint8_t i;
	uint8_t BufferWrite[8];
	uint8_t BufferRead[8];
	BufferWrite[0] = AAddress >> 8;
     7c2:	ab04      	add	r3, sp, #16
     7c4:	0a0a      	lsrs	r2, r1, #8
     7c6:	701a      	strb	r2, [r3, #0]
	BufferWrite[1] = AAddress & 0xFF;
     7c8:	7059      	strb	r1, [r3, #1]
	struct i2c_master_packet Packet = {		//	Primero hacemos que vamos a escribir para actualizar el registro de direccion
     7ca:	a801      	add	r0, sp, #4
     7cc:	2250      	movs	r2, #80	; 0x50
     7ce:	8002      	strh	r2, [r0, #0]
     7d0:	3a4e      	subs	r2, #78	; 0x4e
     7d2:	8042      	strh	r2, [r0, #2]
     7d4:	6043      	str	r3, [r0, #4]
     7d6:	2300      	movs	r3, #0
     7d8:	7203      	strb	r3, [r0, #8]
     7da:	7243      	strb	r3, [r0, #9]
     7dc:	7283      	strb	r3, [r0, #10]
		.data = &BufferWrite[0],
		.ten_bit_address = false,
		.high_speed = false,
		.hs_master_code = 0x0,
	};
	if(I2CMasterWrite(&Packet) != 0)		//	Setea el registro de direccion
     7de:	4b09      	ldr	r3, [pc, #36]	; (804 <AT24C32ReadByte+0x48>)
     7e0:	4798      	blx	r3
     7e2:	2800      	cmp	r0, #0
     7e4:	d10a      	bne.n	7fc <AT24C32ReadByte+0x40>
		return -1;
	Packet.data = ABuffer;
     7e6:	a801      	add	r0, sp, #4
     7e8:	6044      	str	r4, [r0, #4]
	Packet.data_length = 1;
     7ea:	2301      	movs	r3, #1
     7ec:	8043      	strh	r3, [r0, #2]
	if(I2CMasterRead(&Packet) != 0)			//	Lectura del byte
     7ee:	4b06      	ldr	r3, [pc, #24]	; (808 <AT24C32ReadByte+0x4c>)
     7f0:	4798      	blx	r3
     7f2:	1e43      	subs	r3, r0, #1
     7f4:	4198      	sbcs	r0, r3
     7f6:	4240      	negs	r0, r0
		return -1;
	return 0;
}
     7f8:	b006      	add	sp, #24
     7fa:	bd10      	pop	{r4, pc}
		return -1;
     7fc:	2001      	movs	r0, #1
     7fe:	4240      	negs	r0, r0
     800:	e7fa      	b.n	7f8 <AT24C32ReadByte+0x3c>
     802:	46c0      	nop			; (mov r8, r8)
     804:	00000b39 	.word	0x00000b39
     808:	00000b65 	.word	0x00000b65

0000080c <AT24C32WriteByte>:
 * 	Retorna:
 * 		0	Operacion exitosa
 * 		-1	Falla
 * */
int32_t AT24C32WriteByte(uint8_t AData, uint16_t AAddress)
{
     80c:	b500      	push	{lr}
     80e:	b087      	sub	sp, #28
	uint8_t i;
	uint8_t BufferWrite[8];
	uint8_t BufferRead[8];
	BufferWrite[0] = AAddress >> 8;
     810:	ab04      	add	r3, sp, #16
     812:	0a0a      	lsrs	r2, r1, #8
     814:	701a      	strb	r2, [r3, #0]
	BufferWrite[1] = AAddress & 0xFF;
     816:	7059      	strb	r1, [r3, #1]
	BufferWrite[2] = AData;
     818:	7098      	strb	r0, [r3, #2]
	struct i2c_master_packet Packet = {
     81a:	a801      	add	r0, sp, #4
     81c:	2250      	movs	r2, #80	; 0x50
     81e:	8002      	strh	r2, [r0, #0]
     820:	3a4d      	subs	r2, #77	; 0x4d
     822:	8042      	strh	r2, [r0, #2]
     824:	6043      	str	r3, [r0, #4]
     826:	2300      	movs	r3, #0
     828:	7203      	strb	r3, [r0, #8]
     82a:	7243      	strb	r3, [r0, #9]
     82c:	7283      	strb	r3, [r0, #10]
		.data = &BufferWrite[0],
		.ten_bit_address = false,
		.high_speed = false,
		.hs_master_code = 0x0,
	};
	if(I2CMasterWrite(&Packet) != 0)
     82e:	4b03      	ldr	r3, [pc, #12]	; (83c <AT24C32WriteByte+0x30>)
     830:	4798      	blx	r3
     832:	1e43      	subs	r3, r0, #1
     834:	4198      	sbcs	r0, r3
     836:	4240      	negs	r0, r0
		return -1;
	return 0;
}
     838:	b007      	add	sp, #28
     83a:	bd00      	pop	{pc}
     83c:	00000b39 	.word	0x00000b39

00000840 <DS1307GetTime>:
*	Devuelve:
*		TIME_OK			Funcion exitosa.
*		DS1307_FAIL		Funcion falla el chip no responde.
*/
int32_t DS1307GetTime(RTCTime *ATime)
{
     840:	b570      	push	{r4, r5, r6, lr}
     842:	b088      	sub	sp, #32
     844:	0005      	movs	r5, r0
	int32_t Result = 0;
	uint8_t BufferWrite[8];
	uint8_t BufferRead[8];
	uint32_t timeout = 0;
	BufferWrite[0] = 0;
     846:	aa06      	add	r2, sp, #24
     848:	2300      	movs	r3, #0
     84a:	7013      	strb	r3, [r2, #0]
	struct i2c_master_packet Packet = {
     84c:	ac01      	add	r4, sp, #4
     84e:	2168      	movs	r1, #104	; 0x68
     850:	8021      	strh	r1, [r4, #0]
     852:	3967      	subs	r1, #103	; 0x67
     854:	8061      	strh	r1, [r4, #2]
     856:	9202      	str	r2, [sp, #8]
     858:	7223      	strb	r3, [r4, #8]
     85a:	7263      	strb	r3, [r4, #9]
     85c:	72a3      	strb	r3, [r4, #10]
		.data = &BufferWrite[0],
		.ten_bit_address = false,
		.high_speed = false,
		.hs_master_code = 0x0,
	};
	Result = I2CMasterWrite(&Packet);
     85e:	0020      	movs	r0, r4
     860:	4b20      	ldr	r3, [pc, #128]	; (8e4 <DS1307GetTime+0xa4>)
     862:	4798      	blx	r3
	Packet.data = &BufferRead[0];
     864:	ab04      	add	r3, sp, #16
     866:	6063      	str	r3, [r4, #4]
	Packet.data_length = 8;
     868:	2308      	movs	r3, #8
     86a:	8063      	strh	r3, [r4, #2]
	Result = I2CMasterRead(&Packet);
     86c:	0020      	movs	r0, r4
     86e:	4b1e      	ldr	r3, [pc, #120]	; (8e8 <DS1307GetTime+0xa8>)
     870:	4798      	blx	r3
	if(Result == 0){
     872:	2800      	cmp	r0, #0
     874:	d133      	bne.n	8de <DS1307GetTime+0x9e>
		ATime->Date = ((BufferRead[4] >> 4)*10) + (BufferRead[4] & 0x0F);
     876:	aa04      	add	r2, sp, #16
     878:	7914      	ldrb	r4, [r2, #4]
     87a:	0923      	lsrs	r3, r4, #4
     87c:	0099      	lsls	r1, r3, #2
     87e:	185b      	adds	r3, r3, r1
     880:	005b      	lsls	r3, r3, #1
     882:	210f      	movs	r1, #15
     884:	400c      	ands	r4, r1
     886:	191b      	adds	r3, r3, r4
     888:	70eb      	strb	r3, [r5, #3]
		ATime->Hours = ((BufferRead[2] & 0x3F) >> 4)*10 + (BufferRead[2] & 0x0F);
     88a:	7894      	ldrb	r4, [r2, #2]
     88c:	06a3      	lsls	r3, r4, #26
     88e:	0f9b      	lsrs	r3, r3, #30
     890:	009e      	lsls	r6, r3, #2
     892:	199b      	adds	r3, r3, r6
     894:	005b      	lsls	r3, r3, #1
     896:	400c      	ands	r4, r1
     898:	191b      	adds	r3, r3, r4
     89a:	702b      	strb	r3, [r5, #0]
		ATime->Minutes = ((BufferRead[1] >> 4)*10) + (BufferRead[1] & 0x0F);
     89c:	7854      	ldrb	r4, [r2, #1]
     89e:	0923      	lsrs	r3, r4, #4
     8a0:	009e      	lsls	r6, r3, #2
     8a2:	199b      	adds	r3, r3, r6
     8a4:	005b      	lsls	r3, r3, #1
     8a6:	400c      	ands	r4, r1
     8a8:	191b      	adds	r3, r3, r4
     8aa:	706b      	strb	r3, [r5, #1]
		ATime->Month = ((BufferRead[5] >> 4)*10) + (BufferRead[5] & 0x0F);
     8ac:	7954      	ldrb	r4, [r2, #5]
     8ae:	0923      	lsrs	r3, r4, #4
     8b0:	009e      	lsls	r6, r3, #2
     8b2:	199b      	adds	r3, r3, r6
     8b4:	005b      	lsls	r3, r3, #1
     8b6:	400c      	ands	r4, r1
     8b8:	191b      	adds	r3, r3, r4
     8ba:	712b      	strb	r3, [r5, #4]
		ATime->Seconds = ((BufferRead[0] & 0x7F) >> 4)*10 + (BufferRead[0] & 0x0F);
     8bc:	7814      	ldrb	r4, [r2, #0]
     8be:	0663      	lsls	r3, r4, #25
     8c0:	0f5b      	lsrs	r3, r3, #29
     8c2:	009e      	lsls	r6, r3, #2
     8c4:	199b      	adds	r3, r3, r6
     8c6:	005b      	lsls	r3, r3, #1
     8c8:	400c      	ands	r4, r1
     8ca:	191b      	adds	r3, r3, r4
     8cc:	70ab      	strb	r3, [r5, #2]
		ATime->Year = (BufferRead[6] >> 4)*10 + (BufferRead[6] & 0x0F);
     8ce:	7992      	ldrb	r2, [r2, #6]
     8d0:	0913      	lsrs	r3, r2, #4
     8d2:	009c      	lsls	r4, r3, #2
     8d4:	191b      	adds	r3, r3, r4
     8d6:	005b      	lsls	r3, r3, #1
     8d8:	4011      	ands	r1, r2
     8da:	1859      	adds	r1, r3, r1
     8dc:	7169      	strb	r1, [r5, #5]
	}
	return Result;
}
     8de:	b008      	add	sp, #32
     8e0:	bd70      	pop	{r4, r5, r6, pc}
     8e2:	46c0      	nop			; (mov r8, r8)
     8e4:	00000b39 	.word	0x00000b39
     8e8:	00000b65 	.word	0x00000b65

000008ec <DS1307Init>:

/*  DS1307Init
*    Inicializa el mdulo.
*/
void DS1307Init(void)
{
     8ec:	b500      	push	{lr}
     8ee:	b087      	sub	sp, #28
	BufferWrite[0] = 0;
     8f0:	aa01      	add	r2, sp, #4
     8f2:	2300      	movs	r3, #0
     8f4:	7013      	strb	r3, [r2, #0]
	BufferWrite[1] = 0;
     8f6:	7053      	strb	r3, [r2, #1]
	struct i2c_master_packet Packet = {
     8f8:	a803      	add	r0, sp, #12
     8fa:	2168      	movs	r1, #104	; 0x68
     8fc:	8001      	strh	r1, [r0, #0]
     8fe:	3966      	subs	r1, #102	; 0x66
     900:	8041      	strh	r1, [r0, #2]
     902:	6042      	str	r2, [r0, #4]
     904:	7203      	strb	r3, [r0, #8]
     906:	7243      	strb	r3, [r0, #9]
     908:	7283      	strb	r3, [r0, #10]
	I2CMasterWrite(&Packet);
     90a:	4b02      	ldr	r3, [pc, #8]	; (914 <DS1307Init+0x28>)
     90c:	4798      	blx	r3
	Time.Minutes = 35;
	Time.Month = 8;
	Time.Seconds = 0;
	Time.Year = 19; 
	//DS1307SetTime(&Time);		//	solo la uso cuando quiero setear por primera ves el tiempo
     90e:	b007      	add	sp, #28
     910:	bd00      	pop	{pc}
     912:	46c0      	nop			; (mov r8, r8)
     914:	00000b39 	.word	0x00000b39

00000918 <ProcessDataFromEsp32>:
*		vienen del puerto serie de interface con el ESP32.
*	Parametros:
*		uint8_t AData			Dato del serial 
*/
static void ProcessDataFromEsp32(uint8_t AData)
{
     918:	b510      	push	{r4, lr}
	if(AData == SCAN_COMMAND){								//	Si es el comando de exploracion significa que el canal esta libre		
     91a:	28e0      	cmp	r0, #224	; 0xe0
     91c:	d002      	beq.n	924 <ProcessDataFromEsp32+0xc>
		if(FEsp32DataReadyFlag){							//	Si hay datos para transmitir podemos hacerlo ahora
			SendBuffer(&FBufferEsp32[0], FBytesCount);
			FEsp32DataReadyFlag = 0;
		}else
			SendBuffer(&FData,1);
	}else if(AData == BUSY_COMMAND){						//	Si es un comando de ocupado el canal no esta disponible
     91e:	28e1      	cmp	r0, #225	; 0xe1
     920:	d018      	beq.n	954 <ProcessDataFromEsp32+0x3c>
		FEsp32BusyFlag = 1;
		FData = SCAN_COMMAND;
		SendBuffer(&FData,1);
	}
}
     922:	bd10      	pop	{r4, pc}
		FEsp32BusyFlag = 0;
     924:	2200      	movs	r2, #0
     926:	4b10      	ldr	r3, [pc, #64]	; (968 <ProcessDataFromEsp32+0x50>)
     928:	601a      	str	r2, [r3, #0]
		FData = SCAN_COMMAND;
     92a:	32e0      	adds	r2, #224	; 0xe0
     92c:	4b0f      	ldr	r3, [pc, #60]	; (96c <ProcessDataFromEsp32+0x54>)
     92e:	701a      	strb	r2, [r3, #0]
		if(FEsp32DataReadyFlag){							//	Si hay datos para transmitir podemos hacerlo ahora
     930:	4b0f      	ldr	r3, [pc, #60]	; (970 <ProcessDataFromEsp32+0x58>)
     932:	681b      	ldr	r3, [r3, #0]
     934:	2b00      	cmp	r3, #0
     936:	d008      	beq.n	94a <ProcessDataFromEsp32+0x32>
			SendBuffer(&FBufferEsp32[0], FBytesCount);
     938:	4b0e      	ldr	r3, [pc, #56]	; (974 <ProcessDataFromEsp32+0x5c>)
     93a:	6819      	ldr	r1, [r3, #0]
     93c:	480e      	ldr	r0, [pc, #56]	; (978 <ProcessDataFromEsp32+0x60>)
     93e:	4b0f      	ldr	r3, [pc, #60]	; (97c <ProcessDataFromEsp32+0x64>)
     940:	4798      	blx	r3
			FEsp32DataReadyFlag = 0;
     942:	2200      	movs	r2, #0
     944:	4b0a      	ldr	r3, [pc, #40]	; (970 <ProcessDataFromEsp32+0x58>)
     946:	601a      	str	r2, [r3, #0]
     948:	e7eb      	b.n	922 <ProcessDataFromEsp32+0xa>
			SendBuffer(&FData,1);
     94a:	2101      	movs	r1, #1
     94c:	4807      	ldr	r0, [pc, #28]	; (96c <ProcessDataFromEsp32+0x54>)
     94e:	4b0b      	ldr	r3, [pc, #44]	; (97c <ProcessDataFromEsp32+0x64>)
     950:	4798      	blx	r3
     952:	e7e6      	b.n	922 <ProcessDataFromEsp32+0xa>
		FEsp32BusyFlag = 1;
     954:	2201      	movs	r2, #1
     956:	4b04      	ldr	r3, [pc, #16]	; (968 <ProcessDataFromEsp32+0x50>)
     958:	601a      	str	r2, [r3, #0]
		FData = SCAN_COMMAND;
     95a:	4804      	ldr	r0, [pc, #16]	; (96c <ProcessDataFromEsp32+0x54>)
     95c:	23e0      	movs	r3, #224	; 0xe0
     95e:	7003      	strb	r3, [r0, #0]
		SendBuffer(&FData,1);
     960:	2101      	movs	r1, #1
     962:	4b06      	ldr	r3, [pc, #24]	; (97c <ProcessDataFromEsp32+0x64>)
     964:	4798      	blx	r3
}
     966:	e7dc      	b.n	922 <ProcessDataFromEsp32+0xa>
     968:	200000b4 	.word	0x200000b4
     96c:	200000b0 	.word	0x200000b0
     970:	200000b8 	.word	0x200000b8
     974:	200000ac 	.word	0x200000ac
     978:	20000084 	.word	0x20000084
     97c:	00001251 	.word	0x00001251

00000980 <GetFlagEsp32Busy>:
	return	FEsp32BusyFlag;
     980:	4b01      	ldr	r3, [pc, #4]	; (988 <GetFlagEsp32Busy+0x8>)
     982:	6818      	ldr	r0, [r3, #0]
}
     984:	4770      	bx	lr
     986:	46c0      	nop			; (mov r8, r8)
     988:	200000b4 	.word	0x200000b4

0000098c <SendDataToEsp32>:
*	Retorna:
*		0		Operacion exitosa
*		-1		El ESP32 esta ocupado procesando un mensaje previo
*/
int32_t SendDataToEsp32(uint8_t *AData, uint32_t ALength)
{
     98c:	b510      	push	{r4, lr}
	uint32_t i;
	if((FEsp32DataReadyFlag == 0) && (FEsp32BusyFlag == 0)){		//	Verificamos que el canal de comunicacion este libre y no haya datos previos
     98e:	4b11      	ldr	r3, [pc, #68]	; (9d4 <SendDataToEsp32+0x48>)
     990:	681b      	ldr	r3, [r3, #0]
     992:	2b00      	cmp	r3, #0
     994:	d114      	bne.n	9c0 <SendDataToEsp32+0x34>
     996:	4b10      	ldr	r3, [pc, #64]	; (9d8 <SendDataToEsp32+0x4c>)
     998:	681b      	ldr	r3, [r3, #0]
     99a:	2b00      	cmp	r3, #0
     99c:	d113      	bne.n	9c6 <SendDataToEsp32+0x3a>
		if(ALength < MAX_ESP32_BUFFER){								
     99e:	2927      	cmp	r1, #39	; 0x27
     9a0:	d814      	bhi.n	9cc <SendDataToEsp32+0x40>
			for (i = 0; i< ALength; i++){							//	cargamos el buffer
     9a2:	2900      	cmp	r1, #0
     9a4:	d005      	beq.n	9b2 <SendDataToEsp32+0x26>
				FBufferEsp32[i] = *(AData + i);
     9a6:	4c0d      	ldr	r4, [pc, #52]	; (9dc <SendDataToEsp32+0x50>)
     9a8:	5cc2      	ldrb	r2, [r0, r3]
     9aa:	551a      	strb	r2, [r3, r4]
			for (i = 0; i< ALength; i++){							//	cargamos el buffer
     9ac:	3301      	adds	r3, #1
     9ae:	4299      	cmp	r1, r3
     9b0:	d1fa      	bne.n	9a8 <SendDataToEsp32+0x1c>
			}
			FEsp32DataReadyFlag = 1;								//	Avisamos que hay datos para transmitir
     9b2:	2201      	movs	r2, #1
     9b4:	4b07      	ldr	r3, [pc, #28]	; (9d4 <SendDataToEsp32+0x48>)
     9b6:	601a      	str	r2, [r3, #0]
			FBytesCount = ALength;
     9b8:	4b09      	ldr	r3, [pc, #36]	; (9e0 <SendDataToEsp32+0x54>)
     9ba:	6019      	str	r1, [r3, #0]
			return 0;
     9bc:	2000      	movs	r0, #0
		}else
			return -1;												//	Tamao de datos incorrecto	
	}else
		return -2;													//	Canal ocupado o existen datos para transmitir
}
     9be:	bd10      	pop	{r4, pc}
		return -2;													//	Canal ocupado o existen datos para transmitir
     9c0:	2002      	movs	r0, #2
     9c2:	4240      	negs	r0, r0
     9c4:	e7fb      	b.n	9be <SendDataToEsp32+0x32>
     9c6:	2002      	movs	r0, #2
     9c8:	4240      	negs	r0, r0
     9ca:	e7f8      	b.n	9be <SendDataToEsp32+0x32>
			return -1;												//	Tamao de datos incorrecto	
     9cc:	2001      	movs	r0, #1
     9ce:	4240      	negs	r0, r0
     9d0:	e7f5      	b.n	9be <SendDataToEsp32+0x32>
     9d2:	46c0      	nop			; (mov r8, r8)
     9d4:	200000b8 	.word	0x200000b8
     9d8:	200000b4 	.word	0x200000b4
     9dc:	20000084 	.word	0x20000084
     9e0:	200000ac 	.word	0x200000ac

000009e4 <ESP32InterfaceInit>:
/*
*	ESP32InterfaceInit:
*		Inicializa el modulo.
*/
void ESP32InterfaceInit(void)
{
     9e4:	b510      	push	{r4, lr}
	FEsp32BusyFlag = 0;
     9e6:	2300      	movs	r3, #0
     9e8:	4a04      	ldr	r2, [pc, #16]	; (9fc <ESP32InterfaceInit+0x18>)
     9ea:	6013      	str	r3, [r2, #0]
	FEsp32DataReadyFlag = 0;
     9ec:	4a04      	ldr	r2, [pc, #16]	; (a00 <ESP32InterfaceInit+0x1c>)
     9ee:	6013      	str	r3, [r2, #0]
	FBytesCount = 0;
     9f0:	4a04      	ldr	r2, [pc, #16]	; (a04 <ESP32InterfaceInit+0x20>)
     9f2:	6013      	str	r3, [r2, #0]
	RegOnDataReceived(&ProcessDataFromEsp32);						//	Nos registramos para recibir los bytes desde el ESP32
     9f4:	4804      	ldr	r0, [pc, #16]	; (a08 <ESP32InterfaceInit+0x24>)
     9f6:	4b05      	ldr	r3, [pc, #20]	; (a0c <ESP32InterfaceInit+0x28>)
     9f8:	4798      	blx	r3
     9fa:	bd10      	pop	{r4, pc}
     9fc:	200000b4 	.word	0x200000b4
     a00:	200000b8 	.word	0x200000b8
     a04:	200000ac 	.word	0x200000ac
     a08:	00000919 	.word	0x00000919
     a0c:	000012c5 	.word	0x000012c5

00000a10 <GpioGetPinState>:
*	Parametros
*	Input_t AGpioPin	Tipo generico asignado para describir las entradas 
*/
bool GpioGetPinState(Input_t AGpioPin)			
{
	return port_pin_get_input_level(GpioPinInputs[AGpioPin]);
     a10:	4b0a      	ldr	r3, [pc, #40]	; (a3c <GpioGetPinState+0x2c>)
     a12:	5c19      	ldrb	r1, [r3, r0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a14:	09ca      	lsrs	r2, r1, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a16:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     a18:	2a00      	cmp	r2, #0
     a1a:	d104      	bne.n	a26 <GpioGetPinState+0x16>
		return &(ports[port_index]->Group[group_index]);
     a1c:	094b      	lsrs	r3, r1, #5
     a1e:	01db      	lsls	r3, r3, #7
     a20:	4a07      	ldr	r2, [pc, #28]	; (a40 <GpioGetPinState+0x30>)
     a22:	4694      	mov	ip, r2
     a24:	4463      	add	r3, ip
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     a26:	6a18      	ldr	r0, [r3, #32]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     a28:	221f      	movs	r2, #31
     a2a:	400a      	ands	r2, r1
     a2c:	2301      	movs	r3, #1
     a2e:	4093      	lsls	r3, r2
	return (port_base->IN.reg & pin_mask);
     a30:	4018      	ands	r0, r3
     a32:	1e43      	subs	r3, r0, #1
     a34:	4198      	sbcs	r0, r3
     a36:	b2c0      	uxtb	r0, r0
}
     a38:	4770      	bx	lr
     a3a:	46c0      	nop			; (mov r8, r8)
     a3c:	000051d8 	.word	0x000051d8
     a40:	41004400 	.word	0x41004400

00000a44 <GpioConfigure>:
/*
*	GpioConfigure:
*		Inicializa los pines usados en la placa.
*/
void GpioConfigure(void)						
{
     a44:	b5f0      	push	{r4, r5, r6, r7, lr}
     a46:	b083      	sub	sp, #12
	config->direction  = PORT_PIN_DIR_INPUT;
     a48:	ac01      	add	r4, sp, #4
     a4a:	2600      	movs	r6, #0
     a4c:	7026      	strb	r6, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     a4e:	2701      	movs	r7, #1
     a50:	7067      	strb	r7, [r4, #1]
	config->powersave  = false;
     a52:	70a6      	strb	r6, [r4, #2]
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);						
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
	for(uint8_t i = 0;i<MAX_INPUTS_NUMBER;i++){
		port_pin_set_config(GpioPinInputs[i], &config_port_pin);
     a54:	0021      	movs	r1, r4
     a56:	2026      	movs	r0, #38	; 0x26
     a58:	4d10      	ldr	r5, [pc, #64]	; (a9c <GpioConfigure+0x58>)
     a5a:	47a8      	blx	r5
     a5c:	0021      	movs	r1, r4
     a5e:	2027      	movs	r0, #39	; 0x27
     a60:	47a8      	blx	r5
     a62:	0021      	movs	r1, r4
     a64:	2014      	movs	r0, #20
     a66:	47a8      	blx	r5
     a68:	0021      	movs	r1, r4
     a6a:	2015      	movs	r0, #21
     a6c:	47a8      	blx	r5
	}
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
     a6e:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_NONE;
     a70:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(PIN_PA04, &config_port_pin);			//	MISO
     a72:	0021      	movs	r1, r4
     a74:	2004      	movs	r0, #4
     a76:	47a8      	blx	r5
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
     a78:	7027      	strb	r7, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_NONE;
     a7a:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(PIN_PA06, &config_port_pin);			//	MOS1	
     a7c:	0021      	movs	r1, r4
     a7e:	2006      	movs	r0, #6
     a80:	47a8      	blx	r5
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
     a82:	7027      	strb	r7, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_NONE;
     a84:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(PIN_PA07, &config_port_pin);			//	CLK	
     a86:	0021      	movs	r1, r4
     a88:	2007      	movs	r0, #7
     a8a:	47a8      	blx	r5
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
     a8c:	7027      	strb	r7, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_NONE;
     a8e:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(PIN_PA05, &config_port_pin);			//	SS
     a90:	0021      	movs	r1, r4
     a92:	2005      	movs	r0, #5
     a94:	47a8      	blx	r5
     a96:	b003      	add	sp, #12
     a98:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a9a:	46c0      	nop			; (mov r8, r8)
     a9c:	000020ad 	.word	0x000020ad

00000aa0 <I2CMasterInit>:
/*
 * 	I2CMasterInit:
 * 		Inicializa el modulo I2C.
 * */
void I2CMasterInit(void)
{
     aa0:	b510      	push	{r4, lr}
     aa2:	b08e      	sub	sp, #56	; 0x38
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     aa4:	aa01      	add	r2, sp, #4
     aa6:	2364      	movs	r3, #100	; 0x64
     aa8:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     aaa:	4b1c      	ldr	r3, [pc, #112]	; (b1c <I2CMasterInit+0x7c>)
     aac:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     aae:	2300      	movs	r3, #0
     ab0:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     ab2:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
     ab4:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     ab6:	2180      	movs	r1, #128	; 0x80
     ab8:	0389      	lsls	r1, r1, #14
     aba:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
	config->unknown_bus_state_timeout = 65535;
     abc:	2101      	movs	r1, #1
     abe:	4249      	negs	r1, r1
     ac0:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
     ac2:	3125      	adds	r1, #37	; 0x25
     ac4:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     ac6:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     ac8:	3108      	adds	r1, #8
     aca:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     acc:	3101      	adds	r1, #1
     ace:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
     ad0:	3101      	adds	r1, #1
     ad2:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     ad4:	33d7      	adds	r3, #215	; 0xd7
     ad6:	8613      	strh	r3, [r2, #48]	; 0x30
	struct i2c_master_config ConfigI2CMaster;								//	Estructura de configuracion del modulo I2C. */
	i2c_master_get_config_defaults(&ConfigI2CMaster);
	ConfigI2CMaster.buffer_timeout = TIMEOUT;								//	Timeout de respuesta del modulo
     ad8:	4b11      	ldr	r3, [pc, #68]	; (b20 <I2CMasterInit+0x80>)
     ada:	82d3      	strh	r3, [r2, #22]
	ConfigI2CMaster.pinmux_pad0 = EXT1_I2C_SERCOM_PINMUX_PAD0;				//	SDA pinmux
     adc:	4b11      	ldr	r3, [pc, #68]	; (b24 <I2CMasterInit+0x84>)
     ade:	61d3      	str	r3, [r2, #28]
	ConfigI2CMaster.pinmux_pad1 = EXT1_I2C_SERCOM_PINMUX_PAD1;				//	SCL pinmux
     ae0:	4b11      	ldr	r3, [pc, #68]	; (b28 <I2CMasterInit+0x88>)
     ae2:	6213      	str	r3, [r2, #32]
	i2c_master_init(&I2CMasterInstance, SERCOM2, &ConfigI2CMaster);			//	Inicializa el master con ConfigI2CMaster
     ae4:	4c11      	ldr	r4, [pc, #68]	; (b2c <I2CMasterInit+0x8c>)
     ae6:	4912      	ldr	r1, [pc, #72]	; (b30 <I2CMasterInit+0x90>)
     ae8:	0020      	movs	r0, r4
     aea:	4b12      	ldr	r3, [pc, #72]	; (b34 <I2CMasterInit+0x94>)
     aec:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     aee:	6822      	ldr	r2, [r4, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     af0:	2107      	movs	r1, #7
     af2:	69d3      	ldr	r3, [r2, #28]
	while (i2c_master_is_syncing(module)) {
     af4:	4219      	tst	r1, r3
     af6:	d1fc      	bne.n	af2 <I2CMasterInit+0x52>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     af8:	6813      	ldr	r3, [r2, #0]
     afa:	2102      	movs	r1, #2
     afc:	430b      	orrs	r3, r1
     afe:	6013      	str	r3, [r2, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     b00:	4b0a      	ldr	r3, [pc, #40]	; (b2c <I2CMasterInit+0x8c>)
     b02:	88dc      	ldrh	r4, [r3, #6]
	uint32_t timeout_counter = 0;
     b04:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     b06:	2010      	movs	r0, #16
     b08:	8b51      	ldrh	r1, [r2, #26]
     b0a:	4201      	tst	r1, r0
     b0c:	d104      	bne.n	b18 <I2CMasterInit+0x78>
		timeout_counter++;
     b0e:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     b10:	42a3      	cmp	r3, r4
     b12:	d3f9      	bcc.n	b08 <I2CMasterInit+0x68>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     b14:	2310      	movs	r3, #16
     b16:	8353      	strh	r3, [r2, #26]
	i2c_master_enable(&I2CMasterInstance);									//	Habilita el modulo
}
     b18:	b00e      	add	sp, #56	; 0x38
     b1a:	bd10      	pop	{r4, pc}
     b1c:	00000d48 	.word	0x00000d48
     b20:	00002710 	.word	0x00002710
     b24:	00080003 	.word	0x00080003
     b28:	00090003 	.word	0x00090003
     b2c:	200000bc 	.word	0x200000bc
     b30:	42001000 	.word	0x42001000
     b34:	00000121 	.word	0x00000121

00000b38 <I2CMasterWrite>:
 * 	Retorna:
 * 		0	Operacion exitosa
 * 		-1 	Falla
 * */
int32_t I2CMasterWrite(struct i2c_master_packet *const APacket)
{
     b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     b3a:	0006      	movs	r6, r0
	uint32_t timeout = 0;
	int32_t Result = 0;
	while (i2c_master_write_packet_wait(&I2CMasterInstance, APacket) !=	STATUS_OK) {
     b3c:	4c06      	ldr	r4, [pc, #24]	; (b58 <I2CMasterWrite+0x20>)
     b3e:	4d07      	ldr	r5, [pc, #28]	; (b5c <I2CMasterWrite+0x24>)
     b40:	4f07      	ldr	r7, [pc, #28]	; (b60 <I2CMasterWrite+0x28>)
     b42:	0031      	movs	r1, r6
     b44:	0028      	movs	r0, r5
     b46:	47b8      	blx	r7
     b48:	2800      	cmp	r0, #0
     b4a:	d004      	beq.n	b56 <I2CMasterWrite+0x1e>
     b4c:	3c01      	subs	r4, #1
		if (timeout++ == TIMEOUT) {
     b4e:	2c00      	cmp	r4, #0
     b50:	d1f7      	bne.n	b42 <I2CMasterWrite+0xa>
			Result = -1;
     b52:	2001      	movs	r0, #1
     b54:	4240      	negs	r0, r0
			break;
		}
	}
	return Result;
}
     b56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     b58:	00002711 	.word	0x00002711
     b5c:	200000bc 	.word	0x200000bc
     b60:	0000070d 	.word	0x0000070d

00000b64 <I2CMasterRead>:
 * 	Retorna:
 * 		0	Operacion exitosa
 * 		-1 	Falla
 * */
int32_t I2CMasterRead(struct i2c_master_packet *const APacket)
{
     b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     b66:	0006      	movs	r6, r0
	uint32_t timeout = 0;
	int32_t Result = 0;
	while (i2c_master_read_packet_wait(&I2CMasterInstance, APacket) !=	STATUS_OK) {
     b68:	4c06      	ldr	r4, [pc, #24]	; (b84 <I2CMasterRead+0x20>)
     b6a:	4d07      	ldr	r5, [pc, #28]	; (b88 <I2CMasterRead+0x24>)
     b6c:	4f07      	ldr	r7, [pc, #28]	; (b8c <I2CMasterRead+0x28>)
     b6e:	0031      	movs	r1, r6
     b70:	0028      	movs	r0, r5
     b72:	47b8      	blx	r7
     b74:	2800      	cmp	r0, #0
     b76:	d004      	beq.n	b82 <I2CMasterRead+0x1e>
     b78:	3c01      	subs	r4, #1
		if (timeout++ == TIMEOUT) {
     b7a:	2c00      	cmp	r4, #0
     b7c:	d1f7      	bne.n	b6e <I2CMasterRead+0xa>
			Result = -1;
     b7e:	2001      	movs	r0, #1
     b80:	4240      	negs	r0, r0
			break;
		}
	}
	return Result;
}
     b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     b84:	00002711 	.word	0x00002711
     b88:	200000bc 	.word	0x200000bc
     b8c:	000006f9 	.word	0x000006f9

00000b90 <RegCallbackOnInputChange>:
*	Parametros
*	TOnInputChange AOnInputChange		funcion callback
*/
void RegCallbackOnInputChange(TOnInputChange AOnInputChange)
{
	FOnInputChange = AOnInputChange;
     b90:	4b01      	ldr	r3, [pc, #4]	; (b98 <RegCallbackOnInputChange+0x8>)
     b92:	6018      	str	r0, [r3, #0]
}
     b94:	4770      	bx	lr
     b96:	46c0      	nop			; (mov r8, r8)
     b98:	20000100 	.word	0x20000100

00000b9c <InputsMonitorInit>:
/*
*	InputsMonitorInit:
*		Inicializa el modulo.
*/
void InputsMonitorInit(void)
{
     b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     b9e:	46ce      	mov	lr, r9
     ba0:	4647      	mov	r7, r8
     ba2:	b580      	push	{r7, lr}
	FInput[0].InputNumber = INPUT0;
     ba4:	4e14      	ldr	r6, [pc, #80]	; (bf8 <InputsMonitorInit+0x5c>)
     ba6:	2300      	movs	r3, #0
     ba8:	7033      	strb	r3, [r6, #0]
	FInput[1].InputNumber = INPUT1;
     baa:	3301      	adds	r3, #1
     bac:	7333      	strb	r3, [r6, #12]
	FInput[2].InputNumber = INPUT2;
     bae:	3301      	adds	r3, #1
     bb0:	7633      	strb	r3, [r6, #24]
	FInput[3].InputNumber = INPUT3;
     bb2:	2203      	movs	r2, #3
     bb4:	3322      	adds	r3, #34	; 0x22
     bb6:	54f2      	strb	r2, [r6, r3]
     bb8:	0034      	movs	r4, r6
     bba:	3630      	adds	r6, #48	; 0x30
	for(uint32_t i=0;i<MAX_INPUTS_TO_WATCH;i++){
		FInput[i].CountDelay = 0;
		FInput[i].CurrentValue = GpioGetPinState(FInput[FIndex].InputNumber);
     bbc:	46a0      	mov	r8, r4
     bbe:	4f0f      	ldr	r7, [pc, #60]	; (bfc <InputsMonitorInit+0x60>)
     bc0:	4b0f      	ldr	r3, [pc, #60]	; (c00 <InputsMonitorInit+0x64>)
     bc2:	4699      	mov	r9, r3
		FInput[i].CountDelay = 0;
     bc4:	2500      	movs	r5, #0
     bc6:	6065      	str	r5, [r4, #4]
		FInput[i].CurrentValue = GpioGetPinState(FInput[FIndex].InputNumber);
     bc8:	683a      	ldr	r2, [r7, #0]
     bca:	0053      	lsls	r3, r2, #1
     bcc:	189b      	adds	r3, r3, r2
     bce:	009b      	lsls	r3, r3, #2
     bd0:	4642      	mov	r2, r8
     bd2:	5c98      	ldrb	r0, [r3, r2]
     bd4:	47c8      	blx	r9
     bd6:	70a0      	strb	r0, [r4, #2]
		FInput[i].OldValue = FInput[i].CurrentValue;
     bd8:	70e0      	strb	r0, [r4, #3]
		FInput[i].Status = WAITING_INPUT_CHANGE;
     bda:	7065      	strb	r5, [r4, #1]
		FInput[FIndex].CallbackFunc = 0;
     bdc:	683a      	ldr	r2, [r7, #0]
     bde:	0053      	lsls	r3, r2, #1
     be0:	189b      	adds	r3, r3, r2
     be2:	009b      	lsls	r3, r3, #2
     be4:	4443      	add	r3, r8
     be6:	609d      	str	r5, [r3, #8]
     be8:	340c      	adds	r4, #12
	for(uint32_t i=0;i<MAX_INPUTS_TO_WATCH;i++){
     bea:	42b4      	cmp	r4, r6
     bec:	d1ea      	bne.n	bc4 <InputsMonitorInit+0x28>
	}
}
     bee:	bc0c      	pop	{r2, r3}
     bf0:	4690      	mov	r8, r2
     bf2:	4699      	mov	r9, r3
     bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     bf6:	46c0      	nop			; (mov r8, r8)
     bf8:	200000cc 	.word	0x200000cc
     bfc:	200000c8 	.word	0x200000c8
     c00:	00000a11 	.word	0x00000a11

00000c04 <InputsMonitorEnable>:
/*
*	InputsMonitorEnable:
*		Habilita/Deshabilita el modulo en lo referente al monitoreo de las entradas. 	
*/
void InputsMonitorEnable(bool AEnable)
{
     c04:	b510      	push	{r4, lr}
	if(FInputsMonitorEnable != AEnable){
     c06:	4b06      	ldr	r3, [pc, #24]	; (c20 <InputsMonitorEnable+0x1c>)
     c08:	781b      	ldrb	r3, [r3, #0]
     c0a:	4283      	cmp	r3, r0
     c0c:	d003      	beq.n	c16 <InputsMonitorEnable+0x12>
		FInputsMonitorEnable = AEnable;
     c0e:	4b04      	ldr	r3, [pc, #16]	; (c20 <InputsMonitorEnable+0x1c>)
     c10:	7018      	strb	r0, [r3, #0]
		if(FInputsMonitorEnable == false){
     c12:	2800      	cmp	r0, #0
     c14:	d000      	beq.n	c18 <InputsMonitorEnable+0x14>
			InputsMonitorInit();
		}
	}
}		
     c16:	bd10      	pop	{r4, pc}
			InputsMonitorInit();
     c18:	4b02      	ldr	r3, [pc, #8]	; (c24 <InputsMonitorEnable+0x20>)
     c1a:	4798      	blx	r3
}		
     c1c:	e7fb      	b.n	c16 <InputsMonitorEnable+0x12>
     c1e:	46c0      	nop			; (mov r8, r8)
     c20:	200000fc 	.word	0x200000fc
     c24:	00000b9d 	.word	0x00000b9d

00000c28 <InputsMonitorUpdate>:
*	InputsMonitorUpdate:
*		Rutina usada para registrarse en el scheduler , con un periodo de 10ms. 
*	De aca se llama a la maquina de estados si esta habilitado el modulo.
*/
void InputsMonitorUpdate(void)
{
     c28:	b5f0      	push	{r4, r5, r6, r7, lr}
     c2a:	46de      	mov	lr, fp
     c2c:	464f      	mov	r7, r9
     c2e:	4646      	mov	r6, r8
     c30:	b5c0      	push	{r6, r7, lr}
	if(FInputsMonitorEnable)
     c32:	4b49      	ldr	r3, [pc, #292]	; (d58 <InputsMonitorUpdate+0x130>)
     c34:	781b      	ldrb	r3, [r3, #0]
     c36:	2b00      	cmp	r3, #0
     c38:	d104      	bne.n	c44 <InputsMonitorUpdate+0x1c>
		CheckInputsStatus();
     c3a:	bc1c      	pop	{r2, r3, r4}
     c3c:	4690      	mov	r8, r2
     c3e:	4699      	mov	r9, r3
     c40:	46a3      	mov	fp, r4
     c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for(FIndex = 0;FIndex < MAX_INPUTS_TO_WATCH;FIndex++){
     c44:	2200      	movs	r2, #0
     c46:	4b45      	ldr	r3, [pc, #276]	; (d5c <InputsMonitorUpdate+0x134>)
     c48:	601a      	str	r2, [r3, #0]
     c4a:	2400      	movs	r4, #0
		switch(FInput[FIndex].Status)
     c4c:	4e44      	ldr	r6, [pc, #272]	; (d60 <InputsMonitorUpdate+0x138>)
     c4e:	e023      	b.n	c98 <InputsMonitorUpdate+0x70>
				FInput[FIndex].CurrentValue  = GpioGetPinState(FInput[FIndex].InputNumber);
     c50:	4d43      	ldr	r5, [pc, #268]	; (d60 <InputsMonitorUpdate+0x138>)
     c52:	0067      	lsls	r7, r4, #1
     c54:	193b      	adds	r3, r7, r4
     c56:	009b      	lsls	r3, r3, #2
     c58:	5d58      	ldrb	r0, [r3, r5]
     c5a:	4b42      	ldr	r3, [pc, #264]	; (d64 <InputsMonitorUpdate+0x13c>)
     c5c:	4798      	blx	r3
     c5e:	193c      	adds	r4, r7, r4
     c60:	00a4      	lsls	r4, r4, #2
     c62:	192c      	adds	r4, r5, r4
     c64:	70a0      	strb	r0, [r4, #2]
				if(FInput[FIndex].CurrentValue !=  FInput[FIndex].OldValue){
     c66:	4b3d      	ldr	r3, [pc, #244]	; (d5c <InputsMonitorUpdate+0x134>)
     c68:	681a      	ldr	r2, [r3, #0]
     c6a:	0053      	lsls	r3, r2, #1
     c6c:	189b      	adds	r3, r3, r2
     c6e:	009b      	lsls	r3, r3, #2
     c70:	18eb      	adds	r3, r5, r3
     c72:	7899      	ldrb	r1, [r3, #2]
     c74:	78db      	ldrb	r3, [r3, #3]
     c76:	4299      	cmp	r1, r3
     c78:	d008      	beq.n	c8c <InputsMonitorUpdate+0x64>
					FInput[FIndex].Status = WAITING_DELAY_40MS;
     c7a:	4839      	ldr	r0, [pc, #228]	; (d60 <InputsMonitorUpdate+0x138>)
     c7c:	0053      	lsls	r3, r2, #1
     c7e:	1899      	adds	r1, r3, r2
     c80:	0089      	lsls	r1, r1, #2
     c82:	1841      	adds	r1, r0, r1
     c84:	2401      	movs	r4, #1
     c86:	704c      	strb	r4, [r1, #1]
					FInput[FIndex].CountDelay = 0;
     c88:	2200      	movs	r2, #0
     c8a:	604a      	str	r2, [r1, #4]
	for(FIndex = 0;FIndex < MAX_INPUTS_TO_WATCH;FIndex++){
     c8c:	4b33      	ldr	r3, [pc, #204]	; (d5c <InputsMonitorUpdate+0x134>)
     c8e:	681a      	ldr	r2, [r3, #0]
     c90:	1c54      	adds	r4, r2, #1
     c92:	601c      	str	r4, [r3, #0]
     c94:	2c03      	cmp	r4, #3
     c96:	d8d0      	bhi.n	c3a <InputsMonitorUpdate+0x12>
		switch(FInput[FIndex].Status)
     c98:	0063      	lsls	r3, r4, #1
     c9a:	191b      	adds	r3, r3, r4
     c9c:	009b      	lsls	r3, r3, #2
     c9e:	18f3      	adds	r3, r6, r3
     ca0:	785b      	ldrb	r3, [r3, #1]
     ca2:	2b01      	cmp	r3, #1
     ca4:	d01b      	beq.n	cde <InputsMonitorUpdate+0xb6>
     ca6:	2b00      	cmp	r3, #0
     ca8:	d0d2      	beq.n	c50 <InputsMonitorUpdate+0x28>
     caa:	2b02      	cmp	r3, #2
     cac:	d033      	beq.n	d16 <InputsMonitorUpdate+0xee>
	FInput[AIndexChannel].CountDelay = 0;
     cae:	23ff      	movs	r3, #255	; 0xff
     cb0:	4023      	ands	r3, r4
     cb2:	469b      	mov	fp, r3
     cb4:	4b2a      	ldr	r3, [pc, #168]	; (d60 <InputsMonitorUpdate+0x138>)
     cb6:	4699      	mov	r9, r3
     cb8:	465b      	mov	r3, fp
     cba:	005b      	lsls	r3, r3, #1
     cbc:	001f      	movs	r7, r3
     cbe:	445f      	add	r7, fp
     cc0:	00bf      	lsls	r7, r7, #2
     cc2:	444f      	add	r7, r9
     cc4:	2500      	movs	r5, #0
     cc6:	607d      	str	r5, [r7, #4]
	FInput[AIndexChannel].CurrentValue = GpioGetPinState(FInput[FIndex].InputNumber);
     cc8:	0063      	lsls	r3, r4, #1
     cca:	191c      	adds	r4, r3, r4
     ccc:	00a4      	lsls	r4, r4, #2
     cce:	464b      	mov	r3, r9
     cd0:	5ce0      	ldrb	r0, [r4, r3]
     cd2:	4b24      	ldr	r3, [pc, #144]	; (d64 <InputsMonitorUpdate+0x13c>)
     cd4:	4798      	blx	r3
     cd6:	70b8      	strb	r0, [r7, #2]
	FInput[AIndexChannel].OldValue = FInput[AIndexChannel].CurrentValue;
     cd8:	70f8      	strb	r0, [r7, #3]
	FInput[AIndexChannel].Status = WAITING_INPUT_CHANGE;
     cda:	707d      	strb	r5, [r7, #1]
     cdc:	e7d6      	b.n	c8c <InputsMonitorUpdate+0x64>
				FInput[FIndex].CountDelay++;
     cde:	0063      	lsls	r3, r4, #1
     ce0:	191b      	adds	r3, r3, r4
     ce2:	009b      	lsls	r3, r3, #2
     ce4:	4a1e      	ldr	r2, [pc, #120]	; (d60 <InputsMonitorUpdate+0x138>)
     ce6:	4694      	mov	ip, r2
     ce8:	4463      	add	r3, ip
     cea:	685b      	ldr	r3, [r3, #4]
     cec:	3301      	adds	r3, #1
				if(FInput[FIndex].CountDelay == (MAX_DELAY_DEBOUNCE/SAMPLER_PERIOD)){
     cee:	2b04      	cmp	r3, #4
     cf0:	d006      	beq.n	d00 <InputsMonitorUpdate+0xd8>
				FInput[FIndex].CountDelay++;
     cf2:	0062      	lsls	r2, r4, #1
     cf4:	1914      	adds	r4, r2, r4
     cf6:	00a4      	lsls	r4, r4, #2
     cf8:	4662      	mov	r2, ip
     cfa:	1914      	adds	r4, r2, r4
     cfc:	6063      	str	r3, [r4, #4]
     cfe:	e7c5      	b.n	c8c <InputsMonitorUpdate+0x64>
					FInput[FIndex].CountDelay = 0;
     d00:	0063      	lsls	r3, r4, #1
     d02:	191a      	adds	r2, r3, r4
     d04:	0092      	lsls	r2, r2, #2
     d06:	4916      	ldr	r1, [pc, #88]	; (d60 <InputsMonitorUpdate+0x138>)
     d08:	468c      	mov	ip, r1
     d0a:	4462      	add	r2, ip
     d0c:	2100      	movs	r1, #0
     d0e:	6051      	str	r1, [r2, #4]
					FInput[FIndex].Status = CHECK_INPUT;												
     d10:	2302      	movs	r3, #2
     d12:	7053      	strb	r3, [r2, #1]
     d14:	e7ba      	b.n	c8c <InputsMonitorUpdate+0x64>
				FInput[FIndex].CurrentValue = GpioGetPinState(FInput[FIndex].InputNumber);				//	En realidad el debounce es de MAX_DELAY_DEBOUNCE + SAMPLER_PERIODO
     d16:	4d12      	ldr	r5, [pc, #72]	; (d60 <InputsMonitorUpdate+0x138>)
     d18:	0067      	lsls	r7, r4, #1
     d1a:	193b      	adds	r3, r7, r4
     d1c:	009b      	lsls	r3, r3, #2
     d1e:	5d58      	ldrb	r0, [r3, r5]
     d20:	4b10      	ldr	r3, [pc, #64]	; (d64 <InputsMonitorUpdate+0x13c>)
     d22:	4798      	blx	r3
     d24:	193c      	adds	r4, r7, r4
     d26:	00a4      	lsls	r4, r4, #2
     d28:	192c      	adds	r4, r5, r4
     d2a:	70a0      	strb	r0, [r4, #2]
				FInput[FIndex].OldValue = FInput[FIndex].CurrentValue;
     d2c:	4b0b      	ldr	r3, [pc, #44]	; (d5c <InputsMonitorUpdate+0x134>)
     d2e:	681a      	ldr	r2, [r3, #0]
     d30:	0053      	lsls	r3, r2, #1
     d32:	189b      	adds	r3, r3, r2
     d34:	009b      	lsls	r3, r3, #2
     d36:	18eb      	adds	r3, r5, r3
     d38:	7899      	ldrb	r1, [r3, #2]
     d3a:	70d9      	strb	r1, [r3, #3]
				FInput[FIndex].Status = WAITING_INPUT_CHANGE;
     d3c:	2000      	movs	r0, #0
     d3e:	7058      	strb	r0, [r3, #1]
				if(FOnInputChange)
     d40:	4b09      	ldr	r3, [pc, #36]	; (d68 <InputsMonitorUpdate+0x140>)
     d42:	681c      	ldr	r4, [r3, #0]
     d44:	2c00      	cmp	r4, #0
     d46:	d0a1      	beq.n	c8c <InputsMonitorUpdate+0x64>
					FOnInputChange(FInput[FIndex].InputNumber, FInput[FIndex].CurrentValue);			//	Evento avisando el cambio
     d48:	0053      	lsls	r3, r2, #1
     d4a:	189a      	adds	r2, r3, r2
     d4c:	0092      	lsls	r2, r2, #2
     d4e:	4b04      	ldr	r3, [pc, #16]	; (d60 <InputsMonitorUpdate+0x138>)
     d50:	5cd0      	ldrb	r0, [r2, r3]
     d52:	47a0      	blx	r4
     d54:	e79a      	b.n	c8c <InputsMonitorUpdate+0x64>
     d56:	46c0      	nop			; (mov r8, r8)
     d58:	200000fc 	.word	0x200000fc
     d5c:	200000c8 	.word	0x200000c8
     d60:	200000cc 	.word	0x200000cc
     d64:	00000a11 	.word	0x00000a11
     d68:	20000100 	.word	0x20000100

00000d6c <GetAddressForInputMessage>:
 * 		pagina que no tenga el simbolo grabado. Si no encuentra sobreescribe el inicio.
 * 	Retorna:
 * 		Direccion de la pagina donde se puede escribe el proximo mensaje.
 * */
static uint16_t GetAddressForInputMessage(void)
{
     d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
     d6e:	b083      	sub	sp, #12
	uint8_t DataEeprom = 0;
     d70:	2200      	movs	r2, #0
     d72:	466b      	mov	r3, sp
     d74:	71da      	strb	r2, [r3, #7]
	uint16_t AddressEeprom = 0;
     d76:	2400      	movs	r4, #0
	uint32_t I;
	for(I = 0;I < MAX_PAGES; I++){
		AT24C32ReadByte(&DataEeprom,AddressEeprom);			//	Lee el primer byte de cada pagina
     d78:	466b      	mov	r3, sp
     d7a:	1ddd      	adds	r5, r3, #7
     d7c:	4e08      	ldr	r6, [pc, #32]	; (da0 <GetAddressForInputMessage+0x34>)
	for(I = 0;I < MAX_PAGES; I++){
     d7e:	2780      	movs	r7, #128	; 0x80
     d80:	017f      	lsls	r7, r7, #5
		AT24C32ReadByte(&DataEeprom,AddressEeprom);			//	Lee el primer byte de cada pagina
     d82:	0021      	movs	r1, r4
     d84:	0028      	movs	r0, r5
     d86:	47b0      	blx	r6
		if(DataEeprom != START_MESSAGE)						//	Verifica si esta ocupada por otro mensaje
     d88:	782b      	ldrb	r3, [r5, #0]
     d8a:	2b23      	cmp	r3, #35	; 0x23
     d8c:	d104      	bne.n	d98 <GetAddressForInputMessage+0x2c>
			return AddressEeprom;
		else
			AddressEeprom = AddressEeprom + PAGE_SIZE;		//	Proxima pagina	
     d8e:	3420      	adds	r4, #32
     d90:	b2a4      	uxth	r4, r4
	for(I = 0;I < MAX_PAGES; I++){
     d92:	42bc      	cmp	r4, r7
     d94:	d1f5      	bne.n	d82 <GetAddressForInputMessage+0x16>
	}
	//TODO avisar que esta lleno
	return 0;												//	Si no encuentra nada sobreescribe el primer mensaje 
     d96:	2400      	movs	r4, #0
}
     d98:	0020      	movs	r0, r4
     d9a:	b003      	add	sp, #12
     d9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     d9e:	46c0      	nop			; (mov r8, r8)
     da0:	000007bd 	.word	0x000007bd

00000da4 <SetMessage>:
 *	Retorna:
 *		0	Operacion exitosa
 *		-1	Falla
 * */
int32_t SetMessage(uint8_t *AMessage, uint8_t ALenght)
{
     da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     da6:	0004      	movs	r4, r0
     da8:	000e      	movs	r6, r1
	uint32_t I;
	int32_t Result = -1;
	if(ALenght < (PAGE_SIZE - 2)){
     daa:	291d      	cmp	r1, #29
     dac:	d81c      	bhi.n	de8 <SetMessage+0x44>
		FAddressIn = GetAddressForInputMessage();									//	Busca una pagina disponible
     dae:	4b10      	ldr	r3, [pc, #64]	; (df0 <SetMessage+0x4c>)
     db0:	4798      	blx	r3
     db2:	0002      	movs	r2, r0
		FBufferMessage[0] = START_MESSAGE;											//	Inicializa el buffer con el caracter de inicio
     db4:	2123      	movs	r1, #35	; 0x23
     db6:	4b0f      	ldr	r3, [pc, #60]	; (df4 <SetMessage+0x50>)
     db8:	7019      	strb	r1, [r3, #0]
		for(I = 1; I < ALenght; I++)
     dba:	0037      	movs	r7, r6
     dbc:	2e01      	cmp	r6, #1
     dbe:	d911      	bls.n	de4 <SetMessage+0x40>
     dc0:	0021      	movs	r1, r4
     dc2:	001d      	movs	r5, r3
     dc4:	3301      	adds	r3, #1
     dc6:	19ad      	adds	r5, r5, r6
			FBufferMessage[I] = *(AMessage + I -1);									//	Carga los datos
     dc8:	780c      	ldrb	r4, [r1, #0]
     dca:	701c      	strb	r4, [r3, #0]
     dcc:	3101      	adds	r1, #1
     dce:	3301      	adds	r3, #1
		for(I = 1; I < ALenght; I++)
     dd0:	42ab      	cmp	r3, r5
     dd2:	d1f9      	bne.n	dc8 <SetMessage+0x24>
		FBufferMessage[I] = END_MESSAGE;											//	Indica final
     dd4:	4807      	ldr	r0, [pc, #28]	; (df4 <SetMessage+0x50>)
     dd6:	2325      	movs	r3, #37	; 0x25
     dd8:	55c3      	strb	r3, [r0, r7]
		Result = AT24C32WritePage(&FBufferMessage[0], ALenght + 2, FAddressIn);		//	Guarda en EEPROM
     dda:	3602      	adds	r6, #2
     ddc:	b2f1      	uxtb	r1, r6
     dde:	4b06      	ldr	r3, [pc, #24]	; (df8 <SetMessage+0x54>)
     de0:	4798      	blx	r3
	}
	return Result;
}
     de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		for(I = 1; I < ALenght; I++)
     de4:	2701      	movs	r7, #1
     de6:	e7f5      	b.n	dd4 <SetMessage+0x30>
	int32_t Result = -1;
     de8:	2001      	movs	r0, #1
     dea:	4240      	negs	r0, r0
	return Result;
     dec:	e7f9      	b.n	de2 <SetMessage+0x3e>
     dee:	46c0      	nop			; (mov r8, r8)
     df0:	00000d6d 	.word	0x00000d6d
     df4:	20000108 	.word	0x20000108
     df8:	00000721 	.word	0x00000721

00000dfc <GetMessage>:
 * 	Retorna:
 * 		0	Operacion exitosa
 *		-1	Falla
 * */
int32_t GetMessage(uint8_t *AMessage)
{
     dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
     dfe:	b08d      	sub	sp, #52	; 0x34
     e00:	9001      	str	r0, [sp, #4]
	uint8_t DataEeprom = 0; 
     e02:	2200      	movs	r2, #0
     e04:	ab02      	add	r3, sp, #8
     e06:	71da      	strb	r2, [r3, #7]
	uint16_t AddressEeprom = 0;
     e08:	2400      	movs	r4, #0
		AT24C32ReadByte(&DataEeprom,AddressEeprom);
     e0a:	ab02      	add	r3, sp, #8
     e0c:	1dde      	adds	r6, r3, #7
     e0e:	4f1a      	ldr	r7, [pc, #104]	; (e78 <GetMessage+0x7c>)
	for(I = 0;I < MAX_PAGES;I++){						//	Explora todos los comienzos de pagina
     e10:	2580      	movs	r5, #128	; 0x80
     e12:	016d      	lsls	r5, r5, #5
		AT24C32ReadByte(&DataEeprom,AddressEeprom);
     e14:	0021      	movs	r1, r4
     e16:	0030      	movs	r0, r6
     e18:	47b8      	blx	r7
		if(DataEeprom == START_MESSAGE)					//	Buscando el caracter de inicio de mensaje
     e1a:	7833      	ldrb	r3, [r6, #0]
     e1c:	2b23      	cmp	r3, #35	; 0x23
     e1e:	d008      	beq.n	e32 <GetMessage+0x36>
			AddressEeprom = AddressEeprom + PAGE_SIZE;
     e20:	3420      	adds	r4, #32
     e22:	b2a4      	uxth	r4, r4
	for(I = 0;I < MAX_PAGES;I++){						//	Explora todos los comienzos de pagina
     e24:	42ac      	cmp	r4, r5
     e26:	d1f5      	bne.n	e14 <GetMessage+0x18>
	uint32_t I;
	int32_t Result;
	uint8_t BufferMessage[PAGE_SIZE];
	FAddressOut = GetAddressForOutputMessage();						//	Busca una pagina con mensaje valido
     e28:	2200      	movs	r2, #0
     e2a:	4b14      	ldr	r3, [pc, #80]	; (e7c <GetMessage+0x80>)
     e2c:	801a      	strh	r2, [r3, #0]
	return 0;
     e2e:	2400      	movs	r4, #0
     e30:	e005      	b.n	e3e <GetMessage+0x42>
	FAddressOut = GetAddressForOutputMessage();						//	Busca una pagina con mensaje valido
     e32:	4b12      	ldr	r3, [pc, #72]	; (e7c <GetMessage+0x80>)
     e34:	801c      	strh	r4, [r3, #0]
	if(FAddressOut > MAX_ADDRESS)									//	Si no encuentra
     e36:	23fe      	movs	r3, #254	; 0xfe
     e38:	011b      	lsls	r3, r3, #4
     e3a:	429c      	cmp	r4, r3
     e3c:	d818      	bhi.n	e70 <GetMessage+0x74>
		return -1;	
	Result = AT24C32ReadPage(&BufferMessage[0], FAddressOut);		//	Copia los datos a un buffer local
     e3e:	0021      	movs	r1, r4
     e40:	a804      	add	r0, sp, #16
     e42:	4b0f      	ldr	r3, [pc, #60]	; (e80 <GetMessage+0x84>)
     e44:	4798      	blx	r3
	if(Result == 0){
     e46:	2800      	cmp	r0, #0
     e48:	d110      	bne.n	e6c <GetMessage+0x70>
     e4a:	2309      	movs	r3, #9
     e4c:	aa02      	add	r2, sp, #8
     e4e:	4694      	mov	ip, r2
     e50:	4463      	add	r3, ip
     e52:	9d01      	ldr	r5, [sp, #4]
     e54:	a90c      	add	r1, sp, #48	; 0x30
		for(I = 1; I < PAGE_SIZE; I++)
			*(AMessage + I -1) = BufferMessage[I];					//	Carga el buffer del puntero, sin el inicio
     e56:	781a      	ldrb	r2, [r3, #0]
     e58:	702a      	strb	r2, [r5, #0]
     e5a:	3301      	adds	r3, #1
     e5c:	3501      	adds	r5, #1
		for(I = 1; I < PAGE_SIZE; I++)
     e5e:	428b      	cmp	r3, r1
     e60:	d1f9      	bne.n	e56 <GetMessage+0x5a>
		Result = AT24C32WriteByte(0xff, FAddressOut);				//	Marcamos el mensaje como leido	
     e62:	4b06      	ldr	r3, [pc, #24]	; (e7c <GetMessage+0x80>)
     e64:	8819      	ldrh	r1, [r3, #0]
     e66:	20ff      	movs	r0, #255	; 0xff
     e68:	4b06      	ldr	r3, [pc, #24]	; (e84 <GetMessage+0x88>)
     e6a:	4798      	blx	r3
	}
	return Result;
}
     e6c:	b00d      	add	sp, #52	; 0x34
     e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;	
     e70:	2001      	movs	r0, #1
     e72:	4240      	negs	r0, r0
     e74:	e7fa      	b.n	e6c <GetMessage+0x70>
     e76:	46c0      	nop			; (mov r8, r8)
     e78:	000007bd 	.word	0x000007bd
     e7c:	20000104 	.word	0x20000104
     e80:	0000076d 	.word	0x0000076d
     e84:	0000080d 	.word	0x0000080d

00000e88 <MessageStoreInit>:
/*
 * 	MessageStoreInit:
 * 		Inicializa el modulo
 * */
void MessageStoreInit(void)
{
     e88:	b5f0      	push	{r4, r5, r6, r7, lr}
     e8a:	b083      	sub	sp, #12
	FAddressIn = GetAddressForInputMessage();		//	Obtiene la primer pagina disponible
     e8c:	4b0d      	ldr	r3, [pc, #52]	; (ec4 <MessageStoreInit+0x3c>)
     e8e:	4798      	blx	r3
	uint8_t DataEeprom = 0;
     e90:	2200      	movs	r2, #0
     e92:	466b      	mov	r3, sp
     e94:	71da      	strb	r2, [r3, #7]
     e96:	2480      	movs	r4, #128	; 0x80
	uint16_t AddressEeprom = 0;
     e98:	2500      	movs	r5, #0
		AT24C32ReadByte(&DataEeprom,AddressEeprom);
     e9a:	466b      	mov	r3, sp
     e9c:	1dde      	adds	r6, r3, #7
     e9e:	4f0a      	ldr	r7, [pc, #40]	; (ec8 <MessageStoreInit+0x40>)
     ea0:	e002      	b.n	ea8 <MessageStoreInit+0x20>
     ea2:	3c01      	subs	r4, #1
	for(I = 0;I < MAX_PAGES;I++){
     ea4:	2c00      	cmp	r4, #0
     ea6:	d008      	beq.n	eba <MessageStoreInit+0x32>
		AT24C32ReadByte(&DataEeprom,AddressEeprom);
     ea8:	0029      	movs	r1, r5
     eaa:	0030      	movs	r0, r6
     eac:	47b8      	blx	r7
		if(DataEeprom == START_MESSAGE){
     eae:	7833      	ldrb	r3, [r6, #0]
     eb0:	2b23      	cmp	r3, #35	; 0x23
     eb2:	d1f6      	bne.n	ea2 <MessageStoreInit+0x1a>
			AddressEeprom += PAGE_SIZE;
     eb4:	3520      	adds	r5, #32
     eb6:	b2ad      	uxth	r5, r5
     eb8:	e7f3      	b.n	ea2 <MessageStoreInit+0x1a>
	FPendingMessages = GetPendingMessages(); 		//	Obtiene los mensajes pendientes
	FAddressOut = 0;
     eba:	2200      	movs	r2, #0
     ebc:	4b03      	ldr	r3, [pc, #12]	; (ecc <MessageStoreInit+0x44>)
     ebe:	801a      	strh	r2, [r3, #0]
	FFlagEepromEmpty = 0;
	FFlagEepromFull = 0;
}
     ec0:	b003      	add	sp, #12
     ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ec4:	00000d6d 	.word	0x00000d6d
     ec8:	000007bd 	.word	0x000007bd
     ecc:	20000104 	.word	0x20000104

00000ed0 <RTCCalendarInit>:
/*
*	RTCCalendarInit:
*		Inicializa el modulo
*/
void RTCCalendarInit(void)
{
     ed0:	b530      	push	{r4, r5, lr}
     ed2:	b087      	sub	sp, #28
	time.year = 2019;
     ed4:	4c19      	ldr	r4, [pc, #100]	; (f3c <RTCCalendarInit+0x6c>)
     ed6:	4b1a      	ldr	r3, [pc, #104]	; (f40 <RTCCalendarInit+0x70>)
     ed8:	80e3      	strh	r3, [r4, #6]
	time.month = 06;
     eda:	2006      	movs	r0, #6
     edc:	7160      	strb	r0, [r4, #5]
	time.day = 20;
     ede:	2314      	movs	r3, #20
     ee0:	7123      	strb	r3, [r4, #4]
	time.hour = 19;
     ee2:	3b01      	subs	r3, #1
     ee4:	70a3      	strb	r3, [r4, #2]
	time.minute = 30;
     ee6:	330b      	adds	r3, #11
     ee8:	7063      	strb	r3, [r4, #1]
	time.second = 59;
     eea:	331d      	adds	r3, #29
     eec:	7023      	strb	r3, [r4, #0]
	/* Initialize and set time structure to default */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
     eee:	aa01      	add	r2, sp, #4
     ef0:	23a0      	movs	r3, #160	; 0xa0
     ef2:	011b      	lsls	r3, r3, #4
     ef4:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
     ef6:	2300      	movs	r3, #0
     ef8:	7093      	strb	r3, [r2, #2]
#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
     efa:	70d3      	strb	r3, [r2, #3]
#endif
	config->clock_24h           = false;
	config->year_init_value     = 2000;
     efc:	21fa      	movs	r1, #250	; 0xfa
     efe:	00c9      	lsls	r1, r1, #3
     f00:	80d1      	strh	r1, [r2, #6]
	config_rtc_calendar.clock_24h = true;
     f02:	2101      	movs	r1, #1
     f04:	7111      	strb	r1, [r2, #4]
	config_rtc_calendar.alarm[0].time = alarm;
     f06:	2504      	movs	r5, #4
     f08:	7215      	strb	r5, [r2, #8]
     f0a:	7253      	strb	r3, [r2, #9]
     f0c:	7293      	strb	r3, [r2, #10]
     f0e:	72d3      	strb	r3, [r2, #11]
     f10:	7311      	strb	r1, [r2, #12]
     f12:	7351      	strb	r1, [r2, #13]
     f14:	4b0b      	ldr	r3, [pc, #44]	; (f44 <RTCCalendarInit+0x74>)
     f16:	81d3      	strh	r3, [r2, #14]
	config_rtc_calendar.alarm[0].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
     f18:	7410      	strb	r0, [r2, #16]
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar);
     f1a:	4d0b      	ldr	r5, [pc, #44]	; (f48 <RTCCalendarInit+0x78>)
     f1c:	490b      	ldr	r1, [pc, #44]	; (f4c <RTCCalendarInit+0x7c>)
     f1e:	0028      	movs	r0, r5
     f20:	4b0b      	ldr	r3, [pc, #44]	; (f50 <RTCCalendarInit+0x80>)
     f22:	4798      	blx	r3
	rtc_calendar_enable(&rtc_instance);
     f24:	0028      	movs	r0, r5
     f26:	4b0b      	ldr	r3, [pc, #44]	; (f54 <RTCCalendarInit+0x84>)
     f28:	4798      	blx	r3
	configure_rtc_calendar();							//	Inicializa el periferico RTC
	rtc_calendar_set_time(&rtc_instance, &time);		//	Inicializa el timepo actual 
     f2a:	0021      	movs	r1, r4
     f2c:	0028      	movs	r0, r5
     f2e:	4b0a      	ldr	r3, [pc, #40]	; (f58 <RTCCalendarInit+0x88>)
     f30:	4798      	blx	r3
	rtc_calendar_swap_time_mode(&rtc_instance);			//	Cambia a modo de 24hs
     f32:	0028      	movs	r0, r5
     f34:	4b09      	ldr	r3, [pc, #36]	; (f5c <RTCCalendarInit+0x8c>)
     f36:	4798      	blx	r3
}
     f38:	b007      	add	sp, #28
     f3a:	bd30      	pop	{r4, r5, pc}
     f3c:	20000130 	.word	0x20000130
     f40:	000007e3 	.word	0x000007e3
     f44:	000007e4 	.word	0x000007e4
     f48:	20000128 	.word	0x20000128
     f4c:	40001400 	.word	0x40001400
     f50:	0000142d 	.word	0x0000142d
     f54:	000012d1 	.word	0x000012d1
     f58:	0000139d 	.word	0x0000139d
     f5c:	000014e9 	.word	0x000014e9

00000f60 <SchedulerEventInterrupt>:
/*
*	SchedulerEventInterrupt
*		Esta funcion es el controlador de la irq del timer TC. Se ejecuta cad 1ms.
*/
void SchedulerEventInterrupt(struct tc_module *const module_inst)
{
     f60:	4b0b      	ldr	r3, [pc, #44]	; (f90 <SchedulerEventInterrupt+0x30>)
     f62:	1c58      	adds	r0, r3, #1
     f64:	30ff      	adds	r0, #255	; 0xff
     f66:	e004      	b.n	f72 <SchedulerEventInterrupt+0x12>
				SCH_tasks_G[Index].RunMe ++;
				if (SCH_tasks_G[Index].Period){
					SCH_tasks_G[Index].Delay = SCH_tasks_G[Index].Period;   // Agendamos tareas periodicas para correr de nuevo
				}
				}else{
				SCH_tasks_G[Index].Delay -= 1;								// Todavia no esta lista para correr, solo decrementamos el Delay
     f68:	3a01      	subs	r2, #1
     f6a:	605a      	str	r2, [r3, #4]
     f6c:	3310      	adds	r3, #16
	for (Index = 0; Index < SCH_MAX_TASKS; Index++){
     f6e:	4283      	cmp	r3, r0
     f70:	d00d      	beq.n	f8e <SchedulerEventInterrupt+0x2e>
		if (SCH_tasks_G[Index].pTask != 0){									// Chequeamos si hay alguna tarea
     f72:	681a      	ldr	r2, [r3, #0]
     f74:	2a00      	cmp	r2, #0
     f76:	d0f9      	beq.n	f6c <SchedulerEventInterrupt+0xc>
			if (SCH_tasks_G[Index].Delay == 0){								// La tarea esta lista para correr
     f78:	685a      	ldr	r2, [r3, #4]
     f7a:	2a00      	cmp	r2, #0
     f7c:	d1f4      	bne.n	f68 <SchedulerEventInterrupt+0x8>
				SCH_tasks_G[Index].RunMe ++;
     f7e:	7b1a      	ldrb	r2, [r3, #12]
     f80:	3201      	adds	r2, #1
     f82:	731a      	strb	r2, [r3, #12]
				if (SCH_tasks_G[Index].Period){
     f84:	689a      	ldr	r2, [r3, #8]
     f86:	2a00      	cmp	r2, #0
     f88:	d0f0      	beq.n	f6c <SchedulerEventInterrupt+0xc>
					SCH_tasks_G[Index].Delay = SCH_tasks_G[Index].Period;   // Agendamos tareas periodicas para correr de nuevo
     f8a:	605a      	str	r2, [r3, #4]
     f8c:	e7ee      	b.n	f6c <SchedulerEventInterrupt+0xc>
			}
		}
	}
}
     f8e:	4770      	bx	lr
     f90:	200001bc 	.word	0x200001bc

00000f94 <configure_tc>:
{
     f94:	b510      	push	{r4, lr}
     f96:	b08e      	sub	sp, #56	; 0x38
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
     f98:	aa01      	add	r2, sp, #4
     f9a:	2100      	movs	r1, #0
     f9c:	2300      	movs	r3, #0
     f9e:	8091      	strh	r1, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     fa0:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     fa2:	8111      	strh	r1, [r2, #8]
	config->run_in_standby             = false;
     fa4:	7053      	strb	r3, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     fa6:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     fa8:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     faa:	7313      	strb	r3, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
     fac:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
     fae:	7353      	strb	r3, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     fb0:	7413      	strb	r3, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     fb2:	6151      	str	r1, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     fb4:	6191      	str	r1, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     fb6:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     fb8:	6211      	str	r1, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     fba:	6251      	str	r1, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
     fbc:	8511      	strh	r1, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     fbe:	8591      	strh	r1, [r2, #44]	; 0x2c
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
     fc0:	2304      	movs	r3, #4
     fc2:	7093      	strb	r3, [r2, #2]
	config_tc.clock_source = GCLK_GENERATOR_1;
     fc4:	3b03      	subs	r3, #3
     fc6:	7013      	strb	r3, [r2, #0]
	config_tc.counter_8_bit.period = 32;
     fc8:	3120      	adds	r1, #32
     fca:	3328      	adds	r3, #40	; 0x28
     fcc:	54d1      	strb	r1, [r2, r3]
	config_tc.counter_8_bit.compare_capture_channel[0] = 100;
     fce:	3144      	adds	r1, #68	; 0x44
     fd0:	3301      	adds	r3, #1
     fd2:	54d1      	strb	r1, [r2, r3]
	config_tc.counter_8_bit.compare_capture_channel[1] = 54;
     fd4:	392e      	subs	r1, #46	; 0x2e
     fd6:	3301      	adds	r3, #1
     fd8:	54d1      	strb	r1, [r2, r3]
	tc_init(&tc_instance, TC3, &config_tc);
     fda:	4c08      	ldr	r4, [pc, #32]	; (ffc <configure_tc+0x68>)
     fdc:	4908      	ldr	r1, [pc, #32]	; (1000 <configure_tc+0x6c>)
     fde:	0020      	movs	r0, r4
     fe0:	4b08      	ldr	r3, [pc, #32]	; (1004 <configure_tc+0x70>)
     fe2:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     fe4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     fe6:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
     fe8:	b25b      	sxtb	r3, r3
     fea:	2b00      	cmp	r3, #0
     fec:	dbfb      	blt.n	fe6 <configure_tc+0x52>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     fee:	8813      	ldrh	r3, [r2, #0]
     ff0:	2102      	movs	r1, #2
     ff2:	430b      	orrs	r3, r1
     ff4:	8013      	strh	r3, [r2, #0]
}
     ff6:	b00e      	add	sp, #56	; 0x38
     ff8:	bd10      	pop	{r4, pc}
     ffa:	46c0      	nop			; (mov r8, r8)
     ffc:	200002c0 	.word	0x200002c0
    1000:	42002c00 	.word	0x42002c00
    1004:	00002975 	.word	0x00002975

00001008 <configure_tc_callbacks>:
{
    1008:	b510      	push	{r4, lr}
	tc_register_callback(&tc_instance, SchedulerEventInterrupt,TC_CALLBACK_OVERFLOW);
    100a:	4c0c      	ldr	r4, [pc, #48]	; (103c <configure_tc_callbacks+0x34>)
    100c:	2200      	movs	r2, #0
    100e:	490c      	ldr	r1, [pc, #48]	; (1040 <configure_tc_callbacks+0x38>)
    1010:	0020      	movs	r0, r4
    1012:	4b0c      	ldr	r3, [pc, #48]	; (1044 <configure_tc_callbacks+0x3c>)
    1014:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    1016:	6820      	ldr	r0, [r4, #0]
    1018:	4b0b      	ldr	r3, [pc, #44]	; (1048 <configure_tc_callbacks+0x40>)
    101a:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    101c:	4b0b      	ldr	r3, [pc, #44]	; (104c <configure_tc_callbacks+0x44>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    101e:	5c1a      	ldrb	r2, [r3, r0]
    1020:	231f      	movs	r3, #31
    1022:	4013      	ands	r3, r2
    1024:	2201      	movs	r2, #1
    1026:	0011      	movs	r1, r2
    1028:	4099      	lsls	r1, r3
    102a:	4b09      	ldr	r3, [pc, #36]	; (1050 <configure_tc_callbacks+0x48>)
    102c:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    102e:	7e63      	ldrb	r3, [r4, #25]
    1030:	2101      	movs	r1, #1
    1032:	430b      	orrs	r3, r1
    1034:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    1036:	6823      	ldr	r3, [r4, #0]
    1038:	735a      	strb	r2, [r3, #13]
}
    103a:	bd10      	pop	{r4, pc}
    103c:	200002c0 	.word	0x200002c0
    1040:	00000f61 	.word	0x00000f61
    1044:	00002851 	.word	0x00002851
    1048:	00002939 	.word	0x00002939
    104c:	000051dc 	.word	0x000051dc
    1050:	e000e100 	.word	0xe000e100

00001054 <SchedulerAddTask>:
*	void (* pFunction)(void)	Puntero a funcion
*	const uint32_t ADelay		Retardo en Ticks para que la tarea empiece e correr
*	const uint32_t APeriod		Periodo de una tarea periodica.
*/
uint8_t SchedulerAddTask (void (* pFunction)(void),const uint32_t ADelay,const uint32_t APeriod)
{
    1054:	b5f0      	push	{r4, r5, r6, r7, lr}
    1056:	0006      	movs	r6, r0
	uint8_t Index = 0;
	while ((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)){		//	Vemos si hay lugar en el arreglo de tareas
    1058:	4b0d      	ldr	r3, [pc, #52]	; (1090 <SchedulerAddTask+0x3c>)
    105a:	681b      	ldr	r3, [r3, #0]
    105c:	2b00      	cmp	r3, #0
    105e:	d014      	beq.n	108a <SchedulerAddTask+0x36>
    1060:	2301      	movs	r3, #1
    1062:	4f0b      	ldr	r7, [pc, #44]	; (1090 <SchedulerAddTask+0x3c>)
		Index++;
    1064:	b2d8      	uxtb	r0, r3
	while ((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)){		//	Vemos si hay lugar en el arreglo de tareas
    1066:	001d      	movs	r5, r3
    1068:	3301      	adds	r3, #1
    106a:	011c      	lsls	r4, r3, #4
    106c:	3c10      	subs	r4, #16
    106e:	593c      	ldr	r4, [r7, r4]
    1070:	2c00      	cmp	r4, #0
    1072:	d1f7      	bne.n	1064 <SchedulerAddTask+0x10>
	}
	if(Index == SCH_MAX_TASKS){												//	Vemos si estamos en el final de la lista
    1074:	2810      	cmp	r0, #16
    1076:	d007      	beq.n	1088 <SchedulerAddTask+0x34>
		Error_code_G = ERROR_SCH_TOO_MANY_TASKS;							//	Actualizamos la variable de error global
		return SCH_MAX_TASKS;												//	Retornamos el codigo de error
	}
	SCH_tasks_G[Index].pTask = pFunction;
    1078:	4b05      	ldr	r3, [pc, #20]	; (1090 <SchedulerAddTask+0x3c>)
    107a:	012d      	lsls	r5, r5, #4
    107c:	50ee      	str	r6, [r5, r3]
	SCH_tasks_G[Index].Delay = ADelay;
    107e:	195d      	adds	r5, r3, r5
    1080:	6069      	str	r1, [r5, #4]
	SCH_tasks_G[Index].Period = APeriod;
    1082:	60aa      	str	r2, [r5, #8]
	SCH_tasks_G[Index].RunMe = 0;
    1084:	2300      	movs	r3, #0
    1086:	732b      	strb	r3, [r5, #12]
	return Index; 															//	Retornamos la posicion de la tarea para poder eliminarla luego.
}
    1088:	bdf0      	pop	{r4, r5, r6, r7, pc}
	while ((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)){		//	Vemos si hay lugar en el arreglo de tareas
    108a:	2500      	movs	r5, #0
	uint8_t Index = 0;
    108c:	2000      	movs	r0, #0
    108e:	e7f3      	b.n	1078 <SchedulerAddTask+0x24>
    1090:	200001bc 	.word	0x200001bc

00001094 <SchedulerDeleteTask>:
*		uint8_t ATaskIndex		Handler de la tarea
*/
unsigned char SchedulerDeleteTask(const unsigned char TASK_INDEX)
{
	static unsigned char Return_code;
	if (SCH_tasks_G[TASK_INDEX].pTask == 0){
    1094:	0102      	lsls	r2, r0, #4
    1096:	4b0b      	ldr	r3, [pc, #44]	; (10c4 <SchedulerDeleteTask+0x30>)
    1098:	58d3      	ldr	r3, [r2, r3]
    109a:	2b00      	cmp	r3, #0
    109c:	d00d      	beq.n	10ba <SchedulerDeleteTask+0x26>
		Error_code_G = ERROR_SCH_CANNOT_DELETE_TASK;
		Return_code = RETURN_ERROR;
	}else{
		Return_code = RETURN_NORMAL;
    109e:	2200      	movs	r2, #0
    10a0:	4b09      	ldr	r3, [pc, #36]	; (10c8 <SchedulerDeleteTask+0x34>)
    10a2:	701a      	strb	r2, [r3, #0]
	}
	SCH_tasks_G[TASK_INDEX].pTask = 0x0000;
    10a4:	4b07      	ldr	r3, [pc, #28]	; (10c4 <SchedulerDeleteTask+0x30>)
    10a6:	0100      	lsls	r0, r0, #4
    10a8:	2200      	movs	r2, #0
    10aa:	50c2      	str	r2, [r0, r3]
	SCH_tasks_G[TASK_INDEX].Delay = 0;
    10ac:	1818      	adds	r0, r3, r0
    10ae:	6042      	str	r2, [r0, #4]
	SCH_tasks_G[TASK_INDEX].Period = 0;
    10b0:	6082      	str	r2, [r0, #8]
	SCH_tasks_G[TASK_INDEX].RunMe = 0;
    10b2:	7302      	strb	r2, [r0, #12]
	return Return_code;							
    10b4:	4b04      	ldr	r3, [pc, #16]	; (10c8 <SchedulerDeleteTask+0x34>)
    10b6:	7818      	ldrb	r0, [r3, #0]
}
    10b8:	4770      	bx	lr
		Return_code = RETURN_ERROR;
    10ba:	2201      	movs	r2, #1
    10bc:	4b02      	ldr	r3, [pc, #8]	; (10c8 <SchedulerDeleteTask+0x34>)
    10be:	701a      	strb	r2, [r3, #0]
    10c0:	e7f0      	b.n	10a4 <SchedulerDeleteTask+0x10>
    10c2:	46c0      	nop			; (mov r8, r8)
    10c4:	200001bc 	.word	0x200001bc
    10c8:	20000138 	.word	0x20000138

000010cc <SchedulerDispatchTasks>:
/*
*	SchedulerDispatchTasks
*		Esta funcion es la encargada de ejecutar las tareas que estan listas para correr.
*/
void SchedulerDispatchTasks(void)
{
    10cc:	b570      	push	{r4, r5, r6, lr}
    10ce:	4d0c      	ldr	r5, [pc, #48]	; (1100 <SchedulerDispatchTasks+0x34>)
	unsigned char Index;
	for (Index = 0; Index < SCH_MAX_TASKS; Index++){
    10d0:	2400      	movs	r4, #0
    10d2:	e007      	b.n	10e4 <SchedulerDispatchTasks+0x18>
		if (SCH_tasks_G[Index].RunMe > 0){
			(*SCH_tasks_G[Index].pTask)();							//	Ejecuta la tarea
			SCH_tasks_G[Index].RunMe -= 1;							//	RESET / REDUCE RunMe flag
			if (SCH_tasks_G[Index].Period == 0){
				SchedulerDeleteTask(Index);
    10d4:	0020      	movs	r0, r4
    10d6:	4b0b      	ldr	r3, [pc, #44]	; (1104 <SchedulerDispatchTasks+0x38>)
    10d8:	4798      	blx	r3
	for (Index = 0; Index < SCH_MAX_TASKS; Index++){
    10da:	3401      	adds	r4, #1
    10dc:	b2e4      	uxtb	r4, r4
    10de:	3510      	adds	r5, #16
    10e0:	2c10      	cmp	r4, #16
    10e2:	d00b      	beq.n	10fc <SchedulerDispatchTasks+0x30>
		if (SCH_tasks_G[Index].RunMe > 0){
    10e4:	7b2b      	ldrb	r3, [r5, #12]
    10e6:	2b00      	cmp	r3, #0
    10e8:	d0f7      	beq.n	10da <SchedulerDispatchTasks+0xe>
			(*SCH_tasks_G[Index].pTask)();							//	Ejecuta la tarea
    10ea:	682b      	ldr	r3, [r5, #0]
    10ec:	4798      	blx	r3
			SCH_tasks_G[Index].RunMe -= 1;							//	RESET / REDUCE RunMe flag
    10ee:	7b2b      	ldrb	r3, [r5, #12]
    10f0:	3b01      	subs	r3, #1
    10f2:	732b      	strb	r3, [r5, #12]
			if (SCH_tasks_G[Index].Period == 0){
    10f4:	68ab      	ldr	r3, [r5, #8]
    10f6:	2b00      	cmp	r3, #0
    10f8:	d1ef      	bne.n	10da <SchedulerDispatchTasks+0xe>
    10fa:	e7eb      	b.n	10d4 <SchedulerDispatchTasks+0x8>
			}
		}
	}
}
    10fc:	bd70      	pop	{r4, r5, r6, pc}
    10fe:	46c0      	nop			; (mov r8, r8)
    1100:	200001bc 	.word	0x200001bc
    1104:	00001095 	.word	0x00001095

00001108 <SchedulerTimerInit>:
/*
*	SchedulerTimerInit
*		Inicializa el modulo
*/
void SchedulerTimerInit(void)
{
    1108:	4b05      	ldr	r3, [pc, #20]	; (1120 <SchedulerTimerInit+0x18>)
    110a:	1c59      	adds	r1, r3, #1
    110c:	31ff      	adds	r1, #255	; 0xff
	uint8_t Index;
	for (Index = 0; Index < SCH_MAX_TASKS; Index++){
		SCH_tasks_G[Index].Delay = 0;
    110e:	2200      	movs	r2, #0
    1110:	605a      	str	r2, [r3, #4]
		SCH_tasks_G[Index].Period = 0;
    1112:	609a      	str	r2, [r3, #8]
		SCH_tasks_G[Index].pTask = 0;
    1114:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[Index].RunMe = 0;
    1116:	731a      	strb	r2, [r3, #12]
    1118:	3310      	adds	r3, #16
	for (Index = 0; Index < SCH_MAX_TASKS; Index++){
    111a:	428b      	cmp	r3, r1
    111c:	d1f8      	bne.n	1110 <SchedulerTimerInit+0x8>
	}
	
}
    111e:	4770      	bx	lr
    1120:	200001bc 	.word	0x200001bc

00001124 <SchedulerTimerStart>:
/*
*	SchedulerTimerStart
*		Inicia el scheduler al configurar el timer TC
*/
void SchedulerTimerStart(void)
{
    1124:	b510      	push	{r4, lr}
	configure_tc();
    1126:	4b02      	ldr	r3, [pc, #8]	; (1130 <SchedulerTimerStart+0xc>)
    1128:	4798      	blx	r3
	configure_tc_callbacks();
    112a:	4b02      	ldr	r3, [pc, #8]	; (1134 <SchedulerTimerStart+0x10>)
    112c:	4798      	blx	r3
    112e:	bd10      	pop	{r4, pc}
    1130:	00000f95 	.word	0x00000f95
    1134:	00001009 	.word	0x00001009

00001138 <UsartReadCallback>:
/*
 * 	UsartReadCallback:
 * 		Funcion que se llama cuando se recibe un byte
 * */
static void UsartReadCallback(const struct usart_module *const usart_module)
{
    1138:	b510      	push	{r4, lr}
	if(OnDataReceived)
    113a:	4b04      	ldr	r3, [pc, #16]	; (114c <UsartReadCallback+0x14>)
    113c:	681b      	ldr	r3, [r3, #0]
    113e:	2b00      	cmp	r3, #0
    1140:	d003      	beq.n	114a <UsartReadCallback+0x12>
		OnDataReceived(RxBuffer[0]);					//	llama al callback con el dato que llego
    1142:	4a03      	ldr	r2, [pc, #12]	; (1150 <UsartReadCallback+0x18>)
    1144:	7810      	ldrb	r0, [r2, #0]
    1146:	b2c0      	uxtb	r0, r0
    1148:	4798      	blx	r3
}
    114a:	bd10      	pop	{r4, pc}
    114c:	2000013c 	.word	0x2000013c
    1150:	200002dc 	.word	0x200002dc

00001154 <UsartWriteCallback>:
 * 	UsartWriteCallback:
 * 		Funcion que se llama cuando se termina de transmitir un buffer
 * */
static void UsartWriteCallback(const struct usart_module *const usart_module)
{
	FUsartTxBusyFlag = false;			//	Avisa que esta disponible
    1154:	2200      	movs	r2, #0
    1156:	4b01      	ldr	r3, [pc, #4]	; (115c <UsartWriteCallback+0x8>)
    1158:	701a      	strb	r2, [r3, #0]
}
    115a:	4770      	bx	lr
    115c:	20000139 	.word	0x20000139

00001160 <UsartInit>:
*	UsartInit:
*		Inicializa y habilita el puerto serie con los parametros de configuracion.
*
*/
void UsartInit(uint32_t ABaudRate, uint32_t AParity, uint32_t AStopBits, uint8_t ADataSize)
{
    1160:	b5f0      	push	{r4, r5, r6, r7, lr}
    1162:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1164:	2480      	movs	r4, #128	; 0x80
    1166:	05e4      	lsls	r4, r4, #23
    1168:	9400      	str	r4, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    116a:	2400      	movs	r4, #0
    116c:	9401      	str	r4, [sp, #4]
	config->parity           = USART_PARITY_NONE;
	config->stopbits         = USART_STOPBITS_1;
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    116e:	2501      	movs	r5, #1
    1170:	2624      	movs	r6, #36	; 0x24
    1172:	466f      	mov	r7, sp
    1174:	55bd      	strb	r5, [r7, r6]
	config->transmitter_enable = true;
    1176:	3601      	adds	r6, #1
    1178:	55bd      	strb	r5, [r7, r6]
	config->clock_polarity_inverted = false;
    117a:	2500      	movs	r5, #0
    117c:	3601      	adds	r6, #1
    117e:	55bc      	strb	r4, [r7, r6]
	config->use_external_clock = false;
    1180:	3601      	adds	r6, #1
    1182:	55bc      	strb	r4, [r7, r6]
	config->ext_clock_freq   = 0;
    1184:	940a      	str	r4, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1186:	3605      	adds	r6, #5
    1188:	55bc      	strb	r4, [r7, r6]
	config->generator_source = GCLK_GENERATOR_0;
    118a:	3601      	adds	r6, #1
    118c:	55bc      	strb	r4, [r7, r6]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    118e:	9405      	str	r4, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1190:	823c      	strh	r4, [r7, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    1192:	76fc      	strb	r4, [r7, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    1194:	763d      	strb	r5, [r7, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    1196:	773d      	strb	r5, [r7, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1198:	767d      	strb	r5, [r7, #25]
	config->receive_pulse_length                    = 19;
    119a:	2413      	movs	r4, #19
    119c:	76bc      	strb	r4, [r7, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    119e:	777d      	strb	r5, [r7, #29]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);							//	obtiene configuracion por defecto
	/**** Configura los parametros de comunicacion ****/
	config_usart.baudrate = ABaudRate;
    11a0:	9008      	str	r0, [sp, #32]
	config_usart.character_size = ADataSize;
    11a2:	72fb      	strb	r3, [r7, #11]
	config_usart.parity = AParity;
    11a4:	8139      	strh	r1, [r7, #8]
	config_usart.stopbits = AStopBits;
    11a6:	72ba      	strb	r2, [r7, #10]
	/***** Configura los pines usados ****/
	config_usart.mux_setting = EXT2_UART_SERCOM_MUX_SETTING;
    11a8:	2380      	movs	r3, #128	; 0x80
    11aa:	035b      	lsls	r3, r3, #13
    11ac:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = EXT2_UART_SERCOM_PINMUX_PAD0;			//	PB12 TX
    11ae:	4b1c      	ldr	r3, [pc, #112]	; (1220 <UsartInit+0xc0>)
    11b0:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = EXT2_UART_SERCOM_PINMUX_PAD1;			//	PB13 RX
    11b2:	4b1c      	ldr	r3, [pc, #112]	; (1224 <UsartInit+0xc4>)
    11b4:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = EXT2_UART_SERCOM_PINMUX_PAD2;
    11b6:	2301      	movs	r3, #1
    11b8:	425b      	negs	r3, r3
    11ba:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = EXT2_UART_SERCOM_PINMUX_PAD3;
    11bc:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(&usart_instance, EXT2_UART_MODULE, &config_usart) != STATUS_OK) {}
    11be:	4d1a      	ldr	r5, [pc, #104]	; (1228 <UsartInit+0xc8>)
    11c0:	4c1a      	ldr	r4, [pc, #104]	; (122c <UsartInit+0xcc>)
    11c2:	466a      	mov	r2, sp
    11c4:	491a      	ldr	r1, [pc, #104]	; (1230 <UsartInit+0xd0>)
    11c6:	0028      	movs	r0, r5
    11c8:	47a0      	blx	r4
    11ca:	2800      	cmp	r0, #0
    11cc:	d1f9      	bne.n	11c2 <UsartInit+0x62>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    11ce:	4d16      	ldr	r5, [pc, #88]	; (1228 <UsartInit+0xc8>)
    11d0:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    11d2:	0020      	movs	r0, r4
    11d4:	4b17      	ldr	r3, [pc, #92]	; (1234 <UsartInit+0xd4>)
    11d6:	4798      	blx	r3
    11d8:	231f      	movs	r3, #31
    11da:	4018      	ands	r0, r3
    11dc:	3b1e      	subs	r3, #30
    11de:	4083      	lsls	r3, r0
    11e0:	4a15      	ldr	r2, [pc, #84]	; (1238 <UsartInit+0xd8>)
    11e2:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    11e4:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    11e6:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    11e8:	2b00      	cmp	r3, #0
    11ea:	d1fc      	bne.n	11e6 <UsartInit+0x86>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    11ec:	6823      	ldr	r3, [r4, #0]
    11ee:	2202      	movs	r2, #2
    11f0:	4313      	orrs	r3, r2
    11f2:	6023      	str	r3, [r4, #0]
	usart_enable(&usart_instance);
	usart_register_callback(&usart_instance, UsartWriteCallback, USART_CALLBACK_BUFFER_TRANSMITTED);
    11f4:	4c0c      	ldr	r4, [pc, #48]	; (1228 <UsartInit+0xc8>)
    11f6:	2200      	movs	r2, #0
    11f8:	4910      	ldr	r1, [pc, #64]	; (123c <UsartInit+0xdc>)
    11fa:	0020      	movs	r0, r4
    11fc:	4d10      	ldr	r5, [pc, #64]	; (1240 <UsartInit+0xe0>)
    11fe:	47a8      	blx	r5
	usart_register_callback(&usart_instance, UsartReadCallback, USART_CALLBACK_BUFFER_RECEIVED);
    1200:	2201      	movs	r2, #1
    1202:	4910      	ldr	r1, [pc, #64]	; (1244 <UsartInit+0xe4>)
    1204:	0020      	movs	r0, r4
    1206:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    1208:	2231      	movs	r2, #49	; 0x31
    120a:	5ca3      	ldrb	r3, [r4, r2]
    120c:	2103      	movs	r1, #3
    120e:	430b      	orrs	r3, r1
    1210:	54a3      	strb	r3, [r4, r2]
	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
	FUsartTxBusyFlag = false;
    1212:	2300      	movs	r3, #0
    1214:	4a0c      	ldr	r2, [pc, #48]	; (1248 <UsartInit+0xe8>)
    1216:	7013      	strb	r3, [r2, #0]
	OnDataReceived = 0;
    1218:	4a0c      	ldr	r2, [pc, #48]	; (124c <UsartInit+0xec>)
    121a:	6013      	str	r3, [r2, #0]
}
    121c:	b011      	add	sp, #68	; 0x44
    121e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1220:	002c0002 	.word	0x002c0002
    1224:	002d0002 	.word	0x002d0002
    1228:	20000140 	.word	0x20000140
    122c:	00001979 	.word	0x00001979
    1230:	42001800 	.word	0x42001800
    1234:	00001f75 	.word	0x00001f75
    1238:	e000e100 	.word	0xe000e100
    123c:	00001155 	.word	0x00001155
    1240:	00001d49 	.word	0x00001d49
    1244:	00001139 	.word	0x00001139
    1248:	20000139 	.word	0x20000139
    124c:	2000013c 	.word	0x2000013c

00001250 <SendBuffer>:
*	Devuelve
*		0		Funcion exitosa
*		-1		Falla
*/
int32_t SendBuffer(uint8_t *ABuffer, uint32_t ALenght)
{
    1250:	b510      	push	{r4, lr}
	if(FUsartTxBusyFlag == false){
    1252:	4b11      	ldr	r3, [pc, #68]	; (1298 <SendBuffer+0x48>)
    1254:	781b      	ldrb	r3, [r3, #0]
    1256:	2b00      	cmp	r3, #0
    1258:	d114      	bne.n	1284 <SendBuffer+0x34>
		if(ALenght < MAX_TX_BUFFER_LENGTH){
    125a:	2927      	cmp	r1, #39	; 0x27
    125c:	d815      	bhi.n	128a <SendBuffer+0x3a>
			for(uint32_t i = 0; i< ALenght;i++)
    125e:	2900      	cmp	r1, #0
    1260:	d005      	beq.n	126e <SendBuffer+0x1e>
				TxBuffer[i] = *(ABuffer + i);
    1262:	4a0e      	ldr	r2, [pc, #56]	; (129c <SendBuffer+0x4c>)
    1264:	5cc4      	ldrb	r4, [r0, r3]
    1266:	54d4      	strb	r4, [r2, r3]
			for(uint32_t i = 0; i< ALenght;i++)
    1268:	3301      	adds	r3, #1
    126a:	4299      	cmp	r1, r3
    126c:	d1fa      	bne.n	1264 <SendBuffer+0x14>
			if(usart_write_buffer_job(&usart_instance,&TxBuffer[0],ALenght) == STATUS_OK){
    126e:	b28a      	uxth	r2, r1
    1270:	490a      	ldr	r1, [pc, #40]	; (129c <SendBuffer+0x4c>)
    1272:	480b      	ldr	r0, [pc, #44]	; (12a0 <SendBuffer+0x50>)
    1274:	4b0b      	ldr	r3, [pc, #44]	; (12a4 <SendBuffer+0x54>)
    1276:	4798      	blx	r3
    1278:	2800      	cmp	r0, #0
    127a:	d109      	bne.n	1290 <SendBuffer+0x40>
				FUsartTxBusyFlag = true;
    127c:	2201      	movs	r2, #1
    127e:	4b06      	ldr	r3, [pc, #24]	; (1298 <SendBuffer+0x48>)
    1280:	701a      	strb	r2, [r3, #0]
				return -1;	
		}else
			return -1;
	}else
		return -1;
}
    1282:	bd10      	pop	{r4, pc}
		return -1;
    1284:	2001      	movs	r0, #1
    1286:	4240      	negs	r0, r0
    1288:	e7fb      	b.n	1282 <SendBuffer+0x32>
			return -1;
    128a:	2001      	movs	r0, #1
    128c:	4240      	negs	r0, r0
    128e:	e7f8      	b.n	1282 <SendBuffer+0x32>
				return -1;	
    1290:	2001      	movs	r0, #1
    1292:	4240      	negs	r0, r0
    1294:	e7f5      	b.n	1282 <SendBuffer+0x32>
    1296:	46c0      	nop			; (mov r8, r8)
    1298:	20000139 	.word	0x20000139
    129c:	200002e0 	.word	0x200002e0
    12a0:	20000140 	.word	0x20000140
    12a4:	00001d61 	.word	0x00001d61

000012a8 <CheckRx>:
 * 	CheckRx:
 * 		Esta funcion debe ser llamada asincronamente desde el main para darle funcionalidad al driver
 * 		de recepcion por callback esto es propio de la biblioteca de Atmel
 * */
void CheckRx(void)
{
    12a8:	b510      	push	{r4, lr}
	usart_read_buffer_job(&usart_instance,	(uint8_t *)RxBuffer, MAX_RX_BUFFER_LENGTH);
    12aa:	2201      	movs	r2, #1
    12ac:	4902      	ldr	r1, [pc, #8]	; (12b8 <CheckRx+0x10>)
    12ae:	4803      	ldr	r0, [pc, #12]	; (12bc <CheckRx+0x14>)
    12b0:	4b03      	ldr	r3, [pc, #12]	; (12c0 <CheckRx+0x18>)
    12b2:	4798      	blx	r3
}
    12b4:	bd10      	pop	{r4, pc}
    12b6:	46c0      	nop			; (mov r8, r8)
    12b8:	200002dc 	.word	0x200002dc
    12bc:	20000140 	.word	0x20000140
    12c0:	00001d81 	.word	0x00001d81

000012c4 <RegOnDataReceived>:
 * 	RegOnDataReceived:
 * 		Funcion que registra el callback que se va a llamar cuando llegue un byte al puerto serie
 * */
void RegOnDataReceived(TOnDataReceived AOnDataReceived)
{
	OnDataReceived = AOnDataReceived;
    12c4:	4b01      	ldr	r3, [pc, #4]	; (12cc <RegOnDataReceived+0x8>)
    12c6:	6018      	str	r0, [r3, #0]
}
    12c8:	4770      	bx	lr
    12ca:	46c0      	nop			; (mov r8, r8)
    12cc:	2000013c 	.word	0x2000013c

000012d0 <rtc_calendar_enable>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    12d0:	6802      	ldr	r2, [r0, #0]
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    12d2:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    12d4:	b25b      	sxtb	r3, r3
    12d6:	2b00      	cmp	r3, #0
    12d8:	dbfb      	blt.n	12d2 <rtc_calendar_enable+0x2>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
    12da:	8813      	ldrh	r3, [r2, #0]
    12dc:	2102      	movs	r1, #2
    12de:	430b      	orrs	r3, r1
    12e0:	8013      	strh	r3, [r2, #0]
}
    12e2:	4770      	bx	lr

000012e4 <rtc_calendar_disable>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    12e4:	6802      	ldr	r2, [r0, #0]
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    12e6:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    12e8:	b25b      	sxtb	r3, r3
    12ea:	2b00      	cmp	r3, #0
    12ec:	dbfb      	blt.n	12e6 <rtc_calendar_disable+0x2>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE2.INTENCLR.reg = RTC_MODE2_INTENCLR_MASK;
    12ee:	23c1      	movs	r3, #193	; 0xc1
    12f0:	7193      	strb	r3, [r2, #6]
	/* Clear interrupt flag */
	rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_MASK;
    12f2:	7213      	strb	r3, [r2, #8]

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
    12f4:	8813      	ldrh	r3, [r2, #0]
    12f6:	2102      	movs	r1, #2
    12f8:	438b      	bics	r3, r1
    12fa:	8013      	strh	r3, [r2, #0]
}
    12fc:	4770      	bx	lr
	...

00001300 <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
    1300:	b570      	push	{r4, r5, r6, lr}
    1302:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    1304:	6805      	ldr	r5, [r0, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);
    1306:	4b06      	ldr	r3, [pc, #24]	; (1320 <rtc_calendar_reset+0x20>)
    1308:	4798      	blx	r3
	Rtc *const rtc_module = module->hw;
    130a:	6822      	ldr	r2, [r4, #0]
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    130c:	7a93      	ldrb	r3, [r2, #10]
#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
	module->enabled_callback    = 0;
#endif

	while (rtc_calendar_is_syncing(module)) {
    130e:	b25b      	sxtb	r3, r3
    1310:	2b00      	cmp	r3, #0
    1312:	dbfb      	blt.n	130c <rtc_calendar_reset+0xc>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
    1314:	882b      	ldrh	r3, [r5, #0]
    1316:	2201      	movs	r2, #1
    1318:	4313      	orrs	r3, r2
    131a:	802b      	strh	r3, [r5, #0]
}
    131c:	bd70      	pop	{r4, r5, r6, pc}
    131e:	46c0      	nop			; (mov r8, r8)
    1320:	000012e5 	.word	0x000012e5

00001324 <rtc_calendar_time_to_register_value>:
 * \return 32-bit value.
 */
uint32_t rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
    1324:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
    1326:	88cb      	ldrh	r3, [r1, #6]
    1328:	88c2      	ldrh	r2, [r0, #6]
    132a:	1a9a      	subs	r2, r3, r2
    132c:	0692      	lsls	r2, r2, #26
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
    132e:	794b      	ldrb	r3, [r1, #5]
    1330:	059b      	lsls	r3, r3, #22

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
    1332:	790c      	ldrb	r4, [r1, #4]
    1334:	0464      	lsls	r4, r4, #17

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
    1336:	4323      	orrs	r3, r4
    1338:	788c      	ldrb	r4, [r1, #2]
    133a:	0324      	lsls	r4, r4, #12
    133c:	4323      	orrs	r3, r4
    133e:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
    1340:	7902      	ldrb	r2, [r0, #4]
    1342:	2a00      	cmp	r2, #0
    1344:	d105      	bne.n	1352 <rtc_calendar_time_to_register_value+0x2e>
    1346:	78ca      	ldrb	r2, [r1, #3]
    1348:	2a00      	cmp	r2, #0
    134a:	d002      	beq.n	1352 <rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
    134c:	2280      	movs	r2, #128	; 0x80
    134e:	0252      	lsls	r2, r2, #9
    1350:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
    1352:	7848      	ldrb	r0, [r1, #1]
    1354:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
    1356:	780a      	ldrb	r2, [r1, #0]
    1358:	4310      	orrs	r0, r2
    135a:	4318      	orrs	r0, r3

	return register_value;
}
    135c:	bd10      	pop	{r4, pc}

0000135e <rtc_calendar_register_value_to_time>:
 */
void rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
    135e:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
    1360:	0e8b      	lsrs	r3, r1, #26
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;
    1362:	88c4      	ldrh	r4, [r0, #6]
    1364:	191b      	adds	r3, r3, r4
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
    1366:	80d3      	strh	r3, [r2, #6]

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
    1368:	018b      	lsls	r3, r1, #6
    136a:	0f1b      	lsrs	r3, r3, #28
    136c:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
    136e:	028b      	lsls	r3, r1, #10
    1370:	0edb      	lsrs	r3, r3, #27
    1372:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
    1374:	7903      	ldrb	r3, [r0, #4]
    1376:	2b00      	cmp	r3, #0
    1378:	d10c      	bne.n	1394 <rtc_calendar_register_value_to_time+0x36>
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
    137a:	040b      	lsls	r3, r1, #16
    137c:	0f1b      	lsrs	r3, r3, #28
		time->hour = ((register_value &
    137e:	7093      	strb	r3, [r2, #2]
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
    1380:	03cb      	lsls	r3, r1, #15
    1382:	0fdb      	lsrs	r3, r3, #31
    1384:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
    1386:	0988      	lsrs	r0, r1, #6
    1388:	233f      	movs	r3, #63	; 0x3f
    138a:	4018      	ands	r0, r3
    138c:	7050      	strb	r0, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
    138e:	4019      	ands	r1, r3
    1390:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
    1392:	bd10      	pop	{r4, pc}
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
    1394:	03cb      	lsls	r3, r1, #15
    1396:	0edb      	lsrs	r3, r3, #27
    1398:	7093      	strb	r3, [r2, #2]
    139a:	e7f4      	b.n	1386 <rtc_calendar_register_value_to_time+0x28>

0000139c <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
    139c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    139e:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = rtc_calendar_time_to_register_value(module, time);
    13a0:	4b03      	ldr	r3, [pc, #12]	; (13b0 <rtc_calendar_set_time+0x14>)
    13a2:	4798      	blx	r3
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    13a4:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
    13a6:	b25b      	sxtb	r3, r3
    13a8:	2b00      	cmp	r3, #0
    13aa:	dbfb      	blt.n	13a4 <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
    13ac:	6120      	str	r0, [r4, #16]
}
    13ae:	bd10      	pop	{r4, pc}
    13b0:	00001325 	.word	0x00001325

000013b4 <rtc_calendar_get_time>:
 * \param[out] time  Pointer to value that will be filled with current time
 */
void rtc_calendar_get_time(
		struct rtc_module *const module,
		struct rtc_calendar_time *const time)
{
    13b4:	b510      	push	{r4, lr}
    13b6:	000a      	movs	r2, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    13b8:	6803      	ldr	r3, [r0, #0]

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if (!(module->continuously_update)) {
    13ba:	7941      	ldrb	r1, [r0, #5]
    13bc:	2900      	cmp	r1, #0
    13be:	d006      	beq.n	13ce <rtc_calendar_get_time+0x1a>
		rtc_module->MODE2.READREQ.reg = RTC_READREQ_RREQ;

		while (rtc_calendar_is_syncing(module)) {
			/* Wait for synchronization */
		}
	} else if (!(rtc_module->MODE2.READREQ.reg & RTC_READREQ_RCONT)){
    13c0:	8859      	ldrh	r1, [r3, #2]
    13c2:	0449      	lsls	r1, r1, #17
    13c4:	d50b      	bpl.n	13de <rtc_calendar_get_time+0x2a>
			/* Wait for synchronization */
		}
	}

	/* Read value. */
	uint32_t register_value = rtc_module->MODE2.CLOCK.reg;
    13c6:	6919      	ldr	r1, [r3, #16]

	/* Convert value to time structure. */
	rtc_calendar_register_value_to_time(module, register_value, time);
    13c8:	4b0a      	ldr	r3, [pc, #40]	; (13f4 <rtc_calendar_get_time+0x40>)
    13ca:	4798      	blx	r3
}
    13cc:	bd10      	pop	{r4, pc}
		rtc_module->MODE2.READREQ.reg = RTC_READREQ_RREQ;
    13ce:	490a      	ldr	r1, [pc, #40]	; (13f8 <rtc_calendar_get_time+0x44>)
    13d0:	8059      	strh	r1, [r3, #2]
	Rtc *const rtc_module = module->hw;
    13d2:	6804      	ldr	r4, [r0, #0]
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    13d4:	7aa1      	ldrb	r1, [r4, #10]
		while (rtc_calendar_is_syncing(module)) {
    13d6:	b249      	sxtb	r1, r1
    13d8:	2900      	cmp	r1, #0
    13da:	dbfb      	blt.n	13d4 <rtc_calendar_get_time+0x20>
    13dc:	e7f3      	b.n	13c6 <rtc_calendar_get_time+0x12>
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT | RTC_READREQ_RREQ;
    13de:	8859      	ldrh	r1, [r3, #2]
    13e0:	24c0      	movs	r4, #192	; 0xc0
    13e2:	0224      	lsls	r4, r4, #8
    13e4:	4321      	orrs	r1, r4
    13e6:	8059      	strh	r1, [r3, #2]
	Rtc *const rtc_module = module->hw;
    13e8:	6804      	ldr	r4, [r0, #0]
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    13ea:	7aa1      	ldrb	r1, [r4, #10]
		while (rtc_calendar_is_syncing(module)) {
    13ec:	b249      	sxtb	r1, r1
    13ee:	2900      	cmp	r1, #0
    13f0:	dbfb      	blt.n	13ea <rtc_calendar_get_time+0x36>
    13f2:	e7e8      	b.n	13c6 <rtc_calendar_get_time+0x12>
    13f4:	0000135f 	.word	0x0000135f
    13f8:	ffff8000 	.word	0xffff8000

000013fc <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
    13fc:	b570      	push	{r4, r5, r6, lr}
    13fe:	000d      	movs	r5, r1
    1400:	0014      	movs	r4, r2

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
    1402:	2317      	movs	r3, #23
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
    1404:	2a01      	cmp	r2, #1
    1406:	d901      	bls.n	140c <rtc_calendar_set_alarm+0x10>

	/* Set alarm mask */
	rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;

	return STATUS_OK;
}
    1408:	0018      	movs	r0, r3
    140a:	bd70      	pop	{r4, r5, r6, pc}
	Rtc *const rtc_module = module->hw;
    140c:	6806      	ldr	r6, [r0, #0]
	uint32_t register_value = rtc_calendar_time_to_register_value(module, &(alarm->time));
    140e:	4b06      	ldr	r3, [pc, #24]	; (1428 <rtc_calendar_set_alarm+0x2c>)
    1410:	4798      	blx	r3
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    1412:	7ab3      	ldrb	r3, [r6, #10]
	while (rtc_calendar_is_syncing(module)) {
    1414:	b25b      	sxtb	r3, r3
    1416:	2b00      	cmp	r3, #0
    1418:	dbfb      	blt.n	1412 <rtc_calendar_set_alarm+0x16>
    141a:	00e4      	lsls	r4, r4, #3
    141c:	1934      	adds	r4, r6, r4
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
    141e:	61a0      	str	r0, [r4, #24]
	rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
    1420:	7a2b      	ldrb	r3, [r5, #8]
    1422:	7723      	strb	r3, [r4, #28]
	return STATUS_OK;
    1424:	2300      	movs	r3, #0
    1426:	e7ef      	b.n	1408 <rtc_calendar_set_alarm+0xc>
    1428:	00001325 	.word	0x00001325

0000142c <rtc_calendar_init>:
{
    142c:	b530      	push	{r4, r5, lr}
    142e:	b083      	sub	sp, #12
    1430:	0005      	movs	r5, r0
    1432:	0014      	movs	r4, r2
	module->hw = hw;
    1434:	6001      	str	r1, [r0, #0]
			PM->APBAMASK.reg |= mask;
    1436:	4a1c      	ldr	r2, [pc, #112]	; (14a8 <rtc_calendar_init+0x7c>)
    1438:	6993      	ldr	r3, [r2, #24]
    143a:	2120      	movs	r1, #32
    143c:	430b      	orrs	r3, r1
    143e:	6193      	str	r3, [r2, #24]
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
    1440:	a901      	add	r1, sp, #4
    1442:	2302      	movs	r3, #2
    1444:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
    1446:	2004      	movs	r0, #4
    1448:	4b18      	ldr	r3, [pc, #96]	; (14ac <rtc_calendar_init+0x80>)
    144a:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
    144c:	2004      	movs	r0, #4
    144e:	4b18      	ldr	r3, [pc, #96]	; (14b0 <rtc_calendar_init+0x84>)
    1450:	4798      	blx	r3
	rtc_calendar_reset(module);
    1452:	0028      	movs	r0, r5
    1454:	4b17      	ldr	r3, [pc, #92]	; (14b4 <rtc_calendar_init+0x88>)
    1456:	4798      	blx	r3
	module->clock_24h           = config->clock_24h;
    1458:	7923      	ldrb	r3, [r4, #4]
    145a:	712b      	strb	r3, [r5, #4]
	module->continuously_update = config->continuously_update;
    145c:	78e3      	ldrb	r3, [r4, #3]
    145e:	716b      	strb	r3, [r5, #5]
	module->year_init_value     = config->year_init_value;
    1460:	88e3      	ldrh	r3, [r4, #6]
    1462:	80eb      	strh	r3, [r5, #6]
	_rtc_instance[0] = module;
    1464:	4b14      	ldr	r3, [pc, #80]	; (14b8 <rtc_calendar_init+0x8c>)
    1466:	601d      	str	r5, [r3, #0]
	Rtc *const rtc_module = module->hw;
    1468:	682a      	ldr	r2, [r5, #0]
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
    146a:	8823      	ldrh	r3, [r4, #0]
	if (!(config->clock_24h)) {
    146c:	7921      	ldrb	r1, [r4, #4]
    146e:	2900      	cmp	r1, #0
    1470:	d017      	beq.n	14a2 <rtc_calendar_init+0x76>
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
    1472:	2108      	movs	r1, #8
    1474:	430b      	orrs	r3, r1
	if (config->clear_on_match) {
    1476:	78a1      	ldrb	r1, [r4, #2]
    1478:	2900      	cmp	r1, #0
    147a:	d001      	beq.n	1480 <rtc_calendar_init+0x54>
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
    147c:	2180      	movs	r1, #128	; 0x80
    147e:	430b      	orrs	r3, r1
	rtc_module->MODE2.CTRL.reg = tmp_reg;
    1480:	8013      	strh	r3, [r2, #0]
	if (config->continuously_update) {
    1482:	78e3      	ldrb	r3, [r4, #3]
    1484:	2b00      	cmp	r3, #0
    1486:	d004      	beq.n	1492 <rtc_calendar_init+0x66>
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
    1488:	8853      	ldrh	r3, [r2, #2]
    148a:	2180      	movs	r1, #128	; 0x80
    148c:	01c9      	lsls	r1, r1, #7
    148e:	430b      	orrs	r3, r1
    1490:	8053      	strh	r3, [r2, #2]
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
    1492:	0021      	movs	r1, r4
    1494:	3108      	adds	r1, #8
    1496:	2200      	movs	r2, #0
    1498:	0028      	movs	r0, r5
    149a:	4b08      	ldr	r3, [pc, #32]	; (14bc <rtc_calendar_init+0x90>)
    149c:	4798      	blx	r3
}
    149e:	b003      	add	sp, #12
    14a0:	bd30      	pop	{r4, r5, pc}
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
    14a2:	2148      	movs	r1, #72	; 0x48
    14a4:	430b      	orrs	r3, r1
    14a6:	e7e6      	b.n	1476 <rtc_calendar_init+0x4a>
    14a8:	40000400 	.word	0x40000400
    14ac:	000026f9 	.word	0x000026f9
    14b0:	0000266d 	.word	0x0000266d
    14b4:	00001301 	.word	0x00001301
    14b8:	20000308 	.word	0x20000308
    14bc:	000013fd 	.word	0x000013fd

000014c0 <rtc_calendar_get_alarm>:
 */
enum status_code rtc_calendar_get_alarm(
		struct rtc_module *const module,
		struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
    14c0:	b570      	push	{r4, r5, r6, lr}
    14c2:	000c      	movs	r4, r1

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
    14c4:	2317      	movs	r3, #23
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
    14c6:	2a01      	cmp	r2, #1
    14c8:	d901      	bls.n	14ce <rtc_calendar_get_alarm+0xe>

	/* Read alarm mask */
	alarm->mask = (enum rtc_calendar_alarm_mask)rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg;

	return STATUS_OK;
}
    14ca:	0018      	movs	r0, r3
    14cc:	bd70      	pop	{r4, r5, r6, pc}
    14ce:	00d2      	lsls	r2, r2, #3
    14d0:	6803      	ldr	r3, [r0, #0]
    14d2:	189d      	adds	r5, r3, r2
	uint32_t register_value =
    14d4:	69a9      	ldr	r1, [r5, #24]
	rtc_calendar_register_value_to_time(module, register_value, &(alarm->time));
    14d6:	0022      	movs	r2, r4
    14d8:	4b02      	ldr	r3, [pc, #8]	; (14e4 <rtc_calendar_get_alarm+0x24>)
    14da:	4798      	blx	r3
	alarm->mask = (enum rtc_calendar_alarm_mask)rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg;
    14dc:	7f2b      	ldrb	r3, [r5, #28]
    14de:	7223      	strb	r3, [r4, #8]
	return STATUS_OK;
    14e0:	2300      	movs	r3, #0
    14e2:	e7f2      	b.n	14ca <rtc_calendar_get_alarm+0xa>
    14e4:	0000135f 	.word	0x0000135f

000014e8 <rtc_calendar_swap_time_mode>:
{
    14e8:	b570      	push	{r4, r5, r6, lr}
    14ea:	b086      	sub	sp, #24
    14ec:	0004      	movs	r4, r0
	Rtc *const rtc_module = module->hw;
    14ee:	6806      	ldr	r6, [r0, #0]
	rtc_calendar_get_time(module, &time);
    14f0:	a904      	add	r1, sp, #16
    14f2:	4b3d      	ldr	r3, [pc, #244]	; (15e8 <rtc_calendar_swap_time_mode+0x100>)
    14f4:	4798      	blx	r3
	if (module->clock_24h) {
    14f6:	7923      	ldrb	r3, [r4, #4]
    14f8:	2b00      	cmp	r3, #0
    14fa:	d042      	beq.n	1582 <rtc_calendar_swap_time_mode+0x9a>
		time.pm = (uint8_t)(time.hour / 12);
    14fc:	aa04      	add	r2, sp, #16
    14fe:	7890      	ldrb	r0, [r2, #2]
    1500:	230b      	movs	r3, #11
    1502:	4283      	cmp	r3, r0
    1504:	419b      	sbcs	r3, r3
    1506:	425b      	negs	r3, r3
    1508:	70d3      	strb	r3, [r2, #3]
		time.hour = time.hour % 12;
    150a:	210c      	movs	r1, #12
    150c:	4b37      	ldr	r3, [pc, #220]	; (15ec <rtc_calendar_swap_time_mode+0x104>)
    150e:	4798      	blx	r3
    1510:	b2c9      	uxtb	r1, r1
		if (time.hour == 0) {
    1512:	2900      	cmp	r1, #0
    1514:	d016      	beq.n	1544 <rtc_calendar_swap_time_mode+0x5c>
		time.hour = time.hour % 12;
    1516:	ab04      	add	r3, sp, #16
    1518:	7099      	strb	r1, [r3, #2]
			rtc_calendar_get_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
    151a:	ad01      	add	r5, sp, #4
    151c:	2200      	movs	r2, #0
    151e:	0029      	movs	r1, r5
    1520:	0020      	movs	r0, r4
    1522:	4b33      	ldr	r3, [pc, #204]	; (15f0 <rtc_calendar_swap_time_mode+0x108>)
    1524:	4798      	blx	r3
			alarm.time.pm = (uint8_t)(alarm.time.hour / 12);
    1526:	78a8      	ldrb	r0, [r5, #2]
    1528:	230b      	movs	r3, #11
    152a:	4283      	cmp	r3, r0
    152c:	419b      	sbcs	r3, r3
    152e:	425b      	negs	r3, r3
    1530:	70eb      	strb	r3, [r5, #3]
			alarm.time.hour = alarm.time.hour % 12;
    1532:	210c      	movs	r1, #12
    1534:	4b2d      	ldr	r3, [pc, #180]	; (15ec <rtc_calendar_swap_time_mode+0x104>)
    1536:	4798      	blx	r3
    1538:	b2c9      	uxtb	r1, r1
			if (alarm.time.hour == 0) {
    153a:	2900      	cmp	r1, #0
    153c:	d006      	beq.n	154c <rtc_calendar_swap_time_mode+0x64>
			alarm.time.hour = alarm.time.hour % 12;
    153e:	ab01      	add	r3, sp, #4
    1540:	7099      	strb	r1, [r3, #2]
    1542:	e006      	b.n	1552 <rtc_calendar_swap_time_mode+0x6a>
			time.hour = 12;
    1544:	220c      	movs	r2, #12
    1546:	ab04      	add	r3, sp, #16
    1548:	709a      	strb	r2, [r3, #2]
    154a:	e7e6      	b.n	151a <rtc_calendar_swap_time_mode+0x32>
				alarm.time.hour = 12;
    154c:	220c      	movs	r2, #12
    154e:	ab01      	add	r3, sp, #4
    1550:	709a      	strb	r2, [r3, #2]
			module->clock_24h = false;
    1552:	2500      	movs	r5, #0
    1554:	7125      	strb	r5, [r4, #4]
			rtc_calendar_set_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
    1556:	2200      	movs	r2, #0
    1558:	a901      	add	r1, sp, #4
    155a:	0020      	movs	r0, r4
    155c:	4b25      	ldr	r3, [pc, #148]	; (15f4 <rtc_calendar_swap_time_mode+0x10c>)
    155e:	4798      	blx	r3
		module->clock_24h = false;
    1560:	7125      	strb	r5, [r4, #4]
	rtc_calendar_disable(module);
    1562:	0020      	movs	r0, r4
    1564:	4b24      	ldr	r3, [pc, #144]	; (15f8 <rtc_calendar_swap_time_mode+0x110>)
    1566:	4798      	blx	r3
	rtc_module->MODE2.CTRL.reg ^= RTC_MODE2_CTRL_CLKREP;
    1568:	8833      	ldrh	r3, [r6, #0]
    156a:	2240      	movs	r2, #64	; 0x40
    156c:	4053      	eors	r3, r2
    156e:	8033      	strh	r3, [r6, #0]
	rtc_calendar_enable(module);
    1570:	0020      	movs	r0, r4
    1572:	4b22      	ldr	r3, [pc, #136]	; (15fc <rtc_calendar_swap_time_mode+0x114>)
    1574:	4798      	blx	r3
	rtc_calendar_set_time(module, &time);
    1576:	a904      	add	r1, sp, #16
    1578:	0020      	movs	r0, r4
    157a:	4b21      	ldr	r3, [pc, #132]	; (1600 <rtc_calendar_swap_time_mode+0x118>)
    157c:	4798      	blx	r3
}
    157e:	b006      	add	sp, #24
    1580:	bd70      	pop	{r4, r5, r6, pc}
		if (time.pm == 1) {
    1582:	ab04      	add	r3, sp, #16
    1584:	78db      	ldrb	r3, [r3, #3]
    1586:	2b00      	cmp	r3, #0
    1588:	d015      	beq.n	15b6 <rtc_calendar_swap_time_mode+0xce>
			time.hour = time.hour + 12;
    158a:	ab04      	add	r3, sp, #16
    158c:	789a      	ldrb	r2, [r3, #2]
    158e:	320c      	adds	r2, #12
    1590:	709a      	strb	r2, [r3, #2]
			time.pm = 0;
    1592:	2200      	movs	r2, #0
    1594:	70da      	strb	r2, [r3, #3]
			rtc_calendar_get_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
    1596:	ad01      	add	r5, sp, #4
    1598:	2200      	movs	r2, #0
    159a:	0029      	movs	r1, r5
    159c:	0020      	movs	r0, r4
    159e:	4b14      	ldr	r3, [pc, #80]	; (15f0 <rtc_calendar_swap_time_mode+0x108>)
    15a0:	4798      	blx	r3
			if (alarm.time.pm == 1) {
    15a2:	78eb      	ldrb	r3, [r5, #3]
    15a4:	2b00      	cmp	r3, #0
    15a6:	d10e      	bne.n	15c6 <rtc_calendar_swap_time_mode+0xde>
			} else if (alarm.time.hour == 12) {
    15a8:	ab01      	add	r3, sp, #4
    15aa:	789b      	ldrb	r3, [r3, #2]
    15ac:	2b0c      	cmp	r3, #12
    15ae:	d017      	beq.n	15e0 <rtc_calendar_swap_time_mode+0xf8>
		module->clock_24h = true;
    15b0:	2301      	movs	r3, #1
    15b2:	7123      	strb	r3, [r4, #4]
    15b4:	e7d5      	b.n	1562 <rtc_calendar_swap_time_mode+0x7a>
		} else if (time.hour == 12) {
    15b6:	ab04      	add	r3, sp, #16
    15b8:	789b      	ldrb	r3, [r3, #2]
    15ba:	2b0c      	cmp	r3, #12
    15bc:	d1eb      	bne.n	1596 <rtc_calendar_swap_time_mode+0xae>
			time.hour = 0;
    15be:	2200      	movs	r2, #0
    15c0:	ab04      	add	r3, sp, #16
    15c2:	709a      	strb	r2, [r3, #2]
    15c4:	e7e7      	b.n	1596 <rtc_calendar_swap_time_mode+0xae>
				alarm.time.hour = alarm.time.hour + 12;
    15c6:	a901      	add	r1, sp, #4
    15c8:	788b      	ldrb	r3, [r1, #2]
    15ca:	330c      	adds	r3, #12
    15cc:	708b      	strb	r3, [r1, #2]
				alarm.time.pm = 0;
    15ce:	2300      	movs	r3, #0
    15d0:	70cb      	strb	r3, [r1, #3]
				module->clock_24h = true;
    15d2:	3301      	adds	r3, #1
    15d4:	7123      	strb	r3, [r4, #4]
				rtc_calendar_set_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
    15d6:	2200      	movs	r2, #0
    15d8:	0020      	movs	r0, r4
    15da:	4b06      	ldr	r3, [pc, #24]	; (15f4 <rtc_calendar_swap_time_mode+0x10c>)
    15dc:	4798      	blx	r3
    15de:	e7e7      	b.n	15b0 <rtc_calendar_swap_time_mode+0xc8>
				alarm.time.hour = 0;
    15e0:	2200      	movs	r2, #0
    15e2:	ab01      	add	r3, sp, #4
    15e4:	709a      	strb	r2, [r3, #2]
    15e6:	e7e3      	b.n	15b0 <rtc_calendar_swap_time_mode+0xc8>
    15e8:	000013b5 	.word	0x000013b5
    15ec:	00003025 	.word	0x00003025
    15f0:	000014c1 	.word	0x000014c1
    15f4:	000013fd 	.word	0x000013fd
    15f8:	000012e5 	.word	0x000012e5
    15fc:	000012d1 	.word	0x000012d1
    1600:	0000139d 	.word	0x0000139d

00001604 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    1604:	b5f0      	push	{r4, r5, r6, r7, lr}
    1606:	46de      	mov	lr, fp
    1608:	4657      	mov	r7, sl
    160a:	464e      	mov	r6, r9
    160c:	4645      	mov	r5, r8
    160e:	b5e0      	push	{r5, r6, r7, lr}
    1610:	b087      	sub	sp, #28
    1612:	4680      	mov	r8, r0
    1614:	9104      	str	r1, [sp, #16]
    1616:	0016      	movs	r6, r2
    1618:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    161a:	2200      	movs	r2, #0
    161c:	2300      	movs	r3, #0
    161e:	2100      	movs	r1, #0
    1620:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    1622:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1624:	2001      	movs	r0, #1
    1626:	0021      	movs	r1, r4
    1628:	9600      	str	r6, [sp, #0]
    162a:	9701      	str	r7, [sp, #4]
    162c:	465c      	mov	r4, fp
    162e:	9403      	str	r4, [sp, #12]
    1630:	4644      	mov	r4, r8
    1632:	9405      	str	r4, [sp, #20]
    1634:	e013      	b.n	165e <long_division+0x5a>
    1636:	2420      	movs	r4, #32
    1638:	1a64      	subs	r4, r4, r1
    163a:	0005      	movs	r5, r0
    163c:	40e5      	lsrs	r5, r4
    163e:	46a8      	mov	r8, r5
    1640:	e014      	b.n	166c <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    1642:	9c00      	ldr	r4, [sp, #0]
    1644:	9d01      	ldr	r5, [sp, #4]
    1646:	1b12      	subs	r2, r2, r4
    1648:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    164a:	465c      	mov	r4, fp
    164c:	464d      	mov	r5, r9
    164e:	432c      	orrs	r4, r5
    1650:	46a3      	mov	fp, r4
    1652:	9c03      	ldr	r4, [sp, #12]
    1654:	4645      	mov	r5, r8
    1656:	432c      	orrs	r4, r5
    1658:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    165a:	3901      	subs	r1, #1
    165c:	d325      	bcc.n	16aa <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    165e:	2420      	movs	r4, #32
    1660:	4264      	negs	r4, r4
    1662:	190c      	adds	r4, r1, r4
    1664:	d4e7      	bmi.n	1636 <long_division+0x32>
    1666:	0005      	movs	r5, r0
    1668:	40a5      	lsls	r5, r4
    166a:	46a8      	mov	r8, r5
    166c:	0004      	movs	r4, r0
    166e:	408c      	lsls	r4, r1
    1670:	46a1      	mov	r9, r4
		r = r << 1;
    1672:	1892      	adds	r2, r2, r2
    1674:	415b      	adcs	r3, r3
    1676:	0014      	movs	r4, r2
    1678:	001d      	movs	r5, r3
		if (n & bit_shift) {
    167a:	9e05      	ldr	r6, [sp, #20]
    167c:	464f      	mov	r7, r9
    167e:	403e      	ands	r6, r7
    1680:	46b4      	mov	ip, r6
    1682:	9e04      	ldr	r6, [sp, #16]
    1684:	4647      	mov	r7, r8
    1686:	403e      	ands	r6, r7
    1688:	46b2      	mov	sl, r6
    168a:	4666      	mov	r6, ip
    168c:	4657      	mov	r7, sl
    168e:	433e      	orrs	r6, r7
    1690:	d003      	beq.n	169a <long_division+0x96>
			r |= 0x01;
    1692:	0006      	movs	r6, r0
    1694:	4326      	orrs	r6, r4
    1696:	0032      	movs	r2, r6
    1698:	002b      	movs	r3, r5
		if (r >= d) {
    169a:	9c00      	ldr	r4, [sp, #0]
    169c:	9d01      	ldr	r5, [sp, #4]
    169e:	429d      	cmp	r5, r3
    16a0:	d8db      	bhi.n	165a <long_division+0x56>
    16a2:	d1ce      	bne.n	1642 <long_division+0x3e>
    16a4:	4294      	cmp	r4, r2
    16a6:	d8d8      	bhi.n	165a <long_division+0x56>
    16a8:	e7cb      	b.n	1642 <long_division+0x3e>
    16aa:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    16ac:	4658      	mov	r0, fp
    16ae:	0019      	movs	r1, r3
    16b0:	b007      	add	sp, #28
    16b2:	bc3c      	pop	{r2, r3, r4, r5}
    16b4:	4690      	mov	r8, r2
    16b6:	4699      	mov	r9, r3
    16b8:	46a2      	mov	sl, r4
    16ba:	46ab      	mov	fp, r5
    16bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

000016be <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    16be:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    16c0:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    16c2:	2340      	movs	r3, #64	; 0x40
    16c4:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    16c6:	4281      	cmp	r1, r0
    16c8:	d202      	bcs.n	16d0 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    16ca:	0018      	movs	r0, r3
    16cc:	bd10      	pop	{r4, pc}
		baud_calculated++;
    16ce:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    16d0:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    16d2:	1c63      	adds	r3, r4, #1
    16d4:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    16d6:	4288      	cmp	r0, r1
    16d8:	d9f9      	bls.n	16ce <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    16da:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    16dc:	2cff      	cmp	r4, #255	; 0xff
    16de:	d8f4      	bhi.n	16ca <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    16e0:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    16e2:	2300      	movs	r3, #0
    16e4:	e7f1      	b.n	16ca <_sercom_get_sync_baud_val+0xc>
	...

000016e8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    16e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    16ea:	b083      	sub	sp, #12
    16ec:	000f      	movs	r7, r1
    16ee:	0016      	movs	r6, r2
    16f0:	aa08      	add	r2, sp, #32
    16f2:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    16f4:	0004      	movs	r4, r0
    16f6:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    16f8:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    16fa:	42bc      	cmp	r4, r7
    16fc:	d902      	bls.n	1704 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    16fe:	0010      	movs	r0, r2
    1700:	b003      	add	sp, #12
    1702:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1704:	2b00      	cmp	r3, #0
    1706:	d114      	bne.n	1732 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1708:	0002      	movs	r2, r0
    170a:	0008      	movs	r0, r1
    170c:	2100      	movs	r1, #0
    170e:	4c19      	ldr	r4, [pc, #100]	; (1774 <_sercom_get_async_baud_val+0x8c>)
    1710:	47a0      	blx	r4
    1712:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    1714:	003a      	movs	r2, r7
    1716:	2300      	movs	r3, #0
    1718:	2000      	movs	r0, #0
    171a:	4c17      	ldr	r4, [pc, #92]	; (1778 <_sercom_get_async_baud_val+0x90>)
    171c:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    171e:	2200      	movs	r2, #0
    1720:	2301      	movs	r3, #1
    1722:	1a12      	subs	r2, r2, r0
    1724:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1726:	0c12      	lsrs	r2, r2, #16
    1728:	041b      	lsls	r3, r3, #16
    172a:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    172c:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    172e:	2200      	movs	r2, #0
    1730:	e7e5      	b.n	16fe <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    1732:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1734:	2b01      	cmp	r3, #1
    1736:	d1f9      	bne.n	172c <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    1738:	000a      	movs	r2, r1
    173a:	2300      	movs	r3, #0
    173c:	2100      	movs	r1, #0
    173e:	4c0d      	ldr	r4, [pc, #52]	; (1774 <_sercom_get_async_baud_val+0x8c>)
    1740:	47a0      	blx	r4
    1742:	0002      	movs	r2, r0
    1744:	000b      	movs	r3, r1
    1746:	9200      	str	r2, [sp, #0]
    1748:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    174a:	0038      	movs	r0, r7
    174c:	2100      	movs	r1, #0
    174e:	4c0a      	ldr	r4, [pc, #40]	; (1778 <_sercom_get_async_baud_val+0x90>)
    1750:	47a0      	blx	r4
    1752:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    1754:	2380      	movs	r3, #128	; 0x80
    1756:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1758:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    175a:	4298      	cmp	r0, r3
    175c:	d8cf      	bhi.n	16fe <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    175e:	0f79      	lsrs	r1, r7, #29
    1760:	00f8      	lsls	r0, r7, #3
    1762:	9a00      	ldr	r2, [sp, #0]
    1764:	9b01      	ldr	r3, [sp, #4]
    1766:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    1768:	00ea      	lsls	r2, r5, #3
    176a:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    176c:	b2d2      	uxtb	r2, r2
    176e:	0352      	lsls	r2, r2, #13
    1770:	432a      	orrs	r2, r5
    1772:	e7db      	b.n	172c <_sercom_get_async_baud_val+0x44>
    1774:	00003031 	.word	0x00003031
    1778:	00001605 	.word	0x00001605

0000177c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    177c:	b510      	push	{r4, lr}
    177e:	b082      	sub	sp, #8
    1780:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1782:	4b0e      	ldr	r3, [pc, #56]	; (17bc <sercom_set_gclk_generator+0x40>)
    1784:	781b      	ldrb	r3, [r3, #0]
    1786:	2b00      	cmp	r3, #0
    1788:	d007      	beq.n	179a <sercom_set_gclk_generator+0x1e>
    178a:	2900      	cmp	r1, #0
    178c:	d105      	bne.n	179a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    178e:	4b0b      	ldr	r3, [pc, #44]	; (17bc <sercom_set_gclk_generator+0x40>)
    1790:	785b      	ldrb	r3, [r3, #1]
    1792:	4283      	cmp	r3, r0
    1794:	d010      	beq.n	17b8 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1796:	201d      	movs	r0, #29
    1798:	e00c      	b.n	17b4 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    179a:	a901      	add	r1, sp, #4
    179c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    179e:	2013      	movs	r0, #19
    17a0:	4b07      	ldr	r3, [pc, #28]	; (17c0 <sercom_set_gclk_generator+0x44>)
    17a2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    17a4:	2013      	movs	r0, #19
    17a6:	4b07      	ldr	r3, [pc, #28]	; (17c4 <sercom_set_gclk_generator+0x48>)
    17a8:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    17aa:	4b04      	ldr	r3, [pc, #16]	; (17bc <sercom_set_gclk_generator+0x40>)
    17ac:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    17ae:	2201      	movs	r2, #1
    17b0:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    17b2:	2000      	movs	r0, #0
}
    17b4:	b002      	add	sp, #8
    17b6:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    17b8:	2000      	movs	r0, #0
    17ba:	e7fb      	b.n	17b4 <sercom_set_gclk_generator+0x38>
    17bc:	20000174 	.word	0x20000174
    17c0:	000026f9 	.word	0x000026f9
    17c4:	0000266d 	.word	0x0000266d

000017c8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    17c8:	4b40      	ldr	r3, [pc, #256]	; (18cc <_sercom_get_default_pad+0x104>)
    17ca:	4298      	cmp	r0, r3
    17cc:	d031      	beq.n	1832 <_sercom_get_default_pad+0x6a>
    17ce:	d90a      	bls.n	17e6 <_sercom_get_default_pad+0x1e>
    17d0:	4b3f      	ldr	r3, [pc, #252]	; (18d0 <_sercom_get_default_pad+0x108>)
    17d2:	4298      	cmp	r0, r3
    17d4:	d04d      	beq.n	1872 <_sercom_get_default_pad+0xaa>
    17d6:	4b3f      	ldr	r3, [pc, #252]	; (18d4 <_sercom_get_default_pad+0x10c>)
    17d8:	4298      	cmp	r0, r3
    17da:	d05a      	beq.n	1892 <_sercom_get_default_pad+0xca>
    17dc:	4b3e      	ldr	r3, [pc, #248]	; (18d8 <_sercom_get_default_pad+0x110>)
    17de:	4298      	cmp	r0, r3
    17e0:	d037      	beq.n	1852 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    17e2:	2000      	movs	r0, #0
}
    17e4:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    17e6:	4b3d      	ldr	r3, [pc, #244]	; (18dc <_sercom_get_default_pad+0x114>)
    17e8:	4298      	cmp	r0, r3
    17ea:	d00c      	beq.n	1806 <_sercom_get_default_pad+0x3e>
    17ec:	4b3c      	ldr	r3, [pc, #240]	; (18e0 <_sercom_get_default_pad+0x118>)
    17ee:	4298      	cmp	r0, r3
    17f0:	d1f7      	bne.n	17e2 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    17f2:	2901      	cmp	r1, #1
    17f4:	d017      	beq.n	1826 <_sercom_get_default_pad+0x5e>
    17f6:	2900      	cmp	r1, #0
    17f8:	d05d      	beq.n	18b6 <_sercom_get_default_pad+0xee>
    17fa:	2902      	cmp	r1, #2
    17fc:	d015      	beq.n	182a <_sercom_get_default_pad+0x62>
    17fe:	2903      	cmp	r1, #3
    1800:	d015      	beq.n	182e <_sercom_get_default_pad+0x66>
	return 0;
    1802:	2000      	movs	r0, #0
    1804:	e7ee      	b.n	17e4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1806:	2901      	cmp	r1, #1
    1808:	d007      	beq.n	181a <_sercom_get_default_pad+0x52>
    180a:	2900      	cmp	r1, #0
    180c:	d051      	beq.n	18b2 <_sercom_get_default_pad+0xea>
    180e:	2902      	cmp	r1, #2
    1810:	d005      	beq.n	181e <_sercom_get_default_pad+0x56>
    1812:	2903      	cmp	r1, #3
    1814:	d005      	beq.n	1822 <_sercom_get_default_pad+0x5a>
	return 0;
    1816:	2000      	movs	r0, #0
    1818:	e7e4      	b.n	17e4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    181a:	4832      	ldr	r0, [pc, #200]	; (18e4 <_sercom_get_default_pad+0x11c>)
    181c:	e7e2      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    181e:	4832      	ldr	r0, [pc, #200]	; (18e8 <_sercom_get_default_pad+0x120>)
    1820:	e7e0      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    1822:	4832      	ldr	r0, [pc, #200]	; (18ec <_sercom_get_default_pad+0x124>)
    1824:	e7de      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    1826:	4832      	ldr	r0, [pc, #200]	; (18f0 <_sercom_get_default_pad+0x128>)
    1828:	e7dc      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    182a:	4832      	ldr	r0, [pc, #200]	; (18f4 <_sercom_get_default_pad+0x12c>)
    182c:	e7da      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    182e:	4832      	ldr	r0, [pc, #200]	; (18f8 <_sercom_get_default_pad+0x130>)
    1830:	e7d8      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    1832:	2901      	cmp	r1, #1
    1834:	d007      	beq.n	1846 <_sercom_get_default_pad+0x7e>
    1836:	2900      	cmp	r1, #0
    1838:	d03f      	beq.n	18ba <_sercom_get_default_pad+0xf2>
    183a:	2902      	cmp	r1, #2
    183c:	d005      	beq.n	184a <_sercom_get_default_pad+0x82>
    183e:	2903      	cmp	r1, #3
    1840:	d005      	beq.n	184e <_sercom_get_default_pad+0x86>
	return 0;
    1842:	2000      	movs	r0, #0
    1844:	e7ce      	b.n	17e4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1846:	482d      	ldr	r0, [pc, #180]	; (18fc <_sercom_get_default_pad+0x134>)
    1848:	e7cc      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    184a:	482d      	ldr	r0, [pc, #180]	; (1900 <_sercom_get_default_pad+0x138>)
    184c:	e7ca      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    184e:	482d      	ldr	r0, [pc, #180]	; (1904 <_sercom_get_default_pad+0x13c>)
    1850:	e7c8      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    1852:	2901      	cmp	r1, #1
    1854:	d007      	beq.n	1866 <_sercom_get_default_pad+0x9e>
    1856:	2900      	cmp	r1, #0
    1858:	d031      	beq.n	18be <_sercom_get_default_pad+0xf6>
    185a:	2902      	cmp	r1, #2
    185c:	d005      	beq.n	186a <_sercom_get_default_pad+0xa2>
    185e:	2903      	cmp	r1, #3
    1860:	d005      	beq.n	186e <_sercom_get_default_pad+0xa6>
	return 0;
    1862:	2000      	movs	r0, #0
    1864:	e7be      	b.n	17e4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1866:	4828      	ldr	r0, [pc, #160]	; (1908 <_sercom_get_default_pad+0x140>)
    1868:	e7bc      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    186a:	4828      	ldr	r0, [pc, #160]	; (190c <_sercom_get_default_pad+0x144>)
    186c:	e7ba      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    186e:	4828      	ldr	r0, [pc, #160]	; (1910 <_sercom_get_default_pad+0x148>)
    1870:	e7b8      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    1872:	2901      	cmp	r1, #1
    1874:	d007      	beq.n	1886 <_sercom_get_default_pad+0xbe>
    1876:	2900      	cmp	r1, #0
    1878:	d023      	beq.n	18c2 <_sercom_get_default_pad+0xfa>
    187a:	2902      	cmp	r1, #2
    187c:	d005      	beq.n	188a <_sercom_get_default_pad+0xc2>
    187e:	2903      	cmp	r1, #3
    1880:	d005      	beq.n	188e <_sercom_get_default_pad+0xc6>
	return 0;
    1882:	2000      	movs	r0, #0
    1884:	e7ae      	b.n	17e4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1886:	4823      	ldr	r0, [pc, #140]	; (1914 <_sercom_get_default_pad+0x14c>)
    1888:	e7ac      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    188a:	4823      	ldr	r0, [pc, #140]	; (1918 <_sercom_get_default_pad+0x150>)
    188c:	e7aa      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    188e:	4823      	ldr	r0, [pc, #140]	; (191c <_sercom_get_default_pad+0x154>)
    1890:	e7a8      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    1892:	2901      	cmp	r1, #1
    1894:	d007      	beq.n	18a6 <_sercom_get_default_pad+0xde>
    1896:	2900      	cmp	r1, #0
    1898:	d015      	beq.n	18c6 <_sercom_get_default_pad+0xfe>
    189a:	2902      	cmp	r1, #2
    189c:	d005      	beq.n	18aa <_sercom_get_default_pad+0xe2>
    189e:	2903      	cmp	r1, #3
    18a0:	d005      	beq.n	18ae <_sercom_get_default_pad+0xe6>
	return 0;
    18a2:	2000      	movs	r0, #0
    18a4:	e79e      	b.n	17e4 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    18a6:	481e      	ldr	r0, [pc, #120]	; (1920 <_sercom_get_default_pad+0x158>)
    18a8:	e79c      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    18aa:	481e      	ldr	r0, [pc, #120]	; (1924 <_sercom_get_default_pad+0x15c>)
    18ac:	e79a      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    18ae:	481e      	ldr	r0, [pc, #120]	; (1928 <_sercom_get_default_pad+0x160>)
    18b0:	e798      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    18b2:	481e      	ldr	r0, [pc, #120]	; (192c <_sercom_get_default_pad+0x164>)
    18b4:	e796      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    18b6:	2003      	movs	r0, #3
    18b8:	e794      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    18ba:	481d      	ldr	r0, [pc, #116]	; (1930 <_sercom_get_default_pad+0x168>)
    18bc:	e792      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    18be:	481d      	ldr	r0, [pc, #116]	; (1934 <_sercom_get_default_pad+0x16c>)
    18c0:	e790      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    18c2:	481d      	ldr	r0, [pc, #116]	; (1938 <_sercom_get_default_pad+0x170>)
    18c4:	e78e      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    18c6:	481d      	ldr	r0, [pc, #116]	; (193c <_sercom_get_default_pad+0x174>)
    18c8:	e78c      	b.n	17e4 <_sercom_get_default_pad+0x1c>
    18ca:	46c0      	nop			; (mov r8, r8)
    18cc:	42001000 	.word	0x42001000
    18d0:	42001800 	.word	0x42001800
    18d4:	42001c00 	.word	0x42001c00
    18d8:	42001400 	.word	0x42001400
    18dc:	42000800 	.word	0x42000800
    18e0:	42000c00 	.word	0x42000c00
    18e4:	00050003 	.word	0x00050003
    18e8:	00060003 	.word	0x00060003
    18ec:	00070003 	.word	0x00070003
    18f0:	00010003 	.word	0x00010003
    18f4:	001e0003 	.word	0x001e0003
    18f8:	001f0003 	.word	0x001f0003
    18fc:	00090003 	.word	0x00090003
    1900:	000a0003 	.word	0x000a0003
    1904:	000b0003 	.word	0x000b0003
    1908:	00110003 	.word	0x00110003
    190c:	00120003 	.word	0x00120003
    1910:	00130003 	.word	0x00130003
    1914:	000d0003 	.word	0x000d0003
    1918:	000e0003 	.word	0x000e0003
    191c:	000f0003 	.word	0x000f0003
    1920:	00170003 	.word	0x00170003
    1924:	00180003 	.word	0x00180003
    1928:	00190003 	.word	0x00190003
    192c:	00040003 	.word	0x00040003
    1930:	00080003 	.word	0x00080003
    1934:	00100003 	.word	0x00100003
    1938:	000c0003 	.word	0x000c0003
    193c:	00160003 	.word	0x00160003

00001940 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1940:	b530      	push	{r4, r5, lr}
    1942:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1944:	4b0b      	ldr	r3, [pc, #44]	; (1974 <_sercom_get_sercom_inst_index+0x34>)
    1946:	466a      	mov	r2, sp
    1948:	cb32      	ldmia	r3!, {r1, r4, r5}
    194a:	c232      	stmia	r2!, {r1, r4, r5}
    194c:	cb32      	ldmia	r3!, {r1, r4, r5}
    194e:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1950:	9b00      	ldr	r3, [sp, #0]
    1952:	4283      	cmp	r3, r0
    1954:	d00b      	beq.n	196e <_sercom_get_sercom_inst_index+0x2e>
    1956:	2301      	movs	r3, #1
    1958:	009a      	lsls	r2, r3, #2
    195a:	4669      	mov	r1, sp
    195c:	5852      	ldr	r2, [r2, r1]
    195e:	4282      	cmp	r2, r0
    1960:	d006      	beq.n	1970 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1962:	3301      	adds	r3, #1
    1964:	2b06      	cmp	r3, #6
    1966:	d1f7      	bne.n	1958 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1968:	2000      	movs	r0, #0
}
    196a:	b007      	add	sp, #28
    196c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    196e:	2300      	movs	r3, #0
			return i;
    1970:	b2d8      	uxtb	r0, r3
    1972:	e7fa      	b.n	196a <_sercom_get_sercom_inst_index+0x2a>
    1974:	000051e4 	.word	0x000051e4

00001978 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1978:	b5f0      	push	{r4, r5, r6, r7, lr}
    197a:	46de      	mov	lr, fp
    197c:	4657      	mov	r7, sl
    197e:	464e      	mov	r6, r9
    1980:	4645      	mov	r5, r8
    1982:	b5e0      	push	{r5, r6, r7, lr}
    1984:	b091      	sub	sp, #68	; 0x44
    1986:	0005      	movs	r5, r0
    1988:	000c      	movs	r4, r1
    198a:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    198c:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    198e:	0008      	movs	r0, r1
    1990:	4bbc      	ldr	r3, [pc, #752]	; (1c84 <usart_init+0x30c>)
    1992:	4798      	blx	r3
    1994:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1996:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1998:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    199a:	07db      	lsls	r3, r3, #31
    199c:	d506      	bpl.n	19ac <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    199e:	b011      	add	sp, #68	; 0x44
    19a0:	bc3c      	pop	{r2, r3, r4, r5}
    19a2:	4690      	mov	r8, r2
    19a4:	4699      	mov	r9, r3
    19a6:	46a2      	mov	sl, r4
    19a8:	46ab      	mov	fp, r5
    19aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    19ac:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    19ae:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    19b0:	079b      	lsls	r3, r3, #30
    19b2:	d4f4      	bmi.n	199e <usart_init+0x26>
			PM->APBCMASK.reg |= mask;
    19b4:	49b4      	ldr	r1, [pc, #720]	; (1c88 <usart_init+0x310>)
    19b6:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    19b8:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    19ba:	2301      	movs	r3, #1
    19bc:	40bb      	lsls	r3, r7
    19be:	4303      	orrs	r3, r0
    19c0:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    19c2:	a90f      	add	r1, sp, #60	; 0x3c
    19c4:	272d      	movs	r7, #45	; 0x2d
    19c6:	5df3      	ldrb	r3, [r6, r7]
    19c8:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    19ca:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    19cc:	b2d3      	uxtb	r3, r2
    19ce:	9302      	str	r3, [sp, #8]
    19d0:	0018      	movs	r0, r3
    19d2:	4bae      	ldr	r3, [pc, #696]	; (1c8c <usart_init+0x314>)
    19d4:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    19d6:	9802      	ldr	r0, [sp, #8]
    19d8:	4bad      	ldr	r3, [pc, #692]	; (1c90 <usart_init+0x318>)
    19da:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    19dc:	5df0      	ldrb	r0, [r6, r7]
    19de:	2100      	movs	r1, #0
    19e0:	4bac      	ldr	r3, [pc, #688]	; (1c94 <usart_init+0x31c>)
    19e2:	4798      	blx	r3
	module->character_size = config->character_size;
    19e4:	7af3      	ldrb	r3, [r6, #11]
    19e6:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    19e8:	2324      	movs	r3, #36	; 0x24
    19ea:	5cf3      	ldrb	r3, [r6, r3]
    19ec:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    19ee:	2325      	movs	r3, #37	; 0x25
    19f0:	5cf3      	ldrb	r3, [r6, r3]
    19f2:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    19f4:	7ef3      	ldrb	r3, [r6, #27]
    19f6:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    19f8:	7f33      	ldrb	r3, [r6, #28]
    19fa:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    19fc:	682b      	ldr	r3, [r5, #0]
    19fe:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1a00:	0018      	movs	r0, r3
    1a02:	4ba0      	ldr	r3, [pc, #640]	; (1c84 <usart_init+0x30c>)
    1a04:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1a06:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    1a08:	2200      	movs	r2, #0
    1a0a:	230e      	movs	r3, #14
    1a0c:	a906      	add	r1, sp, #24
    1a0e:	468c      	mov	ip, r1
    1a10:	4463      	add	r3, ip
    1a12:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    1a14:	8a32      	ldrh	r2, [r6, #16]
    1a16:	9202      	str	r2, [sp, #8]
    1a18:	2380      	movs	r3, #128	; 0x80
    1a1a:	01db      	lsls	r3, r3, #7
    1a1c:	429a      	cmp	r2, r3
    1a1e:	d100      	bne.n	1a22 <usart_init+0xaa>
    1a20:	e09e      	b.n	1b60 <usart_init+0x1e8>
    1a22:	d90f      	bls.n	1a44 <usart_init+0xcc>
    1a24:	23c0      	movs	r3, #192	; 0xc0
    1a26:	01db      	lsls	r3, r3, #7
    1a28:	9a02      	ldr	r2, [sp, #8]
    1a2a:	429a      	cmp	r2, r3
    1a2c:	d100      	bne.n	1a30 <usart_init+0xb8>
    1a2e:	e092      	b.n	1b56 <usart_init+0x1de>
    1a30:	2380      	movs	r3, #128	; 0x80
    1a32:	021b      	lsls	r3, r3, #8
    1a34:	429a      	cmp	r2, r3
    1a36:	d000      	beq.n	1a3a <usart_init+0xc2>
    1a38:	e11f      	b.n	1c7a <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1a3a:	2303      	movs	r3, #3
    1a3c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1a3e:	2300      	movs	r3, #0
    1a40:	9307      	str	r3, [sp, #28]
    1a42:	e008      	b.n	1a56 <usart_init+0xde>
	switch (config->sample_rate) {
    1a44:	2380      	movs	r3, #128	; 0x80
    1a46:	019b      	lsls	r3, r3, #6
    1a48:	429a      	cmp	r2, r3
    1a4a:	d000      	beq.n	1a4e <usart_init+0xd6>
    1a4c:	e115      	b.n	1c7a <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1a4e:	2310      	movs	r3, #16
    1a50:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1a52:	3b0f      	subs	r3, #15
    1a54:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    1a56:	6833      	ldr	r3, [r6, #0]
    1a58:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1a5a:	68f3      	ldr	r3, [r6, #12]
    1a5c:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    1a5e:	6973      	ldr	r3, [r6, #20]
    1a60:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1a62:	7e33      	ldrb	r3, [r6, #24]
    1a64:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1a66:	2326      	movs	r3, #38	; 0x26
    1a68:	5cf3      	ldrb	r3, [r6, r3]
    1a6a:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1a6c:	6873      	ldr	r3, [r6, #4]
    1a6e:	4699      	mov	r9, r3
	switch (transfer_mode)
    1a70:	2b00      	cmp	r3, #0
    1a72:	d100      	bne.n	1a76 <usart_init+0xfe>
    1a74:	e0a0      	b.n	1bb8 <usart_init+0x240>
    1a76:	2380      	movs	r3, #128	; 0x80
    1a78:	055b      	lsls	r3, r3, #21
    1a7a:	4599      	cmp	r9, r3
    1a7c:	d100      	bne.n	1a80 <usart_init+0x108>
    1a7e:	e084      	b.n	1b8a <usart_init+0x212>
	if(config->encoding_format_enable) {
    1a80:	7e73      	ldrb	r3, [r6, #25]
    1a82:	2b00      	cmp	r3, #0
    1a84:	d002      	beq.n	1a8c <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1a86:	7eb3      	ldrb	r3, [r6, #26]
    1a88:	4642      	mov	r2, r8
    1a8a:	7393      	strb	r3, [r2, #14]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1a8c:	682a      	ldr	r2, [r5, #0]
    1a8e:	9f02      	ldr	r7, [sp, #8]
	return (usart_hw->SYNCBUSY.reg);
    1a90:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1a92:	2b00      	cmp	r3, #0
    1a94:	d1fc      	bne.n	1a90 <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    1a96:	330e      	adds	r3, #14
    1a98:	aa06      	add	r2, sp, #24
    1a9a:	4694      	mov	ip, r2
    1a9c:	4463      	add	r3, ip
    1a9e:	881b      	ldrh	r3, [r3, #0]
    1aa0:	4642      	mov	r2, r8
    1aa2:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    1aa4:	9b05      	ldr	r3, [sp, #20]
    1aa6:	9a03      	ldr	r2, [sp, #12]
    1aa8:	4313      	orrs	r3, r2
    1aaa:	9a04      	ldr	r2, [sp, #16]
    1aac:	4313      	orrs	r3, r2
    1aae:	464a      	mov	r2, r9
    1ab0:	4313      	orrs	r3, r2
    1ab2:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1ab4:	465b      	mov	r3, fp
    1ab6:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1ab8:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1aba:	4653      	mov	r3, sl
    1abc:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    1abe:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1ac0:	2327      	movs	r3, #39	; 0x27
    1ac2:	5cf3      	ldrb	r3, [r6, r3]
    1ac4:	2b00      	cmp	r3, #0
    1ac6:	d101      	bne.n	1acc <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1ac8:	3304      	adds	r3, #4
    1aca:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1acc:	7e73      	ldrb	r3, [r6, #25]
    1ace:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1ad0:	7f32      	ldrb	r2, [r6, #28]
    1ad2:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1ad4:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1ad6:	7f72      	ldrb	r2, [r6, #29]
    1ad8:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1ada:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1adc:	2224      	movs	r2, #36	; 0x24
    1ade:	5cb2      	ldrb	r2, [r6, r2]
    1ae0:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1ae2:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1ae4:	2225      	movs	r2, #37	; 0x25
    1ae6:	5cb2      	ldrb	r2, [r6, r2]
    1ae8:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1aea:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    1aec:	7ab1      	ldrb	r1, [r6, #10]
    1aee:	7af2      	ldrb	r2, [r6, #11]
    1af0:	4311      	orrs	r1, r2
    1af2:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    1af4:	8933      	ldrh	r3, [r6, #8]
    1af6:	2bff      	cmp	r3, #255	; 0xff
    1af8:	d100      	bne.n	1afc <usart_init+0x184>
    1afa:	e081      	b.n	1c00 <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1afc:	2280      	movs	r2, #128	; 0x80
    1afe:	0452      	lsls	r2, r2, #17
    1b00:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1b02:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    1b04:	232c      	movs	r3, #44	; 0x2c
    1b06:	5cf3      	ldrb	r3, [r6, r3]
    1b08:	2b00      	cmp	r3, #0
    1b0a:	d103      	bne.n	1b14 <usart_init+0x19c>
    1b0c:	4b62      	ldr	r3, [pc, #392]	; (1c98 <usart_init+0x320>)
    1b0e:	789b      	ldrb	r3, [r3, #2]
    1b10:	079b      	lsls	r3, r3, #30
    1b12:	d501      	bpl.n	1b18 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1b14:	2380      	movs	r3, #128	; 0x80
    1b16:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    1b18:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1b1a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1b1c:	2b00      	cmp	r3, #0
    1b1e:	d1fc      	bne.n	1b1a <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    1b20:	4643      	mov	r3, r8
    1b22:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1b24:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1b26:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1b28:	2b00      	cmp	r3, #0
    1b2a:	d1fc      	bne.n	1b26 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    1b2c:	4643      	mov	r3, r8
    1b2e:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1b30:	ab0e      	add	r3, sp, #56	; 0x38
    1b32:	2280      	movs	r2, #128	; 0x80
    1b34:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1b36:	2200      	movs	r2, #0
    1b38:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    1b3a:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1b3c:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1b3e:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1b40:	930a      	str	r3, [sp, #40]	; 0x28
    1b42:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1b44:	930b      	str	r3, [sp, #44]	; 0x2c
    1b46:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    1b48:	930c      	str	r3, [sp, #48]	; 0x30
    1b4a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1b4c:	9302      	str	r3, [sp, #8]
    1b4e:	930d      	str	r3, [sp, #52]	; 0x34
    1b50:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1b52:	ae0a      	add	r6, sp, #40	; 0x28
    1b54:	e063      	b.n	1c1e <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1b56:	2308      	movs	r3, #8
    1b58:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1b5a:	3b07      	subs	r3, #7
    1b5c:	9307      	str	r3, [sp, #28]
    1b5e:	e77a      	b.n	1a56 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    1b60:	6833      	ldr	r3, [r6, #0]
    1b62:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1b64:	68f3      	ldr	r3, [r6, #12]
    1b66:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    1b68:	6973      	ldr	r3, [r6, #20]
    1b6a:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1b6c:	7e33      	ldrb	r3, [r6, #24]
    1b6e:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1b70:	2326      	movs	r3, #38	; 0x26
    1b72:	5cf3      	ldrb	r3, [r6, r3]
    1b74:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1b76:	6873      	ldr	r3, [r6, #4]
    1b78:	4699      	mov	r9, r3
	switch (transfer_mode)
    1b7a:	2b00      	cmp	r3, #0
    1b7c:	d018      	beq.n	1bb0 <usart_init+0x238>
    1b7e:	2380      	movs	r3, #128	; 0x80
    1b80:	055b      	lsls	r3, r3, #21
    1b82:	4599      	cmp	r9, r3
    1b84:	d001      	beq.n	1b8a <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    1b86:	2000      	movs	r0, #0
    1b88:	e025      	b.n	1bd6 <usart_init+0x25e>
			if (!config->use_external_clock) {
    1b8a:	2327      	movs	r3, #39	; 0x27
    1b8c:	5cf3      	ldrb	r3, [r6, r3]
    1b8e:	2b00      	cmp	r3, #0
    1b90:	d000      	beq.n	1b94 <usart_init+0x21c>
    1b92:	e775      	b.n	1a80 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1b94:	6a33      	ldr	r3, [r6, #32]
    1b96:	001f      	movs	r7, r3
    1b98:	b2c0      	uxtb	r0, r0
    1b9a:	4b40      	ldr	r3, [pc, #256]	; (1c9c <usart_init+0x324>)
    1b9c:	4798      	blx	r3
    1b9e:	0001      	movs	r1, r0
    1ba0:	220e      	movs	r2, #14
    1ba2:	ab06      	add	r3, sp, #24
    1ba4:	469c      	mov	ip, r3
    1ba6:	4462      	add	r2, ip
    1ba8:	0038      	movs	r0, r7
    1baa:	4b3d      	ldr	r3, [pc, #244]	; (1ca0 <usart_init+0x328>)
    1bac:	4798      	blx	r3
    1bae:	e012      	b.n	1bd6 <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1bb0:	2308      	movs	r3, #8
    1bb2:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1bb4:	2300      	movs	r3, #0
    1bb6:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    1bb8:	2327      	movs	r3, #39	; 0x27
    1bba:	5cf3      	ldrb	r3, [r6, r3]
    1bbc:	2b00      	cmp	r3, #0
    1bbe:	d00e      	beq.n	1bde <usart_init+0x266>
				status_code =
    1bc0:	9b06      	ldr	r3, [sp, #24]
    1bc2:	9300      	str	r3, [sp, #0]
    1bc4:	9b07      	ldr	r3, [sp, #28]
    1bc6:	220e      	movs	r2, #14
    1bc8:	a906      	add	r1, sp, #24
    1bca:	468c      	mov	ip, r1
    1bcc:	4462      	add	r2, ip
    1bce:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1bd0:	6a30      	ldr	r0, [r6, #32]
    1bd2:	4f34      	ldr	r7, [pc, #208]	; (1ca4 <usart_init+0x32c>)
    1bd4:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    1bd6:	2800      	cmp	r0, #0
    1bd8:	d000      	beq.n	1bdc <usart_init+0x264>
    1bda:	e6e0      	b.n	199e <usart_init+0x26>
    1bdc:	e750      	b.n	1a80 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    1bde:	6a33      	ldr	r3, [r6, #32]
    1be0:	001f      	movs	r7, r3
    1be2:	b2c0      	uxtb	r0, r0
    1be4:	4b2d      	ldr	r3, [pc, #180]	; (1c9c <usart_init+0x324>)
    1be6:	4798      	blx	r3
    1be8:	0001      	movs	r1, r0
				status_code =
    1bea:	9b06      	ldr	r3, [sp, #24]
    1bec:	9300      	str	r3, [sp, #0]
    1bee:	9b07      	ldr	r3, [sp, #28]
    1bf0:	220e      	movs	r2, #14
    1bf2:	a806      	add	r0, sp, #24
    1bf4:	4684      	mov	ip, r0
    1bf6:	4462      	add	r2, ip
    1bf8:	0038      	movs	r0, r7
    1bfa:	4f2a      	ldr	r7, [pc, #168]	; (1ca4 <usart_init+0x32c>)
    1bfc:	47b8      	blx	r7
    1bfe:	e7ea      	b.n	1bd6 <usart_init+0x25e>
		if(config->lin_slave_enable) {
    1c00:	7ef3      	ldrb	r3, [r6, #27]
    1c02:	2b00      	cmp	r3, #0
    1c04:	d100      	bne.n	1c08 <usart_init+0x290>
    1c06:	e77d      	b.n	1b04 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1c08:	2380      	movs	r3, #128	; 0x80
    1c0a:	04db      	lsls	r3, r3, #19
    1c0c:	431f      	orrs	r7, r3
    1c0e:	e779      	b.n	1b04 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1c10:	0020      	movs	r0, r4
    1c12:	4b25      	ldr	r3, [pc, #148]	; (1ca8 <usart_init+0x330>)
    1c14:	4798      	blx	r3
    1c16:	e007      	b.n	1c28 <usart_init+0x2b0>
    1c18:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1c1a:	2f04      	cmp	r7, #4
    1c1c:	d00d      	beq.n	1c3a <usart_init+0x2c2>
    1c1e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1c20:	00bb      	lsls	r3, r7, #2
    1c22:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    1c24:	2800      	cmp	r0, #0
    1c26:	d0f3      	beq.n	1c10 <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    1c28:	1c43      	adds	r3, r0, #1
    1c2a:	d0f5      	beq.n	1c18 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1c2c:	a90e      	add	r1, sp, #56	; 0x38
    1c2e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1c30:	0c00      	lsrs	r0, r0, #16
    1c32:	b2c0      	uxtb	r0, r0
    1c34:	4b1d      	ldr	r3, [pc, #116]	; (1cac <usart_init+0x334>)
    1c36:	4798      	blx	r3
    1c38:	e7ee      	b.n	1c18 <usart_init+0x2a0>
		module->callback[i]            = NULL;
    1c3a:	2300      	movs	r3, #0
    1c3c:	60eb      	str	r3, [r5, #12]
    1c3e:	612b      	str	r3, [r5, #16]
    1c40:	616b      	str	r3, [r5, #20]
    1c42:	61ab      	str	r3, [r5, #24]
    1c44:	61eb      	str	r3, [r5, #28]
    1c46:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    1c48:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1c4a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1c4c:	2200      	movs	r2, #0
    1c4e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1c50:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1c52:	3330      	adds	r3, #48	; 0x30
    1c54:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1c56:	3301      	adds	r3, #1
    1c58:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1c5a:	3301      	adds	r3, #1
    1c5c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1c5e:	3301      	adds	r3, #1
    1c60:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1c62:	6828      	ldr	r0, [r5, #0]
    1c64:	4b07      	ldr	r3, [pc, #28]	; (1c84 <usart_init+0x30c>)
    1c66:	4798      	blx	r3
    1c68:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1c6a:	4911      	ldr	r1, [pc, #68]	; (1cb0 <usart_init+0x338>)
    1c6c:	4b11      	ldr	r3, [pc, #68]	; (1cb4 <usart_init+0x33c>)
    1c6e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1c70:	00a4      	lsls	r4, r4, #2
    1c72:	4b11      	ldr	r3, [pc, #68]	; (1cb8 <usart_init+0x340>)
    1c74:	50e5      	str	r5, [r4, r3]
	return status_code;
    1c76:	2000      	movs	r0, #0
    1c78:	e691      	b.n	199e <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1c7a:	2310      	movs	r3, #16
    1c7c:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1c7e:	2300      	movs	r3, #0
    1c80:	9307      	str	r3, [sp, #28]
    1c82:	e6e8      	b.n	1a56 <usart_init+0xde>
    1c84:	00001941 	.word	0x00001941
    1c88:	40000400 	.word	0x40000400
    1c8c:	000026f9 	.word	0x000026f9
    1c90:	0000266d 	.word	0x0000266d
    1c94:	0000177d 	.word	0x0000177d
    1c98:	41002000 	.word	0x41002000
    1c9c:	00002715 	.word	0x00002715
    1ca0:	000016bf 	.word	0x000016bf
    1ca4:	000016e9 	.word	0x000016e9
    1ca8:	000017c9 	.word	0x000017c9
    1cac:	000027f1 	.word	0x000027f1
    1cb0:	00001da1 	.word	0x00001da1
    1cb4:	00001f39 	.word	0x00001f39
    1cb8:	2000030c 	.word	0x2000030c

00001cbc <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1cbe:	0006      	movs	r6, r0
    1cc0:	000c      	movs	r4, r1
    1cc2:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1cc4:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    1cc6:	4b0a      	ldr	r3, [pc, #40]	; (1cf0 <_usart_write_buffer+0x34>)
    1cc8:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    1cca:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    1ccc:	b29b      	uxth	r3, r3
    1cce:	2b00      	cmp	r3, #0
    1cd0:	d003      	beq.n	1cda <_usart_write_buffer+0x1e>
	cpu_irq_leave_critical();
    1cd2:	4b08      	ldr	r3, [pc, #32]	; (1cf4 <_usart_write_buffer+0x38>)
    1cd4:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1cd6:	2005      	movs	r0, #5

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;

	return STATUS_OK;
}
    1cd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_tx_buffer_length = length;
    1cda:	85f5      	strh	r5, [r6, #46]	; 0x2e
    1cdc:	4b05      	ldr	r3, [pc, #20]	; (1cf4 <_usart_write_buffer+0x38>)
    1cde:	4798      	blx	r3
	module->tx_buffer_ptr              = tx_data;
    1ce0:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    1ce2:	2205      	movs	r2, #5
    1ce4:	2333      	movs	r3, #51	; 0x33
    1ce6:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    1ce8:	3b32      	subs	r3, #50	; 0x32
    1cea:	75bb      	strb	r3, [r7, #22]
	return STATUS_OK;
    1cec:	2000      	movs	r0, #0
    1cee:	e7f3      	b.n	1cd8 <_usart_write_buffer+0x1c>
    1cf0:	00002005 	.word	0x00002005
    1cf4:	00002045 	.word	0x00002045

00001cf8 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1cfa:	0004      	movs	r4, r0
    1cfc:	000d      	movs	r5, r1
    1cfe:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d00:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    1d02:	4b0f      	ldr	r3, [pc, #60]	; (1d40 <_usart_read_buffer+0x48>)
    1d04:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    1d06:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    1d08:	b29b      	uxth	r3, r3
    1d0a:	2b00      	cmp	r3, #0
    1d0c:	d003      	beq.n	1d16 <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    1d0e:	4b0d      	ldr	r3, [pc, #52]	; (1d44 <_usart_read_buffer+0x4c>)
    1d10:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1d12:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    1d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    1d16:	85a6      	strh	r6, [r4, #44]	; 0x2c
    1d18:	4b0a      	ldr	r3, [pc, #40]	; (1d44 <_usart_read_buffer+0x4c>)
    1d1a:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    1d1c:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    1d1e:	2205      	movs	r2, #5
    1d20:	2332      	movs	r3, #50	; 0x32
    1d22:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    1d24:	3b2e      	subs	r3, #46	; 0x2e
    1d26:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    1d28:	7a23      	ldrb	r3, [r4, #8]
    1d2a:	2b00      	cmp	r3, #0
    1d2c:	d001      	beq.n	1d32 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    1d2e:	2320      	movs	r3, #32
    1d30:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    1d32:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
    1d34:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
    1d36:	2b00      	cmp	r3, #0
    1d38:	d0ec      	beq.n	1d14 <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    1d3a:	2308      	movs	r3, #8
    1d3c:	75bb      	strb	r3, [r7, #22]
    1d3e:	e7e9      	b.n	1d14 <_usart_read_buffer+0x1c>
    1d40:	00002005 	.word	0x00002005
    1d44:	00002045 	.word	0x00002045

00001d48 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1d48:	1c93      	adds	r3, r2, #2
    1d4a:	009b      	lsls	r3, r3, #2
    1d4c:	18c3      	adds	r3, r0, r3
    1d4e:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    1d50:	2130      	movs	r1, #48	; 0x30
    1d52:	2301      	movs	r3, #1
    1d54:	4093      	lsls	r3, r2
    1d56:	001a      	movs	r2, r3
    1d58:	5c43      	ldrb	r3, [r0, r1]
    1d5a:	4313      	orrs	r3, r2
    1d5c:	5443      	strb	r3, [r0, r1]
}
    1d5e:	4770      	bx	lr

00001d60 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1d60:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1d62:	2317      	movs	r3, #23
	if (length == 0) {
    1d64:	2a00      	cmp	r2, #0
    1d66:	d101      	bne.n	1d6c <usart_write_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
}
    1d68:	0018      	movs	r0, r3
    1d6a:	bd10      	pop	{r4, pc}
	if (!(module->transmitter_enabled)) {
    1d6c:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1d6e:	3305      	adds	r3, #5
	if (!(module->transmitter_enabled)) {
    1d70:	2c00      	cmp	r4, #0
    1d72:	d0f9      	beq.n	1d68 <usart_write_buffer_job+0x8>
	return _usart_write_buffer(module, tx_data, length);
    1d74:	4b01      	ldr	r3, [pc, #4]	; (1d7c <usart_write_buffer_job+0x1c>)
    1d76:	4798      	blx	r3
    1d78:	0003      	movs	r3, r0
    1d7a:	e7f5      	b.n	1d68 <usart_write_buffer_job+0x8>
    1d7c:	00001cbd 	.word	0x00001cbd

00001d80 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1d80:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1d82:	2317      	movs	r3, #23
	if (length == 0) {
    1d84:	2a00      	cmp	r2, #0
    1d86:	d101      	bne.n	1d8c <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    1d88:	0018      	movs	r0, r3
    1d8a:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    1d8c:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    1d8e:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    1d90:	2c00      	cmp	r4, #0
    1d92:	d0f9      	beq.n	1d88 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    1d94:	4b01      	ldr	r3, [pc, #4]	; (1d9c <usart_read_buffer_job+0x1c>)
    1d96:	4798      	blx	r3
    1d98:	0003      	movs	r3, r0
    1d9a:	e7f5      	b.n	1d88 <usart_read_buffer_job+0x8>
    1d9c:	00001cf9 	.word	0x00001cf9

00001da0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1da2:	0080      	lsls	r0, r0, #2
    1da4:	4b62      	ldr	r3, [pc, #392]	; (1f30 <_usart_interrupt_handler+0x190>)
    1da6:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1da8:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1daa:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1dac:	2b00      	cmp	r3, #0
    1dae:	d1fc      	bne.n	1daa <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1db0:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1db2:	7da6      	ldrb	r6, [r4, #22]
    1db4:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1db6:	2330      	movs	r3, #48	; 0x30
    1db8:	5ceb      	ldrb	r3, [r5, r3]
    1dba:	2231      	movs	r2, #49	; 0x31
    1dbc:	5caf      	ldrb	r7, [r5, r2]
    1dbe:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1dc0:	07f3      	lsls	r3, r6, #31
    1dc2:	d522      	bpl.n	1e0a <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1dc4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1dc6:	b29b      	uxth	r3, r3
    1dc8:	2b00      	cmp	r3, #0
    1dca:	d01c      	beq.n	1e06 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1dcc:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1dce:	7813      	ldrb	r3, [r2, #0]
    1dd0:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1dd2:	1c51      	adds	r1, r2, #1
    1dd4:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1dd6:	7969      	ldrb	r1, [r5, #5]
    1dd8:	2901      	cmp	r1, #1
    1dda:	d00e      	beq.n	1dfa <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1ddc:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1dde:	05db      	lsls	r3, r3, #23
    1de0:	0ddb      	lsrs	r3, r3, #23
    1de2:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1de4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1de6:	3b01      	subs	r3, #1
    1de8:	b29b      	uxth	r3, r3
    1dea:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1dec:	2b00      	cmp	r3, #0
    1dee:	d10c      	bne.n	1e0a <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1df0:	3301      	adds	r3, #1
    1df2:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1df4:	3301      	adds	r3, #1
    1df6:	75a3      	strb	r3, [r4, #22]
    1df8:	e007      	b.n	1e0a <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1dfa:	7851      	ldrb	r1, [r2, #1]
    1dfc:	0209      	lsls	r1, r1, #8
    1dfe:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    1e00:	3202      	adds	r2, #2
    1e02:	62aa      	str	r2, [r5, #40]	; 0x28
    1e04:	e7eb      	b.n	1dde <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1e06:	2301      	movs	r3, #1
    1e08:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1e0a:	07b3      	lsls	r3, r6, #30
    1e0c:	d506      	bpl.n	1e1c <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1e0e:	2302      	movs	r3, #2
    1e10:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1e12:	2200      	movs	r2, #0
    1e14:	3331      	adds	r3, #49	; 0x31
    1e16:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1e18:	07fb      	lsls	r3, r7, #31
    1e1a:	d41a      	bmi.n	1e52 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1e1c:	0773      	lsls	r3, r6, #29
    1e1e:	d565      	bpl.n	1eec <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    1e20:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1e22:	b29b      	uxth	r3, r3
    1e24:	2b00      	cmp	r3, #0
    1e26:	d05f      	beq.n	1ee8 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1e28:	8b63      	ldrh	r3, [r4, #26]
    1e2a:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1e2c:	071a      	lsls	r2, r3, #28
    1e2e:	d414      	bmi.n	1e5a <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1e30:	223f      	movs	r2, #63	; 0x3f
    1e32:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1e34:	2b00      	cmp	r3, #0
    1e36:	d034      	beq.n	1ea2 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1e38:	079a      	lsls	r2, r3, #30
    1e3a:	d511      	bpl.n	1e60 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1e3c:	221a      	movs	r2, #26
    1e3e:	2332      	movs	r3, #50	; 0x32
    1e40:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1e42:	3b30      	subs	r3, #48	; 0x30
    1e44:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1e46:	077b      	lsls	r3, r7, #29
    1e48:	d550      	bpl.n	1eec <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1e4a:	0028      	movs	r0, r5
    1e4c:	696b      	ldr	r3, [r5, #20]
    1e4e:	4798      	blx	r3
    1e50:	e04c      	b.n	1eec <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1e52:	0028      	movs	r0, r5
    1e54:	68eb      	ldr	r3, [r5, #12]
    1e56:	4798      	blx	r3
    1e58:	e7e0      	b.n	1e1c <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1e5a:	2237      	movs	r2, #55	; 0x37
    1e5c:	4013      	ands	r3, r2
    1e5e:	e7e9      	b.n	1e34 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1e60:	075a      	lsls	r2, r3, #29
    1e62:	d505      	bpl.n	1e70 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1e64:	221e      	movs	r2, #30
    1e66:	2332      	movs	r3, #50	; 0x32
    1e68:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1e6a:	3b2e      	subs	r3, #46	; 0x2e
    1e6c:	8363      	strh	r3, [r4, #26]
    1e6e:	e7ea      	b.n	1e46 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1e70:	07da      	lsls	r2, r3, #31
    1e72:	d505      	bpl.n	1e80 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1e74:	2213      	movs	r2, #19
    1e76:	2332      	movs	r3, #50	; 0x32
    1e78:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1e7a:	3b31      	subs	r3, #49	; 0x31
    1e7c:	8363      	strh	r3, [r4, #26]
    1e7e:	e7e2      	b.n	1e46 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1e80:	06da      	lsls	r2, r3, #27
    1e82:	d505      	bpl.n	1e90 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1e84:	2242      	movs	r2, #66	; 0x42
    1e86:	2332      	movs	r3, #50	; 0x32
    1e88:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1e8a:	3b22      	subs	r3, #34	; 0x22
    1e8c:	8363      	strh	r3, [r4, #26]
    1e8e:	e7da      	b.n	1e46 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1e90:	2220      	movs	r2, #32
    1e92:	421a      	tst	r2, r3
    1e94:	d0d7      	beq.n	1e46 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1e96:	3221      	adds	r2, #33	; 0x21
    1e98:	2332      	movs	r3, #50	; 0x32
    1e9a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1e9c:	3b12      	subs	r3, #18
    1e9e:	8363      	strh	r3, [r4, #26]
    1ea0:	e7d1      	b.n	1e46 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1ea2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1ea4:	05db      	lsls	r3, r3, #23
    1ea6:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1ea8:	b2da      	uxtb	r2, r3
    1eaa:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1eac:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1eae:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1eb0:	1c51      	adds	r1, r2, #1
    1eb2:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1eb4:	7969      	ldrb	r1, [r5, #5]
    1eb6:	2901      	cmp	r1, #1
    1eb8:	d010      	beq.n	1edc <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1eba:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1ebc:	3b01      	subs	r3, #1
    1ebe:	b29b      	uxth	r3, r3
    1ec0:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1ec2:	2b00      	cmp	r3, #0
    1ec4:	d112      	bne.n	1eec <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1ec6:	3304      	adds	r3, #4
    1ec8:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1eca:	2200      	movs	r2, #0
    1ecc:	332e      	adds	r3, #46	; 0x2e
    1ece:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1ed0:	07bb      	lsls	r3, r7, #30
    1ed2:	d50b      	bpl.n	1eec <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1ed4:	0028      	movs	r0, r5
    1ed6:	692b      	ldr	r3, [r5, #16]
    1ed8:	4798      	blx	r3
    1eda:	e007      	b.n	1eec <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1edc:	0a1b      	lsrs	r3, r3, #8
    1ede:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    1ee0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1ee2:	3301      	adds	r3, #1
    1ee4:	626b      	str	r3, [r5, #36]	; 0x24
    1ee6:	e7e8      	b.n	1eba <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1ee8:	2304      	movs	r3, #4
    1eea:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1eec:	06f3      	lsls	r3, r6, #27
    1eee:	d504      	bpl.n	1efa <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1ef0:	2310      	movs	r3, #16
    1ef2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1ef4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1ef6:	06fb      	lsls	r3, r7, #27
    1ef8:	d40e      	bmi.n	1f18 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1efa:	06b3      	lsls	r3, r6, #26
    1efc:	d504      	bpl.n	1f08 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1efe:	2320      	movs	r3, #32
    1f00:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1f02:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1f04:	073b      	lsls	r3, r7, #28
    1f06:	d40b      	bmi.n	1f20 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1f08:	0733      	lsls	r3, r6, #28
    1f0a:	d504      	bpl.n	1f16 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1f0c:	2308      	movs	r3, #8
    1f0e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1f10:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1f12:	06bb      	lsls	r3, r7, #26
    1f14:	d408      	bmi.n	1f28 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    1f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1f18:	0028      	movs	r0, r5
    1f1a:	69eb      	ldr	r3, [r5, #28]
    1f1c:	4798      	blx	r3
    1f1e:	e7ec      	b.n	1efa <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1f20:	0028      	movs	r0, r5
    1f22:	69ab      	ldr	r3, [r5, #24]
    1f24:	4798      	blx	r3
    1f26:	e7ef      	b.n	1f08 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1f28:	6a2b      	ldr	r3, [r5, #32]
    1f2a:	0028      	movs	r0, r5
    1f2c:	4798      	blx	r3
}
    1f2e:	e7f2      	b.n	1f16 <_usart_interrupt_handler+0x176>
    1f30:	2000030c 	.word	0x2000030c

00001f34 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1f34:	4770      	bx	lr
	...

00001f38 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1f38:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1f3a:	4b0a      	ldr	r3, [pc, #40]	; (1f64 <_sercom_set_handler+0x2c>)
    1f3c:	781b      	ldrb	r3, [r3, #0]
    1f3e:	2b00      	cmp	r3, #0
    1f40:	d10c      	bne.n	1f5c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1f42:	4f09      	ldr	r7, [pc, #36]	; (1f68 <_sercom_set_handler+0x30>)
    1f44:	4e09      	ldr	r6, [pc, #36]	; (1f6c <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1f46:	4d0a      	ldr	r5, [pc, #40]	; (1f70 <_sercom_set_handler+0x38>)
    1f48:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1f4a:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1f4c:	195a      	adds	r2, r3, r5
    1f4e:	6014      	str	r4, [r2, #0]
    1f50:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1f52:	2b18      	cmp	r3, #24
    1f54:	d1f9      	bne.n	1f4a <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    1f56:	2201      	movs	r2, #1
    1f58:	4b02      	ldr	r3, [pc, #8]	; (1f64 <_sercom_set_handler+0x2c>)
    1f5a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1f5c:	0080      	lsls	r0, r0, #2
    1f5e:	4b02      	ldr	r3, [pc, #8]	; (1f68 <_sercom_set_handler+0x30>)
    1f60:	50c1      	str	r1, [r0, r3]
}
    1f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f64:	20000176 	.word	0x20000176
    1f68:	20000178 	.word	0x20000178
    1f6c:	00001f35 	.word	0x00001f35
    1f70:	2000030c 	.word	0x2000030c

00001f74 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1f74:	b500      	push	{lr}
    1f76:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1f78:	2309      	movs	r3, #9
    1f7a:	466a      	mov	r2, sp
    1f7c:	7013      	strb	r3, [r2, #0]
    1f7e:	3301      	adds	r3, #1
    1f80:	7053      	strb	r3, [r2, #1]
    1f82:	3301      	adds	r3, #1
    1f84:	7093      	strb	r3, [r2, #2]
    1f86:	3301      	adds	r3, #1
    1f88:	70d3      	strb	r3, [r2, #3]
    1f8a:	3301      	adds	r3, #1
    1f8c:	7113      	strb	r3, [r2, #4]
    1f8e:	3301      	adds	r3, #1
    1f90:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1f92:	4b03      	ldr	r3, [pc, #12]	; (1fa0 <_sercom_get_interrupt_vector+0x2c>)
    1f94:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1f96:	466b      	mov	r3, sp
    1f98:	5618      	ldrsb	r0, [r3, r0]
}
    1f9a:	b003      	add	sp, #12
    1f9c:	bd00      	pop	{pc}
    1f9e:	46c0      	nop			; (mov r8, r8)
    1fa0:	00001941 	.word	0x00001941

00001fa4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1fa4:	b510      	push	{r4, lr}
    1fa6:	4b02      	ldr	r3, [pc, #8]	; (1fb0 <SERCOM0_Handler+0xc>)
    1fa8:	681b      	ldr	r3, [r3, #0]
    1faa:	2000      	movs	r0, #0
    1fac:	4798      	blx	r3
    1fae:	bd10      	pop	{r4, pc}
    1fb0:	20000178 	.word	0x20000178

00001fb4 <SERCOM1_Handler>:
    1fb4:	b510      	push	{r4, lr}
    1fb6:	4b02      	ldr	r3, [pc, #8]	; (1fc0 <SERCOM1_Handler+0xc>)
    1fb8:	685b      	ldr	r3, [r3, #4]
    1fba:	2001      	movs	r0, #1
    1fbc:	4798      	blx	r3
    1fbe:	bd10      	pop	{r4, pc}
    1fc0:	20000178 	.word	0x20000178

00001fc4 <SERCOM2_Handler>:
    1fc4:	b510      	push	{r4, lr}
    1fc6:	4b02      	ldr	r3, [pc, #8]	; (1fd0 <SERCOM2_Handler+0xc>)
    1fc8:	689b      	ldr	r3, [r3, #8]
    1fca:	2002      	movs	r0, #2
    1fcc:	4798      	blx	r3
    1fce:	bd10      	pop	{r4, pc}
    1fd0:	20000178 	.word	0x20000178

00001fd4 <SERCOM3_Handler>:
    1fd4:	b510      	push	{r4, lr}
    1fd6:	4b02      	ldr	r3, [pc, #8]	; (1fe0 <SERCOM3_Handler+0xc>)
    1fd8:	68db      	ldr	r3, [r3, #12]
    1fda:	2003      	movs	r0, #3
    1fdc:	4798      	blx	r3
    1fde:	bd10      	pop	{r4, pc}
    1fe0:	20000178 	.word	0x20000178

00001fe4 <SERCOM4_Handler>:
    1fe4:	b510      	push	{r4, lr}
    1fe6:	4b02      	ldr	r3, [pc, #8]	; (1ff0 <SERCOM4_Handler+0xc>)
    1fe8:	691b      	ldr	r3, [r3, #16]
    1fea:	2004      	movs	r0, #4
    1fec:	4798      	blx	r3
    1fee:	bd10      	pop	{r4, pc}
    1ff0:	20000178 	.word	0x20000178

00001ff4 <SERCOM5_Handler>:
    1ff4:	b510      	push	{r4, lr}
    1ff6:	4b02      	ldr	r3, [pc, #8]	; (2000 <STACK_SIZE>)
    1ff8:	695b      	ldr	r3, [r3, #20]
    1ffa:	2005      	movs	r0, #5
    1ffc:	4798      	blx	r3
    1ffe:	bd10      	pop	{r4, pc}
    2000:	20000178 	.word	0x20000178

00002004 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    2004:	4b0c      	ldr	r3, [pc, #48]	; (2038 <cpu_irq_enter_critical+0x34>)
    2006:	681b      	ldr	r3, [r3, #0]
    2008:	2b00      	cmp	r3, #0
    200a:	d106      	bne.n	201a <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    200c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2010:	2b00      	cmp	r3, #0
    2012:	d007      	beq.n	2024 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2014:	2200      	movs	r2, #0
    2016:	4b09      	ldr	r3, [pc, #36]	; (203c <cpu_irq_enter_critical+0x38>)
    2018:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    201a:	4a07      	ldr	r2, [pc, #28]	; (2038 <cpu_irq_enter_critical+0x34>)
    201c:	6813      	ldr	r3, [r2, #0]
    201e:	3301      	adds	r3, #1
    2020:	6013      	str	r3, [r2, #0]
}
    2022:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    2024:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    2026:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    202a:	2200      	movs	r2, #0
    202c:	4b04      	ldr	r3, [pc, #16]	; (2040 <cpu_irq_enter_critical+0x3c>)
    202e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2030:	3201      	adds	r2, #1
    2032:	4b02      	ldr	r3, [pc, #8]	; (203c <cpu_irq_enter_critical+0x38>)
    2034:	701a      	strb	r2, [r3, #0]
    2036:	e7f0      	b.n	201a <cpu_irq_enter_critical+0x16>
    2038:	20000190 	.word	0x20000190
    203c:	20000194 	.word	0x20000194
    2040:	20000000 	.word	0x20000000

00002044 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2044:	4b08      	ldr	r3, [pc, #32]	; (2068 <cpu_irq_leave_critical+0x24>)
    2046:	681a      	ldr	r2, [r3, #0]
    2048:	3a01      	subs	r2, #1
    204a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    204c:	681b      	ldr	r3, [r3, #0]
    204e:	2b00      	cmp	r3, #0
    2050:	d109      	bne.n	2066 <cpu_irq_leave_critical+0x22>
    2052:	4b06      	ldr	r3, [pc, #24]	; (206c <cpu_irq_leave_critical+0x28>)
    2054:	781b      	ldrb	r3, [r3, #0]
    2056:	2b00      	cmp	r3, #0
    2058:	d005      	beq.n	2066 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    205a:	2201      	movs	r2, #1
    205c:	4b04      	ldr	r3, [pc, #16]	; (2070 <cpu_irq_leave_critical+0x2c>)
    205e:	701a      	strb	r2, [r3, #0]
    2060:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    2064:	b662      	cpsie	i
	}
}
    2066:	4770      	bx	lr
    2068:	20000190 	.word	0x20000190
    206c:	20000194 	.word	0x20000194
    2070:	20000000 	.word	0x20000000

00002074 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    2074:	b5f0      	push	{r4, r5, r6, r7, lr}
    2076:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    2078:	ac01      	add	r4, sp, #4
    207a:	2501      	movs	r5, #1
    207c:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    207e:	2700      	movs	r7, #0
    2080:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2082:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    2084:	0021      	movs	r1, r4
    2086:	203e      	movs	r0, #62	; 0x3e
    2088:	4e06      	ldr	r6, [pc, #24]	; (20a4 <system_board_init+0x30>)
    208a:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    208c:	2280      	movs	r2, #128	; 0x80
    208e:	05d2      	lsls	r2, r2, #23
    2090:	4b05      	ldr	r3, [pc, #20]	; (20a8 <system_board_init+0x34>)
    2092:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    2094:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    2096:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    2098:	0021      	movs	r1, r4
    209a:	200f      	movs	r0, #15
    209c:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
    209e:	b003      	add	sp, #12
    20a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    20a2:	46c0      	nop			; (mov r8, r8)
    20a4:	000020ad 	.word	0x000020ad
    20a8:	41004480 	.word	0x41004480

000020ac <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    20ac:	b500      	push	{lr}
    20ae:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    20b0:	ab01      	add	r3, sp, #4
    20b2:	2280      	movs	r2, #128	; 0x80
    20b4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    20b6:	780a      	ldrb	r2, [r1, #0]
    20b8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    20ba:	784a      	ldrb	r2, [r1, #1]
    20bc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    20be:	788a      	ldrb	r2, [r1, #2]
    20c0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    20c2:	0019      	movs	r1, r3
    20c4:	4b01      	ldr	r3, [pc, #4]	; (20cc <port_pin_set_config+0x20>)
    20c6:	4798      	blx	r3
}
    20c8:	b003      	add	sp, #12
    20ca:	bd00      	pop	{pc}
    20cc:	000027f1 	.word	0x000027f1

000020d0 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    20d0:	b510      	push	{r4, lr}
	switch (clock_source) {
    20d2:	2808      	cmp	r0, #8
    20d4:	d803      	bhi.n	20de <system_clock_source_get_hz+0xe>
    20d6:	0080      	lsls	r0, r0, #2
    20d8:	4b1c      	ldr	r3, [pc, #112]	; (214c <system_clock_source_get_hz+0x7c>)
    20da:	581b      	ldr	r3, [r3, r0]
    20dc:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    20de:	2000      	movs	r0, #0
    20e0:	e032      	b.n	2148 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    20e2:	4b1b      	ldr	r3, [pc, #108]	; (2150 <system_clock_source_get_hz+0x80>)
    20e4:	6918      	ldr	r0, [r3, #16]
    20e6:	e02f      	b.n	2148 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    20e8:	4b1a      	ldr	r3, [pc, #104]	; (2154 <system_clock_source_get_hz+0x84>)
    20ea:	6a1b      	ldr	r3, [r3, #32]
    20ec:	059b      	lsls	r3, r3, #22
    20ee:	0f9b      	lsrs	r3, r3, #30
    20f0:	4819      	ldr	r0, [pc, #100]	; (2158 <system_clock_source_get_hz+0x88>)
    20f2:	40d8      	lsrs	r0, r3
    20f4:	e028      	b.n	2148 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    20f6:	4b16      	ldr	r3, [pc, #88]	; (2150 <system_clock_source_get_hz+0x80>)
    20f8:	6958      	ldr	r0, [r3, #20]
    20fa:	e025      	b.n	2148 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    20fc:	4b14      	ldr	r3, [pc, #80]	; (2150 <system_clock_source_get_hz+0x80>)
    20fe:	681b      	ldr	r3, [r3, #0]
			return 0;
    2100:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2102:	079b      	lsls	r3, r3, #30
    2104:	d520      	bpl.n	2148 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2106:	4913      	ldr	r1, [pc, #76]	; (2154 <system_clock_source_get_hz+0x84>)
    2108:	2210      	movs	r2, #16
    210a:	68cb      	ldr	r3, [r1, #12]
    210c:	421a      	tst	r2, r3
    210e:	d0fc      	beq.n	210a <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    2110:	4b0f      	ldr	r3, [pc, #60]	; (2150 <system_clock_source_get_hz+0x80>)
    2112:	681a      	ldr	r2, [r3, #0]
    2114:	2324      	movs	r3, #36	; 0x24
    2116:	4013      	ands	r3, r2
    2118:	2b04      	cmp	r3, #4
    211a:	d001      	beq.n	2120 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    211c:	480f      	ldr	r0, [pc, #60]	; (215c <system_clock_source_get_hz+0x8c>)
    211e:	e013      	b.n	2148 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2120:	2000      	movs	r0, #0
    2122:	4b0f      	ldr	r3, [pc, #60]	; (2160 <system_clock_source_get_hz+0x90>)
    2124:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2126:	4b0a      	ldr	r3, [pc, #40]	; (2150 <system_clock_source_get_hz+0x80>)
    2128:	689b      	ldr	r3, [r3, #8]
    212a:	041b      	lsls	r3, r3, #16
    212c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    212e:	4358      	muls	r0, r3
    2130:	e00a      	b.n	2148 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2132:	2350      	movs	r3, #80	; 0x50
    2134:	4a07      	ldr	r2, [pc, #28]	; (2154 <system_clock_source_get_hz+0x84>)
    2136:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2138:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    213a:	075b      	lsls	r3, r3, #29
    213c:	d504      	bpl.n	2148 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    213e:	4b04      	ldr	r3, [pc, #16]	; (2150 <system_clock_source_get_hz+0x80>)
    2140:	68d8      	ldr	r0, [r3, #12]
    2142:	e001      	b.n	2148 <system_clock_source_get_hz+0x78>
		return 32768UL;
    2144:	2080      	movs	r0, #128	; 0x80
    2146:	0200      	lsls	r0, r0, #8
	}
}
    2148:	bd10      	pop	{r4, pc}
    214a:	46c0      	nop			; (mov r8, r8)
    214c:	000051fc 	.word	0x000051fc
    2150:	20000198 	.word	0x20000198
    2154:	40000800 	.word	0x40000800
    2158:	007a1200 	.word	0x007a1200
    215c:	02dc6c00 	.word	0x02dc6c00
    2160:	00002715 	.word	0x00002715

00002164 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2164:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2166:	490c      	ldr	r1, [pc, #48]	; (2198 <system_clock_source_osc8m_set_config+0x34>)
    2168:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    216a:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    216c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    216e:	7840      	ldrb	r0, [r0, #1]
    2170:	2201      	movs	r2, #1
    2172:	4010      	ands	r0, r2
    2174:	0180      	lsls	r0, r0, #6
    2176:	2640      	movs	r6, #64	; 0x40
    2178:	43b3      	bics	r3, r6
    217a:	4303      	orrs	r3, r0
    217c:	402a      	ands	r2, r5
    217e:	01d2      	lsls	r2, r2, #7
    2180:	2080      	movs	r0, #128	; 0x80
    2182:	4383      	bics	r3, r0
    2184:	4313      	orrs	r3, r2
    2186:	2203      	movs	r2, #3
    2188:	4022      	ands	r2, r4
    218a:	0212      	lsls	r2, r2, #8
    218c:	4803      	ldr	r0, [pc, #12]	; (219c <system_clock_source_osc8m_set_config+0x38>)
    218e:	4003      	ands	r3, r0
    2190:	4313      	orrs	r3, r2
    2192:	620b      	str	r3, [r1, #32]
}
    2194:	bd70      	pop	{r4, r5, r6, pc}
    2196:	46c0      	nop			; (mov r8, r8)
    2198:	40000800 	.word	0x40000800
    219c:	fffffcff 	.word	0xfffffcff

000021a0 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    21a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    21a2:	46ce      	mov	lr, r9
    21a4:	4647      	mov	r7, r8
    21a6:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    21a8:	4b19      	ldr	r3, [pc, #100]	; (2210 <system_clock_source_osc32k_set_config+0x70>)
    21aa:	4699      	mov	r9, r3
    21ac:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    21ae:	7841      	ldrb	r1, [r0, #1]
    21b0:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    21b2:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    21b4:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    21b6:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    21b8:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    21ba:	7880      	ldrb	r0, [r0, #2]
    21bc:	2101      	movs	r1, #1
    21be:	4008      	ands	r0, r1
    21c0:	0080      	lsls	r0, r0, #2
    21c2:	2204      	movs	r2, #4
    21c4:	4393      	bics	r3, r2
    21c6:	4303      	orrs	r3, r0
    21c8:	4660      	mov	r0, ip
    21ca:	4008      	ands	r0, r1
    21cc:	00c0      	lsls	r0, r0, #3
    21ce:	3204      	adds	r2, #4
    21d0:	4393      	bics	r3, r2
    21d2:	4303      	orrs	r3, r0
    21d4:	0038      	movs	r0, r7
    21d6:	4008      	ands	r0, r1
    21d8:	0180      	lsls	r0, r0, #6
    21da:	2740      	movs	r7, #64	; 0x40
    21dc:	43bb      	bics	r3, r7
    21de:	4303      	orrs	r3, r0
    21e0:	0030      	movs	r0, r6
    21e2:	4008      	ands	r0, r1
    21e4:	01c0      	lsls	r0, r0, #7
    21e6:	2680      	movs	r6, #128	; 0x80
    21e8:	43b3      	bics	r3, r6
    21ea:	4303      	orrs	r3, r0
    21ec:	2007      	movs	r0, #7
    21ee:	4005      	ands	r5, r0
    21f0:	022d      	lsls	r5, r5, #8
    21f2:	4808      	ldr	r0, [pc, #32]	; (2214 <system_clock_source_osc32k_set_config+0x74>)
    21f4:	4003      	ands	r3, r0
    21f6:	432b      	orrs	r3, r5
    21f8:	4021      	ands	r1, r4
    21fa:	0309      	lsls	r1, r1, #12
    21fc:	4806      	ldr	r0, [pc, #24]	; (2218 <system_clock_source_osc32k_set_config+0x78>)
    21fe:	4003      	ands	r3, r0
    2200:	430b      	orrs	r3, r1
    2202:	464a      	mov	r2, r9
    2204:	6193      	str	r3, [r2, #24]
}
    2206:	bc0c      	pop	{r2, r3}
    2208:	4690      	mov	r8, r2
    220a:	4699      	mov	r9, r3
    220c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    220e:	46c0      	nop			; (mov r8, r8)
    2210:	40000800 	.word	0x40000800
    2214:	fffff8ff 	.word	0xfffff8ff
    2218:	ffffefff 	.word	0xffffefff

0000221c <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    221c:	b5f0      	push	{r4, r5, r6, r7, lr}
    221e:	46de      	mov	lr, fp
    2220:	4657      	mov	r7, sl
    2222:	464e      	mov	r6, r9
    2224:	4645      	mov	r5, r8
    2226:	b5e0      	push	{r5, r6, r7, lr}
    2228:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    222a:	4b26      	ldr	r3, [pc, #152]	; (22c4 <system_clock_source_xosc32k_set_config+0xa8>)
    222c:	469b      	mov	fp, r3
    222e:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    2230:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    2232:	7800      	ldrb	r0, [r0, #0]
    2234:	4242      	negs	r2, r0
    2236:	4142      	adcs	r2, r0
    2238:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    223a:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    223c:	78ca      	ldrb	r2, [r1, #3]
    223e:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    2240:	790a      	ldrb	r2, [r1, #4]
    2242:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    2244:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2246:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    2248:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    224a:	688a      	ldr	r2, [r1, #8]
    224c:	491e      	ldr	r1, [pc, #120]	; (22c8 <system_clock_source_xosc32k_set_config+0xac>)
    224e:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    2250:	2101      	movs	r1, #1
    2252:	464a      	mov	r2, r9
    2254:	0092      	lsls	r2, r2, #2
    2256:	4691      	mov	r9, r2
    2258:	2204      	movs	r2, #4
    225a:	4393      	bics	r3, r2
    225c:	464a      	mov	r2, r9
    225e:	4313      	orrs	r3, r2
    2260:	4642      	mov	r2, r8
    2262:	400a      	ands	r2, r1
    2264:	00d2      	lsls	r2, r2, #3
    2266:	4690      	mov	r8, r2
    2268:	2208      	movs	r2, #8
    226a:	4393      	bics	r3, r2
    226c:	4642      	mov	r2, r8
    226e:	4313      	orrs	r3, r2
    2270:	4662      	mov	r2, ip
    2272:	400a      	ands	r2, r1
    2274:	0112      	lsls	r2, r2, #4
    2276:	4694      	mov	ip, r2
    2278:	2210      	movs	r2, #16
    227a:	4393      	bics	r3, r2
    227c:	4662      	mov	r2, ip
    227e:	4313      	orrs	r3, r2
    2280:	4008      	ands	r0, r1
    2282:	0140      	lsls	r0, r0, #5
    2284:	2220      	movs	r2, #32
    2286:	4393      	bics	r3, r2
    2288:	4303      	orrs	r3, r0
    228a:	400f      	ands	r7, r1
    228c:	01bf      	lsls	r7, r7, #6
    228e:	2040      	movs	r0, #64	; 0x40
    2290:	4383      	bics	r3, r0
    2292:	433b      	orrs	r3, r7
    2294:	400e      	ands	r6, r1
    2296:	01f6      	lsls	r6, r6, #7
    2298:	3040      	adds	r0, #64	; 0x40
    229a:	4383      	bics	r3, r0
    229c:	4333      	orrs	r3, r6
    229e:	3879      	subs	r0, #121	; 0x79
    22a0:	4005      	ands	r5, r0
    22a2:	022d      	lsls	r5, r5, #8
    22a4:	4809      	ldr	r0, [pc, #36]	; (22cc <system_clock_source_xosc32k_set_config+0xb0>)
    22a6:	4003      	ands	r3, r0
    22a8:	432b      	orrs	r3, r5
    22aa:	4021      	ands	r1, r4
    22ac:	0309      	lsls	r1, r1, #12
    22ae:	4808      	ldr	r0, [pc, #32]	; (22d0 <system_clock_source_xosc32k_set_config+0xb4>)
    22b0:	4003      	ands	r3, r0
    22b2:	430b      	orrs	r3, r1
    22b4:	465a      	mov	r2, fp
    22b6:	8293      	strh	r3, [r2, #20]
}
    22b8:	bc3c      	pop	{r2, r3, r4, r5}
    22ba:	4690      	mov	r8, r2
    22bc:	4699      	mov	r9, r3
    22be:	46a2      	mov	sl, r4
    22c0:	46ab      	mov	fp, r5
    22c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    22c4:	40000800 	.word	0x40000800
    22c8:	20000198 	.word	0x20000198
    22cc:	fffff8ff 	.word	0xfffff8ff
    22d0:	ffffefff 	.word	0xffffefff

000022d4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    22d4:	2808      	cmp	r0, #8
    22d6:	d803      	bhi.n	22e0 <system_clock_source_enable+0xc>
    22d8:	0080      	lsls	r0, r0, #2
    22da:	4b25      	ldr	r3, [pc, #148]	; (2370 <system_clock_source_enable+0x9c>)
    22dc:	581b      	ldr	r3, [r3, r0]
    22de:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    22e0:	2017      	movs	r0, #23
    22e2:	e044      	b.n	236e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    22e4:	4a23      	ldr	r2, [pc, #140]	; (2374 <system_clock_source_enable+0xa0>)
    22e6:	6a13      	ldr	r3, [r2, #32]
    22e8:	2102      	movs	r1, #2
    22ea:	430b      	orrs	r3, r1
    22ec:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    22ee:	2000      	movs	r0, #0
    22f0:	e03d      	b.n	236e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    22f2:	4a20      	ldr	r2, [pc, #128]	; (2374 <system_clock_source_enable+0xa0>)
    22f4:	6993      	ldr	r3, [r2, #24]
    22f6:	2102      	movs	r1, #2
    22f8:	430b      	orrs	r3, r1
    22fa:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    22fc:	2000      	movs	r0, #0
		break;
    22fe:	e036      	b.n	236e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2300:	4a1c      	ldr	r2, [pc, #112]	; (2374 <system_clock_source_enable+0xa0>)
    2302:	8a13      	ldrh	r3, [r2, #16]
    2304:	2102      	movs	r1, #2
    2306:	430b      	orrs	r3, r1
    2308:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    230a:	2000      	movs	r0, #0
		break;
    230c:	e02f      	b.n	236e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    230e:	4a19      	ldr	r2, [pc, #100]	; (2374 <system_clock_source_enable+0xa0>)
    2310:	8a93      	ldrh	r3, [r2, #20]
    2312:	2102      	movs	r1, #2
    2314:	430b      	orrs	r3, r1
    2316:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    2318:	2000      	movs	r0, #0
		break;
    231a:	e028      	b.n	236e <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    231c:	4916      	ldr	r1, [pc, #88]	; (2378 <system_clock_source_enable+0xa4>)
    231e:	680b      	ldr	r3, [r1, #0]
    2320:	2202      	movs	r2, #2
    2322:	4313      	orrs	r3, r2
    2324:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2326:	4b13      	ldr	r3, [pc, #76]	; (2374 <system_clock_source_enable+0xa0>)
    2328:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    232a:	0019      	movs	r1, r3
    232c:	320e      	adds	r2, #14
    232e:	68cb      	ldr	r3, [r1, #12]
    2330:	421a      	tst	r2, r3
    2332:	d0fc      	beq.n	232e <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2334:	4a10      	ldr	r2, [pc, #64]	; (2378 <system_clock_source_enable+0xa4>)
    2336:	6891      	ldr	r1, [r2, #8]
    2338:	4b0e      	ldr	r3, [pc, #56]	; (2374 <system_clock_source_enable+0xa0>)
    233a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    233c:	6852      	ldr	r2, [r2, #4]
    233e:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    2340:	2200      	movs	r2, #0
    2342:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2344:	0019      	movs	r1, r3
    2346:	3210      	adds	r2, #16
    2348:	68cb      	ldr	r3, [r1, #12]
    234a:	421a      	tst	r2, r3
    234c:	d0fc      	beq.n	2348 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    234e:	4b0a      	ldr	r3, [pc, #40]	; (2378 <system_clock_source_enable+0xa4>)
    2350:	681b      	ldr	r3, [r3, #0]
    2352:	b29b      	uxth	r3, r3
    2354:	4a07      	ldr	r2, [pc, #28]	; (2374 <system_clock_source_enable+0xa0>)
    2356:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    2358:	2000      	movs	r0, #0
    235a:	e008      	b.n	236e <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    235c:	4905      	ldr	r1, [pc, #20]	; (2374 <system_clock_source_enable+0xa0>)
    235e:	2244      	movs	r2, #68	; 0x44
    2360:	5c8b      	ldrb	r3, [r1, r2]
    2362:	2002      	movs	r0, #2
    2364:	4303      	orrs	r3, r0
    2366:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    2368:	2000      	movs	r0, #0
		break;
    236a:	e000      	b.n	236e <system_clock_source_enable+0x9a>
		return STATUS_OK;
    236c:	2000      	movs	r0, #0
}
    236e:	4770      	bx	lr
    2370:	00005220 	.word	0x00005220
    2374:	40000800 	.word	0x40000800
    2378:	20000198 	.word	0x20000198

0000237c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    237c:	b5f0      	push	{r4, r5, r6, r7, lr}
    237e:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2380:	22c2      	movs	r2, #194	; 0xc2
    2382:	00d2      	lsls	r2, r2, #3
    2384:	4b41      	ldr	r3, [pc, #260]	; (248c <system_clock_init+0x110>)
    2386:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2388:	4a41      	ldr	r2, [pc, #260]	; (2490 <system_clock_init+0x114>)
    238a:	6853      	ldr	r3, [r2, #4]
    238c:	211e      	movs	r1, #30
    238e:	438b      	bics	r3, r1
    2390:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    2392:	2303      	movs	r3, #3
    2394:	466a      	mov	r2, sp
    2396:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2398:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    239a:	4d3e      	ldr	r5, [pc, #248]	; (2494 <system_clock_init+0x118>)
    239c:	b2e0      	uxtb	r0, r4
    239e:	4669      	mov	r1, sp
    23a0:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    23a2:	3401      	adds	r4, #1
    23a4:	2c25      	cmp	r4, #37	; 0x25
    23a6:	d1f9      	bne.n	239c <system_clock_init+0x20>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    23a8:	a806      	add	r0, sp, #24
    23aa:	2300      	movs	r3, #0
    23ac:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
    23ae:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    23b0:	2280      	movs	r2, #128	; 0x80
    23b2:	0212      	lsls	r2, r2, #8
    23b4:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    23b6:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    23b8:	2201      	movs	r2, #1
    23ba:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    23bc:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    23be:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    23c0:	3205      	adds	r2, #5
    23c2:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    23c4:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    23c6:	4b34      	ldr	r3, [pc, #208]	; (2498 <system_clock_init+0x11c>)
    23c8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    23ca:	2005      	movs	r0, #5
    23cc:	4b33      	ldr	r3, [pc, #204]	; (249c <system_clock_init+0x120>)
    23ce:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    23d0:	492e      	ldr	r1, [pc, #184]	; (248c <system_clock_init+0x110>)
    23d2:	2202      	movs	r2, #2
    23d4:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    23d6:	421a      	tst	r2, r3
    23d8:	d0fc      	beq.n	23d4 <system_clock_init+0x58>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    23da:	492c      	ldr	r1, [pc, #176]	; (248c <system_clock_init+0x110>)
    23dc:	8a8b      	ldrh	r3, [r1, #20]
    23de:	2280      	movs	r2, #128	; 0x80
    23e0:	4313      	orrs	r3, r2
    23e2:	828b      	strh	r3, [r1, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >>
    23e4:	4b2e      	ldr	r3, [pc, #184]	; (24a0 <system_clock_init+0x124>)
    23e6:	681b      	ldr	r3, [r3, #0]
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);
    23e8:	04db      	lsls	r3, r3, #19
	SYSCTRL->OSC32K.bit.CALIB =
    23ea:	698a      	ldr	r2, [r1, #24]
    23ec:	0e5b      	lsrs	r3, r3, #25
    23ee:	041b      	lsls	r3, r3, #16
    23f0:	482c      	ldr	r0, [pc, #176]	; (24a4 <system_clock_init+0x128>)
    23f2:	4002      	ands	r2, r0
    23f4:	4313      	orrs	r3, r2
    23f6:	618b      	str	r3, [r1, #24]
	config->enable_1khz_output  = true;
    23f8:	a804      	add	r0, sp, #16
    23fa:	2501      	movs	r5, #1
    23fc:	7045      	strb	r5, [r0, #1]
	config->enable_32khz_output = true;
    23fe:	7085      	strb	r5, [r0, #2]
	config->run_in_standby      = false;
    2400:	2400      	movs	r4, #0
    2402:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    2404:	7105      	strb	r5, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    2406:	2307      	movs	r3, #7
    2408:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    240a:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    240c:	4b26      	ldr	r3, [pc, #152]	; (24a8 <system_clock_init+0x12c>)
    240e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    2410:	2004      	movs	r0, #4
    2412:	4e22      	ldr	r6, [pc, #136]	; (249c <system_clock_init+0x120>)
    2414:	47b0      	blx	r6
	config->run_in_standby  = false;
    2416:	a803      	add	r0, sp, #12
    2418:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    241a:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    241c:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    241e:	4b23      	ldr	r3, [pc, #140]	; (24ac <system_clock_init+0x130>)
    2420:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2422:	2006      	movs	r0, #6
    2424:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2426:	4b22      	ldr	r3, [pc, #136]	; (24b0 <system_clock_init+0x134>)
    2428:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    242a:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    242c:	466b      	mov	r3, sp
    242e:	705c      	strb	r4, [r3, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2430:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    2432:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2434:	2305      	movs	r3, #5
    2436:	466a      	mov	r2, sp
    2438:	7013      	strb	r3, [r2, #0]
    243a:	4669      	mov	r1, sp
    243c:	2001      	movs	r0, #1
    243e:	4f1d      	ldr	r7, [pc, #116]	; (24b4 <system_clock_init+0x138>)
    2440:	47b8      	blx	r7
    2442:	2001      	movs	r0, #1
    2444:	4e1c      	ldr	r6, [pc, #112]	; (24b8 <system_clock_init+0x13c>)
    2446:	47b0      	blx	r6
	config->high_when_disabled = false;
    2448:	466b      	mov	r3, sp
    244a:	705c      	strb	r4, [r3, #1]
	config->run_in_standby     = false;
    244c:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    244e:	725c      	strb	r4, [r3, #9]
    2450:	2304      	movs	r3, #4
    2452:	466a      	mov	r2, sp
    2454:	7013      	strb	r3, [r2, #0]
    2456:	331c      	adds	r3, #28
    2458:	9301      	str	r3, [sp, #4]
    245a:	4669      	mov	r1, sp
    245c:	2002      	movs	r0, #2
    245e:	47b8      	blx	r7
    2460:	2002      	movs	r0, #2
    2462:	47b0      	blx	r6
	PM->CPUSEL.reg = (uint32_t)divider;
    2464:	4b15      	ldr	r3, [pc, #84]	; (24bc <system_clock_init+0x140>)
    2466:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    2468:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    246a:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    246c:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    246e:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    2470:	466b      	mov	r3, sp
    2472:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2474:	2306      	movs	r3, #6
    2476:	466a      	mov	r2, sp
    2478:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
    247a:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    247c:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    247e:	4669      	mov	r1, sp
    2480:	2000      	movs	r0, #0
    2482:	47b8      	blx	r7
    2484:	2000      	movs	r0, #0
    2486:	47b0      	blx	r6
#endif
}
    2488:	b00b      	add	sp, #44	; 0x2c
    248a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    248c:	40000800 	.word	0x40000800
    2490:	41004000 	.word	0x41004000
    2494:	000026f9 	.word	0x000026f9
    2498:	0000221d 	.word	0x0000221d
    249c:	000022d5 	.word	0x000022d5
    24a0:	00806024 	.word	0x00806024
    24a4:	ff80ffff 	.word	0xff80ffff
    24a8:	000021a1 	.word	0x000021a1
    24ac:	00002165 	.word	0x00002165
    24b0:	000024c1 	.word	0x000024c1
    24b4:	000024e5 	.word	0x000024e5
    24b8:	0000259d 	.word	0x0000259d
    24bc:	40000400 	.word	0x40000400

000024c0 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    24c0:	4a06      	ldr	r2, [pc, #24]	; (24dc <system_gclk_init+0x1c>)
    24c2:	6993      	ldr	r3, [r2, #24]
    24c4:	2108      	movs	r1, #8
    24c6:	430b      	orrs	r3, r1
    24c8:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    24ca:	2201      	movs	r2, #1
    24cc:	4b04      	ldr	r3, [pc, #16]	; (24e0 <system_gclk_init+0x20>)
    24ce:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    24d0:	0019      	movs	r1, r3
    24d2:	780b      	ldrb	r3, [r1, #0]
    24d4:	4213      	tst	r3, r2
    24d6:	d1fc      	bne.n	24d2 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    24d8:	4770      	bx	lr
    24da:	46c0      	nop			; (mov r8, r8)
    24dc:	40000400 	.word	0x40000400
    24e0:	40000c00 	.word	0x40000c00

000024e4 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    24e4:	b570      	push	{r4, r5, r6, lr}
    24e6:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    24e8:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    24ea:	780d      	ldrb	r5, [r1, #0]
    24ec:	022d      	lsls	r5, r5, #8
    24ee:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    24f0:	784b      	ldrb	r3, [r1, #1]
    24f2:	2b00      	cmp	r3, #0
    24f4:	d002      	beq.n	24fc <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    24f6:	2380      	movs	r3, #128	; 0x80
    24f8:	02db      	lsls	r3, r3, #11
    24fa:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    24fc:	7a4b      	ldrb	r3, [r1, #9]
    24fe:	2b00      	cmp	r3, #0
    2500:	d002      	beq.n	2508 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2502:	2380      	movs	r3, #128	; 0x80
    2504:	031b      	lsls	r3, r3, #12
    2506:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2508:	6848      	ldr	r0, [r1, #4]
    250a:	2801      	cmp	r0, #1
    250c:	d910      	bls.n	2530 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    250e:	1e43      	subs	r3, r0, #1
    2510:	4218      	tst	r0, r3
    2512:	d134      	bne.n	257e <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2514:	2802      	cmp	r0, #2
    2516:	d930      	bls.n	257a <system_gclk_gen_set_config+0x96>
    2518:	2302      	movs	r3, #2
    251a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    251c:	3201      	adds	r2, #1
						mask <<= 1) {
    251e:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2520:	4298      	cmp	r0, r3
    2522:	d8fb      	bhi.n	251c <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2524:	0212      	lsls	r2, r2, #8
    2526:	4332      	orrs	r2, r6
    2528:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    252a:	2380      	movs	r3, #128	; 0x80
    252c:	035b      	lsls	r3, r3, #13
    252e:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2530:	7a0b      	ldrb	r3, [r1, #8]
    2532:	2b00      	cmp	r3, #0
    2534:	d002      	beq.n	253c <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2536:	2380      	movs	r3, #128	; 0x80
    2538:	039b      	lsls	r3, r3, #14
    253a:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    253c:	4a13      	ldr	r2, [pc, #76]	; (258c <system_gclk_gen_set_config+0xa8>)
    253e:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    2540:	b25b      	sxtb	r3, r3
    2542:	2b00      	cmp	r3, #0
    2544:	dbfb      	blt.n	253e <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    2546:	4b12      	ldr	r3, [pc, #72]	; (2590 <system_gclk_gen_set_config+0xac>)
    2548:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    254a:	4b12      	ldr	r3, [pc, #72]	; (2594 <system_gclk_gen_set_config+0xb0>)
    254c:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    254e:	4a0f      	ldr	r2, [pc, #60]	; (258c <system_gclk_gen_set_config+0xa8>)
    2550:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2552:	b25b      	sxtb	r3, r3
    2554:	2b00      	cmp	r3, #0
    2556:	dbfb      	blt.n	2550 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2558:	4b0c      	ldr	r3, [pc, #48]	; (258c <system_gclk_gen_set_config+0xa8>)
    255a:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    255c:	001a      	movs	r2, r3
    255e:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    2560:	b25b      	sxtb	r3, r3
    2562:	2b00      	cmp	r3, #0
    2564:	dbfb      	blt.n	255e <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2566:	4a09      	ldr	r2, [pc, #36]	; (258c <system_gclk_gen_set_config+0xa8>)
    2568:	6853      	ldr	r3, [r2, #4]
    256a:	2180      	movs	r1, #128	; 0x80
    256c:	0249      	lsls	r1, r1, #9
    256e:	400b      	ands	r3, r1
    2570:	431d      	orrs	r5, r3
    2572:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    2574:	4b08      	ldr	r3, [pc, #32]	; (2598 <system_gclk_gen_set_config+0xb4>)
    2576:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2578:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    257a:	2200      	movs	r2, #0
    257c:	e7d2      	b.n	2524 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    257e:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    2580:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2582:	2380      	movs	r3, #128	; 0x80
    2584:	029b      	lsls	r3, r3, #10
    2586:	431d      	orrs	r5, r3
    2588:	e7d2      	b.n	2530 <system_gclk_gen_set_config+0x4c>
    258a:	46c0      	nop			; (mov r8, r8)
    258c:	40000c00 	.word	0x40000c00
    2590:	00002005 	.word	0x00002005
    2594:	40000c08 	.word	0x40000c08
    2598:	00002045 	.word	0x00002045

0000259c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    259c:	b510      	push	{r4, lr}
    259e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25a0:	4a0b      	ldr	r2, [pc, #44]	; (25d0 <system_gclk_gen_enable+0x34>)
    25a2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    25a4:	b25b      	sxtb	r3, r3
    25a6:	2b00      	cmp	r3, #0
    25a8:	dbfb      	blt.n	25a2 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    25aa:	4b0a      	ldr	r3, [pc, #40]	; (25d4 <system_gclk_gen_enable+0x38>)
    25ac:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    25ae:	4b0a      	ldr	r3, [pc, #40]	; (25d8 <system_gclk_gen_enable+0x3c>)
    25b0:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25b2:	4a07      	ldr	r2, [pc, #28]	; (25d0 <system_gclk_gen_enable+0x34>)
    25b4:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    25b6:	b25b      	sxtb	r3, r3
    25b8:	2b00      	cmp	r3, #0
    25ba:	dbfb      	blt.n	25b4 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    25bc:	4a04      	ldr	r2, [pc, #16]	; (25d0 <system_gclk_gen_enable+0x34>)
    25be:	6851      	ldr	r1, [r2, #4]
    25c0:	2380      	movs	r3, #128	; 0x80
    25c2:	025b      	lsls	r3, r3, #9
    25c4:	430b      	orrs	r3, r1
    25c6:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    25c8:	4b04      	ldr	r3, [pc, #16]	; (25dc <system_gclk_gen_enable+0x40>)
    25ca:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    25cc:	bd10      	pop	{r4, pc}
    25ce:	46c0      	nop			; (mov r8, r8)
    25d0:	40000c00 	.word	0x40000c00
    25d4:	00002005 	.word	0x00002005
    25d8:	40000c04 	.word	0x40000c04
    25dc:	00002045 	.word	0x00002045

000025e0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    25e0:	b570      	push	{r4, r5, r6, lr}
    25e2:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25e4:	4a1a      	ldr	r2, [pc, #104]	; (2650 <system_gclk_gen_get_hz+0x70>)
    25e6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    25e8:	b25b      	sxtb	r3, r3
    25ea:	2b00      	cmp	r3, #0
    25ec:	dbfb      	blt.n	25e6 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    25ee:	4b19      	ldr	r3, [pc, #100]	; (2654 <system_gclk_gen_get_hz+0x74>)
    25f0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    25f2:	4b19      	ldr	r3, [pc, #100]	; (2658 <system_gclk_gen_get_hz+0x78>)
    25f4:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25f6:	4a16      	ldr	r2, [pc, #88]	; (2650 <system_gclk_gen_get_hz+0x70>)
    25f8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    25fa:	b25b      	sxtb	r3, r3
    25fc:	2b00      	cmp	r3, #0
    25fe:	dbfb      	blt.n	25f8 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2600:	4e13      	ldr	r6, [pc, #76]	; (2650 <system_gclk_gen_get_hz+0x70>)
    2602:	6870      	ldr	r0, [r6, #4]
    2604:	04c0      	lsls	r0, r0, #19
    2606:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2608:	4b14      	ldr	r3, [pc, #80]	; (265c <system_gclk_gen_get_hz+0x7c>)
    260a:	4798      	blx	r3
    260c:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    260e:	4b12      	ldr	r3, [pc, #72]	; (2658 <system_gclk_gen_get_hz+0x78>)
    2610:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2612:	6876      	ldr	r6, [r6, #4]
    2614:	02f6      	lsls	r6, r6, #11
    2616:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2618:	4b11      	ldr	r3, [pc, #68]	; (2660 <system_gclk_gen_get_hz+0x80>)
    261a:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    261c:	4a0c      	ldr	r2, [pc, #48]	; (2650 <system_gclk_gen_get_hz+0x70>)
    261e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2620:	b25b      	sxtb	r3, r3
    2622:	2b00      	cmp	r3, #0
    2624:	dbfb      	blt.n	261e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2626:	4b0a      	ldr	r3, [pc, #40]	; (2650 <system_gclk_gen_get_hz+0x70>)
    2628:	689c      	ldr	r4, [r3, #8]
    262a:	0224      	lsls	r4, r4, #8
    262c:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    262e:	4b0d      	ldr	r3, [pc, #52]	; (2664 <system_gclk_gen_get_hz+0x84>)
    2630:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2632:	2e00      	cmp	r6, #0
    2634:	d107      	bne.n	2646 <system_gclk_gen_get_hz+0x66>
    2636:	2c01      	cmp	r4, #1
    2638:	d907      	bls.n	264a <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    263a:	0021      	movs	r1, r4
    263c:	0028      	movs	r0, r5
    263e:	4b0a      	ldr	r3, [pc, #40]	; (2668 <system_gclk_gen_get_hz+0x88>)
    2640:	4798      	blx	r3
    2642:	0005      	movs	r5, r0
    2644:	e001      	b.n	264a <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2646:	3401      	adds	r4, #1
    2648:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    264a:	0028      	movs	r0, r5
    264c:	bd70      	pop	{r4, r5, r6, pc}
    264e:	46c0      	nop			; (mov r8, r8)
    2650:	40000c00 	.word	0x40000c00
    2654:	00002005 	.word	0x00002005
    2658:	40000c04 	.word	0x40000c04
    265c:	000020d1 	.word	0x000020d1
    2660:	40000c08 	.word	0x40000c08
    2664:	00002045 	.word	0x00002045
    2668:	00002f19 	.word	0x00002f19

0000266c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    266c:	b510      	push	{r4, lr}
    266e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2670:	4b06      	ldr	r3, [pc, #24]	; (268c <system_gclk_chan_enable+0x20>)
    2672:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2674:	4b06      	ldr	r3, [pc, #24]	; (2690 <system_gclk_chan_enable+0x24>)
    2676:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2678:	4a06      	ldr	r2, [pc, #24]	; (2694 <system_gclk_chan_enable+0x28>)
    267a:	8853      	ldrh	r3, [r2, #2]
    267c:	2180      	movs	r1, #128	; 0x80
    267e:	01c9      	lsls	r1, r1, #7
    2680:	430b      	orrs	r3, r1
    2682:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    2684:	4b04      	ldr	r3, [pc, #16]	; (2698 <system_gclk_chan_enable+0x2c>)
    2686:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2688:	bd10      	pop	{r4, pc}
    268a:	46c0      	nop			; (mov r8, r8)
    268c:	00002005 	.word	0x00002005
    2690:	40000c02 	.word	0x40000c02
    2694:	40000c00 	.word	0x40000c00
    2698:	00002045 	.word	0x00002045

0000269c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    269c:	b510      	push	{r4, lr}
    269e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    26a0:	4b0f      	ldr	r3, [pc, #60]	; (26e0 <system_gclk_chan_disable+0x44>)
    26a2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    26a4:	4b0f      	ldr	r3, [pc, #60]	; (26e4 <system_gclk_chan_disable+0x48>)
    26a6:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    26a8:	4a0f      	ldr	r2, [pc, #60]	; (26e8 <system_gclk_chan_disable+0x4c>)
    26aa:	8853      	ldrh	r3, [r2, #2]
    26ac:	051b      	lsls	r3, r3, #20
    26ae:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    26b0:	8853      	ldrh	r3, [r2, #2]
    26b2:	490e      	ldr	r1, [pc, #56]	; (26ec <system_gclk_chan_disable+0x50>)
    26b4:	400b      	ands	r3, r1
    26b6:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    26b8:	8853      	ldrh	r3, [r2, #2]
    26ba:	490d      	ldr	r1, [pc, #52]	; (26f0 <system_gclk_chan_disable+0x54>)
    26bc:	400b      	ands	r3, r1
    26be:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    26c0:	0011      	movs	r1, r2
    26c2:	2280      	movs	r2, #128	; 0x80
    26c4:	01d2      	lsls	r2, r2, #7
    26c6:	884b      	ldrh	r3, [r1, #2]
    26c8:	4213      	tst	r3, r2
    26ca:	d1fc      	bne.n	26c6 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    26cc:	4906      	ldr	r1, [pc, #24]	; (26e8 <system_gclk_chan_disable+0x4c>)
    26ce:	884a      	ldrh	r2, [r1, #2]
    26d0:	0203      	lsls	r3, r0, #8
    26d2:	4806      	ldr	r0, [pc, #24]	; (26ec <system_gclk_chan_disable+0x50>)
    26d4:	4002      	ands	r2, r0
    26d6:	4313      	orrs	r3, r2
    26d8:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    26da:	4b06      	ldr	r3, [pc, #24]	; (26f4 <system_gclk_chan_disable+0x58>)
    26dc:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    26de:	bd10      	pop	{r4, pc}
    26e0:	00002005 	.word	0x00002005
    26e4:	40000c02 	.word	0x40000c02
    26e8:	40000c00 	.word	0x40000c00
    26ec:	fffff0ff 	.word	0xfffff0ff
    26f0:	ffffbfff 	.word	0xffffbfff
    26f4:	00002045 	.word	0x00002045

000026f8 <system_gclk_chan_set_config>:
{
    26f8:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    26fa:	780c      	ldrb	r4, [r1, #0]
    26fc:	0224      	lsls	r4, r4, #8
    26fe:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    2700:	4b02      	ldr	r3, [pc, #8]	; (270c <system_gclk_chan_set_config+0x14>)
    2702:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2704:	b2a4      	uxth	r4, r4
    2706:	4b02      	ldr	r3, [pc, #8]	; (2710 <system_gclk_chan_set_config+0x18>)
    2708:	805c      	strh	r4, [r3, #2]
}
    270a:	bd10      	pop	{r4, pc}
    270c:	0000269d 	.word	0x0000269d
    2710:	40000c00 	.word	0x40000c00

00002714 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2714:	b510      	push	{r4, lr}
    2716:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2718:	4b06      	ldr	r3, [pc, #24]	; (2734 <system_gclk_chan_get_hz+0x20>)
    271a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    271c:	4b06      	ldr	r3, [pc, #24]	; (2738 <system_gclk_chan_get_hz+0x24>)
    271e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2720:	4b06      	ldr	r3, [pc, #24]	; (273c <system_gclk_chan_get_hz+0x28>)
    2722:	885c      	ldrh	r4, [r3, #2]
    2724:	0524      	lsls	r4, r4, #20
    2726:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    2728:	4b05      	ldr	r3, [pc, #20]	; (2740 <system_gclk_chan_get_hz+0x2c>)
    272a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    272c:	0020      	movs	r0, r4
    272e:	4b05      	ldr	r3, [pc, #20]	; (2744 <system_gclk_chan_get_hz+0x30>)
    2730:	4798      	blx	r3
}
    2732:	bd10      	pop	{r4, pc}
    2734:	00002005 	.word	0x00002005
    2738:	40000c02 	.word	0x40000c02
    273c:	40000c00 	.word	0x40000c00
    2740:	00002045 	.word	0x00002045
    2744:	000025e1 	.word	0x000025e1

00002748 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2748:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    274a:	78d3      	ldrb	r3, [r2, #3]
    274c:	2b00      	cmp	r3, #0
    274e:	d135      	bne.n	27bc <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2750:	7813      	ldrb	r3, [r2, #0]
    2752:	2b80      	cmp	r3, #128	; 0x80
    2754:	d029      	beq.n	27aa <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2756:	061b      	lsls	r3, r3, #24
    2758:	2480      	movs	r4, #128	; 0x80
    275a:	0264      	lsls	r4, r4, #9
    275c:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    275e:	7854      	ldrb	r4, [r2, #1]
    2760:	2502      	movs	r5, #2
    2762:	43ac      	bics	r4, r5
    2764:	d106      	bne.n	2774 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2766:	7894      	ldrb	r4, [r2, #2]
    2768:	2c00      	cmp	r4, #0
    276a:	d120      	bne.n	27ae <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    276c:	2480      	movs	r4, #128	; 0x80
    276e:	02a4      	lsls	r4, r4, #10
    2770:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2772:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2774:	7854      	ldrb	r4, [r2, #1]
    2776:	3c01      	subs	r4, #1
    2778:	2c01      	cmp	r4, #1
    277a:	d91c      	bls.n	27b6 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    277c:	040d      	lsls	r5, r1, #16
    277e:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2780:	24a0      	movs	r4, #160	; 0xa0
    2782:	05e4      	lsls	r4, r4, #23
    2784:	432c      	orrs	r4, r5
    2786:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2788:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    278a:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    278c:	24d0      	movs	r4, #208	; 0xd0
    278e:	0624      	lsls	r4, r4, #24
    2790:	432c      	orrs	r4, r5
    2792:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2794:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2796:	78d4      	ldrb	r4, [r2, #3]
    2798:	2c00      	cmp	r4, #0
    279a:	d122      	bne.n	27e2 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    279c:	035b      	lsls	r3, r3, #13
    279e:	d51c      	bpl.n	27da <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    27a0:	7893      	ldrb	r3, [r2, #2]
    27a2:	2b01      	cmp	r3, #1
    27a4:	d01e      	beq.n	27e4 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    27a6:	6141      	str	r1, [r0, #20]
    27a8:	e017      	b.n	27da <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    27aa:	2300      	movs	r3, #0
    27ac:	e7d7      	b.n	275e <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    27ae:	24c0      	movs	r4, #192	; 0xc0
    27b0:	02e4      	lsls	r4, r4, #11
    27b2:	4323      	orrs	r3, r4
    27b4:	e7dd      	b.n	2772 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    27b6:	4c0d      	ldr	r4, [pc, #52]	; (27ec <_system_pinmux_config+0xa4>)
    27b8:	4023      	ands	r3, r4
    27ba:	e7df      	b.n	277c <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    27bc:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    27be:	040c      	lsls	r4, r1, #16
    27c0:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    27c2:	23a0      	movs	r3, #160	; 0xa0
    27c4:	05db      	lsls	r3, r3, #23
    27c6:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27c8:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    27ca:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    27cc:	23d0      	movs	r3, #208	; 0xd0
    27ce:	061b      	lsls	r3, r3, #24
    27d0:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    27d2:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    27d4:	78d3      	ldrb	r3, [r2, #3]
    27d6:	2b00      	cmp	r3, #0
    27d8:	d103      	bne.n	27e2 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    27da:	7853      	ldrb	r3, [r2, #1]
    27dc:	3b01      	subs	r3, #1
    27de:	2b01      	cmp	r3, #1
    27e0:	d902      	bls.n	27e8 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    27e2:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    27e4:	6181      	str	r1, [r0, #24]
    27e6:	e7f8      	b.n	27da <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    27e8:	6081      	str	r1, [r0, #8]
}
    27ea:	e7fa      	b.n	27e2 <_system_pinmux_config+0x9a>
    27ec:	fffbffff 	.word	0xfffbffff

000027f0 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    27f0:	b510      	push	{r4, lr}
    27f2:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    27f4:	09c1      	lsrs	r1, r0, #7
		return NULL;
    27f6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    27f8:	2900      	cmp	r1, #0
    27fa:	d104      	bne.n	2806 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    27fc:	0943      	lsrs	r3, r0, #5
    27fe:	01db      	lsls	r3, r3, #7
    2800:	4905      	ldr	r1, [pc, #20]	; (2818 <system_pinmux_pin_set_config+0x28>)
    2802:	468c      	mov	ip, r1
    2804:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2806:	241f      	movs	r4, #31
    2808:	4020      	ands	r0, r4
    280a:	2101      	movs	r1, #1
    280c:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    280e:	0018      	movs	r0, r3
    2810:	4b02      	ldr	r3, [pc, #8]	; (281c <system_pinmux_pin_set_config+0x2c>)
    2812:	4798      	blx	r3
}
    2814:	bd10      	pop	{r4, pc}
    2816:	46c0      	nop			; (mov r8, r8)
    2818:	41004400 	.word	0x41004400
    281c:	00002749 	.word	0x00002749

00002820 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2820:	4770      	bx	lr
	...

00002824 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2824:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2826:	4b05      	ldr	r3, [pc, #20]	; (283c <system_init+0x18>)
    2828:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    282a:	4b05      	ldr	r3, [pc, #20]	; (2840 <system_init+0x1c>)
    282c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    282e:	4b05      	ldr	r3, [pc, #20]	; (2844 <system_init+0x20>)
    2830:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2832:	4b05      	ldr	r3, [pc, #20]	; (2848 <system_init+0x24>)
    2834:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2836:	4b05      	ldr	r3, [pc, #20]	; (284c <system_init+0x28>)
    2838:	4798      	blx	r3
}
    283a:	bd10      	pop	{r4, pc}
    283c:	0000237d 	.word	0x0000237d
    2840:	00002075 	.word	0x00002075
    2844:	00002821 	.word	0x00002821
    2848:	00002821 	.word	0x00002821
    284c:	00002821 	.word	0x00002821

00002850 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    2850:	1c93      	adds	r3, r2, #2
    2852:	009b      	lsls	r3, r3, #2
    2854:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    2856:	2a02      	cmp	r2, #2
    2858:	d009      	beq.n	286e <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    285a:	2a03      	cmp	r2, #3
    285c:	d00c      	beq.n	2878 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    285e:	2301      	movs	r3, #1
    2860:	4093      	lsls	r3, r2
    2862:	001a      	movs	r2, r3
    2864:	7e03      	ldrb	r3, [r0, #24]
    2866:	4313      	orrs	r3, r2
    2868:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    286a:	2000      	movs	r0, #0
    286c:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    286e:	7e03      	ldrb	r3, [r0, #24]
    2870:	2210      	movs	r2, #16
    2872:	4313      	orrs	r3, r2
    2874:	7603      	strb	r3, [r0, #24]
    2876:	e7f8      	b.n	286a <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    2878:	7e03      	ldrb	r3, [r0, #24]
    287a:	2220      	movs	r2, #32
    287c:	4313      	orrs	r3, r2
    287e:	7603      	strb	r3, [r0, #24]
    2880:	e7f3      	b.n	286a <tc_register_callback+0x1a>
	...

00002884 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    2884:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    2886:	0080      	lsls	r0, r0, #2
    2888:	4b16      	ldr	r3, [pc, #88]	; (28e4 <_tc_interrupt_handler+0x60>)
    288a:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    288c:	6823      	ldr	r3, [r4, #0]
    288e:	7b9d      	ldrb	r5, [r3, #14]
    2890:	7e22      	ldrb	r2, [r4, #24]
    2892:	7e63      	ldrb	r3, [r4, #25]
    2894:	4013      	ands	r3, r2
    2896:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    2898:	07eb      	lsls	r3, r5, #31
    289a:	d406      	bmi.n	28aa <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    289c:	07ab      	lsls	r3, r5, #30
    289e:	d40b      	bmi.n	28b8 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    28a0:	06eb      	lsls	r3, r5, #27
    28a2:	d410      	bmi.n	28c6 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    28a4:	06ab      	lsls	r3, r5, #26
    28a6:	d415      	bmi.n	28d4 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    28a8:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    28aa:	0020      	movs	r0, r4
    28ac:	68a3      	ldr	r3, [r4, #8]
    28ae:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    28b0:	2301      	movs	r3, #1
    28b2:	6822      	ldr	r2, [r4, #0]
    28b4:	7393      	strb	r3, [r2, #14]
    28b6:	e7f1      	b.n	289c <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    28b8:	0020      	movs	r0, r4
    28ba:	68e3      	ldr	r3, [r4, #12]
    28bc:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    28be:	2302      	movs	r3, #2
    28c0:	6822      	ldr	r2, [r4, #0]
    28c2:	7393      	strb	r3, [r2, #14]
    28c4:	e7ec      	b.n	28a0 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    28c6:	0020      	movs	r0, r4
    28c8:	6923      	ldr	r3, [r4, #16]
    28ca:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    28cc:	2310      	movs	r3, #16
    28ce:	6822      	ldr	r2, [r4, #0]
    28d0:	7393      	strb	r3, [r2, #14]
    28d2:	e7e7      	b.n	28a4 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    28d4:	0020      	movs	r0, r4
    28d6:	6963      	ldr	r3, [r4, #20]
    28d8:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    28da:	6823      	ldr	r3, [r4, #0]
    28dc:	2220      	movs	r2, #32
    28de:	739a      	strb	r2, [r3, #14]
}
    28e0:	e7e2      	b.n	28a8 <_tc_interrupt_handler+0x24>
    28e2:	46c0      	nop			; (mov r8, r8)
    28e4:	20000324 	.word	0x20000324

000028e8 <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    28e8:	b510      	push	{r4, lr}
    28ea:	2000      	movs	r0, #0
    28ec:	4b01      	ldr	r3, [pc, #4]	; (28f4 <TC3_Handler+0xc>)
    28ee:	4798      	blx	r3
    28f0:	bd10      	pop	{r4, pc}
    28f2:	46c0      	nop			; (mov r8, r8)
    28f4:	00002885 	.word	0x00002885

000028f8 <TC4_Handler>:
    28f8:	b510      	push	{r4, lr}
    28fa:	2001      	movs	r0, #1
    28fc:	4b01      	ldr	r3, [pc, #4]	; (2904 <TC4_Handler+0xc>)
    28fe:	4798      	blx	r3
    2900:	bd10      	pop	{r4, pc}
    2902:	46c0      	nop			; (mov r8, r8)
    2904:	00002885 	.word	0x00002885

00002908 <TC5_Handler>:
    2908:	b510      	push	{r4, lr}
    290a:	2002      	movs	r0, #2
    290c:	4b01      	ldr	r3, [pc, #4]	; (2914 <TC5_Handler+0xc>)
    290e:	4798      	blx	r3
    2910:	bd10      	pop	{r4, pc}
    2912:	46c0      	nop			; (mov r8, r8)
    2914:	00002885 	.word	0x00002885

00002918 <TC6_Handler>:
    2918:	b510      	push	{r4, lr}
    291a:	2003      	movs	r0, #3
    291c:	4b01      	ldr	r3, [pc, #4]	; (2924 <TC6_Handler+0xc>)
    291e:	4798      	blx	r3
    2920:	bd10      	pop	{r4, pc}
    2922:	46c0      	nop			; (mov r8, r8)
    2924:	00002885 	.word	0x00002885

00002928 <TC7_Handler>:
    2928:	b510      	push	{r4, lr}
    292a:	2004      	movs	r0, #4
    292c:	4b01      	ldr	r3, [pc, #4]	; (2934 <TC7_Handler+0xc>)
    292e:	4798      	blx	r3
    2930:	bd10      	pop	{r4, pc}
    2932:	46c0      	nop			; (mov r8, r8)
    2934:	00002885 	.word	0x00002885

00002938 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    2938:	b530      	push	{r4, r5, lr}
    293a:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    293c:	a901      	add	r1, sp, #4
    293e:	4b0c      	ldr	r3, [pc, #48]	; (2970 <_tc_get_inst_index+0x38>)
    2940:	000a      	movs	r2, r1
    2942:	cb32      	ldmia	r3!, {r1, r4, r5}
    2944:	c232      	stmia	r2!, {r1, r4, r5}
    2946:	cb12      	ldmia	r3!, {r1, r4}
    2948:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    294a:	9b01      	ldr	r3, [sp, #4]
    294c:	4298      	cmp	r0, r3
    294e:	d00b      	beq.n	2968 <_tc_get_inst_index+0x30>
    2950:	2301      	movs	r3, #1
    2952:	a901      	add	r1, sp, #4
    2954:	009a      	lsls	r2, r3, #2
    2956:	5852      	ldr	r2, [r2, r1]
    2958:	4282      	cmp	r2, r0
    295a:	d006      	beq.n	296a <_tc_get_inst_index+0x32>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    295c:	3301      	adds	r3, #1
    295e:	2b05      	cmp	r3, #5
    2960:	d1f8      	bne.n	2954 <_tc_get_inst_index+0x1c>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    2962:	2000      	movs	r0, #0
}
    2964:	b007      	add	sp, #28
    2966:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2968:	2300      	movs	r3, #0
			return i;
    296a:	b2d8      	uxtb	r0, r3
    296c:	e7fa      	b.n	2964 <_tc_get_inst_index+0x2c>
    296e:	46c0      	nop			; (mov r8, r8)
    2970:	00005244 	.word	0x00005244

00002974 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    2974:	b5f0      	push	{r4, r5, r6, r7, lr}
    2976:	b089      	sub	sp, #36	; 0x24
    2978:	0004      	movs	r4, r0
    297a:	000d      	movs	r5, r1
    297c:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    297e:	0008      	movs	r0, r1
    2980:	4b85      	ldr	r3, [pc, #532]	; (2b98 <tc_init+0x224>)
    2982:	4798      	blx	r3
    2984:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    2986:	ab06      	add	r3, sp, #24
    2988:	221b      	movs	r2, #27
    298a:	701a      	strb	r2, [r3, #0]
    298c:	3201      	adds	r2, #1
    298e:	705a      	strb	r2, [r3, #1]
    2990:	709a      	strb	r2, [r3, #2]
    2992:	3201      	adds	r2, #1
    2994:	70da      	strb	r2, [r3, #3]
    2996:	711a      	strb	r2, [r3, #4]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    2998:	aa03      	add	r2, sp, #12
    299a:	4b80      	ldr	r3, [pc, #512]	; (2b9c <tc_init+0x228>)
    299c:	3314      	adds	r3, #20
    299e:	cb03      	ldmia	r3!, {r0, r1}
    29a0:	c203      	stmia	r2!, {r0, r1}
    29a2:	881b      	ldrh	r3, [r3, #0]
    29a4:	8013      	strh	r3, [r2, #0]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    29a6:	2300      	movs	r3, #0
    29a8:	60a3      	str	r3, [r4, #8]
    29aa:	60e3      	str	r3, [r4, #12]
    29ac:	6123      	str	r3, [r4, #16]
    29ae:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    29b0:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    29b2:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    29b4:	00ba      	lsls	r2, r7, #2
    29b6:	4b7a      	ldr	r3, [pc, #488]	; (2ba0 <tc_init+0x22c>)
    29b8:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    29ba:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    29bc:	78b3      	ldrb	r3, [r6, #2]
    29be:	2b08      	cmp	r3, #8
    29c0:	d006      	beq.n	29d0 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    29c2:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    29c4:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    29c6:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    29c8:	07db      	lsls	r3, r3, #31
    29ca:	d505      	bpl.n	29d8 <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    29cc:	b009      	add	sp, #36	; 0x24
    29ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    29d0:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    29d2:	07fa      	lsls	r2, r7, #31
    29d4:	d5fa      	bpl.n	29cc <tc_init+0x58>
    29d6:	e7f4      	b.n	29c2 <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    29d8:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    29da:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    29dc:	06db      	lsls	r3, r3, #27
    29de:	d4f5      	bmi.n	29cc <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    29e0:	882b      	ldrh	r3, [r5, #0]
    29e2:	079b      	lsls	r3, r3, #30
    29e4:	d4f2      	bmi.n	29cc <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    29e6:	7c33      	ldrb	r3, [r6, #16]
    29e8:	2b00      	cmp	r3, #0
    29ea:	d179      	bne.n	2ae0 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    29ec:	7f33      	ldrb	r3, [r6, #28]
    29ee:	2b00      	cmp	r3, #0
    29f0:	d000      	beq.n	29f4 <tc_init+0x80>
    29f2:	e081      	b.n	2af8 <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    29f4:	496b      	ldr	r1, [pc, #428]	; (2ba4 <tc_init+0x230>)
    29f6:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    29f8:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    29fa:	ab03      	add	r3, sp, #12
    29fc:	5ad3      	ldrh	r3, [r2, r3]
    29fe:	4303      	orrs	r3, r0
    2a00:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    2a02:	78b3      	ldrb	r3, [r6, #2]
    2a04:	2b08      	cmp	r3, #8
    2a06:	d100      	bne.n	2a0a <tc_init+0x96>
    2a08:	e086      	b.n	2b18 <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    2a0a:	a901      	add	r1, sp, #4
    2a0c:	7833      	ldrb	r3, [r6, #0]
    2a0e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    2a10:	ab06      	add	r3, sp, #24
    2a12:	5ddf      	ldrb	r7, [r3, r7]
    2a14:	0038      	movs	r0, r7
    2a16:	4b64      	ldr	r3, [pc, #400]	; (2ba8 <tc_init+0x234>)
    2a18:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    2a1a:	0038      	movs	r0, r7
    2a1c:	4b63      	ldr	r3, [pc, #396]	; (2bac <tc_init+0x238>)
    2a1e:	4798      	blx	r3
	ctrla_tmp =
    2a20:	8931      	ldrh	r1, [r6, #8]
    2a22:	88b3      	ldrh	r3, [r6, #4]
    2a24:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    2a26:	78b1      	ldrb	r1, [r6, #2]
    2a28:	79b2      	ldrb	r2, [r6, #6]
    2a2a:	4311      	orrs	r1, r2
	ctrla_tmp =
    2a2c:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    2a2e:	7873      	ldrb	r3, [r6, #1]
    2a30:	2b00      	cmp	r3, #0
    2a32:	d002      	beq.n	2a3a <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    2a34:	2380      	movs	r3, #128	; 0x80
    2a36:	011b      	lsls	r3, r3, #4
    2a38:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a3a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a3c:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2a3e:	b25b      	sxtb	r3, r3
    2a40:	2b00      	cmp	r3, #0
    2a42:	dbfb      	blt.n	2a3c <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    2a44:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    2a46:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    2a48:	1e4b      	subs	r3, r1, #1
    2a4a:	4199      	sbcs	r1, r3
    2a4c:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    2a4e:	7bb3      	ldrb	r3, [r6, #14]
    2a50:	2b00      	cmp	r3, #0
    2a52:	d001      	beq.n	2a58 <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    2a54:	2301      	movs	r3, #1
    2a56:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a58:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a5a:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2a5c:	b25b      	sxtb	r3, r3
    2a5e:	2b00      	cmp	r3, #0
    2a60:	dbfb      	blt.n	2a5a <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    2a62:	23ff      	movs	r3, #255	; 0xff
    2a64:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    2a66:	2900      	cmp	r1, #0
    2a68:	d005      	beq.n	2a76 <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a6a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a6c:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    2a6e:	b25b      	sxtb	r3, r3
    2a70:	2b00      	cmp	r3, #0
    2a72:	dbfb      	blt.n	2a6c <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    2a74:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    2a76:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    2a78:	7af3      	ldrb	r3, [r6, #11]
    2a7a:	2b00      	cmp	r3, #0
    2a7c:	d001      	beq.n	2a82 <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2a7e:	2310      	movs	r3, #16
    2a80:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    2a82:	7b33      	ldrb	r3, [r6, #12]
    2a84:	2b00      	cmp	r3, #0
    2a86:	d001      	beq.n	2a8c <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2a88:	2320      	movs	r3, #32
    2a8a:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a8c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a8e:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2a90:	b25b      	sxtb	r3, r3
    2a92:	2b00      	cmp	r3, #0
    2a94:	dbfb      	blt.n	2a8e <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    2a96:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2a98:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2a9a:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    2a9c:	b25b      	sxtb	r3, r3
    2a9e:	2b00      	cmp	r3, #0
    2aa0:	dbfb      	blt.n	2a9a <tc_init+0x126>
	switch (module_inst->counter_size) {
    2aa2:	7923      	ldrb	r3, [r4, #4]
    2aa4:	2b04      	cmp	r3, #4
    2aa6:	d03f      	beq.n	2b28 <tc_init+0x1b4>
    2aa8:	2b08      	cmp	r3, #8
    2aaa:	d05e      	beq.n	2b6a <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    2aac:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    2aae:	2b00      	cmp	r3, #0
    2ab0:	d000      	beq.n	2ab4 <tc_init+0x140>
    2ab2:	e78b      	b.n	29cc <tc_init+0x58>
    2ab4:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2ab6:	b25b      	sxtb	r3, r3
    2ab8:	2b00      	cmp	r3, #0
    2aba:	dbfb      	blt.n	2ab4 <tc_init+0x140>
				= config->counter_16_bit.value;
    2abc:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    2abe:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ac0:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ac2:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2ac4:	b25b      	sxtb	r3, r3
    2ac6:	2b00      	cmp	r3, #0
    2ac8:	dbfb      	blt.n	2ac2 <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    2aca:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    2acc:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ace:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ad0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2ad2:	b25b      	sxtb	r3, r3
    2ad4:	2b00      	cmp	r3, #0
    2ad6:	dbfb      	blt.n	2ad0 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    2ad8:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    2ada:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    2adc:	2000      	movs	r0, #0
    2ade:	e775      	b.n	29cc <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2ae0:	a902      	add	r1, sp, #8
    2ae2:	2301      	movs	r3, #1
    2ae4:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2ae6:	2200      	movs	r2, #0
    2ae8:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    2aea:	7e32      	ldrb	r2, [r6, #24]
    2aec:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2aee:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2af0:	7d30      	ldrb	r0, [r6, #20]
    2af2:	4b2f      	ldr	r3, [pc, #188]	; (2bb0 <tc_init+0x23c>)
    2af4:	4798      	blx	r3
    2af6:	e779      	b.n	29ec <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2af8:	a902      	add	r1, sp, #8
    2afa:	2301      	movs	r3, #1
    2afc:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2afe:	2200      	movs	r2, #0
    2b00:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2b02:	3224      	adds	r2, #36	; 0x24
    2b04:	18b2      	adds	r2, r6, r2
    2b06:	7812      	ldrb	r2, [r2, #0]
    2b08:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2b0a:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2b0c:	331f      	adds	r3, #31
    2b0e:	18f3      	adds	r3, r6, r3
    2b10:	7818      	ldrb	r0, [r3, #0]
    2b12:	4b27      	ldr	r3, [pc, #156]	; (2bb0 <tc_init+0x23c>)
    2b14:	4798      	blx	r3
    2b16:	e76d      	b.n	29f4 <tc_init+0x80>
    2b18:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    2b1a:	1c7a      	adds	r2, r7, #1
    2b1c:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2b1e:	ab03      	add	r3, sp, #12
    2b20:	5ad3      	ldrh	r3, [r2, r3]
    2b22:	4303      	orrs	r3, r0
    2b24:	620b      	str	r3, [r1, #32]
    2b26:	e770      	b.n	2a0a <tc_init+0x96>
    2b28:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b2a:	b25b      	sxtb	r3, r3
    2b2c:	2b00      	cmp	r3, #0
    2b2e:	dbfb      	blt.n	2b28 <tc_init+0x1b4>
					config->counter_8_bit.value;
    2b30:	2328      	movs	r3, #40	; 0x28
    2b32:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    2b34:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b36:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b38:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b3a:	b25b      	sxtb	r3, r3
    2b3c:	2b00      	cmp	r3, #0
    2b3e:	dbfb      	blt.n	2b38 <tc_init+0x1c4>
					config->counter_8_bit.period;
    2b40:	2329      	movs	r3, #41	; 0x29
    2b42:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    2b44:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b46:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b48:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b4a:	b25b      	sxtb	r3, r3
    2b4c:	2b00      	cmp	r3, #0
    2b4e:	dbfb      	blt.n	2b48 <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    2b50:	232a      	movs	r3, #42	; 0x2a
    2b52:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    2b54:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b56:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b58:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b5a:	b25b      	sxtb	r3, r3
    2b5c:	2b00      	cmp	r3, #0
    2b5e:	dbfb      	blt.n	2b58 <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    2b60:	232b      	movs	r3, #43	; 0x2b
    2b62:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    2b64:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    2b66:	2000      	movs	r0, #0
    2b68:	e730      	b.n	29cc <tc_init+0x58>
    2b6a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b6c:	b25b      	sxtb	r3, r3
    2b6e:	2b00      	cmp	r3, #0
    2b70:	dbfb      	blt.n	2b6a <tc_init+0x1f6>
				= config->counter_32_bit.value;
    2b72:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2b74:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b76:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b78:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b7a:	b25b      	sxtb	r3, r3
    2b7c:	2b00      	cmp	r3, #0
    2b7e:	dbfb      	blt.n	2b78 <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    2b80:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    2b82:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b84:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b86:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2b88:	b25b      	sxtb	r3, r3
    2b8a:	2b00      	cmp	r3, #0
    2b8c:	dbfb      	blt.n	2b86 <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    2b8e:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    2b90:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    2b92:	2000      	movs	r0, #0
    2b94:	e71a      	b.n	29cc <tc_init+0x58>
    2b96:	46c0      	nop			; (mov r8, r8)
    2b98:	00002939 	.word	0x00002939
    2b9c:	00005244 	.word	0x00005244
    2ba0:	20000324 	.word	0x20000324
    2ba4:	40000400 	.word	0x40000400
    2ba8:	000026f9 	.word	0x000026f9
    2bac:	0000266d 	.word	0x0000266d
    2bb0:	000027f1 	.word	0x000027f1

00002bb4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2bb4:	e7fe      	b.n	2bb4 <Dummy_Handler>
	...

00002bb8 <Reset_Handler>:
{
    2bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    2bba:	4a2a      	ldr	r2, [pc, #168]	; (2c64 <Reset_Handler+0xac>)
    2bbc:	4b2a      	ldr	r3, [pc, #168]	; (2c68 <Reset_Handler+0xb0>)
    2bbe:	429a      	cmp	r2, r3
    2bc0:	d011      	beq.n	2be6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2bc2:	001a      	movs	r2, r3
    2bc4:	4b29      	ldr	r3, [pc, #164]	; (2c6c <Reset_Handler+0xb4>)
    2bc6:	429a      	cmp	r2, r3
    2bc8:	d20d      	bcs.n	2be6 <Reset_Handler+0x2e>
    2bca:	4a29      	ldr	r2, [pc, #164]	; (2c70 <Reset_Handler+0xb8>)
    2bcc:	3303      	adds	r3, #3
    2bce:	1a9b      	subs	r3, r3, r2
    2bd0:	089b      	lsrs	r3, r3, #2
    2bd2:	3301      	adds	r3, #1
    2bd4:	009b      	lsls	r3, r3, #2
    2bd6:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2bd8:	4823      	ldr	r0, [pc, #140]	; (2c68 <Reset_Handler+0xb0>)
    2bda:	4922      	ldr	r1, [pc, #136]	; (2c64 <Reset_Handler+0xac>)
    2bdc:	588c      	ldr	r4, [r1, r2]
    2bde:	5084      	str	r4, [r0, r2]
    2be0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    2be2:	429a      	cmp	r2, r3
    2be4:	d1fa      	bne.n	2bdc <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    2be6:	4a23      	ldr	r2, [pc, #140]	; (2c74 <Reset_Handler+0xbc>)
    2be8:	4b23      	ldr	r3, [pc, #140]	; (2c78 <Reset_Handler+0xc0>)
    2bea:	429a      	cmp	r2, r3
    2bec:	d20a      	bcs.n	2c04 <Reset_Handler+0x4c>
    2bee:	43d3      	mvns	r3, r2
    2bf0:	4921      	ldr	r1, [pc, #132]	; (2c78 <Reset_Handler+0xc0>)
    2bf2:	185b      	adds	r3, r3, r1
    2bf4:	2103      	movs	r1, #3
    2bf6:	438b      	bics	r3, r1
    2bf8:	3304      	adds	r3, #4
    2bfa:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2bfc:	2100      	movs	r1, #0
    2bfe:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2c00:	4293      	cmp	r3, r2
    2c02:	d1fc      	bne.n	2bfe <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2c04:	4a1d      	ldr	r2, [pc, #116]	; (2c7c <Reset_Handler+0xc4>)
    2c06:	21ff      	movs	r1, #255	; 0xff
    2c08:	4b1d      	ldr	r3, [pc, #116]	; (2c80 <Reset_Handler+0xc8>)
    2c0a:	438b      	bics	r3, r1
    2c0c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2c0e:	39fd      	subs	r1, #253	; 0xfd
    2c10:	2390      	movs	r3, #144	; 0x90
    2c12:	005b      	lsls	r3, r3, #1
    2c14:	4a1b      	ldr	r2, [pc, #108]	; (2c84 <Reset_Handler+0xcc>)
    2c16:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2c18:	4a1b      	ldr	r2, [pc, #108]	; (2c88 <Reset_Handler+0xd0>)
    2c1a:	78d3      	ldrb	r3, [r2, #3]
    2c1c:	2503      	movs	r5, #3
    2c1e:	43ab      	bics	r3, r5
    2c20:	2402      	movs	r4, #2
    2c22:	4323      	orrs	r3, r4
    2c24:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2c26:	78d3      	ldrb	r3, [r2, #3]
    2c28:	270c      	movs	r7, #12
    2c2a:	43bb      	bics	r3, r7
    2c2c:	2608      	movs	r6, #8
    2c2e:	4333      	orrs	r3, r6
    2c30:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2c32:	4b16      	ldr	r3, [pc, #88]	; (2c8c <Reset_Handler+0xd4>)
    2c34:	7b98      	ldrb	r0, [r3, #14]
    2c36:	2230      	movs	r2, #48	; 0x30
    2c38:	4390      	bics	r0, r2
    2c3a:	2220      	movs	r2, #32
    2c3c:	4310      	orrs	r0, r2
    2c3e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2c40:	7b99      	ldrb	r1, [r3, #14]
    2c42:	43b9      	bics	r1, r7
    2c44:	4331      	orrs	r1, r6
    2c46:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2c48:	7b9a      	ldrb	r2, [r3, #14]
    2c4a:	43aa      	bics	r2, r5
    2c4c:	4322      	orrs	r2, r4
    2c4e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2c50:	4a0f      	ldr	r2, [pc, #60]	; (2c90 <Reset_Handler+0xd8>)
    2c52:	6853      	ldr	r3, [r2, #4]
    2c54:	2180      	movs	r1, #128	; 0x80
    2c56:	430b      	orrs	r3, r1
    2c58:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2c5a:	4b0e      	ldr	r3, [pc, #56]	; (2c94 <Reset_Handler+0xdc>)
    2c5c:	4798      	blx	r3
        main();
    2c5e:	4b0e      	ldr	r3, [pc, #56]	; (2c98 <Reset_Handler+0xe0>)
    2c60:	4798      	blx	r3
    2c62:	e7fe      	b.n	2c62 <Reset_Handler+0xaa>
    2c64:	0000535c 	.word	0x0000535c
    2c68:	20000000 	.word	0x20000000
    2c6c:	20000068 	.word	0x20000068
    2c70:	20000004 	.word	0x20000004
    2c74:	20000068 	.word	0x20000068
    2c78:	20000348 	.word	0x20000348
    2c7c:	e000ed00 	.word	0xe000ed00
    2c80:	00000000 	.word	0x00000000
    2c84:	41007000 	.word	0x41007000
    2c88:	41005000 	.word	0x41005000
    2c8c:	41004800 	.word	0x41004800
    2c90:	41004000 	.word	0x41004000
    2c94:	0000494d 	.word	0x0000494d
    2c98:	00002e41 	.word	0x00002e41

00002c9c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2c9c:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2c9e:	4a06      	ldr	r2, [pc, #24]	; (2cb8 <_sbrk+0x1c>)
    2ca0:	6812      	ldr	r2, [r2, #0]
    2ca2:	2a00      	cmp	r2, #0
    2ca4:	d004      	beq.n	2cb0 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2ca6:	4a04      	ldr	r2, [pc, #16]	; (2cb8 <_sbrk+0x1c>)
    2ca8:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2caa:	18c3      	adds	r3, r0, r3
    2cac:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2cae:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2cb0:	4902      	ldr	r1, [pc, #8]	; (2cbc <_sbrk+0x20>)
    2cb2:	4a01      	ldr	r2, [pc, #4]	; (2cb8 <_sbrk+0x1c>)
    2cb4:	6011      	str	r1, [r2, #0]
    2cb6:	e7f6      	b.n	2ca6 <_sbrk+0xa>
    2cb8:	200001b0 	.word	0x200001b0
    2cbc:	20002348 	.word	0x20002348

00002cc0 <CheckForPendingMessages>:
/*
 * 	CheckForPendingMessages:
 *		Funcion que verifica cada 5 segundos si hay mensajes pendientes y los transmite
 * */
void CheckForPendingMessages(void)
{
    2cc0:	b500      	push	{lr}
    2cc2:	b089      	sub	sp, #36	; 0x24
	uint8_t Buffer[PAGE_SIZE];
	if(FMessagePending != 0){									//	Verifica si hay mensajes pendientes
    2cc4:	4b0b      	ldr	r3, [pc, #44]	; (2cf4 <CheckForPendingMessages+0x34>)
    2cc6:	681b      	ldr	r3, [r3, #0]
    2cc8:	2b00      	cmp	r3, #0
    2cca:	d101      	bne.n	2cd0 <CheckForPendingMessages+0x10>
			if(SendDataToEsp32(&Buffer[0],(PAGE_SIZE-2)) == 0){	//	Envia el mensaje
				FMessagePending--;
			}
		}
	}
}
    2ccc:	b009      	add	sp, #36	; 0x24
    2cce:	bd00      	pop	{pc}
		if(!GetFlagEsp32Busy()){								//	Verifica si el canal de comunicacios esta libre
    2cd0:	4b09      	ldr	r3, [pc, #36]	; (2cf8 <CheckForPendingMessages+0x38>)
    2cd2:	4798      	blx	r3
    2cd4:	2800      	cmp	r0, #0
    2cd6:	d1f9      	bne.n	2ccc <CheckForPendingMessages+0xc>
			GetMessage(&Buffer[0]);
    2cd8:	4668      	mov	r0, sp
    2cda:	4b08      	ldr	r3, [pc, #32]	; (2cfc <CheckForPendingMessages+0x3c>)
    2cdc:	4798      	blx	r3
			if(SendDataToEsp32(&Buffer[0],(PAGE_SIZE-2)) == 0){	//	Envia el mensaje
    2cde:	211e      	movs	r1, #30
    2ce0:	4668      	mov	r0, sp
    2ce2:	4b07      	ldr	r3, [pc, #28]	; (2d00 <CheckForPendingMessages+0x40>)
    2ce4:	4798      	blx	r3
    2ce6:	2800      	cmp	r0, #0
    2ce8:	d1f0      	bne.n	2ccc <CheckForPendingMessages+0xc>
				FMessagePending--;
    2cea:	4a02      	ldr	r2, [pc, #8]	; (2cf4 <CheckForPendingMessages+0x34>)
    2cec:	6813      	ldr	r3, [r2, #0]
    2cee:	3b01      	subs	r3, #1
    2cf0:	6013      	str	r3, [r2, #0]
}
    2cf2:	e7eb      	b.n	2ccc <CheckForPendingMessages+0xc>
    2cf4:	20000338 	.word	0x20000338
    2cf8:	00000981 	.word	0x00000981
    2cfc:	00000dfd 	.word	0x00000dfd
    2d00:	0000098d 	.word	0x0000098d

00002d04 <SetTimeToString>:
*		Convierte los datos del tiempo a una cadena la escribe en el puntero *ATimeString
*	Devuelve
*		La cantidad de caracteres escritos
*/
uint8_t SetTimeToString(char *ATimeString, RTCTime *ATime)
{
    2d04:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d06:	46d6      	mov	lr, sl
    2d08:	b500      	push	{lr}
    2d0a:	0005      	movs	r5, r0
    2d0c:	000f      	movs	r7, r1
	uint8_t CharCount = 0;
	CharCount = sprintf(ATimeString,"%d",ATime->Date);
    2d0e:	78ca      	ldrb	r2, [r1, #3]
    2d10:	4923      	ldr	r1, [pc, #140]	; (2da0 <SetTimeToString+0x9c>)
    2d12:	4e24      	ldr	r6, [pc, #144]	; (2da4 <SetTimeToString+0xa0>)
    2d14:	47b0      	blx	r6
    2d16:	0003      	movs	r3, r0
    2d18:	b2c4      	uxtb	r4, r0
	CharCount = CharCount + sprintf((ATimeString + CharCount),"/");
    2d1a:	20ff      	movs	r0, #255	; 0xff
    2d1c:	4018      	ands	r0, r3
    2d1e:	1828      	adds	r0, r5, r0
    2d20:	2202      	movs	r2, #2
    2d22:	4921      	ldr	r1, [pc, #132]	; (2da8 <SetTimeToString+0xa4>)
    2d24:	4b21      	ldr	r3, [pc, #132]	; (2dac <SetTimeToString+0xa8>)
    2d26:	469a      	mov	sl, r3
    2d28:	4798      	blx	r3
    2d2a:	3401      	adds	r4, #1
    2d2c:	b2e4      	uxtb	r4, r4
	CharCount = CharCount + sprintf((ATimeString + CharCount),"%d",ATime->Month);
    2d2e:	793a      	ldrb	r2, [r7, #4]
    2d30:	1928      	adds	r0, r5, r4
    2d32:	491b      	ldr	r1, [pc, #108]	; (2da0 <SetTimeToString+0x9c>)
    2d34:	47b0      	blx	r6
    2d36:	1824      	adds	r4, r4, r0
    2d38:	b2e4      	uxtb	r4, r4
	CharCount = CharCount + sprintf((ATimeString + CharCount),"/");
    2d3a:	1928      	adds	r0, r5, r4
    2d3c:	2202      	movs	r2, #2
    2d3e:	491a      	ldr	r1, [pc, #104]	; (2da8 <SetTimeToString+0xa4>)
    2d40:	47d0      	blx	sl
    2d42:	3401      	adds	r4, #1
    2d44:	b2e4      	uxtb	r4, r4
	CharCount = CharCount + sprintf((ATimeString + CharCount),"%d",ATime->Year);
    2d46:	797a      	ldrb	r2, [r7, #5]
    2d48:	1928      	adds	r0, r5, r4
    2d4a:	4915      	ldr	r1, [pc, #84]	; (2da0 <SetTimeToString+0x9c>)
    2d4c:	47b0      	blx	r6
    2d4e:	1824      	adds	r4, r4, r0
    2d50:	b2e4      	uxtb	r4, r4
	CharCount = CharCount + sprintf((ATimeString + CharCount),":");
    2d52:	1928      	adds	r0, r5, r4
    2d54:	2202      	movs	r2, #2
    2d56:	4916      	ldr	r1, [pc, #88]	; (2db0 <SetTimeToString+0xac>)
    2d58:	47d0      	blx	sl
    2d5a:	3401      	adds	r4, #1
    2d5c:	b2e4      	uxtb	r4, r4
	CharCount = CharCount + sprintf((ATimeString + CharCount),"%d",ATime->Hours);
    2d5e:	783a      	ldrb	r2, [r7, #0]
    2d60:	1928      	adds	r0, r5, r4
    2d62:	490f      	ldr	r1, [pc, #60]	; (2da0 <SetTimeToString+0x9c>)
    2d64:	47b0      	blx	r6
    2d66:	1824      	adds	r4, r4, r0
    2d68:	b2e4      	uxtb	r4, r4
	CharCount = CharCount + sprintf((ATimeString + CharCount),"/");
    2d6a:	1928      	adds	r0, r5, r4
    2d6c:	2202      	movs	r2, #2
    2d6e:	490e      	ldr	r1, [pc, #56]	; (2da8 <SetTimeToString+0xa4>)
    2d70:	47d0      	blx	sl
    2d72:	3401      	adds	r4, #1
    2d74:	b2e4      	uxtb	r4, r4
	CharCount = CharCount + sprintf((ATimeString + CharCount),"%d",ATime->Minutes);
    2d76:	787a      	ldrb	r2, [r7, #1]
    2d78:	1928      	adds	r0, r5, r4
    2d7a:	4909      	ldr	r1, [pc, #36]	; (2da0 <SetTimeToString+0x9c>)
    2d7c:	47b0      	blx	r6
    2d7e:	1824      	adds	r4, r4, r0
    2d80:	b2e4      	uxtb	r4, r4
	CharCount = CharCount + sprintf((ATimeString + CharCount),"/");
    2d82:	1928      	adds	r0, r5, r4
    2d84:	2202      	movs	r2, #2
    2d86:	4908      	ldr	r1, [pc, #32]	; (2da8 <SetTimeToString+0xa4>)
    2d88:	47d0      	blx	sl
    2d8a:	3401      	adds	r4, #1
    2d8c:	b2e4      	uxtb	r4, r4
	CharCount = CharCount + sprintf((ATimeString + CharCount),"%d \n\r",ATime->Seconds);
    2d8e:	78ba      	ldrb	r2, [r7, #2]
    2d90:	1928      	adds	r0, r5, r4
    2d92:	4908      	ldr	r1, [pc, #32]	; (2db4 <SetTimeToString+0xb0>)
    2d94:	47b0      	blx	r6
    2d96:	1820      	adds	r0, r4, r0
	return CharCount;
    2d98:	b2c0      	uxtb	r0, r0
}
    2d9a:	bc04      	pop	{r2}
    2d9c:	4692      	mov	sl, r2
    2d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2da0:	00005274 	.word	0x00005274
    2da4:	000049a9 	.word	0x000049a9
    2da8:	00005278 	.word	0x00005278
    2dac:	00004995 	.word	0x00004995
    2db0:	0000527c 	.word	0x0000527c
    2db4:	00005280 	.word	0x00005280

00002db8 <InputsChangeHandler>:
*	Parametros
*	uint8_t AInputNumber	Numero de entrada
*	bool AInputValue		Valor
*/
void InputsChangeHandler(uint8_t AInputNumber,bool AInputValue)
{
    2db8:	b530      	push	{r4, r5, lr}
    2dba:	b08b      	sub	sp, #44	; 0x2c
    2dbc:	0005      	movs	r5, r0
    2dbe:	000c      	movs	r4, r1
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    2dc0:	2280      	movs	r2, #128	; 0x80
    2dc2:	05d2      	lsls	r2, r2, #23
    2dc4:	4b15      	ldr	r3, [pc, #84]	; (2e1c <InputsChangeHandler+0x64>)
    2dc6:	61da      	str	r2, [r3, #28]
	uint8_t BufferInputs[40];
	uint8_t BufferPage[40];
	uint8_t BytesCount = 0;
	port_pin_toggle_output_level(LED0_PIN);
	DS1307GetTime(&TimeDS);	
    2dc8:	4815      	ldr	r0, [pc, #84]	; (2e20 <InputsChangeHandler+0x68>)
    2dca:	4b16      	ldr	r3, [pc, #88]	; (2e24 <InputsChangeHandler+0x6c>)
    2dcc:	4798      	blx	r3
	if(AInputValue == 0){																	//	Verifica que sea un flanco de bajada
    2dce:	2c00      	cmp	r4, #0
    2dd0:	d001      	beq.n	2dd6 <InputsChangeHandler+0x1e>
				SetMessage(&BufferInputs[0],BytesCount-2);
				 FMessagePending++;
			}
		}
	}
}
    2dd2:	b00b      	add	sp, #44	; 0x2c
    2dd4:	bd30      	pop	{r4, r5, pc}
		BytesCount = sprintf(&BufferInputs[0],"Input %d = %d ",AInputNumber,AInputValue);	//	Imprime en el buffer la Entrada y el valor
    2dd6:	2300      	movs	r3, #0
    2dd8:	002a      	movs	r2, r5
    2dda:	4913      	ldr	r1, [pc, #76]	; (2e28 <InputsChangeHandler+0x70>)
    2ddc:	4668      	mov	r0, sp
    2dde:	4c13      	ldr	r4, [pc, #76]	; (2e2c <InputsChangeHandler+0x74>)
    2de0:	47a0      	blx	r4
    2de2:	0003      	movs	r3, r0
    2de4:	b2c4      	uxtb	r4, r0
		BytesCount = BytesCount + SetTimeToString(&BufferInputs[BytesCount],&TimeDS);		//	Agrega la info del tiempo
    2de6:	20ff      	movs	r0, #255	; 0xff
    2de8:	4018      	ands	r0, r3
    2dea:	4468      	add	r0, sp
    2dec:	490c      	ldr	r1, [pc, #48]	; (2e20 <InputsChangeHandler+0x68>)
    2dee:	4b10      	ldr	r3, [pc, #64]	; (2e30 <InputsChangeHandler+0x78>)
    2df0:	4798      	blx	r3
    2df2:	1824      	adds	r4, r4, r0
    2df4:	b2e4      	uxtb	r4, r4
		if(BytesCount < MAX_TX_BUFFER_LENGTH){												//	Verifica que entre en el buffer de transmision
    2df6:	2c27      	cmp	r4, #39	; 0x27
    2df8:	d8eb      	bhi.n	2dd2 <InputsChangeHandler+0x1a>
			if(SendDataToEsp32(&BufferInputs[0],BytesCount) != 0){
    2dfa:	0021      	movs	r1, r4
    2dfc:	4668      	mov	r0, sp
    2dfe:	4b0d      	ldr	r3, [pc, #52]	; (2e34 <InputsChangeHandler+0x7c>)
    2e00:	4798      	blx	r3
    2e02:	2800      	cmp	r0, #0
    2e04:	d0e5      	beq.n	2dd2 <InputsChangeHandler+0x1a>
				SetMessage(&BufferInputs[0],BytesCount-2);
    2e06:	3c02      	subs	r4, #2
    2e08:	b2e1      	uxtb	r1, r4
    2e0a:	4668      	mov	r0, sp
    2e0c:	4b0a      	ldr	r3, [pc, #40]	; (2e38 <InputsChangeHandler+0x80>)
    2e0e:	4798      	blx	r3
				 FMessagePending++;
    2e10:	4a0a      	ldr	r2, [pc, #40]	; (2e3c <InputsChangeHandler+0x84>)
    2e12:	6813      	ldr	r3, [r2, #0]
    2e14:	3301      	adds	r3, #1
    2e16:	6013      	str	r3, [r2, #0]
}
    2e18:	e7db      	b.n	2dd2 <InputsChangeHandler+0x1a>
    2e1a:	46c0      	nop			; (mov r8, r8)
    2e1c:	41004480 	.word	0x41004480
    2e20:	2000033c 	.word	0x2000033c
    2e24:	00000841 	.word	0x00000841
    2e28:	00005264 	.word	0x00005264
    2e2c:	000049a9 	.word	0x000049a9
    2e30:	00002d05 	.word	0x00002d05
    2e34:	0000098d 	.word	0x0000098d
    2e38:	00000da5 	.word	0x00000da5
    2e3c:	20000338 	.word	0x20000338

00002e40 <main>:

int main (void)
{
    2e40:	b570      	push	{r4, r5, r6, lr}
	system_init();
    2e42:	4b1e      	ldr	r3, [pc, #120]	; (2ebc <main+0x7c>)
    2e44:	4798      	blx	r3

	/* Insert application code here, after the board has been initialized. */
	GpioConfigure();													
    2e46:	4b1e      	ldr	r3, [pc, #120]	; (2ec0 <main+0x80>)
    2e48:	4798      	blx	r3
	InputsMonitorInit();
    2e4a:	4b1e      	ldr	r3, [pc, #120]	; (2ec4 <main+0x84>)
    2e4c:	4798      	blx	r3
	InputsMonitorEnable(true);
    2e4e:	2001      	movs	r0, #1
    2e50:	4b1d      	ldr	r3, [pc, #116]	; (2ec8 <main+0x88>)
    2e52:	4798      	blx	r3
	RTCCalendarInit();
    2e54:	4b1d      	ldr	r3, [pc, #116]	; (2ecc <main+0x8c>)
    2e56:	4798      	blx	r3
	I2CMasterInit();
    2e58:	4b1d      	ldr	r3, [pc, #116]	; (2ed0 <main+0x90>)
    2e5a:	4798      	blx	r3
	DS1307Init();
    2e5c:	4b1d      	ldr	r3, [pc, #116]	; (2ed4 <main+0x94>)
    2e5e:	4798      	blx	r3
	MessageStoreInit();
    2e60:	4b1d      	ldr	r3, [pc, #116]	; (2ed8 <main+0x98>)
    2e62:	4798      	blx	r3
	UsartInit(115200, USART_PARITY_NONE, USART_STOPBITS_2, USART_CHARACTER_SIZE_8BIT);	
    2e64:	2300      	movs	r3, #0
    2e66:	2240      	movs	r2, #64	; 0x40
    2e68:	21ff      	movs	r1, #255	; 0xff
    2e6a:	20e1      	movs	r0, #225	; 0xe1
    2e6c:	0240      	lsls	r0, r0, #9
    2e6e:	4c1b      	ldr	r4, [pc, #108]	; (2edc <main+0x9c>)
    2e70:	47a0      	blx	r4
	RegCallbackOnInputChange(&InputsChangeHandler);			//	registra la funcion que atiende el evento de cambio en alguna entrada	
    2e72:	481b      	ldr	r0, [pc, #108]	; (2ee0 <main+0xa0>)
    2e74:	4b1b      	ldr	r3, [pc, #108]	; (2ee4 <main+0xa4>)
    2e76:	4798      	blx	r3
	ESP32InterfaceInit();
    2e78:	4b1b      	ldr	r3, [pc, #108]	; (2ee8 <main+0xa8>)
    2e7a:	4798      	blx	r3
	SchedulerTimerInit();
    2e7c:	4b1b      	ldr	r3, [pc, #108]	; (2eec <main+0xac>)
    2e7e:	4798      	blx	r3
	SchedulerAddTask(&InputsMonitorUpdate,0,SAMPLER_PERIOD);
    2e80:	220a      	movs	r2, #10
    2e82:	2100      	movs	r1, #0
    2e84:	481a      	ldr	r0, [pc, #104]	; (2ef0 <main+0xb0>)
    2e86:	4c1b      	ldr	r4, [pc, #108]	; (2ef4 <main+0xb4>)
    2e88:	47a0      	blx	r4
	SchedulerAddTask(&CheckForPendingMessages, 10, 5000);
    2e8a:	4a1b      	ldr	r2, [pc, #108]	; (2ef8 <main+0xb8>)
    2e8c:	210a      	movs	r1, #10
    2e8e:	481b      	ldr	r0, [pc, #108]	; (2efc <main+0xbc>)
    2e90:	47a0      	blx	r4
	SchedulerTimerStart();
    2e92:	4b1b      	ldr	r3, [pc, #108]	; (2f00 <main+0xc0>)
    2e94:	4798      	blx	r3
	cpu_irq_enable();
    2e96:	2201      	movs	r2, #1
    2e98:	4b1a      	ldr	r3, [pc, #104]	; (2f04 <main+0xc4>)
    2e9a:	701a      	strb	r2, [r3, #0]
    2e9c:	f3bf 8f5f 	dmb	sy
    2ea0:	b662      	cpsie	i
    2ea2:	2280      	movs	r2, #128	; 0x80
    2ea4:	05d2      	lsls	r2, r2, #23
    2ea6:	4b18      	ldr	r3, [pc, #96]	; (2f08 <main+0xc8>)
    2ea8:	61da      	str	r2, [r3, #28]
	/* This skeleton code simply sets the LED to the state of the button. */
	system_interrupt_enable_global();
	port_pin_toggle_output_level(LED0_PIN);
	FMessagePending = 0;
    2eaa:	2200      	movs	r2, #0
    2eac:	4b17      	ldr	r3, [pc, #92]	; (2f0c <main+0xcc>)
    2eae:	601a      	str	r2, [r3, #0]
	while (1) {
		SchedulerDispatchTasks();
    2eb0:	4d17      	ldr	r5, [pc, #92]	; (2f10 <main+0xd0>)
		CheckRx();
    2eb2:	4c18      	ldr	r4, [pc, #96]	; (2f14 <main+0xd4>)
		SchedulerDispatchTasks();
    2eb4:	47a8      	blx	r5
		CheckRx();
    2eb6:	47a0      	blx	r4
    2eb8:	e7fc      	b.n	2eb4 <main+0x74>
    2eba:	46c0      	nop			; (mov r8, r8)
    2ebc:	00002825 	.word	0x00002825
    2ec0:	00000a45 	.word	0x00000a45
    2ec4:	00000b9d 	.word	0x00000b9d
    2ec8:	00000c05 	.word	0x00000c05
    2ecc:	00000ed1 	.word	0x00000ed1
    2ed0:	00000aa1 	.word	0x00000aa1
    2ed4:	000008ed 	.word	0x000008ed
    2ed8:	00000e89 	.word	0x00000e89
    2edc:	00001161 	.word	0x00001161
    2ee0:	00002db9 	.word	0x00002db9
    2ee4:	00000b91 	.word	0x00000b91
    2ee8:	000009e5 	.word	0x000009e5
    2eec:	00001109 	.word	0x00001109
    2ef0:	00000c29 	.word	0x00000c29
    2ef4:	00001055 	.word	0x00001055
    2ef8:	00001388 	.word	0x00001388
    2efc:	00002cc1 	.word	0x00002cc1
    2f00:	00001125 	.word	0x00001125
    2f04:	20000000 	.word	0x20000000
    2f08:	41004480 	.word	0x41004480
    2f0c:	20000338 	.word	0x20000338
    2f10:	000010cd 	.word	0x000010cd
    2f14:	000012a9 	.word	0x000012a9

00002f18 <__udivsi3>:
    2f18:	2200      	movs	r2, #0
    2f1a:	0843      	lsrs	r3, r0, #1
    2f1c:	428b      	cmp	r3, r1
    2f1e:	d374      	bcc.n	300a <__udivsi3+0xf2>
    2f20:	0903      	lsrs	r3, r0, #4
    2f22:	428b      	cmp	r3, r1
    2f24:	d35f      	bcc.n	2fe6 <__udivsi3+0xce>
    2f26:	0a03      	lsrs	r3, r0, #8
    2f28:	428b      	cmp	r3, r1
    2f2a:	d344      	bcc.n	2fb6 <__udivsi3+0x9e>
    2f2c:	0b03      	lsrs	r3, r0, #12
    2f2e:	428b      	cmp	r3, r1
    2f30:	d328      	bcc.n	2f84 <__udivsi3+0x6c>
    2f32:	0c03      	lsrs	r3, r0, #16
    2f34:	428b      	cmp	r3, r1
    2f36:	d30d      	bcc.n	2f54 <__udivsi3+0x3c>
    2f38:	22ff      	movs	r2, #255	; 0xff
    2f3a:	0209      	lsls	r1, r1, #8
    2f3c:	ba12      	rev	r2, r2
    2f3e:	0c03      	lsrs	r3, r0, #16
    2f40:	428b      	cmp	r3, r1
    2f42:	d302      	bcc.n	2f4a <__udivsi3+0x32>
    2f44:	1212      	asrs	r2, r2, #8
    2f46:	0209      	lsls	r1, r1, #8
    2f48:	d065      	beq.n	3016 <__udivsi3+0xfe>
    2f4a:	0b03      	lsrs	r3, r0, #12
    2f4c:	428b      	cmp	r3, r1
    2f4e:	d319      	bcc.n	2f84 <__udivsi3+0x6c>
    2f50:	e000      	b.n	2f54 <__udivsi3+0x3c>
    2f52:	0a09      	lsrs	r1, r1, #8
    2f54:	0bc3      	lsrs	r3, r0, #15
    2f56:	428b      	cmp	r3, r1
    2f58:	d301      	bcc.n	2f5e <__udivsi3+0x46>
    2f5a:	03cb      	lsls	r3, r1, #15
    2f5c:	1ac0      	subs	r0, r0, r3
    2f5e:	4152      	adcs	r2, r2
    2f60:	0b83      	lsrs	r3, r0, #14
    2f62:	428b      	cmp	r3, r1
    2f64:	d301      	bcc.n	2f6a <__udivsi3+0x52>
    2f66:	038b      	lsls	r3, r1, #14
    2f68:	1ac0      	subs	r0, r0, r3
    2f6a:	4152      	adcs	r2, r2
    2f6c:	0b43      	lsrs	r3, r0, #13
    2f6e:	428b      	cmp	r3, r1
    2f70:	d301      	bcc.n	2f76 <__udivsi3+0x5e>
    2f72:	034b      	lsls	r3, r1, #13
    2f74:	1ac0      	subs	r0, r0, r3
    2f76:	4152      	adcs	r2, r2
    2f78:	0b03      	lsrs	r3, r0, #12
    2f7a:	428b      	cmp	r3, r1
    2f7c:	d301      	bcc.n	2f82 <__udivsi3+0x6a>
    2f7e:	030b      	lsls	r3, r1, #12
    2f80:	1ac0      	subs	r0, r0, r3
    2f82:	4152      	adcs	r2, r2
    2f84:	0ac3      	lsrs	r3, r0, #11
    2f86:	428b      	cmp	r3, r1
    2f88:	d301      	bcc.n	2f8e <__udivsi3+0x76>
    2f8a:	02cb      	lsls	r3, r1, #11
    2f8c:	1ac0      	subs	r0, r0, r3
    2f8e:	4152      	adcs	r2, r2
    2f90:	0a83      	lsrs	r3, r0, #10
    2f92:	428b      	cmp	r3, r1
    2f94:	d301      	bcc.n	2f9a <__udivsi3+0x82>
    2f96:	028b      	lsls	r3, r1, #10
    2f98:	1ac0      	subs	r0, r0, r3
    2f9a:	4152      	adcs	r2, r2
    2f9c:	0a43      	lsrs	r3, r0, #9
    2f9e:	428b      	cmp	r3, r1
    2fa0:	d301      	bcc.n	2fa6 <__udivsi3+0x8e>
    2fa2:	024b      	lsls	r3, r1, #9
    2fa4:	1ac0      	subs	r0, r0, r3
    2fa6:	4152      	adcs	r2, r2
    2fa8:	0a03      	lsrs	r3, r0, #8
    2faa:	428b      	cmp	r3, r1
    2fac:	d301      	bcc.n	2fb2 <__udivsi3+0x9a>
    2fae:	020b      	lsls	r3, r1, #8
    2fb0:	1ac0      	subs	r0, r0, r3
    2fb2:	4152      	adcs	r2, r2
    2fb4:	d2cd      	bcs.n	2f52 <__udivsi3+0x3a>
    2fb6:	09c3      	lsrs	r3, r0, #7
    2fb8:	428b      	cmp	r3, r1
    2fba:	d301      	bcc.n	2fc0 <__udivsi3+0xa8>
    2fbc:	01cb      	lsls	r3, r1, #7
    2fbe:	1ac0      	subs	r0, r0, r3
    2fc0:	4152      	adcs	r2, r2
    2fc2:	0983      	lsrs	r3, r0, #6
    2fc4:	428b      	cmp	r3, r1
    2fc6:	d301      	bcc.n	2fcc <__udivsi3+0xb4>
    2fc8:	018b      	lsls	r3, r1, #6
    2fca:	1ac0      	subs	r0, r0, r3
    2fcc:	4152      	adcs	r2, r2
    2fce:	0943      	lsrs	r3, r0, #5
    2fd0:	428b      	cmp	r3, r1
    2fd2:	d301      	bcc.n	2fd8 <__udivsi3+0xc0>
    2fd4:	014b      	lsls	r3, r1, #5
    2fd6:	1ac0      	subs	r0, r0, r3
    2fd8:	4152      	adcs	r2, r2
    2fda:	0903      	lsrs	r3, r0, #4
    2fdc:	428b      	cmp	r3, r1
    2fde:	d301      	bcc.n	2fe4 <__udivsi3+0xcc>
    2fe0:	010b      	lsls	r3, r1, #4
    2fe2:	1ac0      	subs	r0, r0, r3
    2fe4:	4152      	adcs	r2, r2
    2fe6:	08c3      	lsrs	r3, r0, #3
    2fe8:	428b      	cmp	r3, r1
    2fea:	d301      	bcc.n	2ff0 <__udivsi3+0xd8>
    2fec:	00cb      	lsls	r3, r1, #3
    2fee:	1ac0      	subs	r0, r0, r3
    2ff0:	4152      	adcs	r2, r2
    2ff2:	0883      	lsrs	r3, r0, #2
    2ff4:	428b      	cmp	r3, r1
    2ff6:	d301      	bcc.n	2ffc <__udivsi3+0xe4>
    2ff8:	008b      	lsls	r3, r1, #2
    2ffa:	1ac0      	subs	r0, r0, r3
    2ffc:	4152      	adcs	r2, r2
    2ffe:	0843      	lsrs	r3, r0, #1
    3000:	428b      	cmp	r3, r1
    3002:	d301      	bcc.n	3008 <__udivsi3+0xf0>
    3004:	004b      	lsls	r3, r1, #1
    3006:	1ac0      	subs	r0, r0, r3
    3008:	4152      	adcs	r2, r2
    300a:	1a41      	subs	r1, r0, r1
    300c:	d200      	bcs.n	3010 <__udivsi3+0xf8>
    300e:	4601      	mov	r1, r0
    3010:	4152      	adcs	r2, r2
    3012:	4610      	mov	r0, r2
    3014:	4770      	bx	lr
    3016:	e7ff      	b.n	3018 <__udivsi3+0x100>
    3018:	b501      	push	{r0, lr}
    301a:	2000      	movs	r0, #0
    301c:	f000 f806 	bl	302c <__aeabi_idiv0>
    3020:	bd02      	pop	{r1, pc}
    3022:	46c0      	nop			; (mov r8, r8)

00003024 <__aeabi_uidivmod>:
    3024:	2900      	cmp	r1, #0
    3026:	d0f7      	beq.n	3018 <__udivsi3+0x100>
    3028:	e776      	b.n	2f18 <__udivsi3>
    302a:	4770      	bx	lr

0000302c <__aeabi_idiv0>:
    302c:	4770      	bx	lr
    302e:	46c0      	nop			; (mov r8, r8)

00003030 <__aeabi_lmul>:
    3030:	b5f0      	push	{r4, r5, r6, r7, lr}
    3032:	46ce      	mov	lr, r9
    3034:	4647      	mov	r7, r8
    3036:	0415      	lsls	r5, r2, #16
    3038:	0c2d      	lsrs	r5, r5, #16
    303a:	002e      	movs	r6, r5
    303c:	b580      	push	{r7, lr}
    303e:	0407      	lsls	r7, r0, #16
    3040:	0c14      	lsrs	r4, r2, #16
    3042:	0c3f      	lsrs	r7, r7, #16
    3044:	4699      	mov	r9, r3
    3046:	0c03      	lsrs	r3, r0, #16
    3048:	437e      	muls	r6, r7
    304a:	435d      	muls	r5, r3
    304c:	4367      	muls	r7, r4
    304e:	4363      	muls	r3, r4
    3050:	197f      	adds	r7, r7, r5
    3052:	0c34      	lsrs	r4, r6, #16
    3054:	19e4      	adds	r4, r4, r7
    3056:	469c      	mov	ip, r3
    3058:	42a5      	cmp	r5, r4
    305a:	d903      	bls.n	3064 <__aeabi_lmul+0x34>
    305c:	2380      	movs	r3, #128	; 0x80
    305e:	025b      	lsls	r3, r3, #9
    3060:	4698      	mov	r8, r3
    3062:	44c4      	add	ip, r8
    3064:	464b      	mov	r3, r9
    3066:	4351      	muls	r1, r2
    3068:	4343      	muls	r3, r0
    306a:	0436      	lsls	r6, r6, #16
    306c:	0c36      	lsrs	r6, r6, #16
    306e:	0c25      	lsrs	r5, r4, #16
    3070:	0424      	lsls	r4, r4, #16
    3072:	4465      	add	r5, ip
    3074:	19a4      	adds	r4, r4, r6
    3076:	1859      	adds	r1, r3, r1
    3078:	1949      	adds	r1, r1, r5
    307a:	0020      	movs	r0, r4
    307c:	bc0c      	pop	{r2, r3}
    307e:	4690      	mov	r8, r2
    3080:	4699      	mov	r9, r3
    3082:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003084 <__aeabi_dadd>:
    3084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3086:	4645      	mov	r5, r8
    3088:	46de      	mov	lr, fp
    308a:	4657      	mov	r7, sl
    308c:	464e      	mov	r6, r9
    308e:	030c      	lsls	r4, r1, #12
    3090:	b5e0      	push	{r5, r6, r7, lr}
    3092:	004e      	lsls	r6, r1, #1
    3094:	0fc9      	lsrs	r1, r1, #31
    3096:	4688      	mov	r8, r1
    3098:	000d      	movs	r5, r1
    309a:	0a61      	lsrs	r1, r4, #9
    309c:	0f44      	lsrs	r4, r0, #29
    309e:	430c      	orrs	r4, r1
    30a0:	00c7      	lsls	r7, r0, #3
    30a2:	0319      	lsls	r1, r3, #12
    30a4:	0058      	lsls	r0, r3, #1
    30a6:	0fdb      	lsrs	r3, r3, #31
    30a8:	469b      	mov	fp, r3
    30aa:	0a4b      	lsrs	r3, r1, #9
    30ac:	0f51      	lsrs	r1, r2, #29
    30ae:	430b      	orrs	r3, r1
    30b0:	0d76      	lsrs	r6, r6, #21
    30b2:	0d40      	lsrs	r0, r0, #21
    30b4:	0019      	movs	r1, r3
    30b6:	00d2      	lsls	r2, r2, #3
    30b8:	45d8      	cmp	r8, fp
    30ba:	d100      	bne.n	30be <__aeabi_dadd+0x3a>
    30bc:	e0ae      	b.n	321c <__aeabi_dadd+0x198>
    30be:	1a35      	subs	r5, r6, r0
    30c0:	2d00      	cmp	r5, #0
    30c2:	dc00      	bgt.n	30c6 <__aeabi_dadd+0x42>
    30c4:	e0f6      	b.n	32b4 <__aeabi_dadd+0x230>
    30c6:	2800      	cmp	r0, #0
    30c8:	d10f      	bne.n	30ea <__aeabi_dadd+0x66>
    30ca:	4313      	orrs	r3, r2
    30cc:	d100      	bne.n	30d0 <__aeabi_dadd+0x4c>
    30ce:	e0db      	b.n	3288 <__aeabi_dadd+0x204>
    30d0:	1e6b      	subs	r3, r5, #1
    30d2:	2b00      	cmp	r3, #0
    30d4:	d000      	beq.n	30d8 <__aeabi_dadd+0x54>
    30d6:	e137      	b.n	3348 <__aeabi_dadd+0x2c4>
    30d8:	1aba      	subs	r2, r7, r2
    30da:	4297      	cmp	r7, r2
    30dc:	41bf      	sbcs	r7, r7
    30de:	1a64      	subs	r4, r4, r1
    30e0:	427f      	negs	r7, r7
    30e2:	1be4      	subs	r4, r4, r7
    30e4:	2601      	movs	r6, #1
    30e6:	0017      	movs	r7, r2
    30e8:	e024      	b.n	3134 <__aeabi_dadd+0xb0>
    30ea:	4bc6      	ldr	r3, [pc, #792]	; (3404 <__aeabi_dadd+0x380>)
    30ec:	429e      	cmp	r6, r3
    30ee:	d04d      	beq.n	318c <__aeabi_dadd+0x108>
    30f0:	2380      	movs	r3, #128	; 0x80
    30f2:	041b      	lsls	r3, r3, #16
    30f4:	4319      	orrs	r1, r3
    30f6:	2d38      	cmp	r5, #56	; 0x38
    30f8:	dd00      	ble.n	30fc <__aeabi_dadd+0x78>
    30fa:	e107      	b.n	330c <__aeabi_dadd+0x288>
    30fc:	2d1f      	cmp	r5, #31
    30fe:	dd00      	ble.n	3102 <__aeabi_dadd+0x7e>
    3100:	e138      	b.n	3374 <__aeabi_dadd+0x2f0>
    3102:	2020      	movs	r0, #32
    3104:	1b43      	subs	r3, r0, r5
    3106:	469a      	mov	sl, r3
    3108:	000b      	movs	r3, r1
    310a:	4650      	mov	r0, sl
    310c:	4083      	lsls	r3, r0
    310e:	4699      	mov	r9, r3
    3110:	0013      	movs	r3, r2
    3112:	4648      	mov	r0, r9
    3114:	40eb      	lsrs	r3, r5
    3116:	4318      	orrs	r0, r3
    3118:	0003      	movs	r3, r0
    311a:	4650      	mov	r0, sl
    311c:	4082      	lsls	r2, r0
    311e:	1e50      	subs	r0, r2, #1
    3120:	4182      	sbcs	r2, r0
    3122:	40e9      	lsrs	r1, r5
    3124:	431a      	orrs	r2, r3
    3126:	1aba      	subs	r2, r7, r2
    3128:	1a61      	subs	r1, r4, r1
    312a:	4297      	cmp	r7, r2
    312c:	41a4      	sbcs	r4, r4
    312e:	0017      	movs	r7, r2
    3130:	4264      	negs	r4, r4
    3132:	1b0c      	subs	r4, r1, r4
    3134:	0223      	lsls	r3, r4, #8
    3136:	d562      	bpl.n	31fe <__aeabi_dadd+0x17a>
    3138:	0264      	lsls	r4, r4, #9
    313a:	0a65      	lsrs	r5, r4, #9
    313c:	2d00      	cmp	r5, #0
    313e:	d100      	bne.n	3142 <__aeabi_dadd+0xbe>
    3140:	e0df      	b.n	3302 <__aeabi_dadd+0x27e>
    3142:	0028      	movs	r0, r5
    3144:	f001 fbe4 	bl	4910 <__clzsi2>
    3148:	0003      	movs	r3, r0
    314a:	3b08      	subs	r3, #8
    314c:	2b1f      	cmp	r3, #31
    314e:	dd00      	ble.n	3152 <__aeabi_dadd+0xce>
    3150:	e0d2      	b.n	32f8 <__aeabi_dadd+0x274>
    3152:	2220      	movs	r2, #32
    3154:	003c      	movs	r4, r7
    3156:	1ad2      	subs	r2, r2, r3
    3158:	409d      	lsls	r5, r3
    315a:	40d4      	lsrs	r4, r2
    315c:	409f      	lsls	r7, r3
    315e:	4325      	orrs	r5, r4
    3160:	429e      	cmp	r6, r3
    3162:	dd00      	ble.n	3166 <__aeabi_dadd+0xe2>
    3164:	e0c4      	b.n	32f0 <__aeabi_dadd+0x26c>
    3166:	1b9e      	subs	r6, r3, r6
    3168:	1c73      	adds	r3, r6, #1
    316a:	2b1f      	cmp	r3, #31
    316c:	dd00      	ble.n	3170 <__aeabi_dadd+0xec>
    316e:	e0f1      	b.n	3354 <__aeabi_dadd+0x2d0>
    3170:	2220      	movs	r2, #32
    3172:	0038      	movs	r0, r7
    3174:	0029      	movs	r1, r5
    3176:	1ad2      	subs	r2, r2, r3
    3178:	40d8      	lsrs	r0, r3
    317a:	4091      	lsls	r1, r2
    317c:	4097      	lsls	r7, r2
    317e:	002c      	movs	r4, r5
    3180:	4301      	orrs	r1, r0
    3182:	1e78      	subs	r0, r7, #1
    3184:	4187      	sbcs	r7, r0
    3186:	40dc      	lsrs	r4, r3
    3188:	2600      	movs	r6, #0
    318a:	430f      	orrs	r7, r1
    318c:	077b      	lsls	r3, r7, #29
    318e:	d009      	beq.n	31a4 <__aeabi_dadd+0x120>
    3190:	230f      	movs	r3, #15
    3192:	403b      	ands	r3, r7
    3194:	2b04      	cmp	r3, #4
    3196:	d005      	beq.n	31a4 <__aeabi_dadd+0x120>
    3198:	1d3b      	adds	r3, r7, #4
    319a:	42bb      	cmp	r3, r7
    319c:	41bf      	sbcs	r7, r7
    319e:	427f      	negs	r7, r7
    31a0:	19e4      	adds	r4, r4, r7
    31a2:	001f      	movs	r7, r3
    31a4:	0223      	lsls	r3, r4, #8
    31a6:	d52c      	bpl.n	3202 <__aeabi_dadd+0x17e>
    31a8:	4b96      	ldr	r3, [pc, #600]	; (3404 <__aeabi_dadd+0x380>)
    31aa:	3601      	adds	r6, #1
    31ac:	429e      	cmp	r6, r3
    31ae:	d100      	bne.n	31b2 <__aeabi_dadd+0x12e>
    31b0:	e09a      	b.n	32e8 <__aeabi_dadd+0x264>
    31b2:	4645      	mov	r5, r8
    31b4:	4b94      	ldr	r3, [pc, #592]	; (3408 <__aeabi_dadd+0x384>)
    31b6:	08ff      	lsrs	r7, r7, #3
    31b8:	401c      	ands	r4, r3
    31ba:	0760      	lsls	r0, r4, #29
    31bc:	0576      	lsls	r6, r6, #21
    31be:	0264      	lsls	r4, r4, #9
    31c0:	4307      	orrs	r7, r0
    31c2:	0b24      	lsrs	r4, r4, #12
    31c4:	0d76      	lsrs	r6, r6, #21
    31c6:	2100      	movs	r1, #0
    31c8:	0324      	lsls	r4, r4, #12
    31ca:	0b23      	lsrs	r3, r4, #12
    31cc:	0d0c      	lsrs	r4, r1, #20
    31ce:	4a8f      	ldr	r2, [pc, #572]	; (340c <__aeabi_dadd+0x388>)
    31d0:	0524      	lsls	r4, r4, #20
    31d2:	431c      	orrs	r4, r3
    31d4:	4014      	ands	r4, r2
    31d6:	0533      	lsls	r3, r6, #20
    31d8:	4323      	orrs	r3, r4
    31da:	005b      	lsls	r3, r3, #1
    31dc:	07ed      	lsls	r5, r5, #31
    31de:	085b      	lsrs	r3, r3, #1
    31e0:	432b      	orrs	r3, r5
    31e2:	0038      	movs	r0, r7
    31e4:	0019      	movs	r1, r3
    31e6:	bc3c      	pop	{r2, r3, r4, r5}
    31e8:	4690      	mov	r8, r2
    31ea:	4699      	mov	r9, r3
    31ec:	46a2      	mov	sl, r4
    31ee:	46ab      	mov	fp, r5
    31f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    31f2:	4664      	mov	r4, ip
    31f4:	4304      	orrs	r4, r0
    31f6:	d100      	bne.n	31fa <__aeabi_dadd+0x176>
    31f8:	e211      	b.n	361e <__aeabi_dadd+0x59a>
    31fa:	0004      	movs	r4, r0
    31fc:	4667      	mov	r7, ip
    31fe:	077b      	lsls	r3, r7, #29
    3200:	d1c6      	bne.n	3190 <__aeabi_dadd+0x10c>
    3202:	4645      	mov	r5, r8
    3204:	0760      	lsls	r0, r4, #29
    3206:	08ff      	lsrs	r7, r7, #3
    3208:	4307      	orrs	r7, r0
    320a:	08e4      	lsrs	r4, r4, #3
    320c:	4b7d      	ldr	r3, [pc, #500]	; (3404 <__aeabi_dadd+0x380>)
    320e:	429e      	cmp	r6, r3
    3210:	d030      	beq.n	3274 <__aeabi_dadd+0x1f0>
    3212:	0324      	lsls	r4, r4, #12
    3214:	0576      	lsls	r6, r6, #21
    3216:	0b24      	lsrs	r4, r4, #12
    3218:	0d76      	lsrs	r6, r6, #21
    321a:	e7d4      	b.n	31c6 <__aeabi_dadd+0x142>
    321c:	1a33      	subs	r3, r6, r0
    321e:	469a      	mov	sl, r3
    3220:	2b00      	cmp	r3, #0
    3222:	dd78      	ble.n	3316 <__aeabi_dadd+0x292>
    3224:	2800      	cmp	r0, #0
    3226:	d031      	beq.n	328c <__aeabi_dadd+0x208>
    3228:	4876      	ldr	r0, [pc, #472]	; (3404 <__aeabi_dadd+0x380>)
    322a:	4286      	cmp	r6, r0
    322c:	d0ae      	beq.n	318c <__aeabi_dadd+0x108>
    322e:	2080      	movs	r0, #128	; 0x80
    3230:	0400      	lsls	r0, r0, #16
    3232:	4301      	orrs	r1, r0
    3234:	4653      	mov	r3, sl
    3236:	2b38      	cmp	r3, #56	; 0x38
    3238:	dc00      	bgt.n	323c <__aeabi_dadd+0x1b8>
    323a:	e0e9      	b.n	3410 <__aeabi_dadd+0x38c>
    323c:	430a      	orrs	r2, r1
    323e:	1e51      	subs	r1, r2, #1
    3240:	418a      	sbcs	r2, r1
    3242:	2100      	movs	r1, #0
    3244:	19d2      	adds	r2, r2, r7
    3246:	42ba      	cmp	r2, r7
    3248:	41bf      	sbcs	r7, r7
    324a:	1909      	adds	r1, r1, r4
    324c:	427c      	negs	r4, r7
    324e:	0017      	movs	r7, r2
    3250:	190c      	adds	r4, r1, r4
    3252:	0223      	lsls	r3, r4, #8
    3254:	d5d3      	bpl.n	31fe <__aeabi_dadd+0x17a>
    3256:	4b6b      	ldr	r3, [pc, #428]	; (3404 <__aeabi_dadd+0x380>)
    3258:	3601      	adds	r6, #1
    325a:	429e      	cmp	r6, r3
    325c:	d100      	bne.n	3260 <__aeabi_dadd+0x1dc>
    325e:	e13a      	b.n	34d6 <__aeabi_dadd+0x452>
    3260:	2001      	movs	r0, #1
    3262:	4b69      	ldr	r3, [pc, #420]	; (3408 <__aeabi_dadd+0x384>)
    3264:	401c      	ands	r4, r3
    3266:	087b      	lsrs	r3, r7, #1
    3268:	4007      	ands	r7, r0
    326a:	431f      	orrs	r7, r3
    326c:	07e0      	lsls	r0, r4, #31
    326e:	4307      	orrs	r7, r0
    3270:	0864      	lsrs	r4, r4, #1
    3272:	e78b      	b.n	318c <__aeabi_dadd+0x108>
    3274:	0023      	movs	r3, r4
    3276:	433b      	orrs	r3, r7
    3278:	d100      	bne.n	327c <__aeabi_dadd+0x1f8>
    327a:	e1cb      	b.n	3614 <__aeabi_dadd+0x590>
    327c:	2280      	movs	r2, #128	; 0x80
    327e:	0312      	lsls	r2, r2, #12
    3280:	4314      	orrs	r4, r2
    3282:	0324      	lsls	r4, r4, #12
    3284:	0b24      	lsrs	r4, r4, #12
    3286:	e79e      	b.n	31c6 <__aeabi_dadd+0x142>
    3288:	002e      	movs	r6, r5
    328a:	e77f      	b.n	318c <__aeabi_dadd+0x108>
    328c:	0008      	movs	r0, r1
    328e:	4310      	orrs	r0, r2
    3290:	d100      	bne.n	3294 <__aeabi_dadd+0x210>
    3292:	e0b4      	b.n	33fe <__aeabi_dadd+0x37a>
    3294:	1e58      	subs	r0, r3, #1
    3296:	2800      	cmp	r0, #0
    3298:	d000      	beq.n	329c <__aeabi_dadd+0x218>
    329a:	e0de      	b.n	345a <__aeabi_dadd+0x3d6>
    329c:	18ba      	adds	r2, r7, r2
    329e:	42ba      	cmp	r2, r7
    32a0:	419b      	sbcs	r3, r3
    32a2:	1864      	adds	r4, r4, r1
    32a4:	425b      	negs	r3, r3
    32a6:	18e4      	adds	r4, r4, r3
    32a8:	0017      	movs	r7, r2
    32aa:	2601      	movs	r6, #1
    32ac:	0223      	lsls	r3, r4, #8
    32ae:	d5a6      	bpl.n	31fe <__aeabi_dadd+0x17a>
    32b0:	2602      	movs	r6, #2
    32b2:	e7d5      	b.n	3260 <__aeabi_dadd+0x1dc>
    32b4:	2d00      	cmp	r5, #0
    32b6:	d16e      	bne.n	3396 <__aeabi_dadd+0x312>
    32b8:	1c70      	adds	r0, r6, #1
    32ba:	0540      	lsls	r0, r0, #21
    32bc:	0d40      	lsrs	r0, r0, #21
    32be:	2801      	cmp	r0, #1
    32c0:	dc00      	bgt.n	32c4 <__aeabi_dadd+0x240>
    32c2:	e0f9      	b.n	34b8 <__aeabi_dadd+0x434>
    32c4:	1ab8      	subs	r0, r7, r2
    32c6:	4684      	mov	ip, r0
    32c8:	4287      	cmp	r7, r0
    32ca:	4180      	sbcs	r0, r0
    32cc:	1ae5      	subs	r5, r4, r3
    32ce:	4240      	negs	r0, r0
    32d0:	1a2d      	subs	r5, r5, r0
    32d2:	0228      	lsls	r0, r5, #8
    32d4:	d400      	bmi.n	32d8 <__aeabi_dadd+0x254>
    32d6:	e089      	b.n	33ec <__aeabi_dadd+0x368>
    32d8:	1bd7      	subs	r7, r2, r7
    32da:	42ba      	cmp	r2, r7
    32dc:	4192      	sbcs	r2, r2
    32de:	1b1c      	subs	r4, r3, r4
    32e0:	4252      	negs	r2, r2
    32e2:	1aa5      	subs	r5, r4, r2
    32e4:	46d8      	mov	r8, fp
    32e6:	e729      	b.n	313c <__aeabi_dadd+0xb8>
    32e8:	4645      	mov	r5, r8
    32ea:	2400      	movs	r4, #0
    32ec:	2700      	movs	r7, #0
    32ee:	e76a      	b.n	31c6 <__aeabi_dadd+0x142>
    32f0:	4c45      	ldr	r4, [pc, #276]	; (3408 <__aeabi_dadd+0x384>)
    32f2:	1af6      	subs	r6, r6, r3
    32f4:	402c      	ands	r4, r5
    32f6:	e749      	b.n	318c <__aeabi_dadd+0x108>
    32f8:	003d      	movs	r5, r7
    32fa:	3828      	subs	r0, #40	; 0x28
    32fc:	4085      	lsls	r5, r0
    32fe:	2700      	movs	r7, #0
    3300:	e72e      	b.n	3160 <__aeabi_dadd+0xdc>
    3302:	0038      	movs	r0, r7
    3304:	f001 fb04 	bl	4910 <__clzsi2>
    3308:	3020      	adds	r0, #32
    330a:	e71d      	b.n	3148 <__aeabi_dadd+0xc4>
    330c:	430a      	orrs	r2, r1
    330e:	1e51      	subs	r1, r2, #1
    3310:	418a      	sbcs	r2, r1
    3312:	2100      	movs	r1, #0
    3314:	e707      	b.n	3126 <__aeabi_dadd+0xa2>
    3316:	2b00      	cmp	r3, #0
    3318:	d000      	beq.n	331c <__aeabi_dadd+0x298>
    331a:	e0f3      	b.n	3504 <__aeabi_dadd+0x480>
    331c:	1c70      	adds	r0, r6, #1
    331e:	0543      	lsls	r3, r0, #21
    3320:	0d5b      	lsrs	r3, r3, #21
    3322:	2b01      	cmp	r3, #1
    3324:	dc00      	bgt.n	3328 <__aeabi_dadd+0x2a4>
    3326:	e0ad      	b.n	3484 <__aeabi_dadd+0x400>
    3328:	4b36      	ldr	r3, [pc, #216]	; (3404 <__aeabi_dadd+0x380>)
    332a:	4298      	cmp	r0, r3
    332c:	d100      	bne.n	3330 <__aeabi_dadd+0x2ac>
    332e:	e0d1      	b.n	34d4 <__aeabi_dadd+0x450>
    3330:	18ba      	adds	r2, r7, r2
    3332:	42ba      	cmp	r2, r7
    3334:	41bf      	sbcs	r7, r7
    3336:	1864      	adds	r4, r4, r1
    3338:	427f      	negs	r7, r7
    333a:	19e4      	adds	r4, r4, r7
    333c:	07e7      	lsls	r7, r4, #31
    333e:	0852      	lsrs	r2, r2, #1
    3340:	4317      	orrs	r7, r2
    3342:	0864      	lsrs	r4, r4, #1
    3344:	0006      	movs	r6, r0
    3346:	e721      	b.n	318c <__aeabi_dadd+0x108>
    3348:	482e      	ldr	r0, [pc, #184]	; (3404 <__aeabi_dadd+0x380>)
    334a:	4285      	cmp	r5, r0
    334c:	d100      	bne.n	3350 <__aeabi_dadd+0x2cc>
    334e:	e093      	b.n	3478 <__aeabi_dadd+0x3f4>
    3350:	001d      	movs	r5, r3
    3352:	e6d0      	b.n	30f6 <__aeabi_dadd+0x72>
    3354:	0029      	movs	r1, r5
    3356:	3e1f      	subs	r6, #31
    3358:	40f1      	lsrs	r1, r6
    335a:	2b20      	cmp	r3, #32
    335c:	d100      	bne.n	3360 <__aeabi_dadd+0x2dc>
    335e:	e08d      	b.n	347c <__aeabi_dadd+0x3f8>
    3360:	2240      	movs	r2, #64	; 0x40
    3362:	1ad3      	subs	r3, r2, r3
    3364:	409d      	lsls	r5, r3
    3366:	432f      	orrs	r7, r5
    3368:	1e7d      	subs	r5, r7, #1
    336a:	41af      	sbcs	r7, r5
    336c:	2400      	movs	r4, #0
    336e:	430f      	orrs	r7, r1
    3370:	2600      	movs	r6, #0
    3372:	e744      	b.n	31fe <__aeabi_dadd+0x17a>
    3374:	002b      	movs	r3, r5
    3376:	0008      	movs	r0, r1
    3378:	3b20      	subs	r3, #32
    337a:	40d8      	lsrs	r0, r3
    337c:	0003      	movs	r3, r0
    337e:	2d20      	cmp	r5, #32
    3380:	d100      	bne.n	3384 <__aeabi_dadd+0x300>
    3382:	e07d      	b.n	3480 <__aeabi_dadd+0x3fc>
    3384:	2040      	movs	r0, #64	; 0x40
    3386:	1b45      	subs	r5, r0, r5
    3388:	40a9      	lsls	r1, r5
    338a:	430a      	orrs	r2, r1
    338c:	1e51      	subs	r1, r2, #1
    338e:	418a      	sbcs	r2, r1
    3390:	2100      	movs	r1, #0
    3392:	431a      	orrs	r2, r3
    3394:	e6c7      	b.n	3126 <__aeabi_dadd+0xa2>
    3396:	2e00      	cmp	r6, #0
    3398:	d050      	beq.n	343c <__aeabi_dadd+0x3b8>
    339a:	4e1a      	ldr	r6, [pc, #104]	; (3404 <__aeabi_dadd+0x380>)
    339c:	42b0      	cmp	r0, r6
    339e:	d057      	beq.n	3450 <__aeabi_dadd+0x3cc>
    33a0:	2680      	movs	r6, #128	; 0x80
    33a2:	426b      	negs	r3, r5
    33a4:	4699      	mov	r9, r3
    33a6:	0436      	lsls	r6, r6, #16
    33a8:	4334      	orrs	r4, r6
    33aa:	464b      	mov	r3, r9
    33ac:	2b38      	cmp	r3, #56	; 0x38
    33ae:	dd00      	ble.n	33b2 <__aeabi_dadd+0x32e>
    33b0:	e0d6      	b.n	3560 <__aeabi_dadd+0x4dc>
    33b2:	2b1f      	cmp	r3, #31
    33b4:	dd00      	ble.n	33b8 <__aeabi_dadd+0x334>
    33b6:	e135      	b.n	3624 <__aeabi_dadd+0x5a0>
    33b8:	2620      	movs	r6, #32
    33ba:	1af5      	subs	r5, r6, r3
    33bc:	0026      	movs	r6, r4
    33be:	40ae      	lsls	r6, r5
    33c0:	46b2      	mov	sl, r6
    33c2:	003e      	movs	r6, r7
    33c4:	40de      	lsrs	r6, r3
    33c6:	46ac      	mov	ip, r5
    33c8:	0035      	movs	r5, r6
    33ca:	4656      	mov	r6, sl
    33cc:	432e      	orrs	r6, r5
    33ce:	4665      	mov	r5, ip
    33d0:	40af      	lsls	r7, r5
    33d2:	1e7d      	subs	r5, r7, #1
    33d4:	41af      	sbcs	r7, r5
    33d6:	40dc      	lsrs	r4, r3
    33d8:	4337      	orrs	r7, r6
    33da:	1bd7      	subs	r7, r2, r7
    33dc:	42ba      	cmp	r2, r7
    33de:	4192      	sbcs	r2, r2
    33e0:	1b0c      	subs	r4, r1, r4
    33e2:	4252      	negs	r2, r2
    33e4:	1aa4      	subs	r4, r4, r2
    33e6:	0006      	movs	r6, r0
    33e8:	46d8      	mov	r8, fp
    33ea:	e6a3      	b.n	3134 <__aeabi_dadd+0xb0>
    33ec:	4664      	mov	r4, ip
    33ee:	4667      	mov	r7, ip
    33f0:	432c      	orrs	r4, r5
    33f2:	d000      	beq.n	33f6 <__aeabi_dadd+0x372>
    33f4:	e6a2      	b.n	313c <__aeabi_dadd+0xb8>
    33f6:	2500      	movs	r5, #0
    33f8:	2600      	movs	r6, #0
    33fa:	2700      	movs	r7, #0
    33fc:	e706      	b.n	320c <__aeabi_dadd+0x188>
    33fe:	001e      	movs	r6, r3
    3400:	e6c4      	b.n	318c <__aeabi_dadd+0x108>
    3402:	46c0      	nop			; (mov r8, r8)
    3404:	000007ff 	.word	0x000007ff
    3408:	ff7fffff 	.word	0xff7fffff
    340c:	800fffff 	.word	0x800fffff
    3410:	2b1f      	cmp	r3, #31
    3412:	dc63      	bgt.n	34dc <__aeabi_dadd+0x458>
    3414:	2020      	movs	r0, #32
    3416:	1ac3      	subs	r3, r0, r3
    3418:	0008      	movs	r0, r1
    341a:	4098      	lsls	r0, r3
    341c:	469c      	mov	ip, r3
    341e:	4683      	mov	fp, r0
    3420:	4653      	mov	r3, sl
    3422:	0010      	movs	r0, r2
    3424:	40d8      	lsrs	r0, r3
    3426:	0003      	movs	r3, r0
    3428:	4658      	mov	r0, fp
    342a:	4318      	orrs	r0, r3
    342c:	4663      	mov	r3, ip
    342e:	409a      	lsls	r2, r3
    3430:	1e53      	subs	r3, r2, #1
    3432:	419a      	sbcs	r2, r3
    3434:	4653      	mov	r3, sl
    3436:	4302      	orrs	r2, r0
    3438:	40d9      	lsrs	r1, r3
    343a:	e703      	b.n	3244 <__aeabi_dadd+0x1c0>
    343c:	0026      	movs	r6, r4
    343e:	433e      	orrs	r6, r7
    3440:	d006      	beq.n	3450 <__aeabi_dadd+0x3cc>
    3442:	43eb      	mvns	r3, r5
    3444:	4699      	mov	r9, r3
    3446:	2b00      	cmp	r3, #0
    3448:	d0c7      	beq.n	33da <__aeabi_dadd+0x356>
    344a:	4e94      	ldr	r6, [pc, #592]	; (369c <__aeabi_dadd+0x618>)
    344c:	42b0      	cmp	r0, r6
    344e:	d1ac      	bne.n	33aa <__aeabi_dadd+0x326>
    3450:	000c      	movs	r4, r1
    3452:	0017      	movs	r7, r2
    3454:	0006      	movs	r6, r0
    3456:	46d8      	mov	r8, fp
    3458:	e698      	b.n	318c <__aeabi_dadd+0x108>
    345a:	4b90      	ldr	r3, [pc, #576]	; (369c <__aeabi_dadd+0x618>)
    345c:	459a      	cmp	sl, r3
    345e:	d00b      	beq.n	3478 <__aeabi_dadd+0x3f4>
    3460:	4682      	mov	sl, r0
    3462:	e6e7      	b.n	3234 <__aeabi_dadd+0x1b0>
    3464:	2800      	cmp	r0, #0
    3466:	d000      	beq.n	346a <__aeabi_dadd+0x3e6>
    3468:	e09e      	b.n	35a8 <__aeabi_dadd+0x524>
    346a:	0018      	movs	r0, r3
    346c:	4310      	orrs	r0, r2
    346e:	d100      	bne.n	3472 <__aeabi_dadd+0x3ee>
    3470:	e0e9      	b.n	3646 <__aeabi_dadd+0x5c2>
    3472:	001c      	movs	r4, r3
    3474:	0017      	movs	r7, r2
    3476:	46d8      	mov	r8, fp
    3478:	4e88      	ldr	r6, [pc, #544]	; (369c <__aeabi_dadd+0x618>)
    347a:	e687      	b.n	318c <__aeabi_dadd+0x108>
    347c:	2500      	movs	r5, #0
    347e:	e772      	b.n	3366 <__aeabi_dadd+0x2e2>
    3480:	2100      	movs	r1, #0
    3482:	e782      	b.n	338a <__aeabi_dadd+0x306>
    3484:	0023      	movs	r3, r4
    3486:	433b      	orrs	r3, r7
    3488:	2e00      	cmp	r6, #0
    348a:	d000      	beq.n	348e <__aeabi_dadd+0x40a>
    348c:	e0ab      	b.n	35e6 <__aeabi_dadd+0x562>
    348e:	2b00      	cmp	r3, #0
    3490:	d100      	bne.n	3494 <__aeabi_dadd+0x410>
    3492:	e0e7      	b.n	3664 <__aeabi_dadd+0x5e0>
    3494:	000b      	movs	r3, r1
    3496:	4313      	orrs	r3, r2
    3498:	d100      	bne.n	349c <__aeabi_dadd+0x418>
    349a:	e677      	b.n	318c <__aeabi_dadd+0x108>
    349c:	18ba      	adds	r2, r7, r2
    349e:	42ba      	cmp	r2, r7
    34a0:	41bf      	sbcs	r7, r7
    34a2:	1864      	adds	r4, r4, r1
    34a4:	427f      	negs	r7, r7
    34a6:	19e4      	adds	r4, r4, r7
    34a8:	0223      	lsls	r3, r4, #8
    34aa:	d400      	bmi.n	34ae <__aeabi_dadd+0x42a>
    34ac:	e0f2      	b.n	3694 <__aeabi_dadd+0x610>
    34ae:	4b7c      	ldr	r3, [pc, #496]	; (36a0 <__aeabi_dadd+0x61c>)
    34b0:	0017      	movs	r7, r2
    34b2:	401c      	ands	r4, r3
    34b4:	0006      	movs	r6, r0
    34b6:	e669      	b.n	318c <__aeabi_dadd+0x108>
    34b8:	0020      	movs	r0, r4
    34ba:	4338      	orrs	r0, r7
    34bc:	2e00      	cmp	r6, #0
    34be:	d1d1      	bne.n	3464 <__aeabi_dadd+0x3e0>
    34c0:	2800      	cmp	r0, #0
    34c2:	d15b      	bne.n	357c <__aeabi_dadd+0x4f8>
    34c4:	001c      	movs	r4, r3
    34c6:	4314      	orrs	r4, r2
    34c8:	d100      	bne.n	34cc <__aeabi_dadd+0x448>
    34ca:	e0a8      	b.n	361e <__aeabi_dadd+0x59a>
    34cc:	001c      	movs	r4, r3
    34ce:	0017      	movs	r7, r2
    34d0:	46d8      	mov	r8, fp
    34d2:	e65b      	b.n	318c <__aeabi_dadd+0x108>
    34d4:	0006      	movs	r6, r0
    34d6:	2400      	movs	r4, #0
    34d8:	2700      	movs	r7, #0
    34da:	e697      	b.n	320c <__aeabi_dadd+0x188>
    34dc:	4650      	mov	r0, sl
    34de:	000b      	movs	r3, r1
    34e0:	3820      	subs	r0, #32
    34e2:	40c3      	lsrs	r3, r0
    34e4:	4699      	mov	r9, r3
    34e6:	4653      	mov	r3, sl
    34e8:	2b20      	cmp	r3, #32
    34ea:	d100      	bne.n	34ee <__aeabi_dadd+0x46a>
    34ec:	e095      	b.n	361a <__aeabi_dadd+0x596>
    34ee:	2340      	movs	r3, #64	; 0x40
    34f0:	4650      	mov	r0, sl
    34f2:	1a1b      	subs	r3, r3, r0
    34f4:	4099      	lsls	r1, r3
    34f6:	430a      	orrs	r2, r1
    34f8:	1e51      	subs	r1, r2, #1
    34fa:	418a      	sbcs	r2, r1
    34fc:	464b      	mov	r3, r9
    34fe:	2100      	movs	r1, #0
    3500:	431a      	orrs	r2, r3
    3502:	e69f      	b.n	3244 <__aeabi_dadd+0x1c0>
    3504:	2e00      	cmp	r6, #0
    3506:	d130      	bne.n	356a <__aeabi_dadd+0x4e6>
    3508:	0026      	movs	r6, r4
    350a:	433e      	orrs	r6, r7
    350c:	d067      	beq.n	35de <__aeabi_dadd+0x55a>
    350e:	43db      	mvns	r3, r3
    3510:	469a      	mov	sl, r3
    3512:	2b00      	cmp	r3, #0
    3514:	d01c      	beq.n	3550 <__aeabi_dadd+0x4cc>
    3516:	4e61      	ldr	r6, [pc, #388]	; (369c <__aeabi_dadd+0x618>)
    3518:	42b0      	cmp	r0, r6
    351a:	d060      	beq.n	35de <__aeabi_dadd+0x55a>
    351c:	4653      	mov	r3, sl
    351e:	2b38      	cmp	r3, #56	; 0x38
    3520:	dd00      	ble.n	3524 <__aeabi_dadd+0x4a0>
    3522:	e096      	b.n	3652 <__aeabi_dadd+0x5ce>
    3524:	2b1f      	cmp	r3, #31
    3526:	dd00      	ble.n	352a <__aeabi_dadd+0x4a6>
    3528:	e09f      	b.n	366a <__aeabi_dadd+0x5e6>
    352a:	2620      	movs	r6, #32
    352c:	1af3      	subs	r3, r6, r3
    352e:	0026      	movs	r6, r4
    3530:	409e      	lsls	r6, r3
    3532:	469c      	mov	ip, r3
    3534:	46b3      	mov	fp, r6
    3536:	4653      	mov	r3, sl
    3538:	003e      	movs	r6, r7
    353a:	40de      	lsrs	r6, r3
    353c:	0033      	movs	r3, r6
    353e:	465e      	mov	r6, fp
    3540:	431e      	orrs	r6, r3
    3542:	4663      	mov	r3, ip
    3544:	409f      	lsls	r7, r3
    3546:	1e7b      	subs	r3, r7, #1
    3548:	419f      	sbcs	r7, r3
    354a:	4653      	mov	r3, sl
    354c:	40dc      	lsrs	r4, r3
    354e:	4337      	orrs	r7, r6
    3550:	18bf      	adds	r7, r7, r2
    3552:	4297      	cmp	r7, r2
    3554:	4192      	sbcs	r2, r2
    3556:	1864      	adds	r4, r4, r1
    3558:	4252      	negs	r2, r2
    355a:	18a4      	adds	r4, r4, r2
    355c:	0006      	movs	r6, r0
    355e:	e678      	b.n	3252 <__aeabi_dadd+0x1ce>
    3560:	4327      	orrs	r7, r4
    3562:	1e7c      	subs	r4, r7, #1
    3564:	41a7      	sbcs	r7, r4
    3566:	2400      	movs	r4, #0
    3568:	e737      	b.n	33da <__aeabi_dadd+0x356>
    356a:	4e4c      	ldr	r6, [pc, #304]	; (369c <__aeabi_dadd+0x618>)
    356c:	42b0      	cmp	r0, r6
    356e:	d036      	beq.n	35de <__aeabi_dadd+0x55a>
    3570:	2680      	movs	r6, #128	; 0x80
    3572:	425b      	negs	r3, r3
    3574:	0436      	lsls	r6, r6, #16
    3576:	469a      	mov	sl, r3
    3578:	4334      	orrs	r4, r6
    357a:	e7cf      	b.n	351c <__aeabi_dadd+0x498>
    357c:	0018      	movs	r0, r3
    357e:	4310      	orrs	r0, r2
    3580:	d100      	bne.n	3584 <__aeabi_dadd+0x500>
    3582:	e603      	b.n	318c <__aeabi_dadd+0x108>
    3584:	1ab8      	subs	r0, r7, r2
    3586:	4684      	mov	ip, r0
    3588:	4567      	cmp	r7, ip
    358a:	41ad      	sbcs	r5, r5
    358c:	1ae0      	subs	r0, r4, r3
    358e:	426d      	negs	r5, r5
    3590:	1b40      	subs	r0, r0, r5
    3592:	0205      	lsls	r5, r0, #8
    3594:	d400      	bmi.n	3598 <__aeabi_dadd+0x514>
    3596:	e62c      	b.n	31f2 <__aeabi_dadd+0x16e>
    3598:	1bd7      	subs	r7, r2, r7
    359a:	42ba      	cmp	r2, r7
    359c:	4192      	sbcs	r2, r2
    359e:	1b1c      	subs	r4, r3, r4
    35a0:	4252      	negs	r2, r2
    35a2:	1aa4      	subs	r4, r4, r2
    35a4:	46d8      	mov	r8, fp
    35a6:	e5f1      	b.n	318c <__aeabi_dadd+0x108>
    35a8:	0018      	movs	r0, r3
    35aa:	4310      	orrs	r0, r2
    35ac:	d100      	bne.n	35b0 <__aeabi_dadd+0x52c>
    35ae:	e763      	b.n	3478 <__aeabi_dadd+0x3f4>
    35b0:	08f8      	lsrs	r0, r7, #3
    35b2:	0767      	lsls	r7, r4, #29
    35b4:	4307      	orrs	r7, r0
    35b6:	2080      	movs	r0, #128	; 0x80
    35b8:	08e4      	lsrs	r4, r4, #3
    35ba:	0300      	lsls	r0, r0, #12
    35bc:	4204      	tst	r4, r0
    35be:	d008      	beq.n	35d2 <__aeabi_dadd+0x54e>
    35c0:	08dd      	lsrs	r5, r3, #3
    35c2:	4205      	tst	r5, r0
    35c4:	d105      	bne.n	35d2 <__aeabi_dadd+0x54e>
    35c6:	08d2      	lsrs	r2, r2, #3
    35c8:	0759      	lsls	r1, r3, #29
    35ca:	4311      	orrs	r1, r2
    35cc:	000f      	movs	r7, r1
    35ce:	002c      	movs	r4, r5
    35d0:	46d8      	mov	r8, fp
    35d2:	0f7b      	lsrs	r3, r7, #29
    35d4:	00e4      	lsls	r4, r4, #3
    35d6:	431c      	orrs	r4, r3
    35d8:	00ff      	lsls	r7, r7, #3
    35da:	4e30      	ldr	r6, [pc, #192]	; (369c <__aeabi_dadd+0x618>)
    35dc:	e5d6      	b.n	318c <__aeabi_dadd+0x108>
    35de:	000c      	movs	r4, r1
    35e0:	0017      	movs	r7, r2
    35e2:	0006      	movs	r6, r0
    35e4:	e5d2      	b.n	318c <__aeabi_dadd+0x108>
    35e6:	2b00      	cmp	r3, #0
    35e8:	d038      	beq.n	365c <__aeabi_dadd+0x5d8>
    35ea:	000b      	movs	r3, r1
    35ec:	4313      	orrs	r3, r2
    35ee:	d100      	bne.n	35f2 <__aeabi_dadd+0x56e>
    35f0:	e742      	b.n	3478 <__aeabi_dadd+0x3f4>
    35f2:	08f8      	lsrs	r0, r7, #3
    35f4:	0767      	lsls	r7, r4, #29
    35f6:	4307      	orrs	r7, r0
    35f8:	2080      	movs	r0, #128	; 0x80
    35fa:	08e4      	lsrs	r4, r4, #3
    35fc:	0300      	lsls	r0, r0, #12
    35fe:	4204      	tst	r4, r0
    3600:	d0e7      	beq.n	35d2 <__aeabi_dadd+0x54e>
    3602:	08cb      	lsrs	r3, r1, #3
    3604:	4203      	tst	r3, r0
    3606:	d1e4      	bne.n	35d2 <__aeabi_dadd+0x54e>
    3608:	08d2      	lsrs	r2, r2, #3
    360a:	0749      	lsls	r1, r1, #29
    360c:	4311      	orrs	r1, r2
    360e:	000f      	movs	r7, r1
    3610:	001c      	movs	r4, r3
    3612:	e7de      	b.n	35d2 <__aeabi_dadd+0x54e>
    3614:	2700      	movs	r7, #0
    3616:	2400      	movs	r4, #0
    3618:	e5d5      	b.n	31c6 <__aeabi_dadd+0x142>
    361a:	2100      	movs	r1, #0
    361c:	e76b      	b.n	34f6 <__aeabi_dadd+0x472>
    361e:	2500      	movs	r5, #0
    3620:	2700      	movs	r7, #0
    3622:	e5f3      	b.n	320c <__aeabi_dadd+0x188>
    3624:	464e      	mov	r6, r9
    3626:	0025      	movs	r5, r4
    3628:	3e20      	subs	r6, #32
    362a:	40f5      	lsrs	r5, r6
    362c:	464b      	mov	r3, r9
    362e:	002e      	movs	r6, r5
    3630:	2b20      	cmp	r3, #32
    3632:	d02d      	beq.n	3690 <__aeabi_dadd+0x60c>
    3634:	2540      	movs	r5, #64	; 0x40
    3636:	1aed      	subs	r5, r5, r3
    3638:	40ac      	lsls	r4, r5
    363a:	4327      	orrs	r7, r4
    363c:	1e7c      	subs	r4, r7, #1
    363e:	41a7      	sbcs	r7, r4
    3640:	2400      	movs	r4, #0
    3642:	4337      	orrs	r7, r6
    3644:	e6c9      	b.n	33da <__aeabi_dadd+0x356>
    3646:	2480      	movs	r4, #128	; 0x80
    3648:	2500      	movs	r5, #0
    364a:	0324      	lsls	r4, r4, #12
    364c:	4e13      	ldr	r6, [pc, #76]	; (369c <__aeabi_dadd+0x618>)
    364e:	2700      	movs	r7, #0
    3650:	e5dc      	b.n	320c <__aeabi_dadd+0x188>
    3652:	4327      	orrs	r7, r4
    3654:	1e7c      	subs	r4, r7, #1
    3656:	41a7      	sbcs	r7, r4
    3658:	2400      	movs	r4, #0
    365a:	e779      	b.n	3550 <__aeabi_dadd+0x4cc>
    365c:	000c      	movs	r4, r1
    365e:	0017      	movs	r7, r2
    3660:	4e0e      	ldr	r6, [pc, #56]	; (369c <__aeabi_dadd+0x618>)
    3662:	e593      	b.n	318c <__aeabi_dadd+0x108>
    3664:	000c      	movs	r4, r1
    3666:	0017      	movs	r7, r2
    3668:	e590      	b.n	318c <__aeabi_dadd+0x108>
    366a:	4656      	mov	r6, sl
    366c:	0023      	movs	r3, r4
    366e:	3e20      	subs	r6, #32
    3670:	40f3      	lsrs	r3, r6
    3672:	4699      	mov	r9, r3
    3674:	4653      	mov	r3, sl
    3676:	2b20      	cmp	r3, #32
    3678:	d00e      	beq.n	3698 <__aeabi_dadd+0x614>
    367a:	2340      	movs	r3, #64	; 0x40
    367c:	4656      	mov	r6, sl
    367e:	1b9b      	subs	r3, r3, r6
    3680:	409c      	lsls	r4, r3
    3682:	4327      	orrs	r7, r4
    3684:	1e7c      	subs	r4, r7, #1
    3686:	41a7      	sbcs	r7, r4
    3688:	464b      	mov	r3, r9
    368a:	2400      	movs	r4, #0
    368c:	431f      	orrs	r7, r3
    368e:	e75f      	b.n	3550 <__aeabi_dadd+0x4cc>
    3690:	2400      	movs	r4, #0
    3692:	e7d2      	b.n	363a <__aeabi_dadd+0x5b6>
    3694:	0017      	movs	r7, r2
    3696:	e5b2      	b.n	31fe <__aeabi_dadd+0x17a>
    3698:	2400      	movs	r4, #0
    369a:	e7f2      	b.n	3682 <__aeabi_dadd+0x5fe>
    369c:	000007ff 	.word	0x000007ff
    36a0:	ff7fffff 	.word	0xff7fffff

000036a4 <__aeabi_ddiv>:
    36a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    36a6:	4657      	mov	r7, sl
    36a8:	4645      	mov	r5, r8
    36aa:	46de      	mov	lr, fp
    36ac:	464e      	mov	r6, r9
    36ae:	b5e0      	push	{r5, r6, r7, lr}
    36b0:	004c      	lsls	r4, r1, #1
    36b2:	030e      	lsls	r6, r1, #12
    36b4:	b087      	sub	sp, #28
    36b6:	4683      	mov	fp, r0
    36b8:	4692      	mov	sl, r2
    36ba:	001d      	movs	r5, r3
    36bc:	4680      	mov	r8, r0
    36be:	0b36      	lsrs	r6, r6, #12
    36c0:	0d64      	lsrs	r4, r4, #21
    36c2:	0fcf      	lsrs	r7, r1, #31
    36c4:	2c00      	cmp	r4, #0
    36c6:	d04f      	beq.n	3768 <__aeabi_ddiv+0xc4>
    36c8:	4b6f      	ldr	r3, [pc, #444]	; (3888 <__aeabi_ddiv+0x1e4>)
    36ca:	429c      	cmp	r4, r3
    36cc:	d035      	beq.n	373a <__aeabi_ddiv+0x96>
    36ce:	2380      	movs	r3, #128	; 0x80
    36d0:	0f42      	lsrs	r2, r0, #29
    36d2:	041b      	lsls	r3, r3, #16
    36d4:	00f6      	lsls	r6, r6, #3
    36d6:	4313      	orrs	r3, r2
    36d8:	4333      	orrs	r3, r6
    36da:	4699      	mov	r9, r3
    36dc:	00c3      	lsls	r3, r0, #3
    36de:	4698      	mov	r8, r3
    36e0:	4b6a      	ldr	r3, [pc, #424]	; (388c <__aeabi_ddiv+0x1e8>)
    36e2:	2600      	movs	r6, #0
    36e4:	469c      	mov	ip, r3
    36e6:	2300      	movs	r3, #0
    36e8:	4464      	add	r4, ip
    36ea:	9303      	str	r3, [sp, #12]
    36ec:	032b      	lsls	r3, r5, #12
    36ee:	0b1b      	lsrs	r3, r3, #12
    36f0:	469b      	mov	fp, r3
    36f2:	006b      	lsls	r3, r5, #1
    36f4:	0fed      	lsrs	r5, r5, #31
    36f6:	4650      	mov	r0, sl
    36f8:	0d5b      	lsrs	r3, r3, #21
    36fa:	9501      	str	r5, [sp, #4]
    36fc:	d05e      	beq.n	37bc <__aeabi_ddiv+0x118>
    36fe:	4a62      	ldr	r2, [pc, #392]	; (3888 <__aeabi_ddiv+0x1e4>)
    3700:	4293      	cmp	r3, r2
    3702:	d053      	beq.n	37ac <__aeabi_ddiv+0x108>
    3704:	465a      	mov	r2, fp
    3706:	00d1      	lsls	r1, r2, #3
    3708:	2280      	movs	r2, #128	; 0x80
    370a:	0f40      	lsrs	r0, r0, #29
    370c:	0412      	lsls	r2, r2, #16
    370e:	4302      	orrs	r2, r0
    3710:	430a      	orrs	r2, r1
    3712:	4693      	mov	fp, r2
    3714:	4652      	mov	r2, sl
    3716:	00d1      	lsls	r1, r2, #3
    3718:	4a5c      	ldr	r2, [pc, #368]	; (388c <__aeabi_ddiv+0x1e8>)
    371a:	4694      	mov	ip, r2
    371c:	2200      	movs	r2, #0
    371e:	4463      	add	r3, ip
    3720:	0038      	movs	r0, r7
    3722:	4068      	eors	r0, r5
    3724:	4684      	mov	ip, r0
    3726:	9002      	str	r0, [sp, #8]
    3728:	1ae4      	subs	r4, r4, r3
    372a:	4316      	orrs	r6, r2
    372c:	2e0f      	cmp	r6, #15
    372e:	d900      	bls.n	3732 <__aeabi_ddiv+0x8e>
    3730:	e0b4      	b.n	389c <__aeabi_ddiv+0x1f8>
    3732:	4b57      	ldr	r3, [pc, #348]	; (3890 <__aeabi_ddiv+0x1ec>)
    3734:	00b6      	lsls	r6, r6, #2
    3736:	599b      	ldr	r3, [r3, r6]
    3738:	469f      	mov	pc, r3
    373a:	0003      	movs	r3, r0
    373c:	4333      	orrs	r3, r6
    373e:	4699      	mov	r9, r3
    3740:	d16c      	bne.n	381c <__aeabi_ddiv+0x178>
    3742:	2300      	movs	r3, #0
    3744:	4698      	mov	r8, r3
    3746:	3302      	adds	r3, #2
    3748:	2608      	movs	r6, #8
    374a:	9303      	str	r3, [sp, #12]
    374c:	e7ce      	b.n	36ec <__aeabi_ddiv+0x48>
    374e:	46cb      	mov	fp, r9
    3750:	4641      	mov	r1, r8
    3752:	9a03      	ldr	r2, [sp, #12]
    3754:	9701      	str	r7, [sp, #4]
    3756:	2a02      	cmp	r2, #2
    3758:	d165      	bne.n	3826 <__aeabi_ddiv+0x182>
    375a:	9b01      	ldr	r3, [sp, #4]
    375c:	4c4a      	ldr	r4, [pc, #296]	; (3888 <__aeabi_ddiv+0x1e4>)
    375e:	469c      	mov	ip, r3
    3760:	2300      	movs	r3, #0
    3762:	2200      	movs	r2, #0
    3764:	4698      	mov	r8, r3
    3766:	e06b      	b.n	3840 <__aeabi_ddiv+0x19c>
    3768:	0003      	movs	r3, r0
    376a:	4333      	orrs	r3, r6
    376c:	4699      	mov	r9, r3
    376e:	d04e      	beq.n	380e <__aeabi_ddiv+0x16a>
    3770:	2e00      	cmp	r6, #0
    3772:	d100      	bne.n	3776 <__aeabi_ddiv+0xd2>
    3774:	e1bc      	b.n	3af0 <__aeabi_ddiv+0x44c>
    3776:	0030      	movs	r0, r6
    3778:	f001 f8ca 	bl	4910 <__clzsi2>
    377c:	0003      	movs	r3, r0
    377e:	3b0b      	subs	r3, #11
    3780:	2b1c      	cmp	r3, #28
    3782:	dd00      	ble.n	3786 <__aeabi_ddiv+0xe2>
    3784:	e1ac      	b.n	3ae0 <__aeabi_ddiv+0x43c>
    3786:	221d      	movs	r2, #29
    3788:	1ad3      	subs	r3, r2, r3
    378a:	465a      	mov	r2, fp
    378c:	0001      	movs	r1, r0
    378e:	40da      	lsrs	r2, r3
    3790:	3908      	subs	r1, #8
    3792:	408e      	lsls	r6, r1
    3794:	0013      	movs	r3, r2
    3796:	4333      	orrs	r3, r6
    3798:	4699      	mov	r9, r3
    379a:	465b      	mov	r3, fp
    379c:	408b      	lsls	r3, r1
    379e:	4698      	mov	r8, r3
    37a0:	2300      	movs	r3, #0
    37a2:	4c3c      	ldr	r4, [pc, #240]	; (3894 <__aeabi_ddiv+0x1f0>)
    37a4:	2600      	movs	r6, #0
    37a6:	1a24      	subs	r4, r4, r0
    37a8:	9303      	str	r3, [sp, #12]
    37aa:	e79f      	b.n	36ec <__aeabi_ddiv+0x48>
    37ac:	4651      	mov	r1, sl
    37ae:	465a      	mov	r2, fp
    37b0:	4311      	orrs	r1, r2
    37b2:	d129      	bne.n	3808 <__aeabi_ddiv+0x164>
    37b4:	2200      	movs	r2, #0
    37b6:	4693      	mov	fp, r2
    37b8:	3202      	adds	r2, #2
    37ba:	e7b1      	b.n	3720 <__aeabi_ddiv+0x7c>
    37bc:	4659      	mov	r1, fp
    37be:	4301      	orrs	r1, r0
    37c0:	d01e      	beq.n	3800 <__aeabi_ddiv+0x15c>
    37c2:	465b      	mov	r3, fp
    37c4:	2b00      	cmp	r3, #0
    37c6:	d100      	bne.n	37ca <__aeabi_ddiv+0x126>
    37c8:	e19e      	b.n	3b08 <__aeabi_ddiv+0x464>
    37ca:	4658      	mov	r0, fp
    37cc:	f001 f8a0 	bl	4910 <__clzsi2>
    37d0:	0003      	movs	r3, r0
    37d2:	3b0b      	subs	r3, #11
    37d4:	2b1c      	cmp	r3, #28
    37d6:	dd00      	ble.n	37da <__aeabi_ddiv+0x136>
    37d8:	e18f      	b.n	3afa <__aeabi_ddiv+0x456>
    37da:	0002      	movs	r2, r0
    37dc:	4659      	mov	r1, fp
    37de:	3a08      	subs	r2, #8
    37e0:	4091      	lsls	r1, r2
    37e2:	468b      	mov	fp, r1
    37e4:	211d      	movs	r1, #29
    37e6:	1acb      	subs	r3, r1, r3
    37e8:	4651      	mov	r1, sl
    37ea:	40d9      	lsrs	r1, r3
    37ec:	000b      	movs	r3, r1
    37ee:	4659      	mov	r1, fp
    37f0:	430b      	orrs	r3, r1
    37f2:	4651      	mov	r1, sl
    37f4:	469b      	mov	fp, r3
    37f6:	4091      	lsls	r1, r2
    37f8:	4b26      	ldr	r3, [pc, #152]	; (3894 <__aeabi_ddiv+0x1f0>)
    37fa:	2200      	movs	r2, #0
    37fc:	1a1b      	subs	r3, r3, r0
    37fe:	e78f      	b.n	3720 <__aeabi_ddiv+0x7c>
    3800:	2300      	movs	r3, #0
    3802:	2201      	movs	r2, #1
    3804:	469b      	mov	fp, r3
    3806:	e78b      	b.n	3720 <__aeabi_ddiv+0x7c>
    3808:	4651      	mov	r1, sl
    380a:	2203      	movs	r2, #3
    380c:	e788      	b.n	3720 <__aeabi_ddiv+0x7c>
    380e:	2300      	movs	r3, #0
    3810:	4698      	mov	r8, r3
    3812:	3301      	adds	r3, #1
    3814:	2604      	movs	r6, #4
    3816:	2400      	movs	r4, #0
    3818:	9303      	str	r3, [sp, #12]
    381a:	e767      	b.n	36ec <__aeabi_ddiv+0x48>
    381c:	2303      	movs	r3, #3
    381e:	46b1      	mov	r9, r6
    3820:	9303      	str	r3, [sp, #12]
    3822:	260c      	movs	r6, #12
    3824:	e762      	b.n	36ec <__aeabi_ddiv+0x48>
    3826:	2a03      	cmp	r2, #3
    3828:	d100      	bne.n	382c <__aeabi_ddiv+0x188>
    382a:	e25c      	b.n	3ce6 <__aeabi_ddiv+0x642>
    382c:	9b01      	ldr	r3, [sp, #4]
    382e:	2a01      	cmp	r2, #1
    3830:	d000      	beq.n	3834 <__aeabi_ddiv+0x190>
    3832:	e1e4      	b.n	3bfe <__aeabi_ddiv+0x55a>
    3834:	4013      	ands	r3, r2
    3836:	469c      	mov	ip, r3
    3838:	2300      	movs	r3, #0
    383a:	2400      	movs	r4, #0
    383c:	2200      	movs	r2, #0
    383e:	4698      	mov	r8, r3
    3840:	2100      	movs	r1, #0
    3842:	0312      	lsls	r2, r2, #12
    3844:	0b13      	lsrs	r3, r2, #12
    3846:	0d0a      	lsrs	r2, r1, #20
    3848:	0512      	lsls	r2, r2, #20
    384a:	431a      	orrs	r2, r3
    384c:	0523      	lsls	r3, r4, #20
    384e:	4c12      	ldr	r4, [pc, #72]	; (3898 <__aeabi_ddiv+0x1f4>)
    3850:	4640      	mov	r0, r8
    3852:	4022      	ands	r2, r4
    3854:	4313      	orrs	r3, r2
    3856:	4662      	mov	r2, ip
    3858:	005b      	lsls	r3, r3, #1
    385a:	07d2      	lsls	r2, r2, #31
    385c:	085b      	lsrs	r3, r3, #1
    385e:	4313      	orrs	r3, r2
    3860:	0019      	movs	r1, r3
    3862:	b007      	add	sp, #28
    3864:	bc3c      	pop	{r2, r3, r4, r5}
    3866:	4690      	mov	r8, r2
    3868:	4699      	mov	r9, r3
    386a:	46a2      	mov	sl, r4
    386c:	46ab      	mov	fp, r5
    386e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3870:	2300      	movs	r3, #0
    3872:	2280      	movs	r2, #128	; 0x80
    3874:	469c      	mov	ip, r3
    3876:	0312      	lsls	r2, r2, #12
    3878:	4698      	mov	r8, r3
    387a:	4c03      	ldr	r4, [pc, #12]	; (3888 <__aeabi_ddiv+0x1e4>)
    387c:	e7e0      	b.n	3840 <__aeabi_ddiv+0x19c>
    387e:	2300      	movs	r3, #0
    3880:	4c01      	ldr	r4, [pc, #4]	; (3888 <__aeabi_ddiv+0x1e4>)
    3882:	2200      	movs	r2, #0
    3884:	4698      	mov	r8, r3
    3886:	e7db      	b.n	3840 <__aeabi_ddiv+0x19c>
    3888:	000007ff 	.word	0x000007ff
    388c:	fffffc01 	.word	0xfffffc01
    3890:	00005288 	.word	0x00005288
    3894:	fffffc0d 	.word	0xfffffc0d
    3898:	800fffff 	.word	0x800fffff
    389c:	45d9      	cmp	r9, fp
    389e:	d900      	bls.n	38a2 <__aeabi_ddiv+0x1fe>
    38a0:	e139      	b.n	3b16 <__aeabi_ddiv+0x472>
    38a2:	d100      	bne.n	38a6 <__aeabi_ddiv+0x202>
    38a4:	e134      	b.n	3b10 <__aeabi_ddiv+0x46c>
    38a6:	2300      	movs	r3, #0
    38a8:	4646      	mov	r6, r8
    38aa:	464d      	mov	r5, r9
    38ac:	469a      	mov	sl, r3
    38ae:	3c01      	subs	r4, #1
    38b0:	465b      	mov	r3, fp
    38b2:	0e0a      	lsrs	r2, r1, #24
    38b4:	021b      	lsls	r3, r3, #8
    38b6:	431a      	orrs	r2, r3
    38b8:	020b      	lsls	r3, r1, #8
    38ba:	0c17      	lsrs	r7, r2, #16
    38bc:	9303      	str	r3, [sp, #12]
    38be:	0413      	lsls	r3, r2, #16
    38c0:	0c1b      	lsrs	r3, r3, #16
    38c2:	0039      	movs	r1, r7
    38c4:	0028      	movs	r0, r5
    38c6:	4690      	mov	r8, r2
    38c8:	9301      	str	r3, [sp, #4]
    38ca:	f7ff fb25 	bl	2f18 <__udivsi3>
    38ce:	0002      	movs	r2, r0
    38d0:	9b01      	ldr	r3, [sp, #4]
    38d2:	4683      	mov	fp, r0
    38d4:	435a      	muls	r2, r3
    38d6:	0028      	movs	r0, r5
    38d8:	0039      	movs	r1, r7
    38da:	4691      	mov	r9, r2
    38dc:	f7ff fba2 	bl	3024 <__aeabi_uidivmod>
    38e0:	0c35      	lsrs	r5, r6, #16
    38e2:	0409      	lsls	r1, r1, #16
    38e4:	430d      	orrs	r5, r1
    38e6:	45a9      	cmp	r9, r5
    38e8:	d90d      	bls.n	3906 <__aeabi_ddiv+0x262>
    38ea:	465b      	mov	r3, fp
    38ec:	4445      	add	r5, r8
    38ee:	3b01      	subs	r3, #1
    38f0:	45a8      	cmp	r8, r5
    38f2:	d900      	bls.n	38f6 <__aeabi_ddiv+0x252>
    38f4:	e13a      	b.n	3b6c <__aeabi_ddiv+0x4c8>
    38f6:	45a9      	cmp	r9, r5
    38f8:	d800      	bhi.n	38fc <__aeabi_ddiv+0x258>
    38fa:	e137      	b.n	3b6c <__aeabi_ddiv+0x4c8>
    38fc:	2302      	movs	r3, #2
    38fe:	425b      	negs	r3, r3
    3900:	469c      	mov	ip, r3
    3902:	4445      	add	r5, r8
    3904:	44e3      	add	fp, ip
    3906:	464b      	mov	r3, r9
    3908:	1aeb      	subs	r3, r5, r3
    390a:	0039      	movs	r1, r7
    390c:	0018      	movs	r0, r3
    390e:	9304      	str	r3, [sp, #16]
    3910:	f7ff fb02 	bl	2f18 <__udivsi3>
    3914:	9b01      	ldr	r3, [sp, #4]
    3916:	0005      	movs	r5, r0
    3918:	4343      	muls	r3, r0
    391a:	0039      	movs	r1, r7
    391c:	9804      	ldr	r0, [sp, #16]
    391e:	4699      	mov	r9, r3
    3920:	f7ff fb80 	bl	3024 <__aeabi_uidivmod>
    3924:	0433      	lsls	r3, r6, #16
    3926:	0409      	lsls	r1, r1, #16
    3928:	0c1b      	lsrs	r3, r3, #16
    392a:	430b      	orrs	r3, r1
    392c:	4599      	cmp	r9, r3
    392e:	d909      	bls.n	3944 <__aeabi_ddiv+0x2a0>
    3930:	4443      	add	r3, r8
    3932:	1e6a      	subs	r2, r5, #1
    3934:	4598      	cmp	r8, r3
    3936:	d900      	bls.n	393a <__aeabi_ddiv+0x296>
    3938:	e11a      	b.n	3b70 <__aeabi_ddiv+0x4cc>
    393a:	4599      	cmp	r9, r3
    393c:	d800      	bhi.n	3940 <__aeabi_ddiv+0x29c>
    393e:	e117      	b.n	3b70 <__aeabi_ddiv+0x4cc>
    3940:	3d02      	subs	r5, #2
    3942:	4443      	add	r3, r8
    3944:	464a      	mov	r2, r9
    3946:	1a9b      	subs	r3, r3, r2
    3948:	465a      	mov	r2, fp
    394a:	0412      	lsls	r2, r2, #16
    394c:	432a      	orrs	r2, r5
    394e:	9903      	ldr	r1, [sp, #12]
    3950:	4693      	mov	fp, r2
    3952:	0c10      	lsrs	r0, r2, #16
    3954:	0c0a      	lsrs	r2, r1, #16
    3956:	4691      	mov	r9, r2
    3958:	0409      	lsls	r1, r1, #16
    395a:	465a      	mov	r2, fp
    395c:	0c09      	lsrs	r1, r1, #16
    395e:	464e      	mov	r6, r9
    3960:	000d      	movs	r5, r1
    3962:	0412      	lsls	r2, r2, #16
    3964:	0c12      	lsrs	r2, r2, #16
    3966:	4345      	muls	r5, r0
    3968:	9105      	str	r1, [sp, #20]
    396a:	4351      	muls	r1, r2
    396c:	4372      	muls	r2, r6
    396e:	4370      	muls	r0, r6
    3970:	1952      	adds	r2, r2, r5
    3972:	0c0e      	lsrs	r6, r1, #16
    3974:	18b2      	adds	r2, r6, r2
    3976:	4295      	cmp	r5, r2
    3978:	d903      	bls.n	3982 <__aeabi_ddiv+0x2de>
    397a:	2580      	movs	r5, #128	; 0x80
    397c:	026d      	lsls	r5, r5, #9
    397e:	46ac      	mov	ip, r5
    3980:	4460      	add	r0, ip
    3982:	0c15      	lsrs	r5, r2, #16
    3984:	0409      	lsls	r1, r1, #16
    3986:	0412      	lsls	r2, r2, #16
    3988:	0c09      	lsrs	r1, r1, #16
    398a:	1828      	adds	r0, r5, r0
    398c:	1852      	adds	r2, r2, r1
    398e:	4283      	cmp	r3, r0
    3990:	d200      	bcs.n	3994 <__aeabi_ddiv+0x2f0>
    3992:	e0ce      	b.n	3b32 <__aeabi_ddiv+0x48e>
    3994:	d100      	bne.n	3998 <__aeabi_ddiv+0x2f4>
    3996:	e0c8      	b.n	3b2a <__aeabi_ddiv+0x486>
    3998:	1a1d      	subs	r5, r3, r0
    399a:	4653      	mov	r3, sl
    399c:	1a9e      	subs	r6, r3, r2
    399e:	45b2      	cmp	sl, r6
    39a0:	4192      	sbcs	r2, r2
    39a2:	4252      	negs	r2, r2
    39a4:	1aab      	subs	r3, r5, r2
    39a6:	469a      	mov	sl, r3
    39a8:	4598      	cmp	r8, r3
    39aa:	d100      	bne.n	39ae <__aeabi_ddiv+0x30a>
    39ac:	e117      	b.n	3bde <__aeabi_ddiv+0x53a>
    39ae:	0039      	movs	r1, r7
    39b0:	0018      	movs	r0, r3
    39b2:	f7ff fab1 	bl	2f18 <__udivsi3>
    39b6:	9b01      	ldr	r3, [sp, #4]
    39b8:	0005      	movs	r5, r0
    39ba:	4343      	muls	r3, r0
    39bc:	0039      	movs	r1, r7
    39be:	4650      	mov	r0, sl
    39c0:	9304      	str	r3, [sp, #16]
    39c2:	f7ff fb2f 	bl	3024 <__aeabi_uidivmod>
    39c6:	9804      	ldr	r0, [sp, #16]
    39c8:	040b      	lsls	r3, r1, #16
    39ca:	0c31      	lsrs	r1, r6, #16
    39cc:	4319      	orrs	r1, r3
    39ce:	4288      	cmp	r0, r1
    39d0:	d909      	bls.n	39e6 <__aeabi_ddiv+0x342>
    39d2:	4441      	add	r1, r8
    39d4:	1e6b      	subs	r3, r5, #1
    39d6:	4588      	cmp	r8, r1
    39d8:	d900      	bls.n	39dc <__aeabi_ddiv+0x338>
    39da:	e107      	b.n	3bec <__aeabi_ddiv+0x548>
    39dc:	4288      	cmp	r0, r1
    39de:	d800      	bhi.n	39e2 <__aeabi_ddiv+0x33e>
    39e0:	e104      	b.n	3bec <__aeabi_ddiv+0x548>
    39e2:	3d02      	subs	r5, #2
    39e4:	4441      	add	r1, r8
    39e6:	9b04      	ldr	r3, [sp, #16]
    39e8:	1acb      	subs	r3, r1, r3
    39ea:	0018      	movs	r0, r3
    39ec:	0039      	movs	r1, r7
    39ee:	9304      	str	r3, [sp, #16]
    39f0:	f7ff fa92 	bl	2f18 <__udivsi3>
    39f4:	9b01      	ldr	r3, [sp, #4]
    39f6:	4682      	mov	sl, r0
    39f8:	4343      	muls	r3, r0
    39fa:	0039      	movs	r1, r7
    39fc:	9804      	ldr	r0, [sp, #16]
    39fe:	9301      	str	r3, [sp, #4]
    3a00:	f7ff fb10 	bl	3024 <__aeabi_uidivmod>
    3a04:	9801      	ldr	r0, [sp, #4]
    3a06:	040b      	lsls	r3, r1, #16
    3a08:	0431      	lsls	r1, r6, #16
    3a0a:	0c09      	lsrs	r1, r1, #16
    3a0c:	4319      	orrs	r1, r3
    3a0e:	4288      	cmp	r0, r1
    3a10:	d90d      	bls.n	3a2e <__aeabi_ddiv+0x38a>
    3a12:	4653      	mov	r3, sl
    3a14:	4441      	add	r1, r8
    3a16:	3b01      	subs	r3, #1
    3a18:	4588      	cmp	r8, r1
    3a1a:	d900      	bls.n	3a1e <__aeabi_ddiv+0x37a>
    3a1c:	e0e8      	b.n	3bf0 <__aeabi_ddiv+0x54c>
    3a1e:	4288      	cmp	r0, r1
    3a20:	d800      	bhi.n	3a24 <__aeabi_ddiv+0x380>
    3a22:	e0e5      	b.n	3bf0 <__aeabi_ddiv+0x54c>
    3a24:	2302      	movs	r3, #2
    3a26:	425b      	negs	r3, r3
    3a28:	469c      	mov	ip, r3
    3a2a:	4441      	add	r1, r8
    3a2c:	44e2      	add	sl, ip
    3a2e:	9b01      	ldr	r3, [sp, #4]
    3a30:	042d      	lsls	r5, r5, #16
    3a32:	1ace      	subs	r6, r1, r3
    3a34:	4651      	mov	r1, sl
    3a36:	4329      	orrs	r1, r5
    3a38:	9d05      	ldr	r5, [sp, #20]
    3a3a:	464f      	mov	r7, r9
    3a3c:	002a      	movs	r2, r5
    3a3e:	040b      	lsls	r3, r1, #16
    3a40:	0c08      	lsrs	r0, r1, #16
    3a42:	0c1b      	lsrs	r3, r3, #16
    3a44:	435a      	muls	r2, r3
    3a46:	4345      	muls	r5, r0
    3a48:	437b      	muls	r3, r7
    3a4a:	4378      	muls	r0, r7
    3a4c:	195b      	adds	r3, r3, r5
    3a4e:	0c17      	lsrs	r7, r2, #16
    3a50:	18fb      	adds	r3, r7, r3
    3a52:	429d      	cmp	r5, r3
    3a54:	d903      	bls.n	3a5e <__aeabi_ddiv+0x3ba>
    3a56:	2580      	movs	r5, #128	; 0x80
    3a58:	026d      	lsls	r5, r5, #9
    3a5a:	46ac      	mov	ip, r5
    3a5c:	4460      	add	r0, ip
    3a5e:	0c1d      	lsrs	r5, r3, #16
    3a60:	0412      	lsls	r2, r2, #16
    3a62:	041b      	lsls	r3, r3, #16
    3a64:	0c12      	lsrs	r2, r2, #16
    3a66:	1828      	adds	r0, r5, r0
    3a68:	189b      	adds	r3, r3, r2
    3a6a:	4286      	cmp	r6, r0
    3a6c:	d200      	bcs.n	3a70 <__aeabi_ddiv+0x3cc>
    3a6e:	e093      	b.n	3b98 <__aeabi_ddiv+0x4f4>
    3a70:	d100      	bne.n	3a74 <__aeabi_ddiv+0x3d0>
    3a72:	e08e      	b.n	3b92 <__aeabi_ddiv+0x4ee>
    3a74:	2301      	movs	r3, #1
    3a76:	4319      	orrs	r1, r3
    3a78:	4ba0      	ldr	r3, [pc, #640]	; (3cfc <__aeabi_ddiv+0x658>)
    3a7a:	18e3      	adds	r3, r4, r3
    3a7c:	2b00      	cmp	r3, #0
    3a7e:	dc00      	bgt.n	3a82 <__aeabi_ddiv+0x3de>
    3a80:	e099      	b.n	3bb6 <__aeabi_ddiv+0x512>
    3a82:	074a      	lsls	r2, r1, #29
    3a84:	d000      	beq.n	3a88 <__aeabi_ddiv+0x3e4>
    3a86:	e09e      	b.n	3bc6 <__aeabi_ddiv+0x522>
    3a88:	465a      	mov	r2, fp
    3a8a:	01d2      	lsls	r2, r2, #7
    3a8c:	d506      	bpl.n	3a9c <__aeabi_ddiv+0x3f8>
    3a8e:	465a      	mov	r2, fp
    3a90:	4b9b      	ldr	r3, [pc, #620]	; (3d00 <__aeabi_ddiv+0x65c>)
    3a92:	401a      	ands	r2, r3
    3a94:	2380      	movs	r3, #128	; 0x80
    3a96:	4693      	mov	fp, r2
    3a98:	00db      	lsls	r3, r3, #3
    3a9a:	18e3      	adds	r3, r4, r3
    3a9c:	4a99      	ldr	r2, [pc, #612]	; (3d04 <__aeabi_ddiv+0x660>)
    3a9e:	4293      	cmp	r3, r2
    3aa0:	dd68      	ble.n	3b74 <__aeabi_ddiv+0x4d0>
    3aa2:	2301      	movs	r3, #1
    3aa4:	9a02      	ldr	r2, [sp, #8]
    3aa6:	4c98      	ldr	r4, [pc, #608]	; (3d08 <__aeabi_ddiv+0x664>)
    3aa8:	401a      	ands	r2, r3
    3aaa:	2300      	movs	r3, #0
    3aac:	4694      	mov	ip, r2
    3aae:	4698      	mov	r8, r3
    3ab0:	2200      	movs	r2, #0
    3ab2:	e6c5      	b.n	3840 <__aeabi_ddiv+0x19c>
    3ab4:	2280      	movs	r2, #128	; 0x80
    3ab6:	464b      	mov	r3, r9
    3ab8:	0312      	lsls	r2, r2, #12
    3aba:	4213      	tst	r3, r2
    3abc:	d00a      	beq.n	3ad4 <__aeabi_ddiv+0x430>
    3abe:	465b      	mov	r3, fp
    3ac0:	4213      	tst	r3, r2
    3ac2:	d106      	bne.n	3ad2 <__aeabi_ddiv+0x42e>
    3ac4:	431a      	orrs	r2, r3
    3ac6:	0312      	lsls	r2, r2, #12
    3ac8:	0b12      	lsrs	r2, r2, #12
    3aca:	46ac      	mov	ip, r5
    3acc:	4688      	mov	r8, r1
    3ace:	4c8e      	ldr	r4, [pc, #568]	; (3d08 <__aeabi_ddiv+0x664>)
    3ad0:	e6b6      	b.n	3840 <__aeabi_ddiv+0x19c>
    3ad2:	464b      	mov	r3, r9
    3ad4:	431a      	orrs	r2, r3
    3ad6:	0312      	lsls	r2, r2, #12
    3ad8:	0b12      	lsrs	r2, r2, #12
    3ada:	46bc      	mov	ip, r7
    3adc:	4c8a      	ldr	r4, [pc, #552]	; (3d08 <__aeabi_ddiv+0x664>)
    3ade:	e6af      	b.n	3840 <__aeabi_ddiv+0x19c>
    3ae0:	0003      	movs	r3, r0
    3ae2:	465a      	mov	r2, fp
    3ae4:	3b28      	subs	r3, #40	; 0x28
    3ae6:	409a      	lsls	r2, r3
    3ae8:	2300      	movs	r3, #0
    3aea:	4691      	mov	r9, r2
    3aec:	4698      	mov	r8, r3
    3aee:	e657      	b.n	37a0 <__aeabi_ddiv+0xfc>
    3af0:	4658      	mov	r0, fp
    3af2:	f000 ff0d 	bl	4910 <__clzsi2>
    3af6:	3020      	adds	r0, #32
    3af8:	e640      	b.n	377c <__aeabi_ddiv+0xd8>
    3afa:	0003      	movs	r3, r0
    3afc:	4652      	mov	r2, sl
    3afe:	3b28      	subs	r3, #40	; 0x28
    3b00:	409a      	lsls	r2, r3
    3b02:	2100      	movs	r1, #0
    3b04:	4693      	mov	fp, r2
    3b06:	e677      	b.n	37f8 <__aeabi_ddiv+0x154>
    3b08:	f000 ff02 	bl	4910 <__clzsi2>
    3b0c:	3020      	adds	r0, #32
    3b0e:	e65f      	b.n	37d0 <__aeabi_ddiv+0x12c>
    3b10:	4588      	cmp	r8, r1
    3b12:	d200      	bcs.n	3b16 <__aeabi_ddiv+0x472>
    3b14:	e6c7      	b.n	38a6 <__aeabi_ddiv+0x202>
    3b16:	464b      	mov	r3, r9
    3b18:	07de      	lsls	r6, r3, #31
    3b1a:	085d      	lsrs	r5, r3, #1
    3b1c:	4643      	mov	r3, r8
    3b1e:	085b      	lsrs	r3, r3, #1
    3b20:	431e      	orrs	r6, r3
    3b22:	4643      	mov	r3, r8
    3b24:	07db      	lsls	r3, r3, #31
    3b26:	469a      	mov	sl, r3
    3b28:	e6c2      	b.n	38b0 <__aeabi_ddiv+0x20c>
    3b2a:	2500      	movs	r5, #0
    3b2c:	4592      	cmp	sl, r2
    3b2e:	d300      	bcc.n	3b32 <__aeabi_ddiv+0x48e>
    3b30:	e733      	b.n	399a <__aeabi_ddiv+0x2f6>
    3b32:	9e03      	ldr	r6, [sp, #12]
    3b34:	4659      	mov	r1, fp
    3b36:	46b4      	mov	ip, r6
    3b38:	44e2      	add	sl, ip
    3b3a:	45b2      	cmp	sl, r6
    3b3c:	41ad      	sbcs	r5, r5
    3b3e:	426d      	negs	r5, r5
    3b40:	4445      	add	r5, r8
    3b42:	18eb      	adds	r3, r5, r3
    3b44:	3901      	subs	r1, #1
    3b46:	4598      	cmp	r8, r3
    3b48:	d207      	bcs.n	3b5a <__aeabi_ddiv+0x4b6>
    3b4a:	4298      	cmp	r0, r3
    3b4c:	d900      	bls.n	3b50 <__aeabi_ddiv+0x4ac>
    3b4e:	e07f      	b.n	3c50 <__aeabi_ddiv+0x5ac>
    3b50:	d100      	bne.n	3b54 <__aeabi_ddiv+0x4b0>
    3b52:	e0bc      	b.n	3cce <__aeabi_ddiv+0x62a>
    3b54:	1a1d      	subs	r5, r3, r0
    3b56:	468b      	mov	fp, r1
    3b58:	e71f      	b.n	399a <__aeabi_ddiv+0x2f6>
    3b5a:	4598      	cmp	r8, r3
    3b5c:	d1fa      	bne.n	3b54 <__aeabi_ddiv+0x4b0>
    3b5e:	9d03      	ldr	r5, [sp, #12]
    3b60:	4555      	cmp	r5, sl
    3b62:	d9f2      	bls.n	3b4a <__aeabi_ddiv+0x4a6>
    3b64:	4643      	mov	r3, r8
    3b66:	468b      	mov	fp, r1
    3b68:	1a1d      	subs	r5, r3, r0
    3b6a:	e716      	b.n	399a <__aeabi_ddiv+0x2f6>
    3b6c:	469b      	mov	fp, r3
    3b6e:	e6ca      	b.n	3906 <__aeabi_ddiv+0x262>
    3b70:	0015      	movs	r5, r2
    3b72:	e6e7      	b.n	3944 <__aeabi_ddiv+0x2a0>
    3b74:	465a      	mov	r2, fp
    3b76:	08c9      	lsrs	r1, r1, #3
    3b78:	0752      	lsls	r2, r2, #29
    3b7a:	430a      	orrs	r2, r1
    3b7c:	055b      	lsls	r3, r3, #21
    3b7e:	4690      	mov	r8, r2
    3b80:	0d5c      	lsrs	r4, r3, #21
    3b82:	465a      	mov	r2, fp
    3b84:	2301      	movs	r3, #1
    3b86:	9902      	ldr	r1, [sp, #8]
    3b88:	0252      	lsls	r2, r2, #9
    3b8a:	4019      	ands	r1, r3
    3b8c:	0b12      	lsrs	r2, r2, #12
    3b8e:	468c      	mov	ip, r1
    3b90:	e656      	b.n	3840 <__aeabi_ddiv+0x19c>
    3b92:	2b00      	cmp	r3, #0
    3b94:	d100      	bne.n	3b98 <__aeabi_ddiv+0x4f4>
    3b96:	e76f      	b.n	3a78 <__aeabi_ddiv+0x3d4>
    3b98:	4446      	add	r6, r8
    3b9a:	1e4a      	subs	r2, r1, #1
    3b9c:	45b0      	cmp	r8, r6
    3b9e:	d929      	bls.n	3bf4 <__aeabi_ddiv+0x550>
    3ba0:	0011      	movs	r1, r2
    3ba2:	4286      	cmp	r6, r0
    3ba4:	d000      	beq.n	3ba8 <__aeabi_ddiv+0x504>
    3ba6:	e765      	b.n	3a74 <__aeabi_ddiv+0x3d0>
    3ba8:	9a03      	ldr	r2, [sp, #12]
    3baa:	4293      	cmp	r3, r2
    3bac:	d000      	beq.n	3bb0 <__aeabi_ddiv+0x50c>
    3bae:	e761      	b.n	3a74 <__aeabi_ddiv+0x3d0>
    3bb0:	e762      	b.n	3a78 <__aeabi_ddiv+0x3d4>
    3bb2:	2101      	movs	r1, #1
    3bb4:	4249      	negs	r1, r1
    3bb6:	2001      	movs	r0, #1
    3bb8:	1ac2      	subs	r2, r0, r3
    3bba:	2a38      	cmp	r2, #56	; 0x38
    3bbc:	dd21      	ble.n	3c02 <__aeabi_ddiv+0x55e>
    3bbe:	9b02      	ldr	r3, [sp, #8]
    3bc0:	4003      	ands	r3, r0
    3bc2:	469c      	mov	ip, r3
    3bc4:	e638      	b.n	3838 <__aeabi_ddiv+0x194>
    3bc6:	220f      	movs	r2, #15
    3bc8:	400a      	ands	r2, r1
    3bca:	2a04      	cmp	r2, #4
    3bcc:	d100      	bne.n	3bd0 <__aeabi_ddiv+0x52c>
    3bce:	e75b      	b.n	3a88 <__aeabi_ddiv+0x3e4>
    3bd0:	000a      	movs	r2, r1
    3bd2:	1d11      	adds	r1, r2, #4
    3bd4:	4291      	cmp	r1, r2
    3bd6:	4192      	sbcs	r2, r2
    3bd8:	4252      	negs	r2, r2
    3bda:	4493      	add	fp, r2
    3bdc:	e754      	b.n	3a88 <__aeabi_ddiv+0x3e4>
    3bde:	4b47      	ldr	r3, [pc, #284]	; (3cfc <__aeabi_ddiv+0x658>)
    3be0:	18e3      	adds	r3, r4, r3
    3be2:	2b00      	cmp	r3, #0
    3be4:	dde5      	ble.n	3bb2 <__aeabi_ddiv+0x50e>
    3be6:	2201      	movs	r2, #1
    3be8:	4252      	negs	r2, r2
    3bea:	e7f2      	b.n	3bd2 <__aeabi_ddiv+0x52e>
    3bec:	001d      	movs	r5, r3
    3bee:	e6fa      	b.n	39e6 <__aeabi_ddiv+0x342>
    3bf0:	469a      	mov	sl, r3
    3bf2:	e71c      	b.n	3a2e <__aeabi_ddiv+0x38a>
    3bf4:	42b0      	cmp	r0, r6
    3bf6:	d839      	bhi.n	3c6c <__aeabi_ddiv+0x5c8>
    3bf8:	d06e      	beq.n	3cd8 <__aeabi_ddiv+0x634>
    3bfa:	0011      	movs	r1, r2
    3bfc:	e73a      	b.n	3a74 <__aeabi_ddiv+0x3d0>
    3bfe:	9302      	str	r3, [sp, #8]
    3c00:	e73a      	b.n	3a78 <__aeabi_ddiv+0x3d4>
    3c02:	2a1f      	cmp	r2, #31
    3c04:	dc3c      	bgt.n	3c80 <__aeabi_ddiv+0x5dc>
    3c06:	2320      	movs	r3, #32
    3c08:	1a9b      	subs	r3, r3, r2
    3c0a:	000c      	movs	r4, r1
    3c0c:	4658      	mov	r0, fp
    3c0e:	4099      	lsls	r1, r3
    3c10:	4098      	lsls	r0, r3
    3c12:	1e4b      	subs	r3, r1, #1
    3c14:	4199      	sbcs	r1, r3
    3c16:	465b      	mov	r3, fp
    3c18:	40d4      	lsrs	r4, r2
    3c1a:	40d3      	lsrs	r3, r2
    3c1c:	4320      	orrs	r0, r4
    3c1e:	4308      	orrs	r0, r1
    3c20:	001a      	movs	r2, r3
    3c22:	0743      	lsls	r3, r0, #29
    3c24:	d009      	beq.n	3c3a <__aeabi_ddiv+0x596>
    3c26:	230f      	movs	r3, #15
    3c28:	4003      	ands	r3, r0
    3c2a:	2b04      	cmp	r3, #4
    3c2c:	d005      	beq.n	3c3a <__aeabi_ddiv+0x596>
    3c2e:	0001      	movs	r1, r0
    3c30:	1d08      	adds	r0, r1, #4
    3c32:	4288      	cmp	r0, r1
    3c34:	419b      	sbcs	r3, r3
    3c36:	425b      	negs	r3, r3
    3c38:	18d2      	adds	r2, r2, r3
    3c3a:	0213      	lsls	r3, r2, #8
    3c3c:	d53a      	bpl.n	3cb4 <__aeabi_ddiv+0x610>
    3c3e:	2301      	movs	r3, #1
    3c40:	9a02      	ldr	r2, [sp, #8]
    3c42:	2401      	movs	r4, #1
    3c44:	401a      	ands	r2, r3
    3c46:	2300      	movs	r3, #0
    3c48:	4694      	mov	ip, r2
    3c4a:	4698      	mov	r8, r3
    3c4c:	2200      	movs	r2, #0
    3c4e:	e5f7      	b.n	3840 <__aeabi_ddiv+0x19c>
    3c50:	2102      	movs	r1, #2
    3c52:	4249      	negs	r1, r1
    3c54:	468c      	mov	ip, r1
    3c56:	9d03      	ldr	r5, [sp, #12]
    3c58:	44e3      	add	fp, ip
    3c5a:	46ac      	mov	ip, r5
    3c5c:	44e2      	add	sl, ip
    3c5e:	45aa      	cmp	sl, r5
    3c60:	41ad      	sbcs	r5, r5
    3c62:	426d      	negs	r5, r5
    3c64:	4445      	add	r5, r8
    3c66:	18ed      	adds	r5, r5, r3
    3c68:	1a2d      	subs	r5, r5, r0
    3c6a:	e696      	b.n	399a <__aeabi_ddiv+0x2f6>
    3c6c:	1e8a      	subs	r2, r1, #2
    3c6e:	9903      	ldr	r1, [sp, #12]
    3c70:	004d      	lsls	r5, r1, #1
    3c72:	428d      	cmp	r5, r1
    3c74:	4189      	sbcs	r1, r1
    3c76:	4249      	negs	r1, r1
    3c78:	4441      	add	r1, r8
    3c7a:	1876      	adds	r6, r6, r1
    3c7c:	9503      	str	r5, [sp, #12]
    3c7e:	e78f      	b.n	3ba0 <__aeabi_ddiv+0x4fc>
    3c80:	201f      	movs	r0, #31
    3c82:	4240      	negs	r0, r0
    3c84:	1ac3      	subs	r3, r0, r3
    3c86:	4658      	mov	r0, fp
    3c88:	40d8      	lsrs	r0, r3
    3c8a:	0003      	movs	r3, r0
    3c8c:	2a20      	cmp	r2, #32
    3c8e:	d028      	beq.n	3ce2 <__aeabi_ddiv+0x63e>
    3c90:	2040      	movs	r0, #64	; 0x40
    3c92:	465d      	mov	r5, fp
    3c94:	1a82      	subs	r2, r0, r2
    3c96:	4095      	lsls	r5, r2
    3c98:	4329      	orrs	r1, r5
    3c9a:	1e4a      	subs	r2, r1, #1
    3c9c:	4191      	sbcs	r1, r2
    3c9e:	4319      	orrs	r1, r3
    3ca0:	2307      	movs	r3, #7
    3ca2:	2200      	movs	r2, #0
    3ca4:	400b      	ands	r3, r1
    3ca6:	d009      	beq.n	3cbc <__aeabi_ddiv+0x618>
    3ca8:	230f      	movs	r3, #15
    3caa:	2200      	movs	r2, #0
    3cac:	400b      	ands	r3, r1
    3cae:	0008      	movs	r0, r1
    3cb0:	2b04      	cmp	r3, #4
    3cb2:	d1bd      	bne.n	3c30 <__aeabi_ddiv+0x58c>
    3cb4:	0001      	movs	r1, r0
    3cb6:	0753      	lsls	r3, r2, #29
    3cb8:	0252      	lsls	r2, r2, #9
    3cba:	0b12      	lsrs	r2, r2, #12
    3cbc:	08c9      	lsrs	r1, r1, #3
    3cbe:	4319      	orrs	r1, r3
    3cc0:	2301      	movs	r3, #1
    3cc2:	4688      	mov	r8, r1
    3cc4:	9902      	ldr	r1, [sp, #8]
    3cc6:	2400      	movs	r4, #0
    3cc8:	4019      	ands	r1, r3
    3cca:	468c      	mov	ip, r1
    3ccc:	e5b8      	b.n	3840 <__aeabi_ddiv+0x19c>
    3cce:	4552      	cmp	r2, sl
    3cd0:	d8be      	bhi.n	3c50 <__aeabi_ddiv+0x5ac>
    3cd2:	468b      	mov	fp, r1
    3cd4:	2500      	movs	r5, #0
    3cd6:	e660      	b.n	399a <__aeabi_ddiv+0x2f6>
    3cd8:	9d03      	ldr	r5, [sp, #12]
    3cda:	429d      	cmp	r5, r3
    3cdc:	d3c6      	bcc.n	3c6c <__aeabi_ddiv+0x5c8>
    3cde:	0011      	movs	r1, r2
    3ce0:	e762      	b.n	3ba8 <__aeabi_ddiv+0x504>
    3ce2:	2500      	movs	r5, #0
    3ce4:	e7d8      	b.n	3c98 <__aeabi_ddiv+0x5f4>
    3ce6:	2280      	movs	r2, #128	; 0x80
    3ce8:	465b      	mov	r3, fp
    3cea:	0312      	lsls	r2, r2, #12
    3cec:	431a      	orrs	r2, r3
    3cee:	9b01      	ldr	r3, [sp, #4]
    3cf0:	0312      	lsls	r2, r2, #12
    3cf2:	0b12      	lsrs	r2, r2, #12
    3cf4:	469c      	mov	ip, r3
    3cf6:	4688      	mov	r8, r1
    3cf8:	4c03      	ldr	r4, [pc, #12]	; (3d08 <__aeabi_ddiv+0x664>)
    3cfa:	e5a1      	b.n	3840 <__aeabi_ddiv+0x19c>
    3cfc:	000003ff 	.word	0x000003ff
    3d00:	feffffff 	.word	0xfeffffff
    3d04:	000007fe 	.word	0x000007fe
    3d08:	000007ff 	.word	0x000007ff

00003d0c <__aeabi_dmul>:
    3d0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d0e:	4657      	mov	r7, sl
    3d10:	4645      	mov	r5, r8
    3d12:	46de      	mov	lr, fp
    3d14:	464e      	mov	r6, r9
    3d16:	b5e0      	push	{r5, r6, r7, lr}
    3d18:	030c      	lsls	r4, r1, #12
    3d1a:	4698      	mov	r8, r3
    3d1c:	004e      	lsls	r6, r1, #1
    3d1e:	0b23      	lsrs	r3, r4, #12
    3d20:	b087      	sub	sp, #28
    3d22:	0007      	movs	r7, r0
    3d24:	4692      	mov	sl, r2
    3d26:	469b      	mov	fp, r3
    3d28:	0d76      	lsrs	r6, r6, #21
    3d2a:	0fcd      	lsrs	r5, r1, #31
    3d2c:	2e00      	cmp	r6, #0
    3d2e:	d06b      	beq.n	3e08 <__aeabi_dmul+0xfc>
    3d30:	4b6d      	ldr	r3, [pc, #436]	; (3ee8 <__aeabi_dmul+0x1dc>)
    3d32:	429e      	cmp	r6, r3
    3d34:	d035      	beq.n	3da2 <__aeabi_dmul+0x96>
    3d36:	2480      	movs	r4, #128	; 0x80
    3d38:	465b      	mov	r3, fp
    3d3a:	0f42      	lsrs	r2, r0, #29
    3d3c:	0424      	lsls	r4, r4, #16
    3d3e:	00db      	lsls	r3, r3, #3
    3d40:	4314      	orrs	r4, r2
    3d42:	431c      	orrs	r4, r3
    3d44:	00c3      	lsls	r3, r0, #3
    3d46:	4699      	mov	r9, r3
    3d48:	4b68      	ldr	r3, [pc, #416]	; (3eec <__aeabi_dmul+0x1e0>)
    3d4a:	46a3      	mov	fp, r4
    3d4c:	469c      	mov	ip, r3
    3d4e:	2300      	movs	r3, #0
    3d50:	2700      	movs	r7, #0
    3d52:	4466      	add	r6, ip
    3d54:	9302      	str	r3, [sp, #8]
    3d56:	4643      	mov	r3, r8
    3d58:	031c      	lsls	r4, r3, #12
    3d5a:	005a      	lsls	r2, r3, #1
    3d5c:	0fdb      	lsrs	r3, r3, #31
    3d5e:	4650      	mov	r0, sl
    3d60:	0b24      	lsrs	r4, r4, #12
    3d62:	0d52      	lsrs	r2, r2, #21
    3d64:	4698      	mov	r8, r3
    3d66:	d100      	bne.n	3d6a <__aeabi_dmul+0x5e>
    3d68:	e076      	b.n	3e58 <__aeabi_dmul+0x14c>
    3d6a:	4b5f      	ldr	r3, [pc, #380]	; (3ee8 <__aeabi_dmul+0x1dc>)
    3d6c:	429a      	cmp	r2, r3
    3d6e:	d06d      	beq.n	3e4c <__aeabi_dmul+0x140>
    3d70:	2380      	movs	r3, #128	; 0x80
    3d72:	0f41      	lsrs	r1, r0, #29
    3d74:	041b      	lsls	r3, r3, #16
    3d76:	430b      	orrs	r3, r1
    3d78:	495c      	ldr	r1, [pc, #368]	; (3eec <__aeabi_dmul+0x1e0>)
    3d7a:	00e4      	lsls	r4, r4, #3
    3d7c:	468c      	mov	ip, r1
    3d7e:	431c      	orrs	r4, r3
    3d80:	00c3      	lsls	r3, r0, #3
    3d82:	2000      	movs	r0, #0
    3d84:	4462      	add	r2, ip
    3d86:	4641      	mov	r1, r8
    3d88:	18b6      	adds	r6, r6, r2
    3d8a:	4069      	eors	r1, r5
    3d8c:	1c72      	adds	r2, r6, #1
    3d8e:	9101      	str	r1, [sp, #4]
    3d90:	4694      	mov	ip, r2
    3d92:	4307      	orrs	r7, r0
    3d94:	2f0f      	cmp	r7, #15
    3d96:	d900      	bls.n	3d9a <__aeabi_dmul+0x8e>
    3d98:	e0b0      	b.n	3efc <__aeabi_dmul+0x1f0>
    3d9a:	4a55      	ldr	r2, [pc, #340]	; (3ef0 <__aeabi_dmul+0x1e4>)
    3d9c:	00bf      	lsls	r7, r7, #2
    3d9e:	59d2      	ldr	r2, [r2, r7]
    3da0:	4697      	mov	pc, r2
    3da2:	465b      	mov	r3, fp
    3da4:	4303      	orrs	r3, r0
    3da6:	4699      	mov	r9, r3
    3da8:	d000      	beq.n	3dac <__aeabi_dmul+0xa0>
    3daa:	e087      	b.n	3ebc <__aeabi_dmul+0x1b0>
    3dac:	2300      	movs	r3, #0
    3dae:	469b      	mov	fp, r3
    3db0:	3302      	adds	r3, #2
    3db2:	2708      	movs	r7, #8
    3db4:	9302      	str	r3, [sp, #8]
    3db6:	e7ce      	b.n	3d56 <__aeabi_dmul+0x4a>
    3db8:	4642      	mov	r2, r8
    3dba:	9201      	str	r2, [sp, #4]
    3dbc:	2802      	cmp	r0, #2
    3dbe:	d067      	beq.n	3e90 <__aeabi_dmul+0x184>
    3dc0:	2803      	cmp	r0, #3
    3dc2:	d100      	bne.n	3dc6 <__aeabi_dmul+0xba>
    3dc4:	e20e      	b.n	41e4 <__aeabi_dmul+0x4d8>
    3dc6:	2801      	cmp	r0, #1
    3dc8:	d000      	beq.n	3dcc <__aeabi_dmul+0xc0>
    3dca:	e162      	b.n	4092 <__aeabi_dmul+0x386>
    3dcc:	2300      	movs	r3, #0
    3dce:	2400      	movs	r4, #0
    3dd0:	2200      	movs	r2, #0
    3dd2:	4699      	mov	r9, r3
    3dd4:	9901      	ldr	r1, [sp, #4]
    3dd6:	4001      	ands	r1, r0
    3dd8:	b2cd      	uxtb	r5, r1
    3dda:	2100      	movs	r1, #0
    3ddc:	0312      	lsls	r2, r2, #12
    3dde:	0d0b      	lsrs	r3, r1, #20
    3de0:	0b12      	lsrs	r2, r2, #12
    3de2:	051b      	lsls	r3, r3, #20
    3de4:	4313      	orrs	r3, r2
    3de6:	4a43      	ldr	r2, [pc, #268]	; (3ef4 <__aeabi_dmul+0x1e8>)
    3de8:	0524      	lsls	r4, r4, #20
    3dea:	4013      	ands	r3, r2
    3dec:	431c      	orrs	r4, r3
    3dee:	0064      	lsls	r4, r4, #1
    3df0:	07ed      	lsls	r5, r5, #31
    3df2:	0864      	lsrs	r4, r4, #1
    3df4:	432c      	orrs	r4, r5
    3df6:	4648      	mov	r0, r9
    3df8:	0021      	movs	r1, r4
    3dfa:	b007      	add	sp, #28
    3dfc:	bc3c      	pop	{r2, r3, r4, r5}
    3dfe:	4690      	mov	r8, r2
    3e00:	4699      	mov	r9, r3
    3e02:	46a2      	mov	sl, r4
    3e04:	46ab      	mov	fp, r5
    3e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3e08:	4303      	orrs	r3, r0
    3e0a:	4699      	mov	r9, r3
    3e0c:	d04f      	beq.n	3eae <__aeabi_dmul+0x1a2>
    3e0e:	465b      	mov	r3, fp
    3e10:	2b00      	cmp	r3, #0
    3e12:	d100      	bne.n	3e16 <__aeabi_dmul+0x10a>
    3e14:	e189      	b.n	412a <__aeabi_dmul+0x41e>
    3e16:	4658      	mov	r0, fp
    3e18:	f000 fd7a 	bl	4910 <__clzsi2>
    3e1c:	0003      	movs	r3, r0
    3e1e:	3b0b      	subs	r3, #11
    3e20:	2b1c      	cmp	r3, #28
    3e22:	dd00      	ble.n	3e26 <__aeabi_dmul+0x11a>
    3e24:	e17a      	b.n	411c <__aeabi_dmul+0x410>
    3e26:	221d      	movs	r2, #29
    3e28:	1ad3      	subs	r3, r2, r3
    3e2a:	003a      	movs	r2, r7
    3e2c:	0001      	movs	r1, r0
    3e2e:	465c      	mov	r4, fp
    3e30:	40da      	lsrs	r2, r3
    3e32:	3908      	subs	r1, #8
    3e34:	408c      	lsls	r4, r1
    3e36:	0013      	movs	r3, r2
    3e38:	408f      	lsls	r7, r1
    3e3a:	4323      	orrs	r3, r4
    3e3c:	469b      	mov	fp, r3
    3e3e:	46b9      	mov	r9, r7
    3e40:	2300      	movs	r3, #0
    3e42:	4e2d      	ldr	r6, [pc, #180]	; (3ef8 <__aeabi_dmul+0x1ec>)
    3e44:	2700      	movs	r7, #0
    3e46:	1a36      	subs	r6, r6, r0
    3e48:	9302      	str	r3, [sp, #8]
    3e4a:	e784      	b.n	3d56 <__aeabi_dmul+0x4a>
    3e4c:	4653      	mov	r3, sl
    3e4e:	4323      	orrs	r3, r4
    3e50:	d12a      	bne.n	3ea8 <__aeabi_dmul+0x19c>
    3e52:	2400      	movs	r4, #0
    3e54:	2002      	movs	r0, #2
    3e56:	e796      	b.n	3d86 <__aeabi_dmul+0x7a>
    3e58:	4653      	mov	r3, sl
    3e5a:	4323      	orrs	r3, r4
    3e5c:	d020      	beq.n	3ea0 <__aeabi_dmul+0x194>
    3e5e:	2c00      	cmp	r4, #0
    3e60:	d100      	bne.n	3e64 <__aeabi_dmul+0x158>
    3e62:	e157      	b.n	4114 <__aeabi_dmul+0x408>
    3e64:	0020      	movs	r0, r4
    3e66:	f000 fd53 	bl	4910 <__clzsi2>
    3e6a:	0003      	movs	r3, r0
    3e6c:	3b0b      	subs	r3, #11
    3e6e:	2b1c      	cmp	r3, #28
    3e70:	dd00      	ble.n	3e74 <__aeabi_dmul+0x168>
    3e72:	e149      	b.n	4108 <__aeabi_dmul+0x3fc>
    3e74:	211d      	movs	r1, #29
    3e76:	1acb      	subs	r3, r1, r3
    3e78:	4651      	mov	r1, sl
    3e7a:	0002      	movs	r2, r0
    3e7c:	40d9      	lsrs	r1, r3
    3e7e:	4653      	mov	r3, sl
    3e80:	3a08      	subs	r2, #8
    3e82:	4094      	lsls	r4, r2
    3e84:	4093      	lsls	r3, r2
    3e86:	430c      	orrs	r4, r1
    3e88:	4a1b      	ldr	r2, [pc, #108]	; (3ef8 <__aeabi_dmul+0x1ec>)
    3e8a:	1a12      	subs	r2, r2, r0
    3e8c:	2000      	movs	r0, #0
    3e8e:	e77a      	b.n	3d86 <__aeabi_dmul+0x7a>
    3e90:	2501      	movs	r5, #1
    3e92:	9b01      	ldr	r3, [sp, #4]
    3e94:	4c14      	ldr	r4, [pc, #80]	; (3ee8 <__aeabi_dmul+0x1dc>)
    3e96:	401d      	ands	r5, r3
    3e98:	2300      	movs	r3, #0
    3e9a:	2200      	movs	r2, #0
    3e9c:	4699      	mov	r9, r3
    3e9e:	e79c      	b.n	3dda <__aeabi_dmul+0xce>
    3ea0:	2400      	movs	r4, #0
    3ea2:	2200      	movs	r2, #0
    3ea4:	2001      	movs	r0, #1
    3ea6:	e76e      	b.n	3d86 <__aeabi_dmul+0x7a>
    3ea8:	4653      	mov	r3, sl
    3eaa:	2003      	movs	r0, #3
    3eac:	e76b      	b.n	3d86 <__aeabi_dmul+0x7a>
    3eae:	2300      	movs	r3, #0
    3eb0:	469b      	mov	fp, r3
    3eb2:	3301      	adds	r3, #1
    3eb4:	2704      	movs	r7, #4
    3eb6:	2600      	movs	r6, #0
    3eb8:	9302      	str	r3, [sp, #8]
    3eba:	e74c      	b.n	3d56 <__aeabi_dmul+0x4a>
    3ebc:	2303      	movs	r3, #3
    3ebe:	4681      	mov	r9, r0
    3ec0:	270c      	movs	r7, #12
    3ec2:	9302      	str	r3, [sp, #8]
    3ec4:	e747      	b.n	3d56 <__aeabi_dmul+0x4a>
    3ec6:	2280      	movs	r2, #128	; 0x80
    3ec8:	2300      	movs	r3, #0
    3eca:	2500      	movs	r5, #0
    3ecc:	0312      	lsls	r2, r2, #12
    3ece:	4699      	mov	r9, r3
    3ed0:	4c05      	ldr	r4, [pc, #20]	; (3ee8 <__aeabi_dmul+0x1dc>)
    3ed2:	e782      	b.n	3dda <__aeabi_dmul+0xce>
    3ed4:	465c      	mov	r4, fp
    3ed6:	464b      	mov	r3, r9
    3ed8:	9802      	ldr	r0, [sp, #8]
    3eda:	e76f      	b.n	3dbc <__aeabi_dmul+0xb0>
    3edc:	465c      	mov	r4, fp
    3ede:	464b      	mov	r3, r9
    3ee0:	9501      	str	r5, [sp, #4]
    3ee2:	9802      	ldr	r0, [sp, #8]
    3ee4:	e76a      	b.n	3dbc <__aeabi_dmul+0xb0>
    3ee6:	46c0      	nop			; (mov r8, r8)
    3ee8:	000007ff 	.word	0x000007ff
    3eec:	fffffc01 	.word	0xfffffc01
    3ef0:	000052c8 	.word	0x000052c8
    3ef4:	800fffff 	.word	0x800fffff
    3ef8:	fffffc0d 	.word	0xfffffc0d
    3efc:	464a      	mov	r2, r9
    3efe:	4649      	mov	r1, r9
    3f00:	0c17      	lsrs	r7, r2, #16
    3f02:	0c1a      	lsrs	r2, r3, #16
    3f04:	041b      	lsls	r3, r3, #16
    3f06:	0c1b      	lsrs	r3, r3, #16
    3f08:	0408      	lsls	r0, r1, #16
    3f0a:	0019      	movs	r1, r3
    3f0c:	0c00      	lsrs	r0, r0, #16
    3f0e:	4341      	muls	r1, r0
    3f10:	0015      	movs	r5, r2
    3f12:	4688      	mov	r8, r1
    3f14:	0019      	movs	r1, r3
    3f16:	437d      	muls	r5, r7
    3f18:	4379      	muls	r1, r7
    3f1a:	9503      	str	r5, [sp, #12]
    3f1c:	4689      	mov	r9, r1
    3f1e:	0029      	movs	r1, r5
    3f20:	0015      	movs	r5, r2
    3f22:	4345      	muls	r5, r0
    3f24:	444d      	add	r5, r9
    3f26:	9502      	str	r5, [sp, #8]
    3f28:	4645      	mov	r5, r8
    3f2a:	0c2d      	lsrs	r5, r5, #16
    3f2c:	46aa      	mov	sl, r5
    3f2e:	9d02      	ldr	r5, [sp, #8]
    3f30:	4455      	add	r5, sl
    3f32:	45a9      	cmp	r9, r5
    3f34:	d906      	bls.n	3f44 <__aeabi_dmul+0x238>
    3f36:	468a      	mov	sl, r1
    3f38:	2180      	movs	r1, #128	; 0x80
    3f3a:	0249      	lsls	r1, r1, #9
    3f3c:	4689      	mov	r9, r1
    3f3e:	44ca      	add	sl, r9
    3f40:	4651      	mov	r1, sl
    3f42:	9103      	str	r1, [sp, #12]
    3f44:	0c29      	lsrs	r1, r5, #16
    3f46:	9104      	str	r1, [sp, #16]
    3f48:	4641      	mov	r1, r8
    3f4a:	0409      	lsls	r1, r1, #16
    3f4c:	042d      	lsls	r5, r5, #16
    3f4e:	0c09      	lsrs	r1, r1, #16
    3f50:	4688      	mov	r8, r1
    3f52:	0029      	movs	r1, r5
    3f54:	0c25      	lsrs	r5, r4, #16
    3f56:	0424      	lsls	r4, r4, #16
    3f58:	4441      	add	r1, r8
    3f5a:	0c24      	lsrs	r4, r4, #16
    3f5c:	9105      	str	r1, [sp, #20]
    3f5e:	0021      	movs	r1, r4
    3f60:	4341      	muls	r1, r0
    3f62:	4688      	mov	r8, r1
    3f64:	0021      	movs	r1, r4
    3f66:	4379      	muls	r1, r7
    3f68:	468a      	mov	sl, r1
    3f6a:	4368      	muls	r0, r5
    3f6c:	4641      	mov	r1, r8
    3f6e:	4450      	add	r0, sl
    3f70:	4681      	mov	r9, r0
    3f72:	0c08      	lsrs	r0, r1, #16
    3f74:	4448      	add	r0, r9
    3f76:	436f      	muls	r7, r5
    3f78:	4582      	cmp	sl, r0
    3f7a:	d903      	bls.n	3f84 <__aeabi_dmul+0x278>
    3f7c:	2180      	movs	r1, #128	; 0x80
    3f7e:	0249      	lsls	r1, r1, #9
    3f80:	4689      	mov	r9, r1
    3f82:	444f      	add	r7, r9
    3f84:	0c01      	lsrs	r1, r0, #16
    3f86:	4689      	mov	r9, r1
    3f88:	0039      	movs	r1, r7
    3f8a:	4449      	add	r1, r9
    3f8c:	9102      	str	r1, [sp, #8]
    3f8e:	4641      	mov	r1, r8
    3f90:	040f      	lsls	r7, r1, #16
    3f92:	9904      	ldr	r1, [sp, #16]
    3f94:	0c3f      	lsrs	r7, r7, #16
    3f96:	4688      	mov	r8, r1
    3f98:	0400      	lsls	r0, r0, #16
    3f9a:	19c0      	adds	r0, r0, r7
    3f9c:	4480      	add	r8, r0
    3f9e:	4641      	mov	r1, r8
    3fa0:	9104      	str	r1, [sp, #16]
    3fa2:	4659      	mov	r1, fp
    3fa4:	0c0f      	lsrs	r7, r1, #16
    3fa6:	0409      	lsls	r1, r1, #16
    3fa8:	0c09      	lsrs	r1, r1, #16
    3faa:	4688      	mov	r8, r1
    3fac:	4359      	muls	r1, r3
    3fae:	468a      	mov	sl, r1
    3fb0:	0039      	movs	r1, r7
    3fb2:	4351      	muls	r1, r2
    3fb4:	4689      	mov	r9, r1
    3fb6:	4641      	mov	r1, r8
    3fb8:	434a      	muls	r2, r1
    3fba:	4651      	mov	r1, sl
    3fbc:	0c09      	lsrs	r1, r1, #16
    3fbe:	468b      	mov	fp, r1
    3fc0:	437b      	muls	r3, r7
    3fc2:	18d2      	adds	r2, r2, r3
    3fc4:	445a      	add	r2, fp
    3fc6:	4293      	cmp	r3, r2
    3fc8:	d903      	bls.n	3fd2 <__aeabi_dmul+0x2c6>
    3fca:	2380      	movs	r3, #128	; 0x80
    3fcc:	025b      	lsls	r3, r3, #9
    3fce:	469b      	mov	fp, r3
    3fd0:	44d9      	add	r9, fp
    3fd2:	4651      	mov	r1, sl
    3fd4:	0409      	lsls	r1, r1, #16
    3fd6:	0c09      	lsrs	r1, r1, #16
    3fd8:	468a      	mov	sl, r1
    3fda:	4641      	mov	r1, r8
    3fdc:	4361      	muls	r1, r4
    3fde:	437c      	muls	r4, r7
    3fe0:	0c13      	lsrs	r3, r2, #16
    3fe2:	0412      	lsls	r2, r2, #16
    3fe4:	444b      	add	r3, r9
    3fe6:	4452      	add	r2, sl
    3fe8:	46a1      	mov	r9, r4
    3fea:	468a      	mov	sl, r1
    3fec:	003c      	movs	r4, r7
    3fee:	4641      	mov	r1, r8
    3ff0:	436c      	muls	r4, r5
    3ff2:	434d      	muls	r5, r1
    3ff4:	4651      	mov	r1, sl
    3ff6:	444d      	add	r5, r9
    3ff8:	0c0f      	lsrs	r7, r1, #16
    3ffa:	197d      	adds	r5, r7, r5
    3ffc:	45a9      	cmp	r9, r5
    3ffe:	d903      	bls.n	4008 <__aeabi_dmul+0x2fc>
    4000:	2180      	movs	r1, #128	; 0x80
    4002:	0249      	lsls	r1, r1, #9
    4004:	4688      	mov	r8, r1
    4006:	4444      	add	r4, r8
    4008:	9f04      	ldr	r7, [sp, #16]
    400a:	9903      	ldr	r1, [sp, #12]
    400c:	46b8      	mov	r8, r7
    400e:	4441      	add	r1, r8
    4010:	468b      	mov	fp, r1
    4012:	4583      	cmp	fp, r0
    4014:	4180      	sbcs	r0, r0
    4016:	4241      	negs	r1, r0
    4018:	4688      	mov	r8, r1
    401a:	4651      	mov	r1, sl
    401c:	0408      	lsls	r0, r1, #16
    401e:	042f      	lsls	r7, r5, #16
    4020:	0c00      	lsrs	r0, r0, #16
    4022:	183f      	adds	r7, r7, r0
    4024:	4658      	mov	r0, fp
    4026:	9902      	ldr	r1, [sp, #8]
    4028:	1810      	adds	r0, r2, r0
    402a:	4689      	mov	r9, r1
    402c:	4290      	cmp	r0, r2
    402e:	4192      	sbcs	r2, r2
    4030:	444f      	add	r7, r9
    4032:	46ba      	mov	sl, r7
    4034:	4252      	negs	r2, r2
    4036:	4699      	mov	r9, r3
    4038:	4693      	mov	fp, r2
    403a:	44c2      	add	sl, r8
    403c:	44d1      	add	r9, sl
    403e:	44cb      	add	fp, r9
    4040:	428f      	cmp	r7, r1
    4042:	41bf      	sbcs	r7, r7
    4044:	45c2      	cmp	sl, r8
    4046:	4189      	sbcs	r1, r1
    4048:	4599      	cmp	r9, r3
    404a:	419b      	sbcs	r3, r3
    404c:	4593      	cmp	fp, r2
    404e:	4192      	sbcs	r2, r2
    4050:	427f      	negs	r7, r7
    4052:	4249      	negs	r1, r1
    4054:	0c2d      	lsrs	r5, r5, #16
    4056:	4252      	negs	r2, r2
    4058:	430f      	orrs	r7, r1
    405a:	425b      	negs	r3, r3
    405c:	4313      	orrs	r3, r2
    405e:	197f      	adds	r7, r7, r5
    4060:	18ff      	adds	r7, r7, r3
    4062:	465b      	mov	r3, fp
    4064:	193c      	adds	r4, r7, r4
    4066:	0ddb      	lsrs	r3, r3, #23
    4068:	9a05      	ldr	r2, [sp, #20]
    406a:	0264      	lsls	r4, r4, #9
    406c:	431c      	orrs	r4, r3
    406e:	0243      	lsls	r3, r0, #9
    4070:	4313      	orrs	r3, r2
    4072:	1e5d      	subs	r5, r3, #1
    4074:	41ab      	sbcs	r3, r5
    4076:	465a      	mov	r2, fp
    4078:	0dc0      	lsrs	r0, r0, #23
    407a:	4303      	orrs	r3, r0
    407c:	0252      	lsls	r2, r2, #9
    407e:	4313      	orrs	r3, r2
    4080:	01e2      	lsls	r2, r4, #7
    4082:	d556      	bpl.n	4132 <__aeabi_dmul+0x426>
    4084:	2001      	movs	r0, #1
    4086:	085a      	lsrs	r2, r3, #1
    4088:	4003      	ands	r3, r0
    408a:	4313      	orrs	r3, r2
    408c:	07e2      	lsls	r2, r4, #31
    408e:	4313      	orrs	r3, r2
    4090:	0864      	lsrs	r4, r4, #1
    4092:	485a      	ldr	r0, [pc, #360]	; (41fc <__aeabi_dmul+0x4f0>)
    4094:	4460      	add	r0, ip
    4096:	2800      	cmp	r0, #0
    4098:	dd4d      	ble.n	4136 <__aeabi_dmul+0x42a>
    409a:	075a      	lsls	r2, r3, #29
    409c:	d009      	beq.n	40b2 <__aeabi_dmul+0x3a6>
    409e:	220f      	movs	r2, #15
    40a0:	401a      	ands	r2, r3
    40a2:	2a04      	cmp	r2, #4
    40a4:	d005      	beq.n	40b2 <__aeabi_dmul+0x3a6>
    40a6:	1d1a      	adds	r2, r3, #4
    40a8:	429a      	cmp	r2, r3
    40aa:	419b      	sbcs	r3, r3
    40ac:	425b      	negs	r3, r3
    40ae:	18e4      	adds	r4, r4, r3
    40b0:	0013      	movs	r3, r2
    40b2:	01e2      	lsls	r2, r4, #7
    40b4:	d504      	bpl.n	40c0 <__aeabi_dmul+0x3b4>
    40b6:	2080      	movs	r0, #128	; 0x80
    40b8:	4a51      	ldr	r2, [pc, #324]	; (4200 <__aeabi_dmul+0x4f4>)
    40ba:	00c0      	lsls	r0, r0, #3
    40bc:	4014      	ands	r4, r2
    40be:	4460      	add	r0, ip
    40c0:	4a50      	ldr	r2, [pc, #320]	; (4204 <__aeabi_dmul+0x4f8>)
    40c2:	4290      	cmp	r0, r2
    40c4:	dd00      	ble.n	40c8 <__aeabi_dmul+0x3bc>
    40c6:	e6e3      	b.n	3e90 <__aeabi_dmul+0x184>
    40c8:	2501      	movs	r5, #1
    40ca:	08db      	lsrs	r3, r3, #3
    40cc:	0762      	lsls	r2, r4, #29
    40ce:	431a      	orrs	r2, r3
    40d0:	0264      	lsls	r4, r4, #9
    40d2:	9b01      	ldr	r3, [sp, #4]
    40d4:	4691      	mov	r9, r2
    40d6:	0b22      	lsrs	r2, r4, #12
    40d8:	0544      	lsls	r4, r0, #21
    40da:	0d64      	lsrs	r4, r4, #21
    40dc:	401d      	ands	r5, r3
    40de:	e67c      	b.n	3dda <__aeabi_dmul+0xce>
    40e0:	2280      	movs	r2, #128	; 0x80
    40e2:	4659      	mov	r1, fp
    40e4:	0312      	lsls	r2, r2, #12
    40e6:	4211      	tst	r1, r2
    40e8:	d008      	beq.n	40fc <__aeabi_dmul+0x3f0>
    40ea:	4214      	tst	r4, r2
    40ec:	d106      	bne.n	40fc <__aeabi_dmul+0x3f0>
    40ee:	4322      	orrs	r2, r4
    40f0:	0312      	lsls	r2, r2, #12
    40f2:	0b12      	lsrs	r2, r2, #12
    40f4:	4645      	mov	r5, r8
    40f6:	4699      	mov	r9, r3
    40f8:	4c43      	ldr	r4, [pc, #268]	; (4208 <__aeabi_dmul+0x4fc>)
    40fa:	e66e      	b.n	3dda <__aeabi_dmul+0xce>
    40fc:	465b      	mov	r3, fp
    40fe:	431a      	orrs	r2, r3
    4100:	0312      	lsls	r2, r2, #12
    4102:	0b12      	lsrs	r2, r2, #12
    4104:	4c40      	ldr	r4, [pc, #256]	; (4208 <__aeabi_dmul+0x4fc>)
    4106:	e668      	b.n	3dda <__aeabi_dmul+0xce>
    4108:	0003      	movs	r3, r0
    410a:	4654      	mov	r4, sl
    410c:	3b28      	subs	r3, #40	; 0x28
    410e:	409c      	lsls	r4, r3
    4110:	2300      	movs	r3, #0
    4112:	e6b9      	b.n	3e88 <__aeabi_dmul+0x17c>
    4114:	f000 fbfc 	bl	4910 <__clzsi2>
    4118:	3020      	adds	r0, #32
    411a:	e6a6      	b.n	3e6a <__aeabi_dmul+0x15e>
    411c:	0003      	movs	r3, r0
    411e:	3b28      	subs	r3, #40	; 0x28
    4120:	409f      	lsls	r7, r3
    4122:	2300      	movs	r3, #0
    4124:	46bb      	mov	fp, r7
    4126:	4699      	mov	r9, r3
    4128:	e68a      	b.n	3e40 <__aeabi_dmul+0x134>
    412a:	f000 fbf1 	bl	4910 <__clzsi2>
    412e:	3020      	adds	r0, #32
    4130:	e674      	b.n	3e1c <__aeabi_dmul+0x110>
    4132:	46b4      	mov	ip, r6
    4134:	e7ad      	b.n	4092 <__aeabi_dmul+0x386>
    4136:	2501      	movs	r5, #1
    4138:	1a2a      	subs	r2, r5, r0
    413a:	2a38      	cmp	r2, #56	; 0x38
    413c:	dd06      	ble.n	414c <__aeabi_dmul+0x440>
    413e:	9b01      	ldr	r3, [sp, #4]
    4140:	2400      	movs	r4, #0
    4142:	401d      	ands	r5, r3
    4144:	2300      	movs	r3, #0
    4146:	2200      	movs	r2, #0
    4148:	4699      	mov	r9, r3
    414a:	e646      	b.n	3dda <__aeabi_dmul+0xce>
    414c:	2a1f      	cmp	r2, #31
    414e:	dc21      	bgt.n	4194 <__aeabi_dmul+0x488>
    4150:	2520      	movs	r5, #32
    4152:	0020      	movs	r0, r4
    4154:	1aad      	subs	r5, r5, r2
    4156:	001e      	movs	r6, r3
    4158:	40ab      	lsls	r3, r5
    415a:	40a8      	lsls	r0, r5
    415c:	40d6      	lsrs	r6, r2
    415e:	1e5d      	subs	r5, r3, #1
    4160:	41ab      	sbcs	r3, r5
    4162:	4330      	orrs	r0, r6
    4164:	4318      	orrs	r0, r3
    4166:	40d4      	lsrs	r4, r2
    4168:	0743      	lsls	r3, r0, #29
    416a:	d009      	beq.n	4180 <__aeabi_dmul+0x474>
    416c:	230f      	movs	r3, #15
    416e:	4003      	ands	r3, r0
    4170:	2b04      	cmp	r3, #4
    4172:	d005      	beq.n	4180 <__aeabi_dmul+0x474>
    4174:	0003      	movs	r3, r0
    4176:	1d18      	adds	r0, r3, #4
    4178:	4298      	cmp	r0, r3
    417a:	419b      	sbcs	r3, r3
    417c:	425b      	negs	r3, r3
    417e:	18e4      	adds	r4, r4, r3
    4180:	0223      	lsls	r3, r4, #8
    4182:	d521      	bpl.n	41c8 <__aeabi_dmul+0x4bc>
    4184:	2501      	movs	r5, #1
    4186:	9b01      	ldr	r3, [sp, #4]
    4188:	2401      	movs	r4, #1
    418a:	401d      	ands	r5, r3
    418c:	2300      	movs	r3, #0
    418e:	2200      	movs	r2, #0
    4190:	4699      	mov	r9, r3
    4192:	e622      	b.n	3dda <__aeabi_dmul+0xce>
    4194:	251f      	movs	r5, #31
    4196:	0021      	movs	r1, r4
    4198:	426d      	negs	r5, r5
    419a:	1a28      	subs	r0, r5, r0
    419c:	40c1      	lsrs	r1, r0
    419e:	0008      	movs	r0, r1
    41a0:	2a20      	cmp	r2, #32
    41a2:	d01d      	beq.n	41e0 <__aeabi_dmul+0x4d4>
    41a4:	355f      	adds	r5, #95	; 0x5f
    41a6:	1aaa      	subs	r2, r5, r2
    41a8:	4094      	lsls	r4, r2
    41aa:	4323      	orrs	r3, r4
    41ac:	1e5c      	subs	r4, r3, #1
    41ae:	41a3      	sbcs	r3, r4
    41b0:	2507      	movs	r5, #7
    41b2:	4303      	orrs	r3, r0
    41b4:	401d      	ands	r5, r3
    41b6:	2200      	movs	r2, #0
    41b8:	2d00      	cmp	r5, #0
    41ba:	d009      	beq.n	41d0 <__aeabi_dmul+0x4c4>
    41bc:	220f      	movs	r2, #15
    41be:	2400      	movs	r4, #0
    41c0:	401a      	ands	r2, r3
    41c2:	0018      	movs	r0, r3
    41c4:	2a04      	cmp	r2, #4
    41c6:	d1d6      	bne.n	4176 <__aeabi_dmul+0x46a>
    41c8:	0003      	movs	r3, r0
    41ca:	0765      	lsls	r5, r4, #29
    41cc:	0264      	lsls	r4, r4, #9
    41ce:	0b22      	lsrs	r2, r4, #12
    41d0:	08db      	lsrs	r3, r3, #3
    41d2:	432b      	orrs	r3, r5
    41d4:	2501      	movs	r5, #1
    41d6:	4699      	mov	r9, r3
    41d8:	9b01      	ldr	r3, [sp, #4]
    41da:	2400      	movs	r4, #0
    41dc:	401d      	ands	r5, r3
    41de:	e5fc      	b.n	3dda <__aeabi_dmul+0xce>
    41e0:	2400      	movs	r4, #0
    41e2:	e7e2      	b.n	41aa <__aeabi_dmul+0x49e>
    41e4:	2280      	movs	r2, #128	; 0x80
    41e6:	2501      	movs	r5, #1
    41e8:	0312      	lsls	r2, r2, #12
    41ea:	4322      	orrs	r2, r4
    41ec:	9901      	ldr	r1, [sp, #4]
    41ee:	0312      	lsls	r2, r2, #12
    41f0:	0b12      	lsrs	r2, r2, #12
    41f2:	400d      	ands	r5, r1
    41f4:	4699      	mov	r9, r3
    41f6:	4c04      	ldr	r4, [pc, #16]	; (4208 <__aeabi_dmul+0x4fc>)
    41f8:	e5ef      	b.n	3dda <__aeabi_dmul+0xce>
    41fa:	46c0      	nop			; (mov r8, r8)
    41fc:	000003ff 	.word	0x000003ff
    4200:	feffffff 	.word	0xfeffffff
    4204:	000007fe 	.word	0x000007fe
    4208:	000007ff 	.word	0x000007ff

0000420c <__aeabi_dsub>:
    420c:	b5f0      	push	{r4, r5, r6, r7, lr}
    420e:	4646      	mov	r6, r8
    4210:	46d6      	mov	lr, sl
    4212:	464f      	mov	r7, r9
    4214:	030c      	lsls	r4, r1, #12
    4216:	b5c0      	push	{r6, r7, lr}
    4218:	0fcd      	lsrs	r5, r1, #31
    421a:	004e      	lsls	r6, r1, #1
    421c:	0a61      	lsrs	r1, r4, #9
    421e:	0f44      	lsrs	r4, r0, #29
    4220:	430c      	orrs	r4, r1
    4222:	00c1      	lsls	r1, r0, #3
    4224:	0058      	lsls	r0, r3, #1
    4226:	0d40      	lsrs	r0, r0, #21
    4228:	4684      	mov	ip, r0
    422a:	468a      	mov	sl, r1
    422c:	000f      	movs	r7, r1
    422e:	0319      	lsls	r1, r3, #12
    4230:	0f50      	lsrs	r0, r2, #29
    4232:	0a49      	lsrs	r1, r1, #9
    4234:	4301      	orrs	r1, r0
    4236:	48c6      	ldr	r0, [pc, #792]	; (4550 <__aeabi_dsub+0x344>)
    4238:	0d76      	lsrs	r6, r6, #21
    423a:	46a8      	mov	r8, r5
    423c:	0fdb      	lsrs	r3, r3, #31
    423e:	00d2      	lsls	r2, r2, #3
    4240:	4584      	cmp	ip, r0
    4242:	d100      	bne.n	4246 <__aeabi_dsub+0x3a>
    4244:	e0d8      	b.n	43f8 <__aeabi_dsub+0x1ec>
    4246:	2001      	movs	r0, #1
    4248:	4043      	eors	r3, r0
    424a:	42ab      	cmp	r3, r5
    424c:	d100      	bne.n	4250 <__aeabi_dsub+0x44>
    424e:	e0a6      	b.n	439e <__aeabi_dsub+0x192>
    4250:	4660      	mov	r0, ip
    4252:	1a35      	subs	r5, r6, r0
    4254:	2d00      	cmp	r5, #0
    4256:	dc00      	bgt.n	425a <__aeabi_dsub+0x4e>
    4258:	e105      	b.n	4466 <__aeabi_dsub+0x25a>
    425a:	2800      	cmp	r0, #0
    425c:	d110      	bne.n	4280 <__aeabi_dsub+0x74>
    425e:	000b      	movs	r3, r1
    4260:	4313      	orrs	r3, r2
    4262:	d100      	bne.n	4266 <__aeabi_dsub+0x5a>
    4264:	e0d7      	b.n	4416 <__aeabi_dsub+0x20a>
    4266:	1e6b      	subs	r3, r5, #1
    4268:	2b00      	cmp	r3, #0
    426a:	d000      	beq.n	426e <__aeabi_dsub+0x62>
    426c:	e14b      	b.n	4506 <__aeabi_dsub+0x2fa>
    426e:	4653      	mov	r3, sl
    4270:	1a9f      	subs	r7, r3, r2
    4272:	45ba      	cmp	sl, r7
    4274:	4180      	sbcs	r0, r0
    4276:	1a64      	subs	r4, r4, r1
    4278:	4240      	negs	r0, r0
    427a:	1a24      	subs	r4, r4, r0
    427c:	2601      	movs	r6, #1
    427e:	e01e      	b.n	42be <__aeabi_dsub+0xb2>
    4280:	4bb3      	ldr	r3, [pc, #716]	; (4550 <__aeabi_dsub+0x344>)
    4282:	429e      	cmp	r6, r3
    4284:	d048      	beq.n	4318 <__aeabi_dsub+0x10c>
    4286:	2380      	movs	r3, #128	; 0x80
    4288:	041b      	lsls	r3, r3, #16
    428a:	4319      	orrs	r1, r3
    428c:	2d38      	cmp	r5, #56	; 0x38
    428e:	dd00      	ble.n	4292 <__aeabi_dsub+0x86>
    4290:	e119      	b.n	44c6 <__aeabi_dsub+0x2ba>
    4292:	2d1f      	cmp	r5, #31
    4294:	dd00      	ble.n	4298 <__aeabi_dsub+0x8c>
    4296:	e14c      	b.n	4532 <__aeabi_dsub+0x326>
    4298:	2320      	movs	r3, #32
    429a:	000f      	movs	r7, r1
    429c:	1b5b      	subs	r3, r3, r5
    429e:	0010      	movs	r0, r2
    42a0:	409a      	lsls	r2, r3
    42a2:	409f      	lsls	r7, r3
    42a4:	40e8      	lsrs	r0, r5
    42a6:	1e53      	subs	r3, r2, #1
    42a8:	419a      	sbcs	r2, r3
    42aa:	40e9      	lsrs	r1, r5
    42ac:	4307      	orrs	r7, r0
    42ae:	4317      	orrs	r7, r2
    42b0:	4653      	mov	r3, sl
    42b2:	1bdf      	subs	r7, r3, r7
    42b4:	1a61      	subs	r1, r4, r1
    42b6:	45ba      	cmp	sl, r7
    42b8:	41a4      	sbcs	r4, r4
    42ba:	4264      	negs	r4, r4
    42bc:	1b0c      	subs	r4, r1, r4
    42be:	0223      	lsls	r3, r4, #8
    42c0:	d400      	bmi.n	42c4 <__aeabi_dsub+0xb8>
    42c2:	e0c5      	b.n	4450 <__aeabi_dsub+0x244>
    42c4:	0264      	lsls	r4, r4, #9
    42c6:	0a65      	lsrs	r5, r4, #9
    42c8:	2d00      	cmp	r5, #0
    42ca:	d100      	bne.n	42ce <__aeabi_dsub+0xc2>
    42cc:	e0f6      	b.n	44bc <__aeabi_dsub+0x2b0>
    42ce:	0028      	movs	r0, r5
    42d0:	f000 fb1e 	bl	4910 <__clzsi2>
    42d4:	0003      	movs	r3, r0
    42d6:	3b08      	subs	r3, #8
    42d8:	2b1f      	cmp	r3, #31
    42da:	dd00      	ble.n	42de <__aeabi_dsub+0xd2>
    42dc:	e0e9      	b.n	44b2 <__aeabi_dsub+0x2a6>
    42de:	2220      	movs	r2, #32
    42e0:	003c      	movs	r4, r7
    42e2:	1ad2      	subs	r2, r2, r3
    42e4:	409d      	lsls	r5, r3
    42e6:	40d4      	lsrs	r4, r2
    42e8:	409f      	lsls	r7, r3
    42ea:	4325      	orrs	r5, r4
    42ec:	429e      	cmp	r6, r3
    42ee:	dd00      	ble.n	42f2 <__aeabi_dsub+0xe6>
    42f0:	e0db      	b.n	44aa <__aeabi_dsub+0x29e>
    42f2:	1b9e      	subs	r6, r3, r6
    42f4:	1c73      	adds	r3, r6, #1
    42f6:	2b1f      	cmp	r3, #31
    42f8:	dd00      	ble.n	42fc <__aeabi_dsub+0xf0>
    42fa:	e10a      	b.n	4512 <__aeabi_dsub+0x306>
    42fc:	2220      	movs	r2, #32
    42fe:	0038      	movs	r0, r7
    4300:	1ad2      	subs	r2, r2, r3
    4302:	0029      	movs	r1, r5
    4304:	4097      	lsls	r7, r2
    4306:	002c      	movs	r4, r5
    4308:	4091      	lsls	r1, r2
    430a:	40d8      	lsrs	r0, r3
    430c:	1e7a      	subs	r2, r7, #1
    430e:	4197      	sbcs	r7, r2
    4310:	40dc      	lsrs	r4, r3
    4312:	2600      	movs	r6, #0
    4314:	4301      	orrs	r1, r0
    4316:	430f      	orrs	r7, r1
    4318:	077b      	lsls	r3, r7, #29
    431a:	d009      	beq.n	4330 <__aeabi_dsub+0x124>
    431c:	230f      	movs	r3, #15
    431e:	403b      	ands	r3, r7
    4320:	2b04      	cmp	r3, #4
    4322:	d005      	beq.n	4330 <__aeabi_dsub+0x124>
    4324:	1d3b      	adds	r3, r7, #4
    4326:	42bb      	cmp	r3, r7
    4328:	41bf      	sbcs	r7, r7
    432a:	427f      	negs	r7, r7
    432c:	19e4      	adds	r4, r4, r7
    432e:	001f      	movs	r7, r3
    4330:	0223      	lsls	r3, r4, #8
    4332:	d525      	bpl.n	4380 <__aeabi_dsub+0x174>
    4334:	4b86      	ldr	r3, [pc, #536]	; (4550 <__aeabi_dsub+0x344>)
    4336:	3601      	adds	r6, #1
    4338:	429e      	cmp	r6, r3
    433a:	d100      	bne.n	433e <__aeabi_dsub+0x132>
    433c:	e0af      	b.n	449e <__aeabi_dsub+0x292>
    433e:	4b85      	ldr	r3, [pc, #532]	; (4554 <__aeabi_dsub+0x348>)
    4340:	2501      	movs	r5, #1
    4342:	401c      	ands	r4, r3
    4344:	4643      	mov	r3, r8
    4346:	0762      	lsls	r2, r4, #29
    4348:	08ff      	lsrs	r7, r7, #3
    434a:	0264      	lsls	r4, r4, #9
    434c:	0576      	lsls	r6, r6, #21
    434e:	4317      	orrs	r7, r2
    4350:	0b24      	lsrs	r4, r4, #12
    4352:	0d76      	lsrs	r6, r6, #21
    4354:	401d      	ands	r5, r3
    4356:	2100      	movs	r1, #0
    4358:	0324      	lsls	r4, r4, #12
    435a:	0b23      	lsrs	r3, r4, #12
    435c:	0d0c      	lsrs	r4, r1, #20
    435e:	4a7e      	ldr	r2, [pc, #504]	; (4558 <__aeabi_dsub+0x34c>)
    4360:	0524      	lsls	r4, r4, #20
    4362:	431c      	orrs	r4, r3
    4364:	4014      	ands	r4, r2
    4366:	0533      	lsls	r3, r6, #20
    4368:	4323      	orrs	r3, r4
    436a:	005b      	lsls	r3, r3, #1
    436c:	07ed      	lsls	r5, r5, #31
    436e:	085b      	lsrs	r3, r3, #1
    4370:	432b      	orrs	r3, r5
    4372:	0038      	movs	r0, r7
    4374:	0019      	movs	r1, r3
    4376:	bc1c      	pop	{r2, r3, r4}
    4378:	4690      	mov	r8, r2
    437a:	4699      	mov	r9, r3
    437c:	46a2      	mov	sl, r4
    437e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4380:	2501      	movs	r5, #1
    4382:	4643      	mov	r3, r8
    4384:	0762      	lsls	r2, r4, #29
    4386:	08ff      	lsrs	r7, r7, #3
    4388:	4317      	orrs	r7, r2
    438a:	08e4      	lsrs	r4, r4, #3
    438c:	401d      	ands	r5, r3
    438e:	4b70      	ldr	r3, [pc, #448]	; (4550 <__aeabi_dsub+0x344>)
    4390:	429e      	cmp	r6, r3
    4392:	d036      	beq.n	4402 <__aeabi_dsub+0x1f6>
    4394:	0324      	lsls	r4, r4, #12
    4396:	0576      	lsls	r6, r6, #21
    4398:	0b24      	lsrs	r4, r4, #12
    439a:	0d76      	lsrs	r6, r6, #21
    439c:	e7db      	b.n	4356 <__aeabi_dsub+0x14a>
    439e:	4663      	mov	r3, ip
    43a0:	1af3      	subs	r3, r6, r3
    43a2:	2b00      	cmp	r3, #0
    43a4:	dc00      	bgt.n	43a8 <__aeabi_dsub+0x19c>
    43a6:	e094      	b.n	44d2 <__aeabi_dsub+0x2c6>
    43a8:	4660      	mov	r0, ip
    43aa:	2800      	cmp	r0, #0
    43ac:	d035      	beq.n	441a <__aeabi_dsub+0x20e>
    43ae:	4868      	ldr	r0, [pc, #416]	; (4550 <__aeabi_dsub+0x344>)
    43b0:	4286      	cmp	r6, r0
    43b2:	d0b1      	beq.n	4318 <__aeabi_dsub+0x10c>
    43b4:	2780      	movs	r7, #128	; 0x80
    43b6:	043f      	lsls	r7, r7, #16
    43b8:	4339      	orrs	r1, r7
    43ba:	2b38      	cmp	r3, #56	; 0x38
    43bc:	dc00      	bgt.n	43c0 <__aeabi_dsub+0x1b4>
    43be:	e0fd      	b.n	45bc <__aeabi_dsub+0x3b0>
    43c0:	430a      	orrs	r2, r1
    43c2:	0017      	movs	r7, r2
    43c4:	2100      	movs	r1, #0
    43c6:	1e7a      	subs	r2, r7, #1
    43c8:	4197      	sbcs	r7, r2
    43ca:	4457      	add	r7, sl
    43cc:	4557      	cmp	r7, sl
    43ce:	4180      	sbcs	r0, r0
    43d0:	1909      	adds	r1, r1, r4
    43d2:	4244      	negs	r4, r0
    43d4:	190c      	adds	r4, r1, r4
    43d6:	0223      	lsls	r3, r4, #8
    43d8:	d53a      	bpl.n	4450 <__aeabi_dsub+0x244>
    43da:	4b5d      	ldr	r3, [pc, #372]	; (4550 <__aeabi_dsub+0x344>)
    43dc:	3601      	adds	r6, #1
    43de:	429e      	cmp	r6, r3
    43e0:	d100      	bne.n	43e4 <__aeabi_dsub+0x1d8>
    43e2:	e14b      	b.n	467c <__aeabi_dsub+0x470>
    43e4:	2201      	movs	r2, #1
    43e6:	4b5b      	ldr	r3, [pc, #364]	; (4554 <__aeabi_dsub+0x348>)
    43e8:	401c      	ands	r4, r3
    43ea:	087b      	lsrs	r3, r7, #1
    43ec:	4017      	ands	r7, r2
    43ee:	431f      	orrs	r7, r3
    43f0:	07e2      	lsls	r2, r4, #31
    43f2:	4317      	orrs	r7, r2
    43f4:	0864      	lsrs	r4, r4, #1
    43f6:	e78f      	b.n	4318 <__aeabi_dsub+0x10c>
    43f8:	0008      	movs	r0, r1
    43fa:	4310      	orrs	r0, r2
    43fc:	d000      	beq.n	4400 <__aeabi_dsub+0x1f4>
    43fe:	e724      	b.n	424a <__aeabi_dsub+0x3e>
    4400:	e721      	b.n	4246 <__aeabi_dsub+0x3a>
    4402:	0023      	movs	r3, r4
    4404:	433b      	orrs	r3, r7
    4406:	d100      	bne.n	440a <__aeabi_dsub+0x1fe>
    4408:	e1b9      	b.n	477e <__aeabi_dsub+0x572>
    440a:	2280      	movs	r2, #128	; 0x80
    440c:	0312      	lsls	r2, r2, #12
    440e:	4314      	orrs	r4, r2
    4410:	0324      	lsls	r4, r4, #12
    4412:	0b24      	lsrs	r4, r4, #12
    4414:	e79f      	b.n	4356 <__aeabi_dsub+0x14a>
    4416:	002e      	movs	r6, r5
    4418:	e77e      	b.n	4318 <__aeabi_dsub+0x10c>
    441a:	0008      	movs	r0, r1
    441c:	4310      	orrs	r0, r2
    441e:	d100      	bne.n	4422 <__aeabi_dsub+0x216>
    4420:	e0ca      	b.n	45b8 <__aeabi_dsub+0x3ac>
    4422:	1e58      	subs	r0, r3, #1
    4424:	4684      	mov	ip, r0
    4426:	2800      	cmp	r0, #0
    4428:	d000      	beq.n	442c <__aeabi_dsub+0x220>
    442a:	e0e7      	b.n	45fc <__aeabi_dsub+0x3f0>
    442c:	4452      	add	r2, sl
    442e:	4552      	cmp	r2, sl
    4430:	4180      	sbcs	r0, r0
    4432:	1864      	adds	r4, r4, r1
    4434:	4240      	negs	r0, r0
    4436:	1824      	adds	r4, r4, r0
    4438:	0017      	movs	r7, r2
    443a:	2601      	movs	r6, #1
    443c:	0223      	lsls	r3, r4, #8
    443e:	d507      	bpl.n	4450 <__aeabi_dsub+0x244>
    4440:	2602      	movs	r6, #2
    4442:	e7cf      	b.n	43e4 <__aeabi_dsub+0x1d8>
    4444:	4664      	mov	r4, ip
    4446:	432c      	orrs	r4, r5
    4448:	d100      	bne.n	444c <__aeabi_dsub+0x240>
    444a:	e1b3      	b.n	47b4 <__aeabi_dsub+0x5a8>
    444c:	002c      	movs	r4, r5
    444e:	4667      	mov	r7, ip
    4450:	077b      	lsls	r3, r7, #29
    4452:	d000      	beq.n	4456 <__aeabi_dsub+0x24a>
    4454:	e762      	b.n	431c <__aeabi_dsub+0x110>
    4456:	0763      	lsls	r3, r4, #29
    4458:	08ff      	lsrs	r7, r7, #3
    445a:	431f      	orrs	r7, r3
    445c:	2501      	movs	r5, #1
    445e:	4643      	mov	r3, r8
    4460:	08e4      	lsrs	r4, r4, #3
    4462:	401d      	ands	r5, r3
    4464:	e793      	b.n	438e <__aeabi_dsub+0x182>
    4466:	2d00      	cmp	r5, #0
    4468:	d178      	bne.n	455c <__aeabi_dsub+0x350>
    446a:	1c75      	adds	r5, r6, #1
    446c:	056d      	lsls	r5, r5, #21
    446e:	0d6d      	lsrs	r5, r5, #21
    4470:	2d01      	cmp	r5, #1
    4472:	dc00      	bgt.n	4476 <__aeabi_dsub+0x26a>
    4474:	e0f2      	b.n	465c <__aeabi_dsub+0x450>
    4476:	4650      	mov	r0, sl
    4478:	1a80      	subs	r0, r0, r2
    447a:	4582      	cmp	sl, r0
    447c:	41bf      	sbcs	r7, r7
    447e:	1a65      	subs	r5, r4, r1
    4480:	427f      	negs	r7, r7
    4482:	1bed      	subs	r5, r5, r7
    4484:	4684      	mov	ip, r0
    4486:	0228      	lsls	r0, r5, #8
    4488:	d400      	bmi.n	448c <__aeabi_dsub+0x280>
    448a:	e08c      	b.n	45a6 <__aeabi_dsub+0x39a>
    448c:	4650      	mov	r0, sl
    448e:	1a17      	subs	r7, r2, r0
    4490:	42ba      	cmp	r2, r7
    4492:	4192      	sbcs	r2, r2
    4494:	1b0c      	subs	r4, r1, r4
    4496:	4255      	negs	r5, r2
    4498:	1b65      	subs	r5, r4, r5
    449a:	4698      	mov	r8, r3
    449c:	e714      	b.n	42c8 <__aeabi_dsub+0xbc>
    449e:	2501      	movs	r5, #1
    44a0:	4643      	mov	r3, r8
    44a2:	2400      	movs	r4, #0
    44a4:	401d      	ands	r5, r3
    44a6:	2700      	movs	r7, #0
    44a8:	e755      	b.n	4356 <__aeabi_dsub+0x14a>
    44aa:	4c2a      	ldr	r4, [pc, #168]	; (4554 <__aeabi_dsub+0x348>)
    44ac:	1af6      	subs	r6, r6, r3
    44ae:	402c      	ands	r4, r5
    44b0:	e732      	b.n	4318 <__aeabi_dsub+0x10c>
    44b2:	003d      	movs	r5, r7
    44b4:	3828      	subs	r0, #40	; 0x28
    44b6:	4085      	lsls	r5, r0
    44b8:	2700      	movs	r7, #0
    44ba:	e717      	b.n	42ec <__aeabi_dsub+0xe0>
    44bc:	0038      	movs	r0, r7
    44be:	f000 fa27 	bl	4910 <__clzsi2>
    44c2:	3020      	adds	r0, #32
    44c4:	e706      	b.n	42d4 <__aeabi_dsub+0xc8>
    44c6:	430a      	orrs	r2, r1
    44c8:	0017      	movs	r7, r2
    44ca:	2100      	movs	r1, #0
    44cc:	1e7a      	subs	r2, r7, #1
    44ce:	4197      	sbcs	r7, r2
    44d0:	e6ee      	b.n	42b0 <__aeabi_dsub+0xa4>
    44d2:	2b00      	cmp	r3, #0
    44d4:	d000      	beq.n	44d8 <__aeabi_dsub+0x2cc>
    44d6:	e0e5      	b.n	46a4 <__aeabi_dsub+0x498>
    44d8:	1c73      	adds	r3, r6, #1
    44da:	469c      	mov	ip, r3
    44dc:	055b      	lsls	r3, r3, #21
    44de:	0d5b      	lsrs	r3, r3, #21
    44e0:	2b01      	cmp	r3, #1
    44e2:	dc00      	bgt.n	44e6 <__aeabi_dsub+0x2da>
    44e4:	e09f      	b.n	4626 <__aeabi_dsub+0x41a>
    44e6:	4b1a      	ldr	r3, [pc, #104]	; (4550 <__aeabi_dsub+0x344>)
    44e8:	459c      	cmp	ip, r3
    44ea:	d100      	bne.n	44ee <__aeabi_dsub+0x2e2>
    44ec:	e0c5      	b.n	467a <__aeabi_dsub+0x46e>
    44ee:	4452      	add	r2, sl
    44f0:	4552      	cmp	r2, sl
    44f2:	4180      	sbcs	r0, r0
    44f4:	1864      	adds	r4, r4, r1
    44f6:	4240      	negs	r0, r0
    44f8:	1824      	adds	r4, r4, r0
    44fa:	07e7      	lsls	r7, r4, #31
    44fc:	0852      	lsrs	r2, r2, #1
    44fe:	4317      	orrs	r7, r2
    4500:	0864      	lsrs	r4, r4, #1
    4502:	4666      	mov	r6, ip
    4504:	e708      	b.n	4318 <__aeabi_dsub+0x10c>
    4506:	4812      	ldr	r0, [pc, #72]	; (4550 <__aeabi_dsub+0x344>)
    4508:	4285      	cmp	r5, r0
    450a:	d100      	bne.n	450e <__aeabi_dsub+0x302>
    450c:	e085      	b.n	461a <__aeabi_dsub+0x40e>
    450e:	001d      	movs	r5, r3
    4510:	e6bc      	b.n	428c <__aeabi_dsub+0x80>
    4512:	0029      	movs	r1, r5
    4514:	3e1f      	subs	r6, #31
    4516:	40f1      	lsrs	r1, r6
    4518:	2b20      	cmp	r3, #32
    451a:	d100      	bne.n	451e <__aeabi_dsub+0x312>
    451c:	e07f      	b.n	461e <__aeabi_dsub+0x412>
    451e:	2240      	movs	r2, #64	; 0x40
    4520:	1ad3      	subs	r3, r2, r3
    4522:	409d      	lsls	r5, r3
    4524:	432f      	orrs	r7, r5
    4526:	1e7d      	subs	r5, r7, #1
    4528:	41af      	sbcs	r7, r5
    452a:	2400      	movs	r4, #0
    452c:	430f      	orrs	r7, r1
    452e:	2600      	movs	r6, #0
    4530:	e78e      	b.n	4450 <__aeabi_dsub+0x244>
    4532:	002b      	movs	r3, r5
    4534:	000f      	movs	r7, r1
    4536:	3b20      	subs	r3, #32
    4538:	40df      	lsrs	r7, r3
    453a:	2d20      	cmp	r5, #32
    453c:	d071      	beq.n	4622 <__aeabi_dsub+0x416>
    453e:	2340      	movs	r3, #64	; 0x40
    4540:	1b5d      	subs	r5, r3, r5
    4542:	40a9      	lsls	r1, r5
    4544:	430a      	orrs	r2, r1
    4546:	1e51      	subs	r1, r2, #1
    4548:	418a      	sbcs	r2, r1
    454a:	2100      	movs	r1, #0
    454c:	4317      	orrs	r7, r2
    454e:	e6af      	b.n	42b0 <__aeabi_dsub+0xa4>
    4550:	000007ff 	.word	0x000007ff
    4554:	ff7fffff 	.word	0xff7fffff
    4558:	800fffff 	.word	0x800fffff
    455c:	2e00      	cmp	r6, #0
    455e:	d03e      	beq.n	45de <__aeabi_dsub+0x3d2>
    4560:	4eb3      	ldr	r6, [pc, #716]	; (4830 <__aeabi_dsub+0x624>)
    4562:	45b4      	cmp	ip, r6
    4564:	d045      	beq.n	45f2 <__aeabi_dsub+0x3e6>
    4566:	2680      	movs	r6, #128	; 0x80
    4568:	0436      	lsls	r6, r6, #16
    456a:	426d      	negs	r5, r5
    456c:	4334      	orrs	r4, r6
    456e:	2d38      	cmp	r5, #56	; 0x38
    4570:	dd00      	ble.n	4574 <__aeabi_dsub+0x368>
    4572:	e0a8      	b.n	46c6 <__aeabi_dsub+0x4ba>
    4574:	2d1f      	cmp	r5, #31
    4576:	dd00      	ble.n	457a <__aeabi_dsub+0x36e>
    4578:	e11f      	b.n	47ba <__aeabi_dsub+0x5ae>
    457a:	2620      	movs	r6, #32
    457c:	0027      	movs	r7, r4
    457e:	4650      	mov	r0, sl
    4580:	1b76      	subs	r6, r6, r5
    4582:	40b7      	lsls	r7, r6
    4584:	40e8      	lsrs	r0, r5
    4586:	4307      	orrs	r7, r0
    4588:	4650      	mov	r0, sl
    458a:	40b0      	lsls	r0, r6
    458c:	1e46      	subs	r6, r0, #1
    458e:	41b0      	sbcs	r0, r6
    4590:	40ec      	lsrs	r4, r5
    4592:	4338      	orrs	r0, r7
    4594:	1a17      	subs	r7, r2, r0
    4596:	42ba      	cmp	r2, r7
    4598:	4192      	sbcs	r2, r2
    459a:	1b0c      	subs	r4, r1, r4
    459c:	4252      	negs	r2, r2
    459e:	1aa4      	subs	r4, r4, r2
    45a0:	4666      	mov	r6, ip
    45a2:	4698      	mov	r8, r3
    45a4:	e68b      	b.n	42be <__aeabi_dsub+0xb2>
    45a6:	4664      	mov	r4, ip
    45a8:	4667      	mov	r7, ip
    45aa:	432c      	orrs	r4, r5
    45ac:	d000      	beq.n	45b0 <__aeabi_dsub+0x3a4>
    45ae:	e68b      	b.n	42c8 <__aeabi_dsub+0xbc>
    45b0:	2500      	movs	r5, #0
    45b2:	2600      	movs	r6, #0
    45b4:	2700      	movs	r7, #0
    45b6:	e6ea      	b.n	438e <__aeabi_dsub+0x182>
    45b8:	001e      	movs	r6, r3
    45ba:	e6ad      	b.n	4318 <__aeabi_dsub+0x10c>
    45bc:	2b1f      	cmp	r3, #31
    45be:	dc60      	bgt.n	4682 <__aeabi_dsub+0x476>
    45c0:	2720      	movs	r7, #32
    45c2:	1af8      	subs	r0, r7, r3
    45c4:	000f      	movs	r7, r1
    45c6:	4684      	mov	ip, r0
    45c8:	4087      	lsls	r7, r0
    45ca:	0010      	movs	r0, r2
    45cc:	40d8      	lsrs	r0, r3
    45ce:	4307      	orrs	r7, r0
    45d0:	4660      	mov	r0, ip
    45d2:	4082      	lsls	r2, r0
    45d4:	1e50      	subs	r0, r2, #1
    45d6:	4182      	sbcs	r2, r0
    45d8:	40d9      	lsrs	r1, r3
    45da:	4317      	orrs	r7, r2
    45dc:	e6f5      	b.n	43ca <__aeabi_dsub+0x1be>
    45de:	0026      	movs	r6, r4
    45e0:	4650      	mov	r0, sl
    45e2:	4306      	orrs	r6, r0
    45e4:	d005      	beq.n	45f2 <__aeabi_dsub+0x3e6>
    45e6:	43ed      	mvns	r5, r5
    45e8:	2d00      	cmp	r5, #0
    45ea:	d0d3      	beq.n	4594 <__aeabi_dsub+0x388>
    45ec:	4e90      	ldr	r6, [pc, #576]	; (4830 <__aeabi_dsub+0x624>)
    45ee:	45b4      	cmp	ip, r6
    45f0:	d1bd      	bne.n	456e <__aeabi_dsub+0x362>
    45f2:	000c      	movs	r4, r1
    45f4:	0017      	movs	r7, r2
    45f6:	4666      	mov	r6, ip
    45f8:	4698      	mov	r8, r3
    45fa:	e68d      	b.n	4318 <__aeabi_dsub+0x10c>
    45fc:	488c      	ldr	r0, [pc, #560]	; (4830 <__aeabi_dsub+0x624>)
    45fe:	4283      	cmp	r3, r0
    4600:	d00b      	beq.n	461a <__aeabi_dsub+0x40e>
    4602:	4663      	mov	r3, ip
    4604:	e6d9      	b.n	43ba <__aeabi_dsub+0x1ae>
    4606:	2d00      	cmp	r5, #0
    4608:	d000      	beq.n	460c <__aeabi_dsub+0x400>
    460a:	e096      	b.n	473a <__aeabi_dsub+0x52e>
    460c:	0008      	movs	r0, r1
    460e:	4310      	orrs	r0, r2
    4610:	d100      	bne.n	4614 <__aeabi_dsub+0x408>
    4612:	e0e2      	b.n	47da <__aeabi_dsub+0x5ce>
    4614:	000c      	movs	r4, r1
    4616:	0017      	movs	r7, r2
    4618:	4698      	mov	r8, r3
    461a:	4e85      	ldr	r6, [pc, #532]	; (4830 <__aeabi_dsub+0x624>)
    461c:	e67c      	b.n	4318 <__aeabi_dsub+0x10c>
    461e:	2500      	movs	r5, #0
    4620:	e780      	b.n	4524 <__aeabi_dsub+0x318>
    4622:	2100      	movs	r1, #0
    4624:	e78e      	b.n	4544 <__aeabi_dsub+0x338>
    4626:	0023      	movs	r3, r4
    4628:	4650      	mov	r0, sl
    462a:	4303      	orrs	r3, r0
    462c:	2e00      	cmp	r6, #0
    462e:	d000      	beq.n	4632 <__aeabi_dsub+0x426>
    4630:	e0a8      	b.n	4784 <__aeabi_dsub+0x578>
    4632:	2b00      	cmp	r3, #0
    4634:	d100      	bne.n	4638 <__aeabi_dsub+0x42c>
    4636:	e0de      	b.n	47f6 <__aeabi_dsub+0x5ea>
    4638:	000b      	movs	r3, r1
    463a:	4313      	orrs	r3, r2
    463c:	d100      	bne.n	4640 <__aeabi_dsub+0x434>
    463e:	e66b      	b.n	4318 <__aeabi_dsub+0x10c>
    4640:	4452      	add	r2, sl
    4642:	4552      	cmp	r2, sl
    4644:	4180      	sbcs	r0, r0
    4646:	1864      	adds	r4, r4, r1
    4648:	4240      	negs	r0, r0
    464a:	1824      	adds	r4, r4, r0
    464c:	0017      	movs	r7, r2
    464e:	0223      	lsls	r3, r4, #8
    4650:	d400      	bmi.n	4654 <__aeabi_dsub+0x448>
    4652:	e6fd      	b.n	4450 <__aeabi_dsub+0x244>
    4654:	4b77      	ldr	r3, [pc, #476]	; (4834 <__aeabi_dsub+0x628>)
    4656:	4666      	mov	r6, ip
    4658:	401c      	ands	r4, r3
    465a:	e65d      	b.n	4318 <__aeabi_dsub+0x10c>
    465c:	0025      	movs	r5, r4
    465e:	4650      	mov	r0, sl
    4660:	4305      	orrs	r5, r0
    4662:	2e00      	cmp	r6, #0
    4664:	d1cf      	bne.n	4606 <__aeabi_dsub+0x3fa>
    4666:	2d00      	cmp	r5, #0
    4668:	d14f      	bne.n	470a <__aeabi_dsub+0x4fe>
    466a:	000c      	movs	r4, r1
    466c:	4314      	orrs	r4, r2
    466e:	d100      	bne.n	4672 <__aeabi_dsub+0x466>
    4670:	e0a0      	b.n	47b4 <__aeabi_dsub+0x5a8>
    4672:	000c      	movs	r4, r1
    4674:	0017      	movs	r7, r2
    4676:	4698      	mov	r8, r3
    4678:	e64e      	b.n	4318 <__aeabi_dsub+0x10c>
    467a:	4666      	mov	r6, ip
    467c:	2400      	movs	r4, #0
    467e:	2700      	movs	r7, #0
    4680:	e685      	b.n	438e <__aeabi_dsub+0x182>
    4682:	001f      	movs	r7, r3
    4684:	0008      	movs	r0, r1
    4686:	3f20      	subs	r7, #32
    4688:	40f8      	lsrs	r0, r7
    468a:	0007      	movs	r7, r0
    468c:	2b20      	cmp	r3, #32
    468e:	d100      	bne.n	4692 <__aeabi_dsub+0x486>
    4690:	e08e      	b.n	47b0 <__aeabi_dsub+0x5a4>
    4692:	2040      	movs	r0, #64	; 0x40
    4694:	1ac3      	subs	r3, r0, r3
    4696:	4099      	lsls	r1, r3
    4698:	430a      	orrs	r2, r1
    469a:	1e51      	subs	r1, r2, #1
    469c:	418a      	sbcs	r2, r1
    469e:	2100      	movs	r1, #0
    46a0:	4317      	orrs	r7, r2
    46a2:	e692      	b.n	43ca <__aeabi_dsub+0x1be>
    46a4:	2e00      	cmp	r6, #0
    46a6:	d114      	bne.n	46d2 <__aeabi_dsub+0x4c6>
    46a8:	0026      	movs	r6, r4
    46aa:	4650      	mov	r0, sl
    46ac:	4306      	orrs	r6, r0
    46ae:	d062      	beq.n	4776 <__aeabi_dsub+0x56a>
    46b0:	43db      	mvns	r3, r3
    46b2:	2b00      	cmp	r3, #0
    46b4:	d15c      	bne.n	4770 <__aeabi_dsub+0x564>
    46b6:	1887      	adds	r7, r0, r2
    46b8:	4297      	cmp	r7, r2
    46ba:	4192      	sbcs	r2, r2
    46bc:	1864      	adds	r4, r4, r1
    46be:	4252      	negs	r2, r2
    46c0:	18a4      	adds	r4, r4, r2
    46c2:	4666      	mov	r6, ip
    46c4:	e687      	b.n	43d6 <__aeabi_dsub+0x1ca>
    46c6:	4650      	mov	r0, sl
    46c8:	4320      	orrs	r0, r4
    46ca:	1e44      	subs	r4, r0, #1
    46cc:	41a0      	sbcs	r0, r4
    46ce:	2400      	movs	r4, #0
    46d0:	e760      	b.n	4594 <__aeabi_dsub+0x388>
    46d2:	4e57      	ldr	r6, [pc, #348]	; (4830 <__aeabi_dsub+0x624>)
    46d4:	45b4      	cmp	ip, r6
    46d6:	d04e      	beq.n	4776 <__aeabi_dsub+0x56a>
    46d8:	2680      	movs	r6, #128	; 0x80
    46da:	0436      	lsls	r6, r6, #16
    46dc:	425b      	negs	r3, r3
    46de:	4334      	orrs	r4, r6
    46e0:	2b38      	cmp	r3, #56	; 0x38
    46e2:	dd00      	ble.n	46e6 <__aeabi_dsub+0x4da>
    46e4:	e07f      	b.n	47e6 <__aeabi_dsub+0x5da>
    46e6:	2b1f      	cmp	r3, #31
    46e8:	dd00      	ble.n	46ec <__aeabi_dsub+0x4e0>
    46ea:	e08b      	b.n	4804 <__aeabi_dsub+0x5f8>
    46ec:	2620      	movs	r6, #32
    46ee:	0027      	movs	r7, r4
    46f0:	4650      	mov	r0, sl
    46f2:	1af6      	subs	r6, r6, r3
    46f4:	40b7      	lsls	r7, r6
    46f6:	40d8      	lsrs	r0, r3
    46f8:	4307      	orrs	r7, r0
    46fa:	4650      	mov	r0, sl
    46fc:	40b0      	lsls	r0, r6
    46fe:	1e46      	subs	r6, r0, #1
    4700:	41b0      	sbcs	r0, r6
    4702:	4307      	orrs	r7, r0
    4704:	40dc      	lsrs	r4, r3
    4706:	18bf      	adds	r7, r7, r2
    4708:	e7d6      	b.n	46b8 <__aeabi_dsub+0x4ac>
    470a:	000d      	movs	r5, r1
    470c:	4315      	orrs	r5, r2
    470e:	d100      	bne.n	4712 <__aeabi_dsub+0x506>
    4710:	e602      	b.n	4318 <__aeabi_dsub+0x10c>
    4712:	4650      	mov	r0, sl
    4714:	1a80      	subs	r0, r0, r2
    4716:	4582      	cmp	sl, r0
    4718:	41bf      	sbcs	r7, r7
    471a:	1a65      	subs	r5, r4, r1
    471c:	427f      	negs	r7, r7
    471e:	1bed      	subs	r5, r5, r7
    4720:	4684      	mov	ip, r0
    4722:	0228      	lsls	r0, r5, #8
    4724:	d400      	bmi.n	4728 <__aeabi_dsub+0x51c>
    4726:	e68d      	b.n	4444 <__aeabi_dsub+0x238>
    4728:	4650      	mov	r0, sl
    472a:	1a17      	subs	r7, r2, r0
    472c:	42ba      	cmp	r2, r7
    472e:	4192      	sbcs	r2, r2
    4730:	1b0c      	subs	r4, r1, r4
    4732:	4252      	negs	r2, r2
    4734:	1aa4      	subs	r4, r4, r2
    4736:	4698      	mov	r8, r3
    4738:	e5ee      	b.n	4318 <__aeabi_dsub+0x10c>
    473a:	000d      	movs	r5, r1
    473c:	4315      	orrs	r5, r2
    473e:	d100      	bne.n	4742 <__aeabi_dsub+0x536>
    4740:	e76b      	b.n	461a <__aeabi_dsub+0x40e>
    4742:	4650      	mov	r0, sl
    4744:	0767      	lsls	r7, r4, #29
    4746:	08c0      	lsrs	r0, r0, #3
    4748:	4307      	orrs	r7, r0
    474a:	2080      	movs	r0, #128	; 0x80
    474c:	08e4      	lsrs	r4, r4, #3
    474e:	0300      	lsls	r0, r0, #12
    4750:	4204      	tst	r4, r0
    4752:	d007      	beq.n	4764 <__aeabi_dsub+0x558>
    4754:	08cd      	lsrs	r5, r1, #3
    4756:	4205      	tst	r5, r0
    4758:	d104      	bne.n	4764 <__aeabi_dsub+0x558>
    475a:	002c      	movs	r4, r5
    475c:	4698      	mov	r8, r3
    475e:	08d7      	lsrs	r7, r2, #3
    4760:	0749      	lsls	r1, r1, #29
    4762:	430f      	orrs	r7, r1
    4764:	0f7b      	lsrs	r3, r7, #29
    4766:	00e4      	lsls	r4, r4, #3
    4768:	431c      	orrs	r4, r3
    476a:	00ff      	lsls	r7, r7, #3
    476c:	4e30      	ldr	r6, [pc, #192]	; (4830 <__aeabi_dsub+0x624>)
    476e:	e5d3      	b.n	4318 <__aeabi_dsub+0x10c>
    4770:	4e2f      	ldr	r6, [pc, #188]	; (4830 <__aeabi_dsub+0x624>)
    4772:	45b4      	cmp	ip, r6
    4774:	d1b4      	bne.n	46e0 <__aeabi_dsub+0x4d4>
    4776:	000c      	movs	r4, r1
    4778:	0017      	movs	r7, r2
    477a:	4666      	mov	r6, ip
    477c:	e5cc      	b.n	4318 <__aeabi_dsub+0x10c>
    477e:	2700      	movs	r7, #0
    4780:	2400      	movs	r4, #0
    4782:	e5e8      	b.n	4356 <__aeabi_dsub+0x14a>
    4784:	2b00      	cmp	r3, #0
    4786:	d039      	beq.n	47fc <__aeabi_dsub+0x5f0>
    4788:	000b      	movs	r3, r1
    478a:	4313      	orrs	r3, r2
    478c:	d100      	bne.n	4790 <__aeabi_dsub+0x584>
    478e:	e744      	b.n	461a <__aeabi_dsub+0x40e>
    4790:	08c0      	lsrs	r0, r0, #3
    4792:	0767      	lsls	r7, r4, #29
    4794:	4307      	orrs	r7, r0
    4796:	2080      	movs	r0, #128	; 0x80
    4798:	08e4      	lsrs	r4, r4, #3
    479a:	0300      	lsls	r0, r0, #12
    479c:	4204      	tst	r4, r0
    479e:	d0e1      	beq.n	4764 <__aeabi_dsub+0x558>
    47a0:	08cb      	lsrs	r3, r1, #3
    47a2:	4203      	tst	r3, r0
    47a4:	d1de      	bne.n	4764 <__aeabi_dsub+0x558>
    47a6:	08d7      	lsrs	r7, r2, #3
    47a8:	0749      	lsls	r1, r1, #29
    47aa:	430f      	orrs	r7, r1
    47ac:	001c      	movs	r4, r3
    47ae:	e7d9      	b.n	4764 <__aeabi_dsub+0x558>
    47b0:	2100      	movs	r1, #0
    47b2:	e771      	b.n	4698 <__aeabi_dsub+0x48c>
    47b4:	2500      	movs	r5, #0
    47b6:	2700      	movs	r7, #0
    47b8:	e5e9      	b.n	438e <__aeabi_dsub+0x182>
    47ba:	002e      	movs	r6, r5
    47bc:	0027      	movs	r7, r4
    47be:	3e20      	subs	r6, #32
    47c0:	40f7      	lsrs	r7, r6
    47c2:	2d20      	cmp	r5, #32
    47c4:	d02f      	beq.n	4826 <__aeabi_dsub+0x61a>
    47c6:	2640      	movs	r6, #64	; 0x40
    47c8:	1b75      	subs	r5, r6, r5
    47ca:	40ac      	lsls	r4, r5
    47cc:	4650      	mov	r0, sl
    47ce:	4320      	orrs	r0, r4
    47d0:	1e44      	subs	r4, r0, #1
    47d2:	41a0      	sbcs	r0, r4
    47d4:	2400      	movs	r4, #0
    47d6:	4338      	orrs	r0, r7
    47d8:	e6dc      	b.n	4594 <__aeabi_dsub+0x388>
    47da:	2480      	movs	r4, #128	; 0x80
    47dc:	2500      	movs	r5, #0
    47de:	0324      	lsls	r4, r4, #12
    47e0:	4e13      	ldr	r6, [pc, #76]	; (4830 <__aeabi_dsub+0x624>)
    47e2:	2700      	movs	r7, #0
    47e4:	e5d3      	b.n	438e <__aeabi_dsub+0x182>
    47e6:	4650      	mov	r0, sl
    47e8:	4320      	orrs	r0, r4
    47ea:	0007      	movs	r7, r0
    47ec:	1e78      	subs	r0, r7, #1
    47ee:	4187      	sbcs	r7, r0
    47f0:	2400      	movs	r4, #0
    47f2:	18bf      	adds	r7, r7, r2
    47f4:	e760      	b.n	46b8 <__aeabi_dsub+0x4ac>
    47f6:	000c      	movs	r4, r1
    47f8:	0017      	movs	r7, r2
    47fa:	e58d      	b.n	4318 <__aeabi_dsub+0x10c>
    47fc:	000c      	movs	r4, r1
    47fe:	0017      	movs	r7, r2
    4800:	4e0b      	ldr	r6, [pc, #44]	; (4830 <__aeabi_dsub+0x624>)
    4802:	e589      	b.n	4318 <__aeabi_dsub+0x10c>
    4804:	001e      	movs	r6, r3
    4806:	0027      	movs	r7, r4
    4808:	3e20      	subs	r6, #32
    480a:	40f7      	lsrs	r7, r6
    480c:	2b20      	cmp	r3, #32
    480e:	d00c      	beq.n	482a <__aeabi_dsub+0x61e>
    4810:	2640      	movs	r6, #64	; 0x40
    4812:	1af3      	subs	r3, r6, r3
    4814:	409c      	lsls	r4, r3
    4816:	4650      	mov	r0, sl
    4818:	4320      	orrs	r0, r4
    481a:	1e44      	subs	r4, r0, #1
    481c:	41a0      	sbcs	r0, r4
    481e:	4307      	orrs	r7, r0
    4820:	2400      	movs	r4, #0
    4822:	18bf      	adds	r7, r7, r2
    4824:	e748      	b.n	46b8 <__aeabi_dsub+0x4ac>
    4826:	2400      	movs	r4, #0
    4828:	e7d0      	b.n	47cc <__aeabi_dsub+0x5c0>
    482a:	2400      	movs	r4, #0
    482c:	e7f3      	b.n	4816 <__aeabi_dsub+0x60a>
    482e:	46c0      	nop			; (mov r8, r8)
    4830:	000007ff 	.word	0x000007ff
    4834:	ff7fffff 	.word	0xff7fffff

00004838 <__aeabi_d2iz>:
    4838:	b530      	push	{r4, r5, lr}
    483a:	4d13      	ldr	r5, [pc, #76]	; (4888 <__aeabi_d2iz+0x50>)
    483c:	030a      	lsls	r2, r1, #12
    483e:	004b      	lsls	r3, r1, #1
    4840:	0b12      	lsrs	r2, r2, #12
    4842:	0d5b      	lsrs	r3, r3, #21
    4844:	0fc9      	lsrs	r1, r1, #31
    4846:	2400      	movs	r4, #0
    4848:	42ab      	cmp	r3, r5
    484a:	dd10      	ble.n	486e <__aeabi_d2iz+0x36>
    484c:	4c0f      	ldr	r4, [pc, #60]	; (488c <__aeabi_d2iz+0x54>)
    484e:	42a3      	cmp	r3, r4
    4850:	dc0f      	bgt.n	4872 <__aeabi_d2iz+0x3a>
    4852:	2480      	movs	r4, #128	; 0x80
    4854:	4d0e      	ldr	r5, [pc, #56]	; (4890 <__aeabi_d2iz+0x58>)
    4856:	0364      	lsls	r4, r4, #13
    4858:	4322      	orrs	r2, r4
    485a:	1aed      	subs	r5, r5, r3
    485c:	2d1f      	cmp	r5, #31
    485e:	dd0b      	ble.n	4878 <__aeabi_d2iz+0x40>
    4860:	480c      	ldr	r0, [pc, #48]	; (4894 <__aeabi_d2iz+0x5c>)
    4862:	1ac3      	subs	r3, r0, r3
    4864:	40da      	lsrs	r2, r3
    4866:	4254      	negs	r4, r2
    4868:	2900      	cmp	r1, #0
    486a:	d100      	bne.n	486e <__aeabi_d2iz+0x36>
    486c:	0014      	movs	r4, r2
    486e:	0020      	movs	r0, r4
    4870:	bd30      	pop	{r4, r5, pc}
    4872:	4b09      	ldr	r3, [pc, #36]	; (4898 <__aeabi_d2iz+0x60>)
    4874:	18cc      	adds	r4, r1, r3
    4876:	e7fa      	b.n	486e <__aeabi_d2iz+0x36>
    4878:	4c08      	ldr	r4, [pc, #32]	; (489c <__aeabi_d2iz+0x64>)
    487a:	40e8      	lsrs	r0, r5
    487c:	46a4      	mov	ip, r4
    487e:	4463      	add	r3, ip
    4880:	409a      	lsls	r2, r3
    4882:	4302      	orrs	r2, r0
    4884:	e7ef      	b.n	4866 <__aeabi_d2iz+0x2e>
    4886:	46c0      	nop			; (mov r8, r8)
    4888:	000003fe 	.word	0x000003fe
    488c:	0000041d 	.word	0x0000041d
    4890:	00000433 	.word	0x00000433
    4894:	00000413 	.word	0x00000413
    4898:	7fffffff 	.word	0x7fffffff
    489c:	fffffbed 	.word	0xfffffbed

000048a0 <__aeabi_ui2d>:
    48a0:	b510      	push	{r4, lr}
    48a2:	1e04      	subs	r4, r0, #0
    48a4:	d028      	beq.n	48f8 <__aeabi_ui2d+0x58>
    48a6:	f000 f833 	bl	4910 <__clzsi2>
    48aa:	4b15      	ldr	r3, [pc, #84]	; (4900 <__aeabi_ui2d+0x60>)
    48ac:	4a15      	ldr	r2, [pc, #84]	; (4904 <__aeabi_ui2d+0x64>)
    48ae:	1a1b      	subs	r3, r3, r0
    48b0:	1ad2      	subs	r2, r2, r3
    48b2:	2a1f      	cmp	r2, #31
    48b4:	dd15      	ble.n	48e2 <__aeabi_ui2d+0x42>
    48b6:	4a14      	ldr	r2, [pc, #80]	; (4908 <__aeabi_ui2d+0x68>)
    48b8:	1ad2      	subs	r2, r2, r3
    48ba:	4094      	lsls	r4, r2
    48bc:	2200      	movs	r2, #0
    48be:	0324      	lsls	r4, r4, #12
    48c0:	055b      	lsls	r3, r3, #21
    48c2:	0b24      	lsrs	r4, r4, #12
    48c4:	0d5b      	lsrs	r3, r3, #21
    48c6:	2100      	movs	r1, #0
    48c8:	0010      	movs	r0, r2
    48ca:	0324      	lsls	r4, r4, #12
    48cc:	0d0a      	lsrs	r2, r1, #20
    48ce:	0b24      	lsrs	r4, r4, #12
    48d0:	0512      	lsls	r2, r2, #20
    48d2:	4322      	orrs	r2, r4
    48d4:	4c0d      	ldr	r4, [pc, #52]	; (490c <__aeabi_ui2d+0x6c>)
    48d6:	051b      	lsls	r3, r3, #20
    48d8:	4022      	ands	r2, r4
    48da:	4313      	orrs	r3, r2
    48dc:	005b      	lsls	r3, r3, #1
    48de:	0859      	lsrs	r1, r3, #1
    48e0:	bd10      	pop	{r4, pc}
    48e2:	0021      	movs	r1, r4
    48e4:	4091      	lsls	r1, r2
    48e6:	000a      	movs	r2, r1
    48e8:	210b      	movs	r1, #11
    48ea:	1a08      	subs	r0, r1, r0
    48ec:	40c4      	lsrs	r4, r0
    48ee:	055b      	lsls	r3, r3, #21
    48f0:	0324      	lsls	r4, r4, #12
    48f2:	0b24      	lsrs	r4, r4, #12
    48f4:	0d5b      	lsrs	r3, r3, #21
    48f6:	e7e6      	b.n	48c6 <__aeabi_ui2d+0x26>
    48f8:	2300      	movs	r3, #0
    48fa:	2400      	movs	r4, #0
    48fc:	2200      	movs	r2, #0
    48fe:	e7e2      	b.n	48c6 <__aeabi_ui2d+0x26>
    4900:	0000041e 	.word	0x0000041e
    4904:	00000433 	.word	0x00000433
    4908:	00000413 	.word	0x00000413
    490c:	800fffff 	.word	0x800fffff

00004910 <__clzsi2>:
    4910:	211c      	movs	r1, #28
    4912:	2301      	movs	r3, #1
    4914:	041b      	lsls	r3, r3, #16
    4916:	4298      	cmp	r0, r3
    4918:	d301      	bcc.n	491e <__clzsi2+0xe>
    491a:	0c00      	lsrs	r0, r0, #16
    491c:	3910      	subs	r1, #16
    491e:	0a1b      	lsrs	r3, r3, #8
    4920:	4298      	cmp	r0, r3
    4922:	d301      	bcc.n	4928 <__clzsi2+0x18>
    4924:	0a00      	lsrs	r0, r0, #8
    4926:	3908      	subs	r1, #8
    4928:	091b      	lsrs	r3, r3, #4
    492a:	4298      	cmp	r0, r3
    492c:	d301      	bcc.n	4932 <__clzsi2+0x22>
    492e:	0900      	lsrs	r0, r0, #4
    4930:	3904      	subs	r1, #4
    4932:	a202      	add	r2, pc, #8	; (adr r2, 493c <__clzsi2+0x2c>)
    4934:	5c10      	ldrb	r0, [r2, r0]
    4936:	1840      	adds	r0, r0, r1
    4938:	4770      	bx	lr
    493a:	46c0      	nop			; (mov r8, r8)
    493c:	02020304 	.word	0x02020304
    4940:	01010101 	.word	0x01010101
	...

0000494c <__libc_init_array>:
    494c:	b570      	push	{r4, r5, r6, lr}
    494e:	2600      	movs	r6, #0
    4950:	4d0c      	ldr	r5, [pc, #48]	; (4984 <__libc_init_array+0x38>)
    4952:	4c0d      	ldr	r4, [pc, #52]	; (4988 <__libc_init_array+0x3c>)
    4954:	1b64      	subs	r4, r4, r5
    4956:	10a4      	asrs	r4, r4, #2
    4958:	42a6      	cmp	r6, r4
    495a:	d109      	bne.n	4970 <__libc_init_array+0x24>
    495c:	2600      	movs	r6, #0
    495e:	f000 fced 	bl	533c <_init>
    4962:	4d0a      	ldr	r5, [pc, #40]	; (498c <__libc_init_array+0x40>)
    4964:	4c0a      	ldr	r4, [pc, #40]	; (4990 <__libc_init_array+0x44>)
    4966:	1b64      	subs	r4, r4, r5
    4968:	10a4      	asrs	r4, r4, #2
    496a:	42a6      	cmp	r6, r4
    496c:	d105      	bne.n	497a <__libc_init_array+0x2e>
    496e:	bd70      	pop	{r4, r5, r6, pc}
    4970:	00b3      	lsls	r3, r6, #2
    4972:	58eb      	ldr	r3, [r5, r3]
    4974:	4798      	blx	r3
    4976:	3601      	adds	r6, #1
    4978:	e7ee      	b.n	4958 <__libc_init_array+0xc>
    497a:	00b3      	lsls	r3, r6, #2
    497c:	58eb      	ldr	r3, [r5, r3]
    497e:	4798      	blx	r3
    4980:	3601      	adds	r6, #1
    4982:	e7f2      	b.n	496a <__libc_init_array+0x1e>
    4984:	00005348 	.word	0x00005348
    4988:	00005348 	.word	0x00005348
    498c:	00005348 	.word	0x00005348
    4990:	0000534c 	.word	0x0000534c

00004994 <memcpy>:
    4994:	2300      	movs	r3, #0
    4996:	b510      	push	{r4, lr}
    4998:	429a      	cmp	r2, r3
    499a:	d100      	bne.n	499e <memcpy+0xa>
    499c:	bd10      	pop	{r4, pc}
    499e:	5ccc      	ldrb	r4, [r1, r3]
    49a0:	54c4      	strb	r4, [r0, r3]
    49a2:	3301      	adds	r3, #1
    49a4:	e7f8      	b.n	4998 <memcpy+0x4>
	...

000049a8 <siprintf>:
    49a8:	b40e      	push	{r1, r2, r3}
    49aa:	b510      	push	{r4, lr}
    49ac:	b09d      	sub	sp, #116	; 0x74
    49ae:	a902      	add	r1, sp, #8
    49b0:	9002      	str	r0, [sp, #8]
    49b2:	6108      	str	r0, [r1, #16]
    49b4:	480b      	ldr	r0, [pc, #44]	; (49e4 <siprintf+0x3c>)
    49b6:	2482      	movs	r4, #130	; 0x82
    49b8:	6088      	str	r0, [r1, #8]
    49ba:	6148      	str	r0, [r1, #20]
    49bc:	2001      	movs	r0, #1
    49be:	4240      	negs	r0, r0
    49c0:	ab1f      	add	r3, sp, #124	; 0x7c
    49c2:	81c8      	strh	r0, [r1, #14]
    49c4:	4808      	ldr	r0, [pc, #32]	; (49e8 <siprintf+0x40>)
    49c6:	cb04      	ldmia	r3!, {r2}
    49c8:	00a4      	lsls	r4, r4, #2
    49ca:	6800      	ldr	r0, [r0, #0]
    49cc:	9301      	str	r3, [sp, #4]
    49ce:	818c      	strh	r4, [r1, #12]
    49d0:	f000 f86e 	bl	4ab0 <_svfiprintf_r>
    49d4:	2300      	movs	r3, #0
    49d6:	9a02      	ldr	r2, [sp, #8]
    49d8:	7013      	strb	r3, [r2, #0]
    49da:	b01d      	add	sp, #116	; 0x74
    49dc:	bc10      	pop	{r4}
    49de:	bc08      	pop	{r3}
    49e0:	b003      	add	sp, #12
    49e2:	4718      	bx	r3
    49e4:	7fffffff 	.word	0x7fffffff
    49e8:	20000004 	.word	0x20000004

000049ec <__ssputs_r>:
    49ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    49ee:	688e      	ldr	r6, [r1, #8]
    49f0:	b085      	sub	sp, #20
    49f2:	0007      	movs	r7, r0
    49f4:	000c      	movs	r4, r1
    49f6:	9203      	str	r2, [sp, #12]
    49f8:	9301      	str	r3, [sp, #4]
    49fa:	429e      	cmp	r6, r3
    49fc:	d839      	bhi.n	4a72 <__ssputs_r+0x86>
    49fe:	2390      	movs	r3, #144	; 0x90
    4a00:	898a      	ldrh	r2, [r1, #12]
    4a02:	00db      	lsls	r3, r3, #3
    4a04:	421a      	tst	r2, r3
    4a06:	d034      	beq.n	4a72 <__ssputs_r+0x86>
    4a08:	2503      	movs	r5, #3
    4a0a:	6909      	ldr	r1, [r1, #16]
    4a0c:	6823      	ldr	r3, [r4, #0]
    4a0e:	1a5b      	subs	r3, r3, r1
    4a10:	9302      	str	r3, [sp, #8]
    4a12:	6963      	ldr	r3, [r4, #20]
    4a14:	9802      	ldr	r0, [sp, #8]
    4a16:	435d      	muls	r5, r3
    4a18:	0feb      	lsrs	r3, r5, #31
    4a1a:	195d      	adds	r5, r3, r5
    4a1c:	9b01      	ldr	r3, [sp, #4]
    4a1e:	106d      	asrs	r5, r5, #1
    4a20:	3301      	adds	r3, #1
    4a22:	181b      	adds	r3, r3, r0
    4a24:	42ab      	cmp	r3, r5
    4a26:	d900      	bls.n	4a2a <__ssputs_r+0x3e>
    4a28:	001d      	movs	r5, r3
    4a2a:	0553      	lsls	r3, r2, #21
    4a2c:	d532      	bpl.n	4a94 <__ssputs_r+0xa8>
    4a2e:	0029      	movs	r1, r5
    4a30:	0038      	movs	r0, r7
    4a32:	f000 fb31 	bl	5098 <_malloc_r>
    4a36:	1e06      	subs	r6, r0, #0
    4a38:	d109      	bne.n	4a4e <__ssputs_r+0x62>
    4a3a:	230c      	movs	r3, #12
    4a3c:	603b      	str	r3, [r7, #0]
    4a3e:	2340      	movs	r3, #64	; 0x40
    4a40:	2001      	movs	r0, #1
    4a42:	89a2      	ldrh	r2, [r4, #12]
    4a44:	4240      	negs	r0, r0
    4a46:	4313      	orrs	r3, r2
    4a48:	81a3      	strh	r3, [r4, #12]
    4a4a:	b005      	add	sp, #20
    4a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a4e:	9a02      	ldr	r2, [sp, #8]
    4a50:	6921      	ldr	r1, [r4, #16]
    4a52:	f7ff ff9f 	bl	4994 <memcpy>
    4a56:	89a3      	ldrh	r3, [r4, #12]
    4a58:	4a14      	ldr	r2, [pc, #80]	; (4aac <__ssputs_r+0xc0>)
    4a5a:	401a      	ands	r2, r3
    4a5c:	2380      	movs	r3, #128	; 0x80
    4a5e:	4313      	orrs	r3, r2
    4a60:	81a3      	strh	r3, [r4, #12]
    4a62:	9b02      	ldr	r3, [sp, #8]
    4a64:	6126      	str	r6, [r4, #16]
    4a66:	18f6      	adds	r6, r6, r3
    4a68:	6026      	str	r6, [r4, #0]
    4a6a:	6165      	str	r5, [r4, #20]
    4a6c:	9e01      	ldr	r6, [sp, #4]
    4a6e:	1aed      	subs	r5, r5, r3
    4a70:	60a5      	str	r5, [r4, #8]
    4a72:	9b01      	ldr	r3, [sp, #4]
    4a74:	42b3      	cmp	r3, r6
    4a76:	d200      	bcs.n	4a7a <__ssputs_r+0x8e>
    4a78:	001e      	movs	r6, r3
    4a7a:	0032      	movs	r2, r6
    4a7c:	9903      	ldr	r1, [sp, #12]
    4a7e:	6820      	ldr	r0, [r4, #0]
    4a80:	f000 faad 	bl	4fde <memmove>
    4a84:	68a3      	ldr	r3, [r4, #8]
    4a86:	2000      	movs	r0, #0
    4a88:	1b9b      	subs	r3, r3, r6
    4a8a:	60a3      	str	r3, [r4, #8]
    4a8c:	6823      	ldr	r3, [r4, #0]
    4a8e:	199e      	adds	r6, r3, r6
    4a90:	6026      	str	r6, [r4, #0]
    4a92:	e7da      	b.n	4a4a <__ssputs_r+0x5e>
    4a94:	002a      	movs	r2, r5
    4a96:	0038      	movs	r0, r7
    4a98:	f000 fb5c 	bl	5154 <_realloc_r>
    4a9c:	1e06      	subs	r6, r0, #0
    4a9e:	d1e0      	bne.n	4a62 <__ssputs_r+0x76>
    4aa0:	6921      	ldr	r1, [r4, #16]
    4aa2:	0038      	movs	r0, r7
    4aa4:	f000 faae 	bl	5004 <_free_r>
    4aa8:	e7c7      	b.n	4a3a <__ssputs_r+0x4e>
    4aaa:	46c0      	nop			; (mov r8, r8)
    4aac:	fffffb7f 	.word	0xfffffb7f

00004ab0 <_svfiprintf_r>:
    4ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ab2:	b09f      	sub	sp, #124	; 0x7c
    4ab4:	9002      	str	r0, [sp, #8]
    4ab6:	9305      	str	r3, [sp, #20]
    4ab8:	898b      	ldrh	r3, [r1, #12]
    4aba:	000f      	movs	r7, r1
    4abc:	0016      	movs	r6, r2
    4abe:	061b      	lsls	r3, r3, #24
    4ac0:	d511      	bpl.n	4ae6 <_svfiprintf_r+0x36>
    4ac2:	690b      	ldr	r3, [r1, #16]
    4ac4:	2b00      	cmp	r3, #0
    4ac6:	d10e      	bne.n	4ae6 <_svfiprintf_r+0x36>
    4ac8:	2140      	movs	r1, #64	; 0x40
    4aca:	f000 fae5 	bl	5098 <_malloc_r>
    4ace:	6038      	str	r0, [r7, #0]
    4ad0:	6138      	str	r0, [r7, #16]
    4ad2:	2800      	cmp	r0, #0
    4ad4:	d105      	bne.n	4ae2 <_svfiprintf_r+0x32>
    4ad6:	230c      	movs	r3, #12
    4ad8:	9a02      	ldr	r2, [sp, #8]
    4ada:	3801      	subs	r0, #1
    4adc:	6013      	str	r3, [r2, #0]
    4ade:	b01f      	add	sp, #124	; 0x7c
    4ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4ae2:	2340      	movs	r3, #64	; 0x40
    4ae4:	617b      	str	r3, [r7, #20]
    4ae6:	2300      	movs	r3, #0
    4ae8:	ad06      	add	r5, sp, #24
    4aea:	616b      	str	r3, [r5, #20]
    4aec:	3320      	adds	r3, #32
    4aee:	766b      	strb	r3, [r5, #25]
    4af0:	3310      	adds	r3, #16
    4af2:	76ab      	strb	r3, [r5, #26]
    4af4:	0034      	movs	r4, r6
    4af6:	7823      	ldrb	r3, [r4, #0]
    4af8:	2b00      	cmp	r3, #0
    4afa:	d147      	bne.n	4b8c <_svfiprintf_r+0xdc>
    4afc:	1ba3      	subs	r3, r4, r6
    4afe:	9304      	str	r3, [sp, #16]
    4b00:	d00d      	beq.n	4b1e <_svfiprintf_r+0x6e>
    4b02:	1ba3      	subs	r3, r4, r6
    4b04:	0032      	movs	r2, r6
    4b06:	0039      	movs	r1, r7
    4b08:	9802      	ldr	r0, [sp, #8]
    4b0a:	f7ff ff6f 	bl	49ec <__ssputs_r>
    4b0e:	1c43      	adds	r3, r0, #1
    4b10:	d100      	bne.n	4b14 <_svfiprintf_r+0x64>
    4b12:	e0b5      	b.n	4c80 <_svfiprintf_r+0x1d0>
    4b14:	696a      	ldr	r2, [r5, #20]
    4b16:	9b04      	ldr	r3, [sp, #16]
    4b18:	4694      	mov	ip, r2
    4b1a:	4463      	add	r3, ip
    4b1c:	616b      	str	r3, [r5, #20]
    4b1e:	7823      	ldrb	r3, [r4, #0]
    4b20:	2b00      	cmp	r3, #0
    4b22:	d100      	bne.n	4b26 <_svfiprintf_r+0x76>
    4b24:	e0ac      	b.n	4c80 <_svfiprintf_r+0x1d0>
    4b26:	2201      	movs	r2, #1
    4b28:	2300      	movs	r3, #0
    4b2a:	4252      	negs	r2, r2
    4b2c:	606a      	str	r2, [r5, #4]
    4b2e:	a902      	add	r1, sp, #8
    4b30:	3254      	adds	r2, #84	; 0x54
    4b32:	1852      	adds	r2, r2, r1
    4b34:	3401      	adds	r4, #1
    4b36:	602b      	str	r3, [r5, #0]
    4b38:	60eb      	str	r3, [r5, #12]
    4b3a:	60ab      	str	r3, [r5, #8]
    4b3c:	7013      	strb	r3, [r2, #0]
    4b3e:	65ab      	str	r3, [r5, #88]	; 0x58
    4b40:	4e58      	ldr	r6, [pc, #352]	; (4ca4 <_svfiprintf_r+0x1f4>)
    4b42:	2205      	movs	r2, #5
    4b44:	7821      	ldrb	r1, [r4, #0]
    4b46:	0030      	movs	r0, r6
    4b48:	f000 fa3e 	bl	4fc8 <memchr>
    4b4c:	1c62      	adds	r2, r4, #1
    4b4e:	2800      	cmp	r0, #0
    4b50:	d120      	bne.n	4b94 <_svfiprintf_r+0xe4>
    4b52:	6829      	ldr	r1, [r5, #0]
    4b54:	06cb      	lsls	r3, r1, #27
    4b56:	d504      	bpl.n	4b62 <_svfiprintf_r+0xb2>
    4b58:	2353      	movs	r3, #83	; 0x53
    4b5a:	ae02      	add	r6, sp, #8
    4b5c:	3020      	adds	r0, #32
    4b5e:	199b      	adds	r3, r3, r6
    4b60:	7018      	strb	r0, [r3, #0]
    4b62:	070b      	lsls	r3, r1, #28
    4b64:	d504      	bpl.n	4b70 <_svfiprintf_r+0xc0>
    4b66:	2353      	movs	r3, #83	; 0x53
    4b68:	202b      	movs	r0, #43	; 0x2b
    4b6a:	ae02      	add	r6, sp, #8
    4b6c:	199b      	adds	r3, r3, r6
    4b6e:	7018      	strb	r0, [r3, #0]
    4b70:	7823      	ldrb	r3, [r4, #0]
    4b72:	2b2a      	cmp	r3, #42	; 0x2a
    4b74:	d016      	beq.n	4ba4 <_svfiprintf_r+0xf4>
    4b76:	2000      	movs	r0, #0
    4b78:	210a      	movs	r1, #10
    4b7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4b7c:	7822      	ldrb	r2, [r4, #0]
    4b7e:	3a30      	subs	r2, #48	; 0x30
    4b80:	2a09      	cmp	r2, #9
    4b82:	d955      	bls.n	4c30 <_svfiprintf_r+0x180>
    4b84:	2800      	cmp	r0, #0
    4b86:	d015      	beq.n	4bb4 <_svfiprintf_r+0x104>
    4b88:	9309      	str	r3, [sp, #36]	; 0x24
    4b8a:	e013      	b.n	4bb4 <_svfiprintf_r+0x104>
    4b8c:	2b25      	cmp	r3, #37	; 0x25
    4b8e:	d0b5      	beq.n	4afc <_svfiprintf_r+0x4c>
    4b90:	3401      	adds	r4, #1
    4b92:	e7b0      	b.n	4af6 <_svfiprintf_r+0x46>
    4b94:	2301      	movs	r3, #1
    4b96:	1b80      	subs	r0, r0, r6
    4b98:	4083      	lsls	r3, r0
    4b9a:	6829      	ldr	r1, [r5, #0]
    4b9c:	0014      	movs	r4, r2
    4b9e:	430b      	orrs	r3, r1
    4ba0:	602b      	str	r3, [r5, #0]
    4ba2:	e7cd      	b.n	4b40 <_svfiprintf_r+0x90>
    4ba4:	9b05      	ldr	r3, [sp, #20]
    4ba6:	1d18      	adds	r0, r3, #4
    4ba8:	681b      	ldr	r3, [r3, #0]
    4baa:	9005      	str	r0, [sp, #20]
    4bac:	2b00      	cmp	r3, #0
    4bae:	db39      	blt.n	4c24 <_svfiprintf_r+0x174>
    4bb0:	9309      	str	r3, [sp, #36]	; 0x24
    4bb2:	0014      	movs	r4, r2
    4bb4:	7823      	ldrb	r3, [r4, #0]
    4bb6:	2b2e      	cmp	r3, #46	; 0x2e
    4bb8:	d10b      	bne.n	4bd2 <_svfiprintf_r+0x122>
    4bba:	7863      	ldrb	r3, [r4, #1]
    4bbc:	1c62      	adds	r2, r4, #1
    4bbe:	2b2a      	cmp	r3, #42	; 0x2a
    4bc0:	d13e      	bne.n	4c40 <_svfiprintf_r+0x190>
    4bc2:	9b05      	ldr	r3, [sp, #20]
    4bc4:	3402      	adds	r4, #2
    4bc6:	1d1a      	adds	r2, r3, #4
    4bc8:	681b      	ldr	r3, [r3, #0]
    4bca:	9205      	str	r2, [sp, #20]
    4bcc:	2b00      	cmp	r3, #0
    4bce:	db34      	blt.n	4c3a <_svfiprintf_r+0x18a>
    4bd0:	9307      	str	r3, [sp, #28]
    4bd2:	4e35      	ldr	r6, [pc, #212]	; (4ca8 <_svfiprintf_r+0x1f8>)
    4bd4:	7821      	ldrb	r1, [r4, #0]
    4bd6:	2203      	movs	r2, #3
    4bd8:	0030      	movs	r0, r6
    4bda:	f000 f9f5 	bl	4fc8 <memchr>
    4bde:	2800      	cmp	r0, #0
    4be0:	d006      	beq.n	4bf0 <_svfiprintf_r+0x140>
    4be2:	2340      	movs	r3, #64	; 0x40
    4be4:	1b80      	subs	r0, r0, r6
    4be6:	4083      	lsls	r3, r0
    4be8:	682a      	ldr	r2, [r5, #0]
    4bea:	3401      	adds	r4, #1
    4bec:	4313      	orrs	r3, r2
    4bee:	602b      	str	r3, [r5, #0]
    4bf0:	7821      	ldrb	r1, [r4, #0]
    4bf2:	2206      	movs	r2, #6
    4bf4:	482d      	ldr	r0, [pc, #180]	; (4cac <_svfiprintf_r+0x1fc>)
    4bf6:	1c66      	adds	r6, r4, #1
    4bf8:	7629      	strb	r1, [r5, #24]
    4bfa:	f000 f9e5 	bl	4fc8 <memchr>
    4bfe:	2800      	cmp	r0, #0
    4c00:	d046      	beq.n	4c90 <_svfiprintf_r+0x1e0>
    4c02:	4b2b      	ldr	r3, [pc, #172]	; (4cb0 <_svfiprintf_r+0x200>)
    4c04:	2b00      	cmp	r3, #0
    4c06:	d12f      	bne.n	4c68 <_svfiprintf_r+0x1b8>
    4c08:	6829      	ldr	r1, [r5, #0]
    4c0a:	9b05      	ldr	r3, [sp, #20]
    4c0c:	2207      	movs	r2, #7
    4c0e:	05c9      	lsls	r1, r1, #23
    4c10:	d528      	bpl.n	4c64 <_svfiprintf_r+0x1b4>
    4c12:	189b      	adds	r3, r3, r2
    4c14:	4393      	bics	r3, r2
    4c16:	3308      	adds	r3, #8
    4c18:	9305      	str	r3, [sp, #20]
    4c1a:	696b      	ldr	r3, [r5, #20]
    4c1c:	9a03      	ldr	r2, [sp, #12]
    4c1e:	189b      	adds	r3, r3, r2
    4c20:	616b      	str	r3, [r5, #20]
    4c22:	e767      	b.n	4af4 <_svfiprintf_r+0x44>
    4c24:	425b      	negs	r3, r3
    4c26:	60eb      	str	r3, [r5, #12]
    4c28:	2302      	movs	r3, #2
    4c2a:	430b      	orrs	r3, r1
    4c2c:	602b      	str	r3, [r5, #0]
    4c2e:	e7c0      	b.n	4bb2 <_svfiprintf_r+0x102>
    4c30:	434b      	muls	r3, r1
    4c32:	3401      	adds	r4, #1
    4c34:	189b      	adds	r3, r3, r2
    4c36:	2001      	movs	r0, #1
    4c38:	e7a0      	b.n	4b7c <_svfiprintf_r+0xcc>
    4c3a:	2301      	movs	r3, #1
    4c3c:	425b      	negs	r3, r3
    4c3e:	e7c7      	b.n	4bd0 <_svfiprintf_r+0x120>
    4c40:	2300      	movs	r3, #0
    4c42:	0014      	movs	r4, r2
    4c44:	200a      	movs	r0, #10
    4c46:	001a      	movs	r2, r3
    4c48:	606b      	str	r3, [r5, #4]
    4c4a:	7821      	ldrb	r1, [r4, #0]
    4c4c:	3930      	subs	r1, #48	; 0x30
    4c4e:	2909      	cmp	r1, #9
    4c50:	d903      	bls.n	4c5a <_svfiprintf_r+0x1aa>
    4c52:	2b00      	cmp	r3, #0
    4c54:	d0bd      	beq.n	4bd2 <_svfiprintf_r+0x122>
    4c56:	9207      	str	r2, [sp, #28]
    4c58:	e7bb      	b.n	4bd2 <_svfiprintf_r+0x122>
    4c5a:	4342      	muls	r2, r0
    4c5c:	3401      	adds	r4, #1
    4c5e:	1852      	adds	r2, r2, r1
    4c60:	2301      	movs	r3, #1
    4c62:	e7f2      	b.n	4c4a <_svfiprintf_r+0x19a>
    4c64:	3307      	adds	r3, #7
    4c66:	e7d5      	b.n	4c14 <_svfiprintf_r+0x164>
    4c68:	ab05      	add	r3, sp, #20
    4c6a:	9300      	str	r3, [sp, #0]
    4c6c:	003a      	movs	r2, r7
    4c6e:	4b11      	ldr	r3, [pc, #68]	; (4cb4 <_svfiprintf_r+0x204>)
    4c70:	0029      	movs	r1, r5
    4c72:	9802      	ldr	r0, [sp, #8]
    4c74:	e000      	b.n	4c78 <_svfiprintf_r+0x1c8>
    4c76:	bf00      	nop
    4c78:	9003      	str	r0, [sp, #12]
    4c7a:	9b03      	ldr	r3, [sp, #12]
    4c7c:	3301      	adds	r3, #1
    4c7e:	d1cc      	bne.n	4c1a <_svfiprintf_r+0x16a>
    4c80:	89bb      	ldrh	r3, [r7, #12]
    4c82:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4c84:	065b      	lsls	r3, r3, #25
    4c86:	d400      	bmi.n	4c8a <_svfiprintf_r+0x1da>
    4c88:	e729      	b.n	4ade <_svfiprintf_r+0x2e>
    4c8a:	2001      	movs	r0, #1
    4c8c:	4240      	negs	r0, r0
    4c8e:	e726      	b.n	4ade <_svfiprintf_r+0x2e>
    4c90:	ab05      	add	r3, sp, #20
    4c92:	9300      	str	r3, [sp, #0]
    4c94:	003a      	movs	r2, r7
    4c96:	4b07      	ldr	r3, [pc, #28]	; (4cb4 <_svfiprintf_r+0x204>)
    4c98:	0029      	movs	r1, r5
    4c9a:	9802      	ldr	r0, [sp, #8]
    4c9c:	f000 f87a 	bl	4d94 <_printf_i>
    4ca0:	e7ea      	b.n	4c78 <_svfiprintf_r+0x1c8>
    4ca2:	46c0      	nop			; (mov r8, r8)
    4ca4:	00005308 	.word	0x00005308
    4ca8:	0000530e 	.word	0x0000530e
    4cac:	00005312 	.word	0x00005312
    4cb0:	00000000 	.word	0x00000000
    4cb4:	000049ed 	.word	0x000049ed

00004cb8 <_printf_common>:
    4cb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4cba:	0015      	movs	r5, r2
    4cbc:	9301      	str	r3, [sp, #4]
    4cbe:	688a      	ldr	r2, [r1, #8]
    4cc0:	690b      	ldr	r3, [r1, #16]
    4cc2:	9000      	str	r0, [sp, #0]
    4cc4:	000c      	movs	r4, r1
    4cc6:	4293      	cmp	r3, r2
    4cc8:	da00      	bge.n	4ccc <_printf_common+0x14>
    4cca:	0013      	movs	r3, r2
    4ccc:	0022      	movs	r2, r4
    4cce:	602b      	str	r3, [r5, #0]
    4cd0:	3243      	adds	r2, #67	; 0x43
    4cd2:	7812      	ldrb	r2, [r2, #0]
    4cd4:	2a00      	cmp	r2, #0
    4cd6:	d001      	beq.n	4cdc <_printf_common+0x24>
    4cd8:	3301      	adds	r3, #1
    4cda:	602b      	str	r3, [r5, #0]
    4cdc:	6823      	ldr	r3, [r4, #0]
    4cde:	069b      	lsls	r3, r3, #26
    4ce0:	d502      	bpl.n	4ce8 <_printf_common+0x30>
    4ce2:	682b      	ldr	r3, [r5, #0]
    4ce4:	3302      	adds	r3, #2
    4ce6:	602b      	str	r3, [r5, #0]
    4ce8:	2706      	movs	r7, #6
    4cea:	6823      	ldr	r3, [r4, #0]
    4cec:	401f      	ands	r7, r3
    4cee:	d027      	beq.n	4d40 <_printf_common+0x88>
    4cf0:	0023      	movs	r3, r4
    4cf2:	3343      	adds	r3, #67	; 0x43
    4cf4:	781b      	ldrb	r3, [r3, #0]
    4cf6:	1e5a      	subs	r2, r3, #1
    4cf8:	4193      	sbcs	r3, r2
    4cfa:	6822      	ldr	r2, [r4, #0]
    4cfc:	0692      	lsls	r2, r2, #26
    4cfe:	d430      	bmi.n	4d62 <_printf_common+0xaa>
    4d00:	0022      	movs	r2, r4
    4d02:	9901      	ldr	r1, [sp, #4]
    4d04:	3243      	adds	r2, #67	; 0x43
    4d06:	9800      	ldr	r0, [sp, #0]
    4d08:	9e08      	ldr	r6, [sp, #32]
    4d0a:	47b0      	blx	r6
    4d0c:	1c43      	adds	r3, r0, #1
    4d0e:	d025      	beq.n	4d5c <_printf_common+0xa4>
    4d10:	2306      	movs	r3, #6
    4d12:	6820      	ldr	r0, [r4, #0]
    4d14:	682a      	ldr	r2, [r5, #0]
    4d16:	68e1      	ldr	r1, [r4, #12]
    4d18:	4003      	ands	r3, r0
    4d1a:	2500      	movs	r5, #0
    4d1c:	2b04      	cmp	r3, #4
    4d1e:	d103      	bne.n	4d28 <_printf_common+0x70>
    4d20:	1a8d      	subs	r5, r1, r2
    4d22:	43eb      	mvns	r3, r5
    4d24:	17db      	asrs	r3, r3, #31
    4d26:	401d      	ands	r5, r3
    4d28:	68a3      	ldr	r3, [r4, #8]
    4d2a:	6922      	ldr	r2, [r4, #16]
    4d2c:	4293      	cmp	r3, r2
    4d2e:	dd01      	ble.n	4d34 <_printf_common+0x7c>
    4d30:	1a9b      	subs	r3, r3, r2
    4d32:	18ed      	adds	r5, r5, r3
    4d34:	2700      	movs	r7, #0
    4d36:	42bd      	cmp	r5, r7
    4d38:	d120      	bne.n	4d7c <_printf_common+0xc4>
    4d3a:	2000      	movs	r0, #0
    4d3c:	e010      	b.n	4d60 <_printf_common+0xa8>
    4d3e:	3701      	adds	r7, #1
    4d40:	68e3      	ldr	r3, [r4, #12]
    4d42:	682a      	ldr	r2, [r5, #0]
    4d44:	1a9b      	subs	r3, r3, r2
    4d46:	429f      	cmp	r7, r3
    4d48:	dad2      	bge.n	4cf0 <_printf_common+0x38>
    4d4a:	0022      	movs	r2, r4
    4d4c:	2301      	movs	r3, #1
    4d4e:	3219      	adds	r2, #25
    4d50:	9901      	ldr	r1, [sp, #4]
    4d52:	9800      	ldr	r0, [sp, #0]
    4d54:	9e08      	ldr	r6, [sp, #32]
    4d56:	47b0      	blx	r6
    4d58:	1c43      	adds	r3, r0, #1
    4d5a:	d1f0      	bne.n	4d3e <_printf_common+0x86>
    4d5c:	2001      	movs	r0, #1
    4d5e:	4240      	negs	r0, r0
    4d60:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4d62:	2030      	movs	r0, #48	; 0x30
    4d64:	18e1      	adds	r1, r4, r3
    4d66:	3143      	adds	r1, #67	; 0x43
    4d68:	7008      	strb	r0, [r1, #0]
    4d6a:	0021      	movs	r1, r4
    4d6c:	1c5a      	adds	r2, r3, #1
    4d6e:	3145      	adds	r1, #69	; 0x45
    4d70:	7809      	ldrb	r1, [r1, #0]
    4d72:	18a2      	adds	r2, r4, r2
    4d74:	3243      	adds	r2, #67	; 0x43
    4d76:	3302      	adds	r3, #2
    4d78:	7011      	strb	r1, [r2, #0]
    4d7a:	e7c1      	b.n	4d00 <_printf_common+0x48>
    4d7c:	0022      	movs	r2, r4
    4d7e:	2301      	movs	r3, #1
    4d80:	321a      	adds	r2, #26
    4d82:	9901      	ldr	r1, [sp, #4]
    4d84:	9800      	ldr	r0, [sp, #0]
    4d86:	9e08      	ldr	r6, [sp, #32]
    4d88:	47b0      	blx	r6
    4d8a:	1c43      	adds	r3, r0, #1
    4d8c:	d0e6      	beq.n	4d5c <_printf_common+0xa4>
    4d8e:	3701      	adds	r7, #1
    4d90:	e7d1      	b.n	4d36 <_printf_common+0x7e>
	...

00004d94 <_printf_i>:
    4d94:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d96:	b08b      	sub	sp, #44	; 0x2c
    4d98:	9206      	str	r2, [sp, #24]
    4d9a:	000a      	movs	r2, r1
    4d9c:	3243      	adds	r2, #67	; 0x43
    4d9e:	9307      	str	r3, [sp, #28]
    4da0:	9005      	str	r0, [sp, #20]
    4da2:	9204      	str	r2, [sp, #16]
    4da4:	7e0a      	ldrb	r2, [r1, #24]
    4da6:	000c      	movs	r4, r1
    4da8:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4daa:	2a6e      	cmp	r2, #110	; 0x6e
    4dac:	d100      	bne.n	4db0 <_printf_i+0x1c>
    4dae:	e08f      	b.n	4ed0 <_printf_i+0x13c>
    4db0:	d817      	bhi.n	4de2 <_printf_i+0x4e>
    4db2:	2a63      	cmp	r2, #99	; 0x63
    4db4:	d02c      	beq.n	4e10 <_printf_i+0x7c>
    4db6:	d808      	bhi.n	4dca <_printf_i+0x36>
    4db8:	2a00      	cmp	r2, #0
    4dba:	d100      	bne.n	4dbe <_printf_i+0x2a>
    4dbc:	e099      	b.n	4ef2 <_printf_i+0x15e>
    4dbe:	2a58      	cmp	r2, #88	; 0x58
    4dc0:	d054      	beq.n	4e6c <_printf_i+0xd8>
    4dc2:	0026      	movs	r6, r4
    4dc4:	3642      	adds	r6, #66	; 0x42
    4dc6:	7032      	strb	r2, [r6, #0]
    4dc8:	e029      	b.n	4e1e <_printf_i+0x8a>
    4dca:	2a64      	cmp	r2, #100	; 0x64
    4dcc:	d001      	beq.n	4dd2 <_printf_i+0x3e>
    4dce:	2a69      	cmp	r2, #105	; 0x69
    4dd0:	d1f7      	bne.n	4dc2 <_printf_i+0x2e>
    4dd2:	6821      	ldr	r1, [r4, #0]
    4dd4:	681a      	ldr	r2, [r3, #0]
    4dd6:	0608      	lsls	r0, r1, #24
    4dd8:	d523      	bpl.n	4e22 <_printf_i+0x8e>
    4dda:	1d11      	adds	r1, r2, #4
    4ddc:	6019      	str	r1, [r3, #0]
    4dde:	6815      	ldr	r5, [r2, #0]
    4de0:	e025      	b.n	4e2e <_printf_i+0x9a>
    4de2:	2a73      	cmp	r2, #115	; 0x73
    4de4:	d100      	bne.n	4de8 <_printf_i+0x54>
    4de6:	e088      	b.n	4efa <_printf_i+0x166>
    4de8:	d808      	bhi.n	4dfc <_printf_i+0x68>
    4dea:	2a6f      	cmp	r2, #111	; 0x6f
    4dec:	d029      	beq.n	4e42 <_printf_i+0xae>
    4dee:	2a70      	cmp	r2, #112	; 0x70
    4df0:	d1e7      	bne.n	4dc2 <_printf_i+0x2e>
    4df2:	2220      	movs	r2, #32
    4df4:	6809      	ldr	r1, [r1, #0]
    4df6:	430a      	orrs	r2, r1
    4df8:	6022      	str	r2, [r4, #0]
    4dfa:	e003      	b.n	4e04 <_printf_i+0x70>
    4dfc:	2a75      	cmp	r2, #117	; 0x75
    4dfe:	d020      	beq.n	4e42 <_printf_i+0xae>
    4e00:	2a78      	cmp	r2, #120	; 0x78
    4e02:	d1de      	bne.n	4dc2 <_printf_i+0x2e>
    4e04:	0022      	movs	r2, r4
    4e06:	2178      	movs	r1, #120	; 0x78
    4e08:	3245      	adds	r2, #69	; 0x45
    4e0a:	7011      	strb	r1, [r2, #0]
    4e0c:	4a6c      	ldr	r2, [pc, #432]	; (4fc0 <_printf_i+0x22c>)
    4e0e:	e030      	b.n	4e72 <_printf_i+0xde>
    4e10:	000e      	movs	r6, r1
    4e12:	681a      	ldr	r2, [r3, #0]
    4e14:	3642      	adds	r6, #66	; 0x42
    4e16:	1d11      	adds	r1, r2, #4
    4e18:	6019      	str	r1, [r3, #0]
    4e1a:	6813      	ldr	r3, [r2, #0]
    4e1c:	7033      	strb	r3, [r6, #0]
    4e1e:	2301      	movs	r3, #1
    4e20:	e079      	b.n	4f16 <_printf_i+0x182>
    4e22:	0649      	lsls	r1, r1, #25
    4e24:	d5d9      	bpl.n	4dda <_printf_i+0x46>
    4e26:	1d11      	adds	r1, r2, #4
    4e28:	6019      	str	r1, [r3, #0]
    4e2a:	2300      	movs	r3, #0
    4e2c:	5ed5      	ldrsh	r5, [r2, r3]
    4e2e:	2d00      	cmp	r5, #0
    4e30:	da03      	bge.n	4e3a <_printf_i+0xa6>
    4e32:	232d      	movs	r3, #45	; 0x2d
    4e34:	9a04      	ldr	r2, [sp, #16]
    4e36:	426d      	negs	r5, r5
    4e38:	7013      	strb	r3, [r2, #0]
    4e3a:	4b62      	ldr	r3, [pc, #392]	; (4fc4 <_printf_i+0x230>)
    4e3c:	270a      	movs	r7, #10
    4e3e:	9303      	str	r3, [sp, #12]
    4e40:	e02f      	b.n	4ea2 <_printf_i+0x10e>
    4e42:	6820      	ldr	r0, [r4, #0]
    4e44:	6819      	ldr	r1, [r3, #0]
    4e46:	0605      	lsls	r5, r0, #24
    4e48:	d503      	bpl.n	4e52 <_printf_i+0xbe>
    4e4a:	1d08      	adds	r0, r1, #4
    4e4c:	6018      	str	r0, [r3, #0]
    4e4e:	680d      	ldr	r5, [r1, #0]
    4e50:	e005      	b.n	4e5e <_printf_i+0xca>
    4e52:	0640      	lsls	r0, r0, #25
    4e54:	d5f9      	bpl.n	4e4a <_printf_i+0xb6>
    4e56:	680d      	ldr	r5, [r1, #0]
    4e58:	1d08      	adds	r0, r1, #4
    4e5a:	6018      	str	r0, [r3, #0]
    4e5c:	b2ad      	uxth	r5, r5
    4e5e:	4b59      	ldr	r3, [pc, #356]	; (4fc4 <_printf_i+0x230>)
    4e60:	2708      	movs	r7, #8
    4e62:	9303      	str	r3, [sp, #12]
    4e64:	2a6f      	cmp	r2, #111	; 0x6f
    4e66:	d018      	beq.n	4e9a <_printf_i+0x106>
    4e68:	270a      	movs	r7, #10
    4e6a:	e016      	b.n	4e9a <_printf_i+0x106>
    4e6c:	3145      	adds	r1, #69	; 0x45
    4e6e:	700a      	strb	r2, [r1, #0]
    4e70:	4a54      	ldr	r2, [pc, #336]	; (4fc4 <_printf_i+0x230>)
    4e72:	9203      	str	r2, [sp, #12]
    4e74:	681a      	ldr	r2, [r3, #0]
    4e76:	6821      	ldr	r1, [r4, #0]
    4e78:	1d10      	adds	r0, r2, #4
    4e7a:	6018      	str	r0, [r3, #0]
    4e7c:	6815      	ldr	r5, [r2, #0]
    4e7e:	0608      	lsls	r0, r1, #24
    4e80:	d522      	bpl.n	4ec8 <_printf_i+0x134>
    4e82:	07cb      	lsls	r3, r1, #31
    4e84:	d502      	bpl.n	4e8c <_printf_i+0xf8>
    4e86:	2320      	movs	r3, #32
    4e88:	4319      	orrs	r1, r3
    4e8a:	6021      	str	r1, [r4, #0]
    4e8c:	2710      	movs	r7, #16
    4e8e:	2d00      	cmp	r5, #0
    4e90:	d103      	bne.n	4e9a <_printf_i+0x106>
    4e92:	2320      	movs	r3, #32
    4e94:	6822      	ldr	r2, [r4, #0]
    4e96:	439a      	bics	r2, r3
    4e98:	6022      	str	r2, [r4, #0]
    4e9a:	0023      	movs	r3, r4
    4e9c:	2200      	movs	r2, #0
    4e9e:	3343      	adds	r3, #67	; 0x43
    4ea0:	701a      	strb	r2, [r3, #0]
    4ea2:	6863      	ldr	r3, [r4, #4]
    4ea4:	60a3      	str	r3, [r4, #8]
    4ea6:	2b00      	cmp	r3, #0
    4ea8:	db5c      	blt.n	4f64 <_printf_i+0x1d0>
    4eaa:	2204      	movs	r2, #4
    4eac:	6821      	ldr	r1, [r4, #0]
    4eae:	4391      	bics	r1, r2
    4eb0:	6021      	str	r1, [r4, #0]
    4eb2:	2d00      	cmp	r5, #0
    4eb4:	d158      	bne.n	4f68 <_printf_i+0x1d4>
    4eb6:	9e04      	ldr	r6, [sp, #16]
    4eb8:	2b00      	cmp	r3, #0
    4eba:	d064      	beq.n	4f86 <_printf_i+0x1f2>
    4ebc:	0026      	movs	r6, r4
    4ebe:	9b03      	ldr	r3, [sp, #12]
    4ec0:	3642      	adds	r6, #66	; 0x42
    4ec2:	781b      	ldrb	r3, [r3, #0]
    4ec4:	7033      	strb	r3, [r6, #0]
    4ec6:	e05e      	b.n	4f86 <_printf_i+0x1f2>
    4ec8:	0648      	lsls	r0, r1, #25
    4eca:	d5da      	bpl.n	4e82 <_printf_i+0xee>
    4ecc:	b2ad      	uxth	r5, r5
    4ece:	e7d8      	b.n	4e82 <_printf_i+0xee>
    4ed0:	6809      	ldr	r1, [r1, #0]
    4ed2:	681a      	ldr	r2, [r3, #0]
    4ed4:	0608      	lsls	r0, r1, #24
    4ed6:	d505      	bpl.n	4ee4 <_printf_i+0x150>
    4ed8:	1d11      	adds	r1, r2, #4
    4eda:	6019      	str	r1, [r3, #0]
    4edc:	6813      	ldr	r3, [r2, #0]
    4ede:	6962      	ldr	r2, [r4, #20]
    4ee0:	601a      	str	r2, [r3, #0]
    4ee2:	e006      	b.n	4ef2 <_printf_i+0x15e>
    4ee4:	0649      	lsls	r1, r1, #25
    4ee6:	d5f7      	bpl.n	4ed8 <_printf_i+0x144>
    4ee8:	1d11      	adds	r1, r2, #4
    4eea:	6019      	str	r1, [r3, #0]
    4eec:	6813      	ldr	r3, [r2, #0]
    4eee:	8aa2      	ldrh	r2, [r4, #20]
    4ef0:	801a      	strh	r2, [r3, #0]
    4ef2:	2300      	movs	r3, #0
    4ef4:	9e04      	ldr	r6, [sp, #16]
    4ef6:	6123      	str	r3, [r4, #16]
    4ef8:	e054      	b.n	4fa4 <_printf_i+0x210>
    4efa:	681a      	ldr	r2, [r3, #0]
    4efc:	1d11      	adds	r1, r2, #4
    4efe:	6019      	str	r1, [r3, #0]
    4f00:	6816      	ldr	r6, [r2, #0]
    4f02:	2100      	movs	r1, #0
    4f04:	6862      	ldr	r2, [r4, #4]
    4f06:	0030      	movs	r0, r6
    4f08:	f000 f85e 	bl	4fc8 <memchr>
    4f0c:	2800      	cmp	r0, #0
    4f0e:	d001      	beq.n	4f14 <_printf_i+0x180>
    4f10:	1b80      	subs	r0, r0, r6
    4f12:	6060      	str	r0, [r4, #4]
    4f14:	6863      	ldr	r3, [r4, #4]
    4f16:	6123      	str	r3, [r4, #16]
    4f18:	2300      	movs	r3, #0
    4f1a:	9a04      	ldr	r2, [sp, #16]
    4f1c:	7013      	strb	r3, [r2, #0]
    4f1e:	e041      	b.n	4fa4 <_printf_i+0x210>
    4f20:	6923      	ldr	r3, [r4, #16]
    4f22:	0032      	movs	r2, r6
    4f24:	9906      	ldr	r1, [sp, #24]
    4f26:	9805      	ldr	r0, [sp, #20]
    4f28:	9d07      	ldr	r5, [sp, #28]
    4f2a:	47a8      	blx	r5
    4f2c:	1c43      	adds	r3, r0, #1
    4f2e:	d043      	beq.n	4fb8 <_printf_i+0x224>
    4f30:	6823      	ldr	r3, [r4, #0]
    4f32:	2500      	movs	r5, #0
    4f34:	079b      	lsls	r3, r3, #30
    4f36:	d40f      	bmi.n	4f58 <_printf_i+0x1c4>
    4f38:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4f3a:	68e0      	ldr	r0, [r4, #12]
    4f3c:	4298      	cmp	r0, r3
    4f3e:	da3d      	bge.n	4fbc <_printf_i+0x228>
    4f40:	0018      	movs	r0, r3
    4f42:	e03b      	b.n	4fbc <_printf_i+0x228>
    4f44:	0022      	movs	r2, r4
    4f46:	2301      	movs	r3, #1
    4f48:	3219      	adds	r2, #25
    4f4a:	9906      	ldr	r1, [sp, #24]
    4f4c:	9805      	ldr	r0, [sp, #20]
    4f4e:	9e07      	ldr	r6, [sp, #28]
    4f50:	47b0      	blx	r6
    4f52:	1c43      	adds	r3, r0, #1
    4f54:	d030      	beq.n	4fb8 <_printf_i+0x224>
    4f56:	3501      	adds	r5, #1
    4f58:	68e3      	ldr	r3, [r4, #12]
    4f5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4f5c:	1a9b      	subs	r3, r3, r2
    4f5e:	429d      	cmp	r5, r3
    4f60:	dbf0      	blt.n	4f44 <_printf_i+0x1b0>
    4f62:	e7e9      	b.n	4f38 <_printf_i+0x1a4>
    4f64:	2d00      	cmp	r5, #0
    4f66:	d0a9      	beq.n	4ebc <_printf_i+0x128>
    4f68:	9e04      	ldr	r6, [sp, #16]
    4f6a:	0028      	movs	r0, r5
    4f6c:	0039      	movs	r1, r7
    4f6e:	f7fe f859 	bl	3024 <__aeabi_uidivmod>
    4f72:	9b03      	ldr	r3, [sp, #12]
    4f74:	3e01      	subs	r6, #1
    4f76:	5c5b      	ldrb	r3, [r3, r1]
    4f78:	0028      	movs	r0, r5
    4f7a:	7033      	strb	r3, [r6, #0]
    4f7c:	0039      	movs	r1, r7
    4f7e:	f7fd ffcb 	bl	2f18 <__udivsi3>
    4f82:	1e05      	subs	r5, r0, #0
    4f84:	d1f1      	bne.n	4f6a <_printf_i+0x1d6>
    4f86:	2f08      	cmp	r7, #8
    4f88:	d109      	bne.n	4f9e <_printf_i+0x20a>
    4f8a:	6823      	ldr	r3, [r4, #0]
    4f8c:	07db      	lsls	r3, r3, #31
    4f8e:	d506      	bpl.n	4f9e <_printf_i+0x20a>
    4f90:	6863      	ldr	r3, [r4, #4]
    4f92:	6922      	ldr	r2, [r4, #16]
    4f94:	4293      	cmp	r3, r2
    4f96:	dc02      	bgt.n	4f9e <_printf_i+0x20a>
    4f98:	2330      	movs	r3, #48	; 0x30
    4f9a:	3e01      	subs	r6, #1
    4f9c:	7033      	strb	r3, [r6, #0]
    4f9e:	9b04      	ldr	r3, [sp, #16]
    4fa0:	1b9b      	subs	r3, r3, r6
    4fa2:	6123      	str	r3, [r4, #16]
    4fa4:	9b07      	ldr	r3, [sp, #28]
    4fa6:	aa09      	add	r2, sp, #36	; 0x24
    4fa8:	9300      	str	r3, [sp, #0]
    4faa:	0021      	movs	r1, r4
    4fac:	9b06      	ldr	r3, [sp, #24]
    4fae:	9805      	ldr	r0, [sp, #20]
    4fb0:	f7ff fe82 	bl	4cb8 <_printf_common>
    4fb4:	1c43      	adds	r3, r0, #1
    4fb6:	d1b3      	bne.n	4f20 <_printf_i+0x18c>
    4fb8:	2001      	movs	r0, #1
    4fba:	4240      	negs	r0, r0
    4fbc:	b00b      	add	sp, #44	; 0x2c
    4fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4fc0:	0000532a 	.word	0x0000532a
    4fc4:	00005319 	.word	0x00005319

00004fc8 <memchr>:
    4fc8:	b2c9      	uxtb	r1, r1
    4fca:	1882      	adds	r2, r0, r2
    4fcc:	4290      	cmp	r0, r2
    4fce:	d101      	bne.n	4fd4 <memchr+0xc>
    4fd0:	2000      	movs	r0, #0
    4fd2:	4770      	bx	lr
    4fd4:	7803      	ldrb	r3, [r0, #0]
    4fd6:	428b      	cmp	r3, r1
    4fd8:	d0fb      	beq.n	4fd2 <memchr+0xa>
    4fda:	3001      	adds	r0, #1
    4fdc:	e7f6      	b.n	4fcc <memchr+0x4>

00004fde <memmove>:
    4fde:	b510      	push	{r4, lr}
    4fe0:	4288      	cmp	r0, r1
    4fe2:	d902      	bls.n	4fea <memmove+0xc>
    4fe4:	188b      	adds	r3, r1, r2
    4fe6:	4298      	cmp	r0, r3
    4fe8:	d308      	bcc.n	4ffc <memmove+0x1e>
    4fea:	2300      	movs	r3, #0
    4fec:	429a      	cmp	r2, r3
    4fee:	d007      	beq.n	5000 <memmove+0x22>
    4ff0:	5ccc      	ldrb	r4, [r1, r3]
    4ff2:	54c4      	strb	r4, [r0, r3]
    4ff4:	3301      	adds	r3, #1
    4ff6:	e7f9      	b.n	4fec <memmove+0xe>
    4ff8:	5c8b      	ldrb	r3, [r1, r2]
    4ffa:	5483      	strb	r3, [r0, r2]
    4ffc:	3a01      	subs	r2, #1
    4ffe:	d2fb      	bcs.n	4ff8 <memmove+0x1a>
    5000:	bd10      	pop	{r4, pc}
	...

00005004 <_free_r>:
    5004:	b570      	push	{r4, r5, r6, lr}
    5006:	0005      	movs	r5, r0
    5008:	2900      	cmp	r1, #0
    500a:	d010      	beq.n	502e <_free_r+0x2a>
    500c:	1f0c      	subs	r4, r1, #4
    500e:	6823      	ldr	r3, [r4, #0]
    5010:	2b00      	cmp	r3, #0
    5012:	da00      	bge.n	5016 <_free_r+0x12>
    5014:	18e4      	adds	r4, r4, r3
    5016:	0028      	movs	r0, r5
    5018:	f000 f8d4 	bl	51c4 <__malloc_lock>
    501c:	4a1d      	ldr	r2, [pc, #116]	; (5094 <_free_r+0x90>)
    501e:	6813      	ldr	r3, [r2, #0]
    5020:	2b00      	cmp	r3, #0
    5022:	d105      	bne.n	5030 <_free_r+0x2c>
    5024:	6063      	str	r3, [r4, #4]
    5026:	6014      	str	r4, [r2, #0]
    5028:	0028      	movs	r0, r5
    502a:	f000 f8cc 	bl	51c6 <__malloc_unlock>
    502e:	bd70      	pop	{r4, r5, r6, pc}
    5030:	42a3      	cmp	r3, r4
    5032:	d909      	bls.n	5048 <_free_r+0x44>
    5034:	6821      	ldr	r1, [r4, #0]
    5036:	1860      	adds	r0, r4, r1
    5038:	4283      	cmp	r3, r0
    503a:	d1f3      	bne.n	5024 <_free_r+0x20>
    503c:	6818      	ldr	r0, [r3, #0]
    503e:	685b      	ldr	r3, [r3, #4]
    5040:	1841      	adds	r1, r0, r1
    5042:	6021      	str	r1, [r4, #0]
    5044:	e7ee      	b.n	5024 <_free_r+0x20>
    5046:	0013      	movs	r3, r2
    5048:	685a      	ldr	r2, [r3, #4]
    504a:	2a00      	cmp	r2, #0
    504c:	d001      	beq.n	5052 <_free_r+0x4e>
    504e:	42a2      	cmp	r2, r4
    5050:	d9f9      	bls.n	5046 <_free_r+0x42>
    5052:	6819      	ldr	r1, [r3, #0]
    5054:	1858      	adds	r0, r3, r1
    5056:	42a0      	cmp	r0, r4
    5058:	d10b      	bne.n	5072 <_free_r+0x6e>
    505a:	6820      	ldr	r0, [r4, #0]
    505c:	1809      	adds	r1, r1, r0
    505e:	1858      	adds	r0, r3, r1
    5060:	6019      	str	r1, [r3, #0]
    5062:	4282      	cmp	r2, r0
    5064:	d1e0      	bne.n	5028 <_free_r+0x24>
    5066:	6810      	ldr	r0, [r2, #0]
    5068:	6852      	ldr	r2, [r2, #4]
    506a:	1841      	adds	r1, r0, r1
    506c:	6019      	str	r1, [r3, #0]
    506e:	605a      	str	r2, [r3, #4]
    5070:	e7da      	b.n	5028 <_free_r+0x24>
    5072:	42a0      	cmp	r0, r4
    5074:	d902      	bls.n	507c <_free_r+0x78>
    5076:	230c      	movs	r3, #12
    5078:	602b      	str	r3, [r5, #0]
    507a:	e7d5      	b.n	5028 <_free_r+0x24>
    507c:	6821      	ldr	r1, [r4, #0]
    507e:	1860      	adds	r0, r4, r1
    5080:	4282      	cmp	r2, r0
    5082:	d103      	bne.n	508c <_free_r+0x88>
    5084:	6810      	ldr	r0, [r2, #0]
    5086:	6852      	ldr	r2, [r2, #4]
    5088:	1841      	adds	r1, r0, r1
    508a:	6021      	str	r1, [r4, #0]
    508c:	6062      	str	r2, [r4, #4]
    508e:	605c      	str	r4, [r3, #4]
    5090:	e7ca      	b.n	5028 <_free_r+0x24>
    5092:	46c0      	nop			; (mov r8, r8)
    5094:	200001b4 	.word	0x200001b4

00005098 <_malloc_r>:
    5098:	2303      	movs	r3, #3
    509a:	b570      	push	{r4, r5, r6, lr}
    509c:	1ccd      	adds	r5, r1, #3
    509e:	439d      	bics	r5, r3
    50a0:	3508      	adds	r5, #8
    50a2:	0006      	movs	r6, r0
    50a4:	2d0c      	cmp	r5, #12
    50a6:	d21e      	bcs.n	50e6 <_malloc_r+0x4e>
    50a8:	250c      	movs	r5, #12
    50aa:	42a9      	cmp	r1, r5
    50ac:	d81d      	bhi.n	50ea <_malloc_r+0x52>
    50ae:	0030      	movs	r0, r6
    50b0:	f000 f888 	bl	51c4 <__malloc_lock>
    50b4:	4a25      	ldr	r2, [pc, #148]	; (514c <_malloc_r+0xb4>)
    50b6:	6814      	ldr	r4, [r2, #0]
    50b8:	0021      	movs	r1, r4
    50ba:	2900      	cmp	r1, #0
    50bc:	d119      	bne.n	50f2 <_malloc_r+0x5a>
    50be:	4c24      	ldr	r4, [pc, #144]	; (5150 <_malloc_r+0xb8>)
    50c0:	6823      	ldr	r3, [r4, #0]
    50c2:	2b00      	cmp	r3, #0
    50c4:	d103      	bne.n	50ce <_malloc_r+0x36>
    50c6:	0030      	movs	r0, r6
    50c8:	f000 f86a 	bl	51a0 <_sbrk_r>
    50cc:	6020      	str	r0, [r4, #0]
    50ce:	0029      	movs	r1, r5
    50d0:	0030      	movs	r0, r6
    50d2:	f000 f865 	bl	51a0 <_sbrk_r>
    50d6:	1c43      	adds	r3, r0, #1
    50d8:	d12c      	bne.n	5134 <_malloc_r+0x9c>
    50da:	230c      	movs	r3, #12
    50dc:	0030      	movs	r0, r6
    50de:	6033      	str	r3, [r6, #0]
    50e0:	f000 f871 	bl	51c6 <__malloc_unlock>
    50e4:	e003      	b.n	50ee <_malloc_r+0x56>
    50e6:	2d00      	cmp	r5, #0
    50e8:	dadf      	bge.n	50aa <_malloc_r+0x12>
    50ea:	230c      	movs	r3, #12
    50ec:	6033      	str	r3, [r6, #0]
    50ee:	2000      	movs	r0, #0
    50f0:	bd70      	pop	{r4, r5, r6, pc}
    50f2:	680b      	ldr	r3, [r1, #0]
    50f4:	1b5b      	subs	r3, r3, r5
    50f6:	d41a      	bmi.n	512e <_malloc_r+0x96>
    50f8:	2b0b      	cmp	r3, #11
    50fa:	d903      	bls.n	5104 <_malloc_r+0x6c>
    50fc:	600b      	str	r3, [r1, #0]
    50fe:	18cc      	adds	r4, r1, r3
    5100:	6025      	str	r5, [r4, #0]
    5102:	e003      	b.n	510c <_malloc_r+0x74>
    5104:	428c      	cmp	r4, r1
    5106:	d10e      	bne.n	5126 <_malloc_r+0x8e>
    5108:	6863      	ldr	r3, [r4, #4]
    510a:	6013      	str	r3, [r2, #0]
    510c:	0030      	movs	r0, r6
    510e:	f000 f85a 	bl	51c6 <__malloc_unlock>
    5112:	0020      	movs	r0, r4
    5114:	2207      	movs	r2, #7
    5116:	300b      	adds	r0, #11
    5118:	1d23      	adds	r3, r4, #4
    511a:	4390      	bics	r0, r2
    511c:	1ac3      	subs	r3, r0, r3
    511e:	d0e7      	beq.n	50f0 <_malloc_r+0x58>
    5120:	425a      	negs	r2, r3
    5122:	50e2      	str	r2, [r4, r3]
    5124:	e7e4      	b.n	50f0 <_malloc_r+0x58>
    5126:	684b      	ldr	r3, [r1, #4]
    5128:	6063      	str	r3, [r4, #4]
    512a:	000c      	movs	r4, r1
    512c:	e7ee      	b.n	510c <_malloc_r+0x74>
    512e:	000c      	movs	r4, r1
    5130:	6849      	ldr	r1, [r1, #4]
    5132:	e7c2      	b.n	50ba <_malloc_r+0x22>
    5134:	2303      	movs	r3, #3
    5136:	1cc4      	adds	r4, r0, #3
    5138:	439c      	bics	r4, r3
    513a:	42a0      	cmp	r0, r4
    513c:	d0e0      	beq.n	5100 <_malloc_r+0x68>
    513e:	1a21      	subs	r1, r4, r0
    5140:	0030      	movs	r0, r6
    5142:	f000 f82d 	bl	51a0 <_sbrk_r>
    5146:	1c43      	adds	r3, r0, #1
    5148:	d1da      	bne.n	5100 <_malloc_r+0x68>
    514a:	e7c6      	b.n	50da <_malloc_r+0x42>
    514c:	200001b4 	.word	0x200001b4
    5150:	200001b8 	.word	0x200001b8

00005154 <_realloc_r>:
    5154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5156:	0007      	movs	r7, r0
    5158:	000d      	movs	r5, r1
    515a:	0016      	movs	r6, r2
    515c:	2900      	cmp	r1, #0
    515e:	d105      	bne.n	516c <_realloc_r+0x18>
    5160:	0011      	movs	r1, r2
    5162:	f7ff ff99 	bl	5098 <_malloc_r>
    5166:	0004      	movs	r4, r0
    5168:	0020      	movs	r0, r4
    516a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    516c:	2a00      	cmp	r2, #0
    516e:	d103      	bne.n	5178 <_realloc_r+0x24>
    5170:	f7ff ff48 	bl	5004 <_free_r>
    5174:	0034      	movs	r4, r6
    5176:	e7f7      	b.n	5168 <_realloc_r+0x14>
    5178:	f000 f826 	bl	51c8 <_malloc_usable_size_r>
    517c:	002c      	movs	r4, r5
    517e:	4286      	cmp	r6, r0
    5180:	d9f2      	bls.n	5168 <_realloc_r+0x14>
    5182:	0031      	movs	r1, r6
    5184:	0038      	movs	r0, r7
    5186:	f7ff ff87 	bl	5098 <_malloc_r>
    518a:	1e04      	subs	r4, r0, #0
    518c:	d0ec      	beq.n	5168 <_realloc_r+0x14>
    518e:	0029      	movs	r1, r5
    5190:	0032      	movs	r2, r6
    5192:	f7ff fbff 	bl	4994 <memcpy>
    5196:	0029      	movs	r1, r5
    5198:	0038      	movs	r0, r7
    519a:	f7ff ff33 	bl	5004 <_free_r>
    519e:	e7e3      	b.n	5168 <_realloc_r+0x14>

000051a0 <_sbrk_r>:
    51a0:	2300      	movs	r3, #0
    51a2:	b570      	push	{r4, r5, r6, lr}
    51a4:	4c06      	ldr	r4, [pc, #24]	; (51c0 <_sbrk_r+0x20>)
    51a6:	0005      	movs	r5, r0
    51a8:	0008      	movs	r0, r1
    51aa:	6023      	str	r3, [r4, #0]
    51ac:	f7fd fd76 	bl	2c9c <_sbrk>
    51b0:	1c43      	adds	r3, r0, #1
    51b2:	d103      	bne.n	51bc <_sbrk_r+0x1c>
    51b4:	6823      	ldr	r3, [r4, #0]
    51b6:	2b00      	cmp	r3, #0
    51b8:	d000      	beq.n	51bc <_sbrk_r+0x1c>
    51ba:	602b      	str	r3, [r5, #0]
    51bc:	bd70      	pop	{r4, r5, r6, pc}
    51be:	46c0      	nop			; (mov r8, r8)
    51c0:	20000344 	.word	0x20000344

000051c4 <__malloc_lock>:
    51c4:	4770      	bx	lr

000051c6 <__malloc_unlock>:
    51c6:	4770      	bx	lr

000051c8 <_malloc_usable_size_r>:
    51c8:	1f0b      	subs	r3, r1, #4
    51ca:	681b      	ldr	r3, [r3, #0]
    51cc:	1f18      	subs	r0, r3, #4
    51ce:	2b00      	cmp	r3, #0
    51d0:	da01      	bge.n	51d6 <_malloc_usable_size_r+0xe>
    51d2:	580b      	ldr	r3, [r1, r0]
    51d4:	18c0      	adds	r0, r0, r3
    51d6:	4770      	bx	lr

000051d8 <GpioPinInputs>:
    51d8:	2726 1514                                   &'..

000051dc <tc_interrupt_vectors.13247>:
    51dc:	1312 1514 0016 0000 0800 4200 0c00 4200     ...........B...B
    51ec:	1000 4200 1400 4200 1800 4200 1c00 4200     ...B...B...B...B
    51fc:	20e2 0000 20de 0000 20de 0000 2144 0000     . ... ... ..D!..
    520c:	2144 0000 20f6 0000 20e8 0000 20fc 0000     D!... ... ... ..
    521c:	2132 0000 2300 0000 22e0 0000 22e0 0000     2!...#..."..."..
    522c:	236c 0000 22f2 0000 230e 0000 22e4 0000     l#..."...#..."..
    523c:	231c 0000 235c 0000 2c00 4200 3000 4200     .#..\#...,.B.0.B
    524c:	3400 4200 3800 4200 3c00 4200 0800 1000     .4.B.8.B.<.B....
    525c:	2000 4000 8000 0000 6e49 7570 2074 6425     . .@....Input %d
    526c:	3d20 2520 2064 0000 6425 0000 002f 0000      = %d ..%d../...
    527c:	003a 0000 6425 0a20 000d 0000 389c 0000     :...%d ......8..
    528c:	387e 0000 3838 0000 3756 0000 3838 0000     ~8..88..V7..88..
    529c:	3870 0000 3838 0000 3756 0000 387e 0000     p8..88..V7..~8..
    52ac:	387e 0000 3870 0000 3756 0000 374e 0000     ~8..p8..V7..N7..
    52bc:	374e 0000 374e 0000 3ab4 0000 3efc 0000     N7..N7...:...>..
    52cc:	3dbc 0000 3dbc 0000 3db8 0000 3ed4 0000     .=...=...=...>..
    52dc:	3ed4 0000 3ec6 0000 3db8 0000 3ed4 0000     .>...>...=...>..
    52ec:	3ec6 0000 3ed4 0000 3db8 0000 3edc 0000     .>...>...=...>..
    52fc:	3edc 0000 3edc 0000 40e0 0000 2d23 2b30     .>...>...@..#-0+
    530c:	0020 6c68 004c 6665 4567 4746 3000 3231      .hlL.efgEFG.012
    531c:	3433 3635 3837 4139 4342 4544 0046 3130     3456789ABCDEF.01
    532c:	3332 3534 3736 3938 6261 6463 6665 0000     23456789abcdef..

0000533c <_init>:
    533c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    533e:	46c0      	nop			; (mov r8, r8)
    5340:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5342:	bc08      	pop	{r3}
    5344:	469e      	mov	lr, r3
    5346:	4770      	bx	lr

00005348 <__init_array_start>:
    5348:	000000dd 	.word	0x000000dd

0000534c <_fini>:
    534c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    534e:	46c0      	nop			; (mov r8, r8)
    5350:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5352:	bc08      	pop	{r3}
    5354:	469e      	mov	lr, r3
    5356:	4770      	bx	lr

00005358 <__fini_array_start>:
    5358:	000000b5 	.word	0x000000b5
