xpm_cdc.sv,systemverilog,xpm,D:/Programy/Vivado/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,D:/Programy/Vivado/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,D:/Programy/Vivado/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
hdmi_vga_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
hdmi_vga_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.v,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_7,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
hdmi_vga_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/sim/hdmi_vga_xlconstant_1_0.v,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
hdmi_vga_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/sim/hdmi_vga_xlconstant_0_0.v,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
rgb2vga.vhd,vhdl,xil_defaultlib,../../../bd/hdmi_vga/ipshared/69dc/src/rgb2vga.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
hdmi_vga_rgb2vga_0_0.vhd,vhdl,xil_defaultlib,../../../bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/sim/hdmi_vga_rgb2vga_0_0.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
ila_pixclk.v,verilog,xil_defaultlib,../../../bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/sim/ila_pixclk.v,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
ila_refclk.v,verilog,xil_defaultlib,../../../bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/sim/ila_refclk.v,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
DVI_Constants.vhd,vhdl,xil_defaultlib,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/f99d/src/DVI_Constants.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
ChannelBond.vhd,vhdl,xil_defaultlib,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/f99d/src/ChannelBond.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
SyncAsync.vhd,vhdl,xil_defaultlib,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/f99d/src/SyncAsync.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
GlitchFilter.vhd,vhdl,xil_defaultlib,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/f99d/src/GlitchFilter.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
TWI_SlaveCtl.vhd,vhdl,xil_defaultlib,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/f99d/src/TWI_SlaveCtl.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
EEPROM_8b.vhd,vhdl,xil_defaultlib,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/f99d/src/EEPROM_8b.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
InputSERDES.vhd,vhdl,xil_defaultlib,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/f99d/src/InputSERDES.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
PhaseAlign.vhd,vhdl,xil_defaultlib,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/f99d/src/PhaseAlign.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
ResyncToBUFG.vhd,vhdl,xil_defaultlib,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/f99d/src/ResyncToBUFG.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
SyncAsyncReset.vhd,vhdl,xil_defaultlib,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/f99d/src/SyncAsyncReset.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
SyncBase.vhd,vhdl,xil_defaultlib,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/f99d/src/SyncBase.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
TMDS_Clocking.vhd,vhdl,xil_defaultlib,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/f99d/src/TMDS_Clocking.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
TMDS_Decoder.vhd,vhdl,xil_defaultlib,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/f99d/src/TMDS_Decoder.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
dvi2rgb.vhd,vhdl,xil_defaultlib,../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/f99d/src/dvi2rgb.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
hdmi_vga_dvi2rgb_0_0.vhd,vhdl,xil_defaultlib,../../../bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/sim/hdmi_vga_dvi2rgb_0_0.vhd,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
hdmi_vga.v,verilog,xil_defaultlib,../../../bd/hdmi_vga/sim/hdmi_vga.v,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
hdmi_vga_vp_0_0.v,verilog,xil_defaultlib,../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/sim/hdmi_vga_vp_0_0.v,incdir="$ref_dir/../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ipshared/7698"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_refclk/hdl/verilog"incdir="../../../../zad4_binearyzacja.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
