<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-ux500 › include › mach › db8500-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>db8500-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) ST-Ericsson SA 2010</span>
<span class="cm"> *</span>
<span class="cm"> * License terms: GNU General Public License (GPL) version 2</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __MACH_DB8500_REGS_H</span>
<span class="cp">#define __MACH_DB8500_REGS_H</span>

<span class="cm">/* Base address and bank offsets for ESRAM */</span>
<span class="cp">#define U8500_ESRAM_BASE	0x40000000</span>
<span class="cp">#define U8500_ESRAM_BANK_SIZE	0x00020000</span>
<span class="cp">#define U8500_ESRAM_BANK0	U8500_ESRAM_BASE</span>
<span class="cp">#define U8500_ESRAM_BANK1	(U8500_ESRAM_BASE + U8500_ESRAM_BANK_SIZE)</span>
<span class="cp">#define U8500_ESRAM_BANK2	(U8500_ESRAM_BANK1 + U8500_ESRAM_BANK_SIZE)</span>
<span class="cp">#define U8500_ESRAM_BANK3	(U8500_ESRAM_BANK2 + U8500_ESRAM_BANK_SIZE)</span>
<span class="cp">#define U8500_ESRAM_BANK4	(U8500_ESRAM_BANK3 + U8500_ESRAM_BANK_SIZE)</span>
<span class="cm">/*</span>
<span class="cm"> * on V1 DMA uses 4KB for logical parameters position is right after the 64KB</span>
<span class="cm"> * reserved for security</span>
<span class="cm"> */</span>
<span class="cp">#define U8500_ESRAM_DMA_LCPA_OFFSET     0x10000</span>

<span class="cp">#define U8500_DMA_LCPA_BASE    (U8500_ESRAM_BANK0 + U8500_ESRAM_DMA_LCPA_OFFSET)</span>

<span class="cm">/* This address fulfills the 256k alignment requirement of the lcla base */</span>
<span class="cp">#define U8500_DMA_LCLA_BASE	U8500_ESRAM_BANK4</span>

<span class="cp">#define U8500_PER3_BASE		0x80000000</span>
<span class="cp">#define U8500_STM_BASE		0x80100000</span>
<span class="cp">#define U8500_STM_REG_BASE	(U8500_STM_BASE + 0xF000)</span>
<span class="cp">#define U8500_PER2_BASE		0x80110000</span>
<span class="cp">#define U8500_PER1_BASE		0x80120000</span>
<span class="cp">#define U8500_B2R2_BASE		0x80130000</span>
<span class="cp">#define U8500_HSEM_BASE		0x80140000</span>
<span class="cp">#define U8500_PER4_BASE		0x80150000</span>
<span class="cp">#define U8500_TPIU_BASE		0x80190000</span>
<span class="cp">#define U8500_ICN_BASE		0x81000000</span>

<span class="cp">#define U8500_BOOT_ROM_BASE	0x90000000</span>
<span class="cm">/* ASIC ID is at 0xbf4 offset within this region */</span>
<span class="cp">#define U8500_ASIC_ID_BASE	0x9001D000</span>

<span class="cp">#define U9540_BOOT_ROM_BASE	0xFFFE0000</span>
<span class="cm">/* ASIC ID is at 0xbf4 offset within this region */</span>
<span class="cp">#define U9540_ASIC_ID_BASE	0xFFFFD000</span>

<span class="cp">#define U8500_PER6_BASE		0xa03c0000</span>
<span class="cp">#define U8500_PER7_BASE		0xa03d0000</span>
<span class="cp">#define U8500_PER5_BASE		0xa03e0000</span>

<span class="cp">#define U8500_SVA_BASE		0xa0100000</span>
<span class="cp">#define U8500_SIA_BASE		0xa0200000</span>

<span class="cp">#define U8500_SGA_BASE		0xa0300000</span>
<span class="cp">#define U8500_MCDE_BASE		0xa0350000</span>
<span class="cp">#define U8500_DMA_BASE		0x801C0000	</span><span class="cm">/* v1 */</span><span class="cp"></span>

<span class="cp">#define U8500_SBAG_BASE		0xa0390000</span>

<span class="cp">#define U8500_SCU_BASE		0xa0410000</span>
<span class="cp">#define U8500_GIC_CPU_BASE	0xa0410100</span>
<span class="cp">#define U8500_TWD_BASE		0xa0410600</span>
<span class="cp">#define U8500_GIC_DIST_BASE	0xa0411000</span>
<span class="cp">#define U8500_L2CC_BASE		0xa0412000</span>

<span class="cp">#define U8500_MODEM_I2C		0xb7e02000</span>

<span class="cp">#define U8500_GPIO0_BASE	(U8500_PER1_BASE + 0xE000)</span>
<span class="cp">#define U8500_GPIO1_BASE	(U8500_PER3_BASE + 0xE000)</span>
<span class="cp">#define U8500_GPIO2_BASE	(U8500_PER2_BASE + 0xE000)</span>
<span class="cp">#define U8500_GPIO3_BASE	(U8500_PER5_BASE + 0x1E000)</span>

<span class="cp">#define U8500_UART0_BASE	(U8500_PER1_BASE + 0x0000)</span>
<span class="cp">#define U8500_UART1_BASE	(U8500_PER1_BASE + 0x1000)</span>

<span class="cm">/* per6 base addresses */</span>
<span class="cp">#define U8500_RNG_BASE		(U8500_PER6_BASE + 0x0000)</span>
<span class="cp">#define U8500_HASH0_BASE        (U8500_PER6_BASE + 0x1000)</span>
<span class="cp">#define U8500_HASH1_BASE        (U8500_PER6_BASE + 0x2000)</span>
<span class="cp">#define U8500_PKA_BASE		(U8500_PER6_BASE + 0x4000)</span>
<span class="cp">#define U8500_PKAM_BASE		(U8500_PER6_BASE + 0x5100)</span>
<span class="cp">#define U8500_MTU0_BASE		(U8500_PER6_BASE + 0x6000) </span><span class="cm">/* v1 */</span><span class="cp"></span>
<span class="cp">#define U8500_MTU1_BASE		(U8500_PER6_BASE + 0x7000) </span><span class="cm">/* v1 */</span><span class="cp"></span>
<span class="cp">#define U8500_CR_BASE		(U8500_PER6_BASE + 0x8000) </span><span class="cm">/* v1 */</span><span class="cp"></span>
<span class="cp">#define U8500_CRYP0_BASE	(U8500_PER6_BASE + 0xa000)</span>
<span class="cp">#define U8500_CRYP1_BASE	(U8500_PER6_BASE + 0xb000)</span>
<span class="cp">#define U8500_CLKRST6_BASE	(U8500_PER6_BASE + 0xf000)</span>

<span class="cm">/* per5 base addresses */</span>
<span class="cp">#define U8500_USBOTG_BASE	(U8500_PER5_BASE + 0x00000)</span>
<span class="cp">#define U8500_CLKRST5_BASE	(U8500_PER5_BASE + 0x1f000)</span>

<span class="cm">/* per4 base addresses */</span>
<span class="cp">#define U8500_BACKUPRAM0_BASE	(U8500_PER4_BASE + 0x00000)</span>
<span class="cp">#define U8500_BACKUPRAM1_BASE	(U8500_PER4_BASE + 0x01000)</span>
<span class="cp">#define U8500_RTT0_BASE		(U8500_PER4_BASE + 0x02000)</span>
<span class="cp">#define U8500_RTT1_BASE		(U8500_PER4_BASE + 0x03000)</span>
<span class="cp">#define U8500_RTC_BASE		(U8500_PER4_BASE + 0x04000)</span>
<span class="cp">#define U8500_SCR_BASE		(U8500_PER4_BASE + 0x05000)</span>
<span class="cp">#define U8500_DMC_BASE		(U8500_PER4_BASE + 0x06000)</span>
<span class="cp">#define U8500_PRCMU_BASE	(U8500_PER4_BASE + 0x07000)</span>
<span class="cp">#define U9540_DMC1_BASE		(U8500_PER4_BASE + 0x0A000)</span>
<span class="cp">#define U8500_PRCMU_TCDM_BASE	(U8500_PER4_BASE + 0x68000)</span>
<span class="cp">#define U9540_PRCMU_TCDM_BASE	(U8500_PER4_BASE + 0x6A000)</span>
<span class="cp">#define U8500_PRCMU_TCPM_BASE   (U8500_PER4_BASE + 0x60000)</span>
<span class="cp">#define U8500_PRCMU_TIMER_3_BASE (U8500_PER4_BASE + 0x07338)</span>
<span class="cp">#define U8500_PRCMU_TIMER_4_BASE (U8500_PER4_BASE + 0x07450)</span>

<span class="cm">/* per3 base addresses */</span>
<span class="cp">#define U8500_FSMC_BASE		(U8500_PER3_BASE + 0x0000)</span>
<span class="cp">#define U8500_SSP0_BASE		(U8500_PER3_BASE + 0x2000)</span>
<span class="cp">#define U8500_SSP1_BASE		(U8500_PER3_BASE + 0x3000)</span>
<span class="cp">#define U8500_I2C0_BASE		(U8500_PER3_BASE + 0x4000)</span>
<span class="cp">#define U8500_SDI2_BASE		(U8500_PER3_BASE + 0x5000)</span>
<span class="cp">#define U8500_SKE_BASE		(U8500_PER3_BASE + 0x6000)</span>
<span class="cp">#define U8500_UART2_BASE	(U8500_PER3_BASE + 0x7000)</span>
<span class="cp">#define U8500_SDI5_BASE		(U8500_PER3_BASE + 0x8000)</span>
<span class="cp">#define U8500_CLKRST3_BASE	(U8500_PER3_BASE + 0xf000)</span>

<span class="cm">/* per2 base addresses */</span>
<span class="cp">#define U8500_I2C3_BASE		(U8500_PER2_BASE + 0x0000)</span>
<span class="cp">#define U8500_SPI2_BASE		(U8500_PER2_BASE + 0x1000)</span>
<span class="cp">#define U8500_SPI1_BASE		(U8500_PER2_BASE + 0x2000)</span>
<span class="cp">#define U8500_PWL_BASE		(U8500_PER2_BASE + 0x3000)</span>
<span class="cp">#define U8500_SDI4_BASE		(U8500_PER2_BASE + 0x4000)</span>
<span class="cp">#define U8500_MSP2_BASE		(U8500_PER2_BASE + 0x7000)</span>
<span class="cp">#define U8500_SDI1_BASE		(U8500_PER2_BASE + 0x8000)</span>
<span class="cp">#define U8500_SDI3_BASE		(U8500_PER2_BASE + 0x9000)</span>
<span class="cp">#define U8500_SPI0_BASE		(U8500_PER2_BASE + 0xa000)</span>
<span class="cp">#define U8500_HSIR_BASE		(U8500_PER2_BASE + 0xb000)</span>
<span class="cp">#define U8500_HSIT_BASE		(U8500_PER2_BASE + 0xc000)</span>
<span class="cp">#define U8500_CLKRST2_BASE	(U8500_PER2_BASE + 0xf000)</span>

<span class="cm">/* per1 base addresses */</span>
<span class="cp">#define U8500_I2C1_BASE		(U8500_PER1_BASE + 0x2000)</span>
<span class="cp">#define U8500_MSP0_BASE		(U8500_PER1_BASE + 0x3000)</span>
<span class="cp">#define U8500_MSP1_BASE		(U8500_PER1_BASE + 0x4000)</span>
<span class="cp">#define U8500_MSP3_BASE		(U8500_PER1_BASE + 0x5000)</span>
<span class="cp">#define U8500_SDI0_BASE		(U8500_PER1_BASE + 0x6000)</span>
<span class="cp">#define U8500_I2C2_BASE		(U8500_PER1_BASE + 0x8000)</span>
<span class="cp">#define U8500_SPI3_BASE		(U8500_PER1_BASE + 0x9000)</span>
<span class="cp">#define U8500_I2C4_BASE		(U8500_PER1_BASE + 0xa000)</span>
<span class="cp">#define U8500_SLIM0_BASE	(U8500_PER1_BASE + 0xb000)</span>
<span class="cp">#define U8500_CLKRST1_BASE	(U8500_PER1_BASE + 0xf000)</span>

<span class="cp">#define U8500_SHRM_GOP_INTERRUPT_BASE	0xB7C00040</span>

<span class="cp">#define U8500_GPIOBANK0_BASE	U8500_GPIO0_BASE</span>
<span class="cp">#define U8500_GPIOBANK1_BASE	(U8500_GPIO0_BASE + 0x80)</span>
<span class="cp">#define U8500_GPIOBANK2_BASE	U8500_GPIO1_BASE</span>
<span class="cp">#define U8500_GPIOBANK3_BASE	(U8500_GPIO1_BASE + 0x80)</span>
<span class="cp">#define U8500_GPIOBANK4_BASE	(U8500_GPIO1_BASE + 0x100)</span>
<span class="cp">#define U8500_GPIOBANK5_BASE	(U8500_GPIO1_BASE + 0x180)</span>
<span class="cp">#define U8500_GPIOBANK6_BASE	U8500_GPIO2_BASE</span>
<span class="cp">#define U8500_GPIOBANK7_BASE	(U8500_GPIO2_BASE + 0x80)</span>
<span class="cp">#define U8500_GPIOBANK8_BASE	U8500_GPIO3_BASE</span>

<span class="cp">#define U8500_MCDE_SIZE		0x1000</span>
<span class="cp">#define U8500_DSI_LINK_SIZE	0x1000</span>
<span class="cp">#define U8500_DSI_LINK1_BASE	(U8500_MCDE_BASE + U8500_MCDE_SIZE)</span>
<span class="cp">#define U8500_DSI_LINK2_BASE	(U8500_DSI_LINK1_BASE + U8500_DSI_LINK_SIZE)</span>
<span class="cp">#define U8500_DSI_LINK3_BASE	(U8500_DSI_LINK2_BASE + U8500_DSI_LINK_SIZE)</span>
<span class="cp">#define U8500_DSI_LINK_COUNT	0x3</span>

<span class="cm">/* Modem and APE physical addresses */</span>
<span class="cp">#define U8500_MODEM_BASE	0xe000000</span>
<span class="cp">#define U8500_APE_BASE		0x6000000</span>

<span class="cm">/* SoC identification number information */</span>
<span class="cp">#define U8500_BB_UID_BASE      (U8500_BACKUPRAM1_BASE + 0xFC0)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
