
Loading design for application trce from file forthcpu_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Sun Dec 10 18:25:44 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.930ns (weighted slack = 5.860ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE[4]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionLatchInst/INSTRUCTION_12_rep1  (to PIN_CLK_X1_c -)

   Delay:              38.434ns  (22.6% logic, 77.4% route), 17 logic levels.

 Constraint Details:

     38.434ns physical path delay coreInst/interruptStateMachineInst/SLICE_333 to coreInst/SLICE_838 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 2.930ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_333 to coreInst/SLICE_838:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C16D.CLK to     R18C16D.Q1 coreInst/interruptStateMachineInst/SLICE_333 (from PIN_CLK_X1_c)
ROUTE         5     0.968     R18C16D.Q1 to     R16C17D.D0 coreInst/STATE[4]
CTOF_DEL    ---     0.452     R16C17D.D0 to     R16C17D.F0 coreInst/SLICE_682
ROUTE         5     0.639     R16C17D.F0 to     R16C17B.B1 coreInst/N_72_i_i_a2_0
CTOF_DEL    ---     0.452     R16C17B.B1 to     R16C17B.F1 coreInst/fullALUInst/ccRegs/SLICE_888
ROUTE         1     1.252     R16C17B.F1 to     R17C16D.A1 coreInst/i17_mux_4
CTOOFX_DEL  ---     0.661     R17C16D.A1 to   R17C16D.OFX0 coreInst/jumpGroupDecoderInst/CC_1_i_m2/SLICE_443
ROUTE         4     0.898   R17C16D.OFX0 to     R16C16C.A0 coreInst/N_311
CTOF_DEL    ---     0.452     R16C16C.A0 to     R16C16C.F0 SLICE_419
ROUTE         2     0.890     R16C16C.F0 to     R16C17A.B1 coreInst/ALUB_SRCX_0_1[1]
CTOF_DEL    ---     0.452     R16C17A.B1 to     R16C17A.F1 coreInst/opxMultiplexerInst/SLICE_677
ROUTE        26     1.752     R16C17A.F1 to     R14C15A.M0 coreInst/ALUB_SRCX[1]
MTOOFX_DEL  ---     0.345     R14C15A.M0 to   R14C15A.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_3[11]/SLICE_465
ROUTE         7     4.389   R14C15A.OFX0 to     R17C18C.C1 coreInst/N_44
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 coreInst/SLICE_687
ROUTE        19     4.609     R17C18C.F1 to     R12C14B.C1 coreInst/N_183
CTOF_DEL    ---     0.452     R12C14B.C1 to     R12C14B.F1 coreInst/fullALUInst/aluInst/SLICE_196
ROUTE         1     1.797     R12C14B.F1 to      R9C10C.B0 coreInst/fullALUInst/aluInst/madd_1[13]
CTOF1_DEL   ---     0.786      R9C10C.B0 to      R9C10C.F1 coreInst/fullALUInst/aluInst/SLICE_136
ROUTE         1     1.223      R9C10C.F1 to      R8C10B.A1 coreInst/fullALUInst/aluInst/madd_10[14]
CTOF_DEL    ---     0.452      R8C10B.A1 to      R8C10B.F1 coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     1.254      R8C10B.F1 to     R10C10D.B1 coreInst/fullALUInst/aluInst/madd_13[14]
C1TOFCO_DE  ---     0.786     R10C10D.B1 to    R10C10D.FCO coreInst/fullALUInst/aluInst/SLICE_180
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI coreInst/fullALUInst/aluInst/madd_14_cry_6
FCITOF0_DE  ---     0.517    R10C11A.FCI to     R10C11A.F0 coreInst/fullALUInst/aluInst/SLICE_179
ROUTE        16     1.936     R10C11A.F0 to     R17C23A.D1 coreInst/madd_14[15]
CTOOFX_DEL  ---     0.661     R17C23A.D1 to   R17C23A.OFX0 coreInst/busControllerInst/ADDR_BUF[15]/SLICE_447
ROUTE        14     1.564   R17C23A.OFX0 to     R21C17C.D1 ADDR_BUF_i_0_li[15]
CTOF_DEL    ---     0.452     R21C17C.D1 to     R21C17C.F1 mcuResourcesInst/SLICE_614
ROUTE        11     1.067     R21C17C.F1 to     R15C16D.D1 mcuResourcesInst.memoryMapperInst.INT_MAP_11
CTOF_DEL    ---     0.452     R15C16D.D1 to     R15C16D.F1 SLICE_316
ROUTE        21     2.852     R15C16D.F1 to     R19C16B.A1 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_5
CTOF_DEL    ---     0.452     R19C16B.A1 to     R19C16B.F1 SLICE_280
ROUTE         5     2.659     R19C16B.F1 to     R15C14A.M1 CPU_DIN[12] (to PIN_CLK_X1_c)
                  --------
                   38.434   (22.6% logic, 77.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R18C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_838:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R15C14A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.930ns (weighted slack = 5.860ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE[7]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionLatchInst/INSTRUCTION_12_rep1  (to PIN_CLK_X1_c -)

   Delay:              38.434ns  (22.6% logic, 77.4% route), 17 logic levels.

 Constraint Details:

     38.434ns physical path delay coreInst/interruptStateMachineInst/SLICE_334 to coreInst/SLICE_838 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 2.930ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_334 to coreInst/SLICE_838:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C16C.CLK to     R18C16C.Q0 coreInst/interruptStateMachineInst/SLICE_334 (from PIN_CLK_X1_c)
ROUTE        20     0.968     R18C16C.Q0 to     R16C17D.C0 coreInst/STATE[7]
CTOF_DEL    ---     0.452     R16C17D.C0 to     R16C17D.F0 coreInst/SLICE_682
ROUTE         5     0.639     R16C17D.F0 to     R16C17B.B1 coreInst/N_72_i_i_a2_0
CTOF_DEL    ---     0.452     R16C17B.B1 to     R16C17B.F1 coreInst/fullALUInst/ccRegs/SLICE_888
ROUTE         1     1.252     R16C17B.F1 to     R17C16D.A1 coreInst/i17_mux_4
CTOOFX_DEL  ---     0.661     R17C16D.A1 to   R17C16D.OFX0 coreInst/jumpGroupDecoderInst/CC_1_i_m2/SLICE_443
ROUTE         4     0.898   R17C16D.OFX0 to     R16C16C.A0 coreInst/N_311
CTOF_DEL    ---     0.452     R16C16C.A0 to     R16C16C.F0 SLICE_419
ROUTE         2     0.890     R16C16C.F0 to     R16C17A.B1 coreInst/ALUB_SRCX_0_1[1]
CTOF_DEL    ---     0.452     R16C17A.B1 to     R16C17A.F1 coreInst/opxMultiplexerInst/SLICE_677
ROUTE        26     1.752     R16C17A.F1 to     R14C15A.M0 coreInst/ALUB_SRCX[1]
MTOOFX_DEL  ---     0.345     R14C15A.M0 to   R14C15A.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_3[11]/SLICE_465
ROUTE         7     4.389   R14C15A.OFX0 to     R17C18C.C1 coreInst/N_44
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 coreInst/SLICE_687
ROUTE        19     4.609     R17C18C.F1 to     R12C14B.C1 coreInst/N_183
CTOF_DEL    ---     0.452     R12C14B.C1 to     R12C14B.F1 coreInst/fullALUInst/aluInst/SLICE_196
ROUTE         1     1.797     R12C14B.F1 to      R9C10C.B0 coreInst/fullALUInst/aluInst/madd_1[13]
CTOF1_DEL   ---     0.786      R9C10C.B0 to      R9C10C.F1 coreInst/fullALUInst/aluInst/SLICE_136
ROUTE         1     1.223      R9C10C.F1 to      R8C10B.A1 coreInst/fullALUInst/aluInst/madd_10[14]
CTOF_DEL    ---     0.452      R8C10B.A1 to      R8C10B.F1 coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     1.254      R8C10B.F1 to     R10C10D.B1 coreInst/fullALUInst/aluInst/madd_13[14]
C1TOFCO_DE  ---     0.786     R10C10D.B1 to    R10C10D.FCO coreInst/fullALUInst/aluInst/SLICE_180
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI coreInst/fullALUInst/aluInst/madd_14_cry_6
FCITOF0_DE  ---     0.517    R10C11A.FCI to     R10C11A.F0 coreInst/fullALUInst/aluInst/SLICE_179
ROUTE        16     1.936     R10C11A.F0 to     R17C23A.D1 coreInst/madd_14[15]
CTOOFX_DEL  ---     0.661     R17C23A.D1 to   R17C23A.OFX0 coreInst/busControllerInst/ADDR_BUF[15]/SLICE_447
ROUTE        14     1.564   R17C23A.OFX0 to     R21C17C.D1 ADDR_BUF_i_0_li[15]
CTOF_DEL    ---     0.452     R21C17C.D1 to     R21C17C.F1 mcuResourcesInst/SLICE_614
ROUTE        11     1.067     R21C17C.F1 to     R15C16D.D1 mcuResourcesInst.memoryMapperInst.INT_MAP_11
CTOF_DEL    ---     0.452     R15C16D.D1 to     R15C16D.F1 SLICE_316
ROUTE        21     2.852     R15C16D.F1 to     R19C16B.A1 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_5
CTOF_DEL    ---     0.452     R19C16B.A1 to     R19C16B.F1 SLICE_280
ROUTE         5     2.659     R19C16B.F1 to     R15C14A.M1 CPU_DIN[12] (to PIN_CLK_X1_c)
                  --------
                   38.434   (22.6% logic, 77.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R18C16C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_838:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R15C14A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.942ns (weighted slack = 5.884ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE[4]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionLatchInst/INSTRUCTION_12_rep1  (to PIN_CLK_X1_c -)

   Delay:              38.422ns  (22.6% logic, 77.4% route), 17 logic levels.

 Constraint Details:

     38.422ns physical path delay coreInst/interruptStateMachineInst/SLICE_333 to coreInst/SLICE_838 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 2.942ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_333 to coreInst/SLICE_838:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C16D.CLK to     R18C16D.Q1 coreInst/interruptStateMachineInst/SLICE_333 (from PIN_CLK_X1_c)
ROUTE         5     0.968     R18C16D.Q1 to     R16C17D.D0 coreInst/STATE[4]
CTOF_DEL    ---     0.452     R16C17D.D0 to     R16C17D.F0 coreInst/SLICE_682
ROUTE         5     0.911     R16C17D.F0 to     R16C18A.B1 coreInst/N_72_i_i_a2_0
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 coreInst/SLICE_906
ROUTE         1     0.954     R16C18A.F1 to     R17C16B.C1 coreInst/i17_mux_2
CTOOFX_DEL  ---     0.661     R17C16B.C1 to   R17C16B.OFX0 coreInst/jumpGroupDecoderInst/CC_2_i_m2/SLICE_444
ROUTE         4     0.951   R17C16B.OFX0 to     R17C17D.B0 coreInst/N_312
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 coreInst/opxMultiplexerInst/SLICE_679
ROUTE         1     0.851     R17C17D.F0 to     R16C17A.A1 coreInst/opxMultiplexerInst/ALUB_SRCX_0_N_3L3
CTOF_DEL    ---     0.452     R16C17A.A1 to     R16C17A.F1 coreInst/opxMultiplexerInst/SLICE_677
ROUTE        26     1.752     R16C17A.F1 to     R14C15A.M0 coreInst/ALUB_SRCX[1]
MTOOFX_DEL  ---     0.345     R14C15A.M0 to   R14C15A.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_3[11]/SLICE_465
ROUTE         7     4.389   R14C15A.OFX0 to     R17C18C.C1 coreInst/N_44
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 coreInst/SLICE_687
ROUTE        19     4.609     R17C18C.F1 to     R12C14B.C1 coreInst/N_183
CTOF_DEL    ---     0.452     R12C14B.C1 to     R12C14B.F1 coreInst/fullALUInst/aluInst/SLICE_196
ROUTE         1     1.797     R12C14B.F1 to      R9C10C.B0 coreInst/fullALUInst/aluInst/madd_1[13]
CTOF1_DEL   ---     0.786      R9C10C.B0 to      R9C10C.F1 coreInst/fullALUInst/aluInst/SLICE_136
ROUTE         1     1.223      R9C10C.F1 to      R8C10B.A1 coreInst/fullALUInst/aluInst/madd_10[14]
CTOF_DEL    ---     0.452      R8C10B.A1 to      R8C10B.F1 coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     1.254      R8C10B.F1 to     R10C10D.B1 coreInst/fullALUInst/aluInst/madd_13[14]
C1TOFCO_DE  ---     0.786     R10C10D.B1 to    R10C10D.FCO coreInst/fullALUInst/aluInst/SLICE_180
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI coreInst/fullALUInst/aluInst/madd_14_cry_6
FCITOF0_DE  ---     0.517    R10C11A.FCI to     R10C11A.F0 coreInst/fullALUInst/aluInst/SLICE_179
ROUTE        16     1.936     R10C11A.F0 to     R17C23A.D1 coreInst/madd_14[15]
CTOOFX_DEL  ---     0.661     R17C23A.D1 to   R17C23A.OFX0 coreInst/busControllerInst/ADDR_BUF[15]/SLICE_447
ROUTE        14     1.564   R17C23A.OFX0 to     R21C17C.D1 ADDR_BUF_i_0_li[15]
CTOF_DEL    ---     0.452     R21C17C.D1 to     R21C17C.F1 mcuResourcesInst/SLICE_614
ROUTE        11     1.067     R21C17C.F1 to     R15C16D.D1 mcuResourcesInst.memoryMapperInst.INT_MAP_11
CTOF_DEL    ---     0.452     R15C16D.D1 to     R15C16D.F1 SLICE_316
ROUTE        21     2.852     R15C16D.F1 to     R19C16B.A1 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_5
CTOF_DEL    ---     0.452     R19C16B.A1 to     R19C16B.F1 SLICE_280
ROUTE         5     2.659     R19C16B.F1 to     R15C14A.M1 CPU_DIN[12] (to PIN_CLK_X1_c)
                  --------
                   38.422   (22.6% logic, 77.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R18C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_838:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R15C14A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.942ns (weighted slack = 5.884ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE[7]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionLatchInst/INSTRUCTION_12_rep1  (to PIN_CLK_X1_c -)

   Delay:              38.422ns  (22.6% logic, 77.4% route), 17 logic levels.

 Constraint Details:

     38.422ns physical path delay coreInst/interruptStateMachineInst/SLICE_334 to coreInst/SLICE_838 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 2.942ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_334 to coreInst/SLICE_838:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C16C.CLK to     R18C16C.Q0 coreInst/interruptStateMachineInst/SLICE_334 (from PIN_CLK_X1_c)
ROUTE        20     0.968     R18C16C.Q0 to     R16C17D.C0 coreInst/STATE[7]
CTOF_DEL    ---     0.452     R16C17D.C0 to     R16C17D.F0 coreInst/SLICE_682
ROUTE         5     0.911     R16C17D.F0 to     R16C18A.B1 coreInst/N_72_i_i_a2_0
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 coreInst/SLICE_906
ROUTE         1     0.954     R16C18A.F1 to     R17C16B.C1 coreInst/i17_mux_2
CTOOFX_DEL  ---     0.661     R17C16B.C1 to   R17C16B.OFX0 coreInst/jumpGroupDecoderInst/CC_2_i_m2/SLICE_444
ROUTE         4     0.951   R17C16B.OFX0 to     R17C17D.B0 coreInst/N_312
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 coreInst/opxMultiplexerInst/SLICE_679
ROUTE         1     0.851     R17C17D.F0 to     R16C17A.A1 coreInst/opxMultiplexerInst/ALUB_SRCX_0_N_3L3
CTOF_DEL    ---     0.452     R16C17A.A1 to     R16C17A.F1 coreInst/opxMultiplexerInst/SLICE_677
ROUTE        26     1.752     R16C17A.F1 to     R14C15A.M0 coreInst/ALUB_SRCX[1]
MTOOFX_DEL  ---     0.345     R14C15A.M0 to   R14C15A.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_3[11]/SLICE_465
ROUTE         7     4.389   R14C15A.OFX0 to     R17C18C.C1 coreInst/N_44
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 coreInst/SLICE_687
ROUTE        19     4.609     R17C18C.F1 to     R12C14B.C1 coreInst/N_183
CTOF_DEL    ---     0.452     R12C14B.C1 to     R12C14B.F1 coreInst/fullALUInst/aluInst/SLICE_196
ROUTE         1     1.797     R12C14B.F1 to      R9C10C.B0 coreInst/fullALUInst/aluInst/madd_1[13]
CTOF1_DEL   ---     0.786      R9C10C.B0 to      R9C10C.F1 coreInst/fullALUInst/aluInst/SLICE_136
ROUTE         1     1.223      R9C10C.F1 to      R8C10B.A1 coreInst/fullALUInst/aluInst/madd_10[14]
CTOF_DEL    ---     0.452      R8C10B.A1 to      R8C10B.F1 coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     1.254      R8C10B.F1 to     R10C10D.B1 coreInst/fullALUInst/aluInst/madd_13[14]
C1TOFCO_DE  ---     0.786     R10C10D.B1 to    R10C10D.FCO coreInst/fullALUInst/aluInst/SLICE_180
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI coreInst/fullALUInst/aluInst/madd_14_cry_6
FCITOF0_DE  ---     0.517    R10C11A.FCI to     R10C11A.F0 coreInst/fullALUInst/aluInst/SLICE_179
ROUTE        16     1.936     R10C11A.F0 to     R17C23A.D1 coreInst/madd_14[15]
CTOOFX_DEL  ---     0.661     R17C23A.D1 to   R17C23A.OFX0 coreInst/busControllerInst/ADDR_BUF[15]/SLICE_447
ROUTE        14     1.564   R17C23A.OFX0 to     R21C17C.D1 ADDR_BUF_i_0_li[15]
CTOF_DEL    ---     0.452     R21C17C.D1 to     R21C17C.F1 mcuResourcesInst/SLICE_614
ROUTE        11     1.067     R21C17C.F1 to     R15C16D.D1 mcuResourcesInst.memoryMapperInst.INT_MAP_11
CTOF_DEL    ---     0.452     R15C16D.D1 to     R15C16D.F1 SLICE_316
ROUTE        21     2.852     R15C16D.F1 to     R19C16B.A1 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_5
CTOF_DEL    ---     0.452     R19C16B.A1 to     R19C16B.F1 SLICE_280
ROUTE         5     2.659     R19C16B.F1 to     R15C14A.M1 CPU_DIN[12] (to PIN_CLK_X1_c)
                  --------
                   38.422   (22.6% logic, 77.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R18C16C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_838:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R15C14A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.001ns (weighted slack = 6.002ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE[4]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionLatchInst/INSTRUCTION_12_rep1  (to PIN_CLK_X1_c -)

   Delay:              38.363ns  (22.6% logic, 77.4% route), 17 logic levels.

 Constraint Details:

     38.363ns physical path delay coreInst/interruptStateMachineInst/SLICE_333 to coreInst/SLICE_838 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 3.001ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_333 to coreInst/SLICE_838:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C16D.CLK to     R18C16D.Q1 coreInst/interruptStateMachineInst/SLICE_333 (from PIN_CLK_X1_c)
ROUTE         5     0.968     R18C16D.Q1 to     R16C17D.D0 coreInst/STATE[4]
CTOF_DEL    ---     0.452     R16C17D.D0 to     R16C17D.F0 coreInst/SLICE_682
ROUTE         5     0.413     R16C17D.F0 to     R16C17D.C1 coreInst/N_72_i_i_a2_0
CTOF_DEL    ---     0.452     R16C17D.C1 to     R16C17D.F1 coreInst/SLICE_682
ROUTE         1     1.393     R16C17D.F1 to     R17C16B.D1 coreInst/i17_mux_6
CTOOFX_DEL  ---     0.661     R17C16B.D1 to   R17C16B.OFX0 coreInst/jumpGroupDecoderInst/CC_2_i_m2/SLICE_444
ROUTE         4     0.951   R17C16B.OFX0 to     R17C17D.B0 coreInst/N_312
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 coreInst/opxMultiplexerInst/SLICE_679
ROUTE         1     0.851     R17C17D.F0 to     R16C17A.A1 coreInst/opxMultiplexerInst/ALUB_SRCX_0_N_3L3
CTOF_DEL    ---     0.452     R16C17A.A1 to     R16C17A.F1 coreInst/opxMultiplexerInst/SLICE_677
ROUTE        26     1.752     R16C17A.F1 to     R14C15A.M0 coreInst/ALUB_SRCX[1]
MTOOFX_DEL  ---     0.345     R14C15A.M0 to   R14C15A.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_3[11]/SLICE_465
ROUTE         7     4.389   R14C15A.OFX0 to     R17C18C.C1 coreInst/N_44
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 coreInst/SLICE_687
ROUTE        19     4.609     R17C18C.F1 to     R12C14B.C1 coreInst/N_183
CTOF_DEL    ---     0.452     R12C14B.C1 to     R12C14B.F1 coreInst/fullALUInst/aluInst/SLICE_196
ROUTE         1     1.797     R12C14B.F1 to      R9C10C.B0 coreInst/fullALUInst/aluInst/madd_1[13]
CTOF1_DEL   ---     0.786      R9C10C.B0 to      R9C10C.F1 coreInst/fullALUInst/aluInst/SLICE_136
ROUTE         1     1.223      R9C10C.F1 to      R8C10B.A1 coreInst/fullALUInst/aluInst/madd_10[14]
CTOF_DEL    ---     0.452      R8C10B.A1 to      R8C10B.F1 coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     1.254      R8C10B.F1 to     R10C10D.B1 coreInst/fullALUInst/aluInst/madd_13[14]
C1TOFCO_DE  ---     0.786     R10C10D.B1 to    R10C10D.FCO coreInst/fullALUInst/aluInst/SLICE_180
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI coreInst/fullALUInst/aluInst/madd_14_cry_6
FCITOF0_DE  ---     0.517    R10C11A.FCI to     R10C11A.F0 coreInst/fullALUInst/aluInst/SLICE_179
ROUTE        16     1.936     R10C11A.F0 to     R17C23A.D1 coreInst/madd_14[15]
CTOOFX_DEL  ---     0.661     R17C23A.D1 to   R17C23A.OFX0 coreInst/busControllerInst/ADDR_BUF[15]/SLICE_447
ROUTE        14     1.564   R17C23A.OFX0 to     R21C17C.D1 ADDR_BUF_i_0_li[15]
CTOF_DEL    ---     0.452     R21C17C.D1 to     R21C17C.F1 mcuResourcesInst/SLICE_614
ROUTE        11     1.067     R21C17C.F1 to     R15C16D.D1 mcuResourcesInst.memoryMapperInst.INT_MAP_11
CTOF_DEL    ---     0.452     R15C16D.D1 to     R15C16D.F1 SLICE_316
ROUTE        21     2.852     R15C16D.F1 to     R19C16B.A1 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_5
CTOF_DEL    ---     0.452     R19C16B.A1 to     R19C16B.F1 SLICE_280
ROUTE         5     2.659     R19C16B.F1 to     R15C14A.M1 CPU_DIN[12] (to PIN_CLK_X1_c)
                  --------
                   38.363   (22.6% logic, 77.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R18C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_838:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R15C14A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.001ns (weighted slack = 6.002ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE[7]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionLatchInst/INSTRUCTION_12_rep1  (to PIN_CLK_X1_c -)

   Delay:              38.363ns  (22.6% logic, 77.4% route), 17 logic levels.

 Constraint Details:

     38.363ns physical path delay coreInst/interruptStateMachineInst/SLICE_334 to coreInst/SLICE_838 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 3.001ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_334 to coreInst/SLICE_838:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C16C.CLK to     R18C16C.Q0 coreInst/interruptStateMachineInst/SLICE_334 (from PIN_CLK_X1_c)
ROUTE        20     0.968     R18C16C.Q0 to     R16C17D.C0 coreInst/STATE[7]
CTOF_DEL    ---     0.452     R16C17D.C0 to     R16C17D.F0 coreInst/SLICE_682
ROUTE         5     0.413     R16C17D.F0 to     R16C17D.C1 coreInst/N_72_i_i_a2_0
CTOF_DEL    ---     0.452     R16C17D.C1 to     R16C17D.F1 coreInst/SLICE_682
ROUTE         1     1.393     R16C17D.F1 to     R17C16B.D1 coreInst/i17_mux_6
CTOOFX_DEL  ---     0.661     R17C16B.D1 to   R17C16B.OFX0 coreInst/jumpGroupDecoderInst/CC_2_i_m2/SLICE_444
ROUTE         4     0.951   R17C16B.OFX0 to     R17C17D.B0 coreInst/N_312
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 coreInst/opxMultiplexerInst/SLICE_679
ROUTE         1     0.851     R17C17D.F0 to     R16C17A.A1 coreInst/opxMultiplexerInst/ALUB_SRCX_0_N_3L3
CTOF_DEL    ---     0.452     R16C17A.A1 to     R16C17A.F1 coreInst/opxMultiplexerInst/SLICE_677
ROUTE        26     1.752     R16C17A.F1 to     R14C15A.M0 coreInst/ALUB_SRCX[1]
MTOOFX_DEL  ---     0.345     R14C15A.M0 to   R14C15A.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_3[11]/SLICE_465
ROUTE         7     4.389   R14C15A.OFX0 to     R17C18C.C1 coreInst/N_44
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 coreInst/SLICE_687
ROUTE        19     4.609     R17C18C.F1 to     R12C14B.C1 coreInst/N_183
CTOF_DEL    ---     0.452     R12C14B.C1 to     R12C14B.F1 coreInst/fullALUInst/aluInst/SLICE_196
ROUTE         1     1.797     R12C14B.F1 to      R9C10C.B0 coreInst/fullALUInst/aluInst/madd_1[13]
CTOF1_DEL   ---     0.786      R9C10C.B0 to      R9C10C.F1 coreInst/fullALUInst/aluInst/SLICE_136
ROUTE         1     1.223      R9C10C.F1 to      R8C10B.A1 coreInst/fullALUInst/aluInst/madd_10[14]
CTOF_DEL    ---     0.452      R8C10B.A1 to      R8C10B.F1 coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     1.254      R8C10B.F1 to     R10C10D.B1 coreInst/fullALUInst/aluInst/madd_13[14]
C1TOFCO_DE  ---     0.786     R10C10D.B1 to    R10C10D.FCO coreInst/fullALUInst/aluInst/SLICE_180
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI coreInst/fullALUInst/aluInst/madd_14_cry_6
FCITOF0_DE  ---     0.517    R10C11A.FCI to     R10C11A.F0 coreInst/fullALUInst/aluInst/SLICE_179
ROUTE        16     1.936     R10C11A.F0 to     R17C23A.D1 coreInst/madd_14[15]
CTOOFX_DEL  ---     0.661     R17C23A.D1 to   R17C23A.OFX0 coreInst/busControllerInst/ADDR_BUF[15]/SLICE_447
ROUTE        14     1.564   R17C23A.OFX0 to     R21C17C.D1 ADDR_BUF_i_0_li[15]
CTOF_DEL    ---     0.452     R21C17C.D1 to     R21C17C.F1 mcuResourcesInst/SLICE_614
ROUTE        11     1.067     R21C17C.F1 to     R15C16D.D1 mcuResourcesInst.memoryMapperInst.INT_MAP_11
CTOF_DEL    ---     0.452     R15C16D.D1 to     R15C16D.F1 SLICE_316
ROUTE        21     2.852     R15C16D.F1 to     R19C16B.A1 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_5
CTOF_DEL    ---     0.452     R19C16B.A1 to     R19C16B.F1 SLICE_280
ROUTE         5     2.659     R19C16B.F1 to     R15C14A.M1 CPU_DIN[12] (to PIN_CLK_X1_c)
                  --------
                   38.363   (22.6% logic, 77.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R18C16C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_838:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R15C14A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.009ns (weighted slack = 6.018ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/INSTRUCTION_fast[11]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[10]  (to PIN_CLK_X1_c +)

   Delay:              38.355ns  (25.9% logic, 74.1% route), 21 logic levels.

 Constraint Details:

     38.355ns physical path delay SLICE_316 to coreInst/SLICE_906 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 3.009ns

 Physical Path Details:

      Data path SLICE_316 to coreInst/SLICE_906:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16D.CLK to     R15C16D.Q0 SLICE_316 (from PIN_CLK_X1_c)
ROUTE         4     0.932     R15C16D.Q0 to     R17C16D.D1 coreInst/INSTRUCTION_fast[11]
CTOOFX_DEL  ---     0.661     R17C16D.D1 to   R17C16D.OFX0 coreInst/jumpGroupDecoderInst/CC_1_i_m2/SLICE_443
ROUTE         4     0.898   R17C16D.OFX0 to     R16C16C.A0 coreInst/N_311
CTOF_DEL    ---     0.452     R16C16C.A0 to     R16C16C.F0 SLICE_419
ROUTE         2     0.890     R16C16C.F0 to     R16C17A.B1 coreInst/ALUB_SRCX_0_1[1]
CTOF_DEL    ---     0.452     R16C17A.B1 to     R16C17A.F1 coreInst/opxMultiplexerInst/SLICE_677
ROUTE        26     1.752     R16C17A.F1 to     R14C15A.M0 coreInst/ALUB_SRCX[1]
MTOOFX_DEL  ---     0.345     R14C15A.M0 to   R14C15A.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_3[11]/SLICE_465
ROUTE         7     4.389   R14C15A.OFX0 to     R17C18C.C1 coreInst/N_44
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 coreInst/SLICE_687
ROUTE        19     4.609     R17C18C.F1 to     R12C14B.C1 coreInst/N_183
CTOF_DEL    ---     0.452     R12C14B.C1 to     R12C14B.F1 coreInst/fullALUInst/aluInst/SLICE_196
ROUTE         1     1.797     R12C14B.F1 to      R9C10C.B0 coreInst/fullALUInst/aluInst/madd_1[13]
CTOF1_DEL   ---     0.786      R9C10C.B0 to      R9C10C.F1 coreInst/fullALUInst/aluInst/SLICE_136
ROUTE         1     1.223      R9C10C.F1 to      R8C10B.A1 coreInst/fullALUInst/aluInst/madd_10[14]
CTOF_DEL    ---     0.452      R8C10B.A1 to      R8C10B.F1 coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     1.254      R8C10B.F1 to     R10C10D.B1 coreInst/fullALUInst/aluInst/madd_13[14]
C1TOFCO_DE  ---     0.786     R10C10D.B1 to    R10C10D.FCO coreInst/fullALUInst/aluInst/SLICE_180
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI coreInst/fullALUInst/aluInst/madd_14_cry_6
FCITOF0_DE  ---     0.517    R10C11A.FCI to     R10C11A.F0 coreInst/fullALUInst/aluInst/SLICE_179
ROUTE        16     1.936     R10C11A.F0 to     R17C23A.D1 coreInst/madd_14[15]
CTOOFX_DEL  ---     0.661     R17C23A.D1 to   R17C23A.OFX0 coreInst/busControllerInst/ADDR_BUF[15]/SLICE_447
ROUTE        14     1.564   R17C23A.OFX0 to     R21C17C.D1 ADDR_BUF_i_0_li[15]
CTOF_DEL    ---     0.452     R21C17C.D1 to     R21C17C.F1 mcuResourcesInst/SLICE_614
ROUTE        11     1.067     R21C17C.F1 to     R15C16D.D1 mcuResourcesInst.memoryMapperInst.INT_MAP_11
CTOF_DEL    ---     0.452     R15C16D.D1 to     R15C16D.F1 SLICE_316
ROUTE        21     2.009     R15C16D.F1 to     R18C20C.M0 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_5
MTOOFX_DEL  ---     0.345     R18C20C.M0 to   R18C20C.OFX0 SLICE_289
ROUTE         3     0.904   R18C20C.OFX0 to     R18C18D.A0 CPU_DIN[2]
CTOF_DEL    ---     0.452     R18C18D.A0 to     R18C18D.F0 coreInst/programCounterInst/SLICE_573
ROUTE         1     0.954     R18C18D.F0 to     R15C18B.C1 coreInst/programCounterInst/N_185_0
C1TOFCO_DE  ---     0.786     R15C18B.C1 to    R15C18B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C18C.FCI to    R15C18C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C18D.FCI to    R15C18D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R15C19A.FCI to    R15C19A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOF1_DE  ---     0.569    R15C19B.FCI to     R15C19B.F1 coreInst/programCounterInst/SLICE_67
ROUTE         3     2.258     R15C19B.F1 to     R16C18A.M0 coreInst/programCounterInst/PC_A_NEXT[10] (to PIN_CLK_X1_c)
                  --------
                   38.355   (25.9% logic, 74.1% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R15C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_906:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R16C18A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.018ns (weighted slack = 6.036ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/INSTRUCTION_fast[11]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[10]  (to PIN_CLK_X1_c +)

   Delay:              38.346ns  (25.1% logic, 74.9% route), 18 logic levels.

 Constraint Details:

     38.346ns physical path delay SLICE_316 to coreInst/SLICE_906 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 3.018ns

 Physical Path Details:

      Data path SLICE_316 to coreInst/SLICE_906:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16D.CLK to     R15C16D.Q0 SLICE_316 (from PIN_CLK_X1_c)
ROUTE         4     0.932     R15C16D.Q0 to     R17C16D.D1 coreInst/INSTRUCTION_fast[11]
CTOOFX_DEL  ---     0.661     R17C16D.D1 to   R17C16D.OFX0 coreInst/jumpGroupDecoderInst/CC_1_i_m2/SLICE_443
ROUTE         4     0.898   R17C16D.OFX0 to     R16C16C.A0 coreInst/N_311
CTOF_DEL    ---     0.452     R16C16C.A0 to     R16C16C.F0 SLICE_419
ROUTE         2     0.890     R16C16C.F0 to     R16C17A.B1 coreInst/ALUB_SRCX_0_1[1]
CTOF_DEL    ---     0.452     R16C17A.B1 to     R16C17A.F1 coreInst/opxMultiplexerInst/SLICE_677
ROUTE        26     1.752     R16C17A.F1 to     R14C15A.M0 coreInst/ALUB_SRCX[1]
MTOOFX_DEL  ---     0.345     R14C15A.M0 to   R14C15A.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_3[11]/SLICE_465
ROUTE         7     4.389   R14C15A.OFX0 to     R17C18C.C1 coreInst/N_44
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 coreInst/SLICE_687
ROUTE        19     4.609     R17C18C.F1 to     R12C14B.C1 coreInst/N_183
CTOF_DEL    ---     0.452     R12C14B.C1 to     R12C14B.F1 coreInst/fullALUInst/aluInst/SLICE_196
ROUTE         1     1.797     R12C14B.F1 to      R9C10C.B0 coreInst/fullALUInst/aluInst/madd_1[13]
CTOF1_DEL   ---     0.786      R9C10C.B0 to      R9C10C.F1 coreInst/fullALUInst/aluInst/SLICE_136
ROUTE         1     1.223      R9C10C.F1 to      R8C10B.A1 coreInst/fullALUInst/aluInst/madd_10[14]
CTOF_DEL    ---     0.452      R8C10B.A1 to      R8C10B.F1 coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     1.254      R8C10B.F1 to     R10C10D.B1 coreInst/fullALUInst/aluInst/madd_13[14]
C1TOFCO_DE  ---     0.786     R10C10D.B1 to    R10C10D.FCO coreInst/fullALUInst/aluInst/SLICE_180
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI coreInst/fullALUInst/aluInst/madd_14_cry_6
FCITOF0_DE  ---     0.517    R10C11A.FCI to     R10C11A.F0 coreInst/fullALUInst/aluInst/SLICE_179
ROUTE        16     1.936     R10C11A.F0 to     R17C23A.D1 coreInst/madd_14[15]
CTOOFX_DEL  ---     0.661     R17C23A.D1 to   R17C23A.OFX0 coreInst/busControllerInst/ADDR_BUF[15]/SLICE_447
ROUTE        14     1.564   R17C23A.OFX0 to     R21C17C.D1 ADDR_BUF_i_0_li[15]
CTOF_DEL    ---     0.452     R21C17C.D1 to     R21C17C.F1 mcuResourcesInst/SLICE_614
ROUTE        11     0.876     R21C17C.F1 to     R21C17C.A0 mcuResourcesInst.memoryMapperInst.INT_MAP_11
CTOF_DEL    ---     0.452     R21C17C.A0 to     R21C17C.F0 mcuResourcesInst/SLICE_614
ROUTE         6     2.855     R21C17C.F0 to     R19C18B.A0 mcuResourcesInst/DOUT_1_sn_N_5_mux
CTOOFX_DEL  ---     0.661     R19C18B.A0 to   R19C18B.OFX0 SLICE_310
ROUTE         4     1.503   R19C18B.OFX0 to     R15C18D.A0 CPU_DIN[5]
C0TOFCO_DE  ---     0.905     R15C18D.A0 to    R15C18D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R15C19A.FCI to    R15C19A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOF1_DE  ---     0.569    R15C19B.FCI to     R15C19B.F1 coreInst/programCounterInst/SLICE_67
ROUTE         3     2.258     R15C19B.F1 to     R16C18A.M0 coreInst/programCounterInst/PC_A_NEXT[10] (to PIN_CLK_X1_c)
                  --------
                   38.346   (25.1% logic, 74.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R15C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_906:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R16C18A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.035ns (weighted slack = 6.070ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/INSTRUCTION_fast[11]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[10]  (to PIN_CLK_X1_c +)

   Delay:              38.329ns  (25.9% logic, 74.1% route), 21 logic levels.

 Constraint Details:

     38.329ns physical path delay SLICE_316 to coreInst/SLICE_906 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 3.035ns

 Physical Path Details:

      Data path SLICE_316 to coreInst/SLICE_906:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16D.CLK to     R15C16D.Q0 SLICE_316 (from PIN_CLK_X1_c)
ROUTE         4     0.892     R15C16D.Q0 to     R17C16B.A1 coreInst/INSTRUCTION_fast[11]
CTOOFX_DEL  ---     0.661     R17C16B.A1 to   R17C16B.OFX0 coreInst/jumpGroupDecoderInst/CC_2_i_m2/SLICE_444
ROUTE         4     0.951   R17C16B.OFX0 to     R17C17D.B0 coreInst/N_312
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 coreInst/opxMultiplexerInst/SLICE_679
ROUTE         1     0.851     R17C17D.F0 to     R16C17A.A1 coreInst/opxMultiplexerInst/ALUB_SRCX_0_N_3L3
CTOF_DEL    ---     0.452     R16C17A.A1 to     R16C17A.F1 coreInst/opxMultiplexerInst/SLICE_677
ROUTE        26     1.752     R16C17A.F1 to     R14C15A.M0 coreInst/ALUB_SRCX[1]
MTOOFX_DEL  ---     0.345     R14C15A.M0 to   R14C15A.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_3[11]/SLICE_465
ROUTE         7     4.389   R14C15A.OFX0 to     R17C18C.C1 coreInst/N_44
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 coreInst/SLICE_687
ROUTE        19     4.609     R17C18C.F1 to     R12C14B.C1 coreInst/N_183
CTOF_DEL    ---     0.452     R12C14B.C1 to     R12C14B.F1 coreInst/fullALUInst/aluInst/SLICE_196
ROUTE         1     1.797     R12C14B.F1 to      R9C10C.B0 coreInst/fullALUInst/aluInst/madd_1[13]
CTOF1_DEL   ---     0.786      R9C10C.B0 to      R9C10C.F1 coreInst/fullALUInst/aluInst/SLICE_136
ROUTE         1     1.223      R9C10C.F1 to      R8C10B.A1 coreInst/fullALUInst/aluInst/madd_10[14]
CTOF_DEL    ---     0.452      R8C10B.A1 to      R8C10B.F1 coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     1.254      R8C10B.F1 to     R10C10D.B1 coreInst/fullALUInst/aluInst/madd_13[14]
C1TOFCO_DE  ---     0.786     R10C10D.B1 to    R10C10D.FCO coreInst/fullALUInst/aluInst/SLICE_180
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI coreInst/fullALUInst/aluInst/madd_14_cry_6
FCITOF0_DE  ---     0.517    R10C11A.FCI to     R10C11A.F0 coreInst/fullALUInst/aluInst/SLICE_179
ROUTE        16     1.936     R10C11A.F0 to     R17C23A.D1 coreInst/madd_14[15]
CTOOFX_DEL  ---     0.661     R17C23A.D1 to   R17C23A.OFX0 coreInst/busControllerInst/ADDR_BUF[15]/SLICE_447
ROUTE        14     1.564   R17C23A.OFX0 to     R21C17C.D1 ADDR_BUF_i_0_li[15]
CTOF_DEL    ---     0.452     R21C17C.D1 to     R21C17C.F1 mcuResourcesInst/SLICE_614
ROUTE        11     1.067     R21C17C.F1 to     R15C16D.D1 mcuResourcesInst.memoryMapperInst.INT_MAP_11
CTOF_DEL    ---     0.452     R15C16D.D1 to     R15C16D.F1 SLICE_316
ROUTE        21     2.009     R15C16D.F1 to     R18C20C.M0 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_5
MTOOFX_DEL  ---     0.345     R18C20C.M0 to   R18C20C.OFX0 SLICE_289
ROUTE         3     0.904   R18C20C.OFX0 to     R18C18D.A0 CPU_DIN[2]
CTOF_DEL    ---     0.452     R18C18D.A0 to     R18C18D.F0 coreInst/programCounterInst/SLICE_573
ROUTE         1     0.954     R18C18D.F0 to     R15C18B.C1 coreInst/programCounterInst/N_185_0
C1TOFCO_DE  ---     0.786     R15C18B.C1 to    R15C18B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C18C.FCI to    R15C18C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C18D.FCI to    R15C18D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R15C19A.FCI to    R15C19A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOF1_DE  ---     0.569    R15C19B.FCI to     R15C19B.F1 coreInst/programCounterInst/SLICE_67
ROUTE         3     2.258     R15C19B.F1 to     R16C18A.M0 coreInst/programCounterInst/PC_A_NEXT[10] (to PIN_CLK_X1_c)
                  --------
                   38.329   (25.9% logic, 74.1% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R15C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_906:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R16C18A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.035ns (weighted slack = 6.070ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/INSTRUCTION_fast[11]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[10]  (to PIN_CLK_X1_c +)

   Delay:              38.329ns  (25.9% logic, 74.1% route), 21 logic levels.

 Constraint Details:

     38.329ns physical path delay SLICE_316 to coreInst/SLICE_906 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 3.035ns

 Physical Path Details:

      Data path SLICE_316 to coreInst/SLICE_906:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R15C16D.CLK to     R15C16D.Q0 SLICE_316 (from PIN_CLK_X1_c)
ROUTE         4     0.892     R15C16D.Q0 to     R17C16B.A0 coreInst/INSTRUCTION_fast[11]
CTOOFX_DEL  ---     0.661     R17C16B.A0 to   R17C16B.OFX0 coreInst/jumpGroupDecoderInst/CC_2_i_m2/SLICE_444
ROUTE         4     0.951   R17C16B.OFX0 to     R17C17D.B0 coreInst/N_312
CTOF_DEL    ---     0.452     R17C17D.B0 to     R17C17D.F0 coreInst/opxMultiplexerInst/SLICE_679
ROUTE         1     0.851     R17C17D.F0 to     R16C17A.A1 coreInst/opxMultiplexerInst/ALUB_SRCX_0_N_3L3
CTOF_DEL    ---     0.452     R16C17A.A1 to     R16C17A.F1 coreInst/opxMultiplexerInst/SLICE_677
ROUTE        26     1.752     R16C17A.F1 to     R14C15A.M0 coreInst/ALUB_SRCX[1]
MTOOFX_DEL  ---     0.345     R14C15A.M0 to   R14C15A.OFX0 coreInst/fullALUInst/muxB/ALUB_DATA_3[11]/SLICE_465
ROUTE         7     4.389   R14C15A.OFX0 to     R17C18C.C1 coreInst/N_44
CTOF_DEL    ---     0.452     R17C18C.C1 to     R17C18C.F1 coreInst/SLICE_687
ROUTE        19     4.609     R17C18C.F1 to     R12C14B.C1 coreInst/N_183
CTOF_DEL    ---     0.452     R12C14B.C1 to     R12C14B.F1 coreInst/fullALUInst/aluInst/SLICE_196
ROUTE         1     1.797     R12C14B.F1 to      R9C10C.B0 coreInst/fullALUInst/aluInst/madd_1[13]
CTOF1_DEL   ---     0.786      R9C10C.B0 to      R9C10C.F1 coreInst/fullALUInst/aluInst/SLICE_136
ROUTE         1     1.223      R9C10C.F1 to      R8C10B.A1 coreInst/fullALUInst/aluInst/madd_10[14]
CTOF_DEL    ---     0.452      R8C10B.A1 to      R8C10B.F1 coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     1.254      R8C10B.F1 to     R10C10D.B1 coreInst/fullALUInst/aluInst/madd_13[14]
C1TOFCO_DE  ---     0.786     R10C10D.B1 to    R10C10D.FCO coreInst/fullALUInst/aluInst/SLICE_180
ROUTE         1     0.000    R10C10D.FCO to    R10C11A.FCI coreInst/fullALUInst/aluInst/madd_14_cry_6
FCITOF0_DE  ---     0.517    R10C11A.FCI to     R10C11A.F0 coreInst/fullALUInst/aluInst/SLICE_179
ROUTE        16     1.936     R10C11A.F0 to     R17C23A.D1 coreInst/madd_14[15]
CTOOFX_DEL  ---     0.661     R17C23A.D1 to   R17C23A.OFX0 coreInst/busControllerInst/ADDR_BUF[15]/SLICE_447
ROUTE        14     1.564   R17C23A.OFX0 to     R21C17C.D1 ADDR_BUF_i_0_li[15]
CTOF_DEL    ---     0.452     R21C17C.D1 to     R21C17C.F1 mcuResourcesInst/SLICE_614
ROUTE        11     1.067     R21C17C.F1 to     R15C16D.D1 mcuResourcesInst.memoryMapperInst.INT_MAP_11
CTOF_DEL    ---     0.452     R15C16D.D1 to     R15C16D.F1 SLICE_316
ROUTE        21     2.009     R15C16D.F1 to     R18C20C.M0 mcuResourcesInst.memoryMapperInst.CPU_DIN_sn_N_5
MTOOFX_DEL  ---     0.345     R18C20C.M0 to   R18C20C.OFX0 SLICE_289
ROUTE         3     0.904   R18C20C.OFX0 to     R18C18D.A0 CPU_DIN[2]
CTOF_DEL    ---     0.452     R18C18D.A0 to     R18C18D.F0 coreInst/programCounterInst/SLICE_573
ROUTE         1     0.954     R18C18D.F0 to     R15C18B.C1 coreInst/programCounterInst/N_185_0
C1TOFCO_DE  ---     0.786     R15C18B.C1 to    R15C18B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C18B.FCO to    R15C18C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C18C.FCI to    R15C18C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C18C.FCO to    R15C18D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C18D.FCI to    R15C18D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C18D.FCO to    R15C19A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R15C19A.FCI to    R15C19A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C19A.FCO to    R15C19B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOF1_DE  ---     0.569    R15C19B.FCI to     R15C19B.F1 coreInst/programCounterInst/SLICE_67
ROUTE         3     2.258     R15C19B.F1 to     R16C18A.M0 coreInst/programCounterInst/PC_A_NEXT[10] (to PIN_CLK_X1_c)
                  --------
                   38.329   (25.9% logic, 74.1% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_316:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R15C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_906:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       186     2.351       C8.PADDI to    R16C18A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

Report:   12.908MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   12.908 MHz|  17  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: coreInst/instructionPhaseDecoderInst/N_462_i   Source: coreInst/SLICE_837.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 6

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 186
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/instructionPhaseDecoderInst/N_462_i   Source: coreInst/SLICE_837.F0
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 4


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 4 nets, and 6798 connections (98.95% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Sun Dec 10 18:25:45 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 28 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.848ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[3]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[2]  (to coreInst/instructionPhaseDecoderInst/N_462_i +)

   Delay:               0.755ns  (31.0% logic, 69.0% route), 2 logic levels.

 Constraint Details:

      0.755ns physical path delay coreInst/SLICE_666 to coreInst/instructionPhaseDecoderInst/SLICE_342 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.616ns skew requirement (totaling 2.603ns) by 1.848ns

 Physical Path Details:

      Data path coreInst/SLICE_666 to coreInst/instructionPhaseDecoderInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16A.CLK to     R14C16A.Q0 coreInst/SLICE_666 (from PIN_CLK_X1_c)
ROUTE         7     0.521     R14C16A.Q0 to     R15C13C.A0 coreInst/instructionPhaseDecoderInst/PHASE_R[3]
CTOF_DEL    ---     0.101     R15C13C.A0 to     R15C13C.F0 coreInst/instructionPhaseDecoderInst/SLICE_342
ROUTE         1     0.000     R15C13C.F0 to    R15C13C.DI0 coreInst/instructionPhaseDecoderInst/N_5_i (to coreInst/instructionPhaseDecoderInst/N_462_i)
                  --------
                    0.755   (31.0% logic, 69.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_666:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R14C16A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R15C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R15C14B.CLK to     R15C14B.Q1 coreInst/SLICE_681
ROUTE         5     1.676     R15C14B.Q1 to     R15C13A.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[2]
CTOF_DEL    ---     0.177     R15C13A.C1 to     R15C13A.F1 coreInst/SLICE_837
ROUTE         2     0.233     R15C13A.F1 to     R15C13A.B0 coreInst/instructionPhaseDecoderInst/N_535
CTOF_DEL    ---     0.177     R15C13A.B0 to     R15C13A.F0 coreInst/SLICE_837
ROUTE         2     0.199     R15C13A.F0 to    R15C13C.CLK coreInst/instructionPhaseDecoderInst/N_462_i
                  --------
                    3.972   (24.1% logic, 75.9% route), 4 logic levels.


Error: The following path exceeds requirements by 1.064ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/RESET_R  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[0]  (to coreInst/instructionPhaseDecoderInst/N_462_i +)

   Delay:               1.698ns  (13.8% logic, 86.2% route), 2 logic levels.

 Constraint Details:

      1.698ns physical path delay coreInst/SLICE_666 to coreInst/instructionPhaseDecoderInst/SLICE_341 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.775ns skew requirement (totaling 2.762ns) by 1.064ns

 Physical Path Details:

      Data path coreInst/SLICE_666 to coreInst/instructionPhaseDecoderInst/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16A.CLK to     R14C16A.Q1 coreInst/SLICE_666 (from PIN_CLK_X1_c)
ROUTE         2     1.464     R14C16A.Q1 to     R15C14D.C0 coreInst/instructionPhaseDecoderInst/RESET_R
CTOF_DEL    ---     0.101     R15C14D.C0 to     R15C14D.F0 coreInst/instructionPhaseDecoderInst/SLICE_341
ROUTE         1     0.000     R15C14D.F0 to    R15C14D.DI0 coreInst/instructionPhaseDecoderInst/N_212 (to coreInst/instructionPhaseDecoderInst/N_462_i)
                  --------
                    1.698   (13.8% logic, 86.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_666:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R14C16A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R15C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R15C14B.CLK to     R15C14B.Q1 coreInst/SLICE_681
ROUTE         5     1.676     R15C14B.Q1 to     R15C13A.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[2]
CTOF_DEL    ---     0.177     R15C13A.C1 to     R15C13A.F1 coreInst/SLICE_837
ROUTE         2     0.233     R15C13A.F1 to     R15C13A.B0 coreInst/instructionPhaseDecoderInst/N_535
CTOF_DEL    ---     0.177     R15C13A.B0 to     R15C13A.F0 coreInst/SLICE_837
ROUTE         2     0.358     R15C13A.F0 to    R15C14D.CLK coreInst/instructionPhaseDecoderInst/N_462_i
                  --------
                    4.131   (23.2% logic, 76.8% route), 4 logic levels.


Error: The following path exceeds requirements by 1.064ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/RESET_R  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[1]  (to coreInst/instructionPhaseDecoderInst/N_462_i +)

   Delay:               1.698ns  (13.8% logic, 86.2% route), 2 logic levels.

 Constraint Details:

      1.698ns physical path delay coreInst/SLICE_666 to coreInst/instructionPhaseDecoderInst/SLICE_341 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.775ns skew requirement (totaling 2.762ns) by 1.064ns

 Physical Path Details:

      Data path coreInst/SLICE_666 to coreInst/instructionPhaseDecoderInst/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16A.CLK to     R14C16A.Q1 coreInst/SLICE_666 (from PIN_CLK_X1_c)
ROUTE         2     1.464     R14C16A.Q1 to     R15C14D.C1 coreInst/instructionPhaseDecoderInst/RESET_R
CTOF_DEL    ---     0.101     R15C14D.C1 to     R15C14D.F1 coreInst/instructionPhaseDecoderInst/SLICE_341
ROUTE         1     0.000     R15C14D.F1 to    R15C14D.DI1 coreInst/instructionPhaseDecoderInst/N_30_i (to coreInst/instructionPhaseDecoderInst/N_462_i)
                  --------
                    1.698   (13.8% logic, 86.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_666:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R14C16A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R15C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R15C14B.CLK to     R15C14B.Q1 coreInst/SLICE_681
ROUTE         5     1.676     R15C14B.Q1 to     R15C13A.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[2]
CTOF_DEL    ---     0.177     R15C13A.C1 to     R15C13A.F1 coreInst/SLICE_837
ROUTE         2     0.233     R15C13A.F1 to     R15C13A.B0 coreInst/instructionPhaseDecoderInst/N_535
CTOF_DEL    ---     0.177     R15C13A.B0 to     R15C13A.F0 coreInst/SLICE_837
ROUTE         2     0.358     R15C13A.F0 to    R15C14D.CLK coreInst/instructionPhaseDecoderInst/N_462_i
                  --------
                    4.131   (23.2% logic, 76.8% route), 4 logic levels.


Error: The following path exceeds requirements by 1.062ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[1]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[1]  (to coreInst/instructionPhaseDecoderInst/N_462_i +)

   Delay:               1.700ns  (13.8% logic, 86.2% route), 2 logic levels.

 Constraint Details:

      1.700ns physical path delay coreInst/SLICE_681 to coreInst/instructionPhaseDecoderInst/SLICE_341 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.775ns skew requirement (totaling 2.762ns) by 1.062ns

 Physical Path Details:

      Data path coreInst/SLICE_681 to coreInst/instructionPhaseDecoderInst/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14B.CLK to     R15C14B.Q0 coreInst/SLICE_681 (from PIN_CLK_X1_c)
ROUTE         7     1.466     R15C14B.Q0 to     R15C14D.B1 coreInst/instructionPhaseDecoderInst/PHASE_R[1]
CTOF_DEL    ---     0.101     R15C14D.B1 to     R15C14D.F1 coreInst/instructionPhaseDecoderInst/SLICE_341
ROUTE         1     0.000     R15C14D.F1 to    R15C14D.DI1 coreInst/instructionPhaseDecoderInst/N_30_i (to coreInst/instructionPhaseDecoderInst/N_462_i)
                  --------
                    1.700   (13.8% logic, 86.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_681:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R15C14B.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R15C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R15C14B.CLK to     R15C14B.Q1 coreInst/SLICE_681
ROUTE         5     1.676     R15C14B.Q1 to     R15C13A.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[2]
CTOF_DEL    ---     0.177     R15C13A.C1 to     R15C13A.F1 coreInst/SLICE_837
ROUTE         2     0.233     R15C13A.F1 to     R15C13A.B0 coreInst/instructionPhaseDecoderInst/N_535
CTOF_DEL    ---     0.177     R15C13A.B0 to     R15C13A.F0 coreInst/SLICE_837
ROUTE         2     0.358     R15C13A.F0 to    R15C14D.CLK coreInst/instructionPhaseDecoderInst/N_462_i
                  --------
                    4.131   (23.2% logic, 76.8% route), 4 logic levels.


Error: The following path exceeds requirements by 1.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/DEBUG_STEP_ACK  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[3]  (to coreInst/instructionPhaseDecoderInst/N_462_i +)

   Delay:               1.551ns  (15.1% logic, 84.9% route), 2 logic levels.

 Constraint Details:

      1.551ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_340 to coreInst/instructionPhaseDecoderInst/SLICE_342 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.616ns skew requirement (totaling 2.603ns) by 1.052ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_340 to coreInst/instructionPhaseDecoderInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C13C.CLK to     R19C13C.Q0 coreInst/instructionPhaseDecoderInst/SLICE_340 (from PIN_CLK_X1_c)
ROUTE         2     1.317     R19C13C.Q0 to     R15C13C.C1 coreInst/instructionPhaseDecoderInst/DEBUG_ACK
CTOF_DEL    ---     0.101     R15C13C.C1 to     R15C13C.F1 coreInst/instructionPhaseDecoderInst/SLICE_342
ROUTE         1     0.000     R15C13C.F1 to    R15C13C.DI1 coreInst/instructionPhaseDecoderInst/N_9_i (to coreInst/instructionPhaseDecoderInst/N_462_i)
                  --------
                    1.551   (15.1% logic, 84.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R19C13C.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R15C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R15C14B.CLK to     R15C14B.Q1 coreInst/SLICE_681
ROUTE         5     1.676     R15C14B.Q1 to     R15C13A.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[2]
CTOF_DEL    ---     0.177     R15C13A.C1 to     R15C13A.F1 coreInst/SLICE_837
ROUTE         2     0.233     R15C13A.F1 to     R15C13A.B0 coreInst/instructionPhaseDecoderInst/N_535
CTOF_DEL    ---     0.177     R15C13A.B0 to     R15C13A.F0 coreInst/SLICE_837
ROUTE         2     0.199     R15C13A.F0 to    R15C13C.CLK coreInst/instructionPhaseDecoderInst/N_462_i
                  --------
                    3.972   (24.1% logic, 75.9% route), 4 logic levels.


Error: The following path exceeds requirements by 1.043ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[2]  (to coreInst/instructionPhaseDecoderInst/N_462_i +)

   Delay:               1.560ns  (15.0% logic, 85.0% route), 2 logic levels.

 Constraint Details:

      1.560ns physical path delay coreInst/SLICE_317 to coreInst/instructionPhaseDecoderInst/SLICE_342 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.616ns skew requirement (totaling 2.603ns) by 1.043ns

 Physical Path Details:

      Data path coreInst/SLICE_317 to coreInst/instructionPhaseDecoderInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C14C.CLK to     R17C14C.Q1 coreInst/SLICE_317 (from PIN_CLK_X1_c)
ROUTE         7     1.326     R17C14C.Q1 to     R15C13C.D0 coreInst/instructionPhaseDecoderInst/PHASE_R[0]
CTOF_DEL    ---     0.101     R15C13C.D0 to     R15C13C.F0 coreInst/instructionPhaseDecoderInst/SLICE_342
ROUTE         1     0.000     R15C13C.F0 to    R15C13C.DI0 coreInst/instructionPhaseDecoderInst/N_5_i (to coreInst/instructionPhaseDecoderInst/N_462_i)
                  --------
                    1.560   (15.0% logic, 85.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R17C14C.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R15C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R15C14B.CLK to     R15C14B.Q1 coreInst/SLICE_681
ROUTE         5     1.676     R15C14B.Q1 to     R15C13A.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[2]
CTOF_DEL    ---     0.177     R15C13A.C1 to     R15C13A.F1 coreInst/SLICE_837
ROUTE         2     0.233     R15C13A.F1 to     R15C13A.B0 coreInst/instructionPhaseDecoderInst/N_535
CTOF_DEL    ---     0.177     R15C13A.B0 to     R15C13A.F0 coreInst/SLICE_837
ROUTE         2     0.199     R15C13A.F0 to    R15C13C.CLK coreInst/instructionPhaseDecoderInst/N_462_i
                  --------
                    3.972   (24.1% logic, 75.9% route), 4 logic levels.


Error: The following path exceeds requirements by 1.028ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[2]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[2]  (to coreInst/instructionPhaseDecoderInst/N_462_i +)

   Delay:               1.575ns  (14.9% logic, 85.1% route), 2 logic levels.

 Constraint Details:

      1.575ns physical path delay coreInst/SLICE_681 to coreInst/instructionPhaseDecoderInst/SLICE_342 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.616ns skew requirement (totaling 2.603ns) by 1.028ns

 Physical Path Details:

      Data path coreInst/SLICE_681 to coreInst/instructionPhaseDecoderInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14B.CLK to     R15C14B.Q1 coreInst/SLICE_681 (from PIN_CLK_X1_c)
ROUTE         5     1.341     R15C14B.Q1 to     R15C13C.C0 coreInst/instructionPhaseDecoderInst/PHASE_R[2]
CTOF_DEL    ---     0.101     R15C13C.C0 to     R15C13C.F0 coreInst/instructionPhaseDecoderInst/SLICE_342
ROUTE         1     0.000     R15C13C.F0 to    R15C13C.DI0 coreInst/instructionPhaseDecoderInst/N_5_i (to coreInst/instructionPhaseDecoderInst/N_462_i)
                  --------
                    1.575   (14.9% logic, 85.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_681:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R15C14B.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R15C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R15C14B.CLK to     R15C14B.Q1 coreInst/SLICE_681
ROUTE         5     1.676     R15C14B.Q1 to     R15C13A.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[2]
CTOF_DEL    ---     0.177     R15C13A.C1 to     R15C13A.F1 coreInst/SLICE_837
ROUTE         2     0.233     R15C13A.F1 to     R15C13A.B0 coreInst/instructionPhaseDecoderInst/N_535
CTOF_DEL    ---     0.177     R15C13A.B0 to     R15C13A.F0 coreInst/SLICE_837
ROUTE         2     0.199     R15C13A.F0 to    R15C13C.CLK coreInst/instructionPhaseDecoderInst/N_462_i
                  --------
                    3.972   (24.1% logic, 75.9% route), 4 logic levels.


Error: The following path exceeds requirements by 1.022ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[1]  (to coreInst/instructionPhaseDecoderInst/N_462_i +)

   Delay:               1.740ns  (13.4% logic, 86.6% route), 2 logic levels.

 Constraint Details:

      1.740ns physical path delay coreInst/SLICE_317 to coreInst/instructionPhaseDecoderInst/SLICE_341 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.775ns skew requirement (totaling 2.762ns) by 1.022ns

 Physical Path Details:

      Data path coreInst/SLICE_317 to coreInst/instructionPhaseDecoderInst/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C14C.CLK to     R17C14C.Q1 coreInst/SLICE_317 (from PIN_CLK_X1_c)
ROUTE         7     1.506     R17C14C.Q1 to     R15C14D.A1 coreInst/instructionPhaseDecoderInst/PHASE_R[0]
CTOF_DEL    ---     0.101     R15C14D.A1 to     R15C14D.F1 coreInst/instructionPhaseDecoderInst/SLICE_341
ROUTE         1     0.000     R15C14D.F1 to    R15C14D.DI1 coreInst/instructionPhaseDecoderInst/N_30_i (to coreInst/instructionPhaseDecoderInst/N_462_i)
                  --------
                    1.740   (13.4% logic, 86.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_317:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R17C14C.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R15C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R15C14B.CLK to     R15C14B.Q1 coreInst/SLICE_681
ROUTE         5     1.676     R15C14B.Q1 to     R15C13A.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[2]
CTOF_DEL    ---     0.177     R15C13A.C1 to     R15C13A.F1 coreInst/SLICE_837
ROUTE         2     0.233     R15C13A.F1 to     R15C13A.B0 coreInst/instructionPhaseDecoderInst/N_535
CTOF_DEL    ---     0.177     R15C13A.B0 to     R15C13A.F0 coreInst/SLICE_837
ROUTE         2     0.358     R15C13A.F0 to    R15C14D.CLK coreInst/instructionPhaseDecoderInst/N_462_i
                  --------
                    4.131   (23.2% logic, 76.8% route), 4 logic levels.


Error: The following path exceeds requirements by 0.978ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[3]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[0]  (to coreInst/instructionPhaseDecoderInst/N_462_i +)

   Delay:               1.784ns  (13.1% logic, 86.9% route), 2 logic levels.

 Constraint Details:

      1.784ns physical path delay coreInst/SLICE_666 to coreInst/instructionPhaseDecoderInst/SLICE_341 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.775ns skew requirement (totaling 2.762ns) by 0.978ns

 Physical Path Details:

      Data path coreInst/SLICE_666 to coreInst/instructionPhaseDecoderInst/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16A.CLK to     R14C16A.Q0 coreInst/SLICE_666 (from PIN_CLK_X1_c)
ROUTE         7     1.550     R14C16A.Q0 to     R15C14D.D0 coreInst/instructionPhaseDecoderInst/PHASE_R[3]
CTOF_DEL    ---     0.101     R15C14D.D0 to     R15C14D.F0 coreInst/instructionPhaseDecoderInst/SLICE_341
ROUTE         1     0.000     R15C14D.F0 to    R15C14D.DI0 coreInst/instructionPhaseDecoderInst/N_212 (to coreInst/instructionPhaseDecoderInst/N_462_i)
                  --------
                    1.784   (13.1% logic, 86.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_666:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R14C16A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_341:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R15C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R15C14B.CLK to     R15C14B.Q1 coreInst/SLICE_681
ROUTE         5     1.676     R15C14B.Q1 to     R15C13A.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[2]
CTOF_DEL    ---     0.177     R15C13A.C1 to     R15C13A.F1 coreInst/SLICE_837
ROUTE         2     0.233     R15C13A.F1 to     R15C13A.B0 coreInst/instructionPhaseDecoderInst/N_535
CTOF_DEL    ---     0.177     R15C13A.B0 to     R15C13A.F0 coreInst/SLICE_837
ROUTE         2     0.358     R15C13A.F0 to    R15C14D.CLK coreInst/instructionPhaseDecoderInst/N_462_i
                  --------
                    4.131   (23.2% logic, 76.8% route), 4 logic levels.


Error: The following path exceeds requirements by 0.966ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[1]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[3]  (to coreInst/instructionPhaseDecoderInst/N_462_i +)

   Delay:               1.637ns  (20.5% logic, 79.5% route), 3 logic levels.

 Constraint Details:

      1.637ns physical path delay coreInst/SLICE_681 to coreInst/instructionPhaseDecoderInst/SLICE_342 exceeds
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.616ns skew requirement (totaling 2.603ns) by 0.966ns

 Physical Path Details:

      Data path coreInst/SLICE_681 to coreInst/instructionPhaseDecoderInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14B.CLK to     R15C14B.Q0 coreInst/SLICE_681 (from PIN_CLK_X1_c)
ROUTE         7     0.225     R15C14B.Q0 to     R15C13A.B1 coreInst/instructionPhaseDecoderInst/PHASE_R[1]
CTOF_DEL    ---     0.101     R15C13A.B1 to     R15C13A.F1 coreInst/SLICE_837
ROUTE         2     1.077     R15C13A.F1 to     R15C13C.A1 coreInst/instructionPhaseDecoderInst/N_535
CTOF_DEL    ---     0.101     R15C13C.A1 to     R15C13C.F1 coreInst/instructionPhaseDecoderInst/SLICE_342
ROUTE         1     0.000     R15C13C.F1 to    R15C13C.DI1 coreInst/instructionPhaseDecoderInst/N_9_i (to coreInst/instructionPhaseDecoderInst/N_462_i)
                  --------
                    1.637   (20.5% logic, 79.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_681:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R15C14B.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       186     0.907       C8.PADDI to    R15C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R15C14B.CLK to     R15C14B.Q1 coreInst/SLICE_681
ROUTE         5     1.676     R15C14B.Q1 to     R15C13A.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[2]
CTOF_DEL    ---     0.177     R15C13A.C1 to     R15C13A.F1 coreInst/SLICE_837
ROUTE         2     0.233     R15C13A.F1 to     R15C13A.B0 coreInst/instructionPhaseDecoderInst/N_535
CTOF_DEL    ---     0.177     R15C13A.B0 to     R15C13A.F0 coreInst/SLICE_837
ROUTE         2     0.199     R15C13A.F0 to    R15C13C.CLK coreInst/instructionPhaseDecoderInst/N_462_i
                  --------
                    3.972   (24.1% logic, 75.9% route), 4 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   2 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
coreInst/instructionPhaseDecoderInst/N_9|        |        |
_i                                      |       1|       9|     32.14%
                                        |        |        |
coreInst/instructionPhaseDecoderInst/N_2|        |        |
12                                      |       1|       8|     28.57%
                                        |        |        |
coreInst/instructionPhaseDecoderInst/N_3|        |        |
0_i                                     |       1|       7|     25.00%
                                        |        |        |
coreInst/instructionPhaseDecoderInst/PHA|        |        |
SE_R[3]                                 |       7|       7|     25.00%
                                        |        |        |
coreInst/instructionPhaseDecoderInst/PHA|        |        |
SE_R[1]                                 |       7|       7|     25.00%
                                        |        |        |
coreInst/instructionPhaseDecoderInst/PHA|        |        |
SE_R[0]                                 |       7|       6|     21.43%
                                        |        |        |
coreInst/instructionPhaseDecoderInst/PHA|        |        |
SE_NEXT_3_i_0_1[3]                      |       1|       5|     17.86%
                                        |        |        |
coreInst/instructionPhaseDecoderInst/PHA|        |        |
SE_NEXT_3_0_i_i_0[0]                    |       1|       4|     14.29%
                                        |        |        |
coreInst/instructionPhaseDecoderInst/PHA|        |        |
SE_NEXT_3_i_0_1[1]                      |       1|       4|     14.29%
                                        |        |        |
coreInst/instructionPhaseDecoderInst/N_5|        |        |
_i                                      |       1|       4|     14.29%
                                        |        |        |
coreInst/instructionPhaseDecoderInst/PHA|        |        |
SE_R[2]                                 |       5|       4|     14.29%
                                        |        |        |
coreInst/instructionPhaseDecoderInst/N_2|        |        |
98                                      |       1|       3|     10.71%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: coreInst/instructionPhaseDecoderInst/N_462_i   Source: coreInst/SLICE_837.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 6

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 186
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/instructionPhaseDecoderInst/N_462_i   Source: coreInst/SLICE_837.F0
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 4


Timing summary (Hold):
---------------

Timing errors: 28  Score: 18220
Cumulative negative slack: 18220

Constraints cover 2147483647 paths, 4 nets, and 6798 connections (98.95% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 28 (hold)
Score: 0 (setup), 18220 (hold)
Cumulative negative slack: 18220 (0+18220)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

