INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefa_fil71sc/Desktop/Nuova cartella/EX_11_DivisoreNonRestoring/EX_11_DivisoreNonRestoring.srcs/sources_1/imports/Downloads/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefa_fil71sc/Desktop/Nuova cartella/EX_11_DivisoreNonRestoring/EX_11_DivisoreNonRestoring.srcs/sources_1/imports/Downloads/DivisoreNonRestoring.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DivisoreNonRestoring'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefa_fil71sc/Desktop/Nuova cartella/FFD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefa_fil71sc/Desktop/Nuova cartella/EX_11_DivisoreNonRestoring/EX_11_DivisoreNonRestoring.srcs/sources_1/new/Parte_operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Parte_operativa'
WARNING: [VRFC 10-3093] actual for formal port 'bit_in' is neither a static name nor a globally static expression [C:/Users/stefa_fil71sc/Desktop/Nuova cartella/EX_11_DivisoreNonRestoring/EX_11_DivisoreNonRestoring.srcs/sources_1/new/Parte_operativa.vhd:138]
WARNING: [VRFC 10-3093] actual for formal port 'cin' is neither a static name nor a globally static expression [C:/Users/stefa_fil71sc/Desktop/Nuova cartella/EX_11_DivisoreNonRestoring/EX_11_DivisoreNonRestoring.srcs/sources_1/new/Parte_operativa.vhd:167]
WARNING: [VRFC 10-3093] actual for formal port 'bit_in' is neither a static name nor a globally static expression [C:/Users/stefa_fil71sc/Desktop/Nuova cartella/EX_11_DivisoreNonRestoring/EX_11_DivisoreNonRestoring.srcs/sources_1/new/Parte_operativa.vhd:172]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefa_fil71sc/Desktop/Nuova cartella/EX_11_DivisoreNonRestoring/EX_11_DivisoreNonRestoring.srcs/sources_1/new/Reg_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Reg_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefa_fil71sc/Desktop/Nuova cartella/EX_11_DivisoreNonRestoring/EX_11_DivisoreNonRestoring.srcs/sources_1/new/Reg_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Reg_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefa_fil71sc/Desktop/Nuova cartella/EX_11_DivisoreNonRestoring/EX_11_DivisoreNonRestoring.srcs/sources_1/imports/sources_1/new/Selezionatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Selezionatore_2_1'
WARNING: [VRFC 10-3093] actual for formal port 'bit_in' is neither a static name nor a globally static expression [C:/Users/stefa_fil71sc/Desktop/Nuova cartella/EX_11_DivisoreNonRestoring/EX_11_DivisoreNonRestoring.srcs/sources_1/imports/sources_1/new/Selezionatore.vhd:32]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefa_fil71sc/Desktop/Nuova cartella/adder_sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_sub'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefa_fil71sc/Desktop/Nuova cartella/EX_11_DivisoreNonRestoring/EX_11_DivisoreNonRestoring.srcs/sources_1/imports/Downloads/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_n'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefa_fil71sc/Desktop/Nuova cartella/EX_11_DivisoreNonRestoring/EX_11_DivisoreNonRestoring.srcs/sources_1/imports/Downloads/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefa_fil71sc/Desktop/Nuova cartella/EX_11_DivisoreNonRestoring/EX_11_DivisoreNonRestoring.srcs/sources_1/imports/sources_1/imports/Desktop/mux_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux_2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefa_fil71sc/Desktop/Nuova cartella/reg_pp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_pp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefa_fil71sc/Desktop/Nuova cartella/ripple_carry.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ripple_carry'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/stefa_fil71sc/Desktop/Nuova cartella/EX_11_DivisoreNonRestoring/EX_11_DivisoreNonRestoring.srcs/sim_1/new/TB_DivisoreNonRestoring.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_DivisoreNonRestoring'
