CR_ALT_FILTER,VAR_0
CR_ALT_SOURCE,VAR_1
CR_AREF,FUNC_0
CR_CHAN,FUNC_1
CR_RANGE,FUNC_2
NISTC_CFG_MEM_CLR_REG,VAR_2
NI_M_AI_CFG_BANK_SEL,FUNC_3
NI_M_AI_CFG_CHAN_SEL,FUNC_4
NI_M_AI_CFG_CHAN_TYPE_COMMON,VAR_3
NI_M_AI_CFG_CHAN_TYPE_DIFF,VAR_4
NI_M_AI_CFG_CHAN_TYPE_GROUND,VAR_5
NI_M_AI_CFG_DITHER,VAR_6
NI_M_AI_CFG_FIFO_DATA_REG,VAR_7
NI_M_AI_CFG_GAIN,FUNC_5
NI_M_AI_CFG_LAST_CHAN,VAR_8
NI_M_AI_CFG_POLARITY,VAR_9
NI_M_CFG_BYPASS_AI_CHAN,FUNC_6
NI_M_CFG_BYPASS_AI_DITHER,VAR_10
NI_M_CFG_BYPASS_AI_GAIN,FUNC_7
NI_M_CFG_BYPASS_AI_POLARITY,VAR_11
NI_M_CFG_BYPASS_FIFO,VAR_12
NI_M_CFG_BYPASS_FIFO_REG,VAR_13
ni_gainlkup,VAR_14
ni_prime_channelgain_list,FUNC_8
ni_stc_writew,FUNC_9
ni_writel,FUNC_10
ni_writew,FUNC_11
ni_m_series_load_channelgain_list,FUNC_12
dev,VAR_15
n_chan,VAR_16
list,VAR_17
board,VAR_18
devpriv,VAR_19
chan,VAR_20
range,VAR_21
aref,VAR_22
i,VAR_23
dither,VAR_24
range_code,VAR_25
bypass_bits,VAR_26
config_bits,VAR_27
