# two sum

for develop ci

``` verilog
out = a & b
```
