-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Wed Mar 27 13:00:57 2024
-- Host        : epics-X9DAi running 64-bit Ubuntu 22.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_adc_tpl_core_0_sim_netlist.vhdl
-- Design      : system_adc_tpl_core_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvc1902-vsva2197-2MP-e-S
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(7),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(2),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(3),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(4),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(5),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(6),
      Q => adc_data(14),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \data_int_reg[15]_0\(0),
      Q => adc_data(15),
      R => '0'
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(8),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(9),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(10),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(11),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(12),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(13),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(14),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(0),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(1),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_10 is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_10 : entity is "ad_datafmt";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_10 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(7),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(2),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(3),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(4),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(5),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(6),
      Q => adc_data(14),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \data_int_reg[15]_0\(0),
      Q => adc_data(15),
      R => '0'
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(8),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(9),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(10),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(11),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(12),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(13),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(14),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(0),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(1),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_13 is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_13 : entity is "ad_datafmt";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_13 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(7),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(2),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(3),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(4),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(5),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(6),
      Q => adc_data(14),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \data_int_reg[15]_0\(0),
      Q => adc_data(15),
      R => '0'
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(8),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(9),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(10),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(11),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(12),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(13),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(14),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(0),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(1),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_16 is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_16 : entity is "ad_datafmt";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_16 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(7),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(2),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(3),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(4),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(5),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(6),
      Q => adc_data(14),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \data_int_reg[15]_0\(0),
      Q => adc_data(15),
      R => '0'
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(8),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(9),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(10),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(11),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(12),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(13),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(14),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(0),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(1),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_19 is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_19 : entity is "ad_datafmt";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_19 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(7),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(2),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(3),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(4),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(5),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(6),
      Q => adc_data(14),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \data_int_reg[15]_0\(0),
      Q => adc_data(15),
      R => '0'
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(8),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(9),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(10),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(11),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(12),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(13),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(14),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(0),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(1),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_22 is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_22 : entity is "ad_datafmt";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_22 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(7),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(2),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(3),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(4),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(5),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(6),
      Q => adc_data(14),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \data_int_reg[15]_0\(0),
      Q => adc_data(15),
      R => '0'
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(8),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(9),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(10),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(11),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(12),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(13),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(14),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(0),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(1),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_25 is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    link_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_25 : entity is "ad_datafmt";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_25 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(7),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(2),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(3),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(4),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(5),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(6),
      Q => adc_data(14),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => D(0),
      Q => adc_data(15),
      R => '0'
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(8),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(9),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(10),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(11),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(12),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(13),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(14),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(0),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(1),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_7 is
  port (
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    link_clk : in STD_LOGIC;
    \data_int_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_7 : entity is "ad_datafmt";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_7 is
begin
\data_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(7),
      Q => adc_data(0),
      R => '0'
    );
\data_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(2),
      Q => adc_data(10),
      R => '0'
    );
\data_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(3),
      Q => adc_data(11),
      R => '0'
    );
\data_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(4),
      Q => adc_data(12),
      R => '0'
    );
\data_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(5),
      Q => adc_data(13),
      R => '0'
    );
\data_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(6),
      Q => adc_data(14),
      R => '0'
    );
\data_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \data_int_reg[15]_0\(0),
      Q => adc_data(15),
      R => '0'
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(8),
      Q => adc_data(1),
      R => '0'
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(9),
      Q => adc_data(2),
      R => '0'
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(10),
      Q => adc_data(3),
      R => '0'
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(11),
      Q => adc_data(4),
      R => '0'
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(12),
      Q => adc_data(5),
      R => '0'
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(13),
      Q => adc_data(6),
      R => '0'
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(14),
      Q => adc_data(7),
      R => '0'
    );
\data_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(0),
      Q => adc_data(8),
      R => '0'
    );
\data_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => Q(1),
      Q => adc_data(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    adc_pn_match_z_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pn_data_pn_reg[8]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_d_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon is
  signal \adc_pn_err_int_i_1__6_n_0\ : STD_LOGIC;
  signal adc_pn_match_d : STD_LOGIC;
  signal \adc_pn_match_d_i_3__6_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_4__6_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_5__6_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_6__6_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_7__6_n_0\ : STD_LOGIC;
  signal adc_pn_match_d_s : STD_LOGIC;
  signal adc_pn_match_z : STD_LOGIC;
  signal \adc_pn_oos_count[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_2__6_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \adc_pn_oos_int_i_1__6_n_0\ : STD_LOGIC;
  signal \^adc_pn_oos_int_reg_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_4__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_5__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_6__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_4__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_5__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_6__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_4__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_5__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_6__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_4__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_5__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_6__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_4__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_5__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_6__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_5__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_6__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__6_n_1\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__6_n_1\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_4__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_5__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_4__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_5__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_4__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_5__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_6__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_7__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_4__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_5__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_6__6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_pn_oos_count[0]_i_1__6\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[1]_i_1__6\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_1__6\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_2__6\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \pn_data_pn[0]_i_1__6\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_2__6\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_3__6\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_5__6\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_6__6\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_2__6\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_4__6\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_5__6\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_6__6\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_2__6\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_4__6\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_5__6\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_6__3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_4__6\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_5__6\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_6__6\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_2__6\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_4__6\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_5__6\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_2__6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_5__6\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_6__6\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_4__6\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_5__3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_2__6\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_4__6\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_5__3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_3__6\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_3__6\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_4__6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_5__6\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_6__6\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_1__6\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_4__6\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_5__6\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_6__6\ : label is "soft_lutpair140";
begin
  adc_pn_oos_int_reg_0 <= \^adc_pn_oos_int_reg_0\;
\adc_pn_err_int_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      O => \adc_pn_err_int_i_1__6_n_0\
    );
adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_err_int_i_1__6_n_0\,
      Q => pn_err_s(0),
      R => '0'
    );
\adc_pn_match_d_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => adc_pn_match_d_reg_0,
      I1 => \adc_pn_match_d_i_3__6_n_0\,
      I2 => \adc_pn_match_d_i_4__6_n_0\,
      I3 => \adc_pn_match_d_i_5__6_n_0\,
      I4 => \adc_pn_match_d_i_6__6_n_0\,
      I5 => \adc_pn_match_d_i_7__6_n_0\,
      O => adc_pn_match_d_s
    );
\adc_pn_match_d_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => \pn_data_pn_reg[8]\(0),
      I3 => Q(8),
      I4 => \pn_data_pn_reg[8]\(15),
      I5 => Q(7),
      O => \adc_pn_match_d_i_3__6_n_0\
    );
\adc_pn_match_d_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(9),
      I1 => \pn_data_pn_reg[8]\(1),
      I2 => \pn_data_pn_reg[8]\(2),
      I3 => Q(10),
      I4 => \pn_data_pn_reg[8]\(3),
      I5 => Q(11),
      O => \adc_pn_match_d_i_4__6_n_0\
    );
\adc_pn_match_d_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => \pn_data_pn_reg[8]\(8),
      I2 => \pn_data_pn_reg[8]\(10),
      I3 => Q(2),
      I4 => \pn_data_pn_reg[8]\(9),
      I5 => Q(1),
      O => \adc_pn_match_d_i_5__6_n_0\
    );
\adc_pn_match_d_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(3),
      I1 => \pn_data_pn_reg[8]\(11),
      I2 => \pn_data_pn_reg[8]\(12),
      I3 => Q(4),
      I4 => \pn_data_pn_reg[8]\(13),
      I5 => Q(5),
      O => \adc_pn_match_d_i_6__6_n_0\
    );
\adc_pn_match_d_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[8]\(4),
      I2 => \pn_data_pn_reg[8]\(6),
      I3 => Q(14),
      I4 => \pn_data_pn_reg[8]\(5),
      I5 => Q(13),
      O => \adc_pn_match_d_i_7__6_n_0\
    );
adc_pn_match_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_d_s,
      Q => adc_pn_match_d,
      R => '0'
    );
adc_pn_match_z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_z_reg_0,
      Q => adc_pn_match_z,
      R => '0'
    );
\adc_pn_oos_count[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[0]_i_1__6_n_0\
    );
\adc_pn_oos_count[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      I4 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_count[1]_i_1__6_n_0\
    );
\adc_pn_oos_count[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002D2D002D002D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(2),
      I4 => adc_pn_oos_count_reg(1),
      I5 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[2]_i_1__6_n_0\
    );
\adc_pn_oos_count[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(3),
      I4 => \adc_pn_oos_count[3]_i_2__6_n_0\,
      O => \adc_pn_oos_count[3]_i_1__6_n_0\
    );
\adc_pn_oos_count[3]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc_pn_oos_count_reg(2),
      I1 => adc_pn_oos_count_reg(1),
      I2 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[3]_i_2__6_n_0\
    );
\adc_pn_oos_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[0]_i_1__6_n_0\,
      Q => adc_pn_oos_count_reg(0),
      R => '0'
    );
\adc_pn_oos_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[1]_i_1__6_n_0\,
      Q => adc_pn_oos_count_reg(1),
      R => '0'
    );
\adc_pn_oos_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[2]_i_1__6_n_0\,
      Q => adc_pn_oos_count_reg(2),
      R => '0'
    );
\adc_pn_oos_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[3]_i_1__6_n_0\,
      Q => adc_pn_oos_count_reg(3),
      R => '0'
    );
\adc_pn_oos_int_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80008080"
    )
        port map (
      I0 => \adc_pn_oos_count[3]_i_2__6_n_0\,
      I1 => adc_pn_oos_count_reg(3),
      I2 => adc_valid_d,
      I3 => adc_pn_match_z,
      I4 => adc_pn_match_d,
      I5 => \^adc_pn_oos_int_reg_0\,
      O => \adc_pn_oos_int_i_1__6_n_0\
    );
adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \adc_pn_oos_int_i_1__6_n_0\,
      Q => \^adc_pn_oos_int_reg_0\,
      R => '0'
    );
\pn_data_pn[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn[0]_i_2__6_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[0]_i_3__6_n_0\,
      O => D(0)
    );
\pn_data_pn[0]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \pn_data_pn[1]_i_4__6_n_0\,
      I1 => \pn_data_pn[14]_i_4__6_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[14]_i_2__6_n_0\,
      I4 => \pn_data_pn[12]_i_2__6_n_0\,
      O => \pn_data_pn[0]_i_2__6_n_0\
    );
\pn_data_pn[0]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"748B47B8"
    )
        port map (
      I0 => \pn_data_pn[8]_i_3__6_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[15]_i_6__6_n_0\,
      I3 => \pn_data_pn[9]_i_6__6_n_0\,
      I4 => \pn_data_pn[10]_i_6__6_n_0\,
      O => \pn_data_pn[0]_i_3__6_n_0\
    );
\pn_data_pn[10]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0880FFFF"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[10]_i_2__6_n_0\,
      I3 => \pn_data_pn[10]_i_3__6_n_0\,
      I4 => \pn_data_pn[10]_i_4__6_n_0\,
      O => D(10)
    );
\pn_data_pn[10]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      O => \pn_data_pn[10]_i_2__6_n_0\
    );
\pn_data_pn[10]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(9),
      O => \pn_data_pn[10]_i_3__6_n_0\
    );
\pn_data_pn[10]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0055C3FFFF55C3"
    )
        port map (
      I0 => \pn_data_pn[10]_i_5__6_n_0\,
      I1 => \pn_data_pn[15]_i_6__6_n_0\,
      I2 => \pn_data_pn[10]_i_6__6_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[2]_i_4__6_n_0\,
      O => \pn_data_pn[10]_i_4__6_n_0\
    );
\pn_data_pn[10]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(17),
      I1 => adc_data(1),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[10]_i_5__6_n_0\
    );
\pn_data_pn[10]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(11),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(3),
      O => \pn_data_pn[10]_i_6__6_n_0\
    );
\pn_data_pn[11]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[11]_i_2__6_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[11]_i_3__6_n_0\,
      I4 => \pn_data_pn[11]_i_4__6_n_0\,
      O => D(11)
    );
\pn_data_pn[11]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => \pn_data_pn_reg[8]\(10),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[11]_i_2__6_n_0\
    );
\pn_data_pn[11]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \pn_data_pn[11]_i_5__6_n_0\,
      I1 => Q(18),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_data(2),
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[11]_i_6__6_n_0\,
      O => \pn_data_pn[11]_i_3__6_n_0\
    );
\pn_data_pn[11]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(10),
      I1 => \pn_data_pn_reg[8]\(2),
      I2 => Q(9),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(1),
      O => \pn_data_pn[11]_i_4__6_n_0\
    );
\pn_data_pn[11]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(13),
      O => \pn_data_pn[11]_i_5__6_n_0\
    );
\pn_data_pn[11]_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[11]_i_6__6_n_0\
    );
\pn_data_pn[12]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[12]_i_2__6_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[12]_i_3__6_n_0\,
      I4 => \pn_data_pn[12]_i_4__6_n_0\,
      O => D(12)
    );
\pn_data_pn[12]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(3),
      I1 => \pn_data_pn_reg[8]\(11),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[12]_i_2__6_n_0\
    );
\pn_data_pn[12]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \pn_data_pn[12]_i_5__6_n_0\,
      I1 => Q(19),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_data(3),
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[12]_i_6__3_n_0\,
      O => \pn_data_pn[12]_i_3__6_n_0\
    );
\pn_data_pn[12]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(11),
      I1 => \pn_data_pn_reg[8]\(3),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(2),
      O => \pn_data_pn[12]_i_4__6_n_0\
    );
\pn_data_pn[12]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(14),
      O => \pn_data_pn[12]_i_5__6_n_0\
    );
\pn_data_pn[12]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[8]\(13),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[12]_i_6__3_n_0\
    );
\pn_data_pn[13]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__6_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[13]_i_3__6_n_0\,
      I4 => \pn_data_pn[13]_i_4__6_n_0\,
      O => D(13)
    );
\pn_data_pn[13]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(20),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(4),
      I3 => \pn_data_pn[13]_i_5__6_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[13]_i_6__6_n_0\,
      O => \pn_data_pn[13]_i_3__6_n_0\
    );
\pn_data_pn[13]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[8]\(4),
      I2 => Q(11),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(3),
      O => \pn_data_pn[13]_i_4__6_n_0\
    );
\pn_data_pn[13]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(15),
      O => \pn_data_pn[13]_i_5__6_n_0\
    );
\pn_data_pn[13]_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[13]_i_6__6_n_0\
    );
\pn_data_pn[14]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[14]_i_2__6_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[14]_i_3__6_n_0\,
      I4 => \pn_data_pn[14]_i_4__6_n_0\,
      O => D(14)
    );
\pn_data_pn[14]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[8]\(13),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[14]_i_2__6_n_0\
    );
\pn_data_pn[14]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(21),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(5),
      I3 => \pn_data_pn[14]_i_5__6_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[14]_i_6__6_n_0\,
      O => \pn_data_pn[14]_i_3__6_n_0\
    );
\pn_data_pn[14]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(13),
      I1 => \pn_data_pn_reg[8]\(5),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[14]_i_4__6_n_0\
    );
\pn_data_pn[14]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(16),
      O => \pn_data_pn[14]_i_5__6_n_0\
    );
\pn_data_pn[14]_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(7),
      I1 => \pn_data_pn_reg[8]\(15),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      O => \pn_data_pn[14]_i_6__6_n_0\
    );
\pn_data_pn[15]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[15]_i_2__6_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[15]_i_3__6_n_0\,
      I4 => \pn_data_pn[1]_i_4__6_n_0\,
      O => D(15)
    );
\pn_data_pn[15]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(13),
      O => \pn_data_pn[15]_i_2__6_n_0\
    );
\pn_data_pn[15]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(22),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(6),
      I3 => \pn_data_pn[15]_i_5__6_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[15]_i_6__6_n_0\,
      O => \pn_data_pn[15]_i_3__6_n_0\
    );
\pn_data_pn[15]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(17),
      O => \pn_data_pn[15]_i_5__6_n_0\
    );
\pn_data_pn[15]_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[8]\(0),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[15]_i_6__6_n_0\
    );
\pn_data_pn[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDA87520"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[1]_i_2__6_n_1\,
      I3 => \pn_data_pn[1]_i_3__6_n_0\,
      I4 => \pn_data_pn[1]_i_4__6_n_1\,
      O => D(1)
    );
\pn_data_pn[1]_i_2__6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      I5 => \pn_data_pn[15]_i_2__6_n_0\,
      O5 => \pn_data_pn[1]_i_2__6_n_0\,
      O6 => \pn_data_pn[1]_i_2__6_n_1\
    );
\pn_data_pn[1]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[10]_i_6__6_n_0\,
      I1 => \pn_data_pn[11]_i_6__6_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(8),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(0),
      O => \pn_data_pn[1]_i_3__6_n_0\
    );
\pn_data_pn[1]_i_4__6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(14),
      I1 => \pn_data_pn_reg[8]\(6),
      I2 => Q(13),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(5),
      I5 => \pn_data_pn[7]_i_3__6_n_0\,
      O5 => \pn_data_pn[1]_i_4__6_n_0\,
      O6 => \pn_data_pn[1]_i_4__6_n_1\
    );
\pn_data_pn[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[2]_i_2__3_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[2]_i_3__6_n_0\,
      I4 => \pn_data_pn[2]_i_4__6_n_0\,
      O => D(2)
    );
\pn_data_pn[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      I3 => \pn_data_pn[15]_i_2__6_n_0\,
      I4 => \pn_data_pn[2]_i_5__3_n_0\,
      I5 => \pn_data_pn[8]_i_4__6_n_0\,
      O => \pn_data_pn[2]_i_2__3_n_0\
    );
\pn_data_pn[2]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D00E2FF1DFFE200"
    )
        port map (
      I0 => Q(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[8]\(1),
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[2]_i_5__3_n_0\,
      I5 => \pn_data_pn[12]_i_6__3_n_0\,
      O => \pn_data_pn[2]_i_3__6_n_0\
    );
\pn_data_pn[2]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(1),
      I1 => \pn_data_pn_reg[8]\(9),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[2]_i_4__6_n_0\
    );
\pn_data_pn[2]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(12),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(4),
      O => \pn_data_pn[2]_i_5__3_n_0\
    );
\pn_data_pn[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[3]_i_2__6_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[3]_i_3__3_n_0\,
      I4 => \pn_data_pn[11]_i_2__6_n_0\,
      O => D(3)
    );
\pn_data_pn[3]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \pn_data_pn[15]_i_2__6_n_0\,
      I1 => Q(1),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[3]_i_2__6_n_0\
    );
\pn_data_pn[3]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"784B4B78"
    )
        port map (
      I0 => \pn_data_pn[3]_i_4__6_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[3]_i_5__3_n_0\,
      I3 => \pn_data_pn[8]_i_4__6_n_0\,
      I4 => \pn_data_pn[9]_i_6__6_n_0\,
      O => \pn_data_pn[3]_i_3__3_n_0\
    );
\pn_data_pn[3]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(10),
      O => \pn_data_pn[3]_i_4__6_n_0\
    );
\pn_data_pn[3]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(13),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(5),
      O => \pn_data_pn[3]_i_5__3_n_0\
    );
\pn_data_pn[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDA87520"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[4]_i_2__3_n_0\,
      I3 => \pn_data_pn[4]_i_3__6_n_0\,
      I4 => \pn_data_pn[12]_i_2__6_n_0\,
      O => D(4)
    );
\pn_data_pn[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(10),
      I1 => Q(2),
      I2 => \pn_data_pn_reg[8]\(8),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(0),
      O => \pn_data_pn[4]_i_2__3_n_0\
    );
\pn_data_pn[4]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[8]_i_4__6_n_0\,
      I1 => \pn_data_pn[14]_i_6__6_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(11),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(3),
      O => \pn_data_pn[4]_i_3__6_n_0\
    );
\pn_data_pn[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCEECCEE"
    )
        port map (
      I0 => \pn_data_pn[5]_i_2__6_n_0\,
      I1 => \pn_data_pn[5]_i_3__6_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => \pn_data_pn[1]_i_2__6_n_0\,
      O => D(5)
    );
\pn_data_pn[5]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[8]_i_3__6_n_0\,
      I1 => \pn_data_pn[15]_i_6__6_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(12),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[5]_i_2__6_n_0\
    );
\pn_data_pn[5]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001DE200000000"
    )
        port map (
      I0 => Q(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[8]\(11),
      I3 => \pn_data_pn[8]_i_6__6_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => pn_seq_sel_s(1),
      O => \pn_data_pn[5]_i_3__6_n_0\
    );
\pn_data_pn[6]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[6]_i_2__2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[6]_i_3__5_n_0\,
      I4 => \pn_data_pn[14]_i_2__6_n_0\,
      O => D(6)
    );
\pn_data_pn[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(12),
      I1 => Q(4),
      I2 => \pn_data_pn_reg[8]\(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(2),
      O => \pn_data_pn[6]_i_2__2_n_0\
    );
\pn_data_pn[6]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \pn_data_pn[11]_i_5__6_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[10]_i_2__6_n_0\,
      I3 => \pn_data_pn[7]_i_3__6_n_0\,
      O => \pn_data_pn[6]_i_3__5_n_0\
    );
\pn_data_pn[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \pn_data_pn[15]_i_2__6_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[14]_i_2__6_n_0\,
      I3 => \pn_data_pn[1]_i_2__6_n_0\,
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[7]_i_2__0_n_0\,
      O => D(7)
    );
\pn_data_pn[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \pn_data_pn[12]_i_5__6_n_0\,
      I1 => \pn_data_pn[10]_i_3__6_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[12]_i_6__3_n_0\,
      I4 => \pn_data_pn[7]_i_3__6_n_0\,
      O => \pn_data_pn[7]_i_2__0_n_0\
    );
\pn_data_pn[7]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      O => \pn_data_pn[7]_i_3__6_n_0\
    );
\pn_data_pn[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5D555"
    )
        port map (
      I0 => \pn_data_pn[8]_i_2__6_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[8]_i_3__6_n_0\,
      I4 => \pn_data_pn[8]_i_4__6_n_0\,
      O => D(8)
    );
\pn_data_pn[8]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0055C3FFFF55C3"
    )
        port map (
      I0 => \pn_data_pn[8]_i_5__6_n_0\,
      I1 => \pn_data_pn[13]_i_6__6_n_0\,
      I2 => \pn_data_pn[8]_i_6__6_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[8]_i_7__6_n_0\,
      O => \pn_data_pn[8]_i_2__6_n_0\
    );
\pn_data_pn[8]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(15),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(7),
      O => \pn_data_pn[8]_i_3__6_n_0\
    );
\pn_data_pn[8]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(14),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      O => \pn_data_pn[8]_i_4__6_n_0\
    );
\pn_data_pn[8]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(15),
      I1 => \pn_data_pn_reg[8]\(7),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(2),
      O => \pn_data_pn[8]_i_5__6_n_0\
    );
\pn_data_pn[8]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(1),
      O => \pn_data_pn[8]_i_6__6_n_0\
    );
\pn_data_pn[8]_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[8]_i_7__6_n_0\
    );
\pn_data_pn[9]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn[9]_i_2__6_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[9]_i_3__5_n_0\,
      O => D(9)
    );
\pn_data_pn[9]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => \pn_data_pn[9]_i_4__6_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[15]_i_2__6_n_0\,
      I3 => Q(0),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[9]_i_2__6_n_0\
    );
\pn_data_pn[9]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \pn_data_pn[14]_i_5__6_n_0\,
      I1 => \pn_data_pn[9]_i_5__6_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[10]_i_6__6_n_0\,
      I4 => \pn_data_pn[8]_i_3__6_n_0\,
      I5 => \pn_data_pn[9]_i_6__6_n_0\,
      O => \pn_data_pn[9]_i_3__5_n_0\
    );
\pn_data_pn[9]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[8]\(0),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(15),
      O => \pn_data_pn[9]_i_4__6_n_0\
    );
\pn_data_pn[9]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(11),
      O => \pn_data_pn[9]_i_5__6_n_0\
    );
\pn_data_pn[9]_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(10),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(2),
      O => \pn_data_pn[9]_i_6__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_12 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    adc_pn_match_z_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pn_data_pn_reg[8]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_d_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_12 : entity is "ad_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_12 is
  signal \adc_pn_err_int_i_1__4_n_0\ : STD_LOGIC;
  signal adc_pn_match_d : STD_LOGIC;
  signal \adc_pn_match_d_i_3__4_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_4__4_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_5__4_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_6__4_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_7__4_n_0\ : STD_LOGIC;
  signal adc_pn_match_d_s : STD_LOGIC;
  signal adc_pn_match_z : STD_LOGIC;
  signal \adc_pn_oos_count[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_2__4_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \adc_pn_oos_int_i_1__4_n_0\ : STD_LOGIC;
  signal \^adc_pn_oos_int_reg_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_2__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_4__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_5__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_6__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_2__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_4__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_5__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_6__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_6__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_4__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_5__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_6__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_2__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_4__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_5__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_6__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_5__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_6__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__4_n_1\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__4_n_1\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_4__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_2__4_n_1\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_4__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_2__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_6__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_7__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_2__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_4__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_5__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_6__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_pn_oos_count[0]_i_1__4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[1]_i_1__4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_1__4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_2__4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \pn_data_pn[0]_i_1__4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_3__4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_4__4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_5__4\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_6__4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_4__4\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_5__4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_6__4\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_2__4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_4__4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_5__4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_6__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_4__4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_5__4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_6__4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_2__4\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_4__4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_5__4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_5__4\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_6__4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_5__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_4__4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_5__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_3__4\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_4__3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_3__4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_4__4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_5__4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_6__4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_7__4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_1__4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_4__4\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_5__4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_6__4\ : label is "soft_lutpair103";
begin
  adc_pn_oos_int_reg_0 <= \^adc_pn_oos_int_reg_0\;
\adc_pn_err_int_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      O => \adc_pn_err_int_i_1__4_n_0\
    );
adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_err_int_i_1__4_n_0\,
      Q => pn_err_s(0),
      R => '0'
    );
\adc_pn_match_d_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => adc_pn_match_d_reg_0,
      I1 => \adc_pn_match_d_i_3__4_n_0\,
      I2 => \adc_pn_match_d_i_4__4_n_0\,
      I3 => \adc_pn_match_d_i_5__4_n_0\,
      I4 => \adc_pn_match_d_i_6__4_n_0\,
      I5 => \adc_pn_match_d_i_7__4_n_0\,
      O => adc_pn_match_d_s
    );
\adc_pn_match_d_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => \pn_data_pn_reg[8]\(15),
      I3 => Q(7),
      I4 => \pn_data_pn_reg[8]\(0),
      I5 => Q(8),
      O => \adc_pn_match_d_i_3__4_n_0\
    );
\adc_pn_match_d_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(9),
      I1 => \pn_data_pn_reg[8]\(1),
      I2 => \pn_data_pn_reg[8]\(2),
      I3 => Q(10),
      I4 => \pn_data_pn_reg[8]\(3),
      I5 => Q(11),
      O => \adc_pn_match_d_i_4__4_n_0\
    );
\adc_pn_match_d_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => \pn_data_pn_reg[8]\(8),
      I2 => \pn_data_pn_reg[8]\(10),
      I3 => Q(2),
      I4 => \pn_data_pn_reg[8]\(9),
      I5 => Q(1),
      O => \adc_pn_match_d_i_5__4_n_0\
    );
\adc_pn_match_d_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(3),
      I1 => \pn_data_pn_reg[8]\(11),
      I2 => \pn_data_pn_reg[8]\(12),
      I3 => Q(4),
      I4 => \pn_data_pn_reg[8]\(13),
      I5 => Q(5),
      O => \adc_pn_match_d_i_6__4_n_0\
    );
\adc_pn_match_d_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[8]\(4),
      I2 => \pn_data_pn_reg[8]\(5),
      I3 => Q(13),
      I4 => \pn_data_pn_reg[8]\(6),
      I5 => Q(14),
      O => \adc_pn_match_d_i_7__4_n_0\
    );
adc_pn_match_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_d_s,
      Q => adc_pn_match_d,
      R => '0'
    );
adc_pn_match_z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_z_reg_0,
      Q => adc_pn_match_z,
      R => '0'
    );
\adc_pn_oos_count[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[0]_i_1__4_n_0\
    );
\adc_pn_oos_count[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      I4 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_count[1]_i_1__4_n_0\
    );
\adc_pn_oos_count[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002D2D002D002D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(2),
      I4 => adc_pn_oos_count_reg(1),
      I5 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[2]_i_1__4_n_0\
    );
\adc_pn_oos_count[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(3),
      I4 => \adc_pn_oos_count[3]_i_2__4_n_0\,
      O => \adc_pn_oos_count[3]_i_1__4_n_0\
    );
\adc_pn_oos_count[3]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc_pn_oos_count_reg(2),
      I1 => adc_pn_oos_count_reg(1),
      I2 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[3]_i_2__4_n_0\
    );
\adc_pn_oos_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[0]_i_1__4_n_0\,
      Q => adc_pn_oos_count_reg(0),
      R => '0'
    );
\adc_pn_oos_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[1]_i_1__4_n_0\,
      Q => adc_pn_oos_count_reg(1),
      R => '0'
    );
\adc_pn_oos_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[2]_i_1__4_n_0\,
      Q => adc_pn_oos_count_reg(2),
      R => '0'
    );
\adc_pn_oos_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[3]_i_1__4_n_0\,
      Q => adc_pn_oos_count_reg(3),
      R => '0'
    );
\adc_pn_oos_int_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80008080"
    )
        port map (
      I0 => \adc_pn_oos_count[3]_i_2__4_n_0\,
      I1 => adc_pn_oos_count_reg(3),
      I2 => adc_valid_d,
      I3 => adc_pn_match_z,
      I4 => adc_pn_match_d,
      I5 => \^adc_pn_oos_int_reg_0\,
      O => \adc_pn_oos_int_i_1__4_n_0\
    );
adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \adc_pn_oos_int_i_1__4_n_0\,
      Q => \^adc_pn_oos_int_reg_0\,
      R => '0'
    );
\pn_data_pn[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn[0]_i_2__4_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[0]_i_3__4_n_0\,
      O => D(0)
    );
\pn_data_pn[0]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \pn_data_pn[1]_i_4__4_n_0\,
      I1 => \pn_data_pn[14]_i_4__4_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[14]_i_2__4_n_0\,
      I4 => \pn_data_pn[12]_i_2__4_n_0\,
      O => \pn_data_pn[0]_i_2__4_n_0\
    );
\pn_data_pn[0]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => \pn_data_pn[9]_i_6__4_n_0\,
      I1 => \pn_data_pn[10]_i_6__4_n_0\,
      I2 => \pn_data_pn[15]_i_6__4_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[8]_i_3__4_n_0\,
      O => \pn_data_pn[0]_i_3__4_n_0\
    );
\pn_data_pn[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D555555"
    )
        port map (
      I0 => \pn_data_pn[10]_i_2__4_n_0\,
      I1 => \pn_data_pn[10]_i_3__4_n_0\,
      I2 => \pn_data_pn[10]_i_4__4_n_0\,
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(0),
      O => D(10)
    );
\pn_data_pn[10]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0055C3FFFF55C3"
    )
        port map (
      I0 => \pn_data_pn[10]_i_5__4_n_0\,
      I1 => \pn_data_pn[15]_i_6__4_n_0\,
      I2 => \pn_data_pn[10]_i_6__4_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[2]_i_4__4_n_0\,
      O => \pn_data_pn[10]_i_2__4_n_0\
    );
\pn_data_pn[10]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(9),
      O => \pn_data_pn[10]_i_3__4_n_0\
    );
\pn_data_pn[10]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      O => \pn_data_pn[10]_i_4__4_n_0\
    );
\pn_data_pn[10]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(17),
      I1 => adc_data(1),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[10]_i_5__4_n_0\
    );
\pn_data_pn[10]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(11),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(3),
      O => \pn_data_pn[10]_i_6__4_n_0\
    );
\pn_data_pn[11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[11]_i_2__4_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[11]_i_3__4_n_0\,
      I4 => \pn_data_pn[11]_i_4__4_n_0\,
      O => D(11)
    );
\pn_data_pn[11]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => \pn_data_pn_reg[8]\(10),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[11]_i_2__4_n_0\
    );
\pn_data_pn[11]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \pn_data_pn[11]_i_5__4_n_0\,
      I1 => Q(18),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_data(2),
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[11]_i_6__4_n_0\,
      O => \pn_data_pn[11]_i_3__4_n_0\
    );
\pn_data_pn[11]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(10),
      I1 => \pn_data_pn_reg[8]\(2),
      I2 => Q(9),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(1),
      O => \pn_data_pn[11]_i_4__4_n_0\
    );
\pn_data_pn[11]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(13),
      O => \pn_data_pn[11]_i_5__4_n_0\
    );
\pn_data_pn[11]_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[11]_i_6__4_n_0\
    );
\pn_data_pn[12]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[12]_i_2__4_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[12]_i_3__4_n_0\,
      I4 => \pn_data_pn[12]_i_4__4_n_0\,
      O => D(12)
    );
\pn_data_pn[12]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(3),
      I1 => \pn_data_pn_reg[8]\(11),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[12]_i_2__4_n_0\
    );
\pn_data_pn[12]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \pn_data_pn[12]_i_5__4_n_0\,
      I1 => Q(19),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_data(3),
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[12]_i_6__2_n_0\,
      O => \pn_data_pn[12]_i_3__4_n_0\
    );
\pn_data_pn[12]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(11),
      I1 => \pn_data_pn_reg[8]\(3),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(2),
      O => \pn_data_pn[12]_i_4__4_n_0\
    );
\pn_data_pn[12]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(14),
      O => \pn_data_pn[12]_i_5__4_n_0\
    );
\pn_data_pn[12]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[8]\(13),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[12]_i_6__2_n_0\
    );
\pn_data_pn[13]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__4_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[13]_i_3__4_n_0\,
      I4 => \pn_data_pn[13]_i_4__4_n_0\,
      O => D(13)
    );
\pn_data_pn[13]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(20),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(4),
      I3 => \pn_data_pn[13]_i_5__4_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[13]_i_6__4_n_0\,
      O => \pn_data_pn[13]_i_3__4_n_0\
    );
\pn_data_pn[13]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[8]\(4),
      I2 => Q(11),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(3),
      O => \pn_data_pn[13]_i_4__4_n_0\
    );
\pn_data_pn[13]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(15),
      O => \pn_data_pn[13]_i_5__4_n_0\
    );
\pn_data_pn[13]_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[13]_i_6__4_n_0\
    );
\pn_data_pn[14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[14]_i_2__4_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[14]_i_3__4_n_0\,
      I4 => \pn_data_pn[14]_i_4__4_n_0\,
      O => D(14)
    );
\pn_data_pn[14]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[8]\(13),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[14]_i_2__4_n_0\
    );
\pn_data_pn[14]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(21),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(5),
      I3 => \pn_data_pn[14]_i_5__4_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[14]_i_6__4_n_0\,
      O => \pn_data_pn[14]_i_3__4_n_0\
    );
\pn_data_pn[14]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(13),
      I1 => \pn_data_pn_reg[8]\(5),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[14]_i_4__4_n_0\
    );
\pn_data_pn[14]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(16),
      O => \pn_data_pn[14]_i_5__4_n_0\
    );
\pn_data_pn[14]_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(7),
      I1 => \pn_data_pn_reg[8]\(15),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      O => \pn_data_pn[14]_i_6__4_n_0\
    );
\pn_data_pn[15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[3]_i_2__4_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[15]_i_3__4_n_0\,
      I4 => \pn_data_pn[1]_i_4__4_n_0\,
      O => D(15)
    );
\pn_data_pn[15]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(22),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(6),
      I3 => \pn_data_pn[15]_i_5__4_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[15]_i_6__4_n_0\,
      O => \pn_data_pn[15]_i_3__4_n_0\
    );
\pn_data_pn[15]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(17),
      O => \pn_data_pn[15]_i_5__4_n_0\
    );
\pn_data_pn[15]_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[8]\(0),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[15]_i_6__4_n_0\
    );
\pn_data_pn[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDA87520"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[1]_i_2__4_n_1\,
      I3 => \pn_data_pn[1]_i_3__4_n_0\,
      I4 => \pn_data_pn[1]_i_4__4_n_1\,
      O => D(1)
    );
\pn_data_pn[1]_i_2__4\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      I5 => \pn_data_pn[3]_i_2__4_n_0\,
      O5 => \pn_data_pn[1]_i_2__4_n_0\,
      O6 => \pn_data_pn[1]_i_2__4_n_1\
    );
\pn_data_pn[1]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[10]_i_6__4_n_0\,
      I1 => \pn_data_pn[11]_i_6__4_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(8),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(0),
      O => \pn_data_pn[1]_i_3__4_n_0\
    );
\pn_data_pn[1]_i_4__4\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(14),
      I1 => \pn_data_pn_reg[8]\(6),
      I2 => Q(13),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(5),
      I5 => \pn_data_pn[7]_i_4__3_n_0\,
      O5 => \pn_data_pn[1]_i_4__4_n_0\,
      O6 => \pn_data_pn[1]_i_4__4_n_1\
    );
\pn_data_pn[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[2]_i_2__2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[2]_i_3__4_n_0\,
      I4 => \pn_data_pn[2]_i_4__4_n_0\,
      O => D(2)
    );
\pn_data_pn[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      I3 => \pn_data_pn[3]_i_2__4_n_0\,
      I4 => \pn_data_pn[2]_i_5__2_n_0\,
      I5 => \pn_data_pn[8]_i_4__4_n_0\,
      O => \pn_data_pn[2]_i_2__2_n_0\
    );
\pn_data_pn[2]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D00E2FF1DFFE200"
    )
        port map (
      I0 => Q(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[8]\(1),
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[2]_i_5__2_n_0\,
      I5 => \pn_data_pn[12]_i_6__2_n_0\,
      O => \pn_data_pn[2]_i_3__4_n_0\
    );
\pn_data_pn[2]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(1),
      I1 => \pn_data_pn_reg[8]\(9),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[2]_i_4__4_n_0\
    );
\pn_data_pn[2]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(12),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(4),
      O => \pn_data_pn[2]_i_5__2_n_0\
    );
\pn_data_pn[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[3]_i_2__4_n_1\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[3]_i_3__1_n_0\,
      I4 => \pn_data_pn[11]_i_2__4_n_0\,
      O => D(3)
    );
\pn_data_pn[3]_i_2__4\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(13),
      I5 => \pn_data_pn[8]_i_6__4_n_0\,
      O5 => \pn_data_pn[3]_i_2__4_n_0\,
      O6 => \pn_data_pn[3]_i_2__4_n_1\
    );
\pn_data_pn[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"784B4B78"
    )
        port map (
      I0 => \pn_data_pn[3]_i_4__4_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[3]_i_5__2_n_0\,
      I3 => \pn_data_pn[8]_i_4__4_n_0\,
      I4 => \pn_data_pn[9]_i_6__4_n_0\,
      O => \pn_data_pn[3]_i_3__1_n_0\
    );
\pn_data_pn[3]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(10),
      O => \pn_data_pn[3]_i_4__4_n_0\
    );
\pn_data_pn[3]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(13),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(5),
      O => \pn_data_pn[3]_i_5__2_n_0\
    );
\pn_data_pn[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[4]_i_2__1_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[4]_i_3__4_n_0\,
      I4 => \pn_data_pn[12]_i_2__4_n_0\,
      O => D(4)
    );
\pn_data_pn[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(10),
      I1 => Q(2),
      I2 => \pn_data_pn_reg[8]\(8),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(0),
      O => \pn_data_pn[4]_i_2__1_n_0\
    );
\pn_data_pn[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[8]_i_4__4_n_0\,
      I1 => \pn_data_pn[14]_i_6__4_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(11),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(3),
      O => \pn_data_pn[4]_i_3__4_n_0\
    );
\pn_data_pn[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCEECCEE"
    )
        port map (
      I0 => \pn_data_pn[5]_i_2__4_n_0\,
      I1 => \pn_data_pn[5]_i_3__4_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => \pn_data_pn[1]_i_2__4_n_0\,
      O => D(5)
    );
\pn_data_pn[5]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[8]_i_3__4_n_0\,
      I1 => \pn_data_pn[15]_i_6__4_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(12),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[5]_i_2__4_n_0\
    );
\pn_data_pn[5]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000056A600000000"
    )
        port map (
      I0 => \pn_data_pn[10]_i_6__4_n_0\,
      I1 => Q(1),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \pn_data_pn_reg[8]\(9),
      I4 => pn_seq_sel_s(0),
      I5 => pn_seq_sel_s(1),
      O => \pn_data_pn[5]_i_3__4_n_0\
    );
\pn_data_pn[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[6]_i_2__1_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[6]_i_3__4_n_0\,
      I4 => \pn_data_pn[14]_i_2__4_n_0\,
      O => D(6)
    );
\pn_data_pn[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(12),
      I1 => Q(4),
      I2 => \pn_data_pn_reg[8]\(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(2),
      O => \pn_data_pn[6]_i_2__1_n_0\
    );
\pn_data_pn[6]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \pn_data_pn[11]_i_5__4_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[10]_i_4__4_n_0\,
      I3 => \pn_data_pn[7]_i_4__3_n_0\,
      O => \pn_data_pn[6]_i_3__4_n_0\
    );
\pn_data_pn[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF33B333"
    )
        port map (
      I0 => \pn_data_pn[3]_i_2__4_n_0\,
      I1 => \pn_data_pn[7]_i_2__5_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => \pn_data_pn[7]_i_3__4_n_0\,
      O => D(7)
    );
\pn_data_pn[7]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAAEBAAEBFFEB"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => \pn_data_pn[7]_i_4__3_n_0\,
      I2 => \pn_data_pn[12]_i_6__2_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[10]_i_3__4_n_0\,
      I5 => \pn_data_pn[12]_i_5__4_n_0\,
      O => \pn_data_pn[7]_i_2__5_n_0\
    );
\pn_data_pn[7]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[8]\(13),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      O => \pn_data_pn[7]_i_3__4_n_0\
    );
\pn_data_pn[7]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      O => \pn_data_pn[7]_i_4__3_n_0\
    );
\pn_data_pn[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5D555"
    )
        port map (
      I0 => \pn_data_pn[8]_i_2__4_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[8]_i_3__4_n_0\,
      I4 => \pn_data_pn[8]_i_4__4_n_0\,
      O => D(8)
    );
\pn_data_pn[8]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0055C3FFFF55C3"
    )
        port map (
      I0 => \pn_data_pn[8]_i_5__4_n_0\,
      I1 => \pn_data_pn[13]_i_6__4_n_0\,
      I2 => \pn_data_pn[8]_i_6__4_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[8]_i_7__4_n_0\,
      O => \pn_data_pn[8]_i_2__4_n_0\
    );
\pn_data_pn[8]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(15),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(7),
      O => \pn_data_pn[8]_i_3__4_n_0\
    );
\pn_data_pn[8]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(14),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      O => \pn_data_pn[8]_i_4__4_n_0\
    );
\pn_data_pn[8]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(15),
      I1 => \pn_data_pn_reg[8]\(7),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(2),
      O => \pn_data_pn[8]_i_5__4_n_0\
    );
\pn_data_pn[8]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(1),
      O => \pn_data_pn[8]_i_6__4_n_0\
    );
\pn_data_pn[8]_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[8]_i_7__4_n_0\
    );
\pn_data_pn[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn[9]_i_2__4_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[9]_i_3__3_n_0\,
      O => D(9)
    );
\pn_data_pn[9]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => \pn_data_pn[9]_i_4__4_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[3]_i_2__4_n_0\,
      I3 => Q(0),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[9]_i_2__4_n_0\
    );
\pn_data_pn[9]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \pn_data_pn[14]_i_5__4_n_0\,
      I1 => \pn_data_pn[9]_i_5__4_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[10]_i_6__4_n_0\,
      I4 => \pn_data_pn[8]_i_3__4_n_0\,
      I5 => \pn_data_pn[9]_i_6__4_n_0\,
      O => \pn_data_pn[9]_i_3__3_n_0\
    );
\pn_data_pn[9]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[8]\(0),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(15),
      O => \pn_data_pn[9]_i_4__4_n_0\
    );
\pn_data_pn[9]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(11),
      O => \pn_data_pn[9]_i_5__4_n_0\
    );
\pn_data_pn[9]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(10),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(2),
      O => \pn_data_pn[9]_i_6__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_15 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    adc_pn_match_z_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pn_data_pn_reg[8]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_d_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_15 : entity is "ad_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_15 is
  signal \adc_pn_err_int_i_1__3_n_0\ : STD_LOGIC;
  signal adc_pn_match_d : STD_LOGIC;
  signal \adc_pn_match_d_i_3__3_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_4__3_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_5__3_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_6__3_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_7__3_n_0\ : STD_LOGIC;
  signal adc_pn_match_d_s : STD_LOGIC;
  signal adc_pn_match_z : STD_LOGIC;
  signal \adc_pn_oos_count[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_2__3_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \adc_pn_oos_int_i_1__3_n_0\ : STD_LOGIC;
  signal \^adc_pn_oos_int_reg_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_2__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_4__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_5__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_6__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_4__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_5__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_6__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_6__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_4__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_5__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_6__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_2__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_4__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_5__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_6__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_5__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_6__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__3_n_1\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__3_n_1\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_4__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_2__3_n_1\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_6__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_7__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_2__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_4__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_5__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_6__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_pn_oos_count[0]_i_1__3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[1]_i_1__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_1__3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_2__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \pn_data_pn[0]_i_1__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_3__3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_4__3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_5__3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_6__3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_4__3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_5__3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_6__3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_2__3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_4__3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_5__3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_6__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_4__3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_5__3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_6__3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_2__3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_4__3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_5__3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_5__3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_6__3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_5__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_4__3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_5__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_3__3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_4__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_3__3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_4__3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_5__3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_6__3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_7__3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_1__3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_4__3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_5__3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_6__3\ : label is "soft_lutpair84";
begin
  adc_pn_oos_int_reg_0 <= \^adc_pn_oos_int_reg_0\;
\adc_pn_err_int_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      O => \adc_pn_err_int_i_1__3_n_0\
    );
adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_err_int_i_1__3_n_0\,
      Q => pn_err_s(0),
      R => '0'
    );
\adc_pn_match_d_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => adc_pn_match_d_reg_0,
      I1 => \adc_pn_match_d_i_3__3_n_0\,
      I2 => \adc_pn_match_d_i_4__3_n_0\,
      I3 => \adc_pn_match_d_i_5__3_n_0\,
      I4 => \adc_pn_match_d_i_6__3_n_0\,
      I5 => \adc_pn_match_d_i_7__3_n_0\,
      O => adc_pn_match_d_s
    );
\adc_pn_match_d_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => \pn_data_pn_reg[8]\(15),
      I3 => Q(7),
      I4 => \pn_data_pn_reg[8]\(0),
      I5 => Q(8),
      O => \adc_pn_match_d_i_3__3_n_0\
    );
\adc_pn_match_d_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(9),
      I1 => \pn_data_pn_reg[8]\(1),
      I2 => \pn_data_pn_reg[8]\(2),
      I3 => Q(10),
      I4 => \pn_data_pn_reg[8]\(3),
      I5 => Q(11),
      O => \adc_pn_match_d_i_4__3_n_0\
    );
\adc_pn_match_d_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => \pn_data_pn_reg[8]\(8),
      I2 => \pn_data_pn_reg[8]\(10),
      I3 => Q(2),
      I4 => \pn_data_pn_reg[8]\(9),
      I5 => Q(1),
      O => \adc_pn_match_d_i_5__3_n_0\
    );
\adc_pn_match_d_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(3),
      I1 => \pn_data_pn_reg[8]\(11),
      I2 => \pn_data_pn_reg[8]\(12),
      I3 => Q(4),
      I4 => \pn_data_pn_reg[8]\(13),
      I5 => Q(5),
      O => \adc_pn_match_d_i_6__3_n_0\
    );
\adc_pn_match_d_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[8]\(4),
      I2 => \pn_data_pn_reg[8]\(6),
      I3 => Q(14),
      I4 => \pn_data_pn_reg[8]\(5),
      I5 => Q(13),
      O => \adc_pn_match_d_i_7__3_n_0\
    );
adc_pn_match_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_d_s,
      Q => adc_pn_match_d,
      R => '0'
    );
adc_pn_match_z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_z_reg_0,
      Q => adc_pn_match_z,
      R => '0'
    );
\adc_pn_oos_count[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[0]_i_1__3_n_0\
    );
\adc_pn_oos_count[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      I4 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_count[1]_i_1__3_n_0\
    );
\adc_pn_oos_count[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002D2D002D002D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(2),
      I4 => adc_pn_oos_count_reg(1),
      I5 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[2]_i_1__3_n_0\
    );
\adc_pn_oos_count[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(3),
      I4 => \adc_pn_oos_count[3]_i_2__3_n_0\,
      O => \adc_pn_oos_count[3]_i_1__3_n_0\
    );
\adc_pn_oos_count[3]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc_pn_oos_count_reg(2),
      I1 => adc_pn_oos_count_reg(1),
      I2 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[3]_i_2__3_n_0\
    );
\adc_pn_oos_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[0]_i_1__3_n_0\,
      Q => adc_pn_oos_count_reg(0),
      R => '0'
    );
\adc_pn_oos_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[1]_i_1__3_n_0\,
      Q => adc_pn_oos_count_reg(1),
      R => '0'
    );
\adc_pn_oos_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[2]_i_1__3_n_0\,
      Q => adc_pn_oos_count_reg(2),
      R => '0'
    );
\adc_pn_oos_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[3]_i_1__3_n_0\,
      Q => adc_pn_oos_count_reg(3),
      R => '0'
    );
\adc_pn_oos_int_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80008080"
    )
        port map (
      I0 => \adc_pn_oos_count[3]_i_2__3_n_0\,
      I1 => adc_pn_oos_count_reg(3),
      I2 => adc_valid_d,
      I3 => adc_pn_match_z,
      I4 => adc_pn_match_d,
      I5 => \^adc_pn_oos_int_reg_0\,
      O => \adc_pn_oos_int_i_1__3_n_0\
    );
adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \adc_pn_oos_int_i_1__3_n_0\,
      Q => \^adc_pn_oos_int_reg_0\,
      R => '0'
    );
\pn_data_pn[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn[0]_i_2__3_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[0]_i_3__3_n_0\,
      O => D(0)
    );
\pn_data_pn[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \pn_data_pn[1]_i_4__3_n_0\,
      I1 => \pn_data_pn[14]_i_4__3_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[14]_i_2__3_n_0\,
      I4 => \pn_data_pn[12]_i_2__3_n_0\,
      O => \pn_data_pn[0]_i_2__3_n_0\
    );
\pn_data_pn[0]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => \pn_data_pn[9]_i_6__3_n_0\,
      I1 => \pn_data_pn[10]_i_6__3_n_0\,
      I2 => \pn_data_pn[15]_i_6__3_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[8]_i_3__3_n_0\,
      O => \pn_data_pn[0]_i_3__3_n_0\
    );
\pn_data_pn[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D555555"
    )
        port map (
      I0 => \pn_data_pn[10]_i_2__3_n_0\,
      I1 => \pn_data_pn[10]_i_3__3_n_0\,
      I2 => \pn_data_pn[10]_i_4__3_n_0\,
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(0),
      O => D(10)
    );
\pn_data_pn[10]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0055C3FFFF55C3"
    )
        port map (
      I0 => \pn_data_pn[10]_i_5__3_n_0\,
      I1 => \pn_data_pn[15]_i_6__3_n_0\,
      I2 => \pn_data_pn[10]_i_6__3_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[2]_i_4__3_n_0\,
      O => \pn_data_pn[10]_i_2__3_n_0\
    );
\pn_data_pn[10]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(9),
      O => \pn_data_pn[10]_i_3__3_n_0\
    );
\pn_data_pn[10]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      O => \pn_data_pn[10]_i_4__3_n_0\
    );
\pn_data_pn[10]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(17),
      I1 => adc_data(1),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[10]_i_5__3_n_0\
    );
\pn_data_pn[10]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(11),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(3),
      O => \pn_data_pn[10]_i_6__3_n_0\
    );
\pn_data_pn[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[11]_i_2__3_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[11]_i_3__3_n_0\,
      I4 => \pn_data_pn[11]_i_4__3_n_0\,
      O => D(11)
    );
\pn_data_pn[11]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => \pn_data_pn_reg[8]\(10),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[11]_i_2__3_n_0\
    );
\pn_data_pn[11]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \pn_data_pn[11]_i_5__3_n_0\,
      I1 => Q(18),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_data(2),
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[11]_i_6__3_n_0\,
      O => \pn_data_pn[11]_i_3__3_n_0\
    );
\pn_data_pn[11]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(10),
      I1 => \pn_data_pn_reg[8]\(2),
      I2 => Q(9),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(1),
      O => \pn_data_pn[11]_i_4__3_n_0\
    );
\pn_data_pn[11]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(13),
      O => \pn_data_pn[11]_i_5__3_n_0\
    );
\pn_data_pn[11]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[11]_i_6__3_n_0\
    );
\pn_data_pn[12]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[12]_i_2__3_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[12]_i_3__3_n_0\,
      I4 => \pn_data_pn[12]_i_4__3_n_0\,
      O => D(12)
    );
\pn_data_pn[12]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(3),
      I1 => \pn_data_pn_reg[8]\(11),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[12]_i_2__3_n_0\
    );
\pn_data_pn[12]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \pn_data_pn[12]_i_5__3_n_0\,
      I1 => Q(19),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_data(3),
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[12]_i_6__1_n_0\,
      O => \pn_data_pn[12]_i_3__3_n_0\
    );
\pn_data_pn[12]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(11),
      I1 => \pn_data_pn_reg[8]\(3),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(2),
      O => \pn_data_pn[12]_i_4__3_n_0\
    );
\pn_data_pn[12]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(14),
      O => \pn_data_pn[12]_i_5__3_n_0\
    );
\pn_data_pn[12]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[8]\(13),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[12]_i_6__1_n_0\
    );
\pn_data_pn[13]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__3_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[13]_i_3__3_n_0\,
      I4 => \pn_data_pn[13]_i_4__3_n_0\,
      O => D(13)
    );
\pn_data_pn[13]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(20),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(4),
      I3 => \pn_data_pn[13]_i_5__3_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[13]_i_6__3_n_0\,
      O => \pn_data_pn[13]_i_3__3_n_0\
    );
\pn_data_pn[13]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[8]\(4),
      I2 => Q(11),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(3),
      O => \pn_data_pn[13]_i_4__3_n_0\
    );
\pn_data_pn[13]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(15),
      O => \pn_data_pn[13]_i_5__3_n_0\
    );
\pn_data_pn[13]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[13]_i_6__3_n_0\
    );
\pn_data_pn[14]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[14]_i_2__3_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[14]_i_3__3_n_0\,
      I4 => \pn_data_pn[14]_i_4__3_n_0\,
      O => D(14)
    );
\pn_data_pn[14]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[8]\(13),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[14]_i_2__3_n_0\
    );
\pn_data_pn[14]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(21),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(5),
      I3 => \pn_data_pn[14]_i_5__3_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[14]_i_6__3_n_0\,
      O => \pn_data_pn[14]_i_3__3_n_0\
    );
\pn_data_pn[14]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(13),
      I1 => \pn_data_pn_reg[8]\(5),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[14]_i_4__3_n_0\
    );
\pn_data_pn[14]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(16),
      O => \pn_data_pn[14]_i_5__3_n_0\
    );
\pn_data_pn[14]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(7),
      I1 => \pn_data_pn_reg[8]\(15),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      O => \pn_data_pn[14]_i_6__3_n_0\
    );
\pn_data_pn[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[3]_i_2__3_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[15]_i_3__3_n_0\,
      I4 => \pn_data_pn[1]_i_4__3_n_0\,
      O => D(15)
    );
\pn_data_pn[15]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(22),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(6),
      I3 => \pn_data_pn[15]_i_5__3_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[15]_i_6__3_n_0\,
      O => \pn_data_pn[15]_i_3__3_n_0\
    );
\pn_data_pn[15]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(17),
      O => \pn_data_pn[15]_i_5__3_n_0\
    );
\pn_data_pn[15]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[8]\(0),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[15]_i_6__3_n_0\
    );
\pn_data_pn[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__3_n_1\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[1]_i_3__3_n_0\,
      I4 => \pn_data_pn[1]_i_4__3_n_1\,
      O => D(1)
    );
\pn_data_pn[1]_i_2__3\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      I5 => \pn_data_pn[3]_i_2__3_n_0\,
      O5 => \pn_data_pn[1]_i_2__3_n_0\,
      O6 => \pn_data_pn[1]_i_2__3_n_1\
    );
\pn_data_pn[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[10]_i_6__3_n_0\,
      I1 => \pn_data_pn[11]_i_6__3_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(8),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(0),
      O => \pn_data_pn[1]_i_3__3_n_0\
    );
\pn_data_pn[1]_i_4__3\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(14),
      I1 => \pn_data_pn_reg[8]\(6),
      I2 => Q(13),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(5),
      I5 => \pn_data_pn[7]_i_4__2_n_0\,
      O5 => \pn_data_pn[1]_i_4__3_n_0\,
      O6 => \pn_data_pn[1]_i_4__3_n_1\
    );
\pn_data_pn[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[2]_i_2__1_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[2]_i_3__3_n_0\,
      I4 => \pn_data_pn[2]_i_4__3_n_0\,
      O => D(2)
    );
\pn_data_pn[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      I3 => \pn_data_pn[3]_i_2__3_n_0\,
      I4 => \pn_data_pn[2]_i_5__1_n_0\,
      I5 => \pn_data_pn[8]_i_4__3_n_0\,
      O => \pn_data_pn[2]_i_2__1_n_0\
    );
\pn_data_pn[2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D00E2FF1DFFE200"
    )
        port map (
      I0 => Q(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[8]\(1),
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[2]_i_5__1_n_0\,
      I5 => \pn_data_pn[12]_i_6__1_n_0\,
      O => \pn_data_pn[2]_i_3__3_n_0\
    );
\pn_data_pn[2]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(1),
      I1 => \pn_data_pn_reg[8]\(9),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[2]_i_4__3_n_0\
    );
\pn_data_pn[2]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(12),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(4),
      O => \pn_data_pn[2]_i_5__1_n_0\
    );
\pn_data_pn[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[3]_i_2__3_n_1\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[3]_i_3__4_n_0\,
      I4 => \pn_data_pn[11]_i_2__3_n_0\,
      O => D(3)
    );
\pn_data_pn[3]_i_2__3\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(13),
      I5 => \pn_data_pn[8]_i_6__3_n_0\,
      O5 => \pn_data_pn[3]_i_2__3_n_0\,
      O6 => \pn_data_pn[3]_i_2__3_n_1\
    );
\pn_data_pn[3]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"784B4B78"
    )
        port map (
      I0 => \pn_data_pn[3]_i_4__3_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[3]_i_5__1_n_0\,
      I3 => \pn_data_pn[8]_i_4__3_n_0\,
      I4 => \pn_data_pn[9]_i_6__3_n_0\,
      O => \pn_data_pn[3]_i_3__4_n_0\
    );
\pn_data_pn[3]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(10),
      O => \pn_data_pn[3]_i_4__3_n_0\
    );
\pn_data_pn[3]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(13),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(5),
      O => \pn_data_pn[3]_i_5__1_n_0\
    );
\pn_data_pn[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[4]_i_2__4_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[4]_i_3__3_n_0\,
      I4 => \pn_data_pn[12]_i_2__3_n_0\,
      O => D(4)
    );
\pn_data_pn[4]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(10),
      I1 => Q(2),
      I2 => \pn_data_pn_reg[8]\(8),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(0),
      O => \pn_data_pn[4]_i_2__4_n_0\
    );
\pn_data_pn[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[8]_i_4__3_n_0\,
      I1 => \pn_data_pn[14]_i_6__3_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(11),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(3),
      O => \pn_data_pn[4]_i_3__3_n_0\
    );
\pn_data_pn[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCEECCEE"
    )
        port map (
      I0 => \pn_data_pn[5]_i_2__3_n_0\,
      I1 => \pn_data_pn[5]_i_3__3_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => \pn_data_pn[1]_i_2__3_n_0\,
      O => D(5)
    );
\pn_data_pn[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[8]_i_3__3_n_0\,
      I1 => \pn_data_pn[15]_i_6__3_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(12),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[5]_i_2__3_n_0\
    );
\pn_data_pn[5]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000056A600000000"
    )
        port map (
      I0 => \pn_data_pn[10]_i_6__3_n_0\,
      I1 => Q(1),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \pn_data_pn_reg[8]\(9),
      I4 => pn_seq_sel_s(0),
      I5 => pn_seq_sel_s(1),
      O => \pn_data_pn[5]_i_3__3_n_0\
    );
\pn_data_pn[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[6]_i_2__3_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[6]_i_3__6_n_0\,
      I4 => \pn_data_pn[14]_i_2__3_n_0\,
      O => D(6)
    );
\pn_data_pn[6]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(12),
      I1 => Q(4),
      I2 => \pn_data_pn_reg[8]\(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(2),
      O => \pn_data_pn[6]_i_2__3_n_0\
    );
\pn_data_pn[6]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \pn_data_pn[11]_i_5__3_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[10]_i_4__3_n_0\,
      I3 => \pn_data_pn[7]_i_4__2_n_0\,
      O => \pn_data_pn[6]_i_3__6_n_0\
    );
\pn_data_pn[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF33B333"
    )
        port map (
      I0 => \pn_data_pn[3]_i_2__3_n_0\,
      I1 => \pn_data_pn[7]_i_2__4_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => \pn_data_pn[7]_i_3__3_n_0\,
      O => D(7)
    );
\pn_data_pn[7]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAAEBAAEBFFEB"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => \pn_data_pn[7]_i_4__2_n_0\,
      I2 => \pn_data_pn[12]_i_6__1_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[10]_i_3__3_n_0\,
      I5 => \pn_data_pn[12]_i_5__3_n_0\,
      O => \pn_data_pn[7]_i_2__4_n_0\
    );
\pn_data_pn[7]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[8]\(13),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      O => \pn_data_pn[7]_i_3__3_n_0\
    );
\pn_data_pn[7]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      O => \pn_data_pn[7]_i_4__2_n_0\
    );
\pn_data_pn[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5D555"
    )
        port map (
      I0 => \pn_data_pn[8]_i_2__3_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[8]_i_3__3_n_0\,
      I4 => \pn_data_pn[8]_i_4__3_n_0\,
      O => D(8)
    );
\pn_data_pn[8]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0055C3FFFF55C3"
    )
        port map (
      I0 => \pn_data_pn[8]_i_5__3_n_0\,
      I1 => \pn_data_pn[13]_i_6__3_n_0\,
      I2 => \pn_data_pn[8]_i_6__3_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[8]_i_7__3_n_0\,
      O => \pn_data_pn[8]_i_2__3_n_0\
    );
\pn_data_pn[8]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(15),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(7),
      O => \pn_data_pn[8]_i_3__3_n_0\
    );
\pn_data_pn[8]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(14),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      O => \pn_data_pn[8]_i_4__3_n_0\
    );
\pn_data_pn[8]_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(15),
      I1 => \pn_data_pn_reg[8]\(7),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(2),
      O => \pn_data_pn[8]_i_5__3_n_0\
    );
\pn_data_pn[8]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(1),
      O => \pn_data_pn[8]_i_6__3_n_0\
    );
\pn_data_pn[8]_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[8]_i_7__3_n_0\
    );
\pn_data_pn[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn[9]_i_2__3_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[9]_i_3__2_n_0\,
      O => D(9)
    );
\pn_data_pn[9]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => \pn_data_pn[9]_i_4__3_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[3]_i_2__3_n_0\,
      I3 => Q(0),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[9]_i_2__3_n_0\
    );
\pn_data_pn[9]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \pn_data_pn[14]_i_5__3_n_0\,
      I1 => \pn_data_pn[9]_i_5__3_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[10]_i_6__3_n_0\,
      I4 => \pn_data_pn[8]_i_3__3_n_0\,
      I5 => \pn_data_pn[9]_i_6__3_n_0\,
      O => \pn_data_pn[9]_i_3__2_n_0\
    );
\pn_data_pn[9]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[8]\(0),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(15),
      O => \pn_data_pn[9]_i_4__3_n_0\
    );
\pn_data_pn[9]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(11),
      O => \pn_data_pn[9]_i_5__3_n_0\
    );
\pn_data_pn[9]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(10),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(2),
      O => \pn_data_pn[9]_i_6__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_18 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    adc_pn_match_z_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pn_data_pn_reg[8]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_d_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_18 : entity is "ad_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_18 is
  signal \adc_pn_err_int_i_1__2_n_0\ : STD_LOGIC;
  signal adc_pn_match_d : STD_LOGIC;
  signal \adc_pn_match_d_i_3__2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_4__2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_5__2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_6__2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_7__2_n_0\ : STD_LOGIC;
  signal adc_pn_match_d_s : STD_LOGIC;
  signal adc_pn_match_z : STD_LOGIC;
  signal \adc_pn_oos_count[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_2__2_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \adc_pn_oos_int_i_1__2_n_0\ : STD_LOGIC;
  signal \^adc_pn_oos_int_reg_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_4__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_5__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_6__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_6__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_4__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_5__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_6__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_4__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_5__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_6__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_6__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__2_n_1\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__2_n_1\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_2__2_n_1\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_3__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_4__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_5__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_6__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_pn_oos_count[0]_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[1]_i_1__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_2__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \pn_data_pn[0]_i_1__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_3__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_4__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_5__2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_6__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_4__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_5__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_6__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_2__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_4__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_5__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_6__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_4__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_5__2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_6__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_2__2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_4__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_5__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_5__2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_6__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_5__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_4__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_5__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_3__2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_4__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_2__2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_3__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_5__2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_6__2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_7__2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_1__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_4__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_5__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_6__2\ : label is "soft_lutpair65";
begin
  adc_pn_oos_int_reg_0 <= \^adc_pn_oos_int_reg_0\;
\adc_pn_err_int_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      O => \adc_pn_err_int_i_1__2_n_0\
    );
adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_err_int_i_1__2_n_0\,
      Q => pn_err_s(0),
      R => '0'
    );
\adc_pn_match_d_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => adc_pn_match_d_reg_0,
      I1 => \adc_pn_match_d_i_3__2_n_0\,
      I2 => \adc_pn_match_d_i_4__2_n_0\,
      I3 => \adc_pn_match_d_i_5__2_n_0\,
      I4 => \adc_pn_match_d_i_6__2_n_0\,
      I5 => \adc_pn_match_d_i_7__2_n_0\,
      O => adc_pn_match_d_s
    );
\adc_pn_match_d_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => \pn_data_pn_reg[8]\(15),
      I3 => Q(7),
      I4 => \pn_data_pn_reg[8]\(0),
      I5 => Q(8),
      O => \adc_pn_match_d_i_3__2_n_0\
    );
\adc_pn_match_d_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(9),
      I1 => \pn_data_pn_reg[8]\(1),
      I2 => \pn_data_pn_reg[8]\(2),
      I3 => Q(10),
      I4 => \pn_data_pn_reg[8]\(3),
      I5 => Q(11),
      O => \adc_pn_match_d_i_4__2_n_0\
    );
\adc_pn_match_d_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => \pn_data_pn_reg[8]\(8),
      I2 => \pn_data_pn_reg[8]\(9),
      I3 => Q(1),
      I4 => \pn_data_pn_reg[8]\(10),
      I5 => Q(2),
      O => \adc_pn_match_d_i_5__2_n_0\
    );
\adc_pn_match_d_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(3),
      I1 => \pn_data_pn_reg[8]\(11),
      I2 => \pn_data_pn_reg[8]\(12),
      I3 => Q(4),
      I4 => \pn_data_pn_reg[8]\(13),
      I5 => Q(5),
      O => \adc_pn_match_d_i_6__2_n_0\
    );
\adc_pn_match_d_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[8]\(4),
      I2 => \pn_data_pn_reg[8]\(6),
      I3 => Q(14),
      I4 => \pn_data_pn_reg[8]\(5),
      I5 => Q(13),
      O => \adc_pn_match_d_i_7__2_n_0\
    );
adc_pn_match_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_d_s,
      Q => adc_pn_match_d,
      R => '0'
    );
adc_pn_match_z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_z_reg_0,
      Q => adc_pn_match_z,
      R => '0'
    );
\adc_pn_oos_count[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[0]_i_1__2_n_0\
    );
\adc_pn_oos_count[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      I4 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_count[1]_i_1__2_n_0\
    );
\adc_pn_oos_count[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002D2D002D002D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(2),
      I4 => adc_pn_oos_count_reg(1),
      I5 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[2]_i_1__2_n_0\
    );
\adc_pn_oos_count[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(3),
      I4 => \adc_pn_oos_count[3]_i_2__2_n_0\,
      O => \adc_pn_oos_count[3]_i_1__2_n_0\
    );
\adc_pn_oos_count[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc_pn_oos_count_reg(2),
      I1 => adc_pn_oos_count_reg(1),
      I2 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[3]_i_2__2_n_0\
    );
\adc_pn_oos_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[0]_i_1__2_n_0\,
      Q => adc_pn_oos_count_reg(0),
      R => '0'
    );
\adc_pn_oos_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[1]_i_1__2_n_0\,
      Q => adc_pn_oos_count_reg(1),
      R => '0'
    );
\adc_pn_oos_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[2]_i_1__2_n_0\,
      Q => adc_pn_oos_count_reg(2),
      R => '0'
    );
\adc_pn_oos_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[3]_i_1__2_n_0\,
      Q => adc_pn_oos_count_reg(3),
      R => '0'
    );
\adc_pn_oos_int_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80008080"
    )
        port map (
      I0 => \adc_pn_oos_count[3]_i_2__2_n_0\,
      I1 => adc_pn_oos_count_reg(3),
      I2 => adc_valid_d,
      I3 => adc_pn_match_z,
      I4 => adc_pn_match_d,
      I5 => \^adc_pn_oos_int_reg_0\,
      O => \adc_pn_oos_int_i_1__2_n_0\
    );
adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \adc_pn_oos_int_i_1__2_n_0\,
      Q => \^adc_pn_oos_int_reg_0\,
      R => '0'
    );
\pn_data_pn[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn[0]_i_2__2_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[0]_i_3__2_n_0\,
      O => D(0)
    );
\pn_data_pn[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \pn_data_pn[1]_i_4__2_n_0\,
      I1 => \pn_data_pn[14]_i_4__2_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[14]_i_2__2_n_0\,
      I4 => \pn_data_pn[12]_i_2__2_n_0\,
      O => \pn_data_pn[0]_i_2__2_n_0\
    );
\pn_data_pn[0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => \pn_data_pn[9]_i_6__2_n_0\,
      I1 => \pn_data_pn[10]_i_6__2_n_0\,
      I2 => \pn_data_pn[15]_i_6__2_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[8]_i_3__2_n_0\,
      O => \pn_data_pn[0]_i_3__2_n_0\
    );
\pn_data_pn[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D555555"
    )
        port map (
      I0 => \pn_data_pn[10]_i_2__2_n_0\,
      I1 => \pn_data_pn[10]_i_3__2_n_0\,
      I2 => \pn_data_pn[10]_i_4__2_n_0\,
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(0),
      O => D(10)
    );
\pn_data_pn[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0055C3FFFF55C3"
    )
        port map (
      I0 => \pn_data_pn[10]_i_5__2_n_0\,
      I1 => \pn_data_pn[15]_i_6__2_n_0\,
      I2 => \pn_data_pn[10]_i_6__2_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[2]_i_4__2_n_0\,
      O => \pn_data_pn[10]_i_2__2_n_0\
    );
\pn_data_pn[10]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(9),
      O => \pn_data_pn[10]_i_3__2_n_0\
    );
\pn_data_pn[10]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      O => \pn_data_pn[10]_i_4__2_n_0\
    );
\pn_data_pn[10]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(17),
      I1 => adc_data(1),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[10]_i_5__2_n_0\
    );
\pn_data_pn[10]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(11),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(3),
      O => \pn_data_pn[10]_i_6__2_n_0\
    );
\pn_data_pn[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[11]_i_2__2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[11]_i_3__2_n_0\,
      I4 => \pn_data_pn[11]_i_4__2_n_0\,
      O => D(11)
    );
\pn_data_pn[11]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => \pn_data_pn_reg[8]\(10),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[11]_i_2__2_n_0\
    );
\pn_data_pn[11]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \pn_data_pn[11]_i_5__2_n_0\,
      I1 => Q(18),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_data(2),
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[11]_i_6__2_n_0\,
      O => \pn_data_pn[11]_i_3__2_n_0\
    );
\pn_data_pn[11]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(10),
      I1 => \pn_data_pn_reg[8]\(2),
      I2 => Q(9),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(1),
      O => \pn_data_pn[11]_i_4__2_n_0\
    );
\pn_data_pn[11]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(13),
      O => \pn_data_pn[11]_i_5__2_n_0\
    );
\pn_data_pn[11]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[11]_i_6__2_n_0\
    );
\pn_data_pn[12]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[12]_i_2__2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[12]_i_3__2_n_0\,
      I4 => \pn_data_pn[12]_i_4__2_n_0\,
      O => D(12)
    );
\pn_data_pn[12]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(3),
      I1 => \pn_data_pn_reg[8]\(11),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[12]_i_2__2_n_0\
    );
\pn_data_pn[12]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \pn_data_pn[12]_i_5__2_n_0\,
      I1 => Q(19),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_data(3),
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[12]_i_6__0_n_0\,
      O => \pn_data_pn[12]_i_3__2_n_0\
    );
\pn_data_pn[12]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(11),
      I1 => \pn_data_pn_reg[8]\(3),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(2),
      O => \pn_data_pn[12]_i_4__2_n_0\
    );
\pn_data_pn[12]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(14),
      O => \pn_data_pn[12]_i_5__2_n_0\
    );
\pn_data_pn[12]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[8]\(13),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[12]_i_6__0_n_0\
    );
\pn_data_pn[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[13]_i_3__2_n_0\,
      I4 => \pn_data_pn[13]_i_4__2_n_0\,
      O => D(13)
    );
\pn_data_pn[13]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(20),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(4),
      I3 => \pn_data_pn[13]_i_5__2_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[13]_i_6__2_n_0\,
      O => \pn_data_pn[13]_i_3__2_n_0\
    );
\pn_data_pn[13]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[8]\(4),
      I2 => Q(11),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(3),
      O => \pn_data_pn[13]_i_4__2_n_0\
    );
\pn_data_pn[13]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(15),
      O => \pn_data_pn[13]_i_5__2_n_0\
    );
\pn_data_pn[13]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[13]_i_6__2_n_0\
    );
\pn_data_pn[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[14]_i_2__2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[14]_i_3__2_n_0\,
      I4 => \pn_data_pn[14]_i_4__2_n_0\,
      O => D(14)
    );
\pn_data_pn[14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[8]\(13),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[14]_i_2__2_n_0\
    );
\pn_data_pn[14]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(21),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(5),
      I3 => \pn_data_pn[14]_i_5__2_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[14]_i_6__2_n_0\,
      O => \pn_data_pn[14]_i_3__2_n_0\
    );
\pn_data_pn[14]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(13),
      I1 => \pn_data_pn_reg[8]\(5),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[14]_i_4__2_n_0\
    );
\pn_data_pn[14]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(16),
      O => \pn_data_pn[14]_i_5__2_n_0\
    );
\pn_data_pn[14]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(7),
      I1 => \pn_data_pn_reg[8]\(15),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      O => \pn_data_pn[14]_i_6__2_n_0\
    );
\pn_data_pn[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[3]_i_2__2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[15]_i_3__2_n_0\,
      I4 => \pn_data_pn[1]_i_4__2_n_0\,
      O => D(15)
    );
\pn_data_pn[15]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(22),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(6),
      I3 => \pn_data_pn[15]_i_5__2_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[15]_i_6__2_n_0\,
      O => \pn_data_pn[15]_i_3__2_n_0\
    );
\pn_data_pn[15]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(17),
      O => \pn_data_pn[15]_i_5__2_n_0\
    );
\pn_data_pn[15]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[8]\(0),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[15]_i_6__2_n_0\
    );
\pn_data_pn[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__2_n_1\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[1]_i_3__2_n_0\,
      I4 => \pn_data_pn[1]_i_4__2_n_1\,
      O => D(1)
    );
\pn_data_pn[1]_i_2__2\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      I5 => \pn_data_pn[3]_i_2__2_n_0\,
      O5 => \pn_data_pn[1]_i_2__2_n_0\,
      O6 => \pn_data_pn[1]_i_2__2_n_1\
    );
\pn_data_pn[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[10]_i_6__2_n_0\,
      I1 => \pn_data_pn[11]_i_6__2_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(8),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(0),
      O => \pn_data_pn[1]_i_3__2_n_0\
    );
\pn_data_pn[1]_i_4__2\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(14),
      I1 => \pn_data_pn_reg[8]\(6),
      I2 => Q(13),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(5),
      I5 => \pn_data_pn[7]_i_4__1_n_0\,
      O5 => \pn_data_pn[1]_i_4__2_n_0\,
      O6 => \pn_data_pn[1]_i_4__2_n_1\
    );
\pn_data_pn[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[2]_i_2__0_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[2]_i_3__2_n_0\,
      I4 => \pn_data_pn[2]_i_4__2_n_0\,
      O => D(2)
    );
\pn_data_pn[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      I3 => \pn_data_pn[3]_i_2__2_n_0\,
      I4 => \pn_data_pn[2]_i_5__0_n_0\,
      I5 => \pn_data_pn[8]_i_2__2_n_0\,
      O => \pn_data_pn[2]_i_2__0_n_0\
    );
\pn_data_pn[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D00E2FF1DFFE200"
    )
        port map (
      I0 => Q(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[8]\(1),
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[2]_i_5__0_n_0\,
      I5 => \pn_data_pn[12]_i_6__0_n_0\,
      O => \pn_data_pn[2]_i_3__2_n_0\
    );
\pn_data_pn[2]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(1),
      I1 => \pn_data_pn_reg[8]\(9),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[2]_i_4__2_n_0\
    );
\pn_data_pn[2]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(12),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(4),
      O => \pn_data_pn[2]_i_5__0_n_0\
    );
\pn_data_pn[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[3]_i_2__2_n_1\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[3]_i_3__0_n_0\,
      I4 => \pn_data_pn[11]_i_2__2_n_0\,
      O => D(3)
    );
\pn_data_pn[3]_i_2__2\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(13),
      I5 => \pn_data_pn[8]_i_6__2_n_0\,
      O5 => \pn_data_pn[3]_i_2__2_n_0\,
      O6 => \pn_data_pn[3]_i_2__2_n_1\
    );
\pn_data_pn[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"784B4B78"
    )
        port map (
      I0 => \pn_data_pn[3]_i_4__2_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[3]_i_5__0_n_0\,
      I3 => \pn_data_pn[8]_i_2__2_n_0\,
      I4 => \pn_data_pn[9]_i_6__2_n_0\,
      O => \pn_data_pn[3]_i_3__0_n_0\
    );
\pn_data_pn[3]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(10),
      O => \pn_data_pn[3]_i_4__2_n_0\
    );
\pn_data_pn[3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(13),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(5),
      O => \pn_data_pn[3]_i_5__0_n_0\
    );
\pn_data_pn[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[4]_i_2__0_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[4]_i_3__2_n_0\,
      I4 => \pn_data_pn[12]_i_2__2_n_0\,
      O => D(4)
    );
\pn_data_pn[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(10),
      I1 => Q(2),
      I2 => \pn_data_pn_reg[8]\(8),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(0),
      O => \pn_data_pn[4]_i_2__0_n_0\
    );
\pn_data_pn[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[8]_i_2__2_n_0\,
      I1 => \pn_data_pn[14]_i_6__2_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(11),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(3),
      O => \pn_data_pn[4]_i_3__2_n_0\
    );
\pn_data_pn[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCEECCEE"
    )
        port map (
      I0 => \pn_data_pn[5]_i_2__2_n_0\,
      I1 => \pn_data_pn[5]_i_3__2_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => \pn_data_pn[1]_i_2__2_n_0\,
      O => D(5)
    );
\pn_data_pn[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[8]_i_3__2_n_0\,
      I1 => \pn_data_pn[15]_i_6__2_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(12),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[5]_i_2__2_n_0\
    );
\pn_data_pn[5]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000056A600000000"
    )
        port map (
      I0 => \pn_data_pn[10]_i_6__2_n_0\,
      I1 => Q(1),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \pn_data_pn_reg[8]\(9),
      I4 => pn_seq_sel_s(0),
      I5 => pn_seq_sel_s(1),
      O => \pn_data_pn[5]_i_3__2_n_0\
    );
\pn_data_pn[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[6]_i_2__0_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[6]_i_3__3_n_0\,
      I4 => \pn_data_pn[14]_i_2__2_n_0\,
      O => D(6)
    );
\pn_data_pn[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(12),
      I1 => Q(4),
      I2 => \pn_data_pn_reg[8]\(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(2),
      O => \pn_data_pn[6]_i_2__0_n_0\
    );
\pn_data_pn[6]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \pn_data_pn[11]_i_5__2_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[10]_i_4__2_n_0\,
      I3 => \pn_data_pn[7]_i_4__1_n_0\,
      O => \pn_data_pn[6]_i_3__3_n_0\
    );
\pn_data_pn[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF33B333"
    )
        port map (
      I0 => \pn_data_pn[3]_i_2__2_n_0\,
      I1 => \pn_data_pn[7]_i_2__3_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => \pn_data_pn[7]_i_3__2_n_0\,
      O => D(7)
    );
\pn_data_pn[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAAEBAAEBFFEB"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => \pn_data_pn[7]_i_4__1_n_0\,
      I2 => \pn_data_pn[12]_i_6__0_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[10]_i_3__2_n_0\,
      I5 => \pn_data_pn[12]_i_5__2_n_0\,
      O => \pn_data_pn[7]_i_2__3_n_0\
    );
\pn_data_pn[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[8]\(13),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      O => \pn_data_pn[7]_i_3__2_n_0\
    );
\pn_data_pn[7]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      O => \pn_data_pn[7]_i_4__1_n_0\
    );
\pn_data_pn[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0880FFFF"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[8]_i_2__2_n_0\,
      I3 => \pn_data_pn[8]_i_3__2_n_0\,
      I4 => \pn_data_pn[8]_i_4__2_n_0\,
      O => D(8)
    );
\pn_data_pn[8]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(14),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      O => \pn_data_pn[8]_i_2__2_n_0\
    );
\pn_data_pn[8]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(15),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(7),
      O => \pn_data_pn[8]_i_3__2_n_0\
    );
\pn_data_pn[8]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0055C3FFFF55C3"
    )
        port map (
      I0 => \pn_data_pn[8]_i_5__2_n_0\,
      I1 => \pn_data_pn[13]_i_6__2_n_0\,
      I2 => \pn_data_pn[8]_i_6__2_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[8]_i_7__2_n_0\,
      O => \pn_data_pn[8]_i_4__2_n_0\
    );
\pn_data_pn[8]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(15),
      I1 => \pn_data_pn_reg[8]\(7),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(2),
      O => \pn_data_pn[8]_i_5__2_n_0\
    );
\pn_data_pn[8]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(1),
      O => \pn_data_pn[8]_i_6__2_n_0\
    );
\pn_data_pn[8]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[8]_i_7__2_n_0\
    );
\pn_data_pn[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn[9]_i_2__2_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[9]_i_3__1_n_0\,
      O => D(9)
    );
\pn_data_pn[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => \pn_data_pn[9]_i_4__2_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[3]_i_2__2_n_0\,
      I3 => Q(0),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[9]_i_2__2_n_0\
    );
\pn_data_pn[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \pn_data_pn[14]_i_5__2_n_0\,
      I1 => \pn_data_pn[9]_i_5__2_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[10]_i_6__2_n_0\,
      I4 => \pn_data_pn[8]_i_3__2_n_0\,
      I5 => \pn_data_pn[9]_i_6__2_n_0\,
      O => \pn_data_pn[9]_i_3__1_n_0\
    );
\pn_data_pn[9]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[8]\(0),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(15),
      O => \pn_data_pn[9]_i_4__2_n_0\
    );
\pn_data_pn[9]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(11),
      O => \pn_data_pn[9]_i_5__2_n_0\
    );
\pn_data_pn[9]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(10),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(2),
      O => \pn_data_pn[9]_i_6__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_21 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    adc_pn_match_z_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \pn_data_pn_reg[8]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    adc_pn_match_d_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_21 : entity is "ad_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_21 is
  signal \adc_pn_err_int_i_1__1_n_0\ : STD_LOGIC;
  signal adc_pn_match_d : STD_LOGIC;
  signal \adc_pn_match_d_i_3__1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_4__1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_5__1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_6__1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_7__1_n_0\ : STD_LOGIC;
  signal adc_pn_match_d_s : STD_LOGIC;
  signal adc_pn_match_z : STD_LOGIC;
  signal \adc_pn_oos_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_2__1_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \adc_pn_oos_int_i_1__1_n_0\ : STD_LOGIC;
  signal \^adc_pn_oos_int_reg_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_6__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_6__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_4__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_5__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_6__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_6__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__1_n_1\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__1_n_1\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_2__1_n_1\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_2__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_5__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_6__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_pn_oos_count[0]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[1]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_2__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pn_data_pn[0]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_3__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_4__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_5__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_6__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_2__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_4__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_5__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_6__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_2__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_3__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_4__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_5__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_4__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_5__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_6__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_2__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_4__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_5__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_5__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_6__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_2__5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_4__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_4__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \pn_data_pn[4]_i_2__5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_4__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_5__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_2__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_3__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_4__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_6__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_7__1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_4__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_5__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_6__1\ : label is "soft_lutpair52";
begin
  adc_pn_oos_int_reg_0 <= \^adc_pn_oos_int_reg_0\;
\adc_pn_err_int_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      O => \adc_pn_err_int_i_1__1_n_0\
    );
adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_err_int_i_1__1_n_0\,
      Q => pn_err_s(0),
      R => '0'
    );
\adc_pn_match_d_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => adc_pn_match_d_reg_0,
      I1 => \adc_pn_match_d_i_3__1_n_0\,
      I2 => \adc_pn_match_d_i_4__1_n_0\,
      I3 => \adc_pn_match_d_i_5__1_n_0\,
      I4 => \adc_pn_match_d_i_6__1_n_0\,
      I5 => \adc_pn_match_d_i_7__1_n_0\,
      O => adc_pn_match_d_s
    );
\adc_pn_match_d_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => \pn_data_pn_reg[8]\(15),
      I3 => Q(7),
      I4 => \pn_data_pn_reg[8]\(0),
      I5 => Q(8),
      O => \adc_pn_match_d_i_3__1_n_0\
    );
\adc_pn_match_d_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(9),
      I1 => \pn_data_pn_reg[8]\(1),
      I2 => \pn_data_pn_reg[8]\(3),
      I3 => Q(11),
      I4 => \pn_data_pn_reg[8]\(2),
      I5 => Q(10),
      O => \adc_pn_match_d_i_4__1_n_0\
    );
\adc_pn_match_d_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => \pn_data_pn_reg[8]\(8),
      I2 => \pn_data_pn_reg[8]\(10),
      I3 => Q(2),
      I4 => \pn_data_pn_reg[8]\(9),
      I5 => Q(1),
      O => \adc_pn_match_d_i_5__1_n_0\
    );
\adc_pn_match_d_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(3),
      I1 => \pn_data_pn_reg[8]\(11),
      I2 => \pn_data_pn_reg[8]\(13),
      I3 => Q(5),
      I4 => \pn_data_pn_reg[8]\(12),
      I5 => Q(4),
      O => \adc_pn_match_d_i_6__1_n_0\
    );
\adc_pn_match_d_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[8]\(4),
      I2 => \pn_data_pn_reg[8]\(5),
      I3 => Q(13),
      I4 => \pn_data_pn_reg[8]\(6),
      I5 => Q(14),
      O => \adc_pn_match_d_i_7__1_n_0\
    );
adc_pn_match_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_d_s,
      Q => adc_pn_match_d,
      R => '0'
    );
adc_pn_match_z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_z_reg_0,
      Q => adc_pn_match_z,
      R => '0'
    );
\adc_pn_oos_count[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[0]_i_1__1_n_0\
    );
\adc_pn_oos_count[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      I4 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_count[1]_i_1__1_n_0\
    );
\adc_pn_oos_count[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002D2D002D002D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(2),
      I4 => adc_pn_oos_count_reg(1),
      I5 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[2]_i_1__1_n_0\
    );
\adc_pn_oos_count[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(3),
      I4 => \adc_pn_oos_count[3]_i_2__1_n_0\,
      O => \adc_pn_oos_count[3]_i_1__1_n_0\
    );
\adc_pn_oos_count[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc_pn_oos_count_reg(2),
      I1 => adc_pn_oos_count_reg(1),
      I2 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[3]_i_2__1_n_0\
    );
\adc_pn_oos_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[0]_i_1__1_n_0\,
      Q => adc_pn_oos_count_reg(0),
      R => '0'
    );
\adc_pn_oos_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[1]_i_1__1_n_0\,
      Q => adc_pn_oos_count_reg(1),
      R => '0'
    );
\adc_pn_oos_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[2]_i_1__1_n_0\,
      Q => adc_pn_oos_count_reg(2),
      R => '0'
    );
\adc_pn_oos_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[3]_i_1__1_n_0\,
      Q => adc_pn_oos_count_reg(3),
      R => '0'
    );
\adc_pn_oos_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80008080"
    )
        port map (
      I0 => \adc_pn_oos_count[3]_i_2__1_n_0\,
      I1 => adc_pn_oos_count_reg(3),
      I2 => adc_valid_d,
      I3 => adc_pn_match_z,
      I4 => adc_pn_match_d,
      I5 => \^adc_pn_oos_int_reg_0\,
      O => \adc_pn_oos_int_i_1__1_n_0\
    );
adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \adc_pn_oos_int_i_1__1_n_0\,
      Q => \^adc_pn_oos_int_reg_0\,
      R => '0'
    );
\pn_data_pn[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn[0]_i_2__1_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[0]_i_3__1_n_0\,
      O => D(0)
    );
\pn_data_pn[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \pn_data_pn[1]_i_4__1_n_0\,
      I1 => \pn_data_pn[14]_i_4__1_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[14]_i_2__1_n_0\,
      I4 => \pn_data_pn[12]_i_3__1_n_0\,
      O => \pn_data_pn[0]_i_2__1_n_0\
    );
\pn_data_pn[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"63C9369C"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[9]_i_6__1_n_0\,
      I2 => \pn_data_pn[10]_i_6__1_n_0\,
      I3 => \pn_data_pn[8]_i_2__1_n_0\,
      I4 => \pn_data_pn[15]_i_6__1_n_0\,
      O => \pn_data_pn[0]_i_3__1_n_0\
    );
\pn_data_pn[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5D555"
    )
        port map (
      I0 => \pn_data_pn[10]_i_2__1_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[10]_i_3__1_n_0\,
      I4 => \pn_data_pn[10]_i_4__1_n_0\,
      O => D(10)
    );
\pn_data_pn[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0055C3FFFF55C3"
    )
        port map (
      I0 => \pn_data_pn[10]_i_5__1_n_0\,
      I1 => \pn_data_pn[15]_i_6__1_n_0\,
      I2 => \pn_data_pn[10]_i_6__1_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[2]_i_4__1_n_0\,
      O => \pn_data_pn[10]_i_2__1_n_0\
    );
\pn_data_pn[10]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(9),
      O => \pn_data_pn[10]_i_3__1_n_0\
    );
\pn_data_pn[10]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      O => \pn_data_pn[10]_i_4__1_n_0\
    );
\pn_data_pn[10]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(17),
      I1 => adc_data(1),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[10]_i_5__1_n_0\
    );
\pn_data_pn[10]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(11),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(3),
      O => \pn_data_pn[10]_i_6__1_n_0\
    );
\pn_data_pn[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[11]_i_2__1_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[11]_i_3__1_n_0\,
      I4 => \pn_data_pn[11]_i_4__1_n_0\,
      O => D(11)
    );
\pn_data_pn[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => \pn_data_pn_reg[8]\(10),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[11]_i_2__1_n_0\
    );
\pn_data_pn[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \pn_data_pn[11]_i_5__1_n_0\,
      I1 => Q(18),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_data(2),
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[11]_i_6__1_n_0\,
      O => \pn_data_pn[11]_i_3__1_n_0\
    );
\pn_data_pn[11]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(10),
      I1 => \pn_data_pn_reg[8]\(2),
      I2 => Q(9),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(1),
      O => \pn_data_pn[11]_i_4__1_n_0\
    );
\pn_data_pn[11]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(13),
      O => \pn_data_pn[11]_i_5__1_n_0\
    );
\pn_data_pn[11]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[11]_i_6__1_n_0\
    );
\pn_data_pn[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pn_data_pn[12]_i_2__1_n_0\,
      I1 => \pn_data_pn[12]_i_3__1_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[12]_i_4__1_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[12]_i_5__1_n_0\,
      O => D(12)
    );
\pn_data_pn[12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(11),
      I1 => \pn_data_pn_reg[8]\(3),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(2),
      O => \pn_data_pn[12]_i_2__1_n_0\
    );
\pn_data_pn[12]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(3),
      I1 => \pn_data_pn_reg[8]\(11),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[12]_i_3__1_n_0\
    );
\pn_data_pn[12]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(14),
      I1 => \pn_data_pn_reg[8]\(6),
      I2 => Q(19),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => adc_data(3),
      O => \pn_data_pn[12]_i_4__1_n_0\
    );
\pn_data_pn[12]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[8]\(13),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[12]_i_5__1_n_0\
    );
\pn_data_pn[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__1_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[13]_i_3__1_n_0\,
      I4 => \pn_data_pn[13]_i_4__1_n_0\,
      O => D(13)
    );
\pn_data_pn[13]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(20),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(4),
      I3 => \pn_data_pn[13]_i_5__1_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[13]_i_6__1_n_0\,
      O => \pn_data_pn[13]_i_3__1_n_0\
    );
\pn_data_pn[13]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[8]\(4),
      I2 => Q(11),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(3),
      O => \pn_data_pn[13]_i_4__1_n_0\
    );
\pn_data_pn[13]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(15),
      O => \pn_data_pn[13]_i_5__1_n_0\
    );
\pn_data_pn[13]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[13]_i_6__1_n_0\
    );
\pn_data_pn[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[14]_i_2__1_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[14]_i_3__1_n_0\,
      I4 => \pn_data_pn[14]_i_4__1_n_0\,
      O => D(14)
    );
\pn_data_pn[14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(13),
      O => \pn_data_pn[14]_i_2__1_n_0\
    );
\pn_data_pn[14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(21),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(5),
      I3 => \pn_data_pn[14]_i_5__1_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[14]_i_6__1_n_0\,
      O => \pn_data_pn[14]_i_3__1_n_0\
    );
\pn_data_pn[14]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(13),
      I1 => \pn_data_pn_reg[8]\(5),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[14]_i_4__1_n_0\
    );
\pn_data_pn[14]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(16),
      O => \pn_data_pn[14]_i_5__1_n_0\
    );
\pn_data_pn[14]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(7),
      I1 => \pn_data_pn_reg[8]\(15),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      O => \pn_data_pn[14]_i_6__1_n_0\
    );
\pn_data_pn[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[3]_i_2__1_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[15]_i_3__1_n_0\,
      I4 => \pn_data_pn[1]_i_4__1_n_0\,
      O => D(15)
    );
\pn_data_pn[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(22),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(6),
      I3 => \pn_data_pn[15]_i_5__1_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[15]_i_6__1_n_0\,
      O => \pn_data_pn[15]_i_3__1_n_0\
    );
\pn_data_pn[15]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(17),
      O => \pn_data_pn[15]_i_5__1_n_0\
    );
\pn_data_pn[15]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[8]\(0),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[15]_i_6__1_n_0\
    );
\pn_data_pn[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__1_n_1\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[1]_i_3__1_n_0\,
      I4 => \pn_data_pn[1]_i_4__1_n_1\,
      O => D(1)
    );
\pn_data_pn[1]_i_2__1\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      I5 => \pn_data_pn[3]_i_2__1_n_0\,
      O5 => \pn_data_pn[1]_i_2__1_n_0\,
      O6 => \pn_data_pn[1]_i_2__1_n_1\
    );
\pn_data_pn[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[10]_i_6__1_n_0\,
      I1 => \pn_data_pn[11]_i_6__1_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(8),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(0),
      O => \pn_data_pn[1]_i_3__1_n_0\
    );
\pn_data_pn[1]_i_4__1\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(14),
      I1 => \pn_data_pn_reg[8]\(6),
      I2 => Q(13),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(5),
      I5 => \pn_data_pn[7]_i_4__0_n_0\,
      O5 => \pn_data_pn[1]_i_4__1_n_0\,
      O6 => \pn_data_pn[1]_i_4__1_n_1\
    );
\pn_data_pn[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[2]_i_2__5_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[2]_i_3__1_n_0\,
      I4 => \pn_data_pn[2]_i_4__1_n_0\,
      O => D(2)
    );
\pn_data_pn[2]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      I3 => \pn_data_pn[14]_i_2__1_n_0\,
      O => \pn_data_pn[2]_i_2__5_n_0\
    );
\pn_data_pn[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D00E2FF1DFFE200"
    )
        port map (
      I0 => Q(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[8]\(1),
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[8]_i_4__1_n_0\,
      I5 => \pn_data_pn[12]_i_5__1_n_0\,
      O => \pn_data_pn[2]_i_3__1_n_0\
    );
\pn_data_pn[2]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(1),
      I1 => \pn_data_pn_reg[8]\(9),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[2]_i_4__1_n_0\
    );
\pn_data_pn[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[3]_i_2__1_n_1\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[3]_i_3__5_n_0\,
      I4 => \pn_data_pn[11]_i_2__1_n_0\,
      O => D(3)
    );
\pn_data_pn[3]_i_2__1\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(13),
      I5 => \pn_data_pn[8]_i_7__1_n_0\,
      O5 => \pn_data_pn[3]_i_2__1_n_0\,
      O6 => \pn_data_pn[3]_i_2__1_n_1\
    );
\pn_data_pn[3]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"784B4B78"
    )
        port map (
      I0 => \pn_data_pn[8]_i_6__1_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[3]_i_4__1_n_0\,
      I3 => \pn_data_pn[8]_i_3__1_n_0\,
      I4 => \pn_data_pn[9]_i_6__1_n_0\,
      O => \pn_data_pn[3]_i_3__5_n_0\
    );
\pn_data_pn[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(13),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(5),
      O => \pn_data_pn[3]_i_4__1_n_0\
    );
\pn_data_pn[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[4]_i_2__5_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[4]_i_3__1_n_0\,
      I4 => \pn_data_pn[12]_i_3__1_n_0\,
      O => D(4)
    );
\pn_data_pn[4]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(10),
      I1 => Q(2),
      I2 => \pn_data_pn_reg[8]\(8),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(0),
      O => \pn_data_pn[4]_i_2__5_n_0\
    );
\pn_data_pn[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => Q(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[8]\(14),
      I3 => \pn_data_pn[14]_i_6__1_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[9]_i_5__1_n_0\,
      O => \pn_data_pn[4]_i_3__1_n_0\
    );
\pn_data_pn[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F0"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__1_n_0\,
      I2 => \pn_data_pn[5]_i_2__1_n_0\,
      I3 => pn_seq_sel_s(1),
      I4 => \pn_data_pn[5]_i_3__1_n_0\,
      O => D(5)
    );
\pn_data_pn[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[8]_i_2__1_n_0\,
      I1 => \pn_data_pn[15]_i_6__1_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(12),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[5]_i_2__1_n_0\
    );
\pn_data_pn[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000056A600000000"
    )
        port map (
      I0 => \pn_data_pn[10]_i_6__1_n_0\,
      I1 => Q(1),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \pn_data_pn_reg[8]\(9),
      I4 => pn_seq_sel_s(0),
      I5 => pn_seq_sel_s(1),
      O => \pn_data_pn[5]_i_3__1_n_0\
    );
\pn_data_pn[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[14]_i_2__1_n_0\,
      I3 => \pn_data_pn[6]_i_2__5_n_0\,
      I4 => \pn_data_pn[6]_i_3__0_n_0\,
      O => D(6)
    );
\pn_data_pn[6]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEBAFEB"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => \pn_data_pn[7]_i_4__0_n_0\,
      I2 => \pn_data_pn[10]_i_4__1_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[11]_i_5__1_n_0\,
      O => \pn_data_pn[6]_i_2__5_n_0\
    );
\pn_data_pn[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000056A600000000"
    )
        port map (
      I0 => \pn_data_pn[8]_i_4__1_n_0\,
      I1 => Q(2),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \pn_data_pn_reg[8]\(10),
      I4 => pn_seq_sel_s(0),
      I5 => pn_seq_sel_s(1),
      O => \pn_data_pn[6]_i_3__0_n_0\
    );
\pn_data_pn[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[3]_i_2__1_n_0\,
      I3 => \pn_data_pn[7]_i_2__2_n_0\,
      I4 => \pn_data_pn[7]_i_3__1_n_0\,
      O => D(7)
    );
\pn_data_pn[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAAEBAAEBFFEB"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => \pn_data_pn[7]_i_4__0_n_0\,
      I2 => \pn_data_pn[12]_i_5__1_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[10]_i_3__1_n_0\,
      I5 => \pn_data_pn[7]_i_5__0_n_0\,
      O => \pn_data_pn[7]_i_2__2_n_0\
    );
\pn_data_pn[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001DE200000000"
    )
        port map (
      I0 => Q(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[8]\(13),
      I3 => \pn_data_pn[10]_i_6__1_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => pn_seq_sel_s(1),
      O => \pn_data_pn[7]_i_3__1_n_0\
    );
\pn_data_pn[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      O => \pn_data_pn[7]_i_4__0_n_0\
    );
\pn_data_pn[7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(14),
      O => \pn_data_pn[7]_i_5__0_n_0\
    );
\pn_data_pn[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B78FFFF4B780000"
    )
        port map (
      I0 => \pn_data_pn[8]_i_2__1_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[8]_i_3__1_n_0\,
      I3 => \pn_data_pn[8]_i_4__1_n_0\,
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[8]_i_5__1_n_0\,
      O => D(8)
    );
\pn_data_pn[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(15),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(7),
      O => \pn_data_pn[8]_i_2__1_n_0\
    );
\pn_data_pn[8]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(14),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      O => \pn_data_pn[8]_i_3__1_n_0\
    );
\pn_data_pn[8]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(12),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(4),
      O => \pn_data_pn[8]_i_4__1_n_0\
    );
\pn_data_pn[8]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \pn_data_pn[13]_i_5__1_n_0\,
      I1 => \pn_data_pn[8]_i_6__1_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[9]_i_6__1_n_0\,
      I4 => \pn_data_pn[8]_i_3__1_n_0\,
      I5 => \pn_data_pn[8]_i_7__1_n_0\,
      O => \pn_data_pn[8]_i_5__1_n_0\
    );
\pn_data_pn[8]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(10),
      O => \pn_data_pn[8]_i_6__1_n_0\
    );
\pn_data_pn[8]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(1),
      O => \pn_data_pn[8]_i_7__1_n_0\
    );
\pn_data_pn[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn[9]_i_2__1_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[9]_i_3__0_n_0\,
      O => D(9)
    );
\pn_data_pn[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => \pn_data_pn[9]_i_4__1_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[3]_i_2__1_n_0\,
      I3 => Q(0),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[9]_i_2__1_n_0\
    );
\pn_data_pn[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \pn_data_pn[14]_i_5__1_n_0\,
      I1 => \pn_data_pn[9]_i_5__1_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[10]_i_6__1_n_0\,
      I4 => \pn_data_pn[8]_i_2__1_n_0\,
      I5 => \pn_data_pn[9]_i_6__1_n_0\,
      O => \pn_data_pn[9]_i_3__0_n_0\
    );
\pn_data_pn[9]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[8]\(0),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(15),
      O => \pn_data_pn[9]_i_4__1_n_0\
    );
\pn_data_pn[9]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(11),
      O => \pn_data_pn[9]_i_5__1_n_0\
    );
\pn_data_pn[9]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(10),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(2),
      O => \pn_data_pn[9]_i_6__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_24 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    adc_pn_match_z_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \pn_data_pn_reg[8]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    adc_pn_match_d_reg_0 : in STD_LOGIC;
    adc_pn_match_d_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_24 : entity is "ad_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_24 is
  signal \adc_pn_err_int_i_1__0_n_0\ : STD_LOGIC;
  signal adc_pn_match_d : STD_LOGIC;
  signal \adc_pn_match_d_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_5__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_7__0_n_0\ : STD_LOGIC;
  signal adc_pn_match_d_s : STD_LOGIC;
  signal adc_pn_match_z : STD_LOGIC;
  signal \adc_pn_oos_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_2__0_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \adc_pn_oos_int_i_1__0_n_0\ : STD_LOGIC;
  signal \^adc_pn_oos_int_reg_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_6__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_6__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__0_n_1\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__0_n_1\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_5__0_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_6__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_pn_oos_count[0]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[1]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_2__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \pn_data_pn[0]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_3__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_4__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_5__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_6__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_2__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_4__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_5__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_6__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_2__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_3__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_4__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_5__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_4__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_5__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_6__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_2__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_4__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_5__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_5__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_6__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_2__6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_4__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_4__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pn_data_pn[4]_i_2__6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_2__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_3__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_4__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_6__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_7__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_4__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_5__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_6__0\ : label is "soft_lutpair32";
begin
  adc_pn_oos_int_reg_0 <= \^adc_pn_oos_int_reg_0\;
\adc_pn_err_int_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      O => \adc_pn_err_int_i_1__0_n_0\
    );
adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_err_int_i_1__0_n_0\,
      Q => pn_err_s(0),
      R => '0'
    );
\adc_pn_match_d_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => adc_pn_match_d_reg_0,
      I1 => \adc_pn_match_d_i_3__0_n_0\,
      I2 => \adc_pn_match_d_i_4__0_n_0\,
      I3 => \adc_pn_match_d_i_5__0_n_0\,
      I4 => adc_pn_match_d_reg_1,
      I5 => \adc_pn_match_d_i_7__0_n_0\,
      O => adc_pn_match_d_s
    );
\adc_pn_match_d_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => \pn_data_pn_reg[8]\(15),
      I3 => Q(7),
      I4 => \pn_data_pn_reg[8]\(0),
      I5 => Q(8),
      O => \adc_pn_match_d_i_3__0_n_0\
    );
\adc_pn_match_d_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(9),
      I1 => \pn_data_pn_reg[8]\(1),
      I2 => \pn_data_pn_reg[8]\(2),
      I3 => Q(10),
      I4 => \pn_data_pn_reg[8]\(3),
      I5 => Q(11),
      O => \adc_pn_match_d_i_4__0_n_0\
    );
\adc_pn_match_d_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => \pn_data_pn_reg[8]\(8),
      I2 => \pn_data_pn_reg[8]\(9),
      I3 => Q(1),
      I4 => \pn_data_pn_reg[8]\(10),
      I5 => Q(2),
      O => \adc_pn_match_d_i_5__0_n_0\
    );
\adc_pn_match_d_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[8]\(4),
      I2 => \pn_data_pn_reg[8]\(5),
      I3 => Q(13),
      I4 => \pn_data_pn_reg[8]\(6),
      I5 => Q(14),
      O => \adc_pn_match_d_i_7__0_n_0\
    );
adc_pn_match_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_d_s,
      Q => adc_pn_match_d,
      R => '0'
    );
adc_pn_match_z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_z_reg_0,
      Q => adc_pn_match_z,
      R => '0'
    );
\adc_pn_oos_count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[0]_i_1__0_n_0\
    );
\adc_pn_oos_count[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      I4 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_count[1]_i_1__0_n_0\
    );
\adc_pn_oos_count[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002D2D002D002D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(2),
      I4 => adc_pn_oos_count_reg(1),
      I5 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[2]_i_1__0_n_0\
    );
\adc_pn_oos_count[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(3),
      I4 => \adc_pn_oos_count[3]_i_2__0_n_0\,
      O => \adc_pn_oos_count[3]_i_1__0_n_0\
    );
\adc_pn_oos_count[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc_pn_oos_count_reg(2),
      I1 => adc_pn_oos_count_reg(1),
      I2 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[3]_i_2__0_n_0\
    );
\adc_pn_oos_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[0]_i_1__0_n_0\,
      Q => adc_pn_oos_count_reg(0),
      R => '0'
    );
\adc_pn_oos_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[1]_i_1__0_n_0\,
      Q => adc_pn_oos_count_reg(1),
      R => '0'
    );
\adc_pn_oos_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[2]_i_1__0_n_0\,
      Q => adc_pn_oos_count_reg(2),
      R => '0'
    );
\adc_pn_oos_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[3]_i_1__0_n_0\,
      Q => adc_pn_oos_count_reg(3),
      R => '0'
    );
\adc_pn_oos_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80008080"
    )
        port map (
      I0 => \adc_pn_oos_count[3]_i_2__0_n_0\,
      I1 => adc_pn_oos_count_reg(3),
      I2 => adc_valid_d,
      I3 => adc_pn_match_z,
      I4 => adc_pn_match_d,
      I5 => \^adc_pn_oos_int_reg_0\,
      O => \adc_pn_oos_int_i_1__0_n_0\
    );
adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \adc_pn_oos_int_i_1__0_n_0\,
      Q => \^adc_pn_oos_int_reg_0\,
      R => '0'
    );
\pn_data_pn[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn[0]_i_2__0_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[0]_i_3__0_n_0\,
      O => D(0)
    );
\pn_data_pn[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \pn_data_pn[1]_i_4__0_n_0\,
      I1 => \pn_data_pn[14]_i_4__0_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[14]_i_2__0_n_0\,
      I4 => \pn_data_pn[12]_i_3__0_n_0\,
      O => \pn_data_pn[0]_i_2__0_n_0\
    );
\pn_data_pn[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"63C9369C"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[9]_i_6__0_n_0\,
      I2 => \pn_data_pn[10]_i_6__0_n_0\,
      I3 => \pn_data_pn[8]_i_2__0_n_0\,
      I4 => \pn_data_pn[15]_i_6__0_n_0\,
      O => \pn_data_pn[0]_i_3__0_n_0\
    );
\pn_data_pn[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5D555"
    )
        port map (
      I0 => \pn_data_pn[10]_i_2__0_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[10]_i_3__0_n_0\,
      I4 => \pn_data_pn[10]_i_4__0_n_0\,
      O => D(10)
    );
\pn_data_pn[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0055C3FFFF55C3"
    )
        port map (
      I0 => \pn_data_pn[10]_i_5__0_n_0\,
      I1 => \pn_data_pn[15]_i_6__0_n_0\,
      I2 => \pn_data_pn[10]_i_6__0_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[2]_i_4__0_n_0\,
      O => \pn_data_pn[10]_i_2__0_n_0\
    );
\pn_data_pn[10]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(9),
      O => \pn_data_pn[10]_i_3__0_n_0\
    );
\pn_data_pn[10]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      O => \pn_data_pn[10]_i_4__0_n_0\
    );
\pn_data_pn[10]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(17),
      I1 => adc_data(1),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[10]_i_5__0_n_0\
    );
\pn_data_pn[10]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(11),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(3),
      O => \pn_data_pn[10]_i_6__0_n_0\
    );
\pn_data_pn[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[11]_i_2__0_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[11]_i_3__0_n_0\,
      I4 => \pn_data_pn[11]_i_4__0_n_0\,
      O => D(11)
    );
\pn_data_pn[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => \pn_data_pn_reg[8]\(10),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[11]_i_2__0_n_0\
    );
\pn_data_pn[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \pn_data_pn[11]_i_5__0_n_0\,
      I1 => Q(18),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_data(2),
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[11]_i_6__0_n_0\,
      O => \pn_data_pn[11]_i_3__0_n_0\
    );
\pn_data_pn[11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(10),
      I1 => \pn_data_pn_reg[8]\(2),
      I2 => Q(9),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(1),
      O => \pn_data_pn[11]_i_4__0_n_0\
    );
\pn_data_pn[11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(13),
      O => \pn_data_pn[11]_i_5__0_n_0\
    );
\pn_data_pn[11]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[11]_i_6__0_n_0\
    );
\pn_data_pn[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pn_data_pn[12]_i_2__0_n_0\,
      I1 => \pn_data_pn[12]_i_3__0_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[12]_i_4__0_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[12]_i_5__0_n_0\,
      O => D(12)
    );
\pn_data_pn[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(11),
      I1 => \pn_data_pn_reg[8]\(3),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(2),
      O => \pn_data_pn[12]_i_2__0_n_0\
    );
\pn_data_pn[12]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(3),
      I1 => \pn_data_pn_reg[8]\(11),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[12]_i_3__0_n_0\
    );
\pn_data_pn[12]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(14),
      I1 => \pn_data_pn_reg[8]\(6),
      I2 => Q(19),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => adc_data(3),
      O => \pn_data_pn[12]_i_4__0_n_0\
    );
\pn_data_pn[12]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[8]\(13),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[12]_i_5__0_n_0\
    );
\pn_data_pn[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__0_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[13]_i_3__0_n_0\,
      I4 => \pn_data_pn[13]_i_4__0_n_0\,
      O => D(13)
    );
\pn_data_pn[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(20),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(4),
      I3 => \pn_data_pn[13]_i_5__0_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[13]_i_6__0_n_0\,
      O => \pn_data_pn[13]_i_3__0_n_0\
    );
\pn_data_pn[13]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[8]\(4),
      I2 => Q(11),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(3),
      O => \pn_data_pn[13]_i_4__0_n_0\
    );
\pn_data_pn[13]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(15),
      O => \pn_data_pn[13]_i_5__0_n_0\
    );
\pn_data_pn[13]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[13]_i_6__0_n_0\
    );
\pn_data_pn[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[14]_i_2__0_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[14]_i_3__0_n_0\,
      I4 => \pn_data_pn[14]_i_4__0_n_0\,
      O => D(14)
    );
\pn_data_pn[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(13),
      O => \pn_data_pn[14]_i_2__0_n_0\
    );
\pn_data_pn[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(21),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(5),
      I3 => \pn_data_pn[14]_i_5__0_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[14]_i_6__0_n_0\,
      O => \pn_data_pn[14]_i_3__0_n_0\
    );
\pn_data_pn[14]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(13),
      I1 => \pn_data_pn_reg[8]\(5),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[14]_i_4__0_n_0\
    );
\pn_data_pn[14]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(16),
      O => \pn_data_pn[14]_i_5__0_n_0\
    );
\pn_data_pn[14]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(7),
      I1 => \pn_data_pn_reg[8]\(15),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      O => \pn_data_pn[14]_i_6__0_n_0\
    );
\pn_data_pn[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[3]_i_2__0_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[15]_i_3__0_n_0\,
      I4 => \pn_data_pn[1]_i_4__0_n_0\,
      O => D(15)
    );
\pn_data_pn[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(22),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(6),
      I3 => \pn_data_pn[15]_i_5__0_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[15]_i_6__0_n_0\,
      O => \pn_data_pn[15]_i_3__0_n_0\
    );
\pn_data_pn[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(17),
      O => \pn_data_pn[15]_i_5__0_n_0\
    );
\pn_data_pn[15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[8]\(0),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[15]_i_6__0_n_0\
    );
\pn_data_pn[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__0_n_1\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[1]_i_3__0_n_0\,
      I4 => \pn_data_pn[1]_i_4__0_n_1\,
      O => D(1)
    );
\pn_data_pn[1]_i_2__0\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      I5 => \pn_data_pn[3]_i_2__0_n_0\,
      O5 => \pn_data_pn[1]_i_2__0_n_0\,
      O6 => \pn_data_pn[1]_i_2__0_n_1\
    );
\pn_data_pn[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[10]_i_6__0_n_0\,
      I1 => \pn_data_pn[11]_i_6__0_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(8),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(0),
      O => \pn_data_pn[1]_i_3__0_n_0\
    );
\pn_data_pn[1]_i_4__0\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(14),
      I1 => \pn_data_pn_reg[8]\(6),
      I2 => Q(13),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(5),
      I5 => \pn_data_pn[7]_i_4_n_0\,
      O5 => \pn_data_pn[1]_i_4__0_n_0\,
      O6 => \pn_data_pn[1]_i_4__0_n_1\
    );
\pn_data_pn[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[2]_i_2__6_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[2]_i_3__0_n_0\,
      I4 => \pn_data_pn[2]_i_4__0_n_0\,
      O => D(2)
    );
\pn_data_pn[2]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      I3 => \pn_data_pn[14]_i_2__0_n_0\,
      O => \pn_data_pn[2]_i_2__6_n_0\
    );
\pn_data_pn[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D00E2FF1DFFE200"
    )
        port map (
      I0 => Q(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[8]\(1),
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[8]_i_4__0_n_0\,
      I5 => \pn_data_pn[12]_i_5__0_n_0\,
      O => \pn_data_pn[2]_i_3__0_n_0\
    );
\pn_data_pn[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(1),
      I1 => \pn_data_pn_reg[8]\(9),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[2]_i_4__0_n_0\
    );
\pn_data_pn[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[3]_i_2__0_n_1\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[3]_i_3__6_n_0\,
      I4 => \pn_data_pn[11]_i_2__0_n_0\,
      O => D(3)
    );
\pn_data_pn[3]_i_2__0\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(13),
      I5 => \pn_data_pn[8]_i_7__0_n_0\,
      O5 => \pn_data_pn[3]_i_2__0_n_0\,
      O6 => \pn_data_pn[3]_i_2__0_n_1\
    );
\pn_data_pn[3]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"784B4B78"
    )
        port map (
      I0 => \pn_data_pn[8]_i_6__0_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[3]_i_4__0_n_0\,
      I3 => \pn_data_pn[8]_i_3__0_n_0\,
      I4 => \pn_data_pn[9]_i_6__0_n_0\,
      O => \pn_data_pn[3]_i_3__6_n_0\
    );
\pn_data_pn[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(13),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(5),
      O => \pn_data_pn[3]_i_4__0_n_0\
    );
\pn_data_pn[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[4]_i_2__6_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[4]_i_3__0_n_0\,
      I4 => \pn_data_pn[12]_i_3__0_n_0\,
      O => D(4)
    );
\pn_data_pn[4]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(10),
      I1 => Q(2),
      I2 => \pn_data_pn_reg[8]\(8),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(0),
      O => \pn_data_pn[4]_i_2__6_n_0\
    );
\pn_data_pn[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => Q(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[8]\(14),
      I3 => \pn_data_pn[14]_i_6__0_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[9]_i_5__0_n_0\,
      O => \pn_data_pn[4]_i_3__0_n_0\
    );
\pn_data_pn[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F0"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__0_n_0\,
      I2 => \pn_data_pn[5]_i_2__0_n_0\,
      I3 => pn_seq_sel_s(1),
      I4 => \pn_data_pn[5]_i_3__0_n_0\,
      O => D(5)
    );
\pn_data_pn[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[8]_i_2__0_n_0\,
      I1 => \pn_data_pn[15]_i_6__0_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(12),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[5]_i_2__0_n_0\
    );
\pn_data_pn[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000056A600000000"
    )
        port map (
      I0 => \pn_data_pn[10]_i_6__0_n_0\,
      I1 => Q(1),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \pn_data_pn_reg[8]\(9),
      I4 => pn_seq_sel_s(0),
      I5 => pn_seq_sel_s(1),
      O => \pn_data_pn[5]_i_3__0_n_0\
    );
\pn_data_pn[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[14]_i_2__0_n_0\,
      I3 => \pn_data_pn[6]_i_2__6_n_0\,
      I4 => \pn_data_pn[6]_i_3_n_0\,
      O => D(6)
    );
\pn_data_pn[6]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEBAFEB"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => \pn_data_pn[7]_i_4_n_0\,
      I2 => \pn_data_pn[10]_i_4__0_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[11]_i_5__0_n_0\,
      O => \pn_data_pn[6]_i_2__6_n_0\
    );
\pn_data_pn[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000056A600000000"
    )
        port map (
      I0 => \pn_data_pn[8]_i_4__0_n_0\,
      I1 => Q(2),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \pn_data_pn_reg[8]\(10),
      I4 => pn_seq_sel_s(0),
      I5 => pn_seq_sel_s(1),
      O => \pn_data_pn[6]_i_3_n_0\
    );
\pn_data_pn[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[3]_i_2__0_n_0\,
      I3 => \pn_data_pn[7]_i_2__1_n_0\,
      I4 => \pn_data_pn[7]_i_3__0_n_0\,
      O => D(7)
    );
\pn_data_pn[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAAEBAAEBFFEB"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => \pn_data_pn[7]_i_4_n_0\,
      I2 => \pn_data_pn[12]_i_5__0_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[10]_i_3__0_n_0\,
      I5 => \pn_data_pn[7]_i_5_n_0\,
      O => \pn_data_pn[7]_i_2__1_n_0\
    );
\pn_data_pn[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001DE200000000"
    )
        port map (
      I0 => Q(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[8]\(13),
      I3 => \pn_data_pn[10]_i_6__0_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => pn_seq_sel_s(1),
      O => \pn_data_pn[7]_i_3__0_n_0\
    );
\pn_data_pn[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      O => \pn_data_pn[7]_i_4_n_0\
    );
\pn_data_pn[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(14),
      O => \pn_data_pn[7]_i_5_n_0\
    );
\pn_data_pn[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B78FFFF4B780000"
    )
        port map (
      I0 => \pn_data_pn[8]_i_2__0_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[8]_i_3__0_n_0\,
      I3 => \pn_data_pn[8]_i_4__0_n_0\,
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[8]_i_5__0_n_0\,
      O => D(8)
    );
\pn_data_pn[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(15),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(7),
      O => \pn_data_pn[8]_i_2__0_n_0\
    );
\pn_data_pn[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(14),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      O => \pn_data_pn[8]_i_3__0_n_0\
    );
\pn_data_pn[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(12),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(4),
      O => \pn_data_pn[8]_i_4__0_n_0\
    );
\pn_data_pn[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \pn_data_pn[13]_i_5__0_n_0\,
      I1 => \pn_data_pn[8]_i_6__0_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[9]_i_6__0_n_0\,
      I4 => \pn_data_pn[8]_i_3__0_n_0\,
      I5 => \pn_data_pn[8]_i_7__0_n_0\,
      O => \pn_data_pn[8]_i_5__0_n_0\
    );
\pn_data_pn[8]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(10),
      O => \pn_data_pn[8]_i_6__0_n_0\
    );
\pn_data_pn[8]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(1),
      O => \pn_data_pn[8]_i_7__0_n_0\
    );
\pn_data_pn[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn[9]_i_2__0_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[9]_i_3_n_0\,
      O => D(9)
    );
\pn_data_pn[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => \pn_data_pn[9]_i_4__0_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[3]_i_2__0_n_0\,
      I3 => Q(0),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[9]_i_2__0_n_0\
    );
\pn_data_pn[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \pn_data_pn[14]_i_5__0_n_0\,
      I1 => \pn_data_pn[9]_i_5__0_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[10]_i_6__0_n_0\,
      I4 => \pn_data_pn[8]_i_2__0_n_0\,
      I5 => \pn_data_pn[9]_i_6__0_n_0\,
      O => \pn_data_pn[9]_i_3_n_0\
    );
\pn_data_pn[9]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[8]\(0),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(15),
      O => \pn_data_pn[9]_i_4__0_n_0\
    );
\pn_data_pn[9]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(11),
      O => \pn_data_pn[9]_i_5__0_n_0\
    );
\pn_data_pn[9]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(10),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(2),
      O => \pn_data_pn[9]_i_6__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_27 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    link_clk : in STD_LOGIC;
    adc_pn_match_z_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \pn_data_pn_reg[9]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_d_reg_0 : in STD_LOGIC;
    adc_pn_match_d_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_27 : entity is "ad_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_27 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc_pn_err_int_i_1_n_0 : STD_LOGIC;
  signal adc_pn_match_d : STD_LOGIC;
  signal adc_pn_match_d_i_3_n_0 : STD_LOGIC;
  signal adc_pn_match_d_i_4_n_0 : STD_LOGIC;
  signal adc_pn_match_d_i_5_n_0 : STD_LOGIC;
  signal adc_pn_match_d_i_7_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s : STD_LOGIC;
  signal adc_pn_match_z : STD_LOGIC;
  signal \adc_pn_oos_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_2_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc_pn_oos_int_i_1_n_0 : STD_LOGIC;
  signal \^adc_pn_oos_int_reg_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2_n_1\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4_n_1\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_3_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_7_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_3__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_pn_oos_count[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_6\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_5\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pn_data_pn[4]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_6\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_6\ : label is "soft_lutpair9";
begin
  E(0) <= \^e\(0);
  adc_pn_oos_int_reg_0 <= \^adc_pn_oos_int_reg_0\;
adc_pn_err_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      O => adc_pn_err_int_i_1_n_0
    );
adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \^e\(0),
      D => adc_pn_err_int_i_1_n_0,
      Q => pn_err_s(0),
      R => '0'
    );
adc_pn_match_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => adc_pn_match_d_reg_0,
      I1 => adc_pn_match_d_i_3_n_0,
      I2 => adc_pn_match_d_i_4_n_0,
      I3 => adc_pn_match_d_i_5_n_0,
      I4 => adc_pn_match_d_reg_1,
      I5 => adc_pn_match_d_i_7_n_0,
      O => adc_pn_match_d_s
    );
adc_pn_match_d_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[9]\(14),
      I2 => \pn_data_pn_reg[9]\(0),
      I3 => Q(8),
      I4 => \pn_data_pn_reg[9]\(15),
      I5 => Q(7),
      O => adc_pn_match_d_i_3_n_0
    );
adc_pn_match_d_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(9),
      I1 => \pn_data_pn_reg[9]\(1),
      I2 => \pn_data_pn_reg[9]\(2),
      I3 => Q(10),
      I4 => \pn_data_pn_reg[9]\(3),
      I5 => Q(11),
      O => adc_pn_match_d_i_4_n_0
    );
adc_pn_match_d_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => \pn_data_pn_reg[9]\(8),
      I2 => \pn_data_pn_reg[9]\(10),
      I3 => Q(2),
      I4 => \pn_data_pn_reg[9]\(9),
      I5 => Q(1),
      O => adc_pn_match_d_i_5_n_0
    );
adc_pn_match_d_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[9]\(4),
      I2 => \pn_data_pn_reg[9]\(6),
      I3 => Q(14),
      I4 => \pn_data_pn_reg[9]\(5),
      I5 => Q(13),
      O => adc_pn_match_d_i_7_n_0
    );
adc_pn_match_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_d_s,
      Q => adc_pn_match_d,
      R => '0'
    );
adc_pn_match_z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_z_reg_0,
      Q => adc_pn_match_z,
      R => '0'
    );
\adc_pn_oos_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[0]_i_1_n_0\
    );
\adc_pn_oos_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      I4 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_count[1]_i_1_n_0\
    );
\adc_pn_oos_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002D2D002D002D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(2),
      I4 => adc_pn_oos_count_reg(1),
      I5 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[2]_i_1_n_0\
    );
\adc_pn_oos_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(3),
      I4 => \adc_pn_oos_count[3]_i_2_n_0\,
      O => \adc_pn_oos_count[3]_i_1_n_0\
    );
\adc_pn_oos_count[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc_pn_oos_count_reg(2),
      I1 => adc_pn_oos_count_reg(1),
      I2 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[3]_i_2_n_0\
    );
\adc_pn_oos_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \^e\(0),
      D => \adc_pn_oos_count[0]_i_1_n_0\,
      Q => adc_pn_oos_count_reg(0),
      R => '0'
    );
\adc_pn_oos_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \^e\(0),
      D => \adc_pn_oos_count[1]_i_1_n_0\,
      Q => adc_pn_oos_count_reg(1),
      R => '0'
    );
\adc_pn_oos_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \^e\(0),
      D => \adc_pn_oos_count[2]_i_1_n_0\,
      Q => adc_pn_oos_count_reg(2),
      R => '0'
    );
\adc_pn_oos_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \^e\(0),
      D => \adc_pn_oos_count[3]_i_1_n_0\,
      Q => adc_pn_oos_count_reg(3),
      R => '0'
    );
adc_pn_oos_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80008080"
    )
        port map (
      I0 => \adc_pn_oos_count[3]_i_2_n_0\,
      I1 => adc_pn_oos_count_reg(3),
      I2 => \^e\(0),
      I3 => adc_pn_match_z,
      I4 => adc_pn_match_d,
      I5 => \^adc_pn_oos_int_reg_0\,
      O => adc_pn_oos_int_i_1_n_0
    );
adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_oos_int_i_1_n_0,
      Q => \^adc_pn_oos_int_reg_0\,
      R => '0'
    );
adc_valid_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => '1',
      Q => \^e\(0),
      R => '0'
    );
\pn_data_pn[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn[0]_i_2_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[0]_i_3_n_0\,
      O => D(0)
    );
\pn_data_pn[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \pn_data_pn[1]_i_4_n_0\,
      I1 => \pn_data_pn[14]_i_4_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[14]_i_2_n_0\,
      I4 => \pn_data_pn[12]_i_2_n_0\,
      O => \pn_data_pn[0]_i_2_n_0\
    );
\pn_data_pn[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5596AA96"
    )
        port map (
      I0 => \pn_data_pn[9]_i_5_n_0\,
      I1 => \pn_data_pn[10]_i_6_n_0\,
      I2 => \pn_data_pn[15]_i_6_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[8]_i_3_n_0\,
      O => \pn_data_pn[0]_i_3_n_0\
    );
\pn_data_pn[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D555555"
    )
        port map (
      I0 => \pn_data_pn[10]_i_2_n_0\,
      I1 => \pn_data_pn[10]_i_3_n_0\,
      I2 => \pn_data_pn[10]_i_4_n_0\,
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(0),
      O => D(10)
    );
\pn_data_pn[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0055C3FFFF55C3"
    )
        port map (
      I0 => \pn_data_pn[10]_i_5_n_0\,
      I1 => \pn_data_pn[15]_i_6_n_0\,
      I2 => \pn_data_pn[10]_i_6_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[2]_i_4_n_0\,
      O => \pn_data_pn[10]_i_2_n_0\
    );
\pn_data_pn[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(9),
      O => \pn_data_pn[10]_i_3_n_0\
    );
\pn_data_pn[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      O => \pn_data_pn[10]_i_4_n_0\
    );
\pn_data_pn[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(17),
      I1 => adc_data(1),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(4),
      O => \pn_data_pn[10]_i_5_n_0\
    );
\pn_data_pn[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(11),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(3),
      O => \pn_data_pn[10]_i_6_n_0\
    );
\pn_data_pn[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[11]_i_2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[11]_i_3_n_0\,
      I4 => \pn_data_pn[11]_i_4_n_0\,
      O => D(11)
    );
\pn_data_pn[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => \pn_data_pn_reg[9]\(10),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(9),
      O => \pn_data_pn[11]_i_2_n_0\
    );
\pn_data_pn[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \pn_data_pn[11]_i_5_n_0\,
      I1 => Q(18),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_data(2),
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[11]_i_6_n_0\,
      O => \pn_data_pn[11]_i_3_n_0\
    );
\pn_data_pn[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(10),
      I1 => \pn_data_pn_reg[9]\(2),
      I2 => Q(9),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(1),
      O => \pn_data_pn[11]_i_4_n_0\
    );
\pn_data_pn[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(13),
      O => \pn_data_pn[11]_i_5_n_0\
    );
\pn_data_pn[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[9]\(12),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(8),
      O => \pn_data_pn[11]_i_6_n_0\
    );
\pn_data_pn[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[12]_i_2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[12]_i_3_n_0\,
      I4 => \pn_data_pn[12]_i_4_n_0\,
      O => D(12)
    );
\pn_data_pn[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(3),
      I1 => \pn_data_pn_reg[9]\(11),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(10),
      O => \pn_data_pn[12]_i_2_n_0\
    );
\pn_data_pn[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \pn_data_pn[12]_i_5_n_0\,
      I1 => Q(19),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_data(3),
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[12]_i_6_n_0\,
      O => \pn_data_pn[12]_i_3_n_0\
    );
\pn_data_pn[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(11),
      I1 => \pn_data_pn_reg[9]\(3),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(2),
      O => \pn_data_pn[12]_i_4_n_0\
    );
\pn_data_pn[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(14),
      O => \pn_data_pn[12]_i_5_n_0\
    );
\pn_data_pn[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[9]\(13),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(9),
      O => \pn_data_pn[12]_i_6_n_0\
    );
\pn_data_pn[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[13]_i_3_n_0\,
      I4 => \pn_data_pn[13]_i_4_n_0\,
      O => D(13)
    );
\pn_data_pn[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(20),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(4),
      I3 => \pn_data_pn[13]_i_5_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[13]_i_6_n_0\,
      O => \pn_data_pn[13]_i_3_n_0\
    );
\pn_data_pn[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[9]\(4),
      I2 => Q(11),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(3),
      O => \pn_data_pn[13]_i_4_n_0\
    );
\pn_data_pn[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(15),
      O => \pn_data_pn[13]_i_5_n_0\
    );
\pn_data_pn[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[9]\(14),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(10),
      O => \pn_data_pn[13]_i_6_n_0\
    );
\pn_data_pn[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[14]_i_2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[14]_i_3_n_0\,
      I4 => \pn_data_pn[14]_i_4_n_0\,
      O => D(14)
    );
\pn_data_pn[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[9]\(13),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(12),
      O => \pn_data_pn[14]_i_2_n_0\
    );
\pn_data_pn[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(21),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(5),
      I3 => \pn_data_pn[14]_i_5_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[14]_i_6_n_0\,
      O => \pn_data_pn[14]_i_3_n_0\
    );
\pn_data_pn[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(13),
      I1 => \pn_data_pn_reg[9]\(5),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(4),
      O => \pn_data_pn[14]_i_4_n_0\
    );
\pn_data_pn[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(16),
      O => \pn_data_pn[14]_i_5_n_0\
    );
\pn_data_pn[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(7),
      I1 => \pn_data_pn_reg[9]\(15),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(11),
      O => \pn_data_pn[14]_i_6_n_0\
    );
\pn_data_pn[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[15]_i_2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[15]_i_3_n_0\,
      I4 => \pn_data_pn[1]_i_4_n_0\,
      O => D(15)
    );
\pn_data_pn[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[9]\(14),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(13),
      O => \pn_data_pn[15]_i_2_n_0\
    );
\pn_data_pn[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(22),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(6),
      I3 => \pn_data_pn[15]_i_5_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[15]_i_6_n_0\,
      O => \pn_data_pn[15]_i_3_n_0\
    );
\pn_data_pn[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(17),
      O => \pn_data_pn[15]_i_5_n_0\
    );
\pn_data_pn[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[9]\(0),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(12),
      O => \pn_data_pn[15]_i_6_n_0\
    );
\pn_data_pn[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDA87520"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[1]_i_2_n_1\,
      I3 => \pn_data_pn[1]_i_3_n_0\,
      I4 => \pn_data_pn[1]_i_4_n_1\,
      O => D(1)
    );
\pn_data_pn[1]_i_2\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[9]\(12),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(11),
      I5 => \pn_data_pn[15]_i_2_n_0\,
      O5 => \pn_data_pn[1]_i_2_n_0\,
      O6 => \pn_data_pn[1]_i_2_n_1\
    );
\pn_data_pn[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[10]_i_6_n_0\,
      I1 => \pn_data_pn[11]_i_6_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(8),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[9]\(0),
      O => \pn_data_pn[1]_i_3_n_0\
    );
\pn_data_pn[1]_i_4\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(14),
      I1 => \pn_data_pn_reg[9]\(6),
      I2 => Q(13),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(5),
      I5 => \pn_data_pn[7]_i_3_n_0\,
      O5 => \pn_data_pn[1]_i_4_n_0\,
      O6 => \pn_data_pn[1]_i_4_n_1\
    );
\pn_data_pn[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[2]_i_2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[2]_i_3_n_0\,
      I4 => \pn_data_pn[2]_i_4_n_0\,
      O => D(2)
    );
\pn_data_pn[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      I3 => \pn_data_pn[15]_i_2_n_0\,
      I4 => \pn_data_pn[2]_i_5_n_0\,
      I5 => \pn_data_pn[8]_i_2_n_0\,
      O => \pn_data_pn[2]_i_2_n_0\
    );
\pn_data_pn[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D00E2FF1DFFE200"
    )
        port map (
      I0 => Q(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[9]\(1),
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[2]_i_5_n_0\,
      I5 => \pn_data_pn[12]_i_6_n_0\,
      O => \pn_data_pn[2]_i_3_n_0\
    );
\pn_data_pn[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(1),
      I1 => \pn_data_pn_reg[9]\(9),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(8),
      O => \pn_data_pn[2]_i_4_n_0\
    );
\pn_data_pn[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(12),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(4),
      O => \pn_data_pn[2]_i_5_n_0\
    );
\pn_data_pn[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[3]_i_2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[3]_i_3_n_0\,
      I4 => \pn_data_pn[11]_i_2_n_0\,
      O => D(3)
    );
\pn_data_pn[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \pn_data_pn[15]_i_2_n_0\,
      I1 => Q(1),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \pn_data_pn_reg[9]\(9),
      O => \pn_data_pn[3]_i_2_n_0\
    );
\pn_data_pn[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"784B4B78"
    )
        port map (
      I0 => \pn_data_pn[3]_i_4_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[3]_i_5_n_0\,
      I3 => \pn_data_pn[8]_i_2_n_0\,
      I4 => \pn_data_pn[9]_i_5_n_0\,
      O => \pn_data_pn[3]_i_3_n_0\
    );
\pn_data_pn[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(10),
      O => \pn_data_pn[3]_i_4_n_0\
    );
\pn_data_pn[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(13),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(5),
      O => \pn_data_pn[3]_i_5_n_0\
    );
\pn_data_pn[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[4]_i_2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[4]_i_3_n_0\,
      I4 => \pn_data_pn[12]_i_2_n_0\,
      O => D(4)
    );
\pn_data_pn[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(10),
      I1 => Q(2),
      I2 => \pn_data_pn_reg[9]\(8),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(0),
      O => \pn_data_pn[4]_i_2_n_0\
    );
\pn_data_pn[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[8]_i_2_n_0\,
      I1 => \pn_data_pn[14]_i_6_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(11),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[9]\(3),
      O => \pn_data_pn[4]_i_3_n_0\
    );
\pn_data_pn[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCEECCEE"
    )
        port map (
      I0 => \pn_data_pn[5]_i_2_n_0\,
      I1 => \pn_data_pn[5]_i_3_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => \pn_data_pn[1]_i_2_n_0\,
      O => D(5)
    );
\pn_data_pn[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[8]_i_3_n_0\,
      I1 => \pn_data_pn[15]_i_6_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(12),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[9]\(4),
      O => \pn_data_pn[5]_i_2_n_0\
    );
\pn_data_pn[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001DE200000000"
    )
        port map (
      I0 => Q(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[9]\(11),
      I3 => \pn_data_pn[8]_i_6_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => pn_seq_sel_s(1),
      O => \pn_data_pn[5]_i_3_n_0\
    );
\pn_data_pn[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[6]_i_2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[6]_i_3__2_n_0\,
      I4 => \pn_data_pn[14]_i_2_n_0\,
      O => D(6)
    );
\pn_data_pn[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(12),
      I1 => Q(4),
      I2 => \pn_data_pn_reg[9]\(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(2),
      O => \pn_data_pn[6]_i_2_n_0\
    );
\pn_data_pn[6]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => \pn_data_pn[11]_i_5_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[10]_i_4_n_0\,
      I3 => \pn_data_pn[7]_i_3_n_0\,
      O => \pn_data_pn[6]_i_3__2_n_0\
    );
\pn_data_pn[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \pn_data_pn[15]_i_2_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[14]_i_2_n_0\,
      I3 => \pn_data_pn[1]_i_2_n_0\,
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[7]_i_2_n_0\,
      O => D(7)
    );
\pn_data_pn[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \pn_data_pn[12]_i_5_n_0\,
      I1 => \pn_data_pn[10]_i_3_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[12]_i_6_n_0\,
      I4 => \pn_data_pn[7]_i_3_n_0\,
      O => \pn_data_pn[7]_i_2_n_0\
    );
\pn_data_pn[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      O => \pn_data_pn[7]_i_3_n_0\
    );
\pn_data_pn[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0880FFFF"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[8]_i_2_n_0\,
      I3 => \pn_data_pn[8]_i_3_n_0\,
      I4 => \pn_data_pn[8]_i_4_n_0\,
      O => D(8)
    );
\pn_data_pn[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(14),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      O => \pn_data_pn[8]_i_2_n_0\
    );
\pn_data_pn[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(15),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(7),
      O => \pn_data_pn[8]_i_3_n_0\
    );
\pn_data_pn[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0055C3FFFF55C3"
    )
        port map (
      I0 => \pn_data_pn[8]_i_5_n_0\,
      I1 => \pn_data_pn[13]_i_6_n_0\,
      I2 => \pn_data_pn[8]_i_6_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[8]_i_7_n_0\,
      O => \pn_data_pn[8]_i_4_n_0\
    );
\pn_data_pn[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(15),
      I1 => \pn_data_pn_reg[9]\(7),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(2),
      O => \pn_data_pn[8]_i_5_n_0\
    );
\pn_data_pn[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(1),
      O => \pn_data_pn[8]_i_6_n_0\
    );
\pn_data_pn[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[9]\(14),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(12),
      O => \pn_data_pn[8]_i_7_n_0\
    );
\pn_data_pn[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF33B333"
    )
        port map (
      I0 => \pn_data_pn[9]_i_2_n_0\,
      I1 => \pn_data_pn[9]_i_3__6_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => pn_seq_sel_s(1),
      I4 => \pn_data_pn[9]_i_4_n_0\,
      O => D(9)
    );
\pn_data_pn[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[9]\(0),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[9]\(15),
      O => \pn_data_pn[9]_i_2_n_0\
    );
\pn_data_pn[9]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAAEBAAEBFFEB"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => \pn_data_pn[9]_i_5_n_0\,
      I2 => \pn_data_pn[14]_i_6_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[9]_i_6_n_0\,
      I5 => \pn_data_pn[14]_i_5_n_0\,
      O => \pn_data_pn[9]_i_3__6_n_0\
    );
\pn_data_pn[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \pn_data_pn[15]_i_2_n_0\,
      I1 => Q(0),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \pn_data_pn_reg[9]\(8),
      O => \pn_data_pn[9]_i_4_n_0\
    );
\pn_data_pn[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(10),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(2),
      O => \pn_data_pn[9]_i_5_n_0\
    );
\pn_data_pn[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[9]\(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(11),
      O => \pn_data_pn[9]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_9 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    adc_pn_match_z_reg_0 : in STD_LOGIC;
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \pn_data_pn_reg[8]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    adc_pn_match_d_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_9 : entity is "ad_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_9 is
  signal \adc_pn_err_int_i_1__5_n_0\ : STD_LOGIC;
  signal adc_pn_match_d : STD_LOGIC;
  signal \adc_pn_match_d_i_3__5_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_4__5_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_5__5_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_6__5_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_i_7__5_n_0\ : STD_LOGIC;
  signal adc_pn_match_d_s : STD_LOGIC;
  signal adc_pn_match_z : STD_LOGIC;
  signal \adc_pn_oos_count[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[3]_i_2__5_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \adc_pn_oos_int_i_1__5_n_0\ : STD_LOGIC;
  signal \^adc_pn_oos_int_reg_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_2__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_4__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_5__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[10]_i_6__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_2__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_4__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_5__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[11]_i_6__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_4__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[12]_i_5__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_4__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_5__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[13]_i_6__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_2__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_4__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_5__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[14]_i_6__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_5__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[15]_i_6__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_2__5_n_1\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[1]_i_4__5_n_1\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[2]_i_4__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_2__5_n_1\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[3]_i_4__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \pn_data_pn[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_2__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[5]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_4__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_5__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_6__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[8]_i_7__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_2__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_3__4_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_4__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_5__5_n_0\ : STD_LOGIC;
  signal \pn_data_pn[9]_i_6__5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_pn_oos_count[0]_i_1__5\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[1]_i_1__5\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_1__5\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_2__5\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \pn_data_pn[0]_i_3__5\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_3__5\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_4__5\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_5__5\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \pn_data_pn[10]_i_6__5\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_2__5\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_4__5\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_5__5\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \pn_data_pn[11]_i_6__5\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_2__5\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_3__5\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_4__5\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \pn_data_pn[12]_i_5__5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_4__5\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_5__5\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \pn_data_pn[13]_i_6__5\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_2__5\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_4__5\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \pn_data_pn[14]_i_5__5\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_5__5\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \pn_data_pn[15]_i_6__5\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_2__4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \pn_data_pn[2]_i_4__5\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \pn_data_pn[3]_i_4__5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_4__4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \pn_data_pn[7]_i_5__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_2__5\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_3__5\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_4__5\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_6__5\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \pn_data_pn[8]_i_7__5\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_4__5\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_5__5\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \pn_data_pn[9]_i_6__5\ : label is "soft_lutpair128";
begin
  adc_pn_oos_int_reg_0 <= \^adc_pn_oos_int_reg_0\;
\adc_pn_err_int_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      O => \adc_pn_err_int_i_1__5_n_0\
    );
adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_err_int_i_1__5_n_0\,
      Q => pn_err_s(0),
      R => '0'
    );
\adc_pn_match_d_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => adc_pn_match_d_reg_0,
      I1 => \adc_pn_match_d_i_3__5_n_0\,
      I2 => \adc_pn_match_d_i_4__5_n_0\,
      I3 => \adc_pn_match_d_i_5__5_n_0\,
      I4 => \adc_pn_match_d_i_6__5_n_0\,
      I5 => \adc_pn_match_d_i_7__5_n_0\,
      O => adc_pn_match_d_s
    );
\adc_pn_match_d_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => \pn_data_pn_reg[8]\(15),
      I3 => Q(7),
      I4 => \pn_data_pn_reg[8]\(0),
      I5 => Q(8),
      O => \adc_pn_match_d_i_3__5_n_0\
    );
\adc_pn_match_d_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(9),
      I1 => \pn_data_pn_reg[8]\(1),
      I2 => \pn_data_pn_reg[8]\(2),
      I3 => Q(10),
      I4 => \pn_data_pn_reg[8]\(3),
      I5 => Q(11),
      O => \adc_pn_match_d_i_4__5_n_0\
    );
\adc_pn_match_d_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(0),
      I1 => \pn_data_pn_reg[8]\(8),
      I2 => \pn_data_pn_reg[8]\(10),
      I3 => Q(2),
      I4 => \pn_data_pn_reg[8]\(9),
      I5 => Q(1),
      O => \adc_pn_match_d_i_5__5_n_0\
    );
\adc_pn_match_d_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(3),
      I1 => \pn_data_pn_reg[8]\(11),
      I2 => \pn_data_pn_reg[8]\(12),
      I3 => Q(4),
      I4 => \pn_data_pn_reg[8]\(13),
      I5 => Q(5),
      O => \adc_pn_match_d_i_6__5_n_0\
    );
\adc_pn_match_d_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[8]\(4),
      I2 => \pn_data_pn_reg[8]\(6),
      I3 => Q(14),
      I4 => \pn_data_pn_reg[8]\(5),
      I5 => Q(13),
      O => \adc_pn_match_d_i_7__5_n_0\
    );
adc_pn_match_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_d_s,
      Q => adc_pn_match_d,
      R => '0'
    );
adc_pn_match_z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => adc_pn_match_z_reg_0,
      Q => adc_pn_match_z,
      R => '0'
    );
\adc_pn_oos_count[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[0]_i_1__5_n_0\
    );
\adc_pn_oos_count[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(0),
      I4 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_count[1]_i_1__5_n_0\
    );
\adc_pn_oos_count[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002D2D002D002D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(2),
      I4 => adc_pn_oos_count_reg(1),
      I5 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[2]_i_1__5_n_0\
    );
\adc_pn_oos_count[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002D2D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_pn_oos_count_reg(3),
      I4 => \adc_pn_oos_count[3]_i_2__5_n_0\,
      O => \adc_pn_oos_count[3]_i_1__5_n_0\
    );
\adc_pn_oos_count[3]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc_pn_oos_count_reg(2),
      I1 => adc_pn_oos_count_reg(1),
      I2 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[3]_i_2__5_n_0\
    );
\adc_pn_oos_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[0]_i_1__5_n_0\,
      Q => adc_pn_oos_count_reg(0),
      R => '0'
    );
\adc_pn_oos_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[1]_i_1__5_n_0\,
      Q => adc_pn_oos_count_reg(1),
      R => '0'
    );
\adc_pn_oos_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[2]_i_1__5_n_0\,
      Q => adc_pn_oos_count_reg(2),
      R => '0'
    );
\adc_pn_oos_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[3]_i_1__5_n_0\,
      Q => adc_pn_oos_count_reg(3),
      R => '0'
    );
\adc_pn_oos_int_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF80008080"
    )
        port map (
      I0 => \adc_pn_oos_count[3]_i_2__5_n_0\,
      I1 => adc_pn_oos_count_reg(3),
      I2 => adc_valid_d,
      I3 => adc_pn_match_z,
      I4 => adc_pn_match_d,
      I5 => \^adc_pn_oos_int_reg_0\,
      O => \adc_pn_oos_int_i_1__5_n_0\
    );
adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \adc_pn_oos_int_i_1__5_n_0\,
      Q => \^adc_pn_oos_int_reg_0\,
      R => '0'
    );
\pn_data_pn[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AAAAAA"
    )
        port map (
      I0 => \pn_data_pn[0]_i_2__5_n_0\,
      I1 => \pn_data_pn[1]_i_4__5_n_0\,
      I2 => \pn_data_pn[14]_i_4__5_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => pn_seq_sel_s(1),
      O => D(0)
    );
\pn_data_pn[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAA0FF033CC"
    )
        port map (
      I0 => \pn_data_pn[0]_i_3__5_n_0\,
      I1 => \pn_data_pn[15]_i_6__5_n_0\,
      I2 => \pn_data_pn[14]_i_2__5_n_0\,
      I3 => \pn_data_pn[12]_i_3__5_n_0\,
      I4 => pn_seq_sel_s(1),
      I5 => pn_seq_sel_s(0),
      O => \pn_data_pn[0]_i_2__5_n_0\
    );
\pn_data_pn[0]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(7),
      I1 => \pn_data_pn_reg[8]\(15),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[0]_i_3__5_n_0\
    );
\pn_data_pn[10]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D5D555"
    )
        port map (
      I0 => \pn_data_pn[10]_i_2__5_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[10]_i_3__5_n_0\,
      I4 => \pn_data_pn[10]_i_4__5_n_0\,
      O => D(10)
    );
\pn_data_pn[10]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5500C3FF55FFC3"
    )
        port map (
      I0 => \pn_data_pn[10]_i_5__5_n_0\,
      I1 => \pn_data_pn[15]_i_6__5_n_0\,
      I2 => \pn_data_pn[10]_i_6__5_n_0\,
      I3 => pn_seq_sel_s(1),
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[2]_i_4__5_n_0\,
      O => \pn_data_pn[10]_i_2__5_n_0\
    );
\pn_data_pn[10]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(9),
      O => \pn_data_pn[10]_i_3__5_n_0\
    );
\pn_data_pn[10]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(8),
      O => \pn_data_pn[10]_i_4__5_n_0\
    );
\pn_data_pn[10]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(17),
      I1 => adc_data(1),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[10]_i_5__5_n_0\
    );
\pn_data_pn[10]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(11),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(3),
      O => \pn_data_pn[10]_i_6__5_n_0\
    );
\pn_data_pn[11]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[11]_i_2__5_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[11]_i_3__5_n_0\,
      I4 => \pn_data_pn[11]_i_4__5_n_0\,
      O => D(11)
    );
\pn_data_pn[11]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(2),
      I1 => \pn_data_pn_reg[8]\(10),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[11]_i_2__5_n_0\
    );
\pn_data_pn[11]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \pn_data_pn[11]_i_5__5_n_0\,
      I1 => Q(18),
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_data(2),
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[11]_i_6__5_n_0\,
      O => \pn_data_pn[11]_i_3__5_n_0\
    );
\pn_data_pn[11]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(10),
      I1 => \pn_data_pn_reg[8]\(2),
      I2 => Q(9),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(1),
      O => \pn_data_pn[11]_i_4__5_n_0\
    );
\pn_data_pn[11]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(5),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(13),
      O => \pn_data_pn[11]_i_5__5_n_0\
    );
\pn_data_pn[11]_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[11]_i_6__5_n_0\
    );
\pn_data_pn[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \pn_data_pn[12]_i_2__5_n_0\,
      I1 => \pn_data_pn[12]_i_3__5_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[12]_i_4__5_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[12]_i_5__5_n_0\,
      O => D(12)
    );
\pn_data_pn[12]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(11),
      I1 => \pn_data_pn_reg[8]\(3),
      I2 => Q(10),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(2),
      O => \pn_data_pn[12]_i_2__5_n_0\
    );
\pn_data_pn[12]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(3),
      I1 => \pn_data_pn_reg[8]\(11),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[12]_i_3__5_n_0\
    );
\pn_data_pn[12]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(14),
      I1 => \pn_data_pn_reg[8]\(6),
      I2 => Q(19),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => adc_data(3),
      O => \pn_data_pn[12]_i_4__5_n_0\
    );
\pn_data_pn[12]_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(5),
      I1 => \pn_data_pn_reg[8]\(13),
      I2 => Q(1),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[12]_i_5__5_n_0\
    );
\pn_data_pn[13]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__5_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[13]_i_3__5_n_0\,
      I4 => \pn_data_pn[13]_i_4__5_n_0\,
      O => D(13)
    );
\pn_data_pn[13]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(20),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(4),
      I3 => \pn_data_pn[13]_i_5__5_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[13]_i_6__5_n_0\,
      O => \pn_data_pn[13]_i_3__5_n_0\
    );
\pn_data_pn[13]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(12),
      I1 => \pn_data_pn_reg[8]\(4),
      I2 => Q(11),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(3),
      O => \pn_data_pn[13]_i_4__5_n_0\
    );
\pn_data_pn[13]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(7),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(15),
      O => \pn_data_pn[13]_i_5__5_n_0\
    );
\pn_data_pn[13]_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(2),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[13]_i_6__5_n_0\
    );
\pn_data_pn[14]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[14]_i_2__5_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[14]_i_3__5_n_0\,
      I4 => \pn_data_pn[14]_i_4__5_n_0\,
      O => D(14)
    );
\pn_data_pn[14]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(13),
      O => \pn_data_pn[14]_i_2__5_n_0\
    );
\pn_data_pn[14]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(21),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(5),
      I3 => \pn_data_pn[14]_i_5__5_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[14]_i_6__5_n_0\,
      O => \pn_data_pn[14]_i_3__5_n_0\
    );
\pn_data_pn[14]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(13),
      I1 => \pn_data_pn_reg[8]\(5),
      I2 => Q(12),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[14]_i_4__5_n_0\
    );
\pn_data_pn[14]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(0),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(16),
      O => \pn_data_pn[14]_i_5__5_n_0\
    );
\pn_data_pn[14]_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(7),
      I1 => \pn_data_pn_reg[8]\(15),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      O => \pn_data_pn[14]_i_6__5_n_0\
    );
\pn_data_pn[15]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[3]_i_2__5_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[15]_i_3__5_n_0\,
      I4 => \pn_data_pn[1]_i_4__5_n_0\,
      O => D(15)
    );
\pn_data_pn[15]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DE2FFFF1DE20000"
    )
        port map (
      I0 => Q(22),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_data(6),
      I3 => \pn_data_pn[15]_i_5__5_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[15]_i_6__5_n_0\,
      O => \pn_data_pn[15]_i_3__5_n_0\
    );
\pn_data_pn[15]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => adc_data(1),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(17),
      O => \pn_data_pn[15]_i_5__5_n_0\
    );
\pn_data_pn[15]_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[8]\(0),
      I2 => Q(4),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(12),
      O => \pn_data_pn[15]_i_6__5_n_0\
    );
\pn_data_pn[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__5_n_1\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[1]_i_3__5_n_0\,
      I4 => \pn_data_pn[1]_i_4__5_n_1\,
      O => D(1)
    );
\pn_data_pn[1]_i_2__5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(4),
      I1 => \pn_data_pn_reg[8]\(12),
      I2 => Q(3),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(11),
      I5 => \pn_data_pn[3]_i_2__5_n_0\,
      O5 => \pn_data_pn[1]_i_2__5_n_0\,
      O6 => \pn_data_pn[1]_i_2__5_n_1\
    );
\pn_data_pn[1]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[10]_i_6__5_n_0\,
      I1 => \pn_data_pn[11]_i_6__5_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(8),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(0),
      O => \pn_data_pn[1]_i_3__5_n_0\
    );
\pn_data_pn[1]_i_4__5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(14),
      I1 => \pn_data_pn_reg[8]\(6),
      I2 => Q(13),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(5),
      I5 => \pn_data_pn[7]_i_4__4_n_0\,
      O5 => \pn_data_pn[1]_i_4__5_n_0\,
      O6 => \pn_data_pn[1]_i_4__5_n_1\
    );
\pn_data_pn[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[2]_i_2__4_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[2]_i_3__5_n_0\,
      I4 => \pn_data_pn[2]_i_4__5_n_0\,
      O => D(2)
    );
\pn_data_pn[2]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      I3 => \pn_data_pn[14]_i_2__5_n_0\,
      O => \pn_data_pn[2]_i_2__4_n_0\
    );
\pn_data_pn[2]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D00E2FF1DFFE200"
    )
        port map (
      I0 => Q(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[8]\(1),
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[8]_i_4__5_n_0\,
      I5 => \pn_data_pn[12]_i_5__5_n_0\,
      O => \pn_data_pn[2]_i_3__5_n_0\
    );
\pn_data_pn[2]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(1),
      I1 => \pn_data_pn_reg[8]\(9),
      I2 => Q(0),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[2]_i_4__5_n_0\
    );
\pn_data_pn[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[3]_i_2__5_n_1\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[3]_i_3__2_n_0\,
      I4 => \pn_data_pn[11]_i_2__5_n_0\,
      O => D(3)
    );
\pn_data_pn[3]_i_2__5\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"CCA533A5335ACC5A"
    )
        port map (
      I0 => Q(6),
      I1 => \pn_data_pn_reg[8]\(14),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(13),
      I5 => \pn_data_pn[8]_i_7__5_n_0\,
      O5 => \pn_data_pn[3]_i_2__5_n_0\,
      O6 => \pn_data_pn[3]_i_2__5_n_1\
    );
\pn_data_pn[3]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"784B4B78"
    )
        port map (
      I0 => \pn_data_pn[8]_i_6__5_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[3]_i_4__5_n_0\,
      I3 => \pn_data_pn[8]_i_3__5_n_0\,
      I4 => \pn_data_pn[9]_i_6__5_n_0\,
      O => \pn_data_pn[3]_i_3__2_n_0\
    );
\pn_data_pn[3]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(13),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(5),
      O => \pn_data_pn[3]_i_4__5_n_0\
    );
\pn_data_pn[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE04F40"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[4]_i_2__2_n_0\,
      I2 => pn_seq_sel_s(1),
      I3 => \pn_data_pn[4]_i_3__5_n_0\,
      I4 => \pn_data_pn[12]_i_3__5_n_0\,
      O => D(4)
    );
\pn_data_pn[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A335ACC"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(10),
      I1 => Q(2),
      I2 => \pn_data_pn_reg[8]\(8),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => Q(0),
      O => \pn_data_pn[4]_i_2__2_n_0\
    );
\pn_data_pn[4]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => Q(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \pn_data_pn_reg[8]\(14),
      I3 => \pn_data_pn[14]_i_6__5_n_0\,
      I4 => pn_seq_sel_s(0),
      I5 => \pn_data_pn[9]_i_5__5_n_0\,
      O => \pn_data_pn[4]_i_3__5_n_0\
    );
\pn_data_pn[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F0"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => \pn_data_pn[1]_i_2__5_n_0\,
      I2 => \pn_data_pn[5]_i_2__5_n_0\,
      I3 => pn_seq_sel_s(1),
      I4 => \pn_data_pn[5]_i_3__5_n_0\,
      O => D(5)
    );
\pn_data_pn[5]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \pn_data_pn[8]_i_2__5_n_0\,
      I1 => \pn_data_pn[15]_i_6__5_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => Q(12),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(4),
      O => \pn_data_pn[5]_i_2__5_n_0\
    );
\pn_data_pn[5]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202022020200220"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[10]_i_6__5_n_0\,
      I3 => Q(1),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(9),
      O => \pn_data_pn[5]_i_3__5_n_0\
    );
\pn_data_pn[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[14]_i_2__5_n_0\,
      I3 => \pn_data_pn[6]_i_2__4_n_0\,
      I4 => \pn_data_pn[6]_i_3__1_n_0\,
      O => D(6)
    );
\pn_data_pn[6]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEBAFEB"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => \pn_data_pn[7]_i_4__4_n_0\,
      I2 => \pn_data_pn[10]_i_4__5_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[11]_i_5__5_n_0\,
      O => \pn_data_pn[6]_i_2__4_n_0\
    );
\pn_data_pn[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202022020200220"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[8]_i_4__5_n_0\,
      I3 => Q(2),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(10),
      O => \pn_data_pn[6]_i_3__1_n_0\
    );
\pn_data_pn[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF80FF"
    )
        port map (
      I0 => pn_seq_sel_s(0),
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[3]_i_2__5_n_0\,
      I3 => \pn_data_pn[7]_i_2__6_n_0\,
      I4 => \pn_data_pn[7]_i_3__5_n_0\,
      O => D(7)
    );
\pn_data_pn[7]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBAAEBAAEBFFEB"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => \pn_data_pn[7]_i_4__4_n_0\,
      I2 => \pn_data_pn[12]_i_5__5_n_0\,
      I3 => pn_seq_sel_s(0),
      I4 => \pn_data_pn[10]_i_3__5_n_0\,
      I5 => \pn_data_pn[7]_i_5__1_n_0\,
      O => \pn_data_pn[7]_i_2__6_n_0\
    );
\pn_data_pn[7]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220222200020"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(0),
      I2 => Q(5),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(13),
      I5 => \pn_data_pn[10]_i_6__5_n_0\,
      O => \pn_data_pn[7]_i_3__5_n_0\
    );
\pn_data_pn[7]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(8),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(0),
      O => \pn_data_pn[7]_i_4__4_n_0\
    );
\pn_data_pn[7]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(6),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(14),
      O => \pn_data_pn[7]_i_5__1_n_0\
    );
\pn_data_pn[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B78FFFF4B780000"
    )
        port map (
      I0 => \pn_data_pn[8]_i_2__5_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[8]_i_3__5_n_0\,
      I3 => \pn_data_pn[8]_i_4__5_n_0\,
      I4 => pn_seq_sel_s(1),
      I5 => \pn_data_pn[8]_i_5__5_n_0\,
      O => D(8)
    );
\pn_data_pn[8]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(15),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(7),
      O => \pn_data_pn[8]_i_2__5_n_0\
    );
\pn_data_pn[8]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(14),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(6),
      O => \pn_data_pn[8]_i_3__5_n_0\
    );
\pn_data_pn[8]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(12),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(4),
      O => \pn_data_pn[8]_i_4__5_n_0\
    );
\pn_data_pn[8]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \pn_data_pn[13]_i_5__5_n_0\,
      I1 => \pn_data_pn[8]_i_6__5_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[9]_i_6__5_n_0\,
      I4 => \pn_data_pn[8]_i_3__5_n_0\,
      I5 => \pn_data_pn[8]_i_7__5_n_0\,
      O => \pn_data_pn[8]_i_5__5_n_0\
    );
\pn_data_pn[8]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(2),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(10),
      O => \pn_data_pn[8]_i_6__5_n_0\
    );
\pn_data_pn[8]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(9),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(1),
      O => \pn_data_pn[8]_i_7__5_n_0\
    );
\pn_data_pn[9]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn[9]_i_2__5_n_0\,
      I1 => pn_seq_sel_s(1),
      I2 => \pn_data_pn[9]_i_3__4_n_0\,
      O => D(9)
    );
\pn_data_pn[9]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8BB8B8B88BB8"
    )
        port map (
      I0 => \pn_data_pn[9]_i_4__5_n_0\,
      I1 => pn_seq_sel_s(0),
      I2 => \pn_data_pn[3]_i_2__5_n_0\,
      I3 => Q(0),
      I4 => \^adc_pn_oos_int_reg_0\,
      I5 => \pn_data_pn_reg[8]\(8),
      O => \pn_data_pn[9]_i_2__5_n_0\
    );
\pn_data_pn[9]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \pn_data_pn[14]_i_5__5_n_0\,
      I1 => \pn_data_pn[9]_i_5__5_n_0\,
      I2 => pn_seq_sel_s(0),
      I3 => \pn_data_pn[10]_i_6__5_n_0\,
      I4 => \pn_data_pn[8]_i_2__5_n_0\,
      I5 => \pn_data_pn[9]_i_6__5_n_0\,
      O => \pn_data_pn[9]_i_3__4_n_0\
    );
\pn_data_pn[9]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => Q(8),
      I1 => \pn_data_pn_reg[8]\(0),
      I2 => Q(7),
      I3 => \^adc_pn_oos_int_reg_0\,
      I4 => \pn_data_pn_reg[8]\(15),
      O => \pn_data_pn[9]_i_4__5_n_0\
    );
\pn_data_pn[9]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(3),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(11),
      O => \pn_data_pn[9]_i_5__5_n_0\
    );
\pn_data_pn[9]_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pn_data_pn_reg[8]\(10),
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => Q(2),
      O => \pn_data_pn[9]_i_6__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    up_core_preset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__1\ : entity is "ad_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__1\ is
  signal rst_async_d1_reg_n_0 : STD_LOGIC;
  signal rst_async_d2_reg_n_0 : STD_LOGIC;
  signal rst_sync_d_reg_n_0 : STD_LOGIC;
  signal rst_sync_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of rst_async_d1_reg : label is std.standard.true;
  attribute ASYNC_REG of rst_async_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of rst_sync_reg : label is std.standard.true;
begin
rst_async_d1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => '0',
      PRE => up_core_preset,
      Q => rst_async_d1_reg_n_0
    );
rst_async_d2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => rst_async_d1_reg_n_0,
      PRE => up_core_preset,
      Q => rst_async_d2_reg_n_0
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => '1',
      D => rst_sync_d_reg_n_0,
      Q => AR(0),
      R => '0'
    );
rst_sync_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => rst_sync_reg_n_0,
      Q => rst_sync_d_reg_n_0,
      R => '0'
    );
rst_sync_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => rst_async_d2_reg_n_0,
      PRE => up_core_preset,
      Q => rst_sync_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_xcvr_rx_if is
  port (
    \rx_data_reg[2]_0\ : out STD_LOGIC;
    rx_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    \rx_data_reg[7]_0\ : out STD_LOGIC;
    \rx_data_reg[12]_0\ : out STD_LOGIC;
    \rx_data_reg[21]_0\ : out STD_LOGIC;
    \rx_data_reg[23]_0\ : out STD_LOGIC;
    \rx_data_reg[28]_0\ : out STD_LOGIC;
    \rx_data_reg[44]_0\ : out STD_LOGIC;
    \rx_data_reg[39]_0\ : out STD_LOGIC;
    \rx_data_reg[59]_0\ : out STD_LOGIC;
    \rx_data_reg[55]_0\ : out STD_LOGIC;
    \rx_data_reg[67]_0\ : out STD_LOGIC;
    \rx_data_reg[71]_0\ : out STD_LOGIC;
    \rx_data_reg[91]_0\ : out STD_LOGIC;
    \rx_data_reg[87]_0\ : out STD_LOGIC;
    \rx_data_reg[111]_0\ : out STD_LOGIC;
    \rx_data_reg[103]_0\ : out STD_LOGIC;
    \rx_data_reg[127]_0\ : out STD_LOGIC;
    \rx_data_reg[119]_0\ : out STD_LOGIC;
    adc_pn_match_d_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_pn_match_d_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_pn_match_d_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_d_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_d_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_d_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_d_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_d_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    link_sof : in STD_LOGIC_VECTOR ( 15 downto 0 );
    link_clk : in STD_LOGIC;
    link_data : in STD_LOGIC_VECTOR ( 127 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_xcvr_rx_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_xcvr_rx_if is
  signal \adc_pn_match_z_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_2__1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_2__2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_2__3_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_2__4_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_2__5_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_2__6_n_0\ : STD_LOGIC;
  signal adc_pn_match_z_i_2_n_0 : STD_LOGIC;
  signal \adc_pn_match_z_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_3__1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_3__2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_3__3_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_3__4_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_3__5_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_3__6_n_0\ : STD_LOGIC;
  signal adc_pn_match_z_i_3_n_0 : STD_LOGIC;
  signal \adc_pn_match_z_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_4__1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_4__2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_4__3_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_4__4_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_4__5_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_4__6_n_0\ : STD_LOGIC;
  signal adc_pn_match_z_i_4_n_0 : STD_LOGIC;
  signal \adc_pn_match_z_i_5__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_5__1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_5__2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_5__3_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_5__4_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_5__5_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_5__6_n_0\ : STD_LOGIC;
  signal adc_pn_match_z_i_5_n_0 : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 119 downto 0 );
  signal \^rx_data\ : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal rx_data0 : STD_LOGIC;
  signal \rx_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[0]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[0]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[0]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[0]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[100]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[100]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[100]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[100]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[100]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[100]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[100]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[100]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[101]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[101]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[101]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[101]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[101]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[101]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[101]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[101]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[102]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[102]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[102]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[102]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[102]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[102]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[102]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[102]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[103]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[103]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[103]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[103]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[103]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[103]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[103]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[103]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[104]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[104]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[104]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[104]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[104]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[104]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[104]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[104]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[105]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[105]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[105]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[105]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[105]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[105]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[105]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[105]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[106]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[106]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[106]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[106]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[106]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[106]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[106]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[106]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[107]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[107]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[107]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[107]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[107]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[107]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[107]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[107]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[108]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[108]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[108]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[108]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[108]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[108]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[108]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[108]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[109]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[109]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[109]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[109]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[109]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[109]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[109]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[109]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[10]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[10]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[10]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[10]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[10]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[10]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[110]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[110]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[110]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[110]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[110]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[110]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[110]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[110]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[111]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[111]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[111]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[111]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[111]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[111]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[111]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[111]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[112]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[112]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[112]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[112]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[112]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[112]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[112]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[112]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[113]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[113]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[113]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[113]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[113]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[113]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[113]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[113]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[114]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[114]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[114]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[114]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[114]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[114]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[114]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[114]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[115]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[115]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[115]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[115]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[115]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[115]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[115]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[115]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[116]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[116]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[116]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[116]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[116]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[116]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[116]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[116]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[117]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[117]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[117]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[117]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[117]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[117]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[117]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[117]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[118]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[118]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[118]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[118]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[118]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[118]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[118]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[118]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[119]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[119]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[119]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[119]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[119]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[119]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[119]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[119]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[11]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[11]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[11]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[11]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[11]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[120]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[120]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[120]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[120]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[120]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[120]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[120]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[120]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[121]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[121]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[121]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[121]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[121]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[121]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[121]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[121]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[122]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[122]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[122]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[122]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[122]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[122]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[122]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[122]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[123]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[123]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[123]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[123]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[123]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[123]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[123]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[123]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[124]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[124]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[124]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[124]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[124]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[124]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[124]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[124]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[125]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[125]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[125]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[125]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[125]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[125]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[125]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[125]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[126]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[126]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[126]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[126]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[126]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[126]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[126]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[126]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_10_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_11_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_12_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_13_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_14_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_15_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_16_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_17_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[127]_i_9_n_0\ : STD_LOGIC;
  signal \rx_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[12]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[12]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[12]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[12]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[12]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[12]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[13]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[13]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[13]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[13]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[13]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[14]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[14]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[14]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[14]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[14]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[15]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[15]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[15]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[15]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[16]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[16]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[16]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[16]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[16]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[16]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[17]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[17]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[17]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[17]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[17]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[17]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[18]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[18]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[18]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[18]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[18]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[18]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[19]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[19]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[19]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[19]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[19]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[1]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[1]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[1]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[1]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[20]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[20]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[20]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[20]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[20]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[20]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[21]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[21]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[21]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[21]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[21]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[21]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[22]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[22]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[22]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[22]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[22]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[22]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[23]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[23]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[23]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[23]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[24]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[24]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[24]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[24]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[24]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[24]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[25]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[25]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[25]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[25]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[25]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[25]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[26]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[26]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[26]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[26]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[26]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[26]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[27]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[27]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[27]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[27]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[27]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[27]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[28]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[28]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[28]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[28]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[28]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[28]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[29]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[29]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[29]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[29]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[29]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[29]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[2]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[2]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[2]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[2]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[2]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[30]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[30]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[30]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[30]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[30]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[30]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[31]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[31]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[31]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[32]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[32]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[32]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[32]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[32]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[32]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[32]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[32]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[33]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[33]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[33]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[33]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[33]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[33]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[33]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[33]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[34]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[34]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[34]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[34]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[34]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[34]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[34]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[34]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[35]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[35]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[35]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[35]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[35]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[35]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[35]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[35]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[36]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[36]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[36]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[36]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[36]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[36]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[36]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[36]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[37]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[37]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[37]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[37]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[37]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[37]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[37]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[37]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[38]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[38]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[38]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[38]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[38]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[38]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[38]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[38]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[39]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[39]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[39]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[39]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[39]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[39]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[39]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[39]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[3]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[3]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[3]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[3]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[3]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[40]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[40]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[40]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[40]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[40]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[40]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[40]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[40]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[41]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[41]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[41]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[41]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[41]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[41]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[41]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[41]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[42]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[42]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[42]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[42]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[42]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[42]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[42]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[42]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[43]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[43]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[43]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[43]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[43]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[43]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[43]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[43]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[44]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[44]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[44]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[44]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[44]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[44]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[44]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[44]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[45]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[45]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[45]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[45]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[45]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[45]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[45]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[45]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[46]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[46]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[46]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[46]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[46]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[46]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[46]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[46]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[47]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[47]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[47]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[47]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[47]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[47]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[47]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[47]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[48]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[48]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[48]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[48]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[48]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[48]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[48]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[48]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[49]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[49]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[49]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[49]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[49]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[49]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[49]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[49]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[4]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[4]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[4]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[4]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[4]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[50]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[50]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[50]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[50]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[50]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[50]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[50]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[50]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[51]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[51]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[51]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[51]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[51]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[51]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[51]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[51]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[52]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[52]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[52]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[52]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[52]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[52]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[52]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[52]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[53]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[53]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[53]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[53]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[53]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[53]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[53]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[53]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[54]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[54]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[54]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[54]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[54]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[54]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[54]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[54]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[55]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[55]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[55]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[55]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[55]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[55]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[55]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[55]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[56]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[56]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[56]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[56]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[56]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[56]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[56]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[56]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[57]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[57]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[57]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[57]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[57]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[57]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[57]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[57]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[58]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[58]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[58]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[58]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[58]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[58]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[58]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[58]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[59]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[59]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[59]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[59]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[59]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[59]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[59]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[59]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[5]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[5]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[5]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[5]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[5]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[60]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[60]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[60]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[60]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[60]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[60]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[60]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[60]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[61]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[61]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[61]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[61]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[61]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[61]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[61]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[61]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[62]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[62]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[62]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[62]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[62]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[62]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[62]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[62]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[63]_i_10_n_0\ : STD_LOGIC;
  signal \rx_data[63]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[63]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[63]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[63]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[63]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[63]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[63]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[63]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[63]_i_9_n_0\ : STD_LOGIC;
  signal \rx_data[64]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[64]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[64]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[64]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[64]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[64]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[64]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[64]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[65]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[65]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[65]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[65]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[65]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[65]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[65]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[65]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[66]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[66]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[66]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[66]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[66]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[66]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[66]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[66]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[67]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[67]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[67]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[67]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[67]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[67]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[67]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[67]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[68]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[68]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[68]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[68]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[68]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[68]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[68]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[68]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[69]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[69]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[69]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[69]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[69]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[69]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[69]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[69]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[6]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[6]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[6]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[6]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[70]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[70]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[70]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[70]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[70]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[70]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[70]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[70]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[71]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[71]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[71]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[71]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[71]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[71]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[71]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[71]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[72]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[72]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[72]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[72]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[72]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[72]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[72]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[72]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[73]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[73]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[73]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[73]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[73]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[73]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[73]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[73]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[74]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[74]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[74]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[74]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[74]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[74]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[74]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[74]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[75]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[75]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[75]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[75]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[75]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[75]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[75]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[75]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[76]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[76]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[76]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[76]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[76]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[76]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[76]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[76]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[77]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[77]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[77]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[77]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[77]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[77]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[77]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[77]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[78]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[78]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[78]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[78]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[78]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[78]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[78]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[78]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[79]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[79]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[79]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[79]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[79]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[79]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[79]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[79]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[7]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[7]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[7]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[7]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[80]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[80]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[80]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[80]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[80]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[80]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[80]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[80]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[81]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[81]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[81]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[81]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[81]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[81]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[81]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[81]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[82]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[82]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[82]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[82]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[82]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[82]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[82]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[82]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[83]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[83]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[83]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[83]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[83]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[83]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[83]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[83]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[84]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[84]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[84]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[84]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[84]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[84]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[84]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[84]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[85]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[85]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[85]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[85]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[85]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[85]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[85]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[85]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[86]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[86]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[86]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[86]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[86]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[86]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[86]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[86]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[87]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[87]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[87]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[87]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[87]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[87]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[87]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[87]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[88]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[88]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[88]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[88]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[88]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[88]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[88]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[88]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[89]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[89]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[89]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[89]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[89]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[89]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[89]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[89]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[8]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[8]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[8]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[8]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[8]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[8]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[90]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[90]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[90]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[90]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[90]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[90]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[90]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[90]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[91]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[91]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[91]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[91]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[91]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[91]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[91]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[91]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[92]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[92]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[92]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[92]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[92]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[92]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[92]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[92]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[93]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[93]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[93]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[93]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[93]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[93]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[93]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[93]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[94]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[94]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[94]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[94]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[94]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[94]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[94]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[94]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[95]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[95]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[95]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[95]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[95]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[95]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[95]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[95]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[96]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[96]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[96]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[96]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[96]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[96]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[96]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[96]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[97]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[97]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[97]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[97]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[97]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[97]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[97]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[97]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[98]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[98]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[98]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[98]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[98]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[98]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[98]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[98]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[99]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[99]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[99]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[99]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[99]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[99]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[99]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[99]_i_8_n_0\ : STD_LOGIC;
  signal \rx_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \rx_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \rx_data[9]_i_3_n_0\ : STD_LOGIC;
  signal \rx_data[9]_i_4_n_0\ : STD_LOGIC;
  signal \rx_data[9]_i_5_n_0\ : STD_LOGIC;
  signal \rx_data[9]_i_6_n_0\ : STD_LOGIC;
  signal \rx_data[9]_i_7_n_0\ : STD_LOGIC;
  signal \rx_data[9]_i_8_n_0\ : STD_LOGIC;
  signal \rx_ip_sof_hold[15]_i_1_n_0\ : STD_LOGIC;
  signal \rx_ip_sof_hold[15]_i_2_n_0\ : STD_LOGIC;
  signal \rx_ip_sof_hold[15]_i_3_n_0\ : STD_LOGIC;
  signal \rx_ip_sof_hold_reg[0]_rep_n_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of adc_pn_match_d_i_2 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \adc_pn_match_d_i_2__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \adc_pn_match_d_i_2__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \adc_pn_match_d_i_2__2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \adc_pn_match_d_i_2__3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \adc_pn_match_d_i_2__4\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \adc_pn_match_d_i_2__5\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \adc_pn_match_d_i_2__6\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of adc_pn_match_z_i_2 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \adc_pn_match_z_i_2__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \adc_pn_match_z_i_4__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \adc_pn_match_z_i_4__5\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \adc_pn_match_z_i_5__2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \adc_pn_match_z_i_5__3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \adc_pn_match_z_i_5__4\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \adc_pn_match_z_i_5__6\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \rx_data[0]_i_5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rx_data[100]_i_5\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \rx_data[101]_i_5\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \rx_data[102]_i_5\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rx_data[103]_i_5\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \rx_data[104]_i_5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \rx_data[105]_i_5\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rx_data[106]_i_5\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \rx_data[107]_i_5\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \rx_data[108]_i_5\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \rx_data[109]_i_5\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \rx_data[10]_i_5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rx_data[110]_i_5\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \rx_data[111]_i_5\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \rx_data[112]_i_5\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \rx_data[113]_i_5\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rx_data[114]_i_5\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \rx_data[115]_i_5\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \rx_data[116]_i_5\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \rx_data[117]_i_5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \rx_data[118]_i_5\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rx_data[119]_i_5\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rx_data[11]_i_5\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rx_data[120]_i_5\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \rx_data[121]_i_5\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rx_data[122]_i_5\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \rx_data[123]_i_5\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \rx_data[124]_i_5\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \rx_data[125]_i_5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \rx_data[126]_i_5\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rx_data[127]_i_13\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rx_data[12]_i_5\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rx_data[13]_i_5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rx_data[14]_i_5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rx_data[15]_i_5\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rx_data[16]_i_5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rx_data[17]_i_5\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rx_data[18]_i_5\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rx_data[19]_i_5\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rx_data[1]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rx_data[20]_i_5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rx_data[21]_i_5\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rx_data[22]_i_5\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rx_data[23]_i_5\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rx_data[24]_i_5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rx_data[25]_i_5\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \rx_data[26]_i_5\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rx_data[27]_i_5\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rx_data[28]_i_5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rx_data[29]_i_5\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rx_data[2]_i_5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rx_data[30]_i_5\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rx_data[31]_i_5\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rx_data[32]_i_5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rx_data[33]_i_5\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rx_data[34]_i_5\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rx_data[35]_i_5\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rx_data[36]_i_5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \rx_data[37]_i_5\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rx_data[38]_i_5\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rx_data[39]_i_5\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rx_data[3]_i_5\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rx_data[40]_i_5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rx_data[41]_i_5\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rx_data[42]_i_5\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rx_data[43]_i_5\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rx_data[44]_i_5\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \rx_data[45]_i_5\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rx_data[46]_i_5\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rx_data[47]_i_5\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rx_data[48]_i_5\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rx_data[49]_i_5\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rx_data[4]_i_5\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rx_data[50]_i_5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rx_data[51]_i_5\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rx_data[52]_i_5\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rx_data[53]_i_5\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rx_data[54]_i_5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \rx_data[55]_i_5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \rx_data[56]_i_5\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rx_data[57]_i_5\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rx_data[58]_i_5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rx_data[59]_i_5\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rx_data[5]_i_5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rx_data[60]_i_5\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rx_data[61]_i_5\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rx_data[62]_i_5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \rx_data[63]_i_7\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \rx_data[64]_i_5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \rx_data[65]_i_5\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \rx_data[66]_i_5\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \rx_data[67]_i_5\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \rx_data[68]_i_5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \rx_data[69]_i_5\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \rx_data[6]_i_5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rx_data[70]_i_5\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \rx_data[71]_i_5\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rx_data[72]_i_5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \rx_data[73]_i_5\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \rx_data[74]_i_5\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \rx_data[75]_i_5\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \rx_data[76]_i_5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \rx_data[77]_i_5\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \rx_data[78]_i_5\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \rx_data[79]_i_5\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rx_data[7]_i_5\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rx_data[80]_i_5\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \rx_data[81]_i_5\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \rx_data[82]_i_5\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \rx_data[83]_i_5\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rx_data[84]_i_5\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \rx_data[85]_i_5\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \rx_data[86]_i_5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \rx_data[87]_i_5\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \rx_data[88]_i_5\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \rx_data[89]_i_5\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \rx_data[8]_i_5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rx_data[90]_i_5\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \rx_data[91]_i_5\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rx_data[92]_i_5\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \rx_data[93]_i_5\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \rx_data[94]_i_5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \rx_data[95]_i_5\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \rx_data[96]_i_5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \rx_data[97]_i_5\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rx_data[98]_i_5\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \rx_data[99]_i_5\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \rx_data[9]_i_5\ : label is "soft_lutpair157";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \rx_ip_sof_hold_reg[0]\ : label is "rx_ip_sof_hold_reg[0]";
  attribute ORIG_CELL_NAME of \rx_ip_sof_hold_reg[0]_rep\ : label is "rx_ip_sof_hold_reg[0]";
begin
  rx_data(127 downto 0) <= \^rx_data\(127 downto 0);
adc_pn_match_d_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rx_data\(7),
      I1 => adc_pn_match_d_reg(3),
      O => \rx_data_reg[7]_0\
    );
\adc_pn_match_d_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rx_data\(23),
      I1 => adc_pn_match_d_reg_0(3),
      O => \rx_data_reg[23]_0\
    );
\adc_pn_match_d_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rx_data\(39),
      I1 => adc_pn_match_d_reg_1(0),
      O => \rx_data_reg[39]_0\
    );
\adc_pn_match_d_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rx_data\(55),
      I1 => adc_pn_match_d_reg_2(0),
      O => \rx_data_reg[55]_0\
    );
\adc_pn_match_d_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rx_data\(71),
      I1 => adc_pn_match_d_reg_3(0),
      O => \rx_data_reg[71]_0\
    );
\adc_pn_match_d_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rx_data\(87),
      I1 => adc_pn_match_d_reg_4(0),
      O => \rx_data_reg[87]_0\
    );
\adc_pn_match_d_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rx_data\(103),
      I1 => adc_pn_match_d_reg_5(0),
      O => \rx_data_reg[103]_0\
    );
\adc_pn_match_d_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rx_data\(119),
      I1 => adc_pn_match_d_reg_6(0),
      O => \rx_data_reg[119]_0\
    );
adc_pn_match_d_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^rx_data\(12),
      I1 => adc_pn_match_d_reg(1),
      I2 => \^rx_data\(13),
      I3 => adc_pn_match_d_reg(2),
      I4 => adc_pn_match_d_reg(0),
      I5 => \^rx_data\(11),
      O => \rx_data_reg[12]_0\
    );
\adc_pn_match_d_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^rx_data\(28),
      I1 => adc_pn_match_d_reg_0(1),
      I2 => \^rx_data\(29),
      I3 => adc_pn_match_d_reg_0(2),
      I4 => adc_pn_match_d_reg_0(0),
      I5 => \^rx_data\(27),
      O => \rx_data_reg[28]_0\
    );
adc_pn_match_z_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => adc_pn_match_z_i_2_n_0,
      I1 => adc_pn_match_z_i_3_n_0,
      I2 => adc_pn_match_z_i_4_n_0,
      I3 => adc_pn_match_z_i_5_n_0,
      O => \rx_data_reg[2]_0\
    );
\adc_pn_match_z_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \adc_pn_match_z_i_2__0_n_0\,
      I1 => \adc_pn_match_z_i_3__0_n_0\,
      I2 => \adc_pn_match_z_i_4__0_n_0\,
      I3 => \adc_pn_match_z_i_5__0_n_0\,
      O => \rx_data_reg[21]_0\
    );
\adc_pn_match_z_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \adc_pn_match_z_i_2__1_n_0\,
      I1 => \adc_pn_match_z_i_3__1_n_0\,
      I2 => \adc_pn_match_z_i_4__1_n_0\,
      I3 => \adc_pn_match_z_i_5__1_n_0\,
      O => \rx_data_reg[44]_0\
    );
\adc_pn_match_z_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \adc_pn_match_z_i_2__2_n_0\,
      I1 => \adc_pn_match_z_i_3__2_n_0\,
      I2 => \adc_pn_match_z_i_4__2_n_0\,
      I3 => \adc_pn_match_z_i_5__2_n_0\,
      O => \rx_data_reg[59]_0\
    );
\adc_pn_match_z_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \adc_pn_match_z_i_2__3_n_0\,
      I1 => \adc_pn_match_z_i_3__3_n_0\,
      I2 => \adc_pn_match_z_i_4__3_n_0\,
      I3 => \adc_pn_match_z_i_5__3_n_0\,
      O => \rx_data_reg[67]_0\
    );
\adc_pn_match_z_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \adc_pn_match_z_i_2__4_n_0\,
      I1 => \adc_pn_match_z_i_3__4_n_0\,
      I2 => \adc_pn_match_z_i_4__4_n_0\,
      I3 => \adc_pn_match_z_i_5__4_n_0\,
      O => \rx_data_reg[91]_0\
    );
\adc_pn_match_z_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \adc_pn_match_z_i_2__5_n_0\,
      I1 => \adc_pn_match_z_i_3__5_n_0\,
      I2 => \adc_pn_match_z_i_4__5_n_0\,
      I3 => \adc_pn_match_z_i_5__5_n_0\,
      O => \rx_data_reg[111]_0\
    );
\adc_pn_match_z_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \adc_pn_match_z_i_2__6_n_0\,
      I1 => \adc_pn_match_z_i_3__6_n_0\,
      I2 => \adc_pn_match_z_i_4__6_n_0\,
      I3 => \adc_pn_match_z_i_5__6_n_0\,
      O => \rx_data_reg[127]_0\
    );
adc_pn_match_z_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(2),
      I1 => \^rx_data\(7),
      I2 => \^rx_data\(12),
      I3 => \^rx_data\(8),
      O => adc_pn_match_z_i_2_n_0
    );
\adc_pn_match_z_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(21),
      I1 => \^rx_data\(23),
      I2 => \^rx_data\(20),
      I3 => \^rx_data\(25),
      O => \adc_pn_match_z_i_2__0_n_0\
    );
\adc_pn_match_z_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(44),
      I1 => \^rx_data\(42),
      I2 => \^rx_data\(43),
      I3 => \^rx_data\(45),
      O => \adc_pn_match_z_i_2__1_n_0\
    );
\adc_pn_match_z_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(59),
      I1 => \^rx_data\(57),
      I2 => \^rx_data\(54),
      I3 => \^rx_data\(63),
      O => \adc_pn_match_z_i_2__2_n_0\
    );
\adc_pn_match_z_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(67),
      I1 => \^rx_data\(73),
      I2 => \^rx_data\(66),
      I3 => \^rx_data\(72),
      O => \adc_pn_match_z_i_2__3_n_0\
    );
\adc_pn_match_z_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(91),
      I1 => \^rx_data\(89),
      I2 => \^rx_data\(86),
      I3 => \^rx_data\(95),
      O => \adc_pn_match_z_i_2__4_n_0\
    );
\adc_pn_match_z_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(111),
      I1 => \^rx_data\(106),
      I2 => \^rx_data\(110),
      I3 => \^rx_data\(109),
      O => \adc_pn_match_z_i_2__5_n_0\
    );
\adc_pn_match_z_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(127),
      I1 => \^rx_data\(121),
      I2 => \^rx_data\(126),
      I3 => \^rx_data\(120),
      O => \adc_pn_match_z_i_2__6_n_0\
    );
adc_pn_match_z_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rx_data\(1),
      I1 => \^rx_data\(0),
      I2 => \^rx_data\(15),
      I3 => \^rx_data\(11),
      O => adc_pn_match_z_i_3_n_0
    );
\adc_pn_match_z_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rx_data\(16),
      I1 => \^rx_data\(27),
      I2 => \^rx_data\(17),
      I3 => \^rx_data\(28),
      O => \adc_pn_match_z_i_3__0_n_0\
    );
\adc_pn_match_z_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rx_data\(37),
      I1 => \^rx_data\(38),
      I2 => \^rx_data\(47),
      I3 => \^rx_data\(32),
      O => \adc_pn_match_z_i_3__1_n_0\
    );
\adc_pn_match_z_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rx_data\(52),
      I1 => \^rx_data\(62),
      I2 => \^rx_data\(53),
      I3 => \^rx_data\(50),
      O => \adc_pn_match_z_i_3__2_n_0\
    );
\adc_pn_match_z_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rx_data\(68),
      I1 => \^rx_data\(65),
      I2 => \^rx_data\(79),
      I3 => \^rx_data\(64),
      O => \adc_pn_match_z_i_3__3_n_0\
    );
\adc_pn_match_z_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rx_data\(84),
      I1 => \^rx_data\(94),
      I2 => \^rx_data\(85),
      I3 => \^rx_data\(82),
      O => \adc_pn_match_z_i_3__4_n_0\
    );
\adc_pn_match_z_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rx_data\(100),
      I1 => \^rx_data\(102),
      I2 => \^rx_data\(97),
      I3 => \^rx_data\(96),
      O => \adc_pn_match_z_i_3__5_n_0\
    );
\adc_pn_match_z_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^rx_data\(114),
      I1 => \^rx_data\(115),
      I2 => \^rx_data\(113),
      I3 => \^rx_data\(112),
      O => \adc_pn_match_z_i_3__6_n_0\
    );
adc_pn_match_z_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(4),
      I1 => \^rx_data\(13),
      I2 => \^rx_data\(6),
      I3 => \^rx_data\(10),
      O => adc_pn_match_z_i_4_n_0
    );
\adc_pn_match_z_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(22),
      I1 => \^rx_data\(24),
      I2 => \^rx_data\(18),
      I3 => \^rx_data\(26),
      O => \adc_pn_match_z_i_4__0_n_0\
    );
\adc_pn_match_z_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(40),
      I1 => \^rx_data\(41),
      I2 => \^rx_data\(46),
      I3 => \^rx_data\(39),
      O => \adc_pn_match_z_i_4__1_n_0\
    );
\adc_pn_match_z_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(51),
      I1 => \^rx_data\(60),
      I2 => \^rx_data\(56),
      I3 => \^rx_data\(58),
      O => \adc_pn_match_z_i_4__2_n_0\
    );
\adc_pn_match_z_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(78),
      I1 => \^rx_data\(76),
      I2 => \^rx_data\(75),
      I3 => \^rx_data\(74),
      O => \adc_pn_match_z_i_4__3_n_0\
    );
\adc_pn_match_z_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(83),
      I1 => \^rx_data\(92),
      I2 => \^rx_data\(88),
      I3 => \^rx_data\(90),
      O => \adc_pn_match_z_i_4__4_n_0\
    );
\adc_pn_match_z_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(101),
      I1 => \^rx_data\(103),
      I2 => \^rx_data\(98),
      I3 => \^rx_data\(104),
      O => \adc_pn_match_z_i_4__5_n_0\
    );
\adc_pn_match_z_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(116),
      I1 => \^rx_data\(124),
      I2 => \^rx_data\(123),
      I3 => \^rx_data\(122),
      O => \adc_pn_match_z_i_4__6_n_0\
    );
adc_pn_match_z_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(5),
      I1 => \^rx_data\(14),
      I2 => \^rx_data\(3),
      I3 => \^rx_data\(9),
      O => adc_pn_match_z_i_5_n_0
    );
\adc_pn_match_z_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(30),
      I1 => \^rx_data\(31),
      I2 => \^rx_data\(19),
      I3 => \^rx_data\(29),
      O => \adc_pn_match_z_i_5__0_n_0\
    );
\adc_pn_match_z_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(36),
      I1 => \^rx_data\(33),
      I2 => \^rx_data\(34),
      I3 => \^rx_data\(35),
      O => \adc_pn_match_z_i_5__1_n_0\
    );
\adc_pn_match_z_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(48),
      I1 => \^rx_data\(55),
      I2 => \^rx_data\(49),
      I3 => \^rx_data\(61),
      O => \adc_pn_match_z_i_5__2_n_0\
    );
\adc_pn_match_z_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(69),
      I1 => \^rx_data\(70),
      I2 => \^rx_data\(77),
      I3 => \^rx_data\(71),
      O => \adc_pn_match_z_i_5__3_n_0\
    );
\adc_pn_match_z_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(80),
      I1 => \^rx_data\(87),
      I2 => \^rx_data\(81),
      I3 => \^rx_data\(93),
      O => \adc_pn_match_z_i_5__4_n_0\
    );
\adc_pn_match_z_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(107),
      I1 => \^rx_data\(105),
      I2 => \^rx_data\(99),
      I3 => \^rx_data\(108),
      O => \adc_pn_match_z_i_5__5_n_0\
    );
\adc_pn_match_z_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rx_data\(117),
      I1 => \^rx_data\(118),
      I2 => \^rx_data\(125),
      I3 => \^rx_data\(119),
      O => \adc_pn_match_z_i_5__6_n_0\
    );
\rx_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[0]_i_2_n_0\,
      I4 => \rx_data[0]_i_3_n_0\,
      O => \rx_data[0]_i_1_n_0\
    );
\rx_data[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[0]_i_4_n_0\,
      I2 => \rx_data[0]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[0]_i_6_n_0\,
      O => \rx_data[0]_i_2_n_0\
    );
\rx_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[0]_i_7_n_0\,
      I2 => \rx_data[0]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(0),
      O => \rx_data[0]_i_3_n_0\
    );
\rx_data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(80),
      I2 => data1(88),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(72),
      O => \rx_data[0]_i_4_n_0\
    );
\rx_data[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(104),
      I2 => data1(112),
      I3 => sel0(1),
      I4 => data1(96),
      O => \rx_data[0]_i_5_n_0\
    );
\rx_data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(56),
      I2 => data1(64),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(48),
      O => \rx_data[0]_i_6_n_0\
    );
\rx_data[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(8),
      I2 => data1(16),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(0),
      O => \rx_data[0]_i_7_n_0\
    );
\rx_data[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(32),
      I2 => data1(40),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(24),
      O => \rx_data[0]_i_8_n_0\
    );
\rx_data[100]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[100]_i_2_n_0\,
      I4 => \rx_data[100]_i_3_n_0\,
      O => \rx_data[100]_i_1_n_0\
    );
\rx_data[100]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[100]_i_4_n_0\,
      I2 => \rx_data[100]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[100]_i_6_n_0\,
      O => \rx_data[100]_i_2_n_0\
    );
\rx_data[100]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[100]_i_7_n_0\,
      I2 => \rx_data[100]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(100),
      O => \rx_data[100]_i_3_n_0\
    );
\rx_data[100]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(60),
      I2 => link_data(68),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(52),
      O => \rx_data[100]_i_4_n_0\
    );
\rx_data[100]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(84),
      I2 => link_data(92),
      I3 => sel0(1),
      I4 => link_data(76),
      O => \rx_data[100]_i_5_n_0\
    );
\rx_data[100]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(36),
      I2 => link_data(44),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(28),
      O => \rx_data[100]_i_6_n_0\
    );
\rx_data[100]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(108),
      I2 => data1(116),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(100),
      O => \rx_data[100]_i_7_n_0\
    );
\rx_data[100]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(12),
      I2 => link_data(20),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(4),
      O => \rx_data[100]_i_8_n_0\
    );
\rx_data[101]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[101]_i_2_n_0\,
      I4 => \rx_data[101]_i_3_n_0\,
      O => \rx_data[101]_i_1_n_0\
    );
\rx_data[101]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[101]_i_4_n_0\,
      I2 => \rx_data[101]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[101]_i_6_n_0\,
      O => \rx_data[101]_i_2_n_0\
    );
\rx_data[101]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[101]_i_7_n_0\,
      I2 => \rx_data[101]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(101),
      O => \rx_data[101]_i_3_n_0\
    );
\rx_data[101]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(61),
      I2 => link_data(69),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(53),
      O => \rx_data[101]_i_4_n_0\
    );
\rx_data[101]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(85),
      I2 => link_data(93),
      I3 => sel0(1),
      I4 => link_data(77),
      O => \rx_data[101]_i_5_n_0\
    );
\rx_data[101]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(37),
      I2 => link_data(45),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(29),
      O => \rx_data[101]_i_6_n_0\
    );
\rx_data[101]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(109),
      I2 => data1(117),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(101),
      O => \rx_data[101]_i_7_n_0\
    );
\rx_data[101]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(13),
      I2 => link_data(21),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(5),
      O => \rx_data[101]_i_8_n_0\
    );
\rx_data[102]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[102]_i_2_n_0\,
      I4 => \rx_data[102]_i_3_n_0\,
      O => \rx_data[102]_i_1_n_0\
    );
\rx_data[102]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[102]_i_4_n_0\,
      I2 => \rx_data[102]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[102]_i_6_n_0\,
      O => \rx_data[102]_i_2_n_0\
    );
\rx_data[102]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[102]_i_7_n_0\,
      I2 => \rx_data[102]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(102),
      O => \rx_data[102]_i_3_n_0\
    );
\rx_data[102]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(62),
      I2 => link_data(70),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(54),
      O => \rx_data[102]_i_4_n_0\
    );
\rx_data[102]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(86),
      I2 => link_data(94),
      I3 => sel0(1),
      I4 => link_data(78),
      O => \rx_data[102]_i_5_n_0\
    );
\rx_data[102]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(38),
      I2 => link_data(46),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(30),
      O => \rx_data[102]_i_6_n_0\
    );
\rx_data[102]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(110),
      I2 => data1(118),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(102),
      O => \rx_data[102]_i_7_n_0\
    );
\rx_data[102]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(14),
      I2 => link_data(22),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(6),
      O => \rx_data[102]_i_8_n_0\
    );
\rx_data[103]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[103]_i_2_n_0\,
      I4 => \rx_data[103]_i_3_n_0\,
      O => \rx_data[103]_i_1_n_0\
    );
\rx_data[103]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[103]_i_4_n_0\,
      I2 => \rx_data[103]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[103]_i_6_n_0\,
      O => \rx_data[103]_i_2_n_0\
    );
\rx_data[103]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[103]_i_7_n_0\,
      I2 => \rx_data[103]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(103),
      O => \rx_data[103]_i_3_n_0\
    );
\rx_data[103]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(63),
      I2 => link_data(71),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(55),
      O => \rx_data[103]_i_4_n_0\
    );
\rx_data[103]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(87),
      I2 => link_data(95),
      I3 => sel0(1),
      I4 => link_data(79),
      O => \rx_data[103]_i_5_n_0\
    );
\rx_data[103]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(39),
      I2 => link_data(47),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(31),
      O => \rx_data[103]_i_6_n_0\
    );
\rx_data[103]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(111),
      I2 => data1(119),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(103),
      O => \rx_data[103]_i_7_n_0\
    );
\rx_data[103]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(15),
      I2 => link_data(23),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(7),
      O => \rx_data[103]_i_8_n_0\
    );
\rx_data[104]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[104]_i_2_n_0\,
      I4 => \rx_data[104]_i_3_n_0\,
      O => \rx_data[104]_i_1_n_0\
    );
\rx_data[104]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[104]_i_4_n_0\,
      I2 => \rx_data[104]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[104]_i_6_n_0\,
      O => \rx_data[104]_i_2_n_0\
    );
\rx_data[104]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[104]_i_7_n_0\,
      I2 => \rx_data[104]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(104),
      O => \rx_data[104]_i_3_n_0\
    );
\rx_data[104]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(64),
      I2 => link_data(72),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(56),
      O => \rx_data[104]_i_4_n_0\
    );
\rx_data[104]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(88),
      I2 => link_data(96),
      I3 => sel0(1),
      I4 => link_data(80),
      O => \rx_data[104]_i_5_n_0\
    );
\rx_data[104]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(40),
      I2 => link_data(48),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(32),
      O => \rx_data[104]_i_6_n_0\
    );
\rx_data[104]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(112),
      I2 => link_data(0),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(104),
      O => \rx_data[104]_i_7_n_0\
    );
\rx_data[104]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(16),
      I2 => link_data(24),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(8),
      O => \rx_data[104]_i_8_n_0\
    );
\rx_data[105]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[105]_i_2_n_0\,
      I4 => \rx_data[105]_i_3_n_0\,
      O => \rx_data[105]_i_1_n_0\
    );
\rx_data[105]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[105]_i_4_n_0\,
      I2 => \rx_data[105]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[105]_i_6_n_0\,
      O => \rx_data[105]_i_2_n_0\
    );
\rx_data[105]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[105]_i_7_n_0\,
      I2 => \rx_data[105]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(105),
      O => \rx_data[105]_i_3_n_0\
    );
\rx_data[105]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(65),
      I2 => link_data(73),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(57),
      O => \rx_data[105]_i_4_n_0\
    );
\rx_data[105]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(89),
      I2 => link_data(97),
      I3 => sel0(1),
      I4 => link_data(81),
      O => \rx_data[105]_i_5_n_0\
    );
\rx_data[105]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(41),
      I2 => link_data(49),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(33),
      O => \rx_data[105]_i_6_n_0\
    );
\rx_data[105]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(113),
      I2 => link_data(1),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(105),
      O => \rx_data[105]_i_7_n_0\
    );
\rx_data[105]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(17),
      I2 => link_data(25),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(9),
      O => \rx_data[105]_i_8_n_0\
    );
\rx_data[106]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[106]_i_2_n_0\,
      I4 => \rx_data[106]_i_3_n_0\,
      O => \rx_data[106]_i_1_n_0\
    );
\rx_data[106]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[106]_i_4_n_0\,
      I2 => \rx_data[106]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[106]_i_6_n_0\,
      O => \rx_data[106]_i_2_n_0\
    );
\rx_data[106]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[106]_i_7_n_0\,
      I2 => \rx_data[106]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(106),
      O => \rx_data[106]_i_3_n_0\
    );
\rx_data[106]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(66),
      I2 => link_data(74),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(58),
      O => \rx_data[106]_i_4_n_0\
    );
\rx_data[106]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(90),
      I2 => link_data(98),
      I3 => sel0(1),
      I4 => link_data(82),
      O => \rx_data[106]_i_5_n_0\
    );
\rx_data[106]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(42),
      I2 => link_data(50),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(34),
      O => \rx_data[106]_i_6_n_0\
    );
\rx_data[106]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(114),
      I2 => link_data(2),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(106),
      O => \rx_data[106]_i_7_n_0\
    );
\rx_data[106]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(18),
      I2 => link_data(26),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(10),
      O => \rx_data[106]_i_8_n_0\
    );
\rx_data[107]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[107]_i_2_n_0\,
      I4 => \rx_data[107]_i_3_n_0\,
      O => \rx_data[107]_i_1_n_0\
    );
\rx_data[107]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[107]_i_4_n_0\,
      I2 => \rx_data[107]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[107]_i_6_n_0\,
      O => \rx_data[107]_i_2_n_0\
    );
\rx_data[107]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[107]_i_7_n_0\,
      I2 => \rx_data[107]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(107),
      O => \rx_data[107]_i_3_n_0\
    );
\rx_data[107]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(67),
      I2 => link_data(75),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(59),
      O => \rx_data[107]_i_4_n_0\
    );
\rx_data[107]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(91),
      I2 => link_data(99),
      I3 => sel0(1),
      I4 => link_data(83),
      O => \rx_data[107]_i_5_n_0\
    );
\rx_data[107]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(43),
      I2 => link_data(51),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(35),
      O => \rx_data[107]_i_6_n_0\
    );
\rx_data[107]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(115),
      I2 => link_data(3),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(107),
      O => \rx_data[107]_i_7_n_0\
    );
\rx_data[107]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(19),
      I2 => link_data(27),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(11),
      O => \rx_data[107]_i_8_n_0\
    );
\rx_data[108]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[108]_i_2_n_0\,
      I4 => \rx_data[108]_i_3_n_0\,
      O => \rx_data[108]_i_1_n_0\
    );
\rx_data[108]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[108]_i_4_n_0\,
      I2 => \rx_data[108]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[108]_i_6_n_0\,
      O => \rx_data[108]_i_2_n_0\
    );
\rx_data[108]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[108]_i_7_n_0\,
      I2 => \rx_data[108]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(108),
      O => \rx_data[108]_i_3_n_0\
    );
\rx_data[108]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(68),
      I2 => link_data(76),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(60),
      O => \rx_data[108]_i_4_n_0\
    );
\rx_data[108]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(92),
      I2 => link_data(100),
      I3 => sel0(1),
      I4 => link_data(84),
      O => \rx_data[108]_i_5_n_0\
    );
\rx_data[108]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(44),
      I2 => link_data(52),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(36),
      O => \rx_data[108]_i_6_n_0\
    );
\rx_data[108]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(116),
      I2 => link_data(4),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(108),
      O => \rx_data[108]_i_7_n_0\
    );
\rx_data[108]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(20),
      I2 => link_data(28),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(12),
      O => \rx_data[108]_i_8_n_0\
    );
\rx_data[109]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[109]_i_2_n_0\,
      I4 => \rx_data[109]_i_3_n_0\,
      O => \rx_data[109]_i_1_n_0\
    );
\rx_data[109]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[109]_i_4_n_0\,
      I2 => \rx_data[109]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[109]_i_6_n_0\,
      O => \rx_data[109]_i_2_n_0\
    );
\rx_data[109]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[109]_i_7_n_0\,
      I2 => \rx_data[109]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(109),
      O => \rx_data[109]_i_3_n_0\
    );
\rx_data[109]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(69),
      I2 => link_data(77),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(61),
      O => \rx_data[109]_i_4_n_0\
    );
\rx_data[109]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(93),
      I2 => link_data(101),
      I3 => sel0(1),
      I4 => link_data(85),
      O => \rx_data[109]_i_5_n_0\
    );
\rx_data[109]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(45),
      I2 => link_data(53),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(37),
      O => \rx_data[109]_i_6_n_0\
    );
\rx_data[109]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(117),
      I2 => link_data(5),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(109),
      O => \rx_data[109]_i_7_n_0\
    );
\rx_data[109]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(21),
      I2 => link_data(29),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(13),
      O => \rx_data[109]_i_8_n_0\
    );
\rx_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[10]_i_2_n_0\,
      I4 => \rx_data[10]_i_3_n_0\,
      O => \rx_data[10]_i_1_n_0\
    );
\rx_data[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[10]_i_4_n_0\,
      I2 => \rx_data[10]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[10]_i_6_n_0\,
      O => \rx_data[10]_i_2_n_0\
    );
\rx_data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[10]_i_7_n_0\,
      I2 => \rx_data[10]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(10),
      O => \rx_data[10]_i_3_n_0\
    );
\rx_data[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(90),
      I2 => data1(98),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(82),
      O => \rx_data[10]_i_4_n_0\
    );
\rx_data[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(114),
      I2 => link_data(2),
      I3 => sel0(1),
      I4 => data1(106),
      O => \rx_data[10]_i_5_n_0\
    );
\rx_data[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(66),
      I2 => data1(74),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(58),
      O => \rx_data[10]_i_6_n_0\
    );
\rx_data[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(18),
      I2 => data1(26),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(10),
      O => \rx_data[10]_i_7_n_0\
    );
\rx_data[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(42),
      I2 => data1(50),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(34),
      O => \rx_data[10]_i_8_n_0\
    );
\rx_data[110]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[110]_i_2_n_0\,
      I4 => \rx_data[110]_i_3_n_0\,
      O => \rx_data[110]_i_1_n_0\
    );
\rx_data[110]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[110]_i_4_n_0\,
      I2 => \rx_data[110]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[110]_i_6_n_0\,
      O => \rx_data[110]_i_2_n_0\
    );
\rx_data[110]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[110]_i_7_n_0\,
      I2 => \rx_data[110]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(110),
      O => \rx_data[110]_i_3_n_0\
    );
\rx_data[110]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(70),
      I2 => link_data(78),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(62),
      O => \rx_data[110]_i_4_n_0\
    );
\rx_data[110]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(94),
      I2 => link_data(102),
      I3 => sel0(1),
      I4 => link_data(86),
      O => \rx_data[110]_i_5_n_0\
    );
\rx_data[110]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(46),
      I2 => link_data(54),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(38),
      O => \rx_data[110]_i_6_n_0\
    );
\rx_data[110]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(118),
      I2 => link_data(6),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(110),
      O => \rx_data[110]_i_7_n_0\
    );
\rx_data[110]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(22),
      I2 => link_data(30),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(14),
      O => \rx_data[110]_i_8_n_0\
    );
\rx_data[111]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[111]_i_2_n_0\,
      I4 => \rx_data[111]_i_3_n_0\,
      O => \rx_data[111]_i_1_n_0\
    );
\rx_data[111]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[111]_i_4_n_0\,
      I2 => \rx_data[111]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[111]_i_6_n_0\,
      O => \rx_data[111]_i_2_n_0\
    );
\rx_data[111]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[111]_i_7_n_0\,
      I2 => \rx_data[111]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(111),
      O => \rx_data[111]_i_3_n_0\
    );
\rx_data[111]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(71),
      I2 => link_data(79),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(63),
      O => \rx_data[111]_i_4_n_0\
    );
\rx_data[111]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(95),
      I2 => link_data(103),
      I3 => sel0(1),
      I4 => link_data(87),
      O => \rx_data[111]_i_5_n_0\
    );
\rx_data[111]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(47),
      I2 => link_data(55),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(39),
      O => \rx_data[111]_i_6_n_0\
    );
\rx_data[111]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(119),
      I2 => link_data(7),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(111),
      O => \rx_data[111]_i_7_n_0\
    );
\rx_data[111]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(23),
      I2 => link_data(31),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(15),
      O => \rx_data[111]_i_8_n_0\
    );
\rx_data[112]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[112]_i_2_n_0\,
      I4 => \rx_data[112]_i_3_n_0\,
      O => \rx_data[112]_i_1_n_0\
    );
\rx_data[112]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[112]_i_4_n_0\,
      I2 => \rx_data[112]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[112]_i_6_n_0\,
      O => \rx_data[112]_i_2_n_0\
    );
\rx_data[112]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[112]_i_7_n_0\,
      I2 => \rx_data[112]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(112),
      O => \rx_data[112]_i_3_n_0\
    );
\rx_data[112]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(72),
      I2 => link_data(80),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(64),
      O => \rx_data[112]_i_4_n_0\
    );
\rx_data[112]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(96),
      I2 => link_data(104),
      I3 => sel0(1),
      I4 => link_data(88),
      O => \rx_data[112]_i_5_n_0\
    );
\rx_data[112]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(48),
      I2 => link_data(56),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(40),
      O => \rx_data[112]_i_6_n_0\
    );
\rx_data[112]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(0),
      I2 => link_data(8),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(112),
      O => \rx_data[112]_i_7_n_0\
    );
\rx_data[112]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(24),
      I2 => link_data(32),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(16),
      O => \rx_data[112]_i_8_n_0\
    );
\rx_data[113]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[113]_i_2_n_0\,
      I4 => \rx_data[113]_i_3_n_0\,
      O => \rx_data[113]_i_1_n_0\
    );
\rx_data[113]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[113]_i_4_n_0\,
      I2 => \rx_data[113]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[113]_i_6_n_0\,
      O => \rx_data[113]_i_2_n_0\
    );
\rx_data[113]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[113]_i_7_n_0\,
      I2 => \rx_data[113]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(113),
      O => \rx_data[113]_i_3_n_0\
    );
\rx_data[113]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(73),
      I2 => link_data(81),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(65),
      O => \rx_data[113]_i_4_n_0\
    );
\rx_data[113]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(97),
      I2 => link_data(105),
      I3 => sel0(1),
      I4 => link_data(89),
      O => \rx_data[113]_i_5_n_0\
    );
\rx_data[113]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(49),
      I2 => link_data(57),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(41),
      O => \rx_data[113]_i_6_n_0\
    );
\rx_data[113]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(1),
      I2 => link_data(9),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(113),
      O => \rx_data[113]_i_7_n_0\
    );
\rx_data[113]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(25),
      I2 => link_data(33),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(17),
      O => \rx_data[113]_i_8_n_0\
    );
\rx_data[114]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[114]_i_2_n_0\,
      I4 => \rx_data[114]_i_3_n_0\,
      O => \rx_data[114]_i_1_n_0\
    );
\rx_data[114]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[114]_i_4_n_0\,
      I2 => \rx_data[114]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[114]_i_6_n_0\,
      O => \rx_data[114]_i_2_n_0\
    );
\rx_data[114]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[114]_i_7_n_0\,
      I2 => \rx_data[114]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(114),
      O => \rx_data[114]_i_3_n_0\
    );
\rx_data[114]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(74),
      I2 => link_data(82),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(66),
      O => \rx_data[114]_i_4_n_0\
    );
\rx_data[114]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(98),
      I2 => link_data(106),
      I3 => sel0(1),
      I4 => link_data(90),
      O => \rx_data[114]_i_5_n_0\
    );
\rx_data[114]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(50),
      I2 => link_data(58),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(42),
      O => \rx_data[114]_i_6_n_0\
    );
\rx_data[114]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(2),
      I2 => link_data(10),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(114),
      O => \rx_data[114]_i_7_n_0\
    );
\rx_data[114]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(26),
      I2 => link_data(34),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(18),
      O => \rx_data[114]_i_8_n_0\
    );
\rx_data[115]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[115]_i_2_n_0\,
      I4 => \rx_data[115]_i_3_n_0\,
      O => \rx_data[115]_i_1_n_0\
    );
\rx_data[115]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[115]_i_4_n_0\,
      I2 => \rx_data[115]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[115]_i_6_n_0\,
      O => \rx_data[115]_i_2_n_0\
    );
\rx_data[115]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[115]_i_7_n_0\,
      I2 => \rx_data[115]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(115),
      O => \rx_data[115]_i_3_n_0\
    );
\rx_data[115]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(75),
      I2 => link_data(83),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(67),
      O => \rx_data[115]_i_4_n_0\
    );
\rx_data[115]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(99),
      I2 => link_data(107),
      I3 => sel0(1),
      I4 => link_data(91),
      O => \rx_data[115]_i_5_n_0\
    );
\rx_data[115]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(51),
      I2 => link_data(59),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(43),
      O => \rx_data[115]_i_6_n_0\
    );
\rx_data[115]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(3),
      I2 => link_data(11),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(115),
      O => \rx_data[115]_i_7_n_0\
    );
\rx_data[115]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(27),
      I2 => link_data(35),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(19),
      O => \rx_data[115]_i_8_n_0\
    );
\rx_data[116]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[116]_i_2_n_0\,
      I4 => \rx_data[116]_i_3_n_0\,
      O => \rx_data[116]_i_1_n_0\
    );
\rx_data[116]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[116]_i_4_n_0\,
      I2 => \rx_data[116]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[116]_i_6_n_0\,
      O => \rx_data[116]_i_2_n_0\
    );
\rx_data[116]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[116]_i_7_n_0\,
      I2 => \rx_data[116]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(116),
      O => \rx_data[116]_i_3_n_0\
    );
\rx_data[116]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(76),
      I2 => link_data(84),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(68),
      O => \rx_data[116]_i_4_n_0\
    );
\rx_data[116]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(100),
      I2 => link_data(108),
      I3 => sel0(1),
      I4 => link_data(92),
      O => \rx_data[116]_i_5_n_0\
    );
\rx_data[116]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(52),
      I2 => link_data(60),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(44),
      O => \rx_data[116]_i_6_n_0\
    );
\rx_data[116]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(4),
      I2 => link_data(12),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(116),
      O => \rx_data[116]_i_7_n_0\
    );
\rx_data[116]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(28),
      I2 => link_data(36),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(20),
      O => \rx_data[116]_i_8_n_0\
    );
\rx_data[117]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[117]_i_2_n_0\,
      I4 => \rx_data[117]_i_3_n_0\,
      O => \rx_data[117]_i_1_n_0\
    );
\rx_data[117]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[117]_i_4_n_0\,
      I2 => \rx_data[117]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[117]_i_6_n_0\,
      O => \rx_data[117]_i_2_n_0\
    );
\rx_data[117]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[117]_i_7_n_0\,
      I2 => \rx_data[117]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(117),
      O => \rx_data[117]_i_3_n_0\
    );
\rx_data[117]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(77),
      I2 => link_data(85),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(69),
      O => \rx_data[117]_i_4_n_0\
    );
\rx_data[117]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(101),
      I2 => link_data(109),
      I3 => sel0(1),
      I4 => link_data(93),
      O => \rx_data[117]_i_5_n_0\
    );
\rx_data[117]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(53),
      I2 => link_data(61),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(45),
      O => \rx_data[117]_i_6_n_0\
    );
\rx_data[117]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(5),
      I2 => link_data(13),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(117),
      O => \rx_data[117]_i_7_n_0\
    );
\rx_data[117]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(29),
      I2 => link_data(37),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(21),
      O => \rx_data[117]_i_8_n_0\
    );
\rx_data[118]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[118]_i_2_n_0\,
      I4 => \rx_data[118]_i_3_n_0\,
      O => \rx_data[118]_i_1_n_0\
    );
\rx_data[118]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[118]_i_4_n_0\,
      I2 => \rx_data[118]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[118]_i_6_n_0\,
      O => \rx_data[118]_i_2_n_0\
    );
\rx_data[118]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[118]_i_7_n_0\,
      I2 => \rx_data[118]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(118),
      O => \rx_data[118]_i_3_n_0\
    );
\rx_data[118]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(78),
      I2 => link_data(86),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(70),
      O => \rx_data[118]_i_4_n_0\
    );
\rx_data[118]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(102),
      I2 => link_data(110),
      I3 => sel0(1),
      I4 => link_data(94),
      O => \rx_data[118]_i_5_n_0\
    );
\rx_data[118]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(54),
      I2 => link_data(62),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(46),
      O => \rx_data[118]_i_6_n_0\
    );
\rx_data[118]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(6),
      I2 => link_data(14),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(118),
      O => \rx_data[118]_i_7_n_0\
    );
\rx_data[118]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(30),
      I2 => link_data(38),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(22),
      O => \rx_data[118]_i_8_n_0\
    );
\rx_data[119]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[119]_i_2_n_0\,
      I4 => \rx_data[119]_i_3_n_0\,
      O => \rx_data[119]_i_1_n_0\
    );
\rx_data[119]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[119]_i_4_n_0\,
      I2 => \rx_data[119]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[119]_i_6_n_0\,
      O => \rx_data[119]_i_2_n_0\
    );
\rx_data[119]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[119]_i_7_n_0\,
      I2 => \rx_data[119]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(119),
      O => \rx_data[119]_i_3_n_0\
    );
\rx_data[119]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(79),
      I2 => link_data(87),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(71),
      O => \rx_data[119]_i_4_n_0\
    );
\rx_data[119]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(103),
      I2 => link_data(111),
      I3 => sel0(1),
      I4 => link_data(95),
      O => \rx_data[119]_i_5_n_0\
    );
\rx_data[119]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(55),
      I2 => link_data(63),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(47),
      O => \rx_data[119]_i_6_n_0\
    );
\rx_data[119]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(7),
      I2 => link_data(15),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(119),
      O => \rx_data[119]_i_7_n_0\
    );
\rx_data[119]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(31),
      I2 => link_data(39),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(23),
      O => \rx_data[119]_i_8_n_0\
    );
\rx_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[11]_i_2_n_0\,
      I4 => \rx_data[11]_i_3_n_0\,
      O => \rx_data[11]_i_1_n_0\
    );
\rx_data[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[11]_i_4_n_0\,
      I2 => \rx_data[11]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[11]_i_6_n_0\,
      O => \rx_data[11]_i_2_n_0\
    );
\rx_data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[11]_i_7_n_0\,
      I2 => \rx_data[11]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(11),
      O => \rx_data[11]_i_3_n_0\
    );
\rx_data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(91),
      I2 => data1(99),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(83),
      O => \rx_data[11]_i_4_n_0\
    );
\rx_data[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(115),
      I2 => link_data(3),
      I3 => sel0(1),
      I4 => data1(107),
      O => \rx_data[11]_i_5_n_0\
    );
\rx_data[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(67),
      I2 => data1(75),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(59),
      O => \rx_data[11]_i_6_n_0\
    );
\rx_data[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(19),
      I2 => data1(27),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(11),
      O => \rx_data[11]_i_7_n_0\
    );
\rx_data[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(43),
      I2 => data1(51),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(35),
      O => \rx_data[11]_i_8_n_0\
    );
\rx_data[120]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[120]_i_2_n_0\,
      I4 => \rx_data[120]_i_3_n_0\,
      O => \rx_data[120]_i_1_n_0\
    );
\rx_data[120]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[120]_i_4_n_0\,
      I2 => \rx_data[120]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[120]_i_6_n_0\,
      O => \rx_data[120]_i_2_n_0\
    );
\rx_data[120]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[120]_i_7_n_0\,
      I2 => \rx_data[120]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(120),
      O => \rx_data[120]_i_3_n_0\
    );
\rx_data[120]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(80),
      I2 => link_data(88),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(72),
      O => \rx_data[120]_i_4_n_0\
    );
\rx_data[120]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(104),
      I2 => link_data(112),
      I3 => sel0(1),
      I4 => link_data(96),
      O => \rx_data[120]_i_5_n_0\
    );
\rx_data[120]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(56),
      I2 => link_data(64),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(48),
      O => \rx_data[120]_i_6_n_0\
    );
\rx_data[120]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(8),
      I2 => link_data(16),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => link_data(0),
      O => \rx_data[120]_i_7_n_0\
    );
\rx_data[120]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(32),
      I2 => link_data(40),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(24),
      O => \rx_data[120]_i_8_n_0\
    );
\rx_data[121]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[121]_i_2_n_0\,
      I4 => \rx_data[121]_i_3_n_0\,
      O => \rx_data[121]_i_1_n_0\
    );
\rx_data[121]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[121]_i_4_n_0\,
      I2 => \rx_data[121]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[121]_i_6_n_0\,
      O => \rx_data[121]_i_2_n_0\
    );
\rx_data[121]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[121]_i_7_n_0\,
      I2 => \rx_data[121]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(121),
      O => \rx_data[121]_i_3_n_0\
    );
\rx_data[121]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(81),
      I2 => link_data(89),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(73),
      O => \rx_data[121]_i_4_n_0\
    );
\rx_data[121]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(105),
      I2 => link_data(113),
      I3 => sel0(1),
      I4 => link_data(97),
      O => \rx_data[121]_i_5_n_0\
    );
\rx_data[121]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(57),
      I2 => link_data(65),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(49),
      O => \rx_data[121]_i_6_n_0\
    );
\rx_data[121]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(9),
      I2 => link_data(17),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => link_data(1),
      O => \rx_data[121]_i_7_n_0\
    );
\rx_data[121]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(33),
      I2 => link_data(41),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(25),
      O => \rx_data[121]_i_8_n_0\
    );
\rx_data[122]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[122]_i_2_n_0\,
      I4 => \rx_data[122]_i_3_n_0\,
      O => \rx_data[122]_i_1_n_0\
    );
\rx_data[122]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[122]_i_4_n_0\,
      I2 => \rx_data[122]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[122]_i_6_n_0\,
      O => \rx_data[122]_i_2_n_0\
    );
\rx_data[122]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[122]_i_7_n_0\,
      I2 => \rx_data[122]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(122),
      O => \rx_data[122]_i_3_n_0\
    );
\rx_data[122]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(82),
      I2 => link_data(90),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(74),
      O => \rx_data[122]_i_4_n_0\
    );
\rx_data[122]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(106),
      I2 => link_data(114),
      I3 => sel0(1),
      I4 => link_data(98),
      O => \rx_data[122]_i_5_n_0\
    );
\rx_data[122]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(58),
      I2 => link_data(66),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(50),
      O => \rx_data[122]_i_6_n_0\
    );
\rx_data[122]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(10),
      I2 => link_data(18),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => link_data(2),
      O => \rx_data[122]_i_7_n_0\
    );
\rx_data[122]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(34),
      I2 => link_data(42),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(26),
      O => \rx_data[122]_i_8_n_0\
    );
\rx_data[123]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[123]_i_2_n_0\,
      I4 => \rx_data[123]_i_3_n_0\,
      O => \rx_data[123]_i_1_n_0\
    );
\rx_data[123]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[123]_i_4_n_0\,
      I2 => \rx_data[123]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[123]_i_6_n_0\,
      O => \rx_data[123]_i_2_n_0\
    );
\rx_data[123]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[123]_i_7_n_0\,
      I2 => \rx_data[123]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(123),
      O => \rx_data[123]_i_3_n_0\
    );
\rx_data[123]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(83),
      I2 => link_data(91),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(75),
      O => \rx_data[123]_i_4_n_0\
    );
\rx_data[123]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(107),
      I2 => link_data(115),
      I3 => sel0(1),
      I4 => link_data(99),
      O => \rx_data[123]_i_5_n_0\
    );
\rx_data[123]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(59),
      I2 => link_data(67),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(51),
      O => \rx_data[123]_i_6_n_0\
    );
\rx_data[123]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(11),
      I2 => link_data(19),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => link_data(3),
      O => \rx_data[123]_i_7_n_0\
    );
\rx_data[123]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(35),
      I2 => link_data(43),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(27),
      O => \rx_data[123]_i_8_n_0\
    );
\rx_data[124]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[124]_i_2_n_0\,
      I4 => \rx_data[124]_i_3_n_0\,
      O => \rx_data[124]_i_1_n_0\
    );
\rx_data[124]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[124]_i_4_n_0\,
      I2 => \rx_data[124]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[124]_i_6_n_0\,
      O => \rx_data[124]_i_2_n_0\
    );
\rx_data[124]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[124]_i_7_n_0\,
      I2 => \rx_data[124]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(124),
      O => \rx_data[124]_i_3_n_0\
    );
\rx_data[124]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(84),
      I2 => link_data(92),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(76),
      O => \rx_data[124]_i_4_n_0\
    );
\rx_data[124]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(108),
      I2 => link_data(116),
      I3 => sel0(1),
      I4 => link_data(100),
      O => \rx_data[124]_i_5_n_0\
    );
\rx_data[124]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(60),
      I2 => link_data(68),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(52),
      O => \rx_data[124]_i_6_n_0\
    );
\rx_data[124]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(12),
      I2 => link_data(20),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => link_data(4),
      O => \rx_data[124]_i_7_n_0\
    );
\rx_data[124]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(36),
      I2 => link_data(44),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(28),
      O => \rx_data[124]_i_8_n_0\
    );
\rx_data[125]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[125]_i_2_n_0\,
      I4 => \rx_data[125]_i_3_n_0\,
      O => \rx_data[125]_i_1_n_0\
    );
\rx_data[125]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[125]_i_4_n_0\,
      I2 => \rx_data[125]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[125]_i_6_n_0\,
      O => \rx_data[125]_i_2_n_0\
    );
\rx_data[125]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[125]_i_7_n_0\,
      I2 => \rx_data[125]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(125),
      O => \rx_data[125]_i_3_n_0\
    );
\rx_data[125]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(85),
      I2 => link_data(93),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(77),
      O => \rx_data[125]_i_4_n_0\
    );
\rx_data[125]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(109),
      I2 => link_data(117),
      I3 => sel0(1),
      I4 => link_data(101),
      O => \rx_data[125]_i_5_n_0\
    );
\rx_data[125]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(61),
      I2 => link_data(69),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(53),
      O => \rx_data[125]_i_6_n_0\
    );
\rx_data[125]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(13),
      I2 => link_data(21),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => link_data(5),
      O => \rx_data[125]_i_7_n_0\
    );
\rx_data[125]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(37),
      I2 => link_data(45),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(29),
      O => \rx_data[125]_i_8_n_0\
    );
\rx_data[126]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[126]_i_2_n_0\,
      I4 => \rx_data[126]_i_3_n_0\,
      O => \rx_data[126]_i_1_n_0\
    );
\rx_data[126]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[126]_i_4_n_0\,
      I2 => \rx_data[126]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[126]_i_6_n_0\,
      O => \rx_data[126]_i_2_n_0\
    );
\rx_data[126]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[126]_i_7_n_0\,
      I2 => \rx_data[126]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(126),
      O => \rx_data[126]_i_3_n_0\
    );
\rx_data[126]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(86),
      I2 => link_data(94),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(78),
      O => \rx_data[126]_i_4_n_0\
    );
\rx_data[126]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(110),
      I2 => link_data(118),
      I3 => sel0(1),
      I4 => link_data(102),
      O => \rx_data[126]_i_5_n_0\
    );
\rx_data[126]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(62),
      I2 => link_data(70),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(54),
      O => \rx_data[126]_i_6_n_0\
    );
\rx_data[126]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(14),
      I2 => link_data(22),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => link_data(6),
      O => \rx_data[126]_i_7_n_0\
    );
\rx_data[126]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(38),
      I2 => link_data(46),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(30),
      O => \rx_data[126]_i_8_n_0\
    );
\rx_data[127]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_data[127]_i_3_n_0\,
      I1 => \rx_data[127]_i_4_n_0\,
      I2 => \rx_data[127]_i_5_n_0\,
      I3 => \rx_data[127]_i_6_n_0\,
      O => rx_data0
    );
\rx_data[127]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_16_n_0\,
      I2 => \rx_data[127]_i_17_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(127),
      O => \rx_data[127]_i_10_n_0\
    );
\rx_data[127]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(4),
      O => \rx_data[127]_i_11_n_0\
    );
\rx_data[127]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(87),
      I2 => link_data(95),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(79),
      O => \rx_data[127]_i_12_n_0\
    );
\rx_data[127]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(111),
      I2 => link_data(119),
      I3 => sel0(1),
      I4 => link_data(103),
      O => \rx_data[127]_i_13_n_0\
    );
\rx_data[127]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(5),
      I2 => sel0(7),
      O => \rx_data[127]_i_14_n_0\
    );
\rx_data[127]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(63),
      I2 => link_data(71),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(55),
      O => \rx_data[127]_i_15_n_0\
    );
\rx_data[127]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => link_data(15),
      I2 => link_data(23),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => link_data(7),
      O => \rx_data[127]_i_16_n_0\
    );
\rx_data[127]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(39),
      I2 => link_data(47),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(31),
      O => \rx_data[127]_i_17_n_0\
    );
\rx_data[127]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[127]_i_9_n_0\,
      I4 => \rx_data[127]_i_10_n_0\,
      O => \rx_data[127]_i_2_n_0\
    );
\rx_data[127]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(10),
      I1 => sel0(11),
      I2 => sel0(8),
      I3 => sel0(9),
      O => \rx_data[127]_i_3_n_0\
    );
\rx_data[127]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data0,
      I1 => sel0(14),
      I2 => sel0(12),
      I3 => sel0(13),
      O => \rx_data[127]_i_4_n_0\
    );
\rx_data[127]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \rx_data[127]_i_5_n_0\
    );
\rx_data[127]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(7),
      I2 => sel0(4),
      I3 => sel0(5),
      O => \rx_data[127]_i_6_n_0\
    );
\rx_data[127]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sel0(12),
      I1 => sel0(11),
      I2 => sel0(13),
      O => \rx_data[127]_i_7_n_0\
    );
\rx_data[127]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sel0(9),
      I1 => sel0(8),
      I2 => sel0(10),
      O => \rx_data[127]_i_8_n_0\
    );
\rx_data[127]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[127]_i_12_n_0\,
      I2 => \rx_data[127]_i_13_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[127]_i_15_n_0\,
      O => \rx_data[127]_i_9_n_0\
    );
\rx_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[12]_i_2_n_0\,
      I4 => \rx_data[12]_i_3_n_0\,
      O => \rx_data[12]_i_1_n_0\
    );
\rx_data[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[12]_i_4_n_0\,
      I2 => \rx_data[12]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[12]_i_6_n_0\,
      O => \rx_data[12]_i_2_n_0\
    );
\rx_data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[12]_i_7_n_0\,
      I2 => \rx_data[12]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(12),
      O => \rx_data[12]_i_3_n_0\
    );
\rx_data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(92),
      I2 => data1(100),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(84),
      O => \rx_data[12]_i_4_n_0\
    );
\rx_data[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(116),
      I2 => link_data(4),
      I3 => sel0(1),
      I4 => data1(108),
      O => \rx_data[12]_i_5_n_0\
    );
\rx_data[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(68),
      I2 => data1(76),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(60),
      O => \rx_data[12]_i_6_n_0\
    );
\rx_data[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(20),
      I2 => data1(28),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(12),
      O => \rx_data[12]_i_7_n_0\
    );
\rx_data[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(44),
      I2 => data1(52),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(36),
      O => \rx_data[12]_i_8_n_0\
    );
\rx_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[13]_i_2_n_0\,
      I4 => \rx_data[13]_i_3_n_0\,
      O => \rx_data[13]_i_1_n_0\
    );
\rx_data[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[13]_i_4_n_0\,
      I2 => \rx_data[13]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[13]_i_6_n_0\,
      O => \rx_data[13]_i_2_n_0\
    );
\rx_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[13]_i_7_n_0\,
      I2 => \rx_data[13]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(13),
      O => \rx_data[13]_i_3_n_0\
    );
\rx_data[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(93),
      I2 => data1(101),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(85),
      O => \rx_data[13]_i_4_n_0\
    );
\rx_data[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(117),
      I2 => link_data(5),
      I3 => sel0(1),
      I4 => data1(109),
      O => \rx_data[13]_i_5_n_0\
    );
\rx_data[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(69),
      I2 => data1(77),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(61),
      O => \rx_data[13]_i_6_n_0\
    );
\rx_data[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(21),
      I2 => data1(29),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(13),
      O => \rx_data[13]_i_7_n_0\
    );
\rx_data[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(45),
      I2 => data1(53),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(37),
      O => \rx_data[13]_i_8_n_0\
    );
\rx_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[14]_i_2_n_0\,
      I4 => \rx_data[14]_i_3_n_0\,
      O => \rx_data[14]_i_1_n_0\
    );
\rx_data[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[14]_i_4_n_0\,
      I2 => \rx_data[14]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[14]_i_6_n_0\,
      O => \rx_data[14]_i_2_n_0\
    );
\rx_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[14]_i_7_n_0\,
      I2 => \rx_data[14]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(14),
      O => \rx_data[14]_i_3_n_0\
    );
\rx_data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(94),
      I2 => data1(102),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(86),
      O => \rx_data[14]_i_4_n_0\
    );
\rx_data[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(118),
      I2 => link_data(6),
      I3 => sel0(1),
      I4 => data1(110),
      O => \rx_data[14]_i_5_n_0\
    );
\rx_data[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(70),
      I2 => data1(78),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(62),
      O => \rx_data[14]_i_6_n_0\
    );
\rx_data[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(22),
      I2 => data1(30),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(14),
      O => \rx_data[14]_i_7_n_0\
    );
\rx_data[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(46),
      I2 => data1(54),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(38),
      O => \rx_data[14]_i_8_n_0\
    );
\rx_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[15]_i_2_n_0\,
      I4 => \rx_data[15]_i_3_n_0\,
      O => \rx_data[15]_i_1_n_0\
    );
\rx_data[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[15]_i_4_n_0\,
      I2 => \rx_data[15]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[15]_i_6_n_0\,
      O => \rx_data[15]_i_2_n_0\
    );
\rx_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[15]_i_7_n_0\,
      I2 => \rx_data[15]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(15),
      O => \rx_data[15]_i_3_n_0\
    );
\rx_data[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(95),
      I2 => data1(103),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(87),
      O => \rx_data[15]_i_4_n_0\
    );
\rx_data[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(119),
      I2 => link_data(7),
      I3 => sel0(1),
      I4 => data1(111),
      O => \rx_data[15]_i_5_n_0\
    );
\rx_data[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(71),
      I2 => data1(79),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(63),
      O => \rx_data[15]_i_6_n_0\
    );
\rx_data[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(23),
      I2 => data1(31),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(15),
      O => \rx_data[15]_i_7_n_0\
    );
\rx_data[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(47),
      I2 => data1(55),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(39),
      O => \rx_data[15]_i_8_n_0\
    );
\rx_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[16]_i_2_n_0\,
      I4 => \rx_data[16]_i_3_n_0\,
      O => \rx_data[16]_i_1_n_0\
    );
\rx_data[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[16]_i_4_n_0\,
      I2 => \rx_data[16]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[16]_i_6_n_0\,
      O => \rx_data[16]_i_2_n_0\
    );
\rx_data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[16]_i_7_n_0\,
      I2 => \rx_data[16]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(16),
      O => \rx_data[16]_i_3_n_0\
    );
\rx_data[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(96),
      I2 => data1(104),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(88),
      O => \rx_data[16]_i_4_n_0\
    );
\rx_data[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(0),
      I2 => link_data(8),
      I3 => sel0(1),
      I4 => data1(112),
      O => \rx_data[16]_i_5_n_0\
    );
\rx_data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(72),
      I2 => data1(80),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(64),
      O => \rx_data[16]_i_6_n_0\
    );
\rx_data[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(24),
      I2 => data1(32),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(16),
      O => \rx_data[16]_i_7_n_0\
    );
\rx_data[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(48),
      I2 => data1(56),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(40),
      O => \rx_data[16]_i_8_n_0\
    );
\rx_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[17]_i_2_n_0\,
      I4 => \rx_data[17]_i_3_n_0\,
      O => \rx_data[17]_i_1_n_0\
    );
\rx_data[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[17]_i_4_n_0\,
      I2 => \rx_data[17]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[17]_i_6_n_0\,
      O => \rx_data[17]_i_2_n_0\
    );
\rx_data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[17]_i_7_n_0\,
      I2 => \rx_data[17]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(17),
      O => \rx_data[17]_i_3_n_0\
    );
\rx_data[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(97),
      I2 => data1(105),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(89),
      O => \rx_data[17]_i_4_n_0\
    );
\rx_data[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(1),
      I2 => link_data(9),
      I3 => sel0(1),
      I4 => data1(113),
      O => \rx_data[17]_i_5_n_0\
    );
\rx_data[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(73),
      I2 => data1(81),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(65),
      O => \rx_data[17]_i_6_n_0\
    );
\rx_data[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(25),
      I2 => data1(33),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(17),
      O => \rx_data[17]_i_7_n_0\
    );
\rx_data[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(49),
      I2 => data1(57),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(41),
      O => \rx_data[17]_i_8_n_0\
    );
\rx_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[18]_i_2_n_0\,
      I4 => \rx_data[18]_i_3_n_0\,
      O => \rx_data[18]_i_1_n_0\
    );
\rx_data[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[18]_i_4_n_0\,
      I2 => \rx_data[18]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[18]_i_6_n_0\,
      O => \rx_data[18]_i_2_n_0\
    );
\rx_data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[18]_i_7_n_0\,
      I2 => \rx_data[18]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(18),
      O => \rx_data[18]_i_3_n_0\
    );
\rx_data[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(98),
      I2 => data1(106),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(90),
      O => \rx_data[18]_i_4_n_0\
    );
\rx_data[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(2),
      I2 => link_data(10),
      I3 => sel0(1),
      I4 => data1(114),
      O => \rx_data[18]_i_5_n_0\
    );
\rx_data[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(74),
      I2 => data1(82),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(66),
      O => \rx_data[18]_i_6_n_0\
    );
\rx_data[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(26),
      I2 => data1(34),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(18),
      O => \rx_data[18]_i_7_n_0\
    );
\rx_data[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(50),
      I2 => data1(58),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(42),
      O => \rx_data[18]_i_8_n_0\
    );
\rx_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[19]_i_2_n_0\,
      I4 => \rx_data[19]_i_3_n_0\,
      O => \rx_data[19]_i_1_n_0\
    );
\rx_data[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[19]_i_4_n_0\,
      I2 => \rx_data[19]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[19]_i_6_n_0\,
      O => \rx_data[19]_i_2_n_0\
    );
\rx_data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[19]_i_7_n_0\,
      I2 => \rx_data[19]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(19),
      O => \rx_data[19]_i_3_n_0\
    );
\rx_data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(99),
      I2 => data1(107),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(91),
      O => \rx_data[19]_i_4_n_0\
    );
\rx_data[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(3),
      I2 => link_data(11),
      I3 => sel0(1),
      I4 => data1(115),
      O => \rx_data[19]_i_5_n_0\
    );
\rx_data[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(75),
      I2 => data1(83),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(67),
      O => \rx_data[19]_i_6_n_0\
    );
\rx_data[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(27),
      I2 => data1(35),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(19),
      O => \rx_data[19]_i_7_n_0\
    );
\rx_data[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(51),
      I2 => data1(59),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(43),
      O => \rx_data[19]_i_8_n_0\
    );
\rx_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[1]_i_2_n_0\,
      I4 => \rx_data[1]_i_3_n_0\,
      O => \rx_data[1]_i_1_n_0\
    );
\rx_data[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[1]_i_4_n_0\,
      I2 => \rx_data[1]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[1]_i_6_n_0\,
      O => \rx_data[1]_i_2_n_0\
    );
\rx_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[1]_i_7_n_0\,
      I2 => \rx_data[1]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(1),
      O => \rx_data[1]_i_3_n_0\
    );
\rx_data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(81),
      I2 => data1(89),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(73),
      O => \rx_data[1]_i_4_n_0\
    );
\rx_data[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(105),
      I2 => data1(113),
      I3 => sel0(1),
      I4 => data1(97),
      O => \rx_data[1]_i_5_n_0\
    );
\rx_data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(57),
      I2 => data1(65),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(49),
      O => \rx_data[1]_i_6_n_0\
    );
\rx_data[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(9),
      I2 => data1(17),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(1),
      O => \rx_data[1]_i_7_n_0\
    );
\rx_data[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(33),
      I2 => data1(41),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(25),
      O => \rx_data[1]_i_8_n_0\
    );
\rx_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[20]_i_2_n_0\,
      I4 => \rx_data[20]_i_3_n_0\,
      O => \rx_data[20]_i_1_n_0\
    );
\rx_data[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[20]_i_4_n_0\,
      I2 => \rx_data[20]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[20]_i_6_n_0\,
      O => \rx_data[20]_i_2_n_0\
    );
\rx_data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[20]_i_7_n_0\,
      I2 => \rx_data[20]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(20),
      O => \rx_data[20]_i_3_n_0\
    );
\rx_data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(100),
      I2 => data1(108),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(92),
      O => \rx_data[20]_i_4_n_0\
    );
\rx_data[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(4),
      I2 => link_data(12),
      I3 => sel0(1),
      I4 => data1(116),
      O => \rx_data[20]_i_5_n_0\
    );
\rx_data[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(76),
      I2 => data1(84),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(68),
      O => \rx_data[20]_i_6_n_0\
    );
\rx_data[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(28),
      I2 => data1(36),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(20),
      O => \rx_data[20]_i_7_n_0\
    );
\rx_data[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(52),
      I2 => data1(60),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(44),
      O => \rx_data[20]_i_8_n_0\
    );
\rx_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[21]_i_2_n_0\,
      I4 => \rx_data[21]_i_3_n_0\,
      O => \rx_data[21]_i_1_n_0\
    );
\rx_data[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[21]_i_4_n_0\,
      I2 => \rx_data[21]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[21]_i_6_n_0\,
      O => \rx_data[21]_i_2_n_0\
    );
\rx_data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[21]_i_7_n_0\,
      I2 => \rx_data[21]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(21),
      O => \rx_data[21]_i_3_n_0\
    );
\rx_data[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(101),
      I2 => data1(109),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(93),
      O => \rx_data[21]_i_4_n_0\
    );
\rx_data[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(5),
      I2 => link_data(13),
      I3 => sel0(1),
      I4 => data1(117),
      O => \rx_data[21]_i_5_n_0\
    );
\rx_data[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(77),
      I2 => data1(85),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(69),
      O => \rx_data[21]_i_6_n_0\
    );
\rx_data[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(29),
      I2 => data1(37),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(21),
      O => \rx_data[21]_i_7_n_0\
    );
\rx_data[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(53),
      I2 => data1(61),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(45),
      O => \rx_data[21]_i_8_n_0\
    );
\rx_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[22]_i_2_n_0\,
      I4 => \rx_data[22]_i_3_n_0\,
      O => \rx_data[22]_i_1_n_0\
    );
\rx_data[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[22]_i_4_n_0\,
      I2 => \rx_data[22]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[22]_i_6_n_0\,
      O => \rx_data[22]_i_2_n_0\
    );
\rx_data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[22]_i_7_n_0\,
      I2 => \rx_data[22]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(22),
      O => \rx_data[22]_i_3_n_0\
    );
\rx_data[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(102),
      I2 => data1(110),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(94),
      O => \rx_data[22]_i_4_n_0\
    );
\rx_data[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(6),
      I2 => link_data(14),
      I3 => sel0(1),
      I4 => data1(118),
      O => \rx_data[22]_i_5_n_0\
    );
\rx_data[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(78),
      I2 => data1(86),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(70),
      O => \rx_data[22]_i_6_n_0\
    );
\rx_data[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(30),
      I2 => data1(38),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(22),
      O => \rx_data[22]_i_7_n_0\
    );
\rx_data[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(54),
      I2 => data1(62),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(46),
      O => \rx_data[22]_i_8_n_0\
    );
\rx_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[23]_i_2_n_0\,
      I4 => \rx_data[23]_i_3_n_0\,
      O => \rx_data[23]_i_1_n_0\
    );
\rx_data[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[23]_i_4_n_0\,
      I2 => \rx_data[23]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[23]_i_6_n_0\,
      O => \rx_data[23]_i_2_n_0\
    );
\rx_data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[23]_i_7_n_0\,
      I2 => \rx_data[23]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(23),
      O => \rx_data[23]_i_3_n_0\
    );
\rx_data[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(103),
      I2 => data1(111),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(95),
      O => \rx_data[23]_i_4_n_0\
    );
\rx_data[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(7),
      I2 => link_data(15),
      I3 => sel0(1),
      I4 => data1(119),
      O => \rx_data[23]_i_5_n_0\
    );
\rx_data[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(79),
      I2 => data1(87),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(71),
      O => \rx_data[23]_i_6_n_0\
    );
\rx_data[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(31),
      I2 => data1(39),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(23),
      O => \rx_data[23]_i_7_n_0\
    );
\rx_data[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(55),
      I2 => data1(63),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(47),
      O => \rx_data[23]_i_8_n_0\
    );
\rx_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[24]_i_2_n_0\,
      I4 => \rx_data[24]_i_3_n_0\,
      O => \rx_data[24]_i_1_n_0\
    );
\rx_data[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[24]_i_4_n_0\,
      I2 => \rx_data[24]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[24]_i_6_n_0\,
      O => \rx_data[24]_i_2_n_0\
    );
\rx_data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[24]_i_7_n_0\,
      I2 => \rx_data[24]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(24),
      O => \rx_data[24]_i_3_n_0\
    );
\rx_data[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(104),
      I2 => data1(112),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(96),
      O => \rx_data[24]_i_4_n_0\
    );
\rx_data[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(8),
      I2 => link_data(16),
      I3 => sel0(1),
      I4 => link_data(0),
      O => \rx_data[24]_i_5_n_0\
    );
\rx_data[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(80),
      I2 => data1(88),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(72),
      O => \rx_data[24]_i_6_n_0\
    );
\rx_data[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(32),
      I2 => data1(40),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(24),
      O => \rx_data[24]_i_7_n_0\
    );
\rx_data[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(56),
      I2 => data1(64),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(48),
      O => \rx_data[24]_i_8_n_0\
    );
\rx_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[25]_i_2_n_0\,
      I4 => \rx_data[25]_i_3_n_0\,
      O => \rx_data[25]_i_1_n_0\
    );
\rx_data[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[25]_i_4_n_0\,
      I2 => \rx_data[25]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[25]_i_6_n_0\,
      O => \rx_data[25]_i_2_n_0\
    );
\rx_data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[25]_i_7_n_0\,
      I2 => \rx_data[25]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(25),
      O => \rx_data[25]_i_3_n_0\
    );
\rx_data[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(105),
      I2 => data1(113),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(97),
      O => \rx_data[25]_i_4_n_0\
    );
\rx_data[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(9),
      I2 => link_data(17),
      I3 => sel0(1),
      I4 => link_data(1),
      O => \rx_data[25]_i_5_n_0\
    );
\rx_data[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(81),
      I2 => data1(89),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(73),
      O => \rx_data[25]_i_6_n_0\
    );
\rx_data[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(33),
      I2 => data1(41),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(25),
      O => \rx_data[25]_i_7_n_0\
    );
\rx_data[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(57),
      I2 => data1(65),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(49),
      O => \rx_data[25]_i_8_n_0\
    );
\rx_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[26]_i_2_n_0\,
      I4 => \rx_data[26]_i_3_n_0\,
      O => \rx_data[26]_i_1_n_0\
    );
\rx_data[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[26]_i_4_n_0\,
      I2 => \rx_data[26]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[26]_i_6_n_0\,
      O => \rx_data[26]_i_2_n_0\
    );
\rx_data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[26]_i_7_n_0\,
      I2 => \rx_data[26]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(26),
      O => \rx_data[26]_i_3_n_0\
    );
\rx_data[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(106),
      I2 => data1(114),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(98),
      O => \rx_data[26]_i_4_n_0\
    );
\rx_data[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(10),
      I2 => link_data(18),
      I3 => sel0(1),
      I4 => link_data(2),
      O => \rx_data[26]_i_5_n_0\
    );
\rx_data[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(82),
      I2 => data1(90),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(74),
      O => \rx_data[26]_i_6_n_0\
    );
\rx_data[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(34),
      I2 => data1(42),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(26),
      O => \rx_data[26]_i_7_n_0\
    );
\rx_data[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(58),
      I2 => data1(66),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(50),
      O => \rx_data[26]_i_8_n_0\
    );
\rx_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[27]_i_2_n_0\,
      I4 => \rx_data[27]_i_3_n_0\,
      O => \rx_data[27]_i_1_n_0\
    );
\rx_data[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[27]_i_4_n_0\,
      I2 => \rx_data[27]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[27]_i_6_n_0\,
      O => \rx_data[27]_i_2_n_0\
    );
\rx_data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[27]_i_7_n_0\,
      I2 => \rx_data[27]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(27),
      O => \rx_data[27]_i_3_n_0\
    );
\rx_data[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(107),
      I2 => data1(115),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(99),
      O => \rx_data[27]_i_4_n_0\
    );
\rx_data[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(11),
      I2 => link_data(19),
      I3 => sel0(1),
      I4 => link_data(3),
      O => \rx_data[27]_i_5_n_0\
    );
\rx_data[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(83),
      I2 => data1(91),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(75),
      O => \rx_data[27]_i_6_n_0\
    );
\rx_data[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(35),
      I2 => data1(43),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(27),
      O => \rx_data[27]_i_7_n_0\
    );
\rx_data[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(59),
      I2 => data1(67),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(51),
      O => \rx_data[27]_i_8_n_0\
    );
\rx_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[28]_i_2_n_0\,
      I4 => \rx_data[28]_i_3_n_0\,
      O => \rx_data[28]_i_1_n_0\
    );
\rx_data[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[28]_i_4_n_0\,
      I2 => \rx_data[28]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[28]_i_6_n_0\,
      O => \rx_data[28]_i_2_n_0\
    );
\rx_data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[28]_i_7_n_0\,
      I2 => \rx_data[28]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(28),
      O => \rx_data[28]_i_3_n_0\
    );
\rx_data[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(108),
      I2 => data1(116),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(100),
      O => \rx_data[28]_i_4_n_0\
    );
\rx_data[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(12),
      I2 => link_data(20),
      I3 => sel0(1),
      I4 => link_data(4),
      O => \rx_data[28]_i_5_n_0\
    );
\rx_data[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(84),
      I2 => data1(92),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(76),
      O => \rx_data[28]_i_6_n_0\
    );
\rx_data[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(36),
      I2 => data1(44),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(28),
      O => \rx_data[28]_i_7_n_0\
    );
\rx_data[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(60),
      I2 => data1(68),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(52),
      O => \rx_data[28]_i_8_n_0\
    );
\rx_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[29]_i_2_n_0\,
      I4 => \rx_data[29]_i_3_n_0\,
      O => \rx_data[29]_i_1_n_0\
    );
\rx_data[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[29]_i_4_n_0\,
      I2 => \rx_data[29]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[29]_i_6_n_0\,
      O => \rx_data[29]_i_2_n_0\
    );
\rx_data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[29]_i_7_n_0\,
      I2 => \rx_data[29]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(29),
      O => \rx_data[29]_i_3_n_0\
    );
\rx_data[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(109),
      I2 => data1(117),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(101),
      O => \rx_data[29]_i_4_n_0\
    );
\rx_data[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(13),
      I2 => link_data(21),
      I3 => sel0(1),
      I4 => link_data(5),
      O => \rx_data[29]_i_5_n_0\
    );
\rx_data[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(85),
      I2 => data1(93),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(77),
      O => \rx_data[29]_i_6_n_0\
    );
\rx_data[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(37),
      I2 => data1(45),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(29),
      O => \rx_data[29]_i_7_n_0\
    );
\rx_data[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(61),
      I2 => data1(69),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(53),
      O => \rx_data[29]_i_8_n_0\
    );
\rx_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[2]_i_2_n_0\,
      I4 => \rx_data[2]_i_3_n_0\,
      O => \rx_data[2]_i_1_n_0\
    );
\rx_data[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[2]_i_4_n_0\,
      I2 => \rx_data[2]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[2]_i_6_n_0\,
      O => \rx_data[2]_i_2_n_0\
    );
\rx_data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[2]_i_7_n_0\,
      I2 => \rx_data[2]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(2),
      O => \rx_data[2]_i_3_n_0\
    );
\rx_data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(82),
      I2 => data1(90),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(74),
      O => \rx_data[2]_i_4_n_0\
    );
\rx_data[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(106),
      I2 => data1(114),
      I3 => sel0(1),
      I4 => data1(98),
      O => \rx_data[2]_i_5_n_0\
    );
\rx_data[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(58),
      I2 => data1(66),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(50),
      O => \rx_data[2]_i_6_n_0\
    );
\rx_data[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(10),
      I2 => data1(18),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(2),
      O => \rx_data[2]_i_7_n_0\
    );
\rx_data[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(34),
      I2 => data1(42),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(26),
      O => \rx_data[2]_i_8_n_0\
    );
\rx_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[30]_i_2_n_0\,
      I4 => \rx_data[30]_i_3_n_0\,
      O => \rx_data[30]_i_1_n_0\
    );
\rx_data[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[30]_i_4_n_0\,
      I2 => \rx_data[30]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[30]_i_6_n_0\,
      O => \rx_data[30]_i_2_n_0\
    );
\rx_data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[30]_i_7_n_0\,
      I2 => \rx_data[30]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(30),
      O => \rx_data[30]_i_3_n_0\
    );
\rx_data[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(110),
      I2 => data1(118),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(102),
      O => \rx_data[30]_i_4_n_0\
    );
\rx_data[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(14),
      I2 => link_data(22),
      I3 => sel0(1),
      I4 => link_data(6),
      O => \rx_data[30]_i_5_n_0\
    );
\rx_data[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(86),
      I2 => data1(94),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(78),
      O => \rx_data[30]_i_6_n_0\
    );
\rx_data[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(38),
      I2 => data1(46),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(30),
      O => \rx_data[30]_i_7_n_0\
    );
\rx_data[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(62),
      I2 => data1(70),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(54),
      O => \rx_data[30]_i_8_n_0\
    );
\rx_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[31]_i_2_n_0\,
      I4 => \rx_data[31]_i_3_n_0\,
      O => \rx_data[31]_i_1_n_0\
    );
\rx_data[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[31]_i_4_n_0\,
      I2 => \rx_data[31]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[31]_i_6_n_0\,
      O => \rx_data[31]_i_2_n_0\
    );
\rx_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[31]_i_7_n_0\,
      I2 => \rx_data[31]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(31),
      O => \rx_data[31]_i_3_n_0\
    );
\rx_data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(111),
      I2 => data1(119),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(103),
      O => \rx_data[31]_i_4_n_0\
    );
\rx_data[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(15),
      I2 => link_data(23),
      I3 => sel0(1),
      I4 => link_data(7),
      O => \rx_data[31]_i_5_n_0\
    );
\rx_data[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(87),
      I2 => data1(95),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(79),
      O => \rx_data[31]_i_6_n_0\
    );
\rx_data[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(39),
      I2 => data1(47),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(31),
      O => \rx_data[31]_i_7_n_0\
    );
\rx_data[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(63),
      I2 => data1(71),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(55),
      O => \rx_data[31]_i_8_n_0\
    );
\rx_data[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[32]_i_2_n_0\,
      I4 => \rx_data[32]_i_3_n_0\,
      O => \rx_data[32]_i_1_n_0\
    );
\rx_data[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[32]_i_4_n_0\,
      I2 => \rx_data[32]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[32]_i_6_n_0\,
      O => \rx_data[32]_i_2_n_0\
    );
\rx_data[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[32]_i_7_n_0\,
      I2 => \rx_data[32]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(32),
      O => \rx_data[32]_i_3_n_0\
    );
\rx_data[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(112),
      I2 => link_data(0),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(104),
      O => \rx_data[32]_i_4_n_0\
    );
\rx_data[32]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(16),
      I2 => link_data(24),
      I3 => sel0(1),
      I4 => link_data(8),
      O => \rx_data[32]_i_5_n_0\
    );
\rx_data[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(88),
      I2 => data1(96),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(80),
      O => \rx_data[32]_i_6_n_0\
    );
\rx_data[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(40),
      I2 => data1(48),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(32),
      O => \rx_data[32]_i_7_n_0\
    );
\rx_data[32]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(64),
      I2 => data1(72),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(56),
      O => \rx_data[32]_i_8_n_0\
    );
\rx_data[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[33]_i_2_n_0\,
      I4 => \rx_data[33]_i_3_n_0\,
      O => \rx_data[33]_i_1_n_0\
    );
\rx_data[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[33]_i_4_n_0\,
      I2 => \rx_data[33]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[33]_i_6_n_0\,
      O => \rx_data[33]_i_2_n_0\
    );
\rx_data[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[33]_i_7_n_0\,
      I2 => \rx_data[33]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(33),
      O => \rx_data[33]_i_3_n_0\
    );
\rx_data[33]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(113),
      I2 => link_data(1),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(105),
      O => \rx_data[33]_i_4_n_0\
    );
\rx_data[33]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(17),
      I2 => link_data(25),
      I3 => sel0(1),
      I4 => link_data(9),
      O => \rx_data[33]_i_5_n_0\
    );
\rx_data[33]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(89),
      I2 => data1(97),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(81),
      O => \rx_data[33]_i_6_n_0\
    );
\rx_data[33]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(41),
      I2 => data1(49),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(33),
      O => \rx_data[33]_i_7_n_0\
    );
\rx_data[33]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(65),
      I2 => data1(73),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(57),
      O => \rx_data[33]_i_8_n_0\
    );
\rx_data[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[34]_i_2_n_0\,
      I4 => \rx_data[34]_i_3_n_0\,
      O => \rx_data[34]_i_1_n_0\
    );
\rx_data[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[34]_i_4_n_0\,
      I2 => \rx_data[34]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[34]_i_6_n_0\,
      O => \rx_data[34]_i_2_n_0\
    );
\rx_data[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[34]_i_7_n_0\,
      I2 => \rx_data[34]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(34),
      O => \rx_data[34]_i_3_n_0\
    );
\rx_data[34]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(114),
      I2 => link_data(2),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(106),
      O => \rx_data[34]_i_4_n_0\
    );
\rx_data[34]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(18),
      I2 => link_data(26),
      I3 => sel0(1),
      I4 => link_data(10),
      O => \rx_data[34]_i_5_n_0\
    );
\rx_data[34]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(90),
      I2 => data1(98),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(82),
      O => \rx_data[34]_i_6_n_0\
    );
\rx_data[34]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(42),
      I2 => data1(50),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(34),
      O => \rx_data[34]_i_7_n_0\
    );
\rx_data[34]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(66),
      I2 => data1(74),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(58),
      O => \rx_data[34]_i_8_n_0\
    );
\rx_data[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[35]_i_2_n_0\,
      I4 => \rx_data[35]_i_3_n_0\,
      O => \rx_data[35]_i_1_n_0\
    );
\rx_data[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[35]_i_4_n_0\,
      I2 => \rx_data[35]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[35]_i_6_n_0\,
      O => \rx_data[35]_i_2_n_0\
    );
\rx_data[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[35]_i_7_n_0\,
      I2 => \rx_data[35]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(35),
      O => \rx_data[35]_i_3_n_0\
    );
\rx_data[35]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(115),
      I2 => link_data(3),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(107),
      O => \rx_data[35]_i_4_n_0\
    );
\rx_data[35]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(19),
      I2 => link_data(27),
      I3 => sel0(1),
      I4 => link_data(11),
      O => \rx_data[35]_i_5_n_0\
    );
\rx_data[35]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(91),
      I2 => data1(99),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(83),
      O => \rx_data[35]_i_6_n_0\
    );
\rx_data[35]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(43),
      I2 => data1(51),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(35),
      O => \rx_data[35]_i_7_n_0\
    );
\rx_data[35]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(67),
      I2 => data1(75),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(59),
      O => \rx_data[35]_i_8_n_0\
    );
\rx_data[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[36]_i_2_n_0\,
      I4 => \rx_data[36]_i_3_n_0\,
      O => \rx_data[36]_i_1_n_0\
    );
\rx_data[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[36]_i_4_n_0\,
      I2 => \rx_data[36]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[36]_i_6_n_0\,
      O => \rx_data[36]_i_2_n_0\
    );
\rx_data[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[36]_i_7_n_0\,
      I2 => \rx_data[36]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(36),
      O => \rx_data[36]_i_3_n_0\
    );
\rx_data[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(116),
      I2 => link_data(4),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(108),
      O => \rx_data[36]_i_4_n_0\
    );
\rx_data[36]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(20),
      I2 => link_data(28),
      I3 => sel0(1),
      I4 => link_data(12),
      O => \rx_data[36]_i_5_n_0\
    );
\rx_data[36]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(92),
      I2 => data1(100),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(84),
      O => \rx_data[36]_i_6_n_0\
    );
\rx_data[36]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(44),
      I2 => data1(52),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(36),
      O => \rx_data[36]_i_7_n_0\
    );
\rx_data[36]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(68),
      I2 => data1(76),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(60),
      O => \rx_data[36]_i_8_n_0\
    );
\rx_data[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[37]_i_2_n_0\,
      I4 => \rx_data[37]_i_3_n_0\,
      O => \rx_data[37]_i_1_n_0\
    );
\rx_data[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[37]_i_4_n_0\,
      I2 => \rx_data[37]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[37]_i_6_n_0\,
      O => \rx_data[37]_i_2_n_0\
    );
\rx_data[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[37]_i_7_n_0\,
      I2 => \rx_data[37]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(37),
      O => \rx_data[37]_i_3_n_0\
    );
\rx_data[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(117),
      I2 => link_data(5),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(109),
      O => \rx_data[37]_i_4_n_0\
    );
\rx_data[37]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(21),
      I2 => link_data(29),
      I3 => sel0(1),
      I4 => link_data(13),
      O => \rx_data[37]_i_5_n_0\
    );
\rx_data[37]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(93),
      I2 => data1(101),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(85),
      O => \rx_data[37]_i_6_n_0\
    );
\rx_data[37]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(45),
      I2 => data1(53),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(37),
      O => \rx_data[37]_i_7_n_0\
    );
\rx_data[37]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(69),
      I2 => data1(77),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(61),
      O => \rx_data[37]_i_8_n_0\
    );
\rx_data[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[38]_i_2_n_0\,
      I4 => \rx_data[38]_i_3_n_0\,
      O => \rx_data[38]_i_1_n_0\
    );
\rx_data[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[38]_i_4_n_0\,
      I2 => \rx_data[38]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[38]_i_6_n_0\,
      O => \rx_data[38]_i_2_n_0\
    );
\rx_data[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[38]_i_7_n_0\,
      I2 => \rx_data[38]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(38),
      O => \rx_data[38]_i_3_n_0\
    );
\rx_data[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(118),
      I2 => link_data(6),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(110),
      O => \rx_data[38]_i_4_n_0\
    );
\rx_data[38]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(22),
      I2 => link_data(30),
      I3 => sel0(1),
      I4 => link_data(14),
      O => \rx_data[38]_i_5_n_0\
    );
\rx_data[38]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(94),
      I2 => data1(102),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(86),
      O => \rx_data[38]_i_6_n_0\
    );
\rx_data[38]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(46),
      I2 => data1(54),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(38),
      O => \rx_data[38]_i_7_n_0\
    );
\rx_data[38]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(70),
      I2 => data1(78),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(62),
      O => \rx_data[38]_i_8_n_0\
    );
\rx_data[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[39]_i_2_n_0\,
      I4 => \rx_data[39]_i_3_n_0\,
      O => \rx_data[39]_i_1_n_0\
    );
\rx_data[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[39]_i_4_n_0\,
      I2 => \rx_data[39]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[39]_i_6_n_0\,
      O => \rx_data[39]_i_2_n_0\
    );
\rx_data[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[39]_i_7_n_0\,
      I2 => \rx_data[39]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(39),
      O => \rx_data[39]_i_3_n_0\
    );
\rx_data[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(119),
      I2 => link_data(7),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(111),
      O => \rx_data[39]_i_4_n_0\
    );
\rx_data[39]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(23),
      I2 => link_data(31),
      I3 => sel0(1),
      I4 => link_data(15),
      O => \rx_data[39]_i_5_n_0\
    );
\rx_data[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(95),
      I2 => data1(103),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(87),
      O => \rx_data[39]_i_6_n_0\
    );
\rx_data[39]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(47),
      I2 => data1(55),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(39),
      O => \rx_data[39]_i_7_n_0\
    );
\rx_data[39]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(71),
      I2 => data1(79),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(63),
      O => \rx_data[39]_i_8_n_0\
    );
\rx_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[3]_i_2_n_0\,
      I4 => \rx_data[3]_i_3_n_0\,
      O => \rx_data[3]_i_1_n_0\
    );
\rx_data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[3]_i_4_n_0\,
      I2 => \rx_data[3]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[3]_i_6_n_0\,
      O => \rx_data[3]_i_2_n_0\
    );
\rx_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[3]_i_7_n_0\,
      I2 => \rx_data[3]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(3),
      O => \rx_data[3]_i_3_n_0\
    );
\rx_data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(83),
      I2 => data1(91),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(75),
      O => \rx_data[3]_i_4_n_0\
    );
\rx_data[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(107),
      I2 => data1(115),
      I3 => sel0(1),
      I4 => data1(99),
      O => \rx_data[3]_i_5_n_0\
    );
\rx_data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(59),
      I2 => data1(67),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(51),
      O => \rx_data[3]_i_6_n_0\
    );
\rx_data[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(11),
      I2 => data1(19),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(3),
      O => \rx_data[3]_i_7_n_0\
    );
\rx_data[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(35),
      I2 => data1(43),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(27),
      O => \rx_data[3]_i_8_n_0\
    );
\rx_data[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[40]_i_2_n_0\,
      I4 => \rx_data[40]_i_3_n_0\,
      O => \rx_data[40]_i_1_n_0\
    );
\rx_data[40]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[40]_i_4_n_0\,
      I2 => \rx_data[40]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[40]_i_6_n_0\,
      O => \rx_data[40]_i_2_n_0\
    );
\rx_data[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[40]_i_7_n_0\,
      I2 => \rx_data[40]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(40),
      O => \rx_data[40]_i_3_n_0\
    );
\rx_data[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(0),
      I2 => link_data(8),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(112),
      O => \rx_data[40]_i_4_n_0\
    );
\rx_data[40]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(24),
      I2 => link_data(32),
      I3 => sel0(1),
      I4 => link_data(16),
      O => \rx_data[40]_i_5_n_0\
    );
\rx_data[40]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(96),
      I2 => data1(104),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(88),
      O => \rx_data[40]_i_6_n_0\
    );
\rx_data[40]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(48),
      I2 => data1(56),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(40),
      O => \rx_data[40]_i_7_n_0\
    );
\rx_data[40]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(72),
      I2 => data1(80),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(64),
      O => \rx_data[40]_i_8_n_0\
    );
\rx_data[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[41]_i_2_n_0\,
      I4 => \rx_data[41]_i_3_n_0\,
      O => \rx_data[41]_i_1_n_0\
    );
\rx_data[41]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[41]_i_4_n_0\,
      I2 => \rx_data[41]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[41]_i_6_n_0\,
      O => \rx_data[41]_i_2_n_0\
    );
\rx_data[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[41]_i_7_n_0\,
      I2 => \rx_data[41]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(41),
      O => \rx_data[41]_i_3_n_0\
    );
\rx_data[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(1),
      I2 => link_data(9),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(113),
      O => \rx_data[41]_i_4_n_0\
    );
\rx_data[41]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(25),
      I2 => link_data(33),
      I3 => sel0(1),
      I4 => link_data(17),
      O => \rx_data[41]_i_5_n_0\
    );
\rx_data[41]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(97),
      I2 => data1(105),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(89),
      O => \rx_data[41]_i_6_n_0\
    );
\rx_data[41]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(49),
      I2 => data1(57),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(41),
      O => \rx_data[41]_i_7_n_0\
    );
\rx_data[41]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(73),
      I2 => data1(81),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(65),
      O => \rx_data[41]_i_8_n_0\
    );
\rx_data[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[42]_i_2_n_0\,
      I4 => \rx_data[42]_i_3_n_0\,
      O => \rx_data[42]_i_1_n_0\
    );
\rx_data[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[42]_i_4_n_0\,
      I2 => \rx_data[42]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[42]_i_6_n_0\,
      O => \rx_data[42]_i_2_n_0\
    );
\rx_data[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[42]_i_7_n_0\,
      I2 => \rx_data[42]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(42),
      O => \rx_data[42]_i_3_n_0\
    );
\rx_data[42]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(2),
      I2 => link_data(10),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(114),
      O => \rx_data[42]_i_4_n_0\
    );
\rx_data[42]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(26),
      I2 => link_data(34),
      I3 => sel0(1),
      I4 => link_data(18),
      O => \rx_data[42]_i_5_n_0\
    );
\rx_data[42]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(98),
      I2 => data1(106),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(90),
      O => \rx_data[42]_i_6_n_0\
    );
\rx_data[42]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(50),
      I2 => data1(58),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(42),
      O => \rx_data[42]_i_7_n_0\
    );
\rx_data[42]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(74),
      I2 => data1(82),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(66),
      O => \rx_data[42]_i_8_n_0\
    );
\rx_data[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[43]_i_2_n_0\,
      I4 => \rx_data[43]_i_3_n_0\,
      O => \rx_data[43]_i_1_n_0\
    );
\rx_data[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[43]_i_4_n_0\,
      I2 => \rx_data[43]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[43]_i_6_n_0\,
      O => \rx_data[43]_i_2_n_0\
    );
\rx_data[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[43]_i_7_n_0\,
      I2 => \rx_data[43]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(43),
      O => \rx_data[43]_i_3_n_0\
    );
\rx_data[43]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(3),
      I2 => link_data(11),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(115),
      O => \rx_data[43]_i_4_n_0\
    );
\rx_data[43]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(27),
      I2 => link_data(35),
      I3 => sel0(1),
      I4 => link_data(19),
      O => \rx_data[43]_i_5_n_0\
    );
\rx_data[43]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(99),
      I2 => data1(107),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(91),
      O => \rx_data[43]_i_6_n_0\
    );
\rx_data[43]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(51),
      I2 => data1(59),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(43),
      O => \rx_data[43]_i_7_n_0\
    );
\rx_data[43]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(75),
      I2 => data1(83),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(67),
      O => \rx_data[43]_i_8_n_0\
    );
\rx_data[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[44]_i_2_n_0\,
      I4 => \rx_data[44]_i_3_n_0\,
      O => \rx_data[44]_i_1_n_0\
    );
\rx_data[44]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[44]_i_4_n_0\,
      I2 => \rx_data[44]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[44]_i_6_n_0\,
      O => \rx_data[44]_i_2_n_0\
    );
\rx_data[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[44]_i_7_n_0\,
      I2 => \rx_data[44]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(44),
      O => \rx_data[44]_i_3_n_0\
    );
\rx_data[44]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(4),
      I2 => link_data(12),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(116),
      O => \rx_data[44]_i_4_n_0\
    );
\rx_data[44]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(28),
      I2 => link_data(36),
      I3 => sel0(1),
      I4 => link_data(20),
      O => \rx_data[44]_i_5_n_0\
    );
\rx_data[44]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(100),
      I2 => data1(108),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(92),
      O => \rx_data[44]_i_6_n_0\
    );
\rx_data[44]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(52),
      I2 => data1(60),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(44),
      O => \rx_data[44]_i_7_n_0\
    );
\rx_data[44]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(76),
      I2 => data1(84),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(68),
      O => \rx_data[44]_i_8_n_0\
    );
\rx_data[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[45]_i_2_n_0\,
      I4 => \rx_data[45]_i_3_n_0\,
      O => \rx_data[45]_i_1_n_0\
    );
\rx_data[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[45]_i_4_n_0\,
      I2 => \rx_data[45]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[45]_i_6_n_0\,
      O => \rx_data[45]_i_2_n_0\
    );
\rx_data[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[45]_i_7_n_0\,
      I2 => \rx_data[45]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(45),
      O => \rx_data[45]_i_3_n_0\
    );
\rx_data[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(5),
      I2 => link_data(13),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(117),
      O => \rx_data[45]_i_4_n_0\
    );
\rx_data[45]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(29),
      I2 => link_data(37),
      I3 => sel0(1),
      I4 => link_data(21),
      O => \rx_data[45]_i_5_n_0\
    );
\rx_data[45]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(101),
      I2 => data1(109),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(93),
      O => \rx_data[45]_i_6_n_0\
    );
\rx_data[45]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(53),
      I2 => data1(61),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(45),
      O => \rx_data[45]_i_7_n_0\
    );
\rx_data[45]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(77),
      I2 => data1(85),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(69),
      O => \rx_data[45]_i_8_n_0\
    );
\rx_data[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[46]_i_2_n_0\,
      I4 => \rx_data[46]_i_3_n_0\,
      O => \rx_data[46]_i_1_n_0\
    );
\rx_data[46]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[46]_i_4_n_0\,
      I2 => \rx_data[46]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[46]_i_6_n_0\,
      O => \rx_data[46]_i_2_n_0\
    );
\rx_data[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[46]_i_7_n_0\,
      I2 => \rx_data[46]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(46),
      O => \rx_data[46]_i_3_n_0\
    );
\rx_data[46]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(6),
      I2 => link_data(14),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(118),
      O => \rx_data[46]_i_4_n_0\
    );
\rx_data[46]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(30),
      I2 => link_data(38),
      I3 => sel0(1),
      I4 => link_data(22),
      O => \rx_data[46]_i_5_n_0\
    );
\rx_data[46]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(102),
      I2 => data1(110),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(94),
      O => \rx_data[46]_i_6_n_0\
    );
\rx_data[46]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(54),
      I2 => data1(62),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(46),
      O => \rx_data[46]_i_7_n_0\
    );
\rx_data[46]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(78),
      I2 => data1(86),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(70),
      O => \rx_data[46]_i_8_n_0\
    );
\rx_data[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[47]_i_2_n_0\,
      I4 => \rx_data[47]_i_3_n_0\,
      O => \rx_data[47]_i_1_n_0\
    );
\rx_data[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[47]_i_4_n_0\,
      I2 => \rx_data[47]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[47]_i_6_n_0\,
      O => \rx_data[47]_i_2_n_0\
    );
\rx_data[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[47]_i_7_n_0\,
      I2 => \rx_data[47]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(47),
      O => \rx_data[47]_i_3_n_0\
    );
\rx_data[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(7),
      I2 => link_data(15),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(119),
      O => \rx_data[47]_i_4_n_0\
    );
\rx_data[47]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(31),
      I2 => link_data(39),
      I3 => sel0(1),
      I4 => link_data(23),
      O => \rx_data[47]_i_5_n_0\
    );
\rx_data[47]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(103),
      I2 => data1(111),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(95),
      O => \rx_data[47]_i_6_n_0\
    );
\rx_data[47]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(55),
      I2 => data1(63),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(47),
      O => \rx_data[47]_i_7_n_0\
    );
\rx_data[47]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(79),
      I2 => data1(87),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(71),
      O => \rx_data[47]_i_8_n_0\
    );
\rx_data[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[48]_i_2_n_0\,
      I4 => \rx_data[48]_i_3_n_0\,
      O => \rx_data[48]_i_1_n_0\
    );
\rx_data[48]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[48]_i_4_n_0\,
      I2 => \rx_data[48]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[48]_i_6_n_0\,
      O => \rx_data[48]_i_2_n_0\
    );
\rx_data[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[48]_i_7_n_0\,
      I2 => \rx_data[48]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(48),
      O => \rx_data[48]_i_3_n_0\
    );
\rx_data[48]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(8),
      I2 => link_data(16),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(0),
      O => \rx_data[48]_i_4_n_0\
    );
\rx_data[48]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(32),
      I2 => link_data(40),
      I3 => sel0(1),
      I4 => link_data(24),
      O => \rx_data[48]_i_5_n_0\
    );
\rx_data[48]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(104),
      I2 => data1(112),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(96),
      O => \rx_data[48]_i_6_n_0\
    );
\rx_data[48]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(56),
      I2 => data1(64),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(48),
      O => \rx_data[48]_i_7_n_0\
    );
\rx_data[48]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(80),
      I2 => data1(88),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(72),
      O => \rx_data[48]_i_8_n_0\
    );
\rx_data[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[49]_i_2_n_0\,
      I4 => \rx_data[49]_i_3_n_0\,
      O => \rx_data[49]_i_1_n_0\
    );
\rx_data[49]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[49]_i_4_n_0\,
      I2 => \rx_data[49]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[49]_i_6_n_0\,
      O => \rx_data[49]_i_2_n_0\
    );
\rx_data[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[49]_i_7_n_0\,
      I2 => \rx_data[49]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(49),
      O => \rx_data[49]_i_3_n_0\
    );
\rx_data[49]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(9),
      I2 => link_data(17),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(1),
      O => \rx_data[49]_i_4_n_0\
    );
\rx_data[49]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(33),
      I2 => link_data(41),
      I3 => sel0(1),
      I4 => link_data(25),
      O => \rx_data[49]_i_5_n_0\
    );
\rx_data[49]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(105),
      I2 => data1(113),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(97),
      O => \rx_data[49]_i_6_n_0\
    );
\rx_data[49]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(57),
      I2 => data1(65),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(49),
      O => \rx_data[49]_i_7_n_0\
    );
\rx_data[49]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(81),
      I2 => data1(89),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(73),
      O => \rx_data[49]_i_8_n_0\
    );
\rx_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[4]_i_2_n_0\,
      I4 => \rx_data[4]_i_3_n_0\,
      O => \rx_data[4]_i_1_n_0\
    );
\rx_data[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[4]_i_4_n_0\,
      I2 => \rx_data[4]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[4]_i_6_n_0\,
      O => \rx_data[4]_i_2_n_0\
    );
\rx_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[4]_i_7_n_0\,
      I2 => \rx_data[4]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(4),
      O => \rx_data[4]_i_3_n_0\
    );
\rx_data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(84),
      I2 => data1(92),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(76),
      O => \rx_data[4]_i_4_n_0\
    );
\rx_data[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(108),
      I2 => data1(116),
      I3 => sel0(1),
      I4 => data1(100),
      O => \rx_data[4]_i_5_n_0\
    );
\rx_data[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(60),
      I2 => data1(68),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(52),
      O => \rx_data[4]_i_6_n_0\
    );
\rx_data[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(12),
      I2 => data1(20),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(4),
      O => \rx_data[4]_i_7_n_0\
    );
\rx_data[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(36),
      I2 => data1(44),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(28),
      O => \rx_data[4]_i_8_n_0\
    );
\rx_data[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[50]_i_2_n_0\,
      I4 => \rx_data[50]_i_3_n_0\,
      O => \rx_data[50]_i_1_n_0\
    );
\rx_data[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[50]_i_4_n_0\,
      I2 => \rx_data[50]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[50]_i_6_n_0\,
      O => \rx_data[50]_i_2_n_0\
    );
\rx_data[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[50]_i_7_n_0\,
      I2 => \rx_data[50]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(50),
      O => \rx_data[50]_i_3_n_0\
    );
\rx_data[50]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(10),
      I2 => link_data(18),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(2),
      O => \rx_data[50]_i_4_n_0\
    );
\rx_data[50]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(34),
      I2 => link_data(42),
      I3 => sel0(1),
      I4 => link_data(26),
      O => \rx_data[50]_i_5_n_0\
    );
\rx_data[50]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(106),
      I2 => data1(114),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(98),
      O => \rx_data[50]_i_6_n_0\
    );
\rx_data[50]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(58),
      I2 => data1(66),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(50),
      O => \rx_data[50]_i_7_n_0\
    );
\rx_data[50]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(82),
      I2 => data1(90),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(74),
      O => \rx_data[50]_i_8_n_0\
    );
\rx_data[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[51]_i_2_n_0\,
      I4 => \rx_data[51]_i_3_n_0\,
      O => \rx_data[51]_i_1_n_0\
    );
\rx_data[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[51]_i_4_n_0\,
      I2 => \rx_data[51]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[51]_i_6_n_0\,
      O => \rx_data[51]_i_2_n_0\
    );
\rx_data[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[51]_i_7_n_0\,
      I2 => \rx_data[51]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(51),
      O => \rx_data[51]_i_3_n_0\
    );
\rx_data[51]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(11),
      I2 => link_data(19),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(3),
      O => \rx_data[51]_i_4_n_0\
    );
\rx_data[51]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(35),
      I2 => link_data(43),
      I3 => sel0(1),
      I4 => link_data(27),
      O => \rx_data[51]_i_5_n_0\
    );
\rx_data[51]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(107),
      I2 => data1(115),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(99),
      O => \rx_data[51]_i_6_n_0\
    );
\rx_data[51]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(59),
      I2 => data1(67),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(51),
      O => \rx_data[51]_i_7_n_0\
    );
\rx_data[51]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(83),
      I2 => data1(91),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(75),
      O => \rx_data[51]_i_8_n_0\
    );
\rx_data[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[52]_i_2_n_0\,
      I4 => \rx_data[52]_i_3_n_0\,
      O => \rx_data[52]_i_1_n_0\
    );
\rx_data[52]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[52]_i_4_n_0\,
      I2 => \rx_data[52]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[52]_i_6_n_0\,
      O => \rx_data[52]_i_2_n_0\
    );
\rx_data[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[52]_i_7_n_0\,
      I2 => \rx_data[52]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(52),
      O => \rx_data[52]_i_3_n_0\
    );
\rx_data[52]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(12),
      I2 => link_data(20),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(4),
      O => \rx_data[52]_i_4_n_0\
    );
\rx_data[52]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(36),
      I2 => link_data(44),
      I3 => sel0(1),
      I4 => link_data(28),
      O => \rx_data[52]_i_5_n_0\
    );
\rx_data[52]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(108),
      I2 => data1(116),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(100),
      O => \rx_data[52]_i_6_n_0\
    );
\rx_data[52]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(60),
      I2 => data1(68),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(52),
      O => \rx_data[52]_i_7_n_0\
    );
\rx_data[52]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(84),
      I2 => data1(92),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(76),
      O => \rx_data[52]_i_8_n_0\
    );
\rx_data[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[53]_i_2_n_0\,
      I4 => \rx_data[53]_i_3_n_0\,
      O => \rx_data[53]_i_1_n_0\
    );
\rx_data[53]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[53]_i_4_n_0\,
      I2 => \rx_data[53]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[53]_i_6_n_0\,
      O => \rx_data[53]_i_2_n_0\
    );
\rx_data[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[53]_i_7_n_0\,
      I2 => \rx_data[53]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(53),
      O => \rx_data[53]_i_3_n_0\
    );
\rx_data[53]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(13),
      I2 => link_data(21),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(5),
      O => \rx_data[53]_i_4_n_0\
    );
\rx_data[53]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(37),
      I2 => link_data(45),
      I3 => sel0(1),
      I4 => link_data(29),
      O => \rx_data[53]_i_5_n_0\
    );
\rx_data[53]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(109),
      I2 => data1(117),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(101),
      O => \rx_data[53]_i_6_n_0\
    );
\rx_data[53]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(61),
      I2 => data1(69),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(53),
      O => \rx_data[53]_i_7_n_0\
    );
\rx_data[53]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(85),
      I2 => data1(93),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(77),
      O => \rx_data[53]_i_8_n_0\
    );
\rx_data[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[54]_i_2_n_0\,
      I4 => \rx_data[54]_i_3_n_0\,
      O => \rx_data[54]_i_1_n_0\
    );
\rx_data[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[54]_i_4_n_0\,
      I2 => \rx_data[54]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[54]_i_6_n_0\,
      O => \rx_data[54]_i_2_n_0\
    );
\rx_data[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[54]_i_7_n_0\,
      I2 => \rx_data[54]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(54),
      O => \rx_data[54]_i_3_n_0\
    );
\rx_data[54]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(14),
      I2 => link_data(22),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(6),
      O => \rx_data[54]_i_4_n_0\
    );
\rx_data[54]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(38),
      I2 => link_data(46),
      I3 => sel0(1),
      I4 => link_data(30),
      O => \rx_data[54]_i_5_n_0\
    );
\rx_data[54]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(110),
      I2 => data1(118),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(102),
      O => \rx_data[54]_i_6_n_0\
    );
\rx_data[54]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(62),
      I2 => data1(70),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(54),
      O => \rx_data[54]_i_7_n_0\
    );
\rx_data[54]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(86),
      I2 => data1(94),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(78),
      O => \rx_data[54]_i_8_n_0\
    );
\rx_data[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[55]_i_2_n_0\,
      I4 => \rx_data[55]_i_3_n_0\,
      O => \rx_data[55]_i_1_n_0\
    );
\rx_data[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[55]_i_4_n_0\,
      I2 => \rx_data[55]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[55]_i_6_n_0\,
      O => \rx_data[55]_i_2_n_0\
    );
\rx_data[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[55]_i_7_n_0\,
      I2 => \rx_data[55]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(55),
      O => \rx_data[55]_i_3_n_0\
    );
\rx_data[55]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(15),
      I2 => link_data(23),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(7),
      O => \rx_data[55]_i_4_n_0\
    );
\rx_data[55]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(39),
      I2 => link_data(47),
      I3 => sel0(1),
      I4 => link_data(31),
      O => \rx_data[55]_i_5_n_0\
    );
\rx_data[55]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(111),
      I2 => data1(119),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(103),
      O => \rx_data[55]_i_6_n_0\
    );
\rx_data[55]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(63),
      I2 => data1(71),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(55),
      O => \rx_data[55]_i_7_n_0\
    );
\rx_data[55]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(87),
      I2 => data1(95),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(79),
      O => \rx_data[55]_i_8_n_0\
    );
\rx_data[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[56]_i_2_n_0\,
      I4 => \rx_data[56]_i_3_n_0\,
      O => \rx_data[56]_i_1_n_0\
    );
\rx_data[56]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[56]_i_4_n_0\,
      I2 => \rx_data[56]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[56]_i_6_n_0\,
      O => \rx_data[56]_i_2_n_0\
    );
\rx_data[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[56]_i_7_n_0\,
      I2 => \rx_data[56]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(56),
      O => \rx_data[56]_i_3_n_0\
    );
\rx_data[56]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(16),
      I2 => link_data(24),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(8),
      O => \rx_data[56]_i_4_n_0\
    );
\rx_data[56]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(40),
      I2 => link_data(48),
      I3 => sel0(1),
      I4 => link_data(32),
      O => \rx_data[56]_i_5_n_0\
    );
\rx_data[56]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(112),
      I2 => link_data(0),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(104),
      O => \rx_data[56]_i_6_n_0\
    );
\rx_data[56]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(64),
      I2 => data1(72),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(56),
      O => \rx_data[56]_i_7_n_0\
    );
\rx_data[56]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(88),
      I2 => data1(96),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(80),
      O => \rx_data[56]_i_8_n_0\
    );
\rx_data[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[57]_i_2_n_0\,
      I4 => \rx_data[57]_i_3_n_0\,
      O => \rx_data[57]_i_1_n_0\
    );
\rx_data[57]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[57]_i_4_n_0\,
      I2 => \rx_data[57]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[57]_i_6_n_0\,
      O => \rx_data[57]_i_2_n_0\
    );
\rx_data[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[57]_i_7_n_0\,
      I2 => \rx_data[57]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(57),
      O => \rx_data[57]_i_3_n_0\
    );
\rx_data[57]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(17),
      I2 => link_data(25),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(9),
      O => \rx_data[57]_i_4_n_0\
    );
\rx_data[57]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(41),
      I2 => link_data(49),
      I3 => sel0(1),
      I4 => link_data(33),
      O => \rx_data[57]_i_5_n_0\
    );
\rx_data[57]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(113),
      I2 => link_data(1),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(105),
      O => \rx_data[57]_i_6_n_0\
    );
\rx_data[57]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(65),
      I2 => data1(73),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(57),
      O => \rx_data[57]_i_7_n_0\
    );
\rx_data[57]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(89),
      I2 => data1(97),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(81),
      O => \rx_data[57]_i_8_n_0\
    );
\rx_data[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[58]_i_2_n_0\,
      I4 => \rx_data[58]_i_3_n_0\,
      O => \rx_data[58]_i_1_n_0\
    );
\rx_data[58]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[58]_i_4_n_0\,
      I2 => \rx_data[58]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[58]_i_6_n_0\,
      O => \rx_data[58]_i_2_n_0\
    );
\rx_data[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[58]_i_7_n_0\,
      I2 => \rx_data[58]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(58),
      O => \rx_data[58]_i_3_n_0\
    );
\rx_data[58]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(18),
      I2 => link_data(26),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(10),
      O => \rx_data[58]_i_4_n_0\
    );
\rx_data[58]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(42),
      I2 => link_data(50),
      I3 => sel0(1),
      I4 => link_data(34),
      O => \rx_data[58]_i_5_n_0\
    );
\rx_data[58]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(114),
      I2 => link_data(2),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(106),
      O => \rx_data[58]_i_6_n_0\
    );
\rx_data[58]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(66),
      I2 => data1(74),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(58),
      O => \rx_data[58]_i_7_n_0\
    );
\rx_data[58]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(90),
      I2 => data1(98),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(82),
      O => \rx_data[58]_i_8_n_0\
    );
\rx_data[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[59]_i_2_n_0\,
      I4 => \rx_data[59]_i_3_n_0\,
      O => \rx_data[59]_i_1_n_0\
    );
\rx_data[59]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[59]_i_4_n_0\,
      I2 => \rx_data[59]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[59]_i_6_n_0\,
      O => \rx_data[59]_i_2_n_0\
    );
\rx_data[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[59]_i_7_n_0\,
      I2 => \rx_data[59]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(59),
      O => \rx_data[59]_i_3_n_0\
    );
\rx_data[59]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(19),
      I2 => link_data(27),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(11),
      O => \rx_data[59]_i_4_n_0\
    );
\rx_data[59]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(43),
      I2 => link_data(51),
      I3 => sel0(1),
      I4 => link_data(35),
      O => \rx_data[59]_i_5_n_0\
    );
\rx_data[59]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(115),
      I2 => link_data(3),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(107),
      O => \rx_data[59]_i_6_n_0\
    );
\rx_data[59]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(67),
      I2 => data1(75),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(59),
      O => \rx_data[59]_i_7_n_0\
    );
\rx_data[59]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(91),
      I2 => data1(99),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(83),
      O => \rx_data[59]_i_8_n_0\
    );
\rx_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[5]_i_2_n_0\,
      I4 => \rx_data[5]_i_3_n_0\,
      O => \rx_data[5]_i_1_n_0\
    );
\rx_data[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[5]_i_4_n_0\,
      I2 => \rx_data[5]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[5]_i_6_n_0\,
      O => \rx_data[5]_i_2_n_0\
    );
\rx_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[5]_i_7_n_0\,
      I2 => \rx_data[5]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(5),
      O => \rx_data[5]_i_3_n_0\
    );
\rx_data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(85),
      I2 => data1(93),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(77),
      O => \rx_data[5]_i_4_n_0\
    );
\rx_data[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(109),
      I2 => data1(117),
      I3 => sel0(1),
      I4 => data1(101),
      O => \rx_data[5]_i_5_n_0\
    );
\rx_data[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(61),
      I2 => data1(69),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(53),
      O => \rx_data[5]_i_6_n_0\
    );
\rx_data[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(13),
      I2 => data1(21),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(5),
      O => \rx_data[5]_i_7_n_0\
    );
\rx_data[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(37),
      I2 => data1(45),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(29),
      O => \rx_data[5]_i_8_n_0\
    );
\rx_data[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[60]_i_2_n_0\,
      I4 => \rx_data[60]_i_3_n_0\,
      O => \rx_data[60]_i_1_n_0\
    );
\rx_data[60]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[60]_i_4_n_0\,
      I2 => \rx_data[60]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[60]_i_6_n_0\,
      O => \rx_data[60]_i_2_n_0\
    );
\rx_data[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[60]_i_7_n_0\,
      I2 => \rx_data[60]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(60),
      O => \rx_data[60]_i_3_n_0\
    );
\rx_data[60]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(20),
      I2 => link_data(28),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(12),
      O => \rx_data[60]_i_4_n_0\
    );
\rx_data[60]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(44),
      I2 => link_data(52),
      I3 => sel0(1),
      I4 => link_data(36),
      O => \rx_data[60]_i_5_n_0\
    );
\rx_data[60]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(116),
      I2 => link_data(4),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(108),
      O => \rx_data[60]_i_6_n_0\
    );
\rx_data[60]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(68),
      I2 => data1(76),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(60),
      O => \rx_data[60]_i_7_n_0\
    );
\rx_data[60]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(92),
      I2 => data1(100),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(84),
      O => \rx_data[60]_i_8_n_0\
    );
\rx_data[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[61]_i_2_n_0\,
      I4 => \rx_data[61]_i_3_n_0\,
      O => \rx_data[61]_i_1_n_0\
    );
\rx_data[61]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[61]_i_4_n_0\,
      I2 => \rx_data[61]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[61]_i_6_n_0\,
      O => \rx_data[61]_i_2_n_0\
    );
\rx_data[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[61]_i_7_n_0\,
      I2 => \rx_data[61]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(61),
      O => \rx_data[61]_i_3_n_0\
    );
\rx_data[61]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(21),
      I2 => link_data(29),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(13),
      O => \rx_data[61]_i_4_n_0\
    );
\rx_data[61]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(45),
      I2 => link_data(53),
      I3 => sel0(1),
      I4 => link_data(37),
      O => \rx_data[61]_i_5_n_0\
    );
\rx_data[61]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(117),
      I2 => link_data(5),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(109),
      O => \rx_data[61]_i_6_n_0\
    );
\rx_data[61]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(69),
      I2 => data1(77),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(61),
      O => \rx_data[61]_i_7_n_0\
    );
\rx_data[61]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(93),
      I2 => data1(101),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(85),
      O => \rx_data[61]_i_8_n_0\
    );
\rx_data[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[62]_i_2_n_0\,
      I4 => \rx_data[62]_i_3_n_0\,
      O => \rx_data[62]_i_1_n_0\
    );
\rx_data[62]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[62]_i_4_n_0\,
      I2 => \rx_data[62]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[62]_i_6_n_0\,
      O => \rx_data[62]_i_2_n_0\
    );
\rx_data[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[62]_i_7_n_0\,
      I2 => \rx_data[62]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(62),
      O => \rx_data[62]_i_3_n_0\
    );
\rx_data[62]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(22),
      I2 => link_data(30),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(14),
      O => \rx_data[62]_i_4_n_0\
    );
\rx_data[62]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(46),
      I2 => link_data(54),
      I3 => sel0(1),
      I4 => link_data(38),
      O => \rx_data[62]_i_5_n_0\
    );
\rx_data[62]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(118),
      I2 => link_data(6),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(110),
      O => \rx_data[62]_i_6_n_0\
    );
\rx_data[62]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(70),
      I2 => data1(78),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(62),
      O => \rx_data[62]_i_7_n_0\
    );
\rx_data[62]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(94),
      I2 => data1(102),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(86),
      O => \rx_data[62]_i_8_n_0\
    );
\rx_data[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[63]_i_4_n_0\,
      I4 => \rx_data[63]_i_5_n_0\,
      O => \rx_data[63]_i_1_n_0\
    );
\rx_data[63]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(95),
      I2 => data1(103),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(87),
      O => \rx_data[63]_i_10_n_0\
    );
\rx_data[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sel0(12),
      I1 => sel0(11),
      I2 => sel0(13),
      O => \rx_data[63]_i_2_n_0\
    );
\rx_data[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sel0(9),
      I1 => sel0(8),
      I2 => sel0(10),
      O => \rx_data[63]_i_3_n_0\
    );
\rx_data[63]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[63]_i_6_n_0\,
      I2 => \rx_data[63]_i_7_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[63]_i_8_n_0\,
      O => \rx_data[63]_i_4_n_0\
    );
\rx_data[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_9_n_0\,
      I2 => \rx_data[63]_i_10_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(63),
      O => \rx_data[63]_i_5_n_0\
    );
\rx_data[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(23),
      I2 => link_data(31),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(15),
      O => \rx_data[63]_i_6_n_0\
    );
\rx_data[63]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(47),
      I2 => link_data(55),
      I3 => sel0(1),
      I4 => link_data(39),
      O => \rx_data[63]_i_7_n_0\
    );
\rx_data[63]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(119),
      I2 => link_data(7),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(111),
      O => \rx_data[63]_i_8_n_0\
    );
\rx_data[63]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(71),
      I2 => data1(79),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(63),
      O => \rx_data[63]_i_9_n_0\
    );
\rx_data[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[64]_i_2_n_0\,
      I4 => \rx_data[64]_i_3_n_0\,
      O => \rx_data[64]_i_1_n_0\
    );
\rx_data[64]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[64]_i_4_n_0\,
      I2 => \rx_data[64]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[64]_i_6_n_0\,
      O => \rx_data[64]_i_2_n_0\
    );
\rx_data[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[64]_i_7_n_0\,
      I2 => \rx_data[64]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(64),
      O => \rx_data[64]_i_3_n_0\
    );
\rx_data[64]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(24),
      I2 => link_data(32),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(16),
      O => \rx_data[64]_i_4_n_0\
    );
\rx_data[64]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(48),
      I2 => link_data(56),
      I3 => sel0(1),
      I4 => link_data(40),
      O => \rx_data[64]_i_5_n_0\
    );
\rx_data[64]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(0),
      I2 => link_data(8),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(112),
      O => \rx_data[64]_i_6_n_0\
    );
\rx_data[64]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(72),
      I2 => data1(80),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(64),
      O => \rx_data[64]_i_7_n_0\
    );
\rx_data[64]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(96),
      I2 => data1(104),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(88),
      O => \rx_data[64]_i_8_n_0\
    );
\rx_data[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[65]_i_2_n_0\,
      I4 => \rx_data[65]_i_3_n_0\,
      O => \rx_data[65]_i_1_n_0\
    );
\rx_data[65]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[65]_i_4_n_0\,
      I2 => \rx_data[65]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[65]_i_6_n_0\,
      O => \rx_data[65]_i_2_n_0\
    );
\rx_data[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[65]_i_7_n_0\,
      I2 => \rx_data[65]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(65),
      O => \rx_data[65]_i_3_n_0\
    );
\rx_data[65]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(25),
      I2 => link_data(33),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(17),
      O => \rx_data[65]_i_4_n_0\
    );
\rx_data[65]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(49),
      I2 => link_data(57),
      I3 => sel0(1),
      I4 => link_data(41),
      O => \rx_data[65]_i_5_n_0\
    );
\rx_data[65]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(1),
      I2 => link_data(9),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(113),
      O => \rx_data[65]_i_6_n_0\
    );
\rx_data[65]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(73),
      I2 => data1(81),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(65),
      O => \rx_data[65]_i_7_n_0\
    );
\rx_data[65]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(97),
      I2 => data1(105),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(89),
      O => \rx_data[65]_i_8_n_0\
    );
\rx_data[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[66]_i_2_n_0\,
      I4 => \rx_data[66]_i_3_n_0\,
      O => \rx_data[66]_i_1_n_0\
    );
\rx_data[66]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[66]_i_4_n_0\,
      I2 => \rx_data[66]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[66]_i_6_n_0\,
      O => \rx_data[66]_i_2_n_0\
    );
\rx_data[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[66]_i_7_n_0\,
      I2 => \rx_data[66]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(66),
      O => \rx_data[66]_i_3_n_0\
    );
\rx_data[66]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(26),
      I2 => link_data(34),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(18),
      O => \rx_data[66]_i_4_n_0\
    );
\rx_data[66]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(50),
      I2 => link_data(58),
      I3 => sel0(1),
      I4 => link_data(42),
      O => \rx_data[66]_i_5_n_0\
    );
\rx_data[66]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(2),
      I2 => link_data(10),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(114),
      O => \rx_data[66]_i_6_n_0\
    );
\rx_data[66]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(74),
      I2 => data1(82),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(66),
      O => \rx_data[66]_i_7_n_0\
    );
\rx_data[66]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(98),
      I2 => data1(106),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(90),
      O => \rx_data[66]_i_8_n_0\
    );
\rx_data[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[67]_i_2_n_0\,
      I4 => \rx_data[67]_i_3_n_0\,
      O => \rx_data[67]_i_1_n_0\
    );
\rx_data[67]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[67]_i_4_n_0\,
      I2 => \rx_data[67]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[67]_i_6_n_0\,
      O => \rx_data[67]_i_2_n_0\
    );
\rx_data[67]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[67]_i_7_n_0\,
      I2 => \rx_data[67]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(67),
      O => \rx_data[67]_i_3_n_0\
    );
\rx_data[67]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(27),
      I2 => link_data(35),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(19),
      O => \rx_data[67]_i_4_n_0\
    );
\rx_data[67]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(51),
      I2 => link_data(59),
      I3 => sel0(1),
      I4 => link_data(43),
      O => \rx_data[67]_i_5_n_0\
    );
\rx_data[67]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(3),
      I2 => link_data(11),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(115),
      O => \rx_data[67]_i_6_n_0\
    );
\rx_data[67]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(75),
      I2 => data1(83),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(67),
      O => \rx_data[67]_i_7_n_0\
    );
\rx_data[67]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(99),
      I2 => data1(107),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(91),
      O => \rx_data[67]_i_8_n_0\
    );
\rx_data[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[68]_i_2_n_0\,
      I4 => \rx_data[68]_i_3_n_0\,
      O => \rx_data[68]_i_1_n_0\
    );
\rx_data[68]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[68]_i_4_n_0\,
      I2 => \rx_data[68]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[68]_i_6_n_0\,
      O => \rx_data[68]_i_2_n_0\
    );
\rx_data[68]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[68]_i_7_n_0\,
      I2 => \rx_data[68]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(68),
      O => \rx_data[68]_i_3_n_0\
    );
\rx_data[68]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(28),
      I2 => link_data(36),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(20),
      O => \rx_data[68]_i_4_n_0\
    );
\rx_data[68]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(52),
      I2 => link_data(60),
      I3 => sel0(1),
      I4 => link_data(44),
      O => \rx_data[68]_i_5_n_0\
    );
\rx_data[68]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(4),
      I2 => link_data(12),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(116),
      O => \rx_data[68]_i_6_n_0\
    );
\rx_data[68]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(76),
      I2 => data1(84),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(68),
      O => \rx_data[68]_i_7_n_0\
    );
\rx_data[68]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(100),
      I2 => data1(108),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(92),
      O => \rx_data[68]_i_8_n_0\
    );
\rx_data[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[69]_i_2_n_0\,
      I4 => \rx_data[69]_i_3_n_0\,
      O => \rx_data[69]_i_1_n_0\
    );
\rx_data[69]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[69]_i_4_n_0\,
      I2 => \rx_data[69]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[69]_i_6_n_0\,
      O => \rx_data[69]_i_2_n_0\
    );
\rx_data[69]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[69]_i_7_n_0\,
      I2 => \rx_data[69]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(69),
      O => \rx_data[69]_i_3_n_0\
    );
\rx_data[69]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(29),
      I2 => link_data(37),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(21),
      O => \rx_data[69]_i_4_n_0\
    );
\rx_data[69]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(53),
      I2 => link_data(61),
      I3 => sel0(1),
      I4 => link_data(45),
      O => \rx_data[69]_i_5_n_0\
    );
\rx_data[69]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(5),
      I2 => link_data(13),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(117),
      O => \rx_data[69]_i_6_n_0\
    );
\rx_data[69]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(77),
      I2 => data1(85),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(69),
      O => \rx_data[69]_i_7_n_0\
    );
\rx_data[69]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(101),
      I2 => data1(109),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(93),
      O => \rx_data[69]_i_8_n_0\
    );
\rx_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[6]_i_2_n_0\,
      I4 => \rx_data[6]_i_3_n_0\,
      O => \rx_data[6]_i_1_n_0\
    );
\rx_data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[6]_i_4_n_0\,
      I2 => \rx_data[6]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[6]_i_6_n_0\,
      O => \rx_data[6]_i_2_n_0\
    );
\rx_data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[6]_i_7_n_0\,
      I2 => \rx_data[6]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(6),
      O => \rx_data[6]_i_3_n_0\
    );
\rx_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(86),
      I2 => data1(94),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(78),
      O => \rx_data[6]_i_4_n_0\
    );
\rx_data[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(110),
      I2 => data1(118),
      I3 => sel0(1),
      I4 => data1(102),
      O => \rx_data[6]_i_5_n_0\
    );
\rx_data[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(62),
      I2 => data1(70),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(54),
      O => \rx_data[6]_i_6_n_0\
    );
\rx_data[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(14),
      I2 => data1(22),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(6),
      O => \rx_data[6]_i_7_n_0\
    );
\rx_data[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(38),
      I2 => data1(46),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(30),
      O => \rx_data[6]_i_8_n_0\
    );
\rx_data[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[70]_i_2_n_0\,
      I4 => \rx_data[70]_i_3_n_0\,
      O => \rx_data[70]_i_1_n_0\
    );
\rx_data[70]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[70]_i_4_n_0\,
      I2 => \rx_data[70]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[70]_i_6_n_0\,
      O => \rx_data[70]_i_2_n_0\
    );
\rx_data[70]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[70]_i_7_n_0\,
      I2 => \rx_data[70]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(70),
      O => \rx_data[70]_i_3_n_0\
    );
\rx_data[70]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(30),
      I2 => link_data(38),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(22),
      O => \rx_data[70]_i_4_n_0\
    );
\rx_data[70]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(54),
      I2 => link_data(62),
      I3 => sel0(1),
      I4 => link_data(46),
      O => \rx_data[70]_i_5_n_0\
    );
\rx_data[70]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(6),
      I2 => link_data(14),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(118),
      O => \rx_data[70]_i_6_n_0\
    );
\rx_data[70]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(78),
      I2 => data1(86),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(70),
      O => \rx_data[70]_i_7_n_0\
    );
\rx_data[70]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(102),
      I2 => data1(110),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(94),
      O => \rx_data[70]_i_8_n_0\
    );
\rx_data[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[71]_i_2_n_0\,
      I4 => \rx_data[71]_i_3_n_0\,
      O => \rx_data[71]_i_1_n_0\
    );
\rx_data[71]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[71]_i_4_n_0\,
      I2 => \rx_data[71]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[71]_i_6_n_0\,
      O => \rx_data[71]_i_2_n_0\
    );
\rx_data[71]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[71]_i_7_n_0\,
      I2 => \rx_data[71]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(71),
      O => \rx_data[71]_i_3_n_0\
    );
\rx_data[71]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(31),
      I2 => link_data(39),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(23),
      O => \rx_data[71]_i_4_n_0\
    );
\rx_data[71]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(55),
      I2 => link_data(63),
      I3 => sel0(1),
      I4 => link_data(47),
      O => \rx_data[71]_i_5_n_0\
    );
\rx_data[71]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(7),
      I2 => link_data(15),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(119),
      O => \rx_data[71]_i_6_n_0\
    );
\rx_data[71]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(79),
      I2 => data1(87),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(71),
      O => \rx_data[71]_i_7_n_0\
    );
\rx_data[71]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(103),
      I2 => data1(111),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(95),
      O => \rx_data[71]_i_8_n_0\
    );
\rx_data[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[72]_i_2_n_0\,
      I4 => \rx_data[72]_i_3_n_0\,
      O => \rx_data[72]_i_1_n_0\
    );
\rx_data[72]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[72]_i_4_n_0\,
      I2 => \rx_data[72]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[72]_i_6_n_0\,
      O => \rx_data[72]_i_2_n_0\
    );
\rx_data[72]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[72]_i_7_n_0\,
      I2 => \rx_data[72]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(72),
      O => \rx_data[72]_i_3_n_0\
    );
\rx_data[72]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(32),
      I2 => link_data(40),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(24),
      O => \rx_data[72]_i_4_n_0\
    );
\rx_data[72]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(56),
      I2 => link_data(64),
      I3 => sel0(1),
      I4 => link_data(48),
      O => \rx_data[72]_i_5_n_0\
    );
\rx_data[72]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(8),
      I2 => link_data(16),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(0),
      O => \rx_data[72]_i_6_n_0\
    );
\rx_data[72]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(80),
      I2 => data1(88),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(72),
      O => \rx_data[72]_i_7_n_0\
    );
\rx_data[72]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(104),
      I2 => data1(112),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(96),
      O => \rx_data[72]_i_8_n_0\
    );
\rx_data[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[73]_i_2_n_0\,
      I4 => \rx_data[73]_i_3_n_0\,
      O => \rx_data[73]_i_1_n_0\
    );
\rx_data[73]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[73]_i_4_n_0\,
      I2 => \rx_data[73]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[73]_i_6_n_0\,
      O => \rx_data[73]_i_2_n_0\
    );
\rx_data[73]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[73]_i_7_n_0\,
      I2 => \rx_data[73]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(73),
      O => \rx_data[73]_i_3_n_0\
    );
\rx_data[73]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(33),
      I2 => link_data(41),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(25),
      O => \rx_data[73]_i_4_n_0\
    );
\rx_data[73]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(57),
      I2 => link_data(65),
      I3 => sel0(1),
      I4 => link_data(49),
      O => \rx_data[73]_i_5_n_0\
    );
\rx_data[73]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(9),
      I2 => link_data(17),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(1),
      O => \rx_data[73]_i_6_n_0\
    );
\rx_data[73]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(81),
      I2 => data1(89),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(73),
      O => \rx_data[73]_i_7_n_0\
    );
\rx_data[73]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(105),
      I2 => data1(113),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(97),
      O => \rx_data[73]_i_8_n_0\
    );
\rx_data[74]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[74]_i_2_n_0\,
      I4 => \rx_data[74]_i_3_n_0\,
      O => \rx_data[74]_i_1_n_0\
    );
\rx_data[74]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[74]_i_4_n_0\,
      I2 => \rx_data[74]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[74]_i_6_n_0\,
      O => \rx_data[74]_i_2_n_0\
    );
\rx_data[74]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[74]_i_7_n_0\,
      I2 => \rx_data[74]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(74),
      O => \rx_data[74]_i_3_n_0\
    );
\rx_data[74]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(34),
      I2 => link_data(42),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(26),
      O => \rx_data[74]_i_4_n_0\
    );
\rx_data[74]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(58),
      I2 => link_data(66),
      I3 => sel0(1),
      I4 => link_data(50),
      O => \rx_data[74]_i_5_n_0\
    );
\rx_data[74]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(10),
      I2 => link_data(18),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(2),
      O => \rx_data[74]_i_6_n_0\
    );
\rx_data[74]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(82),
      I2 => data1(90),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(74),
      O => \rx_data[74]_i_7_n_0\
    );
\rx_data[74]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(106),
      I2 => data1(114),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(98),
      O => \rx_data[74]_i_8_n_0\
    );
\rx_data[75]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[75]_i_2_n_0\,
      I4 => \rx_data[75]_i_3_n_0\,
      O => \rx_data[75]_i_1_n_0\
    );
\rx_data[75]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[75]_i_4_n_0\,
      I2 => \rx_data[75]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[75]_i_6_n_0\,
      O => \rx_data[75]_i_2_n_0\
    );
\rx_data[75]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[75]_i_7_n_0\,
      I2 => \rx_data[75]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(75),
      O => \rx_data[75]_i_3_n_0\
    );
\rx_data[75]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(35),
      I2 => link_data(43),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(27),
      O => \rx_data[75]_i_4_n_0\
    );
\rx_data[75]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(59),
      I2 => link_data(67),
      I3 => sel0(1),
      I4 => link_data(51),
      O => \rx_data[75]_i_5_n_0\
    );
\rx_data[75]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(11),
      I2 => link_data(19),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(3),
      O => \rx_data[75]_i_6_n_0\
    );
\rx_data[75]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(83),
      I2 => data1(91),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(75),
      O => \rx_data[75]_i_7_n_0\
    );
\rx_data[75]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(107),
      I2 => data1(115),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(99),
      O => \rx_data[75]_i_8_n_0\
    );
\rx_data[76]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[76]_i_2_n_0\,
      I4 => \rx_data[76]_i_3_n_0\,
      O => \rx_data[76]_i_1_n_0\
    );
\rx_data[76]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[76]_i_4_n_0\,
      I2 => \rx_data[76]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[76]_i_6_n_0\,
      O => \rx_data[76]_i_2_n_0\
    );
\rx_data[76]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[76]_i_7_n_0\,
      I2 => \rx_data[76]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(76),
      O => \rx_data[76]_i_3_n_0\
    );
\rx_data[76]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(36),
      I2 => link_data(44),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(28),
      O => \rx_data[76]_i_4_n_0\
    );
\rx_data[76]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(60),
      I2 => link_data(68),
      I3 => sel0(1),
      I4 => link_data(52),
      O => \rx_data[76]_i_5_n_0\
    );
\rx_data[76]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(12),
      I2 => link_data(20),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(4),
      O => \rx_data[76]_i_6_n_0\
    );
\rx_data[76]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(84),
      I2 => data1(92),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(76),
      O => \rx_data[76]_i_7_n_0\
    );
\rx_data[76]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(108),
      I2 => data1(116),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(100),
      O => \rx_data[76]_i_8_n_0\
    );
\rx_data[77]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[77]_i_2_n_0\,
      I4 => \rx_data[77]_i_3_n_0\,
      O => \rx_data[77]_i_1_n_0\
    );
\rx_data[77]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[77]_i_4_n_0\,
      I2 => \rx_data[77]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[77]_i_6_n_0\,
      O => \rx_data[77]_i_2_n_0\
    );
\rx_data[77]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[77]_i_7_n_0\,
      I2 => \rx_data[77]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(77),
      O => \rx_data[77]_i_3_n_0\
    );
\rx_data[77]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(37),
      I2 => link_data(45),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(29),
      O => \rx_data[77]_i_4_n_0\
    );
\rx_data[77]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(61),
      I2 => link_data(69),
      I3 => sel0(1),
      I4 => link_data(53),
      O => \rx_data[77]_i_5_n_0\
    );
\rx_data[77]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(13),
      I2 => link_data(21),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(5),
      O => \rx_data[77]_i_6_n_0\
    );
\rx_data[77]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(85),
      I2 => data1(93),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(77),
      O => \rx_data[77]_i_7_n_0\
    );
\rx_data[77]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(109),
      I2 => data1(117),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(101),
      O => \rx_data[77]_i_8_n_0\
    );
\rx_data[78]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[78]_i_2_n_0\,
      I4 => \rx_data[78]_i_3_n_0\,
      O => \rx_data[78]_i_1_n_0\
    );
\rx_data[78]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[78]_i_4_n_0\,
      I2 => \rx_data[78]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[78]_i_6_n_0\,
      O => \rx_data[78]_i_2_n_0\
    );
\rx_data[78]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[78]_i_7_n_0\,
      I2 => \rx_data[78]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(78),
      O => \rx_data[78]_i_3_n_0\
    );
\rx_data[78]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(38),
      I2 => link_data(46),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(30),
      O => \rx_data[78]_i_4_n_0\
    );
\rx_data[78]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(62),
      I2 => link_data(70),
      I3 => sel0(1),
      I4 => link_data(54),
      O => \rx_data[78]_i_5_n_0\
    );
\rx_data[78]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(14),
      I2 => link_data(22),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(6),
      O => \rx_data[78]_i_6_n_0\
    );
\rx_data[78]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(86),
      I2 => data1(94),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(78),
      O => \rx_data[78]_i_7_n_0\
    );
\rx_data[78]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(110),
      I2 => data1(118),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(102),
      O => \rx_data[78]_i_8_n_0\
    );
\rx_data[79]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[79]_i_2_n_0\,
      I4 => \rx_data[79]_i_3_n_0\,
      O => \rx_data[79]_i_1_n_0\
    );
\rx_data[79]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[79]_i_4_n_0\,
      I2 => \rx_data[79]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[79]_i_6_n_0\,
      O => \rx_data[79]_i_2_n_0\
    );
\rx_data[79]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[79]_i_7_n_0\,
      I2 => \rx_data[79]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(79),
      O => \rx_data[79]_i_3_n_0\
    );
\rx_data[79]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(39),
      I2 => link_data(47),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(31),
      O => \rx_data[79]_i_4_n_0\
    );
\rx_data[79]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(63),
      I2 => link_data(71),
      I3 => sel0(1),
      I4 => link_data(55),
      O => \rx_data[79]_i_5_n_0\
    );
\rx_data[79]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(15),
      I2 => link_data(23),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(7),
      O => \rx_data[79]_i_6_n_0\
    );
\rx_data[79]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(87),
      I2 => data1(95),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(79),
      O => \rx_data[79]_i_7_n_0\
    );
\rx_data[79]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(111),
      I2 => data1(119),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(103),
      O => \rx_data[79]_i_8_n_0\
    );
\rx_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[7]_i_2_n_0\,
      I4 => \rx_data[7]_i_3_n_0\,
      O => \rx_data[7]_i_1_n_0\
    );
\rx_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[7]_i_4_n_0\,
      I2 => \rx_data[7]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[7]_i_6_n_0\,
      O => \rx_data[7]_i_2_n_0\
    );
\rx_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[7]_i_7_n_0\,
      I2 => \rx_data[7]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(7),
      O => \rx_data[7]_i_3_n_0\
    );
\rx_data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(87),
      I2 => data1(95),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(79),
      O => \rx_data[7]_i_4_n_0\
    );
\rx_data[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(111),
      I2 => data1(119),
      I3 => sel0(1),
      I4 => data1(103),
      O => \rx_data[7]_i_5_n_0\
    );
\rx_data[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(63),
      I2 => data1(71),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(55),
      O => \rx_data[7]_i_6_n_0\
    );
\rx_data[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(15),
      I2 => data1(23),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(7),
      O => \rx_data[7]_i_7_n_0\
    );
\rx_data[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(39),
      I2 => data1(47),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(31),
      O => \rx_data[7]_i_8_n_0\
    );
\rx_data[80]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[80]_i_2_n_0\,
      I4 => \rx_data[80]_i_3_n_0\,
      O => \rx_data[80]_i_1_n_0\
    );
\rx_data[80]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[80]_i_4_n_0\,
      I2 => \rx_data[80]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[80]_i_6_n_0\,
      O => \rx_data[80]_i_2_n_0\
    );
\rx_data[80]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[80]_i_7_n_0\,
      I2 => \rx_data[80]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(80),
      O => \rx_data[80]_i_3_n_0\
    );
\rx_data[80]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(40),
      I2 => link_data(48),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(32),
      O => \rx_data[80]_i_4_n_0\
    );
\rx_data[80]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(64),
      I2 => link_data(72),
      I3 => sel0(1),
      I4 => link_data(56),
      O => \rx_data[80]_i_5_n_0\
    );
\rx_data[80]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(16),
      I2 => link_data(24),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(8),
      O => \rx_data[80]_i_6_n_0\
    );
\rx_data[80]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(88),
      I2 => data1(96),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(80),
      O => \rx_data[80]_i_7_n_0\
    );
\rx_data[80]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(112),
      I2 => link_data(0),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(104),
      O => \rx_data[80]_i_8_n_0\
    );
\rx_data[81]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[81]_i_2_n_0\,
      I4 => \rx_data[81]_i_3_n_0\,
      O => \rx_data[81]_i_1_n_0\
    );
\rx_data[81]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[81]_i_4_n_0\,
      I2 => \rx_data[81]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[81]_i_6_n_0\,
      O => \rx_data[81]_i_2_n_0\
    );
\rx_data[81]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[81]_i_7_n_0\,
      I2 => \rx_data[81]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(81),
      O => \rx_data[81]_i_3_n_0\
    );
\rx_data[81]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(41),
      I2 => link_data(49),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(33),
      O => \rx_data[81]_i_4_n_0\
    );
\rx_data[81]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(65),
      I2 => link_data(73),
      I3 => sel0(1),
      I4 => link_data(57),
      O => \rx_data[81]_i_5_n_0\
    );
\rx_data[81]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(17),
      I2 => link_data(25),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(9),
      O => \rx_data[81]_i_6_n_0\
    );
\rx_data[81]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(89),
      I2 => data1(97),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(81),
      O => \rx_data[81]_i_7_n_0\
    );
\rx_data[81]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(113),
      I2 => link_data(1),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(105),
      O => \rx_data[81]_i_8_n_0\
    );
\rx_data[82]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[82]_i_2_n_0\,
      I4 => \rx_data[82]_i_3_n_0\,
      O => \rx_data[82]_i_1_n_0\
    );
\rx_data[82]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[82]_i_4_n_0\,
      I2 => \rx_data[82]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[82]_i_6_n_0\,
      O => \rx_data[82]_i_2_n_0\
    );
\rx_data[82]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[82]_i_7_n_0\,
      I2 => \rx_data[82]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(82),
      O => \rx_data[82]_i_3_n_0\
    );
\rx_data[82]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(42),
      I2 => link_data(50),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(34),
      O => \rx_data[82]_i_4_n_0\
    );
\rx_data[82]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(66),
      I2 => link_data(74),
      I3 => sel0(1),
      I4 => link_data(58),
      O => \rx_data[82]_i_5_n_0\
    );
\rx_data[82]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(18),
      I2 => link_data(26),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(10),
      O => \rx_data[82]_i_6_n_0\
    );
\rx_data[82]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(90),
      I2 => data1(98),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(82),
      O => \rx_data[82]_i_7_n_0\
    );
\rx_data[82]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(114),
      I2 => link_data(2),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(106),
      O => \rx_data[82]_i_8_n_0\
    );
\rx_data[83]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[83]_i_2_n_0\,
      I4 => \rx_data[83]_i_3_n_0\,
      O => \rx_data[83]_i_1_n_0\
    );
\rx_data[83]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[83]_i_4_n_0\,
      I2 => \rx_data[83]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[83]_i_6_n_0\,
      O => \rx_data[83]_i_2_n_0\
    );
\rx_data[83]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[83]_i_7_n_0\,
      I2 => \rx_data[83]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(83),
      O => \rx_data[83]_i_3_n_0\
    );
\rx_data[83]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(43),
      I2 => link_data(51),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(35),
      O => \rx_data[83]_i_4_n_0\
    );
\rx_data[83]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(67),
      I2 => link_data(75),
      I3 => sel0(1),
      I4 => link_data(59),
      O => \rx_data[83]_i_5_n_0\
    );
\rx_data[83]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(19),
      I2 => link_data(27),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(11),
      O => \rx_data[83]_i_6_n_0\
    );
\rx_data[83]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(91),
      I2 => data1(99),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(83),
      O => \rx_data[83]_i_7_n_0\
    );
\rx_data[83]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(115),
      I2 => link_data(3),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(107),
      O => \rx_data[83]_i_8_n_0\
    );
\rx_data[84]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[84]_i_2_n_0\,
      I4 => \rx_data[84]_i_3_n_0\,
      O => \rx_data[84]_i_1_n_0\
    );
\rx_data[84]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[84]_i_4_n_0\,
      I2 => \rx_data[84]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[84]_i_6_n_0\,
      O => \rx_data[84]_i_2_n_0\
    );
\rx_data[84]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[84]_i_7_n_0\,
      I2 => \rx_data[84]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(84),
      O => \rx_data[84]_i_3_n_0\
    );
\rx_data[84]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(44),
      I2 => link_data(52),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(36),
      O => \rx_data[84]_i_4_n_0\
    );
\rx_data[84]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(68),
      I2 => link_data(76),
      I3 => sel0(1),
      I4 => link_data(60),
      O => \rx_data[84]_i_5_n_0\
    );
\rx_data[84]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(20),
      I2 => link_data(28),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(12),
      O => \rx_data[84]_i_6_n_0\
    );
\rx_data[84]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(92),
      I2 => data1(100),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(84),
      O => \rx_data[84]_i_7_n_0\
    );
\rx_data[84]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(116),
      I2 => link_data(4),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(108),
      O => \rx_data[84]_i_8_n_0\
    );
\rx_data[85]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[85]_i_2_n_0\,
      I4 => \rx_data[85]_i_3_n_0\,
      O => \rx_data[85]_i_1_n_0\
    );
\rx_data[85]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[85]_i_4_n_0\,
      I2 => \rx_data[85]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[85]_i_6_n_0\,
      O => \rx_data[85]_i_2_n_0\
    );
\rx_data[85]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[85]_i_7_n_0\,
      I2 => \rx_data[85]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(85),
      O => \rx_data[85]_i_3_n_0\
    );
\rx_data[85]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(45),
      I2 => link_data(53),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(37),
      O => \rx_data[85]_i_4_n_0\
    );
\rx_data[85]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(69),
      I2 => link_data(77),
      I3 => sel0(1),
      I4 => link_data(61),
      O => \rx_data[85]_i_5_n_0\
    );
\rx_data[85]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(21),
      I2 => link_data(29),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(13),
      O => \rx_data[85]_i_6_n_0\
    );
\rx_data[85]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(93),
      I2 => data1(101),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(85),
      O => \rx_data[85]_i_7_n_0\
    );
\rx_data[85]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(117),
      I2 => link_data(5),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(109),
      O => \rx_data[85]_i_8_n_0\
    );
\rx_data[86]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[86]_i_2_n_0\,
      I4 => \rx_data[86]_i_3_n_0\,
      O => \rx_data[86]_i_1_n_0\
    );
\rx_data[86]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[86]_i_4_n_0\,
      I2 => \rx_data[86]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[86]_i_6_n_0\,
      O => \rx_data[86]_i_2_n_0\
    );
\rx_data[86]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[86]_i_7_n_0\,
      I2 => \rx_data[86]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(86),
      O => \rx_data[86]_i_3_n_0\
    );
\rx_data[86]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(46),
      I2 => link_data(54),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(38),
      O => \rx_data[86]_i_4_n_0\
    );
\rx_data[86]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(70),
      I2 => link_data(78),
      I3 => sel0(1),
      I4 => link_data(62),
      O => \rx_data[86]_i_5_n_0\
    );
\rx_data[86]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(22),
      I2 => link_data(30),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(14),
      O => \rx_data[86]_i_6_n_0\
    );
\rx_data[86]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(94),
      I2 => data1(102),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(86),
      O => \rx_data[86]_i_7_n_0\
    );
\rx_data[86]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(118),
      I2 => link_data(6),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(110),
      O => \rx_data[86]_i_8_n_0\
    );
\rx_data[87]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[87]_i_2_n_0\,
      I4 => \rx_data[87]_i_3_n_0\,
      O => \rx_data[87]_i_1_n_0\
    );
\rx_data[87]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[87]_i_4_n_0\,
      I2 => \rx_data[87]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[87]_i_6_n_0\,
      O => \rx_data[87]_i_2_n_0\
    );
\rx_data[87]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[87]_i_7_n_0\,
      I2 => \rx_data[87]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(87),
      O => \rx_data[87]_i_3_n_0\
    );
\rx_data[87]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(47),
      I2 => link_data(55),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(39),
      O => \rx_data[87]_i_4_n_0\
    );
\rx_data[87]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(71),
      I2 => link_data(79),
      I3 => sel0(1),
      I4 => link_data(63),
      O => \rx_data[87]_i_5_n_0\
    );
\rx_data[87]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(23),
      I2 => link_data(31),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(15),
      O => \rx_data[87]_i_6_n_0\
    );
\rx_data[87]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(95),
      I2 => data1(103),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(87),
      O => \rx_data[87]_i_7_n_0\
    );
\rx_data[87]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(119),
      I2 => link_data(7),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(111),
      O => \rx_data[87]_i_8_n_0\
    );
\rx_data[88]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[88]_i_2_n_0\,
      I4 => \rx_data[88]_i_3_n_0\,
      O => \rx_data[88]_i_1_n_0\
    );
\rx_data[88]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[88]_i_4_n_0\,
      I2 => \rx_data[88]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[88]_i_6_n_0\,
      O => \rx_data[88]_i_2_n_0\
    );
\rx_data[88]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[88]_i_7_n_0\,
      I2 => \rx_data[88]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(88),
      O => \rx_data[88]_i_3_n_0\
    );
\rx_data[88]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(48),
      I2 => link_data(56),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(40),
      O => \rx_data[88]_i_4_n_0\
    );
\rx_data[88]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(72),
      I2 => link_data(80),
      I3 => sel0(1),
      I4 => link_data(64),
      O => \rx_data[88]_i_5_n_0\
    );
\rx_data[88]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(24),
      I2 => link_data(32),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(16),
      O => \rx_data[88]_i_6_n_0\
    );
\rx_data[88]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(96),
      I2 => data1(104),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(88),
      O => \rx_data[88]_i_7_n_0\
    );
\rx_data[88]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(0),
      I2 => link_data(8),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(112),
      O => \rx_data[88]_i_8_n_0\
    );
\rx_data[89]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[89]_i_2_n_0\,
      I4 => \rx_data[89]_i_3_n_0\,
      O => \rx_data[89]_i_1_n_0\
    );
\rx_data[89]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[89]_i_4_n_0\,
      I2 => \rx_data[89]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[89]_i_6_n_0\,
      O => \rx_data[89]_i_2_n_0\
    );
\rx_data[89]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[89]_i_7_n_0\,
      I2 => \rx_data[89]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(89),
      O => \rx_data[89]_i_3_n_0\
    );
\rx_data[89]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(49),
      I2 => link_data(57),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(41),
      O => \rx_data[89]_i_4_n_0\
    );
\rx_data[89]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(73),
      I2 => link_data(81),
      I3 => sel0(1),
      I4 => link_data(65),
      O => \rx_data[89]_i_5_n_0\
    );
\rx_data[89]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(25),
      I2 => link_data(33),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(17),
      O => \rx_data[89]_i_6_n_0\
    );
\rx_data[89]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(97),
      I2 => data1(105),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(89),
      O => \rx_data[89]_i_7_n_0\
    );
\rx_data[89]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(1),
      I2 => link_data(9),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(113),
      O => \rx_data[89]_i_8_n_0\
    );
\rx_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[8]_i_2_n_0\,
      I4 => \rx_data[8]_i_3_n_0\,
      O => \rx_data[8]_i_1_n_0\
    );
\rx_data[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[8]_i_4_n_0\,
      I2 => \rx_data[8]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[8]_i_6_n_0\,
      O => \rx_data[8]_i_2_n_0\
    );
\rx_data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[8]_i_7_n_0\,
      I2 => \rx_data[8]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(8),
      O => \rx_data[8]_i_3_n_0\
    );
\rx_data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(88),
      I2 => data1(96),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(80),
      O => \rx_data[8]_i_4_n_0\
    );
\rx_data[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(112),
      I2 => link_data(0),
      I3 => sel0(1),
      I4 => data1(104),
      O => \rx_data[8]_i_5_n_0\
    );
\rx_data[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(64),
      I2 => data1(72),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(56),
      O => \rx_data[8]_i_6_n_0\
    );
\rx_data[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(16),
      I2 => data1(24),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(8),
      O => \rx_data[8]_i_7_n_0\
    );
\rx_data[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(40),
      I2 => data1(48),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(32),
      O => \rx_data[8]_i_8_n_0\
    );
\rx_data[90]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[90]_i_2_n_0\,
      I4 => \rx_data[90]_i_3_n_0\,
      O => \rx_data[90]_i_1_n_0\
    );
\rx_data[90]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[90]_i_4_n_0\,
      I2 => \rx_data[90]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[90]_i_6_n_0\,
      O => \rx_data[90]_i_2_n_0\
    );
\rx_data[90]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[90]_i_7_n_0\,
      I2 => \rx_data[90]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(90),
      O => \rx_data[90]_i_3_n_0\
    );
\rx_data[90]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(50),
      I2 => link_data(58),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(42),
      O => \rx_data[90]_i_4_n_0\
    );
\rx_data[90]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(74),
      I2 => link_data(82),
      I3 => sel0(1),
      I4 => link_data(66),
      O => \rx_data[90]_i_5_n_0\
    );
\rx_data[90]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(26),
      I2 => link_data(34),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(18),
      O => \rx_data[90]_i_6_n_0\
    );
\rx_data[90]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(98),
      I2 => data1(106),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(90),
      O => \rx_data[90]_i_7_n_0\
    );
\rx_data[90]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(2),
      I2 => link_data(10),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(114),
      O => \rx_data[90]_i_8_n_0\
    );
\rx_data[91]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[91]_i_2_n_0\,
      I4 => \rx_data[91]_i_3_n_0\,
      O => \rx_data[91]_i_1_n_0\
    );
\rx_data[91]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[91]_i_4_n_0\,
      I2 => \rx_data[91]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[91]_i_6_n_0\,
      O => \rx_data[91]_i_2_n_0\
    );
\rx_data[91]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[91]_i_7_n_0\,
      I2 => \rx_data[91]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(91),
      O => \rx_data[91]_i_3_n_0\
    );
\rx_data[91]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(51),
      I2 => link_data(59),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(43),
      O => \rx_data[91]_i_4_n_0\
    );
\rx_data[91]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(75),
      I2 => link_data(83),
      I3 => sel0(1),
      I4 => link_data(67),
      O => \rx_data[91]_i_5_n_0\
    );
\rx_data[91]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(27),
      I2 => link_data(35),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(19),
      O => \rx_data[91]_i_6_n_0\
    );
\rx_data[91]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(99),
      I2 => data1(107),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(91),
      O => \rx_data[91]_i_7_n_0\
    );
\rx_data[91]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(3),
      I2 => link_data(11),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(115),
      O => \rx_data[91]_i_8_n_0\
    );
\rx_data[92]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[92]_i_2_n_0\,
      I4 => \rx_data[92]_i_3_n_0\,
      O => \rx_data[92]_i_1_n_0\
    );
\rx_data[92]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[92]_i_4_n_0\,
      I2 => \rx_data[92]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[92]_i_6_n_0\,
      O => \rx_data[92]_i_2_n_0\
    );
\rx_data[92]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[92]_i_7_n_0\,
      I2 => \rx_data[92]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(92),
      O => \rx_data[92]_i_3_n_0\
    );
\rx_data[92]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(52),
      I2 => link_data(60),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(44),
      O => \rx_data[92]_i_4_n_0\
    );
\rx_data[92]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(76),
      I2 => link_data(84),
      I3 => sel0(1),
      I4 => link_data(68),
      O => \rx_data[92]_i_5_n_0\
    );
\rx_data[92]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(28),
      I2 => link_data(36),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(20),
      O => \rx_data[92]_i_6_n_0\
    );
\rx_data[92]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(100),
      I2 => data1(108),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(92),
      O => \rx_data[92]_i_7_n_0\
    );
\rx_data[92]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(4),
      I2 => link_data(12),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(116),
      O => \rx_data[92]_i_8_n_0\
    );
\rx_data[93]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[93]_i_2_n_0\,
      I4 => \rx_data[93]_i_3_n_0\,
      O => \rx_data[93]_i_1_n_0\
    );
\rx_data[93]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[93]_i_4_n_0\,
      I2 => \rx_data[93]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[93]_i_6_n_0\,
      O => \rx_data[93]_i_2_n_0\
    );
\rx_data[93]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[93]_i_7_n_0\,
      I2 => \rx_data[93]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(93),
      O => \rx_data[93]_i_3_n_0\
    );
\rx_data[93]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(53),
      I2 => link_data(61),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(45),
      O => \rx_data[93]_i_4_n_0\
    );
\rx_data[93]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(77),
      I2 => link_data(85),
      I3 => sel0(1),
      I4 => link_data(69),
      O => \rx_data[93]_i_5_n_0\
    );
\rx_data[93]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(29),
      I2 => link_data(37),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(21),
      O => \rx_data[93]_i_6_n_0\
    );
\rx_data[93]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(101),
      I2 => data1(109),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(93),
      O => \rx_data[93]_i_7_n_0\
    );
\rx_data[93]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(5),
      I2 => link_data(13),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(117),
      O => \rx_data[93]_i_8_n_0\
    );
\rx_data[94]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[94]_i_2_n_0\,
      I4 => \rx_data[94]_i_3_n_0\,
      O => \rx_data[94]_i_1_n_0\
    );
\rx_data[94]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[94]_i_4_n_0\,
      I2 => \rx_data[94]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[94]_i_6_n_0\,
      O => \rx_data[94]_i_2_n_0\
    );
\rx_data[94]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[94]_i_7_n_0\,
      I2 => \rx_data[94]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(94),
      O => \rx_data[94]_i_3_n_0\
    );
\rx_data[94]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(54),
      I2 => link_data(62),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(46),
      O => \rx_data[94]_i_4_n_0\
    );
\rx_data[94]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(78),
      I2 => link_data(86),
      I3 => sel0(1),
      I4 => link_data(70),
      O => \rx_data[94]_i_5_n_0\
    );
\rx_data[94]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(30),
      I2 => link_data(38),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(22),
      O => \rx_data[94]_i_6_n_0\
    );
\rx_data[94]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(102),
      I2 => data1(110),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(94),
      O => \rx_data[94]_i_7_n_0\
    );
\rx_data[94]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(6),
      I2 => link_data(14),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(118),
      O => \rx_data[94]_i_8_n_0\
    );
\rx_data[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[95]_i_2_n_0\,
      I4 => \rx_data[95]_i_3_n_0\,
      O => \rx_data[95]_i_1_n_0\
    );
\rx_data[95]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[95]_i_4_n_0\,
      I2 => \rx_data[95]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[95]_i_6_n_0\,
      O => \rx_data[95]_i_2_n_0\
    );
\rx_data[95]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[95]_i_7_n_0\,
      I2 => \rx_data[95]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(95),
      O => \rx_data[95]_i_3_n_0\
    );
\rx_data[95]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(55),
      I2 => link_data(63),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(47),
      O => \rx_data[95]_i_4_n_0\
    );
\rx_data[95]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(79),
      I2 => link_data(87),
      I3 => sel0(1),
      I4 => link_data(71),
      O => \rx_data[95]_i_5_n_0\
    );
\rx_data[95]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(31),
      I2 => link_data(39),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(23),
      O => \rx_data[95]_i_6_n_0\
    );
\rx_data[95]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(103),
      I2 => data1(111),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(95),
      O => \rx_data[95]_i_7_n_0\
    );
\rx_data[95]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(7),
      I2 => link_data(15),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(119),
      O => \rx_data[95]_i_8_n_0\
    );
\rx_data[96]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[96]_i_2_n_0\,
      I4 => \rx_data[96]_i_3_n_0\,
      O => \rx_data[96]_i_1_n_0\
    );
\rx_data[96]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[96]_i_4_n_0\,
      I2 => \rx_data[96]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[96]_i_6_n_0\,
      O => \rx_data[96]_i_2_n_0\
    );
\rx_data[96]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[96]_i_7_n_0\,
      I2 => \rx_data[96]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(96),
      O => \rx_data[96]_i_3_n_0\
    );
\rx_data[96]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(56),
      I2 => link_data(64),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(48),
      O => \rx_data[96]_i_4_n_0\
    );
\rx_data[96]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(80),
      I2 => link_data(88),
      I3 => sel0(1),
      I4 => link_data(72),
      O => \rx_data[96]_i_5_n_0\
    );
\rx_data[96]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(32),
      I2 => link_data(40),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(24),
      O => \rx_data[96]_i_6_n_0\
    );
\rx_data[96]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(104),
      I2 => data1(112),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(96),
      O => \rx_data[96]_i_7_n_0\
    );
\rx_data[96]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(8),
      I2 => link_data(16),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(0),
      O => \rx_data[96]_i_8_n_0\
    );
\rx_data[97]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[97]_i_2_n_0\,
      I4 => \rx_data[97]_i_3_n_0\,
      O => \rx_data[97]_i_1_n_0\
    );
\rx_data[97]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[97]_i_4_n_0\,
      I2 => \rx_data[97]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[97]_i_6_n_0\,
      O => \rx_data[97]_i_2_n_0\
    );
\rx_data[97]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[97]_i_7_n_0\,
      I2 => \rx_data[97]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(97),
      O => \rx_data[97]_i_3_n_0\
    );
\rx_data[97]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(57),
      I2 => link_data(65),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(49),
      O => \rx_data[97]_i_4_n_0\
    );
\rx_data[97]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(81),
      I2 => link_data(89),
      I3 => sel0(1),
      I4 => link_data(73),
      O => \rx_data[97]_i_5_n_0\
    );
\rx_data[97]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(33),
      I2 => link_data(41),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(25),
      O => \rx_data[97]_i_6_n_0\
    );
\rx_data[97]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(105),
      I2 => data1(113),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(97),
      O => \rx_data[97]_i_7_n_0\
    );
\rx_data[97]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(9),
      I2 => link_data(17),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(1),
      O => \rx_data[97]_i_8_n_0\
    );
\rx_data[98]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[98]_i_2_n_0\,
      I4 => \rx_data[98]_i_3_n_0\,
      O => \rx_data[98]_i_1_n_0\
    );
\rx_data[98]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[98]_i_4_n_0\,
      I2 => \rx_data[98]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[98]_i_6_n_0\,
      O => \rx_data[98]_i_2_n_0\
    );
\rx_data[98]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[98]_i_7_n_0\,
      I2 => \rx_data[98]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(98),
      O => \rx_data[98]_i_3_n_0\
    );
\rx_data[98]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(58),
      I2 => link_data(66),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(50),
      O => \rx_data[98]_i_4_n_0\
    );
\rx_data[98]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(82),
      I2 => link_data(90),
      I3 => sel0(1),
      I4 => link_data(74),
      O => \rx_data[98]_i_5_n_0\
    );
\rx_data[98]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(34),
      I2 => link_data(42),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(26),
      O => \rx_data[98]_i_6_n_0\
    );
\rx_data[98]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(106),
      I2 => data1(114),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(98),
      O => \rx_data[98]_i_7_n_0\
    );
\rx_data[98]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(10),
      I2 => link_data(18),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(2),
      O => \rx_data[98]_i_8_n_0\
    );
\rx_data[99]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[127]_i_8_n_0\,
      I2 => sel0(14),
      I3 => \rx_data[99]_i_2_n_0\,
      I4 => \rx_data[99]_i_3_n_0\,
      O => \rx_data[99]_i_1_n_0\
    );
\rx_data[99]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[99]_i_4_n_0\,
      I2 => \rx_data[99]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[99]_i_6_n_0\,
      O => \rx_data[99]_i_2_n_0\
    );
\rx_data[99]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[127]_i_7_n_0\,
      I1 => \rx_data[99]_i_7_n_0\,
      I2 => \rx_data[99]_i_8_n_0\,
      I3 => \rx_data[127]_i_8_n_0\,
      I4 => sel0(14),
      I5 => link_data(99),
      O => \rx_data[99]_i_3_n_0\
    );
\rx_data[99]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => link_data(59),
      I2 => link_data(67),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => link_data(51),
      O => \rx_data[99]_i_4_n_0\
    );
\rx_data[99]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => link_data(83),
      I2 => link_data(91),
      I3 => sel0(1),
      I4 => link_data(75),
      O => \rx_data[99]_i_5_n_0\
    );
\rx_data[99]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => link_data(35),
      I2 => link_data(43),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => link_data(27),
      O => \rx_data[99]_i_6_n_0\
    );
\rx_data[99]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(107),
      I2 => data1(115),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(99),
      O => \rx_data[99]_i_7_n_0\
    );
\rx_data[99]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => link_data(11),
      I2 => link_data(19),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => link_data(3),
      O => \rx_data[99]_i_8_n_0\
    );
\rx_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0100"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[63]_i_3_n_0\,
      I2 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I3 => \rx_data[9]_i_2_n_0\,
      I4 => \rx_data[9]_i_3_n_0\,
      O => \rx_data[9]_i_1_n_0\
    );
\rx_data[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \rx_data[127]_i_11_n_0\,
      I1 => \rx_data[9]_i_4_n_0\,
      I2 => \rx_data[9]_i_5_n_0\,
      I3 => \rx_data[127]_i_14_n_0\,
      I4 => \rx_data[9]_i_6_n_0\,
      O => \rx_data[9]_i_2_n_0\
    );
\rx_data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => \rx_data[63]_i_2_n_0\,
      I1 => \rx_data[9]_i_7_n_0\,
      I2 => \rx_data[9]_i_8_n_0\,
      I3 => \rx_data[63]_i_3_n_0\,
      I4 => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      I5 => link_data(9),
      O => \rx_data[9]_i_3_n_0\
    );
\rx_data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(3),
      I1 => data1(89),
      I2 => data1(97),
      I3 => sel0(2),
      I4 => sel0(4),
      I5 => data1(81),
      O => \rx_data[9]_i_4_n_0\
    );
\rx_data[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => sel0(0),
      I1 => data1(113),
      I2 => link_data(1),
      I3 => sel0(1),
      I4 => data1(105),
      O => \rx_data[9]_i_5_n_0\
    );
\rx_data[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(6),
      I1 => data1(65),
      I2 => data1(73),
      I3 => sel0(5),
      I4 => sel0(7),
      I5 => data1(57),
      O => \rx_data[9]_i_6_n_0\
    );
\rx_data[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(12),
      I1 => data1(17),
      I2 => data1(25),
      I3 => sel0(11),
      I4 => sel0(13),
      I5 => data1(9),
      O => \rx_data[9]_i_7_n_0\
    );
\rx_data[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD8880000D888"
    )
        port map (
      I0 => sel0(9),
      I1 => data1(41),
      I2 => data1(49),
      I3 => sel0(8),
      I4 => sel0(10),
      I5 => data1(33),
      O => \rx_data[9]_i_8_n_0\
    );
\rx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[0]_i_1_n_0\,
      Q => \^rx_data\(0),
      R => '0'
    );
\rx_data_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[100]_i_1_n_0\,
      Q => \^rx_data\(100),
      R => '0'
    );
\rx_data_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[101]_i_1_n_0\,
      Q => \^rx_data\(101),
      R => '0'
    );
\rx_data_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[102]_i_1_n_0\,
      Q => \^rx_data\(102),
      R => '0'
    );
\rx_data_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[103]_i_1_n_0\,
      Q => \^rx_data\(103),
      R => '0'
    );
\rx_data_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[104]_i_1_n_0\,
      Q => \^rx_data\(104),
      R => '0'
    );
\rx_data_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[105]_i_1_n_0\,
      Q => \^rx_data\(105),
      R => '0'
    );
\rx_data_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[106]_i_1_n_0\,
      Q => \^rx_data\(106),
      R => '0'
    );
\rx_data_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[107]_i_1_n_0\,
      Q => \^rx_data\(107),
      R => '0'
    );
\rx_data_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[108]_i_1_n_0\,
      Q => \^rx_data\(108),
      R => '0'
    );
\rx_data_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[109]_i_1_n_0\,
      Q => \^rx_data\(109),
      R => '0'
    );
\rx_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[10]_i_1_n_0\,
      Q => \^rx_data\(10),
      R => '0'
    );
\rx_data_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[110]_i_1_n_0\,
      Q => \^rx_data\(110),
      R => '0'
    );
\rx_data_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[111]_i_1_n_0\,
      Q => \^rx_data\(111),
      R => '0'
    );
\rx_data_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[112]_i_1_n_0\,
      Q => \^rx_data\(112),
      R => '0'
    );
\rx_data_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[113]_i_1_n_0\,
      Q => \^rx_data\(113),
      R => '0'
    );
\rx_data_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[114]_i_1_n_0\,
      Q => \^rx_data\(114),
      R => '0'
    );
\rx_data_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[115]_i_1_n_0\,
      Q => \^rx_data\(115),
      R => '0'
    );
\rx_data_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[116]_i_1_n_0\,
      Q => \^rx_data\(116),
      R => '0'
    );
\rx_data_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[117]_i_1_n_0\,
      Q => \^rx_data\(117),
      R => '0'
    );
\rx_data_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[118]_i_1_n_0\,
      Q => \^rx_data\(118),
      R => '0'
    );
\rx_data_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[119]_i_1_n_0\,
      Q => \^rx_data\(119),
      R => '0'
    );
\rx_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[11]_i_1_n_0\,
      Q => \^rx_data\(11),
      R => '0'
    );
\rx_data_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[120]_i_1_n_0\,
      Q => \^rx_data\(120),
      R => '0'
    );
\rx_data_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[121]_i_1_n_0\,
      Q => \^rx_data\(121),
      R => '0'
    );
\rx_data_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[122]_i_1_n_0\,
      Q => \^rx_data\(122),
      R => '0'
    );
\rx_data_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[123]_i_1_n_0\,
      Q => \^rx_data\(123),
      R => '0'
    );
\rx_data_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[124]_i_1_n_0\,
      Q => \^rx_data\(124),
      R => '0'
    );
\rx_data_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[125]_i_1_n_0\,
      Q => \^rx_data\(125),
      R => '0'
    );
\rx_data_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[126]_i_1_n_0\,
      Q => \^rx_data\(126),
      R => '0'
    );
\rx_data_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[127]_i_2_n_0\,
      Q => \^rx_data\(127),
      R => '0'
    );
\rx_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[12]_i_1_n_0\,
      Q => \^rx_data\(12),
      R => '0'
    );
\rx_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[13]_i_1_n_0\,
      Q => \^rx_data\(13),
      R => '0'
    );
\rx_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[14]_i_1_n_0\,
      Q => \^rx_data\(14),
      R => '0'
    );
\rx_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[15]_i_1_n_0\,
      Q => \^rx_data\(15),
      R => '0'
    );
\rx_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[16]_i_1_n_0\,
      Q => \^rx_data\(16),
      R => '0'
    );
\rx_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[17]_i_1_n_0\,
      Q => \^rx_data\(17),
      R => '0'
    );
\rx_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[18]_i_1_n_0\,
      Q => \^rx_data\(18),
      R => '0'
    );
\rx_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[19]_i_1_n_0\,
      Q => \^rx_data\(19),
      R => '0'
    );
\rx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[1]_i_1_n_0\,
      Q => \^rx_data\(1),
      R => '0'
    );
\rx_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[20]_i_1_n_0\,
      Q => \^rx_data\(20),
      R => '0'
    );
\rx_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[21]_i_1_n_0\,
      Q => \^rx_data\(21),
      R => '0'
    );
\rx_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[22]_i_1_n_0\,
      Q => \^rx_data\(22),
      R => '0'
    );
\rx_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[23]_i_1_n_0\,
      Q => \^rx_data\(23),
      R => '0'
    );
\rx_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[24]_i_1_n_0\,
      Q => \^rx_data\(24),
      R => '0'
    );
\rx_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[25]_i_1_n_0\,
      Q => \^rx_data\(25),
      R => '0'
    );
\rx_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[26]_i_1_n_0\,
      Q => \^rx_data\(26),
      R => '0'
    );
\rx_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[27]_i_1_n_0\,
      Q => \^rx_data\(27),
      R => '0'
    );
\rx_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[28]_i_1_n_0\,
      Q => \^rx_data\(28),
      R => '0'
    );
\rx_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[29]_i_1_n_0\,
      Q => \^rx_data\(29),
      R => '0'
    );
\rx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[2]_i_1_n_0\,
      Q => \^rx_data\(2),
      R => '0'
    );
\rx_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[30]_i_1_n_0\,
      Q => \^rx_data\(30),
      R => '0'
    );
\rx_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[31]_i_1_n_0\,
      Q => \^rx_data\(31),
      R => '0'
    );
\rx_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[32]_i_1_n_0\,
      Q => \^rx_data\(32),
      R => '0'
    );
\rx_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[33]_i_1_n_0\,
      Q => \^rx_data\(33),
      R => '0'
    );
\rx_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[34]_i_1_n_0\,
      Q => \^rx_data\(34),
      R => '0'
    );
\rx_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[35]_i_1_n_0\,
      Q => \^rx_data\(35),
      R => '0'
    );
\rx_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[36]_i_1_n_0\,
      Q => \^rx_data\(36),
      R => '0'
    );
\rx_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[37]_i_1_n_0\,
      Q => \^rx_data\(37),
      R => '0'
    );
\rx_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[38]_i_1_n_0\,
      Q => \^rx_data\(38),
      R => '0'
    );
\rx_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[39]_i_1_n_0\,
      Q => \^rx_data\(39),
      R => '0'
    );
\rx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[3]_i_1_n_0\,
      Q => \^rx_data\(3),
      R => '0'
    );
\rx_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[40]_i_1_n_0\,
      Q => \^rx_data\(40),
      R => '0'
    );
\rx_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[41]_i_1_n_0\,
      Q => \^rx_data\(41),
      R => '0'
    );
\rx_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[42]_i_1_n_0\,
      Q => \^rx_data\(42),
      R => '0'
    );
\rx_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[43]_i_1_n_0\,
      Q => \^rx_data\(43),
      R => '0'
    );
\rx_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[44]_i_1_n_0\,
      Q => \^rx_data\(44),
      R => '0'
    );
\rx_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[45]_i_1_n_0\,
      Q => \^rx_data\(45),
      R => '0'
    );
\rx_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[46]_i_1_n_0\,
      Q => \^rx_data\(46),
      R => '0'
    );
\rx_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[47]_i_1_n_0\,
      Q => \^rx_data\(47),
      R => '0'
    );
\rx_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[48]_i_1_n_0\,
      Q => \^rx_data\(48),
      R => '0'
    );
\rx_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[49]_i_1_n_0\,
      Q => \^rx_data\(49),
      R => '0'
    );
\rx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[4]_i_1_n_0\,
      Q => \^rx_data\(4),
      R => '0'
    );
\rx_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[50]_i_1_n_0\,
      Q => \^rx_data\(50),
      R => '0'
    );
\rx_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[51]_i_1_n_0\,
      Q => \^rx_data\(51),
      R => '0'
    );
\rx_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[52]_i_1_n_0\,
      Q => \^rx_data\(52),
      R => '0'
    );
\rx_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[53]_i_1_n_0\,
      Q => \^rx_data\(53),
      R => '0'
    );
\rx_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[54]_i_1_n_0\,
      Q => \^rx_data\(54),
      R => '0'
    );
\rx_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[55]_i_1_n_0\,
      Q => \^rx_data\(55),
      R => '0'
    );
\rx_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[56]_i_1_n_0\,
      Q => \^rx_data\(56),
      R => '0'
    );
\rx_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[57]_i_1_n_0\,
      Q => \^rx_data\(57),
      R => '0'
    );
\rx_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[58]_i_1_n_0\,
      Q => \^rx_data\(58),
      R => '0'
    );
\rx_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[59]_i_1_n_0\,
      Q => \^rx_data\(59),
      R => '0'
    );
\rx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[5]_i_1_n_0\,
      Q => \^rx_data\(5),
      R => '0'
    );
\rx_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[60]_i_1_n_0\,
      Q => \^rx_data\(60),
      R => '0'
    );
\rx_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[61]_i_1_n_0\,
      Q => \^rx_data\(61),
      R => '0'
    );
\rx_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[62]_i_1_n_0\,
      Q => \^rx_data\(62),
      R => '0'
    );
\rx_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[63]_i_1_n_0\,
      Q => \^rx_data\(63),
      R => '0'
    );
\rx_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[64]_i_1_n_0\,
      Q => \^rx_data\(64),
      R => '0'
    );
\rx_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[65]_i_1_n_0\,
      Q => \^rx_data\(65),
      R => '0'
    );
\rx_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[66]_i_1_n_0\,
      Q => \^rx_data\(66),
      R => '0'
    );
\rx_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[67]_i_1_n_0\,
      Q => \^rx_data\(67),
      R => '0'
    );
\rx_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[68]_i_1_n_0\,
      Q => \^rx_data\(68),
      R => '0'
    );
\rx_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[69]_i_1_n_0\,
      Q => \^rx_data\(69),
      R => '0'
    );
\rx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[6]_i_1_n_0\,
      Q => \^rx_data\(6),
      R => '0'
    );
\rx_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[70]_i_1_n_0\,
      Q => \^rx_data\(70),
      R => '0'
    );
\rx_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[71]_i_1_n_0\,
      Q => \^rx_data\(71),
      R => '0'
    );
\rx_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[72]_i_1_n_0\,
      Q => \^rx_data\(72),
      R => '0'
    );
\rx_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[73]_i_1_n_0\,
      Q => \^rx_data\(73),
      R => '0'
    );
\rx_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[74]_i_1_n_0\,
      Q => \^rx_data\(74),
      R => '0'
    );
\rx_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[75]_i_1_n_0\,
      Q => \^rx_data\(75),
      R => '0'
    );
\rx_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[76]_i_1_n_0\,
      Q => \^rx_data\(76),
      R => '0'
    );
\rx_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[77]_i_1_n_0\,
      Q => \^rx_data\(77),
      R => '0'
    );
\rx_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[78]_i_1_n_0\,
      Q => \^rx_data\(78),
      R => '0'
    );
\rx_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[79]_i_1_n_0\,
      Q => \^rx_data\(79),
      R => '0'
    );
\rx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[7]_i_1_n_0\,
      Q => \^rx_data\(7),
      R => '0'
    );
\rx_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[80]_i_1_n_0\,
      Q => \^rx_data\(80),
      R => '0'
    );
\rx_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[81]_i_1_n_0\,
      Q => \^rx_data\(81),
      R => '0'
    );
\rx_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[82]_i_1_n_0\,
      Q => \^rx_data\(82),
      R => '0'
    );
\rx_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[83]_i_1_n_0\,
      Q => \^rx_data\(83),
      R => '0'
    );
\rx_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[84]_i_1_n_0\,
      Q => \^rx_data\(84),
      R => '0'
    );
\rx_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[85]_i_1_n_0\,
      Q => \^rx_data\(85),
      R => '0'
    );
\rx_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[86]_i_1_n_0\,
      Q => \^rx_data\(86),
      R => '0'
    );
\rx_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[87]_i_1_n_0\,
      Q => \^rx_data\(87),
      R => '0'
    );
\rx_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[88]_i_1_n_0\,
      Q => \^rx_data\(88),
      R => '0'
    );
\rx_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[89]_i_1_n_0\,
      Q => \^rx_data\(89),
      R => '0'
    );
\rx_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[8]_i_1_n_0\,
      Q => \^rx_data\(8),
      R => '0'
    );
\rx_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[90]_i_1_n_0\,
      Q => \^rx_data\(90),
      R => '0'
    );
\rx_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[91]_i_1_n_0\,
      Q => \^rx_data\(91),
      R => '0'
    );
\rx_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[92]_i_1_n_0\,
      Q => \^rx_data\(92),
      R => '0'
    );
\rx_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[93]_i_1_n_0\,
      Q => \^rx_data\(93),
      R => '0'
    );
\rx_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[94]_i_1_n_0\,
      Q => \^rx_data\(94),
      R => '0'
    );
\rx_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[95]_i_1_n_0\,
      Q => \^rx_data\(95),
      R => '0'
    );
\rx_data_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[96]_i_1_n_0\,
      Q => \^rx_data\(96),
      R => '0'
    );
\rx_data_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[97]_i_1_n_0\,
      Q => \^rx_data\(97),
      R => '0'
    );
\rx_data_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[98]_i_1_n_0\,
      Q => \^rx_data\(98),
      R => '0'
    );
\rx_data_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[99]_i_1_n_0\,
      Q => \^rx_data\(99),
      R => '0'
    );
\rx_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => link_clk,
      CE => rx_data0,
      D => \rx_data[9]_i_1_n_0\,
      Q => \^rx_data\(9),
      R => '0'
    );
\rx_ip_data_d_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(100),
      Q => data1(92),
      R => '0'
    );
\rx_ip_data_d_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(101),
      Q => data1(93),
      R => '0'
    );
\rx_ip_data_d_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(102),
      Q => data1(94),
      R => '0'
    );
\rx_ip_data_d_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(103),
      Q => data1(95),
      R => '0'
    );
\rx_ip_data_d_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(104),
      Q => data1(96),
      R => '0'
    );
\rx_ip_data_d_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(105),
      Q => data1(97),
      R => '0'
    );
\rx_ip_data_d_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(106),
      Q => data1(98),
      R => '0'
    );
\rx_ip_data_d_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(107),
      Q => data1(99),
      R => '0'
    );
\rx_ip_data_d_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(108),
      Q => data1(100),
      R => '0'
    );
\rx_ip_data_d_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(109),
      Q => data1(101),
      R => '0'
    );
\rx_ip_data_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(10),
      Q => data1(2),
      R => '0'
    );
\rx_ip_data_d_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(110),
      Q => data1(102),
      R => '0'
    );
\rx_ip_data_d_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(111),
      Q => data1(103),
      R => '0'
    );
\rx_ip_data_d_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(112),
      Q => data1(104),
      R => '0'
    );
\rx_ip_data_d_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(113),
      Q => data1(105),
      R => '0'
    );
\rx_ip_data_d_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(114),
      Q => data1(106),
      R => '0'
    );
\rx_ip_data_d_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(115),
      Q => data1(107),
      R => '0'
    );
\rx_ip_data_d_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(116),
      Q => data1(108),
      R => '0'
    );
\rx_ip_data_d_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(117),
      Q => data1(109),
      R => '0'
    );
\rx_ip_data_d_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(118),
      Q => data1(110),
      R => '0'
    );
\rx_ip_data_d_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(119),
      Q => data1(111),
      R => '0'
    );
\rx_ip_data_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(11),
      Q => data1(3),
      R => '0'
    );
\rx_ip_data_d_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(120),
      Q => data1(112),
      R => '0'
    );
\rx_ip_data_d_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(121),
      Q => data1(113),
      R => '0'
    );
\rx_ip_data_d_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(122),
      Q => data1(114),
      R => '0'
    );
\rx_ip_data_d_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(123),
      Q => data1(115),
      R => '0'
    );
\rx_ip_data_d_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(124),
      Q => data1(116),
      R => '0'
    );
\rx_ip_data_d_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(125),
      Q => data1(117),
      R => '0'
    );
\rx_ip_data_d_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(126),
      Q => data1(118),
      R => '0'
    );
\rx_ip_data_d_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(127),
      Q => data1(119),
      R => '0'
    );
\rx_ip_data_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(12),
      Q => data1(4),
      R => '0'
    );
\rx_ip_data_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(13),
      Q => data1(5),
      R => '0'
    );
\rx_ip_data_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(14),
      Q => data1(6),
      R => '0'
    );
\rx_ip_data_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(15),
      Q => data1(7),
      R => '0'
    );
\rx_ip_data_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(16),
      Q => data1(8),
      R => '0'
    );
\rx_ip_data_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(17),
      Q => data1(9),
      R => '0'
    );
\rx_ip_data_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(18),
      Q => data1(10),
      R => '0'
    );
\rx_ip_data_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(19),
      Q => data1(11),
      R => '0'
    );
\rx_ip_data_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(20),
      Q => data1(12),
      R => '0'
    );
\rx_ip_data_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(21),
      Q => data1(13),
      R => '0'
    );
\rx_ip_data_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(22),
      Q => data1(14),
      R => '0'
    );
\rx_ip_data_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(23),
      Q => data1(15),
      R => '0'
    );
\rx_ip_data_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(24),
      Q => data1(16),
      R => '0'
    );
\rx_ip_data_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(25),
      Q => data1(17),
      R => '0'
    );
\rx_ip_data_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(26),
      Q => data1(18),
      R => '0'
    );
\rx_ip_data_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(27),
      Q => data1(19),
      R => '0'
    );
\rx_ip_data_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(28),
      Q => data1(20),
      R => '0'
    );
\rx_ip_data_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(29),
      Q => data1(21),
      R => '0'
    );
\rx_ip_data_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(30),
      Q => data1(22),
      R => '0'
    );
\rx_ip_data_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(31),
      Q => data1(23),
      R => '0'
    );
\rx_ip_data_d_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(32),
      Q => data1(24),
      R => '0'
    );
\rx_ip_data_d_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(33),
      Q => data1(25),
      R => '0'
    );
\rx_ip_data_d_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(34),
      Q => data1(26),
      R => '0'
    );
\rx_ip_data_d_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(35),
      Q => data1(27),
      R => '0'
    );
\rx_ip_data_d_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(36),
      Q => data1(28),
      R => '0'
    );
\rx_ip_data_d_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(37),
      Q => data1(29),
      R => '0'
    );
\rx_ip_data_d_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(38),
      Q => data1(30),
      R => '0'
    );
\rx_ip_data_d_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(39),
      Q => data1(31),
      R => '0'
    );
\rx_ip_data_d_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(40),
      Q => data1(32),
      R => '0'
    );
\rx_ip_data_d_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(41),
      Q => data1(33),
      R => '0'
    );
\rx_ip_data_d_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(42),
      Q => data1(34),
      R => '0'
    );
\rx_ip_data_d_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(43),
      Q => data1(35),
      R => '0'
    );
\rx_ip_data_d_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(44),
      Q => data1(36),
      R => '0'
    );
\rx_ip_data_d_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(45),
      Q => data1(37),
      R => '0'
    );
\rx_ip_data_d_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(46),
      Q => data1(38),
      R => '0'
    );
\rx_ip_data_d_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(47),
      Q => data1(39),
      R => '0'
    );
\rx_ip_data_d_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(48),
      Q => data1(40),
      R => '0'
    );
\rx_ip_data_d_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(49),
      Q => data1(41),
      R => '0'
    );
\rx_ip_data_d_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(50),
      Q => data1(42),
      R => '0'
    );
\rx_ip_data_d_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(51),
      Q => data1(43),
      R => '0'
    );
\rx_ip_data_d_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(52),
      Q => data1(44),
      R => '0'
    );
\rx_ip_data_d_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(53),
      Q => data1(45),
      R => '0'
    );
\rx_ip_data_d_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(54),
      Q => data1(46),
      R => '0'
    );
\rx_ip_data_d_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(55),
      Q => data1(47),
      R => '0'
    );
\rx_ip_data_d_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(56),
      Q => data1(48),
      R => '0'
    );
\rx_ip_data_d_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(57),
      Q => data1(49),
      R => '0'
    );
\rx_ip_data_d_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(58),
      Q => data1(50),
      R => '0'
    );
\rx_ip_data_d_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(59),
      Q => data1(51),
      R => '0'
    );
\rx_ip_data_d_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(60),
      Q => data1(52),
      R => '0'
    );
\rx_ip_data_d_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(61),
      Q => data1(53),
      R => '0'
    );
\rx_ip_data_d_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(62),
      Q => data1(54),
      R => '0'
    );
\rx_ip_data_d_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(63),
      Q => data1(55),
      R => '0'
    );
\rx_ip_data_d_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(64),
      Q => data1(56),
      R => '0'
    );
\rx_ip_data_d_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(65),
      Q => data1(57),
      R => '0'
    );
\rx_ip_data_d_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(66),
      Q => data1(58),
      R => '0'
    );
\rx_ip_data_d_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(67),
      Q => data1(59),
      R => '0'
    );
\rx_ip_data_d_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(68),
      Q => data1(60),
      R => '0'
    );
\rx_ip_data_d_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(69),
      Q => data1(61),
      R => '0'
    );
\rx_ip_data_d_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(70),
      Q => data1(62),
      R => '0'
    );
\rx_ip_data_d_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(71),
      Q => data1(63),
      R => '0'
    );
\rx_ip_data_d_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(72),
      Q => data1(64),
      R => '0'
    );
\rx_ip_data_d_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(73),
      Q => data1(65),
      R => '0'
    );
\rx_ip_data_d_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(74),
      Q => data1(66),
      R => '0'
    );
\rx_ip_data_d_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(75),
      Q => data1(67),
      R => '0'
    );
\rx_ip_data_d_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(76),
      Q => data1(68),
      R => '0'
    );
\rx_ip_data_d_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(77),
      Q => data1(69),
      R => '0'
    );
\rx_ip_data_d_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(78),
      Q => data1(70),
      R => '0'
    );
\rx_ip_data_d_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(79),
      Q => data1(71),
      R => '0'
    );
\rx_ip_data_d_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(80),
      Q => data1(72),
      R => '0'
    );
\rx_ip_data_d_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(81),
      Q => data1(73),
      R => '0'
    );
\rx_ip_data_d_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(82),
      Q => data1(74),
      R => '0'
    );
\rx_ip_data_d_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(83),
      Q => data1(75),
      R => '0'
    );
\rx_ip_data_d_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(84),
      Q => data1(76),
      R => '0'
    );
\rx_ip_data_d_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(85),
      Q => data1(77),
      R => '0'
    );
\rx_ip_data_d_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(86),
      Q => data1(78),
      R => '0'
    );
\rx_ip_data_d_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(87),
      Q => data1(79),
      R => '0'
    );
\rx_ip_data_d_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(88),
      Q => data1(80),
      R => '0'
    );
\rx_ip_data_d_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(89),
      Q => data1(81),
      R => '0'
    );
\rx_ip_data_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(8),
      Q => data1(0),
      R => '0'
    );
\rx_ip_data_d_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(90),
      Q => data1(82),
      R => '0'
    );
\rx_ip_data_d_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(91),
      Q => data1(83),
      R => '0'
    );
\rx_ip_data_d_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(92),
      Q => data1(84),
      R => '0'
    );
\rx_ip_data_d_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(93),
      Q => data1(85),
      R => '0'
    );
\rx_ip_data_d_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(94),
      Q => data1(86),
      R => '0'
    );
\rx_ip_data_d_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(95),
      Q => data1(87),
      R => '0'
    );
\rx_ip_data_d_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(96),
      Q => data1(88),
      R => '0'
    );
\rx_ip_data_d_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(97),
      Q => data1(89),
      R => '0'
    );
\rx_ip_data_d_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(98),
      Q => data1(90),
      R => '0'
    );
\rx_ip_data_d_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(99),
      Q => data1(91),
      R => '0'
    );
\rx_ip_data_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_data(9),
      Q => data1(1),
      R => '0'
    );
\rx_ip_sof_hold[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => link_sof(2),
      I1 => link_sof(3),
      I2 => link_sof(0),
      I3 => link_sof(1),
      I4 => \rx_ip_sof_hold[15]_i_2_n_0\,
      I5 => \rx_ip_sof_hold[15]_i_3_n_0\,
      O => \rx_ip_sof_hold[15]_i_1_n_0\
    );
\rx_ip_sof_hold[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => link_sof(14),
      I1 => link_sof(15),
      I2 => link_sof(12),
      I3 => link_sof(13),
      I4 => link_sof(11),
      I5 => link_sof(10),
      O => \rx_ip_sof_hold[15]_i_2_n_0\
    );
\rx_ip_sof_hold[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => link_sof(8),
      I1 => link_sof(9),
      I2 => link_sof(6),
      I3 => link_sof(7),
      I4 => link_sof(5),
      I5 => link_sof(4),
      O => \rx_ip_sof_hold[15]_i_3_n_0\
    );
\rx_ip_sof_hold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(0),
      Q => sel0(14),
      R => '0'
    );
\rx_ip_sof_hold_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(0),
      Q => \rx_ip_sof_hold_reg[0]_rep_n_0\,
      R => '0'
    );
\rx_ip_sof_hold_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(10),
      Q => sel0(4),
      R => '0'
    );
\rx_ip_sof_hold_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(11),
      Q => sel0(3),
      R => '0'
    );
\rx_ip_sof_hold_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(12),
      Q => sel0(2),
      R => '0'
    );
\rx_ip_sof_hold_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(13),
      Q => sel0(1),
      R => '0'
    );
\rx_ip_sof_hold_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(14),
      Q => sel0(0),
      R => '0'
    );
\rx_ip_sof_hold_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(15),
      Q => data0,
      R => '0'
    );
\rx_ip_sof_hold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(1),
      Q => sel0(13),
      R => '0'
    );
\rx_ip_sof_hold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(2),
      Q => sel0(12),
      R => '0'
    );
\rx_ip_sof_hold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(3),
      Q => sel0(11),
      R => '0'
    );
\rx_ip_sof_hold_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(4),
      Q => sel0(10),
      R => '0'
    );
\rx_ip_sof_hold_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(5),
      Q => sel0(9),
      R => '0'
    );
\rx_ip_sof_hold_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(6),
      Q => sel0(8),
      R => '0'
    );
\rx_ip_sof_hold_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(7),
      Q => sel0(7),
      R => '0'
    );
\rx_ip_sof_hold_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(8),
      Q => sel0(6),
      R => '0'
    );
\rx_ip_sof_hold_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \rx_ip_sof_hold[15]_i_1_n_0\,
      D => link_sof(9),
      Q => sel0(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi is
  port (
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    up_axi_rvalid_int_reg_0 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \up_wdata_int_reg[3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_wdata_int_reg[8]_0\ : out STD_LOGIC;
    \up_wdata_int_reg[2]_0\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_0\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_0\ : out STD_LOGIC;
    up_wreq_s : out STD_LOGIC;
    \up_waddr_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_wreq_int_reg_0 : out STD_LOGIC;
    \up_waddr_int_reg[6]_0\ : out STD_LOGIC;
    \up_waddr_int_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[8]_0\ : out STD_LOGIC;
    \up_waddr_int_reg[6]_1\ : out STD_LOGIC;
    \up_waddr_int_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[6]_2\ : out STD_LOGIC;
    \up_waddr_int_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[6]_3\ : out STD_LOGIC;
    \up_waddr_int_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[4]_0\ : out STD_LOGIC;
    \up_waddr_int_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[6]_4\ : out STD_LOGIC;
    \up_waddr_int_reg[2]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[6]_5\ : out STD_LOGIC;
    \up_waddr_int_reg[2]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[6]_6\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_int_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \up_waddr_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_dfmt_se0 : out STD_LOGIC;
    \up_waddr_int_reg[1]_0\ : out STD_LOGIC;
    \up_waddr_int_reg[1]_1\ : out STD_LOGIC;
    \up_waddr_int_reg[1]_2\ : out STD_LOGIC;
    \up_waddr_int_reg[1]_3\ : out STD_LOGIC;
    \up_waddr_int_reg[1]_4\ : out STD_LOGIC;
    \up_waddr_int_reg[1]_5\ : out STD_LOGIC;
    \up_waddr_int_reg[1]_6\ : out STD_LOGIC;
    \up_waddr_int_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_wdata_int_reg[2]_1\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_1\ : out STD_LOGIC;
    up_wreq_s_0 : out STD_LOGIC;
    up_adc_clk_enb0 : out STD_LOGIC;
    up_adc_ext_sync_manual_req_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_sync0 : out STD_LOGIC;
    \up_waddr_int_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_timer1__3\ : out STD_LOGIC;
    up_rreq_s : out STD_LOGIC;
    \up_waddr_int_reg[6]_7\ : out STD_LOGIC;
    \up_waddr_int_reg[4]_1\ : out STD_LOGIC;
    \up_waddr_int_reg[6]_8\ : out STD_LOGIC;
    \up_waddr_int_reg[6]_9\ : out STD_LOGIC;
    \up_waddr_int_reg[6]_10\ : out STD_LOGIC;
    \up_waddr_int_reg[6]_11\ : out STD_LOGIC;
    \up_waddr_int_reg[6]_12\ : out STD_LOGIC;
    p_7_in : out STD_LOGIC;
    up_adc_crc_err_int1 : out STD_LOGIC;
    s_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_int_reg[5]_0\ : out STD_LOGIC;
    s_axi_aresetn_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_int_reg[5]_1\ : out STD_LOGIC;
    s_axi_aresetn_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_int_reg[5]_2\ : out STD_LOGIC;
    s_axi_aresetn_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_int_reg[4]_0\ : out STD_LOGIC;
    s_axi_aresetn_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_int_reg[6]_1\ : out STD_LOGIC;
    s_axi_aresetn_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_int_reg[4]_1\ : out STD_LOGIC;
    s_axi_aresetn_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rreq_int_reg_0 : out STD_LOGIC;
    s_axi_aresetn_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_raddr_int_reg[6]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_raddr_int_reg[4]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_rreq_s_1 : out STD_LOGIC;
    \up_raddr_int_reg[3]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \up_adc_pnseq_sel_reg[3]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \up_adc_pnseq_sel_reg[3]_1\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \up_adc_pnseq_sel_reg[3]_2\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \up_adc_pnseq_sel_reg[3]_3\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \up_adc_pnseq_sel_reg[3]_4\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \up_adc_pnseq_sel_reg[3]_5\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \up_raddr_int_reg[0]_0\ : out STD_LOGIC;
    up_timer_reg_1_sp_1 : out STD_LOGIC;
    up_timer_reg_0_sp_1 : out STD_LOGIC;
    up_timer_reg_3_sp_1 : out STD_LOGIC;
    up_timer_reg_2_sp_1 : out STD_LOGIC;
    up_timer_reg_5_sp_1 : out STD_LOGIC;
    up_timer_reg_4_sp_1 : out STD_LOGIC;
    up_timer_reg_7_sp_1 : out STD_LOGIC;
    up_timer_reg_6_sp_1 : out STD_LOGIC;
    up_timer_reg_9_sp_1 : out STD_LOGIC;
    up_timer_reg_8_sp_1 : out STD_LOGIC;
    up_timer_reg_11_sp_1 : out STD_LOGIC;
    up_timer_reg_10_sp_1 : out STD_LOGIC;
    up_timer_reg_13_sp_1 : out STD_LOGIC;
    up_timer_reg_12_sp_1 : out STD_LOGIC;
    up_timer_reg_15_sp_1 : out STD_LOGIC;
    up_timer_reg_14_sp_1 : out STD_LOGIC;
    up_timer_reg_17_sp_1 : out STD_LOGIC;
    up_timer_reg_16_sp_1 : out STD_LOGIC;
    up_timer_reg_19_sp_1 : out STD_LOGIC;
    up_timer_reg_18_sp_1 : out STD_LOGIC;
    up_timer_reg_21_sp_1 : out STD_LOGIC;
    up_timer_reg_20_sp_1 : out STD_LOGIC;
    up_timer_reg_23_sp_1 : out STD_LOGIC;
    up_timer_reg_22_sp_1 : out STD_LOGIC;
    up_timer_reg_25_sp_1 : out STD_LOGIC;
    up_timer_reg_24_sp_1 : out STD_LOGIC;
    up_timer_reg_27_sp_1 : out STD_LOGIC;
    up_timer_reg_26_sp_1 : out STD_LOGIC;
    up_timer_reg_29_sp_1 : out STD_LOGIC;
    up_timer_reg_28_sp_1 : out STD_LOGIC;
    up_timer_reg_31_sp_1 : out STD_LOGIC;
    up_timer_reg_30_sp_1 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    up_rack : in STD_LOGIC;
    up_cntrl_xfer_done_s : in STD_LOGIC;
    p_9_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_8_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    up_pps_irq_mask_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \up_rdata_int_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_4_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_profile_sel_reg[0]\ : in STD_LOGIC;
    up_wack : in STD_LOGIC;
    \up_rdata_int_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_rdata_int_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    up_timer_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_rdata_int_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \up_rdata_int_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_rdata_int_reg[0]_0\ : in STD_LOGIC;
    data3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \up_rdata_int_reg[2]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[3]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[3]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[3]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[3]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[3]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[19]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[19]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[19]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[19]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[19]_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[5]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[5]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[5]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[5]_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[5]_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data1__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[2]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data1__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[2]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data1__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[2]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int_reg[2]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[2]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int_reg[2]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[2]_8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data1__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[2]_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data1__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[2]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[6]\ : in STD_LOGIC;
    \up_rdata_int_reg[10]\ : in STD_LOGIC;
    \up_rdata_int_reg[11]\ : in STD_LOGIC;
    \up_rdata_int_reg[6]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[10]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[11]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[6]_1\ : in STD_LOGIC;
    \up_rdata_int_reg[10]_1\ : in STD_LOGIC;
    \up_rdata_int_reg[11]_1\ : in STD_LOGIC;
    \up_rdata_int_reg[6]_2\ : in STD_LOGIC;
    \up_rdata_int_reg[10]_2\ : in STD_LOGIC;
    \up_rdata_int_reg[11]_2\ : in STD_LOGIC;
    \up_rdata_int_reg[6]_3\ : in STD_LOGIC;
    \up_rdata_int_reg[10]_3\ : in STD_LOGIC;
    \up_rdata_int_reg[11]_3\ : in STD_LOGIC;
    \up_rdata_int_reg[6]_4\ : in STD_LOGIC;
    \up_rdata_int_reg[10]_4\ : in STD_LOGIC;
    \up_rdata_int_reg[11]_4\ : in STD_LOGIC;
    \up_rdata_int_reg[6]_5\ : in STD_LOGIC;
    \up_rdata_int_reg[10]_5\ : in STD_LOGIC;
    \up_rdata_int_reg[11]_5\ : in STD_LOGIC;
    up_adc_dfmt_se : in STD_LOGIC;
    up_adc_pn_sel : in STD_LOGIC;
    up_adc_lb_enb : in STD_LOGIC;
    \up_rdata_d_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_rdata_int_reg[2]_11\ : in STD_LOGIC;
    up_status_pn_err : in STD_LOGIC;
    up_status_pn_oos : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_5_in : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal \up_adc_config_ctrl[31]_i_2_n_0\ : STD_LOGIC;
  signal \up_adc_config_wr[31]_i_2_n_0\ : STD_LOGIC;
  signal up_adc_ext_sync_manual_req_i_2_n_0 : STD_LOGIC;
  signal up_adc_r1_mode_i_2_n_0 : STD_LOGIC;
  signal up_axi_arready_int_i_1_n_0 : STD_LOGIC;
  signal up_axi_arready_int_i_2_n_0 : STD_LOGIC;
  signal up_axi_awready_int_i_2_n_0 : STD_LOGIC;
  signal up_axi_bvalid_int_i_1_n_0 : STD_LOGIC;
  signal \up_axi_rdata_int[31]_i_1_n_0\ : STD_LOGIC;
  signal up_axi_rvalid_int_i_1_n_0 : STD_LOGIC;
  signal \^up_axi_rvalid_int_reg_0\ : STD_LOGIC;
  signal up_axi_wready_int_i_1_n_0 : STD_LOGIC;
  signal up_pps_irq_mask_i_2_n_0 : STD_LOGIC;
  signal \up_profile_sel[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_profile_sel[0]_i_3_n_0\ : STD_LOGIC;
  signal up_rack_d : STD_LOGIC;
  signal up_rack_s : STD_LOGIC;
  signal \^up_raddr_int_reg[0]_0\ : STD_LOGIC;
  signal \^up_raddr_int_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal up_raddr_s : STD_LOGIC_VECTOR ( 10 downto 7 );
  signal \up_rcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[3]\ : STD_LOGIC;
  signal up_rdata_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_d[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[10]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[11]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[12]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[14]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[15]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[16]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[18]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[19]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[21]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[23]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[25]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[26]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[27]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[28]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[29]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[30]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[31]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[31]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_d[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[5]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[7]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_d[9]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_10_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_12_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_9_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[13]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[13]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[14]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[14]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[20]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[20]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[21]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[21]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[22]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[22]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[23]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[23]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[25]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[25]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[26]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[26]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[26]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[26]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[27]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[27]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[28]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[28]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[29]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[29]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[30]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[30]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_3_n_1\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_6_n_1\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_7_n_0\ : STD_LOGIC;
  signal up_resetn_i_2_n_1 : STD_LOGIC;
  signal up_resetn_i_3_n_0 : STD_LOGIC;
  signal up_rreq_int_i_1_n_0 : STD_LOGIC;
  signal \^up_rreq_s_1\ : STD_LOGIC;
  signal \up_rreq_s__0\ : STD_LOGIC;
  signal up_rsel_inv_i_1_n_0 : STD_LOGIC;
  signal \up_scratch[31]_i_2_n_0\ : STD_LOGIC;
  signal up_status_ovf_i_2_n_0 : STD_LOGIC;
  signal \^up_timer1__3\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \up_timer_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \up_timer_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \up_timer_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \up_timer_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer_reg[18]_i_2_n_1\ : STD_LOGIC;
  signal \up_timer_reg[18]_i_2_n_2\ : STD_LOGIC;
  signal \up_timer_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \up_timer_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer_reg[26]_i_2_n_1\ : STD_LOGIC;
  signal \up_timer_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \up_timer_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \up_timer_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \up_timer_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \up_timer_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \up_timer_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal up_timer_reg_0_sn_1 : STD_LOGIC;
  signal up_timer_reg_10_sn_1 : STD_LOGIC;
  signal up_timer_reg_11_sn_1 : STD_LOGIC;
  signal up_timer_reg_12_sn_1 : STD_LOGIC;
  signal up_timer_reg_13_sn_1 : STD_LOGIC;
  signal up_timer_reg_14_sn_1 : STD_LOGIC;
  signal up_timer_reg_15_sn_1 : STD_LOGIC;
  signal up_timer_reg_16_sn_1 : STD_LOGIC;
  signal up_timer_reg_17_sn_1 : STD_LOGIC;
  signal up_timer_reg_18_sn_1 : STD_LOGIC;
  signal up_timer_reg_19_sn_1 : STD_LOGIC;
  signal up_timer_reg_1_sn_1 : STD_LOGIC;
  signal up_timer_reg_20_sn_1 : STD_LOGIC;
  signal up_timer_reg_21_sn_1 : STD_LOGIC;
  signal up_timer_reg_22_sn_1 : STD_LOGIC;
  signal up_timer_reg_23_sn_1 : STD_LOGIC;
  signal up_timer_reg_24_sn_1 : STD_LOGIC;
  signal up_timer_reg_25_sn_1 : STD_LOGIC;
  signal up_timer_reg_26_sn_1 : STD_LOGIC;
  signal up_timer_reg_27_sn_1 : STD_LOGIC;
  signal up_timer_reg_28_sn_1 : STD_LOGIC;
  signal up_timer_reg_29_sn_1 : STD_LOGIC;
  signal up_timer_reg_2_sn_1 : STD_LOGIC;
  signal up_timer_reg_30_sn_1 : STD_LOGIC;
  signal up_timer_reg_31_sn_1 : STD_LOGIC;
  signal up_timer_reg_3_sn_1 : STD_LOGIC;
  signal up_timer_reg_4_sn_1 : STD_LOGIC;
  signal up_timer_reg_5_sn_1 : STD_LOGIC;
  signal up_timer_reg_6_sn_1 : STD_LOGIC;
  signal up_timer_reg_7_sn_1 : STD_LOGIC;
  signal up_timer_reg_8_sn_1 : STD_LOGIC;
  signal up_timer_reg_9_sn_1 : STD_LOGIC;
  signal up_wack_d : STD_LOGIC;
  signal up_wack_s : STD_LOGIC;
  signal \^up_waddr_int_reg[4]_0\ : STD_LOGIC;
  signal \^up_waddr_int_reg[6]_0\ : STD_LOGIC;
  signal \^up_waddr_int_reg[6]_1\ : STD_LOGIC;
  signal \^up_waddr_int_reg[6]_2\ : STD_LOGIC;
  signal \^up_waddr_int_reg[6]_3\ : STD_LOGIC;
  signal \^up_waddr_int_reg[6]_4\ : STD_LOGIC;
  signal \^up_waddr_int_reg[6]_5\ : STD_LOGIC;
  signal \^up_waddr_int_reg[6]_6\ : STD_LOGIC;
  signal \^up_waddr_int_reg[8]_0\ : STD_LOGIC;
  signal up_waddr_s : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \up_wcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[3]\ : STD_LOGIC;
  signal up_wreq_int_i_1_n_0 : STD_LOGIC;
  signal \^up_wreq_int_reg_0\ : STD_LOGIC;
  signal \^up_wreq_s\ : STD_LOGIC;
  signal \^up_wreq_s_0\ : STD_LOGIC;
  signal \up_wreq_s__0\ : STD_LOGIC;
  signal up_wsel_inv_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_adc_config_ctrl[31]_i_2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \up_adc_config_wr[31]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \up_adc_config_wr[31]_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of up_adc_ext_sync_manual_req_i_2 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of up_adc_pn_oos_int_i_2 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of up_adc_r1_mode_i_2 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[2]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[2]_i_2__1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[2]_i_2__2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[2]_i_2__3\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[2]_i_2__4\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[2]_i_2__5\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[2]_i_2__6\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[2]_i_3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \up_adc_softspan_int[2]_i_3__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of up_axi_arready_int_i_1 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of up_axi_awready_int_i_2 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of up_axi_bvalid_int_i_1 : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of up_axi_rvalid_int_i_1 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of up_axi_wready_int_i_1 : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of up_pps_irq_mask_i_2 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \up_profile_sel[0]_i_2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of up_rack_d_i_1 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of up_rack_int_i_1 : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \up_rack_int_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \up_rack_int_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \up_rack_int_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \up_rack_int_i_1__3\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \up_rack_int_i_1__4\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \up_rack_int_i_1__5\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \up_rack_int_i_1__6\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \up_rack_int_i_1__7\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \up_rack_int_i_1__8\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \up_rcount[0]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \up_rcount[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \up_rdata_d[0]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \up_rdata_d[10]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \up_rdata_d[11]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \up_rdata_d[12]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \up_rdata_d[14]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \up_rdata_d[15]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \up_rdata_d[16]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \up_rdata_d[18]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \up_rdata_d[19]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \up_rdata_d[21]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \up_rdata_d[23]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \up_rdata_d[25]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \up_rdata_d[26]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \up_rdata_d[27]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \up_rdata_d[28]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \up_rdata_d[2]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \up_rdata_d[30]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \up_rdata_d[31]_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \up_rdata_d[3]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \up_rdata_d[5]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \up_rdata_d[7]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \up_rdata_d[9]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_10\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_6\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_7\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_8\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \up_rdata_int[10]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \up_rdata_int[10]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \up_rdata_int[10]_i_1__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \up_rdata_int[10]_i_1__2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \up_rdata_int[10]_i_1__3\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \up_rdata_int[10]_i_1__4\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \up_rdata_int[10]_i_1__5\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \up_rdata_int[10]_i_1__6\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \up_rdata_int[10]_i_1__7\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \up_rdata_int[10]_i_5\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \up_rdata_int[11]_i_1__0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \up_rdata_int[11]_i_1__1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \up_rdata_int[11]_i_1__2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \up_rdata_int[11]_i_1__3\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \up_rdata_int[11]_i_1__4\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \up_rdata_int[11]_i_1__5\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \up_rdata_int[11]_i_1__6\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \up_rdata_int[11]_i_1__7\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \up_rdata_int[12]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \up_rdata_int[12]_i_3\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \up_rdata_int[12]_i_4\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \up_rdata_int[12]_i_5\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \up_rdata_int[13]_i_3\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_1__1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_1__2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_1__3\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_1__4\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_1__5\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_1__6\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_1__7\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_4\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_6\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_1__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_1__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_1__2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_1__3\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_1__4\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_1__5\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_1__6\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_1__7\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_3\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \up_rdata_int[18]_i_1__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \up_rdata_int[18]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \up_rdata_int[18]_i_1__2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \up_rdata_int[18]_i_1__3\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \up_rdata_int[18]_i_1__4\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \up_rdata_int[18]_i_1__5\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \up_rdata_int[18]_i_1__6\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \up_rdata_int[18]_i_1__7\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \up_rdata_int[18]_i_4\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_1__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_1__2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_1__3\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_1__4\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_1__5\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_1__6\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_1__7\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_4\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_6\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_7\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \up_rdata_int[20]_i_3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \up_rdata_int[21]_i_3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \up_rdata_int[22]_i_3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \up_rdata_int[23]_i_3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_1__2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_1__3\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_1__4\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_1__5\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_1__6\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_2__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_3__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_4\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \up_rdata_int[25]_i_3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \up_rdata_int[26]_i_4\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \up_rdata_int[26]_i_5\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \up_rdata_int[27]_i_3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \up_rdata_int[28]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \up_rdata_int[28]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \up_rdata_int[28]_i_3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \up_rdata_int[28]_i_3__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \up_rdata_int[29]_i_3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \up_rdata_int[2]_i_2__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \up_rdata_int[2]_i_3__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \up_rdata_int[2]_i_4\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \up_rdata_int[2]_i_7\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \up_rdata_int[30]_i_3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \up_rdata_int[31]_i_5\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_1__0\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_1__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_1__2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_1__3\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_1__4\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_1__5\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_1__6\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_1__7\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_6\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_1__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_1__1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_1__2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_1__3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_1__4\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_1__5\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_1__6\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_1__7\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_1__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_1__2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_1__3\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_1__4\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_1__5\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_1__6\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_1__7\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \up_rdata_int[6]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \up_rdata_int[6]_i_1__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \up_rdata_int[6]_i_1__2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \up_rdata_int[6]_i_1__3\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \up_rdata_int[6]_i_1__4\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \up_rdata_int[6]_i_1__5\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \up_rdata_int[6]_i_1__6\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \up_rdata_int[6]_i_1__7\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \up_rdata_int[8]_i_5\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \up_rdata_int[8]_i_7\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \up_rdata_int[9]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \up_rdata_int[9]_i_5\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of up_resetn_i_1 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of up_resetn_i_3 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of up_rreq_int_i_1 : label is "soft_lutpair321";
  attribute inverted : string;
  attribute inverted of up_rsel_reg_inv : label is "yes";
  attribute SOFT_HLUTNM of \up_scratch[31]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of up_status_ovf_i_2 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \up_wack_int_i_1__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \up_wack_int_i_1__1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \up_wack_int_i_1__2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \up_wack_int_i_1__4\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \up_wack_int_i_1__5\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \up_wack_int_i_1__6\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \up_wack_int_i_1__7\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \up_wcount[1]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \up_wcount[2]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of up_wreq_int_i_1 : label is "soft_lutpair323";
  attribute inverted of up_wsel_reg_inv : label is "yes";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_wready <= \^s_axi_wready\;
  up_axi_rvalid_int_reg_0 <= \^up_axi_rvalid_int_reg_0\;
  \up_raddr_int_reg[0]_0\ <= \^up_raddr_int_reg[0]_0\;
  \up_raddr_int_reg[6]_0\(6 downto 0) <= \^up_raddr_int_reg[6]_0\(6 downto 0);
  up_rreq_s_1 <= \^up_rreq_s_1\;
  \up_timer1__3\ <= \^up_timer1__3\;
  up_timer_reg_0_sp_1 <= up_timer_reg_0_sn_1;
  up_timer_reg_10_sp_1 <= up_timer_reg_10_sn_1;
  up_timer_reg_11_sp_1 <= up_timer_reg_11_sn_1;
  up_timer_reg_12_sp_1 <= up_timer_reg_12_sn_1;
  up_timer_reg_13_sp_1 <= up_timer_reg_13_sn_1;
  up_timer_reg_14_sp_1 <= up_timer_reg_14_sn_1;
  up_timer_reg_15_sp_1 <= up_timer_reg_15_sn_1;
  up_timer_reg_16_sp_1 <= up_timer_reg_16_sn_1;
  up_timer_reg_17_sp_1 <= up_timer_reg_17_sn_1;
  up_timer_reg_18_sp_1 <= up_timer_reg_18_sn_1;
  up_timer_reg_19_sp_1 <= up_timer_reg_19_sn_1;
  up_timer_reg_1_sp_1 <= up_timer_reg_1_sn_1;
  up_timer_reg_20_sp_1 <= up_timer_reg_20_sn_1;
  up_timer_reg_21_sp_1 <= up_timer_reg_21_sn_1;
  up_timer_reg_22_sp_1 <= up_timer_reg_22_sn_1;
  up_timer_reg_23_sp_1 <= up_timer_reg_23_sn_1;
  up_timer_reg_24_sp_1 <= up_timer_reg_24_sn_1;
  up_timer_reg_25_sp_1 <= up_timer_reg_25_sn_1;
  up_timer_reg_26_sp_1 <= up_timer_reg_26_sn_1;
  up_timer_reg_27_sp_1 <= up_timer_reg_27_sn_1;
  up_timer_reg_28_sp_1 <= up_timer_reg_28_sn_1;
  up_timer_reg_29_sp_1 <= up_timer_reg_29_sn_1;
  up_timer_reg_2_sp_1 <= up_timer_reg_2_sn_1;
  up_timer_reg_30_sp_1 <= up_timer_reg_30_sn_1;
  up_timer_reg_31_sp_1 <= up_timer_reg_31_sn_1;
  up_timer_reg_3_sp_1 <= up_timer_reg_3_sn_1;
  up_timer_reg_4_sp_1 <= up_timer_reg_4_sn_1;
  up_timer_reg_5_sp_1 <= up_timer_reg_5_sn_1;
  up_timer_reg_6_sp_1 <= up_timer_reg_6_sn_1;
  up_timer_reg_7_sp_1 <= up_timer_reg_7_sn_1;
  up_timer_reg_8_sp_1 <= up_timer_reg_8_sn_1;
  up_timer_reg_9_sp_1 <= up_timer_reg_9_sn_1;
  \up_waddr_int_reg[4]_0\ <= \^up_waddr_int_reg[4]_0\;
  \up_waddr_int_reg[6]_0\ <= \^up_waddr_int_reg[6]_0\;
  \up_waddr_int_reg[6]_1\ <= \^up_waddr_int_reg[6]_1\;
  \up_waddr_int_reg[6]_2\ <= \^up_waddr_int_reg[6]_2\;
  \up_waddr_int_reg[6]_3\ <= \^up_waddr_int_reg[6]_3\;
  \up_waddr_int_reg[6]_4\ <= \^up_waddr_int_reg[6]_4\;
  \up_waddr_int_reg[6]_5\ <= \^up_waddr_int_reg[6]_5\;
  \up_waddr_int_reg[6]_6\ <= \^up_waddr_int_reg[6]_6\;
  \up_waddr_int_reg[8]_0\ <= \^up_waddr_int_reg[8]_0\;
  up_wreq_int_reg_0 <= \^up_wreq_int_reg_0\;
  up_wreq_s <= \^up_wreq_s\;
  up_wreq_s_0 <= \^up_wreq_s_0\;
\up_adc_config_ctrl[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => up_waddr_s(6),
      I2 => \up_adc_config_ctrl[31]_i_2_n_0\,
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(1),
      I5 => up_resetn_i_2_n_1,
      O => \up_waddr_int_reg[5]_1\(0)
    );
\up_adc_config_ctrl[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(3),
      O => \up_adc_config_ctrl[31]_i_2_n_0\
    );
\up_adc_config_wr[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => up_waddr_s(6),
      I2 => \up_adc_config_wr[31]_i_2_n_0\,
      I3 => up_waddr_s(0),
      I4 => \^up_wreq_s\,
      O => \up_waddr_int_reg[5]_0\(0)
    );
\up_adc_config_wr[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(4),
      O => \up_adc_config_wr[31]_i_2_n_0\
    );
\up_adc_custom_control[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => p_8_in(2),
      I1 => up_resetn_i_2_n_1,
      I2 => up_waddr_s(1),
      I3 => up_resetn_i_3_n_0,
      I4 => up_waddr_s(3),
      I5 => up_waddr_s(0),
      O => up_adc_ext_sync_manual_req_reg(0)
    );
\up_adc_data_sel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(0),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_0\,
      O => \up_waddr_int_reg[2]_0\(0)
    );
\up_adc_data_sel[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(0),
      I4 => \^up_waddr_int_reg[8]_0\,
      I5 => \^up_waddr_int_reg[6]_1\,
      O => \up_waddr_int_reg[2]_1\(0)
    );
\up_adc_data_sel[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(0),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_2\,
      O => \up_waddr_int_reg[2]_2\(0)
    );
\up_adc_data_sel[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(0),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_3\,
      O => \up_waddr_int_reg[2]_3\(0)
    );
\up_adc_data_sel[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(0),
      I4 => \^up_waddr_int_reg[8]_0\,
      I5 => \^up_waddr_int_reg[4]_0\,
      O => \up_waddr_int_reg[2]_4\(0)
    );
\up_adc_data_sel[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(0),
      I4 => \^up_waddr_int_reg[8]_0\,
      I5 => \^up_waddr_int_reg[6]_4\,
      O => \up_waddr_int_reg[2]_5\(0)
    );
\up_adc_data_sel[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(0),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_5\,
      O => \up_waddr_int_reg[2]_6\(0)
    );
\up_adc_data_sel[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(0),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_6\,
      O => \up_waddr_int_reg[2]_7\(0)
    );
up_adc_ext_sync_arm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A30303030303030"
    )
        port map (
      I0 => \^q\(1),
      I1 => up_cntrl_xfer_done_s,
      I2 => p_8_in(0),
      I3 => up_adc_ext_sync_manual_req_i_2_n_0,
      I4 => up_waddr_s(1),
      I5 => up_resetn_i_2_n_1,
      O => \up_wdata_int_reg[1]_0\
    );
up_adc_ext_sync_disarm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A30303030303030"
    )
        port map (
      I0 => \^q\(2),
      I1 => up_cntrl_xfer_done_s,
      I2 => p_8_in(1),
      I3 => up_adc_ext_sync_manual_req_i_2_n_0,
      I4 => up_waddr_s(1),
      I5 => up_resetn_i_2_n_1,
      O => \up_wdata_int_reg[2]_0\
    );
up_adc_ext_sync_manual_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A30303030303030"
    )
        port map (
      I0 => \^q\(8),
      I1 => up_cntrl_xfer_done_s,
      I2 => p_8_in(2),
      I3 => up_adc_ext_sync_manual_req_i_2_n_0,
      I4 => up_waddr_s(1),
      I5 => up_resetn_i_2_n_1,
      O => \up_wdata_int_reg[8]_0\
    );
up_adc_ext_sync_manual_req_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => up_waddr_s(6),
      I2 => up_waddr_s(4),
      I3 => up_waddr_s(3),
      I4 => up_waddr_s(0),
      O => up_adc_ext_sync_manual_req_i_2_n_0
    );
up_adc_lb_enb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_0\,
      O => up_adc_dfmt_se0
    );
\up_adc_lb_enb_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_2\,
      O => \up_waddr_int_reg[1]_0\
    );
\up_adc_lb_enb_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_3\,
      O => \up_waddr_int_reg[1]_1\
    );
\up_adc_lb_enb_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_5\,
      O => \up_waddr_int_reg[1]_2\
    );
\up_adc_lb_enb_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_6\,
      O => \up_waddr_int_reg[1]_3\
    );
\up_adc_lb_enb_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_waddr_int_reg[8]_0\,
      I5 => \^up_waddr_int_reg[6]_1\,
      O => \up_waddr_int_reg[1]_4\
    );
\up_adc_lb_enb_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_waddr_int_reg[8]_0\,
      I5 => \^up_waddr_int_reg[4]_0\,
      O => \up_waddr_int_reg[1]_5\
    );
\up_adc_lb_enb_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_waddr_int_reg[8]_0\,
      I5 => \^up_waddr_int_reg[6]_4\,
      O => \up_waddr_int_reg[1]_6\
    );
up_adc_pn_oos_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      O => up_adc_crc_err_int1
    );
up_adc_r1_mode_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => up_resetn_i_2_n_1,
      I1 => up_adc_r1_mode_i_2_n_0,
      I2 => up_resetn_i_3_n_0,
      O => up_adc_sync0
    );
up_adc_r1_mode_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => up_waddr_s(3),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(0),
      O => up_adc_r1_mode_i_2_n_0
    );
\up_adc_softspan_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_0\,
      O => \up_waddr_int_reg[0]_0\(0)
    );
\up_adc_softspan_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_waddr_int_reg[8]_0\,
      I5 => \^up_waddr_int_reg[6]_1\,
      O => E(0)
    );
\up_adc_softspan_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_2\,
      O => \up_waddr_int_reg[0]_1\(0)
    );
\up_adc_softspan_int[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_3\,
      O => \up_waddr_int_reg[0]_2\(0)
    );
\up_adc_softspan_int[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_waddr_int_reg[8]_0\,
      I5 => \^up_waddr_int_reg[4]_0\,
      O => \up_waddr_int_reg[0]_3\(0)
    );
\up_adc_softspan_int[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_waddr_int_reg[8]_0\,
      I5 => \^up_waddr_int_reg[6]_4\,
      O => \up_waddr_int_reg[0]_4\(0)
    );
\up_adc_softspan_int[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_5\,
      O => \up_waddr_int_reg[0]_5\(0)
    );
\up_adc_softspan_int[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      I4 => \^up_wreq_int_reg_0\,
      I5 => \^up_waddr_int_reg[6]_6\,
      O => \up_waddr_int_reg[0]_6\(0)
    );
\up_adc_softspan_int[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \up_wreq_s__0\,
      I1 => up_waddr_s(10),
      I2 => up_waddr_s(9),
      I3 => up_waddr_s(8),
      I4 => up_waddr_s(7),
      O => \^up_wreq_int_reg_0\
    );
\up_adc_softspan_int[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => up_waddr_s(8),
      I1 => up_waddr_s(9),
      I2 => up_waddr_s(10),
      I3 => \up_wreq_s__0\,
      O => \^up_waddr_int_reg[8]_0\
    );
\up_adc_softspan_int[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => up_waddr_s(6),
      I1 => up_waddr_s(4),
      I2 => up_waddr_s(7),
      I3 => up_waddr_s(5),
      O => \^up_waddr_int_reg[6]_4\
    );
\up_adc_softspan_int[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(6),
      I2 => up_waddr_s(7),
      I3 => up_waddr_s(5),
      O => \^up_waddr_int_reg[4]_0\
    );
\up_adc_softspan_int[2]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => up_waddr_s(6),
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(4),
      O => \^up_waddr_int_reg[6]_3\
    );
\up_adc_softspan_int[2]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_waddr_s(6),
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(4),
      O => \^up_waddr_int_reg[6]_2\
    );
\up_adc_softspan_int[2]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => up_waddr_s(6),
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(4),
      O => \^up_waddr_int_reg[6]_5\
    );
\up_adc_softspan_int[2]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => up_waddr_s(6),
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(4),
      O => \^up_waddr_int_reg[6]_6\
    );
\up_adc_softspan_int[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => up_waddr_s(6),
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(4),
      O => \^up_waddr_int_reg[6]_0\
    );
\up_adc_softspan_int[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => up_waddr_s(6),
      I1 => up_waddr_s(4),
      I2 => up_waddr_s(7),
      I3 => up_waddr_s(5),
      O => \^up_waddr_int_reg[6]_1\
    );
up_adc_sync_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A30303030303030"
    )
        port map (
      I0 => \^q\(3),
      I1 => up_cntrl_xfer_done_s,
      I2 => p_9_in(0),
      I3 => up_resetn_i_2_n_1,
      I4 => up_adc_r1_mode_i_2_n_0,
      I5 => up_resetn_i_3_n_0,
      O => \up_wdata_int_reg[3]_0\
    );
up_axi_arready_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => p_0_in6_in,
      I2 => up_rack,
      I3 => up_axi_arready_int_i_2_n_0,
      O => up_axi_arready_int_i_1_n_0
    );
up_axi_arready_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[0]\,
      I1 => \up_rcount_reg_n_0_[1]\,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => p_0_in6_in,
      I4 => \up_rcount_reg_n_0_[3]\,
      O => up_axi_arready_int_i_2_n_0
    );
up_axi_arready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_arready_int_i_1_n_0,
      Q => \^s_axi_arready\,
      R => p_0_in
    );
up_axi_awready_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => up_wack_s,
      O => up_axi_awready_int_i_2_n_0
    );
up_axi_awready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_awready_int_i_2_n_0,
      Q => \^s_axi_awready\,
      R => p_0_in
    );
up_axi_bvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => up_wack_d,
      I1 => s_axi_aresetn,
      I2 => s_axi_bready,
      I3 => \^s_axi_bvalid\,
      O => up_axi_bvalid_int_i_1_n_0
    );
up_axi_bvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_bvalid_int_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => '0'
    );
\up_axi_rdata_int[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^up_axi_rvalid_int_reg_0\,
      I1 => s_axi_rready,
      I2 => s_axi_aresetn,
      O => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(0),
      Q => s_axi_rdata(0),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(10),
      Q => s_axi_rdata(10),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(11),
      Q => s_axi_rdata(11),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(12),
      Q => s_axi_rdata(12),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(13),
      Q => s_axi_rdata(13),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(14),
      Q => s_axi_rdata(14),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(15),
      Q => s_axi_rdata(15),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(16),
      Q => s_axi_rdata(16),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(17),
      Q => s_axi_rdata(17),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(18),
      Q => s_axi_rdata(18),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(19),
      Q => s_axi_rdata(19),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(1),
      Q => s_axi_rdata(1),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(20),
      Q => s_axi_rdata(20),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(21),
      Q => s_axi_rdata(21),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(22),
      Q => s_axi_rdata(22),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(23),
      Q => s_axi_rdata(23),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(24),
      Q => s_axi_rdata(24),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(25),
      Q => s_axi_rdata(25),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(26),
      Q => s_axi_rdata(26),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(27),
      Q => s_axi_rdata(27),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(28),
      Q => s_axi_rdata(28),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(29),
      Q => s_axi_rdata(29),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(2),
      Q => s_axi_rdata(2),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(30),
      Q => s_axi_rdata(30),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(31),
      Q => s_axi_rdata(31),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(3),
      Q => s_axi_rdata(3),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(4),
      Q => s_axi_rdata(4),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(5),
      Q => s_axi_rdata(5),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(6),
      Q => s_axi_rdata(6),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(7),
      Q => s_axi_rdata(7),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(8),
      Q => s_axi_rdata(8),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(9),
      Q => s_axi_rdata(9),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
up_axi_rvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7020"
    )
        port map (
      I0 => \^up_axi_rvalid_int_reg_0\,
      I1 => s_axi_rready,
      I2 => s_axi_aresetn,
      I3 => up_rack_d,
      O => up_axi_rvalid_int_i_1_n_0
    );
up_axi_rvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_rvalid_int_i_1_n_0,
      Q => \^up_axi_rvalid_int_reg_0\,
      R => '0'
    );
up_axi_wready_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => up_wack_s,
      O => up_axi_wready_int_i_1_n_0
    );
up_axi_wready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_wready_int_i_1_n_0,
      Q => \^s_axi_wready\,
      R => p_0_in
    );
up_pps_irq_mask_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_pps_irq_mask_i_2_n_0,
      I2 => \up_adc_config_ctrl[31]_i_2_n_0\,
      I3 => \up_scratch[31]_i_2_n_0\,
      I4 => \^up_wreq_s\,
      I5 => up_pps_irq_mask_reg,
      O => \up_wdata_int_reg[0]_0\
    );
up_pps_irq_mask_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(0),
      O => up_pps_irq_mask_i_2_n_0
    );
\up_profile_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \up_profile_sel[0]_i_2_n_0\,
      I2 => \up_profile_sel[0]_i_3_n_0\,
      I3 => \up_scratch[31]_i_2_n_0\,
      I4 => \^up_wreq_s_0\,
      I5 => \up_profile_sel_reg[0]\,
      O => \up_wdata_int_reg[0]_1\
    );
\up_profile_sel[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(0),
      O => \up_profile_sel[0]_i_2_n_0\
    );
\up_profile_sel[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_waddr_s(3),
      I1 => up_waddr_s(2),
      O => \up_profile_sel[0]_i_3_n_0\
    );
up_rack_d_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => up_axi_arready_int_i_2_n_0,
      I1 => up_rack,
      I2 => p_0_in6_in,
      O => up_rack_s
    );
up_rack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_s,
      Q => up_rack_d,
      R => p_0_in
    );
up_rack_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \up_rreq_s__0\,
      I1 => up_raddr_s(7),
      I2 => up_raddr_s(8),
      I3 => up_raddr_s(10),
      I4 => up_raddr_s(9),
      O => up_rreq_s
    );
\up_rack_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => up_raddr_s(7),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(6),
      I4 => \up_rdata_int[24]_i_2_n_0\,
      O => \up_raddr_int_reg[5]_0\
    );
\up_rack_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => up_raddr_s(7),
      I2 => \^up_raddr_int_reg[6]_0\(6),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \up_rdata_int[24]_i_2_n_0\,
      O => \up_raddr_int_reg[5]_1\
    );
\up_rack_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => up_raddr_s(7),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(6),
      I4 => \up_rdata_int[24]_i_2_n_0\,
      O => \up_raddr_int_reg[5]_2\
    );
\up_rack_int_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(6),
      I3 => \up_rdata_int[24]_i_3_n_0\,
      O => \up_raddr_int_reg[4]_0\
    );
\up_rack_int_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(6),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \up_rdata_int[24]_i_3_n_0\,
      O => \up_raddr_int_reg[6]_1\
    );
\up_rack_int_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(6),
      I3 => \up_rdata_int[24]_i_3_n_0\,
      O => \up_raddr_int_reg[4]_1\
    );
\up_rack_int_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3_n_0\,
      I1 => \up_rdata_int[16]_i_4_n_0\,
      O => up_rreq_int_reg_0
    );
\up_rack_int_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_3_n_0\,
      I1 => \up_rdata_int[24]_i_3_n_0\,
      O => \up_raddr_int_reg[6]_2\
    );
\up_rack_int_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \up_rreq_s__0\,
      I1 => up_raddr_s(7),
      I2 => up_raddr_s(8),
      I3 => up_raddr_s(10),
      I4 => up_raddr_s(9),
      O => \^up_rreq_s_1\
    );
\up_raddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(0),
      Q => \^up_raddr_int_reg[6]_0\(0),
      R => p_0_in
    );
\up_raddr_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(10),
      Q => up_raddr_s(10),
      R => p_0_in
    );
\up_raddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(1),
      Q => \^up_raddr_int_reg[6]_0\(1),
      R => p_0_in
    );
\up_raddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(2),
      Q => \^up_raddr_int_reg[6]_0\(2),
      R => p_0_in
    );
\up_raddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(3),
      Q => \^up_raddr_int_reg[6]_0\(3),
      R => p_0_in
    );
\up_raddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(4),
      Q => \^up_raddr_int_reg[6]_0\(4),
      R => p_0_in
    );
\up_raddr_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(5),
      Q => \^up_raddr_int_reg[6]_0\(5),
      R => p_0_in
    );
\up_raddr_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(6),
      Q => \^up_raddr_int_reg[6]_0\(6),
      R => p_0_in
    );
\up_raddr_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(7),
      Q => up_raddr_s(7),
      R => p_0_in
    );
\up_raddr_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(8),
      Q => up_raddr_s(8),
      R => p_0_in
    );
\up_raddr_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(9),
      Q => up_raddr_s(9),
      R => p_0_in
    );
\up_rcount[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => up_rack,
      I1 => p_0_in6_in,
      I2 => up_axi_arready_int_i_2_n_0,
      I3 => \up_rcount_reg_n_0_[0]\,
      O => \up_rcount[0]_i_1_n_0\
    );
\up_rcount[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040400"
    )
        port map (
      I0 => up_axi_arready_int_i_2_n_0,
      I1 => p_0_in6_in,
      I2 => up_rack,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      O => \up_rcount[1]_i_1_n_0\
    );
\up_rcount[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040404000000"
    )
        port map (
      I0 => up_axi_arready_int_i_2_n_0,
      I1 => p_0_in6_in,
      I2 => up_rack,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[0]\,
      I5 => \up_rcount_reg_n_0_[2]\,
      O => \up_rcount[2]_i_1_n_0\
    );
\up_rcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F008000"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[0]\,
      I1 => \up_rcount_reg_n_0_[1]\,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => p_0_in6_in,
      I4 => \up_rcount_reg_n_0_[3]\,
      I5 => up_rack,
      O => \up_rcount[3]_i_1_n_0\
    );
\up_rcount[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rreq_s__0\,
      I1 => up_axi_arready_int_i_2_n_0,
      I2 => p_0_in6_in,
      O => \up_rcount[4]_i_1_n_0\
    );
\up_rcount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F5F5F5F5F5F5F5F"
    )
        port map (
      I0 => up_rack,
      I1 => \up_rcount_reg_n_0_[3]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rcount[4]_i_2_n_0\
    );
\up_rcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[0]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[0]\,
      R => p_0_in
    );
\up_rcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[1]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[1]\,
      R => p_0_in
    );
\up_rcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[2]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[2]\,
      R => p_0_in
    );
\up_rcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[3]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[3]\,
      R => p_0_in
    );
\up_rcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[4]_i_2_n_0\,
      Q => p_0_in6_in,
      R => p_0_in
    );
\up_rdata_d[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(0),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[0]_i_1_n_0\
    );
\up_rdata_d[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(10),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[10]_i_1_n_0\
    );
\up_rdata_d[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(11),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[11]_i_1_n_0\
    );
\up_rdata_d[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(12),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[12]_i_1_n_0\
    );
\up_rdata_d[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(14),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[14]_i_1_n_0\
    );
\up_rdata_d[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(15),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[15]_i_1_n_0\
    );
\up_rdata_d[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(16),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[16]_i_1_n_0\
    );
\up_rdata_d[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(18),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[18]_i_1_n_0\
    );
\up_rdata_d[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(19),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[19]_i_1_n_0\
    );
\up_rdata_d[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(21),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[21]_i_1_n_0\
    );
\up_rdata_d[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(23),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[23]_i_1_n_0\
    );
\up_rdata_d[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(25),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[25]_i_1_n_0\
    );
\up_rdata_d[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(26),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[26]_i_1_n_0\
    );
\up_rdata_d[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(27),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[27]_i_1_n_0\
    );
\up_rdata_d[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(28),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[28]_i_1_n_0\
    );
\up_rdata_d[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => up_axi_arready_int_i_2_n_0,
      I1 => s_axi_aresetn,
      O => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(2),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[2]_i_1_n_0\
    );
\up_rdata_d[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(30),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[30]_i_1_n_0\
    );
\up_rdata_d[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => up_axi_arready_int_i_2_n_0,
      I1 => s_axi_aresetn,
      O => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(31),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[31]_i_2_n_0\
    );
\up_rdata_d[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(3),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[3]_i_1_n_0\
    );
\up_rdata_d[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(5),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[5]_i_1_n_0\
    );
\up_rdata_d[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(7),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[7]_i_1_n_0\
    );
\up_rdata_d[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_d_reg[31]_0\(9),
      I1 => s_axi_aresetn,
      O => \up_rdata_d[9]_i_1_n_0\
    );
\up_rdata_d_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[0]_i_1_n_0\,
      Q => up_rdata_d(0),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[10]_i_1_n_0\,
      Q => up_rdata_d(10),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[11]_i_1_n_0\,
      Q => up_rdata_d(11),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[12]_i_1_n_0\,
      Q => up_rdata_d(12),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(13),
      Q => up_rdata_d(13),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[14]_i_1_n_0\,
      Q => up_rdata_d(14),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[15]_i_1_n_0\,
      Q => up_rdata_d(15),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[16]_i_1_n_0\,
      Q => up_rdata_d(16),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(17),
      Q => up_rdata_d(17),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[18]_i_1_n_0\,
      Q => up_rdata_d(18),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[19]_i_1_n_0\,
      Q => up_rdata_d(19),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(1),
      Q => up_rdata_d(1),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(20),
      Q => up_rdata_d(20),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[21]_i_1_n_0\,
      Q => up_rdata_d(21),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(22),
      Q => up_rdata_d(22),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[23]_i_1_n_0\,
      Q => up_rdata_d(23),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(24),
      Q => up_rdata_d(24),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[25]_i_1_n_0\,
      Q => up_rdata_d(25),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[26]_i_1_n_0\,
      Q => up_rdata_d(26),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[27]_i_1_n_0\,
      Q => up_rdata_d(27),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[28]_i_1_n_0\,
      Q => up_rdata_d(28),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(29),
      Q => up_rdata_d(29),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[2]_i_1_n_0\,
      Q => up_rdata_d(2),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[30]_i_1_n_0\,
      Q => up_rdata_d(30),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[31]_i_2_n_0\,
      Q => up_rdata_d(31),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[3]_i_1_n_0\,
      Q => up_rdata_d(3),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(4),
      Q => up_rdata_d(4),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[5]_i_1_n_0\,
      Q => up_rdata_d(5),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(6),
      Q => up_rdata_d(6),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[7]_i_1_n_0\,
      Q => up_rdata_d(7),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d_reg[31]_0\(8),
      Q => up_rdata_d(8),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_d[9]_i_1_n_0\,
      Q => up_rdata_d(9),
      S => \up_rdata_d[31]_i_1_n_0\
    );
\up_rdata_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFA0EFE0AFA0"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2_n_0\,
      I1 => \up_rdata_int[0]_i_3_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \up_rdata_int[0]_i_4_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \up_rdata_int[0]_i_5_n_0\,
      O => D(0)
    );
\up_rdata_int[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(6),
      O => \up_rdata_int[0]_i_10_n_0\
    );
\up_rdata_int[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \up_rdata_int_reg[31]\(0),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \^up_raddr_int_reg[6]_0\(6),
      O => \up_rdata_int[0]_i_12_n_0\
    );
\up_rdata_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => \up_rdata_int[19]_i_3_n_0\,
      I1 => \^up_rreq_s_1\,
      I2 => \up_rdata_int[28]_i_3_n_0\,
      I3 => \up_rdata_int[19]_i_4_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \up_profile_sel_reg[0]\,
      O => \up_raddr_int_reg[4]_2\(0)
    );
\up_rdata_int[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2__7_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int[9]_i_6_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int[19]_i_2__0_n_0\,
      I5 => \up_rdata_int_reg[3]\(0),
      O => \up_raddr_int_reg[3]_0\(0)
    );
\up_rdata_int[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2__6_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int[9]_i_6_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int[19]_i_2__0_n_0\,
      I5 => \up_rdata_int_reg[3]_0\(0),
      O => \up_adc_pnseq_sel_reg[3]\(0)
    );
\up_rdata_int[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2__5_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int[9]_i_6_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int[19]_i_2__0_n_0\,
      I5 => \up_rdata_int_reg[3]_1\(0),
      O => \up_adc_pnseq_sel_reg[3]_0\(0)
    );
\up_rdata_int[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2__4_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int[9]_i_6_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int[19]_i_2__0_n_0\,
      I5 => \up_rdata_int_reg[3]_2\(0),
      O => \up_adc_pnseq_sel_reg[3]_1\(0)
    );
\up_rdata_int[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2__3_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int[9]_i_6_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int[19]_i_2__0_n_0\,
      I5 => \up_rdata_int_reg[3]_3\(0),
      O => \up_adc_pnseq_sel_reg[3]_2\(0)
    );
\up_rdata_int[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2__2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int[9]_i_6_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int[19]_i_2__0_n_0\,
      I5 => \up_rdata_int_reg[3]_4\(0),
      O => \up_adc_pnseq_sel_reg[3]_3\(0)
    );
\up_rdata_int[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2__1_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int[9]_i_6_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int[19]_i_2__0_n_0\,
      I5 => \up_rdata_int_reg[3]_5\(0),
      O => \up_adc_pnseq_sel_reg[3]_4\(0)
    );
\up_rdata_int[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int[9]_i_6_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int[19]_i_2__0_n_0\,
      I5 => \up_rdata_int_reg[3]_6\(0),
      O => \up_adc_pnseq_sel_reg[3]_5\(0)
    );
\up_rdata_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000040FF00004040"
    )
        port map (
      I0 => \up_rdata_int[26]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_2\(0),
      I2 => \up_rdata_int[0]_i_6_n_0\,
      I3 => \up_rdata_int[0]_i_7_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(6),
      I5 => \up_rdata_int[0]_i_8_n_0\,
      O => \up_rdata_int[0]_i_2_n_0\
    );
\up_rdata_int[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A0000C"
    )
        port map (
      I0 => \up_rdata_int_reg[2]_1\(0),
      I1 => \up_rdata_int_reg[5]_6\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[0]_i_2__0_n_0\
    );
\up_rdata_int[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A0000C"
    )
        port map (
      I0 => \up_rdata_int_reg[2]_2\(0),
      I1 => \up_rdata_int_reg[5]_5\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[0]_i_2__1_n_0\
    );
\up_rdata_int[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A0000C"
    )
        port map (
      I0 => \up_rdata_int_reg[2]_3\(0),
      I1 => \up_rdata_int_reg[5]_4\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[0]_i_2__2_n_0\
    );
\up_rdata_int[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A0000C"
    )
        port map (
      I0 => \up_rdata_int_reg[2]_4\(0),
      I1 => \up_rdata_int_reg[5]_3\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[0]_i_2__3_n_0\
    );
\up_rdata_int[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A0000C"
    )
        port map (
      I0 => \up_rdata_int_reg[2]_6\(0),
      I1 => \up_rdata_int_reg[5]_2\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[0]_i_2__4_n_0\
    );
\up_rdata_int[0]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A0000C"
    )
        port map (
      I0 => \up_rdata_int_reg[2]_8\(0),
      I1 => \up_rdata_int_reg[5]_1\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[0]_i_2__5_n_0\
    );
\up_rdata_int[0]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A0000C"
    )
        port map (
      I0 => \up_rdata_int_reg[2]_9\(0),
      I1 => \up_rdata_int_reg[5]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[0]_i_2__6_n_0\
    );
\up_rdata_int[0]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A0000C"
    )
        port map (
      I0 => \up_rdata_int_reg[2]_10\(0),
      I1 => \up_rdata_int_reg[5]\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[0]_i_2__7_n_0\
    );
\up_rdata_int[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC808080"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(0),
      I1 => \up_rdata_int[19]_i_4_n_0\,
      I2 => \up_rdata_int[16]_i_4_n_0\,
      I3 => data5(0),
      I4 => \up_rdata_int[28]_i_2_n_0\,
      I5 => \up_rdata_int[0]_i_9_n_0\,
      O => \up_rdata_int[0]_i_3_n_0\
    );
\up_rdata_int[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800000088F0"
    )
        port map (
      I0 => \up_rdata_int[0]_i_10_n_0\,
      I1 => up_pps_irq_mask_reg,
      I2 => \up_rdata_int_reg[0]_0\,
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[0]_i_4_n_0\
    );
\up_rdata_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEAAAAA"
    )
        port map (
      I0 => \up_rdata_int[0]_i_12_n_0\,
      I1 => \up_rdata_int_reg[0]\(2),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int[28]_i_2_n_0\,
      I5 => \up_rdata_int[7]_i_3_n_0\,
      O => \up_rdata_int[0]_i_5_n_0\
    );
\up_rdata_int[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[0]_i_6_n_0\
    );
\up_rdata_int[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[0]_i_7_n_0\
    );
\up_rdata_int[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => data3(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[0]_i_8_n_0\
    );
\up_rdata_int[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(6),
      I1 => \up_rdata_int_reg[0]\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[0]_i_9_n_0\
    );
\up_rdata_int[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => \up_rdata_int[10]_i_2_n_0\,
      I1 => \up_rdata_int[10]_i_3_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(6),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int[10]_i_4_n_0\,
      O => D(10)
    );
\up_rdata_int[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[10]\,
      O => \up_adc_pnseq_sel_reg[3]_5\(6)
    );
\up_rdata_int[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[10]_0\,
      O => \up_adc_pnseq_sel_reg[3]_4\(6)
    );
\up_rdata_int[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[10]_1\,
      O => \up_adc_pnseq_sel_reg[3]_3\(6)
    );
\up_rdata_int[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[10]_2\,
      O => \up_adc_pnseq_sel_reg[3]_2\(6)
    );
\up_rdata_int[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[10]_3\,
      O => \up_adc_pnseq_sel_reg[3]_1\(6)
    );
\up_rdata_int[10]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[10]_4\,
      O => \up_adc_pnseq_sel_reg[3]_0\(6)
    );
\up_rdata_int[10]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[10]_5\,
      O => \up_adc_pnseq_sel_reg[3]\(6)
    );
\up_rdata_int[10]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => up_adc_pn_sel,
      O => \up_raddr_int_reg[3]_0\(6)
    );
\up_rdata_int[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBBB0000F0FF"
    )
        port map (
      I0 => \up_rdata_int[26]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_2\(10),
      I2 => \up_rdata_int[10]_i_5_n_0\,
      I3 => data3(5),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[10]_i_2_n_0\
    );
\up_rdata_int[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEDFFFD00000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \up_rdata_int_reg[31]_1\(10),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[10]_i_3_n_0\
    );
\up_rdata_int[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(9),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(10),
      I4 => \up_rdata_int_reg[31]\(9),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[10]_i_4_n_0\
    );
\up_rdata_int[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[10]_i_5_n_0\
    );
\up_rdata_int[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAA0000"
    )
        port map (
      I0 => \up_rdata_int[11]_i_2_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(11),
      I2 => \up_rdata_int[16]_i_3_n_0\,
      I3 => \up_rdata_int[16]_i_4_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \up_rdata_int[11]_i_3_n_0\,
      O => D(11)
    );
\up_rdata_int[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[11]\,
      O => \up_adc_pnseq_sel_reg[3]_5\(7)
    );
\up_rdata_int[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[11]_0\,
      O => \up_adc_pnseq_sel_reg[3]_4\(7)
    );
\up_rdata_int[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[11]_1\,
      O => \up_adc_pnseq_sel_reg[3]_3\(7)
    );
\up_rdata_int[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[11]_2\,
      O => \up_adc_pnseq_sel_reg[3]_2\(7)
    );
\up_rdata_int[11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[11]_3\,
      O => \up_adc_pnseq_sel_reg[3]_1\(7)
    );
\up_rdata_int[11]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[11]_4\,
      O => \up_adc_pnseq_sel_reg[3]_0\(7)
    );
\up_rdata_int[11]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[11]_5\,
      O => \up_adc_pnseq_sel_reg[3]\(7)
    );
\up_rdata_int[11]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => up_adc_lb_enb,
      O => \up_raddr_int_reg[3]_0\(7)
    );
\up_rdata_int[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FF8888888888"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_2\(11),
      I1 => \up_rdata_int[7]_i_3_n_1\,
      I2 => data3(6),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int[16]_i_6_n_0\,
      O => \up_rdata_int[11]_i_2_n_0\
    );
\up_rdata_int[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(10),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(11),
      I4 => \up_rdata_int_reg[31]\(10),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[11]_i_3_n_0\
    );
\up_rdata_int[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \up_rdata_int[28]_i_2_n_0\,
      I1 => \^up_rreq_s_1\,
      I2 => \up_rdata_int[28]_i_3_n_0\,
      I3 => \up_rdata_int[19]_i_4_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_raddr_int_reg[4]_2\(1)
    );
\up_rdata_int[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCFCEEEE"
    )
        port map (
      I0 => \up_rdata_int[12]_i_2_n_0\,
      I1 => \up_rdata_int[12]_i_3_n_0\,
      I2 => \up_rdata_int[12]_i_4_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \up_rdata_int[12]_i_5_n_0\,
      O => D(12)
    );
\up_rdata_int[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAEAAAA"
    )
        port map (
      I0 => \up_rdata_int[12]_i_6_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int_reg[31]_0\(11),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[12]_i_2_n_0\
    );
\up_rdata_int[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => up_timer_reg(12),
      I2 => \up_rdata_int[12]_i_7_n_0\,
      O => \up_rdata_int[12]_i_3_n_0\
    );
\up_rdata_int[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AFAA"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \up_rdata_int_reg[31]_1\(12),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \up_rdata_int_reg[31]\(11),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[12]_i_4_n_0\
    );
\up_rdata_int[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(6),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[12]_i_5_n_0\
    );
\up_rdata_int[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => data3(7),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]_2\(12),
      O => \up_rdata_int[12]_i_6_n_0\
    );
\up_rdata_int[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \^up_raddr_int_reg[6]_0\(6),
      O => \up_rdata_int[12]_i_7_n_0\
    );
\up_rdata_int[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222F2222222"
    )
        port map (
      I0 => \up_rdata_int[13]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int_reg[31]_2\(13),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int[13]_i_3_n_0\,
      I5 => \up_rdata_int[31]_i_6_n_0\,
      O => D(13)
    );
\up_rdata_int[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(12),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(13),
      I4 => \up_rdata_int_reg[31]\(12),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[13]_i_2_n_0\
    );
\up_rdata_int[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(13),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[13]_i_3_n_0\
    );
\up_rdata_int[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAA0000"
    )
        port map (
      I0 => \up_rdata_int[14]_i_2_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(14),
      I2 => \up_rdata_int[16]_i_3_n_0\,
      I3 => \up_rdata_int[16]_i_4_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \up_rdata_int[14]_i_3_n_0\,
      O => D(14)
    );
\up_rdata_int[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FF8888888888"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_2\(14),
      I1 => \up_rdata_int[7]_i_3_n_1\,
      I2 => data3(8),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int[16]_i_6_n_0\,
      O => \up_rdata_int[14]_i_2_n_0\
    );
\up_rdata_int[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(13),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(14),
      I4 => \up_rdata_int_reg[31]\(13),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[14]_i_3_n_0\
    );
\up_rdata_int[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAA0000"
    )
        port map (
      I0 => \up_rdata_int[15]_i_2_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(15),
      I2 => \up_rdata_int[16]_i_3_n_0\,
      I3 => \up_rdata_int[16]_i_4_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \up_rdata_int[15]_i_3_n_0\,
      O => D(15)
    );
\up_rdata_int[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FF8888888888"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_2\(15),
      I1 => \up_rdata_int[7]_i_3_n_1\,
      I2 => data3(9),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int[16]_i_6_n_0\,
      O => \up_rdata_int[15]_i_2_n_0\
    );
\up_rdata_int[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(14),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(15),
      I4 => \up_rdata_int_reg[31]\(14),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[15]_i_3_n_0\
    );
\up_rdata_int[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAA0000"
    )
        port map (
      I0 => \up_rdata_int[16]_i_2_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(16),
      I2 => \up_rdata_int[16]_i_3_n_0\,
      I3 => \up_rdata_int[16]_i_4_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \up_rdata_int[16]_i_5_n_0\,
      O => D(16)
    );
\up_rdata_int[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \up_rdata_int_reg[19]\(0),
      I1 => \up_rdata_int[19]_i_2__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \up_rdata_int[9]_i_6_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_adc_pnseq_sel_reg[3]_5\(8)
    );
\up_rdata_int[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \up_rdata_int_reg[19]_0\(0),
      I1 => \up_rdata_int[19]_i_2__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \up_rdata_int[9]_i_6_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_adc_pnseq_sel_reg[3]_4\(8)
    );
\up_rdata_int[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \up_rdata_int_reg[19]_1\(0),
      I1 => \up_rdata_int[19]_i_2__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \up_rdata_int[9]_i_6_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_adc_pnseq_sel_reg[3]_3\(8)
    );
\up_rdata_int[16]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \up_rdata_int_reg[19]_2\(0),
      I1 => \up_rdata_int[19]_i_2__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \up_rdata_int[9]_i_6_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_adc_pnseq_sel_reg[3]_2\(8)
    );
\up_rdata_int[16]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \up_rdata_int_reg[19]_3\(0),
      I1 => \up_rdata_int[19]_i_2__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \up_rdata_int[9]_i_6_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_adc_pnseq_sel_reg[3]_1\(8)
    );
\up_rdata_int[16]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \up_rdata_int_reg[19]_4\(0),
      I1 => \up_rdata_int[19]_i_2__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \up_rdata_int[9]_i_6_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_adc_pnseq_sel_reg[3]_0\(8)
    );
\up_rdata_int[16]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \up_rdata_int_reg[19]_5\(0),
      I1 => \up_rdata_int[19]_i_2__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \up_rdata_int[9]_i_6_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_adc_pnseq_sel_reg[3]\(8)
    );
\up_rdata_int[16]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \up_rdata_int_reg[19]_6\(0),
      I1 => \up_rdata_int[19]_i_2__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \up_rdata_int[9]_i_6_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_raddr_int_reg[3]_0\(8)
    );
\up_rdata_int[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8FF8888888888"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_2\(16),
      I1 => \up_rdata_int[7]_i_3_n_1\,
      I2 => data3(10),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \up_rdata_int[16]_i_6_n_0\,
      O => \up_rdata_int[16]_i_2_n_0\
    );
\up_rdata_int[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[16]_i_3_n_0\
    );
\up_rdata_int[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(6),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[16]_i_4_n_0\
    );
\up_rdata_int[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(15),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(16),
      I4 => \up_rdata_int_reg[31]\(15),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[16]_i_5_n_0\
    );
\up_rdata_int[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(6),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[16]_i_6_n_0\
    );
\up_rdata_int[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0004080C"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(6),
      I3 => \up_rdata_int[17]_i_2_n_0\,
      I4 => \up_rdata_int[17]_i_3_n_0\,
      I5 => \up_rdata_int[17]_i_4_n_0\,
      O => D(17)
    );
\up_rdata_int[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]\(1),
      O => \up_adc_pnseq_sel_reg[3]_5\(9)
    );
\up_rdata_int[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_0\(1),
      O => \up_adc_pnseq_sel_reg[3]_4\(9)
    );
\up_rdata_int[17]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_1\(1),
      O => \up_adc_pnseq_sel_reg[3]_3\(9)
    );
\up_rdata_int[17]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_2\(1),
      O => \up_adc_pnseq_sel_reg[3]_2\(9)
    );
\up_rdata_int[17]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_3\(1),
      O => \up_adc_pnseq_sel_reg[3]_1\(9)
    );
\up_rdata_int[17]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_4\(1),
      O => \up_adc_pnseq_sel_reg[3]_0\(9)
    );
\up_rdata_int[17]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_5\(1),
      O => \up_adc_pnseq_sel_reg[3]\(9)
    );
\up_rdata_int[17]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_6\(1),
      O => \up_raddr_int_reg[3]_0\(9)
    );
\up_rdata_int[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F7FF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[31]_2\(17),
      O => \up_rdata_int[17]_i_2_n_0\
    );
\up_rdata_int[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFDF"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(17),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[17]_i_3_n_0\
    );
\up_rdata_int[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888C88888888"
    )
        port map (
      I0 => \up_rdata_int[17]_i_5_n_0\,
      I1 => \up_rdata_int[9]_i_2_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(6),
      I5 => \up_rdata_int_reg[31]\(16),
      O => \up_rdata_int[17]_i_4_n_0\
    );
\up_rdata_int[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111010100110001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(6),
      I4 => \up_rdata_int_reg[31]_0\(16),
      I5 => up_timer_reg(17),
      O => \up_rdata_int[17]_i_5_n_0\
    );
\up_rdata_int[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFEEEECCCCEEEE"
    )
        port map (
      I0 => \up_rdata_int[18]_i_2_n_0\,
      I1 => \up_rdata_int[18]_i_3_n_0\,
      I2 => \up_rdata_int[18]_i_4_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(6),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => D(18)
    );
\up_rdata_int[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]\(2),
      O => \up_adc_pnseq_sel_reg[3]_5\(10)
    );
\up_rdata_int[18]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_0\(2),
      O => \up_adc_pnseq_sel_reg[3]_4\(10)
    );
\up_rdata_int[18]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_1\(2),
      O => \up_adc_pnseq_sel_reg[3]_3\(10)
    );
\up_rdata_int[18]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_2\(2),
      O => \up_adc_pnseq_sel_reg[3]_2\(10)
    );
\up_rdata_int[18]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_3\(2),
      O => \up_adc_pnseq_sel_reg[3]_1\(10)
    );
\up_rdata_int[18]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_4\(2),
      O => \up_adc_pnseq_sel_reg[3]_0\(10)
    );
\up_rdata_int[18]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_5\(2),
      O => \up_adc_pnseq_sel_reg[3]\(10)
    );
\up_rdata_int[18]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_6\(2),
      O => \up_raddr_int_reg[3]_0\(10)
    );
\up_rdata_int[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(17),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(18),
      I4 => \up_rdata_int_reg[31]\(17),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[18]_i_2_n_0\
    );
\up_rdata_int[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(6),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int_reg[31]_2\(18),
      I5 => \up_rdata_int[26]_i_5_n_0\,
      O => \up_rdata_int[18]_i_3_n_0\
    );
\up_rdata_int[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFDF"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(18),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[18]_i_4_n_0\
    );
\up_rdata_int[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAAAAEAAAAA"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2_n_0\,
      I1 => \up_rdata_int_reg[31]\(18),
      I2 => \up_rdata_int[19]_i_3_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int[19]_i_4_n_0\,
      I5 => \up_rdata_int[19]_i_5_n_0\,
      O => D(19)
    );
\up_rdata_int[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]\(3),
      O => \up_adc_pnseq_sel_reg[3]_5\(11)
    );
\up_rdata_int[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_0\(3),
      O => \up_adc_pnseq_sel_reg[3]_4\(11)
    );
\up_rdata_int[19]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_1\(3),
      O => \up_adc_pnseq_sel_reg[3]_3\(11)
    );
\up_rdata_int[19]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_2\(3),
      O => \up_adc_pnseq_sel_reg[3]_2\(11)
    );
\up_rdata_int[19]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_3\(3),
      O => \up_adc_pnseq_sel_reg[3]_1\(11)
    );
\up_rdata_int[19]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_4\(3),
      O => \up_adc_pnseq_sel_reg[3]_0\(11)
    );
\up_rdata_int[19]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_5\(3),
      O => \up_adc_pnseq_sel_reg[3]\(11)
    );
\up_rdata_int[19]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[19]_6\(3),
      O => \up_raddr_int_reg[3]_0\(11)
    );
\up_rdata_int[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0AA80AA80AA80"
    )
        port map (
      I0 => \up_rdata_int[31]_i_6_n_0\,
      I1 => \up_rdata_int_reg[31]_1\(19),
      I2 => \up_rdata_int[16]_i_3_n_0\,
      I3 => \up_rdata_int[19]_i_6_n_0\,
      I4 => \up_rdata_int[31]_i_4_n_0\,
      I5 => \up_rdata_int_reg[31]_2\(19),
      O => \up_rdata_int[19]_i_2_n_0\
    );
\up_rdata_int[19]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[19]_i_2__0_n_0\
    );
\up_rdata_int[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(6),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[19]_i_3_n_0\
    );
\up_rdata_int[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[19]_i_4_n_0\
    );
\up_rdata_int[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111010100110001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(6),
      I4 => \up_rdata_int_reg[31]_0\(18),
      I5 => up_timer_reg(19),
      O => \up_rdata_int[19]_i_5_n_0\
    );
\up_rdata_int[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"94"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[19]_i_6_n_0\
    );
\up_rdata_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFAAFFAA"
    )
        port map (
      I0 => \up_rdata_int[1]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \up_rdata_int[1]_i_3_n_0\,
      I3 => \up_rdata_int[1]_i_4_n_0\,
      I4 => \up_rdata_int[1]_i_5_n_0\,
      I5 => \up_rdata_int[3]_i_5_n_0\,
      O => D(1)
    );
\up_rdata_int[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(6),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int[1]_i_6_n_0\,
      O => \up_rdata_int[1]_i_2_n_0\
    );
\up_rdata_int[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3C2C0C2"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(1),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => data5(1),
      O => \up_rdata_int[1]_i_3_n_0\
    );
\up_rdata_int[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002220202"
    )
        port map (
      I0 => \up_rdata_int[24]_i_4_n_0\,
      I1 => \up_rdata_int[1]_i_7_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \up_rdata_int[8]_i_7_n_0\,
      I4 => \up_rdata_int_reg[2]\(0),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[1]_i_4_n_0\
    );
\up_rdata_int[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073626262"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \up_rdata_int_reg[31]_2\(1),
      I3 => data3(1),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[1]_i_5_n_0\
    );
\up_rdata_int[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000000C0A"
    )
        port map (
      I0 => \up_rdata_int_reg[31]\(1),
      I1 => p_8_in(0),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[1]_i_6_n_0\
    );
\up_rdata_int[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AF77"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \up_rdata_int_reg[31]_0\(0),
      I2 => up_timer_reg(1),
      I3 => \^up_raddr_int_reg[6]_0\(6),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[1]_i_7_n_0\
    );
\up_rdata_int[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222F2222222"
    )
        port map (
      I0 => \up_rdata_int[20]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int_reg[31]_2\(20),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int[20]_i_3_n_0\,
      I5 => \up_rdata_int[31]_i_6_n_0\,
      O => D(20)
    );
\up_rdata_int[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(19),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(20),
      I4 => \up_rdata_int_reg[31]\(19),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[20]_i_2_n_0\
    );
\up_rdata_int[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(20),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[20]_i_3_n_0\
    );
\up_rdata_int[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222F2222222"
    )
        port map (
      I0 => \up_rdata_int[21]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int_reg[31]_2\(21),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int[21]_i_3_n_0\,
      I5 => \up_rdata_int[31]_i_6_n_0\,
      O => D(21)
    );
\up_rdata_int[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(20),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(21),
      I4 => \up_rdata_int_reg[31]\(20),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[21]_i_2_n_0\
    );
\up_rdata_int[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(21),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[21]_i_3_n_0\
    );
\up_rdata_int[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222F2222222"
    )
        port map (
      I0 => \up_rdata_int[22]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int_reg[31]_2\(22),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int[22]_i_3_n_0\,
      I5 => \up_rdata_int[31]_i_6_n_0\,
      O => D(22)
    );
\up_rdata_int[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(21),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(22),
      I4 => \up_rdata_int_reg[31]\(21),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[22]_i_2_n_0\
    );
\up_rdata_int[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(22),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[22]_i_3_n_0\
    );
\up_rdata_int[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222F2222222"
    )
        port map (
      I0 => \up_rdata_int[23]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int_reg[31]_2\(23),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int[23]_i_3_n_0\,
      I5 => \up_rdata_int[31]_i_6_n_0\,
      O => D(23)
    );
\up_rdata_int[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(22),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(23),
      I4 => \up_rdata_int_reg[31]\(22),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[23]_i_2_n_0\
    );
\up_rdata_int[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(23),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[23]_i_3_n_0\
    );
\up_rdata_int[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \up_rdata_int[24]_i_2_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(6),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => up_raddr_s(7),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => s_axi_aresetn_0(0)
    );
\up_rdata_int[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \up_rdata_int[24]_i_2_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(6),
      I4 => up_raddr_s(7),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => s_axi_aresetn_1(0)
    );
\up_rdata_int[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \up_rdata_int[24]_i_2_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(6),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => up_raddr_s(7),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => s_axi_aresetn_2(0)
    );
\up_rdata_int[24]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \up_rdata_int[24]_i_3_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(6),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      O => s_axi_aresetn_3(0)
    );
\up_rdata_int[24]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \up_rdata_int[24]_i_3_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(6),
      O => s_axi_aresetn_4(0)
    );
\up_rdata_int[24]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \up_rdata_int[24]_i_3_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(6),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      O => s_axi_aresetn_5(0)
    );
\up_rdata_int[24]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \up_rdata_int[16]_i_4_n_0\,
      I2 => \up_rdata_int[24]_i_3_n_0\,
      O => s_axi_aresetn_6(0)
    );
\up_rdata_int[24]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \up_rdata_int[24]_i_3_n_0\,
      I2 => \up_rdata_int[19]_i_3_n_0\,
      O => s_axi_aresetn_7(0)
    );
\up_rdata_int[24]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222F2222222"
    )
        port map (
      I0 => \up_rdata_int[24]_i_2__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int_reg[31]_2\(24),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int[24]_i_3__0_n_0\,
      I5 => \up_rdata_int[31]_i_6_n_0\,
      O => D(24)
    );
\up_rdata_int[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => up_raddr_s(8),
      I1 => up_raddr_s(9),
      I2 => up_raddr_s(10),
      I3 => \up_rreq_s__0\,
      O => \up_rdata_int[24]_i_2_n_0\
    );
\up_rdata_int[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(23),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(24),
      I4 => \up_rdata_int_reg[31]\(23),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[24]_i_2__0_n_0\
    );
\up_rdata_int[24]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \up_rdata_int[24]_i_4_n_0\,
      O => \up_raddr_int_reg[3]_0\(12)
    );
\up_rdata_int[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \up_rreq_s__0\,
      I1 => up_raddr_s(10),
      I2 => up_raddr_s(9),
      I3 => up_raddr_s(8),
      I4 => up_raddr_s(7),
      O => \up_rdata_int[24]_i_3_n_0\
    );
\up_rdata_int[24]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(24),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[24]_i_3__0_n_0\
    );
\up_rdata_int[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[24]_i_4_n_0\
    );
\up_rdata_int[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222F2222222"
    )
        port map (
      I0 => \up_rdata_int[25]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int_reg[31]_2\(25),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int[25]_i_3_n_0\,
      I5 => \up_rdata_int[31]_i_6_n_0\,
      O => D(25)
    );
\up_rdata_int[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(24),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(25),
      I4 => \up_rdata_int_reg[31]\(24),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[25]_i_2_n_0\
    );
\up_rdata_int[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(25),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[25]_i_3_n_0\
    );
\up_rdata_int[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFEEEECCCCEEEE"
    )
        port map (
      I0 => \up_rdata_int[26]_i_2_n_0\,
      I1 => \up_rdata_int[26]_i_3_n_0\,
      I2 => \up_rdata_int[26]_i_4_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(6),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => D(26)
    );
\up_rdata_int[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(25),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(26),
      I4 => \up_rdata_int_reg[31]\(25),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[26]_i_2_n_0\
    );
\up_rdata_int[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(6),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int_reg[31]_2\(26),
      I5 => \up_rdata_int[26]_i_5_n_0\,
      O => \up_rdata_int[26]_i_3_n_0\
    );
\up_rdata_int[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCFFDF"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(26),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[26]_i_4_n_0\
    );
\up_rdata_int[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[26]_i_5_n_0\
    );
\up_rdata_int[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222F2222222"
    )
        port map (
      I0 => \up_rdata_int[27]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int_reg[31]_2\(27),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int[27]_i_3_n_0\,
      I5 => \up_rdata_int[31]_i_6_n_0\,
      O => D(27)
    );
\up_rdata_int[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(26),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(27),
      I4 => \up_rdata_int_reg[31]\(26),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[27]_i_2_n_0\
    );
\up_rdata_int[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(27),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[27]_i_3_n_0\
    );
\up_rdata_int[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \up_rdata_int[28]_i_2_n_0\,
      I1 => \^up_rreq_s_1\,
      I2 => \up_rdata_int[28]_i_3_n_0\,
      I3 => \up_rdata_int[9]_i_2_n_0\,
      O => \up_raddr_int_reg[4]_2\(2)
    );
\up_rdata_int[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222F2222222"
    )
        port map (
      I0 => \up_rdata_int[28]_i_2__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int_reg[31]_2\(28),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int[28]_i_3__0_n_0\,
      I5 => \up_rdata_int[31]_i_6_n_0\,
      O => D(28)
    );
\up_rdata_int[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(6),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[28]_i_2_n_0\
    );
\up_rdata_int[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(27),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(28),
      I4 => \up_rdata_int_reg[31]\(27),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[28]_i_2__0_n_0\
    );
\up_rdata_int[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[28]_i_3_n_0\
    );
\up_rdata_int[28]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(28),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[28]_i_3__0_n_0\
    );
\up_rdata_int[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222F2222222"
    )
        port map (
      I0 => \up_rdata_int[29]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int_reg[31]_2\(29),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int[29]_i_3_n_0\,
      I5 => \up_rdata_int[31]_i_6_n_0\,
      O => D(29)
    );
\up_rdata_int[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(28),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(29),
      I4 => \up_rdata_int_reg[31]\(28),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[29]_i_2_n_0\
    );
\up_rdata_int[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(29),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[29]_i_3_n_0\
    );
\up_rdata_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAEA"
    )
        port map (
      I0 => \up_rdata_int[2]_i_2_n_0\,
      I1 => \up_rdata_int[2]_i_3_n_0\,
      I2 => \up_rdata_int[2]_i_4_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int[2]_i_5_n_0\,
      I5 => \up_rdata_int[2]_i_6_n_0\,
      O => D(2)
    );
\up_rdata_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]_6\(1),
      I2 => \^up_raddr_int_reg[0]_0\,
      I3 => \up_rdata_int_reg[2]_1\(1),
      I4 => \data1__6\(0),
      I5 => \up_rdata_int[2]_i_3__0_n_0\,
      O => \up_adc_pnseq_sel_reg[3]_5\(1)
    );
\up_rdata_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]_5\(1),
      I2 => \^up_raddr_int_reg[0]_0\,
      I3 => \up_rdata_int_reg[2]_2\(1),
      I4 => \data1__5\(0),
      I5 => \up_rdata_int[2]_i_3__0_n_0\,
      O => \up_adc_pnseq_sel_reg[3]_4\(1)
    );
\up_rdata_int[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]_4\(1),
      I2 => \^up_raddr_int_reg[0]_0\,
      I3 => \up_rdata_int_reg[2]_3\(1),
      I4 => \data1__4\(0),
      I5 => \up_rdata_int[2]_i_3__0_n_0\,
      O => \up_adc_pnseq_sel_reg[3]_3\(1)
    );
\up_rdata_int[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]_3\(1),
      I2 => \^up_raddr_int_reg[0]_0\,
      I3 => \up_rdata_int_reg[2]_4\(1),
      I4 => \up_rdata_int_reg[2]_5\(0),
      I5 => \up_rdata_int[2]_i_3__0_n_0\,
      O => \up_adc_pnseq_sel_reg[3]_2\(1)
    );
\up_rdata_int[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]_2\(1),
      I2 => \^up_raddr_int_reg[0]_0\,
      I3 => \up_rdata_int_reg[2]_6\(1),
      I4 => \up_rdata_int_reg[2]_7\(0),
      I5 => \up_rdata_int[2]_i_3__0_n_0\,
      O => \up_adc_pnseq_sel_reg[3]_1\(1)
    );
\up_rdata_int[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]_1\(1),
      I2 => \^up_raddr_int_reg[0]_0\,
      I3 => \up_rdata_int_reg[2]_8\(1),
      I4 => \data1__1\(0),
      I5 => \up_rdata_int[2]_i_3__0_n_0\,
      O => \up_adc_pnseq_sel_reg[3]_0\(1)
    );
\up_rdata_int[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]_0\(1),
      I2 => \^up_raddr_int_reg[0]_0\,
      I3 => \up_rdata_int_reg[2]_9\(1),
      I4 => \data1__0\(0),
      I5 => \up_rdata_int[2]_i_3__0_n_0\,
      O => \up_adc_pnseq_sel_reg[3]\(1)
    );
\up_rdata_int[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]\(1),
      I2 => \^up_raddr_int_reg[0]_0\,
      I3 => \up_rdata_int_reg[2]_10\(1),
      I4 => data1(0),
      I5 => \up_rdata_int[2]_i_3__0_n_0\,
      O => \up_raddr_int_reg[3]_0\(1)
    );
\up_rdata_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002220202"
    )
        port map (
      I0 => \up_rdata_int[24]_i_4_n_0\,
      I1 => \up_rdata_int[2]_i_7_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \up_rdata_int[8]_i_7_n_0\,
      I4 => \up_rdata_int_reg[2]\(1),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[2]_i_2_n_0\
    );
\up_rdata_int[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      O => \^up_raddr_int_reg[0]_0\
    );
\up_rdata_int[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001050400000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(6),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[2]_i_3_n_0\
    );
\up_rdata_int[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[2]_i_3__0_n_0\
    );
\up_rdata_int[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0EE00AA"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \up_rdata_int_reg[2]_11\,
      I2 => \up_rdata_int_reg[31]_2\(2),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[2]_i_4_n_0\
    );
\up_rdata_int[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEFF30333000"
    )
        port map (
      I0 => up_status_pn_oos,
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => data5(2),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \up_rdata_int_reg[31]_1\(2),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[2]_i_5_n_0\
    );
\up_rdata_int[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(6),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \up_rdata_int_reg[2]_0\,
      O => \up_rdata_int[2]_i_6_n_0\
    );
\up_rdata_int[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AF77"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \up_rdata_int_reg[31]_0\(1),
      I2 => up_timer_reg(2),
      I3 => \^up_raddr_int_reg[6]_0\(6),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[2]_i_7_n_0\
    );
\up_rdata_int[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222F2222222"
    )
        port map (
      I0 => \up_rdata_int[30]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int_reg[31]_2\(30),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int[30]_i_3_n_0\,
      I5 => \up_rdata_int[31]_i_6_n_0\,
      O => D(30)
    );
\up_rdata_int[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(29),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(30),
      I4 => \up_rdata_int_reg[31]\(29),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[30]_i_2_n_0\
    );
\up_rdata_int[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(30),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[30]_i_3_n_0\
    );
\up_rdata_int[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \up_rreq_s__0\,
      I1 => up_raddr_s(7),
      I2 => up_raddr_s(8),
      I3 => up_raddr_s(10),
      I4 => up_raddr_s(9),
      I5 => s_axi_aresetn,
      O => SR(0)
    );
\up_rdata_int[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2222F2222222"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int_reg[31]_2\(31),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int[31]_i_5_n_0\,
      I5 => \up_rdata_int[31]_i_6_n_0\,
      O => D(31)
    );
\up_rdata_int[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_7_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(30),
      I2 => \up_rdata_int[31]_i_8_n_0\,
      I3 => up_timer_reg(31),
      I4 => \up_rdata_int_reg[31]\(30),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[31]_i_3_n_0\
    );
\up_rdata_int[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(6),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[31]_i_4_n_0\
    );
\up_rdata_int[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C23C"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(31),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[31]_i_5_n_0\
    );
\up_rdata_int[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(6),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[31]_i_6_n_0\
    );
\up_rdata_int[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(6),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[31]_i_7_n_0\
    );
\up_rdata_int[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(6),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[31]_i_8_n_0\
    );
\up_rdata_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF22222F2F22222"
    )
        port map (
      I0 => \up_rdata_int[3]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int[3]_i_3_n_0\,
      I3 => \up_rdata_int[3]_i_4_n_0\,
      I4 => \up_rdata_int[3]_i_5_n_0\,
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => D(3)
    );
\up_rdata_int[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]_6\(2),
      O => \up_adc_pnseq_sel_reg[3]_5\(2)
    );
\up_rdata_int[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]_5\(2),
      O => \up_adc_pnseq_sel_reg[3]_4\(2)
    );
\up_rdata_int[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]_4\(2),
      O => \up_adc_pnseq_sel_reg[3]_3\(2)
    );
\up_rdata_int[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]_3\(2),
      O => \up_adc_pnseq_sel_reg[3]_2\(2)
    );
\up_rdata_int[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]_2\(2),
      O => \up_adc_pnseq_sel_reg[3]_1\(2)
    );
\up_rdata_int[3]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]_1\(2),
      O => \up_adc_pnseq_sel_reg[3]_0\(2)
    );
\up_rdata_int[3]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]_0\(2),
      O => \up_adc_pnseq_sel_reg[3]\(2)
    );
\up_rdata_int[3]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2__0_n_0\,
      I1 => \up_rdata_int_reg[3]\(2),
      O => \up_raddr_int_reg[3]_0\(2)
    );
\up_rdata_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF04FF04FF04"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \up_rdata_int[9]_i_6_n_0\,
      I2 => \up_rdata_int[3]_i_6_n_0\,
      I3 => \up_rdata_int[3]_i_7_n_0\,
      I4 => \up_rdata_int_reg[31]\(2),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[3]_i_2_n_0\
    );
\up_rdata_int[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073626262"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \up_rdata_int_reg[31]_2\(3),
      I3 => p_9_in(0),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[3]_i_3_n_0\
    );
\up_rdata_int[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF00E4E4"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \up_rdata_int_reg[31]_1\(3),
      I2 => data5(3),
      I3 => up_status_pn_err,
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[3]_i_4_n_0\
    );
\up_rdata_int[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000013000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(6),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[3]_i_5_n_0\
    );
\up_rdata_int[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF5FBFF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(6),
      I1 => \up_rdata_int_reg[31]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => up_timer_reg(3),
      O => \up_rdata_int[3]_i_6_n_0\
    );
\up_rdata_int[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(6),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[3]_i_7_n_0\
    );
\up_rdata_int[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBABABA"
    )
        port map (
      I0 => \up_rdata_int[4]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \up_rdata_int[4]_i_3_n_0\,
      I3 => \up_rdata_int_reg[31]\(3),
      I4 => \up_rdata_int[4]_i_4_n_0\,
      O => D(4)
    );
\up_rdata_int[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030002"
    )
        port map (
      I0 => \up_rdata_int_reg[5]\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_raddr_int_reg[3]_0\(3)
    );
\up_rdata_int[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030002"
    )
        port map (
      I0 => \up_rdata_int_reg[5]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_adc_pnseq_sel_reg[3]\(3)
    );
\up_rdata_int[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030002"
    )
        port map (
      I0 => \up_rdata_int_reg[5]_1\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_adc_pnseq_sel_reg[3]_0\(3)
    );
\up_rdata_int[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030002"
    )
        port map (
      I0 => \up_rdata_int_reg[5]_2\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_adc_pnseq_sel_reg[3]_1\(3)
    );
\up_rdata_int[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030002"
    )
        port map (
      I0 => \up_rdata_int_reg[5]_3\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_adc_pnseq_sel_reg[3]_2\(3)
    );
\up_rdata_int[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030002"
    )
        port map (
      I0 => \up_rdata_int_reg[5]_4\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_adc_pnseq_sel_reg[3]_3\(3)
    );
\up_rdata_int[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030002"
    )
        port map (
      I0 => \up_rdata_int_reg[5]_5\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_adc_pnseq_sel_reg[3]_4\(3)
    );
\up_rdata_int[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030002"
    )
        port map (
      I0 => \up_rdata_int_reg[5]_6\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_adc_pnseq_sel_reg[3]_5\(3)
    );
\up_rdata_int[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8000"
    )
        port map (
      I0 => \up_rdata_int[2]_i_3_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int[4]_i_5_n_0\,
      I5 => \up_rdata_int[4]_i_6_n_0\,
      O => \up_rdata_int[4]_i_2_n_0\
    );
\up_rdata_int[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C000A0000000"
    )
        port map (
      I0 => up_timer_reg(4),
      I1 => \up_rdata_int_reg[31]_0\(3),
      I2 => \up_rdata_int[4]_i_7_n_0\,
      I3 => \up_rdata_int[19]_i_4_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(6),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[4]_i_3_n_0\
    );
\up_rdata_int[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(6),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[4]_i_4_n_0\
    );
\up_rdata_int[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404444000004440"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \up_rdata_int_reg[31]_1\(4),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => data5(4),
      O => \up_rdata_int[4]_i_5_n_0\
    );
\up_rdata_int[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B3B3A280"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \up_rdata_int_reg[31]_2\(4),
      I3 => data3(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[4]_i_6_n_0\
    );
\up_rdata_int[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[4]_i_7_n_0\
    );
\up_rdata_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEA00"
    )
        port map (
      I0 => \up_rdata_int[5]_i_2_n_0\,
      I1 => \up_rdata_int_reg[31]_2\(5),
      I2 => \up_rdata_int[7]_i_3_n_1\,
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int[5]_i_3_n_0\,
      O => D(5)
    );
\up_rdata_int[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[5]_6\(2),
      O => \up_adc_pnseq_sel_reg[3]_5\(4)
    );
\up_rdata_int[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[5]_5\(2),
      O => \up_adc_pnseq_sel_reg[3]_4\(4)
    );
\up_rdata_int[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[5]_4\(2),
      O => \up_adc_pnseq_sel_reg[3]_3\(4)
    );
\up_rdata_int[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[5]_3\(2),
      O => \up_adc_pnseq_sel_reg[3]_2\(4)
    );
\up_rdata_int[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[5]_2\(2),
      O => \up_adc_pnseq_sel_reg[3]_1\(4)
    );
\up_rdata_int[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[5]_1\(2),
      O => \up_adc_pnseq_sel_reg[3]_0\(4)
    );
\up_rdata_int[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[5]_0\(2),
      O => \up_adc_pnseq_sel_reg[3]\(4)
    );
\up_rdata_int[5]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[5]\(2),
      O => \up_raddr_int_reg[3]_0\(4)
    );
\up_rdata_int[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C8000000080"
    )
        port map (
      I0 => data5(5),
      I1 => \up_rdata_int[16]_i_3_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(6),
      I5 => \up_rdata_int_reg[31]_1\(5),
      O => \up_rdata_int[5]_i_2_n_0\
    );
\up_rdata_int[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[7]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(4),
      I2 => \up_rdata_int[12]_i_7_n_0\,
      I3 => up_timer_reg(5),
      I4 => \up_rdata_int_reg[31]\(4),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[5]_i_3_n_0\
    );
\up_rdata_int[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEA00"
    )
        port map (
      I0 => \up_rdata_int[6]_i_2_n_0\,
      I1 => \up_rdata_int_reg[31]_2\(6),
      I2 => \up_rdata_int[7]_i_3_n_1\,
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int[6]_i_3_n_0\,
      O => D(6)
    );
\up_rdata_int[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[6]\,
      O => \up_adc_pnseq_sel_reg[3]_5\(5)
    );
\up_rdata_int[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[6]_0\,
      O => \up_adc_pnseq_sel_reg[3]_4\(5)
    );
\up_rdata_int[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[6]_1\,
      O => \up_adc_pnseq_sel_reg[3]_3\(5)
    );
\up_rdata_int[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[6]_2\,
      O => \up_adc_pnseq_sel_reg[3]_2\(5)
    );
\up_rdata_int[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[6]_3\,
      O => \up_adc_pnseq_sel_reg[3]_1\(5)
    );
\up_rdata_int[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[6]_4\,
      O => \up_adc_pnseq_sel_reg[3]_0\(5)
    );
\up_rdata_int[6]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[6]_5\,
      O => \up_adc_pnseq_sel_reg[3]\(5)
    );
\up_rdata_int[6]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => up_adc_dfmt_se,
      O => \up_raddr_int_reg[3]_0\(5)
    );
\up_rdata_int[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C8000000080"
    )
        port map (
      I0 => data5(6),
      I1 => \up_rdata_int[16]_i_3_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(6),
      I5 => \up_rdata_int_reg[31]_1\(6),
      O => \up_rdata_int[6]_i_2_n_0\
    );
\up_rdata_int[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[7]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(5),
      I2 => \up_rdata_int[12]_i_7_n_0\,
      I3 => up_timer_reg(6),
      I4 => \up_rdata_int_reg[31]\(5),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[6]_i_3_n_0\
    );
\up_rdata_int[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEA00"
    )
        port map (
      I0 => \up_rdata_int[7]_i_2_n_0\,
      I1 => \up_rdata_int_reg[31]_2\(7),
      I2 => \up_rdata_int[7]_i_3_n_1\,
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int[7]_i_4_n_0\,
      O => D(7)
    );
\up_rdata_int[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C8000000080"
    )
        port map (
      I0 => data5(7),
      I1 => \up_rdata_int[16]_i_3_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(6),
      I5 => \up_rdata_int_reg[31]_1\(7),
      O => \up_rdata_int[7]_i_2_n_0\
    );
\up_rdata_int[7]_i_3\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(6),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O5 => \up_rdata_int[7]_i_3_n_0\,
      O6 => \up_rdata_int[7]_i_3_n_1\
    );
\up_rdata_int[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[7]_i_5_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(6),
      I2 => \up_rdata_int[12]_i_7_n_0\,
      I3 => up_timer_reg(7),
      I4 => \up_rdata_int_reg[31]\(6),
      I5 => \up_rdata_int[4]_i_4_n_0\,
      O => \up_rdata_int[7]_i_4_n_0\
    );
\up_rdata_int[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(6),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[7]_i_5_n_0\
    );
\up_rdata_int[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111000000F0"
    )
        port map (
      I0 => \up_rdata_int[8]_i_2_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(6),
      I2 => \up_rdata_int[8]_i_3_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => D(8)
    );
\up_rdata_int[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF4C3"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_2\(8),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \up_rdata_int[8]_i_4_n_0\,
      I5 => \up_rdata_int[8]_i_5_n_0\,
      O => \up_rdata_int[8]_i_2_n_0\
    );
\up_rdata_int[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFECCCECCCECCCE"
    )
        port map (
      I0 => \up_rdata_int_reg[31]\(7),
      I1 => \up_rdata_int[8]_i_6_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \up_rdata_int[8]_i_7_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => p_8_in(2),
      O => \up_rdata_int[8]_i_3_n_0\
    );
\up_rdata_int[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82A282A280A082A2"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => data5(8),
      I4 => \up_rdata_int_reg[31]_1\(8),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[8]_i_4_n_0\
    );
\up_rdata_int[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0515"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => data3(3),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[8]_i_5_n_0\
    );
\up_rdata_int[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111010100110001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(6),
      I4 => \up_rdata_int_reg[31]_0\(7),
      I5 => up_timer_reg(8),
      O => \up_rdata_int[8]_i_6_n_0\
    );
\up_rdata_int[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(6),
      O => \up_rdata_int[8]_i_7_n_0\
    );
\up_rdata_int[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080FFFFF080F080"
    )
        port map (
      I0 => \up_rdata_int_reg[31]\(8),
      I1 => \up_rdata_int[19]_i_3_n_0\,
      I2 => \up_rdata_int[9]_i_2_n_0\,
      I3 => \up_rdata_int[9]_i_3_n_0\,
      I4 => \up_rdata_int[9]_i_4_n_0\,
      I5 => \up_rdata_int[9]_i_5_n_0\,
      O => D(9)
    );
\up_rdata_int[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[9]_i_2_n_0\
    );
\up_rdata_int[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111010100110001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(6),
      I4 => \up_rdata_int_reg[31]_0\(8),
      I5 => up_timer_reg(9),
      O => \up_rdata_int[9]_i_3_n_0\
    );
\up_rdata_int[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABAAABA"
    )
        port map (
      I0 => \up_rdata_int[9]_i_6_n_1\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \up_rdata_int_reg[31]_2\(9),
      I4 => \up_rdata_int[26]_i_5_n_0\,
      I5 => \up_rdata_int[9]_i_7_n_0\,
      O => \up_rdata_int[9]_i_4_n_0\
    );
\up_rdata_int[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(6),
      O => \up_rdata_int[9]_i_5_n_0\
    );
\up_rdata_int[9]_i_6\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"1111110111111111"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => data3(4),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \^up_raddr_int_reg[6]_0\(4),
      O5 => \up_rdata_int[9]_i_6_n_0\,
      O6 => \up_rdata_int[9]_i_6_n_1\
    );
\up_rdata_int[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEDFFFD00000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \up_rdata_int_reg[31]_1\(9),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[9]_i_7_n_0\
    );
up_resetn_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => up_resetn_i_2_n_1,
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(0),
      I3 => up_waddr_s(1),
      I4 => up_resetn_i_3_n_0,
      O => up_adc_clk_enb0
    );
up_resetn_i_2: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \up_wreq_s__0\,
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(8),
      I3 => up_waddr_s(10),
      I4 => up_waddr_s(9),
      I5 => up_waddr_s(2),
      O5 => \^up_wreq_s\,
      O6 => up_resetn_i_2_n_1
    );
up_resetn_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(6),
      I2 => up_waddr_s(5),
      O => up_resetn_i_3_n_0
    );
up_rreq_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_aresetn,
      I2 => p_1_in,
      O => up_rreq_int_i_1_n_0
    );
up_rreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_int_i_1_n_0,
      Q => \up_rreq_s__0\,
      R => '0'
    );
up_rsel_inv_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55C0"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^up_axi_rvalid_int_reg_0\,
      I2 => s_axi_rready,
      I3 => p_1_in,
      O => up_rsel_inv_i_1_n_0
    );
up_rsel_reg_inv: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rsel_inv_i_1_n_0,
      Q => p_1_in,
      S => p_0_in
    );
\up_scratch[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \up_adc_config_ctrl[31]_i_2_n_0\,
      I1 => \up_scratch[31]_i_2_n_0\,
      I2 => up_waddr_s(0),
      I3 => up_waddr_s(1),
      I4 => up_resetn_i_2_n_1,
      O => \up_waddr_int_reg[0]_7\(0)
    );
\up_scratch[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => up_waddr_s(6),
      O => \up_scratch[31]_i_2_n_0\
    );
up_status_ovf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => up_resetn_i_2_n_1,
      I2 => up_waddr_s(1),
      I3 => up_status_ovf_i_2_n_0,
      I4 => \up_rdata_int_reg[0]\(0),
      I5 => p_4_in(0),
      O => \up_wdata_int_reg[2]_1\
    );
up_status_ovf_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(4),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(6),
      I4 => up_waddr_s(5),
      O => up_status_ovf_i_2_n_0
    );
\up_timer[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \up_adc_config_wr[31]_i_2_n_0\,
      I1 => up_waddr_s(5),
      I2 => up_waddr_s(6),
      I3 => up_waddr_s(0),
      I4 => \^up_wreq_s\,
      O => \^up_timer1__3\
    );
\up_timer_reg[0]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[0]_i_2_n_0\,
      I0 => '1',
      I1 => up_timer_reg(0),
      I2 => \^q\(0),
      I3 => \^up_timer1__3\,
      I4 => '0',
      O51 => up_timer_reg_0_sn_1,
      O52 => \up_timer_reg[0]_i_2_n_2\,
      PROP => \up_timer_reg[0]_i_2_n_3\
    );
\up_timer_reg[10]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[10]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(10),
      I2 => \^q\(10),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[10]_i_2_n_0\,
      O51 => up_timer_reg_10_sn_1,
      O52 => \up_timer_reg[10]_i_1_n_2\,
      PROP => \up_timer_reg[10]_i_1_n_3\
    );
\up_timer_reg[10]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \up_timer_reg[2]_i_2_n_3\,
      COUTB => \up_timer_reg[10]_i_2_n_0\,
      COUTD => \up_timer_reg[10]_i_2_n_1\,
      COUTF => \up_timer_reg[10]_i_2_n_2\,
      COUTH => \up_timer_reg[10]_i_2_n_3\,
      CYA => \up_timer_reg[8]_i_1_n_2\,
      CYB => \up_timer_reg[9]_i_1_n_2\,
      CYC => \up_timer_reg[10]_i_1_n_2\,
      CYD => \up_timer_reg[11]_i_1_n_2\,
      CYE => \up_timer_reg[12]_i_1_n_2\,
      CYF => \up_timer_reg[13]_i_1_n_2\,
      CYG => \up_timer_reg[14]_i_1_n_2\,
      CYH => \up_timer_reg[15]_i_1_n_2\,
      GEA => \up_timer_reg[8]_i_1_n_0\,
      GEB => \up_timer_reg[9]_i_1_n_0\,
      GEC => \up_timer_reg[10]_i_1_n_0\,
      GED => \up_timer_reg[11]_i_1_n_0\,
      GEE => \up_timer_reg[12]_i_1_n_0\,
      GEF => \up_timer_reg[13]_i_1_n_0\,
      GEG => \up_timer_reg[14]_i_1_n_0\,
      GEH => \up_timer_reg[15]_i_1_n_0\,
      PROPA => \up_timer_reg[8]_i_1_n_3\,
      PROPB => \up_timer_reg[9]_i_1_n_3\,
      PROPC => \up_timer_reg[10]_i_1_n_3\,
      PROPD => \up_timer_reg[11]_i_1_n_3\,
      PROPE => \up_timer_reg[12]_i_1_n_3\,
      PROPF => \up_timer_reg[13]_i_1_n_3\,
      PROPG => \up_timer_reg[14]_i_1_n_3\,
      PROPH => \up_timer_reg[15]_i_1_n_3\
    );
\up_timer_reg[11]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[11]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(11),
      I2 => \^q\(11),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[10]_i_1_n_2\,
      O51 => up_timer_reg_11_sn_1,
      O52 => \up_timer_reg[11]_i_1_n_2\,
      PROP => \up_timer_reg[11]_i_1_n_3\
    );
\up_timer_reg[12]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[12]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(12),
      I2 => \^q\(12),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[10]_i_2_n_1\,
      O51 => up_timer_reg_12_sn_1,
      O52 => \up_timer_reg[12]_i_1_n_2\,
      PROP => \up_timer_reg[12]_i_1_n_3\
    );
\up_timer_reg[13]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[13]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(13),
      I2 => \^q\(13),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[12]_i_1_n_2\,
      O51 => up_timer_reg_13_sn_1,
      O52 => \up_timer_reg[13]_i_1_n_2\,
      PROP => \up_timer_reg[13]_i_1_n_3\
    );
\up_timer_reg[14]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[14]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(14),
      I2 => \^q\(14),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[10]_i_2_n_2\,
      O51 => up_timer_reg_14_sn_1,
      O52 => \up_timer_reg[14]_i_1_n_2\,
      PROP => \up_timer_reg[14]_i_1_n_3\
    );
\up_timer_reg[15]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[15]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(15),
      I2 => \^q\(15),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[14]_i_1_n_2\,
      O51 => up_timer_reg_15_sn_1,
      O52 => \up_timer_reg[15]_i_1_n_2\,
      PROP => \up_timer_reg[15]_i_1_n_3\
    );
\up_timer_reg[16]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[16]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(16),
      I2 => \^q\(16),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[10]_i_2_n_3\,
      O51 => up_timer_reg_16_sn_1,
      O52 => \up_timer_reg[16]_i_1_n_2\,
      PROP => \up_timer_reg[16]_i_1_n_3\
    );
\up_timer_reg[17]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[17]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(17),
      I2 => \^q\(17),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[16]_i_1_n_2\,
      O51 => up_timer_reg_17_sn_1,
      O52 => \up_timer_reg[17]_i_1_n_2\,
      PROP => \up_timer_reg[17]_i_1_n_3\
    );
\up_timer_reg[18]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[18]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(18),
      I2 => \^q\(18),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[18]_i_2_n_0\,
      O51 => up_timer_reg_18_sn_1,
      O52 => \up_timer_reg[18]_i_1_n_2\,
      PROP => \up_timer_reg[18]_i_1_n_3\
    );
\up_timer_reg[18]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \up_timer_reg[10]_i_2_n_3\,
      COUTB => \up_timer_reg[18]_i_2_n_0\,
      COUTD => \up_timer_reg[18]_i_2_n_1\,
      COUTF => \up_timer_reg[18]_i_2_n_2\,
      COUTH => \up_timer_reg[18]_i_2_n_3\,
      CYA => \up_timer_reg[16]_i_1_n_2\,
      CYB => \up_timer_reg[17]_i_1_n_2\,
      CYC => \up_timer_reg[18]_i_1_n_2\,
      CYD => \up_timer_reg[19]_i_1_n_2\,
      CYE => \up_timer_reg[20]_i_1_n_2\,
      CYF => \up_timer_reg[21]_i_1_n_2\,
      CYG => \up_timer_reg[22]_i_1_n_2\,
      CYH => \up_timer_reg[23]_i_1_n_2\,
      GEA => \up_timer_reg[16]_i_1_n_0\,
      GEB => \up_timer_reg[17]_i_1_n_0\,
      GEC => \up_timer_reg[18]_i_1_n_0\,
      GED => \up_timer_reg[19]_i_1_n_0\,
      GEE => \up_timer_reg[20]_i_1_n_0\,
      GEF => \up_timer_reg[21]_i_1_n_0\,
      GEG => \up_timer_reg[22]_i_1_n_0\,
      GEH => \up_timer_reg[23]_i_1_n_0\,
      PROPA => \up_timer_reg[16]_i_1_n_3\,
      PROPB => \up_timer_reg[17]_i_1_n_3\,
      PROPC => \up_timer_reg[18]_i_1_n_3\,
      PROPD => \up_timer_reg[19]_i_1_n_3\,
      PROPE => \up_timer_reg[20]_i_1_n_3\,
      PROPF => \up_timer_reg[21]_i_1_n_3\,
      PROPG => \up_timer_reg[22]_i_1_n_3\,
      PROPH => \up_timer_reg[23]_i_1_n_3\
    );
\up_timer_reg[19]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[19]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(19),
      I2 => \^q\(19),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[18]_i_1_n_2\,
      O51 => up_timer_reg_19_sn_1,
      O52 => \up_timer_reg[19]_i_1_n_2\,
      PROP => \up_timer_reg[19]_i_1_n_3\
    );
\up_timer_reg[1]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[1]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(1),
      I2 => \^q\(1),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[0]_i_2_n_2\,
      O51 => up_timer_reg_1_sn_1,
      O52 => \up_timer_reg[1]_i_1_n_2\,
      PROP => \up_timer_reg[1]_i_1_n_3\
    );
\up_timer_reg[20]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[20]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(20),
      I2 => \^q\(20),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[18]_i_2_n_1\,
      O51 => up_timer_reg_20_sn_1,
      O52 => \up_timer_reg[20]_i_1_n_2\,
      PROP => \up_timer_reg[20]_i_1_n_3\
    );
\up_timer_reg[21]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[21]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(21),
      I2 => \^q\(21),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[20]_i_1_n_2\,
      O51 => up_timer_reg_21_sn_1,
      O52 => \up_timer_reg[21]_i_1_n_2\,
      PROP => \up_timer_reg[21]_i_1_n_3\
    );
\up_timer_reg[22]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[22]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(22),
      I2 => \^q\(22),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[18]_i_2_n_2\,
      O51 => up_timer_reg_22_sn_1,
      O52 => \up_timer_reg[22]_i_1_n_2\,
      PROP => \up_timer_reg[22]_i_1_n_3\
    );
\up_timer_reg[23]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[23]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(23),
      I2 => \^q\(23),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[22]_i_1_n_2\,
      O51 => up_timer_reg_23_sn_1,
      O52 => \up_timer_reg[23]_i_1_n_2\,
      PROP => \up_timer_reg[23]_i_1_n_3\
    );
\up_timer_reg[24]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[24]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(24),
      I2 => \^q\(24),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[18]_i_2_n_3\,
      O51 => up_timer_reg_24_sn_1,
      O52 => \up_timer_reg[24]_i_1_n_2\,
      PROP => \up_timer_reg[24]_i_1_n_3\
    );
\up_timer_reg[25]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[25]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(25),
      I2 => \^q\(25),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[24]_i_1_n_2\,
      O51 => up_timer_reg_25_sn_1,
      O52 => \up_timer_reg[25]_i_1_n_2\,
      PROP => \up_timer_reg[25]_i_1_n_3\
    );
\up_timer_reg[26]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[26]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(26),
      I2 => \^q\(26),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[26]_i_2_n_0\,
      O51 => up_timer_reg_26_sn_1,
      O52 => \up_timer_reg[26]_i_1_n_2\,
      PROP => \up_timer_reg[26]_i_1_n_3\
    );
\up_timer_reg[26]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \up_timer_reg[18]_i_2_n_3\,
      COUTB => \up_timer_reg[26]_i_2_n_0\,
      COUTD => \up_timer_reg[26]_i_2_n_1\,
      COUTF => \up_timer_reg[26]_i_2_n_2\,
      COUTH => \up_timer_reg[26]_i_2_n_3\,
      CYA => \up_timer_reg[24]_i_1_n_2\,
      CYB => \up_timer_reg[25]_i_1_n_2\,
      CYC => \up_timer_reg[26]_i_1_n_2\,
      CYD => \up_timer_reg[27]_i_1_n_2\,
      CYE => \up_timer_reg[28]_i_1_n_2\,
      CYF => \up_timer_reg[29]_i_1_n_2\,
      CYG => \up_timer_reg[30]_i_1_n_2\,
      CYH => \up_timer_reg[31]_i_1_n_2\,
      GEA => \up_timer_reg[24]_i_1_n_0\,
      GEB => \up_timer_reg[25]_i_1_n_0\,
      GEC => \up_timer_reg[26]_i_1_n_0\,
      GED => \up_timer_reg[27]_i_1_n_0\,
      GEE => \up_timer_reg[28]_i_1_n_0\,
      GEF => \up_timer_reg[29]_i_1_n_0\,
      GEG => \up_timer_reg[30]_i_1_n_0\,
      GEH => \up_timer_reg[31]_i_1_n_0\,
      PROPA => \up_timer_reg[24]_i_1_n_3\,
      PROPB => \up_timer_reg[25]_i_1_n_3\,
      PROPC => \up_timer_reg[26]_i_1_n_3\,
      PROPD => \up_timer_reg[27]_i_1_n_3\,
      PROPE => \up_timer_reg[28]_i_1_n_3\,
      PROPF => \up_timer_reg[29]_i_1_n_3\,
      PROPG => \up_timer_reg[30]_i_1_n_3\,
      PROPH => \up_timer_reg[31]_i_1_n_3\
    );
\up_timer_reg[27]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[27]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(27),
      I2 => \^q\(27),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[26]_i_1_n_2\,
      O51 => up_timer_reg_27_sn_1,
      O52 => \up_timer_reg[27]_i_1_n_2\,
      PROP => \up_timer_reg[27]_i_1_n_3\
    );
\up_timer_reg[28]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[28]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(28),
      I2 => \^q\(28),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[26]_i_2_n_1\,
      O51 => up_timer_reg_28_sn_1,
      O52 => \up_timer_reg[28]_i_1_n_2\,
      PROP => \up_timer_reg[28]_i_1_n_3\
    );
\up_timer_reg[29]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[29]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(29),
      I2 => \^q\(29),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[28]_i_1_n_2\,
      O51 => up_timer_reg_29_sn_1,
      O52 => \up_timer_reg[29]_i_1_n_2\,
      PROP => \up_timer_reg[29]_i_1_n_3\
    );
\up_timer_reg[2]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[2]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(2),
      I2 => \^q\(2),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[2]_i_2_n_0\,
      O51 => up_timer_reg_2_sn_1,
      O52 => \up_timer_reg[2]_i_1_n_2\,
      PROP => \up_timer_reg[2]_i_1_n_3\
    );
\up_timer_reg[2]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => '0',
      COUTB => \up_timer_reg[2]_i_2_n_0\,
      COUTD => \up_timer_reg[2]_i_2_n_1\,
      COUTF => \up_timer_reg[2]_i_2_n_2\,
      COUTH => \up_timer_reg[2]_i_2_n_3\,
      CYA => \up_timer_reg[0]_i_2_n_2\,
      CYB => \up_timer_reg[1]_i_1_n_2\,
      CYC => \up_timer_reg[2]_i_1_n_2\,
      CYD => \up_timer_reg[3]_i_1_n_2\,
      CYE => \up_timer_reg[4]_i_1_n_2\,
      CYF => \up_timer_reg[5]_i_1_n_2\,
      CYG => \up_timer_reg[6]_i_1_n_2\,
      CYH => \up_timer_reg[7]_i_1_n_2\,
      GEA => \up_timer_reg[0]_i_2_n_0\,
      GEB => \up_timer_reg[1]_i_1_n_0\,
      GEC => \up_timer_reg[2]_i_1_n_0\,
      GED => \up_timer_reg[3]_i_1_n_0\,
      GEE => \up_timer_reg[4]_i_1_n_0\,
      GEF => \up_timer_reg[5]_i_1_n_0\,
      GEG => \up_timer_reg[6]_i_1_n_0\,
      GEH => \up_timer_reg[7]_i_1_n_0\,
      PROPA => \up_timer_reg[0]_i_2_n_3\,
      PROPB => \up_timer_reg[1]_i_1_n_3\,
      PROPC => \up_timer_reg[2]_i_1_n_3\,
      PROPD => \up_timer_reg[3]_i_1_n_3\,
      PROPE => \up_timer_reg[4]_i_1_n_3\,
      PROPF => \up_timer_reg[5]_i_1_n_3\,
      PROPG => \up_timer_reg[6]_i_1_n_3\,
      PROPH => \up_timer_reg[7]_i_1_n_3\
    );
\up_timer_reg[30]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[30]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(30),
      I2 => \^q\(30),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[26]_i_2_n_2\,
      O51 => up_timer_reg_30_sn_1,
      O52 => \up_timer_reg[30]_i_1_n_2\,
      PROP => \up_timer_reg[30]_i_1_n_3\
    );
\up_timer_reg[31]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F033F0330FCCF033"
    )
        port map (
      GE => \up_timer_reg[31]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(31),
      I2 => \^q\(31),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[30]_i_1_n_2\,
      O51 => up_timer_reg_31_sn_1,
      O52 => \up_timer_reg[31]_i_1_n_2\,
      PROP => \up_timer_reg[31]_i_1_n_3\
    );
\up_timer_reg[3]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[3]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(3),
      I2 => \^q\(3),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[2]_i_1_n_2\,
      O51 => up_timer_reg_3_sn_1,
      O52 => \up_timer_reg[3]_i_1_n_2\,
      PROP => \up_timer_reg[3]_i_1_n_3\
    );
\up_timer_reg[4]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[4]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(4),
      I2 => \^q\(4),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[2]_i_2_n_1\,
      O51 => up_timer_reg_4_sn_1,
      O52 => \up_timer_reg[4]_i_1_n_2\,
      PROP => \up_timer_reg[4]_i_1_n_3\
    );
\up_timer_reg[5]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[5]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(5),
      I2 => \^q\(5),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[4]_i_1_n_2\,
      O51 => up_timer_reg_5_sn_1,
      O52 => \up_timer_reg[5]_i_1_n_2\,
      PROP => \up_timer_reg[5]_i_1_n_3\
    );
\up_timer_reg[6]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[6]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(6),
      I2 => \^q\(6),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[2]_i_2_n_2\,
      O51 => up_timer_reg_6_sn_1,
      O52 => \up_timer_reg[6]_i_1_n_2\,
      PROP => \up_timer_reg[6]_i_1_n_3\
    );
\up_timer_reg[7]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[7]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(7),
      I2 => \^q\(7),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[6]_i_1_n_2\,
      O51 => up_timer_reg_7_sn_1,
      O52 => \up_timer_reg[7]_i_1_n_2\,
      PROP => \up_timer_reg[7]_i_1_n_3\
    );
\up_timer_reg[8]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[8]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(8),
      I2 => \^q\(8),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[2]_i_2_n_3\,
      O51 => up_timer_reg_8_sn_1,
      O52 => \up_timer_reg[8]_i_1_n_2\,
      PROP => \up_timer_reg[8]_i_1_n_3\
    );
\up_timer_reg[9]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00CC0FCCF033"
    )
        port map (
      GE => \up_timer_reg[9]_i_1_n_0\,
      I0 => '1',
      I1 => up_timer_reg(9),
      I2 => \^q\(9),
      I3 => \^up_timer1__3\,
      I4 => \up_timer_reg[8]_i_1_n_2\,
      O51 => up_timer_reg_9_sn_1,
      O52 => \up_timer_reg[9]_i_1_n_2\,
      PROP => \up_timer_reg[9]_i_1_n_3\
    );
up_wack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => up_wack,
      I1 => \up_wcount_reg_n_0_[1]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[3]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => p_0_in7_in,
      O => up_wack_s
    );
up_wack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_s,
      Q => up_wack_d,
      R => p_0_in
    );
\up_wack_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \up_wreq_s__0\,
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(8),
      I3 => up_waddr_s(10),
      I4 => up_waddr_s(9),
      O => \^up_wreq_s_0\
    );
\up_wack_int_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_waddr_int_reg[6]_4\,
      I1 => \^up_waddr_int_reg[8]_0\,
      O => \up_waddr_int_reg[6]_7\
    );
\up_wack_int_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_waddr_int_reg[4]_0\,
      I1 => \^up_waddr_int_reg[8]_0\,
      O => \up_waddr_int_reg[4]_1\
    );
\up_wack_int_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_waddr_int_reg[6]_1\,
      I1 => \^up_waddr_int_reg[8]_0\,
      O => \up_waddr_int_reg[6]_8\
    );
\up_wack_int_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_waddr_int_reg[6]_6\,
      I1 => \^up_wreq_int_reg_0\,
      O => \up_waddr_int_reg[6]_9\
    );
\up_wack_int_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_waddr_int_reg[6]_5\,
      I1 => \^up_wreq_int_reg_0\,
      O => \up_waddr_int_reg[6]_10\
    );
\up_wack_int_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_waddr_int_reg[6]_3\,
      I1 => \^up_wreq_int_reg_0\,
      O => \up_waddr_int_reg[6]_11\
    );
\up_wack_int_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_waddr_int_reg[6]_2\,
      I1 => \^up_wreq_int_reg_0\,
      O => \up_waddr_int_reg[6]_12\
    );
\up_wack_int_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_waddr_int_reg[6]_0\,
      I1 => \^up_wreq_int_reg_0\,
      O => p_7_in
    );
\up_waddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(0),
      Q => up_waddr_s(0),
      R => p_0_in
    );
\up_waddr_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(10),
      Q => up_waddr_s(10),
      R => p_0_in
    );
\up_waddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(1),
      Q => up_waddr_s(1),
      R => p_0_in
    );
\up_waddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(2),
      Q => up_waddr_s(2),
      R => p_0_in
    );
\up_waddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(3),
      Q => up_waddr_s(3),
      R => p_0_in
    );
\up_waddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(4),
      Q => up_waddr_s(4),
      R => p_0_in
    );
\up_waddr_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(5),
      Q => up_waddr_s(5),
      R => p_0_in
    );
\up_waddr_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(6),
      Q => up_waddr_s(6),
      R => p_0_in
    );
\up_waddr_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(7),
      Q => up_waddr_s(7),
      R => p_0_in
    );
\up_waddr_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(8),
      Q => up_waddr_s(8),
      R => p_0_in
    );
\up_waddr_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_awaddr(9),
      Q => up_waddr_s(9),
      R => p_0_in
    );
\up_wcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_wack_s,
      I1 => p_0_in7_in,
      I2 => \up_wcount_reg_n_0_[0]\,
      O => p_2_in(0)
    );
\up_wcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => up_wack_s,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[1]\,
      O => p_2_in(1)
    );
\up_wcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => up_wack_s,
      I2 => \up_wcount_reg_n_0_[1]\,
      I3 => \up_wcount_reg_n_0_[0]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      O => p_2_in(2)
    );
\up_wcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => up_wack_s,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[1]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => \up_wcount_reg_n_0_[3]\,
      O => p_2_in(3)
    );
\up_wcount[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_wreq_s__0\,
      I1 => p_0_in7_in,
      I2 => up_wack_s,
      O => \up_wcount[4]_i_1_n_0\
    );
\up_wcount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => \up_wcount_reg_n_0_[0]\,
      I1 => \up_wcount_reg_n_0_[1]\,
      I2 => \up_wcount_reg_n_0_[2]\,
      I3 => \up_wcount_reg_n_0_[3]\,
      I4 => p_0_in7_in,
      I5 => up_wack_s,
      O => p_2_in(4)
    );
\up_wcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(0),
      Q => \up_wcount_reg_n_0_[0]\,
      R => p_0_in
    );
\up_wcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(1),
      Q => \up_wcount_reg_n_0_[1]\,
      R => p_0_in
    );
\up_wcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(2),
      Q => \up_wcount_reg_n_0_[2]\,
      R => p_0_in
    );
\up_wcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(3),
      Q => \up_wcount_reg_n_0_[3]\,
      R => p_0_in
    );
\up_wcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(4),
      Q => p_0_in7_in,
      R => p_0_in
    );
\up_wdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => p_0_in
    );
\up_wdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(10),
      Q => \^q\(10),
      R => p_0_in
    );
\up_wdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(11),
      Q => \^q\(11),
      R => p_0_in
    );
\up_wdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(12),
      Q => \^q\(12),
      R => p_0_in
    );
\up_wdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(13),
      Q => \^q\(13),
      R => p_0_in
    );
\up_wdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(14),
      Q => \^q\(14),
      R => p_0_in
    );
\up_wdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(15),
      Q => \^q\(15),
      R => p_0_in
    );
\up_wdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(16),
      Q => \^q\(16),
      R => p_0_in
    );
\up_wdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(17),
      Q => \^q\(17),
      R => p_0_in
    );
\up_wdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(18),
      Q => \^q\(18),
      R => p_0_in
    );
\up_wdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(19),
      Q => \^q\(19),
      R => p_0_in
    );
\up_wdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => p_0_in
    );
\up_wdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(20),
      Q => \^q\(20),
      R => p_0_in
    );
\up_wdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(21),
      Q => \^q\(21),
      R => p_0_in
    );
\up_wdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(22),
      Q => \^q\(22),
      R => p_0_in
    );
\up_wdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(23),
      Q => \^q\(23),
      R => p_0_in
    );
\up_wdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(24),
      Q => \^q\(24),
      R => p_0_in
    );
\up_wdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(25),
      Q => \^q\(25),
      R => p_0_in
    );
\up_wdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(26),
      Q => \^q\(26),
      R => p_0_in
    );
\up_wdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(27),
      Q => \^q\(27),
      R => p_0_in
    );
\up_wdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(28),
      Q => \^q\(28),
      R => p_0_in
    );
\up_wdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(29),
      Q => \^q\(29),
      R => p_0_in
    );
\up_wdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(2),
      Q => \^q\(2),
      R => p_0_in
    );
\up_wdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(30),
      Q => \^q\(30),
      R => p_0_in
    );
\up_wdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(31),
      Q => \^q\(31),
      R => p_0_in
    );
\up_wdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(3),
      Q => \^q\(3),
      R => p_0_in
    );
\up_wdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => p_0_in
    );
\up_wdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(5),
      Q => \^q\(5),
      R => p_0_in
    );
\up_wdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => p_0_in
    );
\up_wdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => p_0_in
    );
\up_wdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(8),
      Q => \^q\(8),
      R => p_0_in
    );
\up_wdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in,
      D => s_axi_wdata(9),
      Q => \^q\(9),
      R => p_0_in
    );
up_wreq_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_5_in,
      I1 => s_axi_aresetn,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      O => up_wreq_int_i_1_n_0
    );
up_wreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wreq_int_i_1_n_0,
      Q => \up_wreq_s__0\,
      R => '0'
    );
up_wsel_inv_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777F000"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_bvalid\,
      I3 => s_axi_bready,
      I4 => p_5_in,
      O => up_wsel_inv_i_1_n_0
    );
up_wsel_reg_inv: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wsel_inv_i_1_n_0,
      Q => p_5_in,
      S => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon is
  port (
    \up_d_count_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    i_2422_0 : in STD_LOGIC;
    i_2422_1 : in STD_LOGIC;
    i_2422_2 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon is
  signal \d_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \d_count_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \d_count_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \d_count_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \d_count_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \d_count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \d_count_reg[18]_i_2_n_1\ : STD_LOGIC;
  signal \d_count_reg[18]_i_2_n_2\ : STD_LOGIC;
  signal \d_count_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \d_count_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \d_count_reg[26]_i_2_n_1\ : STD_LOGIC;
  signal \d_count_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \d_count_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \d_count_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \d_count_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \d_count_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \d_count_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \d_count_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[9]\ : STD_LOGIC;
  signal d_count_reset_s : STD_LOGIC;
  signal d_count_run_m1 : STD_LOGIC;
  signal d_count_run_m2 : STD_LOGIC;
  signal d_count_run_m3 : STD_LOGIC;
  signal n_0_2422 : STD_LOGIC;
  signal \p_0_in__10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal up_count0 : STD_LOGIC;
  signal up_count_capture_s : STD_LOGIC;
  signal up_count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \up_count_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_count_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \up_count_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \up_count_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \up_count_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \up_count_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \up_count_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \up_count_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \up_count_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \up_count_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \up_count_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \up_count_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \up_count_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \up_count_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \up_count_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal up_count_run : STD_LOGIC;
  signal up_count_run_i_1_n_0 : STD_LOGIC;
  signal up_count_running_m1 : STD_LOGIC;
  signal up_count_running_m2 : STD_LOGIC;
  signal up_count_running_m3 : STD_LOGIC;
  signal \up_d_count[31]_i_1_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_3_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_4_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_5_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_6_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_7_n_0\ : STD_LOGIC;
  signal NLW_i_2422_COUTD_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_COUTF_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_COUTH_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_CYC_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_CYD_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_CYE_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_CYF_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_CYG_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_CYH_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_GEC_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_GED_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_GEE_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_GEF_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_GEG_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_GEH_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_PROPC_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_PROPD_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_PROPE_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_PROPF_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_PROPG_UNCONNECTED : STD_LOGIC;
  signal NLW_i_2422_PROPH_UNCONNECTED : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_count_run_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_count_run_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_count_run_m3_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_2422 : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_count[0]_i_1\ : label is "soft_lutpair263";
  attribute ASYNC_REG of up_count_running_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \up_d_count[31]_i_4\ : label is "soft_lutpair263";
  attribute ASYNC_REG of \up_d_count_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[10]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[11]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[12]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[13]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[14]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[15]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[16]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[17]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[18]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[19]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[20]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[21]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[22]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[23]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[24]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[25]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[26]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[27]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[28]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[29]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[30]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[31]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[4]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[5]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[6]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[7]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[8]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[9]\ : label is std.standard.true;
begin
\d_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d_count_run_m2,
      I1 => d_count_run_m3,
      O => d_count_reset_s
    );
\d_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_1\,
      Q => \d_count_reg_n_0_[0]\,
      R => d_count_reset_s
    );
\d_count_reg[0]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFFF00F000F0FF0F"
    )
        port map (
      GE => \d_count_reg[0]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[0]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => '0',
      O51 => \d_count_reg[0]_i_2_n_1\,
      O52 => \d_count_reg[0]_i_2_n_2\,
      PROP => \d_count_reg[0]_i_2_n_3\
    );
\d_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[10]_i_1_n_1\,
      Q => \d_count_reg_n_0_[10]\,
      R => d_count_reset_s
    );
\d_count_reg[10]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[10]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[10]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[10]_i_2_n_0\,
      O51 => \d_count_reg[10]_i_1_n_1\,
      O52 => \d_count_reg[10]_i_1_n_2\,
      PROP => \d_count_reg[10]_i_1_n_3\
    );
\d_count_reg[10]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \d_count_reg[2]_i_2_n_3\,
      COUTB => \d_count_reg[10]_i_2_n_0\,
      COUTD => \d_count_reg[10]_i_2_n_1\,
      COUTF => \d_count_reg[10]_i_2_n_2\,
      COUTH => \d_count_reg[10]_i_2_n_3\,
      CYA => \d_count_reg[8]_i_1_n_2\,
      CYB => \d_count_reg[9]_i_1_n_2\,
      CYC => \d_count_reg[10]_i_1_n_2\,
      CYD => \d_count_reg[11]_i_1_n_2\,
      CYE => \d_count_reg[12]_i_1_n_2\,
      CYF => \d_count_reg[13]_i_1_n_2\,
      CYG => \d_count_reg[14]_i_1_n_2\,
      CYH => \d_count_reg[15]_i_1_n_2\,
      GEA => \d_count_reg[8]_i_1_n_0\,
      GEB => \d_count_reg[9]_i_1_n_0\,
      GEC => \d_count_reg[10]_i_1_n_0\,
      GED => \d_count_reg[11]_i_1_n_0\,
      GEE => \d_count_reg[12]_i_1_n_0\,
      GEF => \d_count_reg[13]_i_1_n_0\,
      GEG => \d_count_reg[14]_i_1_n_0\,
      GEH => \d_count_reg[15]_i_1_n_0\,
      PROPA => \d_count_reg[8]_i_1_n_3\,
      PROPB => \d_count_reg[9]_i_1_n_3\,
      PROPC => \d_count_reg[10]_i_1_n_3\,
      PROPD => \d_count_reg[11]_i_1_n_3\,
      PROPE => \d_count_reg[12]_i_1_n_3\,
      PROPF => \d_count_reg[13]_i_1_n_3\,
      PROPG => \d_count_reg[14]_i_1_n_3\,
      PROPH => \d_count_reg[15]_i_1_n_3\
    );
\d_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[11]_i_1_n_1\,
      Q => \d_count_reg_n_0_[11]\,
      R => d_count_reset_s
    );
\d_count_reg[11]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[11]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[11]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[10]_i_1_n_2\,
      O51 => \d_count_reg[11]_i_1_n_1\,
      O52 => \d_count_reg[11]_i_1_n_2\,
      PROP => \d_count_reg[11]_i_1_n_3\
    );
\d_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_1\,
      Q => \d_count_reg_n_0_[12]\,
      R => d_count_reset_s
    );
\d_count_reg[12]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[12]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[12]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[10]_i_2_n_1\,
      O51 => \d_count_reg[12]_i_1_n_1\,
      O52 => \d_count_reg[12]_i_1_n_2\,
      PROP => \d_count_reg[12]_i_1_n_3\
    );
\d_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[13]_i_1_n_1\,
      Q => \d_count_reg_n_0_[13]\,
      R => d_count_reset_s
    );
\d_count_reg[13]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[13]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[13]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[12]_i_1_n_2\,
      O51 => \d_count_reg[13]_i_1_n_1\,
      O52 => \d_count_reg[13]_i_1_n_2\,
      PROP => \d_count_reg[13]_i_1_n_3\
    );
\d_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[14]_i_1_n_1\,
      Q => \d_count_reg_n_0_[14]\,
      R => d_count_reset_s
    );
\d_count_reg[14]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[14]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[14]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[10]_i_2_n_2\,
      O51 => \d_count_reg[14]_i_1_n_1\,
      O52 => \d_count_reg[14]_i_1_n_2\,
      PROP => \d_count_reg[14]_i_1_n_3\
    );
\d_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[15]_i_1_n_1\,
      Q => \d_count_reg_n_0_[15]\,
      R => d_count_reset_s
    );
\d_count_reg[15]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[15]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[15]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[14]_i_1_n_2\,
      O51 => \d_count_reg[15]_i_1_n_1\,
      O52 => \d_count_reg[15]_i_1_n_2\,
      PROP => \d_count_reg[15]_i_1_n_3\
    );
\d_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_1\,
      Q => \d_count_reg_n_0_[16]\,
      R => d_count_reset_s
    );
\d_count_reg[16]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[16]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[16]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[10]_i_2_n_3\,
      O51 => \d_count_reg[16]_i_1_n_1\,
      O52 => \d_count_reg[16]_i_1_n_2\,
      PROP => \d_count_reg[16]_i_1_n_3\
    );
\d_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[17]_i_1_n_1\,
      Q => \d_count_reg_n_0_[17]\,
      R => d_count_reset_s
    );
\d_count_reg[17]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[17]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[17]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[16]_i_1_n_2\,
      O51 => \d_count_reg[17]_i_1_n_1\,
      O52 => \d_count_reg[17]_i_1_n_2\,
      PROP => \d_count_reg[17]_i_1_n_3\
    );
\d_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[18]_i_1_n_1\,
      Q => \d_count_reg_n_0_[18]\,
      R => d_count_reset_s
    );
\d_count_reg[18]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[18]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[18]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[18]_i_2_n_0\,
      O51 => \d_count_reg[18]_i_1_n_1\,
      O52 => \d_count_reg[18]_i_1_n_2\,
      PROP => \d_count_reg[18]_i_1_n_3\
    );
\d_count_reg[18]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \d_count_reg[10]_i_2_n_3\,
      COUTB => \d_count_reg[18]_i_2_n_0\,
      COUTD => \d_count_reg[18]_i_2_n_1\,
      COUTF => \d_count_reg[18]_i_2_n_2\,
      COUTH => \d_count_reg[18]_i_2_n_3\,
      CYA => \d_count_reg[16]_i_1_n_2\,
      CYB => \d_count_reg[17]_i_1_n_2\,
      CYC => \d_count_reg[18]_i_1_n_2\,
      CYD => \d_count_reg[19]_i_1_n_2\,
      CYE => \d_count_reg[20]_i_1_n_2\,
      CYF => \d_count_reg[21]_i_1_n_2\,
      CYG => \d_count_reg[22]_i_1_n_2\,
      CYH => \d_count_reg[23]_i_1_n_2\,
      GEA => \d_count_reg[16]_i_1_n_0\,
      GEB => \d_count_reg[17]_i_1_n_0\,
      GEC => \d_count_reg[18]_i_1_n_0\,
      GED => \d_count_reg[19]_i_1_n_0\,
      GEE => \d_count_reg[20]_i_1_n_0\,
      GEF => \d_count_reg[21]_i_1_n_0\,
      GEG => \d_count_reg[22]_i_1_n_0\,
      GEH => \d_count_reg[23]_i_1_n_0\,
      PROPA => \d_count_reg[16]_i_1_n_3\,
      PROPB => \d_count_reg[17]_i_1_n_3\,
      PROPC => \d_count_reg[18]_i_1_n_3\,
      PROPD => \d_count_reg[19]_i_1_n_3\,
      PROPE => \d_count_reg[20]_i_1_n_3\,
      PROPF => \d_count_reg[21]_i_1_n_3\,
      PROPG => \d_count_reg[22]_i_1_n_3\,
      PROPH => \d_count_reg[23]_i_1_n_3\
    );
\d_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[19]_i_1_n_1\,
      Q => \d_count_reg_n_0_[19]\,
      R => d_count_reset_s
    );
\d_count_reg[19]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[19]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[19]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[18]_i_1_n_2\,
      O51 => \d_count_reg[19]_i_1_n_1\,
      O52 => \d_count_reg[19]_i_1_n_2\,
      PROP => \d_count_reg[19]_i_1_n_3\
    );
\d_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[1]_i_1_n_1\,
      Q => \d_count_reg_n_0_[1]\,
      R => d_count_reset_s
    );
\d_count_reg[1]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[1]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[1]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[0]_i_2_n_2\,
      O51 => \d_count_reg[1]_i_1_n_1\,
      O52 => \d_count_reg[1]_i_1_n_2\,
      PROP => \d_count_reg[1]_i_1_n_3\
    );
\d_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_1\,
      Q => \d_count_reg_n_0_[20]\,
      R => d_count_reset_s
    );
\d_count_reg[20]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[20]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[20]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[18]_i_2_n_1\,
      O51 => \d_count_reg[20]_i_1_n_1\,
      O52 => \d_count_reg[20]_i_1_n_2\,
      PROP => \d_count_reg[20]_i_1_n_3\
    );
\d_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[21]_i_1_n_1\,
      Q => \d_count_reg_n_0_[21]\,
      R => d_count_reset_s
    );
\d_count_reg[21]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[21]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[21]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[20]_i_1_n_2\,
      O51 => \d_count_reg[21]_i_1_n_1\,
      O52 => \d_count_reg[21]_i_1_n_2\,
      PROP => \d_count_reg[21]_i_1_n_3\
    );
\d_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[22]_i_1_n_1\,
      Q => \d_count_reg_n_0_[22]\,
      R => d_count_reset_s
    );
\d_count_reg[22]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[22]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[22]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[18]_i_2_n_2\,
      O51 => \d_count_reg[22]_i_1_n_1\,
      O52 => \d_count_reg[22]_i_1_n_2\,
      PROP => \d_count_reg[22]_i_1_n_3\
    );
\d_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[23]_i_1_n_1\,
      Q => \d_count_reg_n_0_[23]\,
      R => d_count_reset_s
    );
\d_count_reg[23]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[23]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[23]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[22]_i_1_n_2\,
      O51 => \d_count_reg[23]_i_1_n_1\,
      O52 => \d_count_reg[23]_i_1_n_2\,
      PROP => \d_count_reg[23]_i_1_n_3\
    );
\d_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_1\,
      Q => \d_count_reg_n_0_[24]\,
      R => d_count_reset_s
    );
\d_count_reg[24]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[24]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[24]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[18]_i_2_n_3\,
      O51 => \d_count_reg[24]_i_1_n_1\,
      O52 => \d_count_reg[24]_i_1_n_2\,
      PROP => \d_count_reg[24]_i_1_n_3\
    );
\d_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[25]_i_1_n_1\,
      Q => \d_count_reg_n_0_[25]\,
      R => d_count_reset_s
    );
\d_count_reg[25]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[25]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[25]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[24]_i_1_n_2\,
      O51 => \d_count_reg[25]_i_1_n_1\,
      O52 => \d_count_reg[25]_i_1_n_2\,
      PROP => \d_count_reg[25]_i_1_n_3\
    );
\d_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[26]_i_1_n_1\,
      Q => \d_count_reg_n_0_[26]\,
      R => d_count_reset_s
    );
\d_count_reg[26]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[26]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[26]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[26]_i_2_n_0\,
      O51 => \d_count_reg[26]_i_1_n_1\,
      O52 => \d_count_reg[26]_i_1_n_2\,
      PROP => \d_count_reg[26]_i_1_n_3\
    );
\d_count_reg[26]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \d_count_reg[18]_i_2_n_3\,
      COUTB => \d_count_reg[26]_i_2_n_0\,
      COUTD => \d_count_reg[26]_i_2_n_1\,
      COUTF => \d_count_reg[26]_i_2_n_2\,
      COUTH => \d_count_reg[26]_i_2_n_3\,
      CYA => \d_count_reg[24]_i_1_n_2\,
      CYB => \d_count_reg[25]_i_1_n_2\,
      CYC => \d_count_reg[26]_i_1_n_2\,
      CYD => \d_count_reg[27]_i_1_n_2\,
      CYE => \d_count_reg[28]_i_1_n_2\,
      CYF => \d_count_reg[29]_i_1_n_2\,
      CYG => \d_count_reg[30]_i_1_n_2\,
      CYH => \d_count_reg[31]_i_1_n_2\,
      GEA => \d_count_reg[24]_i_1_n_0\,
      GEB => \d_count_reg[25]_i_1_n_0\,
      GEC => \d_count_reg[26]_i_1_n_0\,
      GED => \d_count_reg[27]_i_1_n_0\,
      GEE => \d_count_reg[28]_i_1_n_0\,
      GEF => \d_count_reg[29]_i_1_n_0\,
      GEG => \d_count_reg[30]_i_1_n_0\,
      GEH => \d_count_reg[31]_i_1_n_0\,
      PROPA => \d_count_reg[24]_i_1_n_3\,
      PROPB => \d_count_reg[25]_i_1_n_3\,
      PROPC => \d_count_reg[26]_i_1_n_3\,
      PROPD => \d_count_reg[27]_i_1_n_3\,
      PROPE => \d_count_reg[28]_i_1_n_3\,
      PROPF => \d_count_reg[29]_i_1_n_3\,
      PROPG => \d_count_reg[30]_i_1_n_3\,
      PROPH => \d_count_reg[31]_i_1_n_3\
    );
\d_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[27]_i_1_n_1\,
      Q => \d_count_reg_n_0_[27]\,
      R => d_count_reset_s
    );
\d_count_reg[27]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[27]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[27]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[26]_i_1_n_2\,
      O51 => \d_count_reg[27]_i_1_n_1\,
      O52 => \d_count_reg[27]_i_1_n_2\,
      PROP => \d_count_reg[27]_i_1_n_3\
    );
\d_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_1\,
      Q => \d_count_reg_n_0_[28]\,
      R => d_count_reset_s
    );
\d_count_reg[28]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[28]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[28]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[26]_i_2_n_1\,
      O51 => \d_count_reg[28]_i_1_n_1\,
      O52 => \d_count_reg[28]_i_1_n_2\,
      PROP => \d_count_reg[28]_i_1_n_3\
    );
\d_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[29]_i_1_n_1\,
      Q => \d_count_reg_n_0_[29]\,
      R => d_count_reset_s
    );
\d_count_reg[29]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[29]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[29]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[28]_i_1_n_2\,
      O51 => \d_count_reg[29]_i_1_n_1\,
      O52 => \d_count_reg[29]_i_1_n_2\,
      PROP => \d_count_reg[29]_i_1_n_3\
    );
\d_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[2]_i_1_n_1\,
      Q => \d_count_reg_n_0_[2]\,
      R => d_count_reset_s
    );
\d_count_reg[2]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[2]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[2]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[2]_i_2_n_0\,
      O51 => \d_count_reg[2]_i_1_n_1\,
      O52 => \d_count_reg[2]_i_1_n_2\,
      PROP => \d_count_reg[2]_i_1_n_3\
    );
\d_count_reg[2]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => '0',
      COUTB => \d_count_reg[2]_i_2_n_0\,
      COUTD => \d_count_reg[2]_i_2_n_1\,
      COUTF => \d_count_reg[2]_i_2_n_2\,
      COUTH => \d_count_reg[2]_i_2_n_3\,
      CYA => \d_count_reg[0]_i_2_n_2\,
      CYB => \d_count_reg[1]_i_1_n_2\,
      CYC => \d_count_reg[2]_i_1_n_2\,
      CYD => \d_count_reg[3]_i_1_n_2\,
      CYE => \d_count_reg[4]_i_1_n_2\,
      CYF => \d_count_reg[5]_i_1_n_2\,
      CYG => \d_count_reg[6]_i_1_n_2\,
      CYH => \d_count_reg[7]_i_1_n_2\,
      GEA => \d_count_reg[0]_i_2_n_0\,
      GEB => \d_count_reg[1]_i_1_n_0\,
      GEC => \d_count_reg[2]_i_1_n_0\,
      GED => \d_count_reg[3]_i_1_n_0\,
      GEE => \d_count_reg[4]_i_1_n_0\,
      GEF => \d_count_reg[5]_i_1_n_0\,
      GEG => \d_count_reg[6]_i_1_n_0\,
      GEH => \d_count_reg[7]_i_1_n_0\,
      PROPA => \d_count_reg[0]_i_2_n_3\,
      PROPB => \d_count_reg[1]_i_1_n_3\,
      PROPC => \d_count_reg[2]_i_1_n_3\,
      PROPD => \d_count_reg[3]_i_1_n_3\,
      PROPE => \d_count_reg[4]_i_1_n_3\,
      PROPF => \d_count_reg[5]_i_1_n_3\,
      PROPG => \d_count_reg[6]_i_1_n_3\,
      PROPH => \d_count_reg[7]_i_1_n_3\
    );
\d_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[30]_i_1_n_1\,
      Q => \d_count_reg_n_0_[30]\,
      R => d_count_reset_s
    );
\d_count_reg[30]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[30]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[30]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[26]_i_2_n_2\,
      O51 => \d_count_reg[30]_i_1_n_1\,
      O52 => \d_count_reg[30]_i_1_n_2\,
      PROP => \d_count_reg[30]_i_1_n_3\
    );
\d_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[31]_i_1_n_1\,
      Q => \d_count_reg_n_0_[31]\,
      R => d_count_reset_s
    );
\d_count_reg[31]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[31]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[31]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[30]_i_1_n_2\,
      O51 => \d_count_reg[31]_i_1_n_1\,
      O52 => \d_count_reg[31]_i_1_n_2\,
      PROP => \d_count_reg[31]_i_1_n_3\
    );
\d_count_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[32]_i_1_n_1\,
      Q => \d_count_reg_n_0_[32]\,
      R => d_count_reset_s
    );
\d_count_reg[32]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00FF0000FFFF00"
    )
        port map (
      GE => \d_count_reg[32]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[26]_i_2_n_3\,
      O51 => \d_count_reg[32]_i_1_n_1\,
      O52 => \d_count_reg[32]_i_1_n_2\,
      PROP => \d_count_reg[32]_i_1_n_3\
    );
\d_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[3]_i_1_n_1\,
      Q => \d_count_reg_n_0_[3]\,
      R => d_count_reset_s
    );
\d_count_reg[3]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[3]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[3]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[2]_i_1_n_2\,
      O51 => \d_count_reg[3]_i_1_n_1\,
      O52 => \d_count_reg[3]_i_1_n_2\,
      PROP => \d_count_reg[3]_i_1_n_3\
    );
\d_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_1\,
      Q => \d_count_reg_n_0_[4]\,
      R => d_count_reset_s
    );
\d_count_reg[4]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[4]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[4]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[2]_i_2_n_1\,
      O51 => \d_count_reg[4]_i_1_n_1\,
      O52 => \d_count_reg[4]_i_1_n_2\,
      PROP => \d_count_reg[4]_i_1_n_3\
    );
\d_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[5]_i_1_n_1\,
      Q => \d_count_reg_n_0_[5]\,
      R => d_count_reset_s
    );
\d_count_reg[5]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[5]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[5]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[4]_i_1_n_2\,
      O51 => \d_count_reg[5]_i_1_n_1\,
      O52 => \d_count_reg[5]_i_1_n_2\,
      PROP => \d_count_reg[5]_i_1_n_3\
    );
\d_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[6]_i_1_n_1\,
      Q => \d_count_reg_n_0_[6]\,
      R => d_count_reset_s
    );
\d_count_reg[6]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[6]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[6]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[2]_i_2_n_2\,
      O51 => \d_count_reg[6]_i_1_n_1\,
      O52 => \d_count_reg[6]_i_1_n_2\,
      PROP => \d_count_reg[6]_i_1_n_3\
    );
\d_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[7]_i_1_n_1\,
      Q => \d_count_reg_n_0_[7]\,
      R => d_count_reset_s
    );
\d_count_reg[7]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[7]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[7]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[6]_i_1_n_2\,
      O51 => \d_count_reg[7]_i_1_n_1\,
      O52 => \d_count_reg[7]_i_1_n_2\,
      PROP => \d_count_reg[7]_i_1_n_3\
    );
\d_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_1\,
      Q => \d_count_reg_n_0_[8]\,
      R => d_count_reset_s
    );
\d_count_reg[8]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[8]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[8]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[2]_i_2_n_3\,
      O51 => \d_count_reg[8]_i_1_n_1\,
      O52 => \d_count_reg[8]_i_1_n_2\,
      PROP => \d_count_reg[8]_i_1_n_3\
    );
\d_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_count_run_m3,
      D => \d_count_reg[9]_i_1_n_1\,
      Q => \d_count_reg_n_0_[9]\,
      R => d_count_reset_s
    );
\d_count_reg[9]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFF00000000FFFF0"
    )
        port map (
      GE => \d_count_reg[9]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \d_count_reg_n_0_[9]\,
      I3 => \d_count_reg_n_0_[32]\,
      I4 => \d_count_reg[8]_i_1_n_2\,
      O51 => \d_count_reg[9]_i_1_n_1\,
      O52 => \d_count_reg[9]_i_1_n_2\,
      PROP => \d_count_reg[9]_i_1_n_3\
    );
d_count_run_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_count_run,
      Q => d_count_run_m1
    );
d_count_run_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_count_run_m1,
      Q => d_count_run_m2
    );
d_count_run_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_count_run_m2,
      Q => d_count_run_m3
    );
i_2422: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "FALSE",
      LOOKF => "FALSE",
      LOOKH => "FALSE"
    )
        port map (
      CIN => \d_count_reg[26]_i_2_n_3\,
      COUTB => n_0_2422,
      COUTD => NLW_i_2422_COUTD_UNCONNECTED,
      COUTF => NLW_i_2422_COUTF_UNCONNECTED,
      COUTH => NLW_i_2422_COUTH_UNCONNECTED,
      CYA => \d_count_reg[32]_i_1_n_2\,
      CYB => i_2422_0,
      CYC => NLW_i_2422_CYC_UNCONNECTED,
      CYD => NLW_i_2422_CYD_UNCONNECTED,
      CYE => NLW_i_2422_CYE_UNCONNECTED,
      CYF => NLW_i_2422_CYF_UNCONNECTED,
      CYG => NLW_i_2422_CYG_UNCONNECTED,
      CYH => NLW_i_2422_CYH_UNCONNECTED,
      GEA => \d_count_reg[32]_i_1_n_0\,
      GEB => i_2422_1,
      GEC => NLW_i_2422_GEC_UNCONNECTED,
      GED => NLW_i_2422_GED_UNCONNECTED,
      GEE => NLW_i_2422_GEE_UNCONNECTED,
      GEF => NLW_i_2422_GEF_UNCONNECTED,
      GEG => NLW_i_2422_GEG_UNCONNECTED,
      GEH => NLW_i_2422_GEH_UNCONNECTED,
      PROPA => \d_count_reg[32]_i_1_n_3\,
      PROPB => i_2422_2,
      PROPC => NLW_i_2422_PROPC_UNCONNECTED,
      PROPD => NLW_i_2422_PROPD_UNCONNECTED,
      PROPE => NLW_i_2422_PROPE_UNCONNECTED,
      PROPF => NLW_i_2422_PROPF_UNCONNECTED,
      PROPG => NLW_i_2422_PROPG_UNCONNECTED,
      PROPH => NLW_i_2422_PROPH_UNCONNECTED
    );
\up_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_reg(0),
      O => \p_0_in__10\(0)
    );
\up_count[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_run,
      I1 => up_count_running_m3,
      O => up_count0
    );
\up_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(0),
      Q => up_count_reg(0),
      S => up_count0
    );
\up_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(10),
      Q => up_count_reg(10),
      R => up_count0
    );
\up_count_reg[10]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_count_reg[10]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(10),
      I4 => \up_count_reg[9]_i_1_n_2\,
      O51 => \p_0_in__10\(10),
      O52 => \up_count_reg[10]_i_1_n_2\,
      PROP => \up_count_reg[10]_i_1_n_3\
    );
\up_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(11),
      Q => up_count_reg(11),
      R => up_count0
    );
\up_count_reg[11]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_count_reg[11]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(11),
      I4 => \up_count_reg[15]_i_3_n_0\,
      O51 => \p_0_in__10\(11),
      O52 => \up_count_reg[11]_i_1_n_2\,
      PROP => \up_count_reg[11]_i_1_n_3\
    );
\up_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(12),
      Q => up_count_reg(12),
      R => up_count0
    );
\up_count_reg[12]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_count_reg[12]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(12),
      I4 => \up_count_reg[11]_i_1_n_2\,
      O51 => \p_0_in__10\(12),
      O52 => \up_count_reg[12]_i_1_n_2\,
      PROP => \up_count_reg[12]_i_1_n_3\
    );
\up_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(13),
      Q => up_count_reg(13),
      R => up_count0
    );
\up_count_reg[13]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_count_reg[13]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(13),
      I4 => \up_count_reg[15]_i_3_n_1\,
      O51 => \p_0_in__10\(13),
      O52 => \up_count_reg[13]_i_1_n_2\,
      PROP => \up_count_reg[13]_i_1_n_3\
    );
\up_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(14),
      Q => up_count_reg(14),
      R => up_count0
    );
\up_count_reg[14]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_count_reg[14]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(14),
      I4 => \up_count_reg[13]_i_1_n_2\,
      O51 => \p_0_in__10\(14),
      O52 => \up_count_reg[14]_i_1_n_2\,
      PROP => \up_count_reg[14]_i_1_n_3\
    );
\up_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(15),
      Q => up_count_reg(15),
      R => up_count0
    );
\up_count_reg[15]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00FF0000FFFF00"
    )
        port map (
      GE => \up_count_reg[15]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(15),
      I4 => \up_count_reg[15]_i_3_n_2\,
      O51 => \p_0_in__10\(15),
      O52 => \up_count_reg[15]_i_2_n_2\,
      PROP => \up_count_reg[15]_i_2_n_3\
    );
\up_count_reg[15]_i_3\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \up_count_reg[9]_i_2_n_3\,
      COUTB => \up_count_reg[15]_i_3_n_0\,
      COUTD => \up_count_reg[15]_i_3_n_1\,
      COUTF => \up_count_reg[15]_i_3_n_2\,
      COUTH => \up_count_reg[15]_i_3_n_3\,
      CYA => \up_count_reg[9]_i_1_n_2\,
      CYB => \up_count_reg[10]_i_1_n_2\,
      CYC => \up_count_reg[11]_i_1_n_2\,
      CYD => \up_count_reg[12]_i_1_n_2\,
      CYE => \up_count_reg[13]_i_1_n_2\,
      CYF => \up_count_reg[14]_i_1_n_2\,
      CYG => \up_count_reg[15]_i_2_n_2\,
      CYH => \up_count_reg[15]_i_4_n_2\,
      GEA => \up_count_reg[9]_i_1_n_0\,
      GEB => \up_count_reg[10]_i_1_n_0\,
      GEC => \up_count_reg[11]_i_1_n_0\,
      GED => \up_count_reg[12]_i_1_n_0\,
      GEE => \up_count_reg[13]_i_1_n_0\,
      GEF => \up_count_reg[14]_i_1_n_0\,
      GEG => \up_count_reg[15]_i_2_n_0\,
      GEH => \up_count_reg[15]_i_4_n_0\,
      PROPA => \up_count_reg[9]_i_1_n_3\,
      PROPB => \up_count_reg[10]_i_1_n_3\,
      PROPC => \up_count_reg[11]_i_1_n_3\,
      PROPD => \up_count_reg[12]_i_1_n_3\,
      PROPE => \up_count_reg[13]_i_1_n_3\,
      PROPF => \up_count_reg[14]_i_1_n_3\,
      PROPG => \up_count_reg[15]_i_2_n_3\,
      PROPH => \up_count_reg[15]_i_4_n_3\
    );
\up_count_reg[15]_i_4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"00000000FF000000"
    )
        port map (
      GE => \up_count_reg[15]_i_4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => '0',
      I4 => '0',
      O51 => \up_count_reg[15]_i_4_n_1\,
      O52 => \up_count_reg[15]_i_4_n_2\,
      PROP => \up_count_reg[15]_i_4_n_3\
    );
\up_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(1),
      Q => up_count_reg(1),
      R => up_count0
    );
\up_count_reg[1]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_count_reg[1]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(1),
      I4 => up_count_reg(0),
      O51 => \p_0_in__10\(1),
      O52 => \up_count_reg[1]_i_1_n_2\,
      PROP => \up_count_reg[1]_i_1_n_3\
    );
\up_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(2),
      Q => up_count_reg(2),
      R => up_count0
    );
\up_count_reg[2]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_count_reg[2]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(2),
      I4 => \up_count_reg[1]_i_1_n_2\,
      O51 => \p_0_in__10\(2),
      O52 => \up_count_reg[2]_i_1_n_2\,
      PROP => \up_count_reg[2]_i_1_n_3\
    );
\up_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(3),
      Q => up_count_reg(3),
      R => up_count0
    );
\up_count_reg[3]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_count_reg[3]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(3),
      I4 => \up_count_reg[9]_i_2_n_0\,
      O51 => \p_0_in__10\(3),
      O52 => \up_count_reg[3]_i_1_n_2\,
      PROP => \up_count_reg[3]_i_1_n_3\
    );
\up_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(4),
      Q => up_count_reg(4),
      R => up_count0
    );
\up_count_reg[4]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_count_reg[4]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(4),
      I4 => \up_count_reg[3]_i_1_n_2\,
      O51 => \p_0_in__10\(4),
      O52 => \up_count_reg[4]_i_1_n_2\,
      PROP => \up_count_reg[4]_i_1_n_3\
    );
\up_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(5),
      Q => up_count_reg(5),
      R => up_count0
    );
\up_count_reg[5]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_count_reg[5]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(5),
      I4 => \up_count_reg[9]_i_2_n_1\,
      O51 => \p_0_in__10\(5),
      O52 => \up_count_reg[5]_i_1_n_2\,
      PROP => \up_count_reg[5]_i_1_n_3\
    );
\up_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(6),
      Q => up_count_reg(6),
      R => up_count0
    );
\up_count_reg[6]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_count_reg[6]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(6),
      I4 => \up_count_reg[5]_i_1_n_2\,
      O51 => \p_0_in__10\(6),
      O52 => \up_count_reg[6]_i_1_n_2\,
      PROP => \up_count_reg[6]_i_1_n_3\
    );
\up_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(7),
      Q => up_count_reg(7),
      R => up_count0
    );
\up_count_reg[7]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_count_reg[7]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(7),
      I4 => \up_count_reg[9]_i_2_n_2\,
      O51 => \p_0_in__10\(7),
      O52 => \up_count_reg[7]_i_1_n_2\,
      PROP => \up_count_reg[7]_i_1_n_3\
    );
\up_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(8),
      Q => up_count_reg(8),
      R => up_count0
    );
\up_count_reg[8]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_count_reg[8]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(8),
      I4 => \up_count_reg[7]_i_1_n_2\,
      O51 => \p_0_in__10\(8),
      O52 => \up_count_reg[8]_i_1_n_2\,
      PROP => \up_count_reg[8]_i_1_n_3\
    );
\up_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__10\(9),
      Q => up_count_reg(9),
      R => up_count0
    );
\up_count_reg[9]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \up_count_reg[9]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => up_count_reg(9),
      I4 => \up_count_reg[9]_i_2_n_3\,
      O51 => \p_0_in__10\(9),
      O52 => \up_count_reg[9]_i_1_n_2\,
      PROP => \up_count_reg[9]_i_1_n_3\
    );
\up_count_reg[9]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => up_count_reg(0),
      COUTB => \up_count_reg[9]_i_2_n_0\,
      COUTD => \up_count_reg[9]_i_2_n_1\,
      COUTF => \up_count_reg[9]_i_2_n_2\,
      COUTH => \up_count_reg[9]_i_2_n_3\,
      CYA => \up_count_reg[1]_i_1_n_2\,
      CYB => \up_count_reg[2]_i_1_n_2\,
      CYC => \up_count_reg[3]_i_1_n_2\,
      CYD => \up_count_reg[4]_i_1_n_2\,
      CYE => \up_count_reg[5]_i_1_n_2\,
      CYF => \up_count_reg[6]_i_1_n_2\,
      CYG => \up_count_reg[7]_i_1_n_2\,
      CYH => \up_count_reg[8]_i_1_n_2\,
      GEA => \up_count_reg[1]_i_1_n_0\,
      GEB => \up_count_reg[2]_i_1_n_0\,
      GEC => \up_count_reg[3]_i_1_n_0\,
      GED => \up_count_reg[4]_i_1_n_0\,
      GEE => \up_count_reg[5]_i_1_n_0\,
      GEF => \up_count_reg[6]_i_1_n_0\,
      GEG => \up_count_reg[7]_i_1_n_0\,
      GEH => \up_count_reg[8]_i_1_n_0\,
      PROPA => \up_count_reg[1]_i_1_n_3\,
      PROPB => \up_count_reg[2]_i_1_n_3\,
      PROPC => \up_count_reg[3]_i_1_n_3\,
      PROPD => \up_count_reg[4]_i_1_n_3\,
      PROPE => \up_count_reg[5]_i_1_n_3\,
      PROPF => \up_count_reg[6]_i_1_n_3\,
      PROPG => \up_count_reg[7]_i_1_n_3\,
      PROPH => \up_count_reg[8]_i_1_n_3\
    );
up_count_run_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF0000FFFF"
    )
        port map (
      I0 => \up_d_count[31]_i_6_n_0\,
      I1 => \up_d_count[31]_i_5_n_0\,
      I2 => \up_d_count[31]_i_4_n_0\,
      I3 => \up_d_count[31]_i_3_n_0\,
      I4 => up_count_running_m3,
      I5 => up_count_run,
      O => up_count_run_i_1_n_0
    );
up_count_run_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_run_i_1_n_0,
      Q => up_count_run,
      R => SR(0)
    );
up_count_running_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_count_run_m3,
      Q => up_count_running_m1,
      R => SR(0)
    );
up_count_running_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_running_m1,
      Q => up_count_running_m2,
      R => SR(0)
    );
up_count_running_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_running_m2,
      Q => up_count_running_m3,
      R => SR(0)
    );
\up_d_count[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \up_d_count[31]_i_3_n_0\,
      I1 => \up_d_count[31]_i_4_n_0\,
      I2 => \up_d_count[31]_i_5_n_0\,
      I3 => \up_d_count[31]_i_6_n_0\,
      I4 => \up_d_count[31]_i_7_n_0\,
      I5 => s_axi_aresetn,
      O => \up_d_count[31]_i_1_n_0\
    );
\up_d_count[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => up_count_running_m3,
      I1 => up_count_running_m2,
      O => up_count_capture_s
    );
\up_d_count[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(7),
      I1 => up_count_reg(6),
      I2 => up_count_reg(5),
      I3 => up_count_reg(4),
      O => \up_d_count[31]_i_3_n_0\
    );
\up_d_count[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(1),
      I1 => up_count_reg(0),
      I2 => up_count_reg(3),
      I3 => up_count_reg(2),
      O => \up_d_count[31]_i_4_n_0\
    );
\up_d_count[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(11),
      I1 => up_count_reg(10),
      I2 => up_count_reg(9),
      I3 => up_count_reg(8),
      O => \up_d_count[31]_i_5_n_0\
    );
\up_d_count[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(15),
      I1 => up_count_reg(14),
      I2 => up_count_reg(13),
      I3 => up_count_reg(12),
      O => \up_d_count[31]_i_6_n_0\
    );
\up_d_count[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => up_count_run,
      I1 => up_count_running_m2,
      I2 => up_count_running_m3,
      O => \up_d_count[31]_i_7_n_0\
    );
\up_d_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[0]\,
      Q => \up_d_count_reg[31]_0\(0),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[10]\,
      Q => \up_d_count_reg[31]_0\(10),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[11]\,
      Q => \up_d_count_reg[31]_0\(11),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[12]\,
      Q => \up_d_count_reg[31]_0\(12),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[13]\,
      Q => \up_d_count_reg[31]_0\(13),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[14]\,
      Q => \up_d_count_reg[31]_0\(14),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[15]\,
      Q => \up_d_count_reg[31]_0\(15),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[16]\,
      Q => \up_d_count_reg[31]_0\(16),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[17]\,
      Q => \up_d_count_reg[31]_0\(17),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[18]\,
      Q => \up_d_count_reg[31]_0\(18),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[19]\,
      Q => \up_d_count_reg[31]_0\(19),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[1]\,
      Q => \up_d_count_reg[31]_0\(1),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[20]\,
      Q => \up_d_count_reg[31]_0\(20),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[21]\,
      Q => \up_d_count_reg[31]_0\(21),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[22]\,
      Q => \up_d_count_reg[31]_0\(22),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[23]\,
      Q => \up_d_count_reg[31]_0\(23),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[24]\,
      Q => \up_d_count_reg[31]_0\(24),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[25]\,
      Q => \up_d_count_reg[31]_0\(25),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[26]\,
      Q => \up_d_count_reg[31]_0\(26),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[27]\,
      Q => \up_d_count_reg[31]_0\(27),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[28]\,
      Q => \up_d_count_reg[31]_0\(28),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[29]\,
      Q => \up_d_count_reg[31]_0\(29),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[2]\,
      Q => \up_d_count_reg[31]_0\(2),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[30]\,
      Q => \up_d_count_reg[31]_0\(30),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[31]\,
      Q => \up_d_count_reg[31]_0\(31),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[3]\,
      Q => \up_d_count_reg[31]_0\(3),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[4]\,
      Q => \up_d_count_reg[31]_0\(4),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[5]\,
      Q => \up_d_count_reg[31]_0\(5),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[6]\,
      Q => \up_d_count_reg[31]_0\(6),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[7]\,
      Q => \up_d_count_reg[31]_0\(7),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[8]\,
      Q => \up_d_count_reg[31]_0\(8),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[9]\,
      Q => \up_d_count_reg[31]_0\(9),
      R => \up_d_count[31]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_tpl_common is
  port (
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_profile_sel_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_wreq_s : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    \up_profile_sel_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_tpl_common;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_tpl_common is
begin
\up_profile_sel_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in,
      D => \up_profile_sel_reg[0]_1\,
      Q => \up_profile_sel_reg[0]_0\
    );
up_rack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in,
      D => up_rreq_s,
      Q => up_rack_s(0)
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in,
      D => D(0),
      Q => Q(0)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in,
      D => D(1),
      Q => Q(1)
    );
\up_rdata_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in,
      D => D(2),
      Q => Q(2)
    );
up_wack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in,
      D => up_wreq_s,
      Q => up_wack_s(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl is
  port (
    \rx_data_reg[119]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[75]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_xfer_toggle_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl is
  signal d_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal dfmt_enable_s : STD_LOGIC_VECTOR ( 7 to 7 );
  signal dfmt_type_s : STD_LOGIC_VECTOR ( 7 to 7 );
  signal pn_seq_sel_s : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal \up_xfer_data[77]_i_1_n_0\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[9]\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal \up_xfer_toggle_i_1__6_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\d_data_cntrl_int[75]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[10]\,
      Q => pn_seq_sel_s(31)
    );
\d_data_cntrl_int_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[75]\,
      Q => \d_data_cntrl_int_reg[75]_0\(2)
    );
\d_data_cntrl_int_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[76]\,
      Q => dfmt_enable_s(7)
    );
\d_data_cntrl_int_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[77]\,
      Q => dfmt_type_s(7)
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[7]\,
      Q => \d_data_cntrl_int_reg[75]_0\(0)
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[8]\,
      Q => pn_seq_sel_s(29)
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[9]\,
      Q => \d_data_cntrl_int_reg[75]_0\(1)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1_reg_n_0
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1_reg_n_0,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle_reg_n_0
    );
\data_int[15]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[15]\(0),
      I1 => dfmt_enable_s(7),
      I2 => dfmt_type_s(7),
      O => \rx_data_reg[119]\(0)
    );
\pn_data_pn[22]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pn_seq_sel_s(29),
      I1 => pn_seq_sel_s(31),
      O => \d_data_cntrl_int_reg[8]_0\(0)
    );
\up_xfer_data[77]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_xfer_toggle_reg_0,
      I1 => up_xfer_toggle,
      I2 => up_xfer_state,
      O => \up_xfer_data[77]_i_1_n_0\
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1_n_0\,
      D => D(3),
      Q => \up_xfer_data_reg_n_0_[10]\,
      R => p_0_in
    );
\up_xfer_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1_n_0\,
      D => D(4),
      Q => \up_xfer_data_reg_n_0_[75]\,
      R => p_0_in
    );
\up_xfer_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1_n_0\,
      D => D(5),
      Q => \up_xfer_data_reg_n_0_[76]\,
      R => p_0_in
    );
\up_xfer_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1_n_0\,
      D => D(6),
      Q => \up_xfer_data_reg_n_0_[77]\,
      R => p_0_in
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1_n_0\,
      D => D(0),
      Q => \up_xfer_data_reg_n_0_[7]\,
      R => p_0_in
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1_n_0\,
      D => D(1),
      Q => \up_xfer_data_reg_n_0_[8]\,
      R => p_0_in
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1_n_0\,
      D => D(2),
      Q => \up_xfer_data_reg_n_0_[9]\,
      R => p_0_in
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle_reg_n_0,
      Q => up_xfer_state_m1_reg_n_0,
      R => p_0_in
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1_reg_n_0,
      Q => up_xfer_state_m2_reg_n_0,
      R => p_0_in
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2_reg_n_0,
      Q => up_xfer_state,
      R => p_0_in
    );
\up_xfer_toggle_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => \up_xfer_toggle_i_1__6_n_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1_n_0\,
      D => \up_xfer_toggle_i_1__6_n_0\,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized0\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_cntrl_xfer_done_s : out STD_LOGIC;
    \d_data_cntrl_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[103]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized0\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized0\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d_data_cntrl_int_reg[103]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_data : STD_LOGIC_VECTOR ( 103 downto 0 );
  signal up_xfer_done_int_i_1_n_0 : STD_LOGIC;
  signal up_xfer_done_int_i_2_n_0 : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_i_1_n_0 : STD_LOGIC;
  signal up_xfer_toggle_i_2_n_0 : STD_LOGIC;
  signal \up_xfer_toggle_i_3__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of up_xfer_done_int_i_1 : label is "soft_lutpair265";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \up_xfer_toggle_i_3__0\ : label is "soft_lutpair265";
begin
  SR(0) <= \^sr\(0);
  \d_data_cntrl_int_reg[103]_0\(3 downto 0) <= \^d_data_cntrl_int_reg[103]_0\(3 downto 0);
\d_data_cntrl_int[101]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int[75]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[103]_0\(0),
      O => \d_data_cntrl_int_reg[0]_0\(0)
    );
\d_data_cntrl_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(0),
      Q => \^d_data_cntrl_int_reg[103]_0\(0)
    );
\d_data_cntrl_int_reg[101]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(101),
      Q => \^d_data_cntrl_int_reg[103]_0\(1)
    );
\d_data_cntrl_int_reg[102]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(102),
      Q => \^d_data_cntrl_int_reg[103]_0\(2)
    );
\d_data_cntrl_int_reg[103]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(103),
      Q => \^d_data_cntrl_int_reg[103]_0\(3)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle
    );
up_axi_awready_int_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^sr\(0)
    );
\up_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      O => \p_0_in__9\(0)
    );
\up_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_count_reg(1),
      O => \p_0_in__9\(1)
    );
\up_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => up_xfer_count_reg(0),
      I1 => up_xfer_count_reg(1),
      I2 => up_xfer_count_reg(2),
      O => \p_0_in__9\(2)
    );
\up_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => up_xfer_count_reg(1),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(2),
      I3 => up_xfer_count_reg(3),
      O => \p_0_in__9\(3)
    );
\up_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => up_xfer_count_reg(2),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(3),
      I4 => up_xfer_count_reg(4),
      O => \p_0_in__9\(4)
    );
\up_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => up_xfer_count_reg(3),
      I1 => up_xfer_count_reg(1),
      I2 => up_xfer_count_reg(0),
      I3 => up_xfer_count_reg(2),
      I4 => up_xfer_count_reg(4),
      I5 => up_xfer_count_reg(5),
      O => \p_0_in__9\(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__9\(0),
      Q => up_xfer_count_reg(0),
      R => \^sr\(0)
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__9\(1),
      Q => up_xfer_count_reg(1),
      R => \^sr\(0)
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__9\(2),
      Q => up_xfer_count_reg(2),
      R => \^sr\(0)
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__9\(3),
      Q => up_xfer_count_reg(3),
      R => \^sr\(0)
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__9\(4),
      Q => up_xfer_count_reg(4),
      R => \^sr\(0)
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__9\(5),
      Q => up_xfer_count_reg(5),
      R => \^sr\(0)
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => D(0),
      Q => up_xfer_data(0),
      R => \^sr\(0)
    );
\up_xfer_data_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => D(1),
      Q => up_xfer_data(101),
      R => \^sr\(0)
    );
\up_xfer_data_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => D(2),
      Q => up_xfer_data(102),
      R => \^sr\(0)
    );
\up_xfer_data_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => D(3),
      Q => up_xfer_data(103),
      R => \^sr\(0)
    );
up_xfer_done_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => up_xfer_done_int_i_2_n_0,
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(1),
      I3 => up_xfer_count_reg(2),
      O => up_xfer_done_int_i_1_n_0
    );
up_xfer_done_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000010"
    )
        port map (
      I0 => up_xfer_count_reg(3),
      I1 => up_xfer_count_reg(4),
      I2 => s_axi_aresetn,
      I3 => up_xfer_count_reg(5),
      I4 => up_xfer_state,
      I5 => up_xfer_toggle,
      O => up_xfer_done_int_i_2_n_0
    );
up_xfer_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_done_int_i_1_n_0,
      Q => up_cntrl_xfer_done_s,
      R => '0'
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => \^sr\(0)
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => \^sr\(0)
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state,
      R => \^sr\(0)
    );
up_xfer_toggle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00090000"
    )
        port map (
      I0 => up_xfer_toggle,
      I1 => up_xfer_state,
      I2 => up_xfer_count_reg(4),
      I3 => up_xfer_count_reg(5),
      I4 => \up_xfer_toggle_i_3__0_n_0\,
      O => up_xfer_toggle_i_1_n_0
    );
up_xfer_toggle_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => up_xfer_toggle_i_2_n_0
    );
\up_xfer_toggle_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => up_xfer_count_reg(1),
      I1 => up_xfer_count_reg(0),
      I2 => up_xfer_count_reg(3),
      I3 => up_xfer_count_reg(2),
      O => \up_xfer_toggle_i_3__0_n_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_i_1_n_0,
      D => up_xfer_toggle_i_2_n_0,
      Q => up_xfer_toggle,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__1\ is
  port (
    \rx_data_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_xfer_count_reg[2]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[75]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__1\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__1\ is
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal dfmt_enable_s : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dfmt_type_s : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__11\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal pn_seq_sel_s : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^up_xfer_count_reg[2]_0\ : STD_LOGIC;
  signal up_xfer_data : STD_LOGIC_VECTOR ( 77 downto 7 );
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal \up_xfer_toggle_i_1__7_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1__0\ : label is "soft_lutpair229";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
  \up_xfer_count_reg[2]_0\ <= \^up_xfer_count_reg[2]_0\;
\d_data_cntrl_int[75]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(10),
      Q => pn_seq_sel_s(3)
    );
\d_data_cntrl_int_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(75),
      Q => \d_data_cntrl_int_reg[75]_0\(2)
    );
\d_data_cntrl_int_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(76),
      Q => dfmt_enable_s(0)
    );
\d_data_cntrl_int_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(77),
      Q => dfmt_type_s(0)
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(7),
      Q => \d_data_cntrl_int_reg[75]_0\(0)
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(8),
      Q => pn_seq_sel_s(1)
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => up_xfer_data(9),
      Q => \d_data_cntrl_int_reg[75]_0\(1)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle
    );
\data_int[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[15]\(0),
      I1 => dfmt_enable_s(0),
      I2 => dfmt_type_s(0),
      O => \rx_data_reg[7]\(0)
    );
\pn_data_pn[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pn_seq_sel_s(1),
      I1 => pn_seq_sel_s(3),
      O => E(0)
    );
\up_xfer_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(0),
      O => \p_0_in__11\(0)
    );
\up_xfer_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(0),
      I1 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(1),
      O => \p_0_in__11\(1)
    );
\up_xfer_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(0),
      I1 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(1),
      I2 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(2),
      O => \p_0_in__11\(2)
    );
\up_xfer_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(1),
      I1 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(0),
      I2 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(2),
      I3 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(3),
      O => \p_0_in__11\(3)
    );
\up_xfer_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(2),
      I1 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(0),
      I2 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(1),
      I3 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(3),
      I4 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(4),
      O => \p_0_in__11\(4)
    );
\up_xfer_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(3),
      I1 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(1),
      I2 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(0),
      I3 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(2),
      I4 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(4),
      I5 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(5),
      O => \p_0_in__11\(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__11\(0),
      Q => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(0),
      R => p_0_in
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__11\(1),
      Q => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(1),
      R => p_0_in
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__11\(2),
      Q => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(2),
      R => p_0_in
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__11\(3),
      Q => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(3),
      R => p_0_in
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__11\(4),
      Q => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(4),
      R => p_0_in
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__11\(5),
      Q => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(5),
      R => p_0_in
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__7_n_0\,
      D => D(3),
      Q => up_xfer_data(10),
      R => p_0_in
    );
\up_xfer_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__7_n_0\,
      D => D(4),
      Q => up_xfer_data(75),
      R => p_0_in
    );
\up_xfer_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__7_n_0\,
      D => D(5),
      Q => up_xfer_data(76),
      R => p_0_in
    );
\up_xfer_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__7_n_0\,
      D => D(6),
      Q => up_xfer_data(77),
      R => p_0_in
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__7_n_0\,
      D => D(0),
      Q => up_xfer_data(7),
      R => p_0_in
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__7_n_0\,
      D => D(1),
      Q => up_xfer_data(8),
      R => p_0_in
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__7_n_0\,
      D => D(2),
      Q => up_xfer_data(9),
      R => p_0_in
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => p_0_in
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => p_0_in
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state,
      R => p_0_in
    );
\up_xfer_toggle_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_xfer_count_reg[2]_0\,
      I1 => up_xfer_toggle,
      I2 => up_xfer_state,
      O => \up_xfer_toggle_i_1__7_n_0\
    );
\up_xfer_toggle_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => p_2_in
    );
up_xfer_toggle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(2),
      I1 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(3),
      I2 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(0),
      I3 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(1),
      I4 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(5),
      I5 => \g_channel[7].i_up_adc_channel/i_xfer_cntrl/up_xfer_count_reg\(4),
      O => \^up_xfer_count_reg[2]_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__7_n_0\,
      D => p_2_in,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__2\ is
  port (
    \rx_data_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[75]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_xfer_toggle_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__2\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__2\ is
  signal d_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal dfmt_enable_s : STD_LOGIC_VECTOR ( 1 to 1 );
  signal dfmt_type_s : STD_LOGIC_VECTOR ( 1 to 1 );
  signal pn_seq_sel_s : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \up_xfer_data[77]_i_1__5_n_0\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[9]\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal \up_xfer_toggle_i_1__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\d_data_cntrl_int[75]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[10]\,
      Q => pn_seq_sel_s(7)
    );
\d_data_cntrl_int_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[75]\,
      Q => \d_data_cntrl_int_reg[75]_0\(2)
    );
\d_data_cntrl_int_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[76]\,
      Q => dfmt_enable_s(1)
    );
\d_data_cntrl_int_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[77]\,
      Q => dfmt_type_s(1)
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[7]\,
      Q => \d_data_cntrl_int_reg[75]_0\(0)
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[8]\,
      Q => pn_seq_sel_s(5)
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[9]\,
      Q => \d_data_cntrl_int_reg[75]_0\(1)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1_reg_n_0
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1_reg_n_0,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle_reg_n_0
    );
\data_int[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[15]\(0),
      I1 => dfmt_enable_s(1),
      I2 => dfmt_type_s(1),
      O => \rx_data_reg[23]\(0)
    );
\pn_data_pn[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pn_seq_sel_s(5),
      I1 => pn_seq_sel_s(7),
      O => \d_data_cntrl_int_reg[8]_0\(0)
    );
\up_xfer_data[77]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_xfer_toggle_reg_0,
      I1 => up_xfer_toggle,
      I2 => up_xfer_state,
      O => \up_xfer_data[77]_i_1__5_n_0\
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__5_n_0\,
      D => D(3),
      Q => \up_xfer_data_reg_n_0_[10]\,
      R => p_0_in
    );
\up_xfer_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__5_n_0\,
      D => D(4),
      Q => \up_xfer_data_reg_n_0_[75]\,
      R => p_0_in
    );
\up_xfer_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__5_n_0\,
      D => D(5),
      Q => \up_xfer_data_reg_n_0_[76]\,
      R => p_0_in
    );
\up_xfer_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__5_n_0\,
      D => D(6),
      Q => \up_xfer_data_reg_n_0_[77]\,
      R => p_0_in
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__5_n_0\,
      D => D(0),
      Q => \up_xfer_data_reg_n_0_[7]\,
      R => p_0_in
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__5_n_0\,
      D => D(1),
      Q => \up_xfer_data_reg_n_0_[8]\,
      R => p_0_in
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__5_n_0\,
      D => D(2),
      Q => \up_xfer_data_reg_n_0_[9]\,
      R => p_0_in
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle_reg_n_0,
      Q => up_xfer_state_m1_reg_n_0,
      R => p_0_in
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1_reg_n_0,
      Q => up_xfer_state_m2_reg_n_0,
      R => p_0_in
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2_reg_n_0,
      Q => up_xfer_state,
      R => p_0_in
    );
\up_xfer_toggle_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => \up_xfer_toggle_i_1__0_n_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__5_n_0\,
      D => \up_xfer_toggle_i_1__0_n_0\,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__3\ is
  port (
    \rx_data_reg[39]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[75]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_xfer_toggle_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__3\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__3\ is
  signal d_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal dfmt_enable_s : STD_LOGIC_VECTOR ( 2 to 2 );
  signal dfmt_type_s : STD_LOGIC_VECTOR ( 2 to 2 );
  signal pn_seq_sel_s : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal \up_xfer_data[77]_i_1__4_n_0\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[9]\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal \up_xfer_toggle_i_1__1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\d_data_cntrl_int[75]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[10]\,
      Q => pn_seq_sel_s(11)
    );
\d_data_cntrl_int_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[75]\,
      Q => \d_data_cntrl_int_reg[75]_0\(2)
    );
\d_data_cntrl_int_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[76]\,
      Q => dfmt_enable_s(2)
    );
\d_data_cntrl_int_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[77]\,
      Q => dfmt_type_s(2)
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[7]\,
      Q => \d_data_cntrl_int_reg[75]_0\(0)
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[8]\,
      Q => pn_seq_sel_s(9)
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[9]\,
      Q => \d_data_cntrl_int_reg[75]_0\(1)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1_reg_n_0
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1_reg_n_0,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle_reg_n_0
    );
\data_int[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[15]\(0),
      I1 => dfmt_enable_s(2),
      I2 => dfmt_type_s(2),
      O => \rx_data_reg[39]\(0)
    );
\pn_data_pn[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pn_seq_sel_s(9),
      I1 => pn_seq_sel_s(11),
      O => \d_data_cntrl_int_reg[8]_0\(0)
    );
\up_xfer_data[77]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_xfer_toggle_reg_0,
      I1 => up_xfer_toggle,
      I2 => up_xfer_state,
      O => \up_xfer_data[77]_i_1__4_n_0\
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__4_n_0\,
      D => D(3),
      Q => \up_xfer_data_reg_n_0_[10]\,
      R => p_0_in
    );
\up_xfer_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__4_n_0\,
      D => D(4),
      Q => \up_xfer_data_reg_n_0_[75]\,
      R => p_0_in
    );
\up_xfer_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__4_n_0\,
      D => D(5),
      Q => \up_xfer_data_reg_n_0_[76]\,
      R => p_0_in
    );
\up_xfer_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__4_n_0\,
      D => D(6),
      Q => \up_xfer_data_reg_n_0_[77]\,
      R => p_0_in
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__4_n_0\,
      D => D(0),
      Q => \up_xfer_data_reg_n_0_[7]\,
      R => p_0_in
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__4_n_0\,
      D => D(1),
      Q => \up_xfer_data_reg_n_0_[8]\,
      R => p_0_in
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__4_n_0\,
      D => D(2),
      Q => \up_xfer_data_reg_n_0_[9]\,
      R => p_0_in
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle_reg_n_0,
      Q => up_xfer_state_m1_reg_n_0,
      R => p_0_in
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1_reg_n_0,
      Q => up_xfer_state_m2_reg_n_0,
      R => p_0_in
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2_reg_n_0,
      Q => up_xfer_state,
      R => p_0_in
    );
\up_xfer_toggle_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => \up_xfer_toggle_i_1__1_n_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__4_n_0\,
      D => \up_xfer_toggle_i_1__1_n_0\,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__4\ is
  port (
    \rx_data_reg[55]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[75]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_xfer_toggle_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__4\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__4\ is
  signal d_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal dfmt_enable_s : STD_LOGIC_VECTOR ( 3 to 3 );
  signal dfmt_type_s : STD_LOGIC_VECTOR ( 3 to 3 );
  signal pn_seq_sel_s : STD_LOGIC_VECTOR ( 15 downto 13 );
  signal \up_xfer_data[77]_i_1__3_n_0\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[9]\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal \up_xfer_toggle_i_1__2_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\d_data_cntrl_int[75]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[10]\,
      Q => pn_seq_sel_s(15)
    );
\d_data_cntrl_int_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[75]\,
      Q => \d_data_cntrl_int_reg[75]_0\(2)
    );
\d_data_cntrl_int_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[76]\,
      Q => dfmt_enable_s(3)
    );
\d_data_cntrl_int_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[77]\,
      Q => dfmt_type_s(3)
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[7]\,
      Q => \d_data_cntrl_int_reg[75]_0\(0)
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[8]\,
      Q => pn_seq_sel_s(13)
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[9]\,
      Q => \d_data_cntrl_int_reg[75]_0\(1)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1_reg_n_0
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1_reg_n_0,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle_reg_n_0
    );
\data_int[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[15]\(0),
      I1 => dfmt_enable_s(3),
      I2 => dfmt_type_s(3),
      O => \rx_data_reg[55]\(0)
    );
\pn_data_pn[22]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pn_seq_sel_s(13),
      I1 => pn_seq_sel_s(15),
      O => \d_data_cntrl_int_reg[8]_0\(0)
    );
\up_xfer_data[77]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_xfer_toggle_reg_0,
      I1 => up_xfer_toggle,
      I2 => up_xfer_state,
      O => \up_xfer_data[77]_i_1__3_n_0\
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__3_n_0\,
      D => D(3),
      Q => \up_xfer_data_reg_n_0_[10]\,
      R => p_0_in
    );
\up_xfer_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__3_n_0\,
      D => D(4),
      Q => \up_xfer_data_reg_n_0_[75]\,
      R => p_0_in
    );
\up_xfer_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__3_n_0\,
      D => D(5),
      Q => \up_xfer_data_reg_n_0_[76]\,
      R => p_0_in
    );
\up_xfer_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__3_n_0\,
      D => D(6),
      Q => \up_xfer_data_reg_n_0_[77]\,
      R => p_0_in
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__3_n_0\,
      D => D(0),
      Q => \up_xfer_data_reg_n_0_[7]\,
      R => p_0_in
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__3_n_0\,
      D => D(1),
      Q => \up_xfer_data_reg_n_0_[8]\,
      R => p_0_in
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__3_n_0\,
      D => D(2),
      Q => \up_xfer_data_reg_n_0_[9]\,
      R => p_0_in
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle_reg_n_0,
      Q => up_xfer_state_m1_reg_n_0,
      R => p_0_in
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1_reg_n_0,
      Q => up_xfer_state_m2_reg_n_0,
      R => p_0_in
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2_reg_n_0,
      Q => up_xfer_state,
      R => p_0_in
    );
\up_xfer_toggle_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => \up_xfer_toggle_i_1__2_n_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__3_n_0\,
      D => \up_xfer_toggle_i_1__2_n_0\,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__5\ is
  port (
    \rx_data_reg[71]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[75]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_xfer_toggle_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__5\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__5\ is
  signal d_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal dfmt_enable_s : STD_LOGIC_VECTOR ( 4 to 4 );
  signal dfmt_type_s : STD_LOGIC_VECTOR ( 4 to 4 );
  signal pn_seq_sel_s : STD_LOGIC_VECTOR ( 19 downto 17 );
  signal \up_xfer_data[77]_i_1__2_n_0\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[9]\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal \up_xfer_toggle_i_1__3_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\d_data_cntrl_int[75]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[10]\,
      Q => pn_seq_sel_s(19)
    );
\d_data_cntrl_int_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[75]\,
      Q => \d_data_cntrl_int_reg[75]_0\(2)
    );
\d_data_cntrl_int_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[76]\,
      Q => dfmt_enable_s(4)
    );
\d_data_cntrl_int_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[77]\,
      Q => dfmt_type_s(4)
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[7]\,
      Q => \d_data_cntrl_int_reg[75]_0\(0)
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[8]\,
      Q => pn_seq_sel_s(17)
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[9]\,
      Q => \d_data_cntrl_int_reg[75]_0\(1)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1_reg_n_0
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1_reg_n_0,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle_reg_n_0
    );
\data_int[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[15]\(0),
      I1 => dfmt_enable_s(4),
      I2 => dfmt_type_s(4),
      O => \rx_data_reg[71]\(0)
    );
\pn_data_pn[22]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pn_seq_sel_s(17),
      I1 => pn_seq_sel_s(19),
      O => \d_data_cntrl_int_reg[8]_0\(0)
    );
\up_xfer_data[77]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_xfer_toggle_reg_0,
      I1 => up_xfer_toggle,
      I2 => up_xfer_state,
      O => \up_xfer_data[77]_i_1__2_n_0\
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__2_n_0\,
      D => D(3),
      Q => \up_xfer_data_reg_n_0_[10]\,
      R => p_0_in
    );
\up_xfer_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__2_n_0\,
      D => D(4),
      Q => \up_xfer_data_reg_n_0_[75]\,
      R => p_0_in
    );
\up_xfer_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__2_n_0\,
      D => D(5),
      Q => \up_xfer_data_reg_n_0_[76]\,
      R => p_0_in
    );
\up_xfer_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__2_n_0\,
      D => D(6),
      Q => \up_xfer_data_reg_n_0_[77]\,
      R => p_0_in
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__2_n_0\,
      D => D(0),
      Q => \up_xfer_data_reg_n_0_[7]\,
      R => p_0_in
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__2_n_0\,
      D => D(1),
      Q => \up_xfer_data_reg_n_0_[8]\,
      R => p_0_in
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__2_n_0\,
      D => D(2),
      Q => \up_xfer_data_reg_n_0_[9]\,
      R => p_0_in
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle_reg_n_0,
      Q => up_xfer_state_m1_reg_n_0,
      R => p_0_in
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1_reg_n_0,
      Q => up_xfer_state_m2_reg_n_0,
      R => p_0_in
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2_reg_n_0,
      Q => up_xfer_state,
      R => p_0_in
    );
\up_xfer_toggle_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => \up_xfer_toggle_i_1__3_n_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__2_n_0\,
      D => \up_xfer_toggle_i_1__3_n_0\,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__6\ is
  port (
    \rx_data_reg[87]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[75]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_xfer_toggle_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__6\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__6\ is
  signal d_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal dfmt_enable_s : STD_LOGIC_VECTOR ( 5 to 5 );
  signal dfmt_type_s : STD_LOGIC_VECTOR ( 5 to 5 );
  signal pn_seq_sel_s : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal \up_xfer_data[77]_i_1__1_n_0\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[9]\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal \up_xfer_toggle_i_1__4_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\d_data_cntrl_int[75]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[10]\,
      Q => pn_seq_sel_s(23)
    );
\d_data_cntrl_int_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[75]\,
      Q => \d_data_cntrl_int_reg[75]_0\(2)
    );
\d_data_cntrl_int_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[76]\,
      Q => dfmt_enable_s(5)
    );
\d_data_cntrl_int_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[77]\,
      Q => dfmt_type_s(5)
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[7]\,
      Q => \d_data_cntrl_int_reg[75]_0\(0)
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[8]\,
      Q => pn_seq_sel_s(21)
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[9]\,
      Q => \d_data_cntrl_int_reg[75]_0\(1)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1_reg_n_0
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1_reg_n_0,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle_reg_n_0
    );
\data_int[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[15]\(0),
      I1 => dfmt_enable_s(5),
      I2 => dfmt_type_s(5),
      O => \rx_data_reg[87]\(0)
    );
\pn_data_pn[22]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pn_seq_sel_s(21),
      I1 => pn_seq_sel_s(23),
      O => \d_data_cntrl_int_reg[8]_0\(0)
    );
\up_xfer_data[77]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_xfer_toggle_reg_0,
      I1 => up_xfer_toggle,
      I2 => up_xfer_state,
      O => \up_xfer_data[77]_i_1__1_n_0\
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__1_n_0\,
      D => D(3),
      Q => \up_xfer_data_reg_n_0_[10]\,
      R => p_0_in
    );
\up_xfer_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__1_n_0\,
      D => D(4),
      Q => \up_xfer_data_reg_n_0_[75]\,
      R => p_0_in
    );
\up_xfer_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__1_n_0\,
      D => D(5),
      Q => \up_xfer_data_reg_n_0_[76]\,
      R => p_0_in
    );
\up_xfer_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__1_n_0\,
      D => D(6),
      Q => \up_xfer_data_reg_n_0_[77]\,
      R => p_0_in
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__1_n_0\,
      D => D(0),
      Q => \up_xfer_data_reg_n_0_[7]\,
      R => p_0_in
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__1_n_0\,
      D => D(1),
      Q => \up_xfer_data_reg_n_0_[8]\,
      R => p_0_in
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__1_n_0\,
      D => D(2),
      Q => \up_xfer_data_reg_n_0_[9]\,
      R => p_0_in
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle_reg_n_0,
      Q => up_xfer_state_m1_reg_n_0,
      R => p_0_in
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1_reg_n_0,
      Q => up_xfer_state_m2_reg_n_0,
      R => p_0_in
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2_reg_n_0,
      Q => up_xfer_state,
      R => p_0_in
    );
\up_xfer_toggle_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => \up_xfer_toggle_i_1__4_n_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__1_n_0\,
      D => \up_xfer_toggle_i_1__4_n_0\,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__7\ is
  port (
    \rx_data_reg[103]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[75]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_xfer_toggle_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__7\ : entity is "up_xfer_cntrl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__7\ is
  signal d_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal dfmt_enable_s : STD_LOGIC_VECTOR ( 6 to 6 );
  signal dfmt_type_s : STD_LOGIC_VECTOR ( 6 to 6 );
  signal pn_seq_sel_s : STD_LOGIC_VECTOR ( 27 downto 25 );
  signal \up_xfer_data[77]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[9]\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal \up_xfer_toggle_i_1__5_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\d_data_cntrl_int[75]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[10]\,
      Q => pn_seq_sel_s(27)
    );
\d_data_cntrl_int_reg[75]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[75]\,
      Q => \d_data_cntrl_int_reg[75]_0\(2)
    );
\d_data_cntrl_int_reg[76]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[76]\,
      Q => dfmt_enable_s(6)
    );
\d_data_cntrl_int_reg[77]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[77]\,
      Q => dfmt_type_s(6)
    );
\d_data_cntrl_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[7]\,
      Q => \d_data_cntrl_int_reg[75]_0\(0)
    );
\d_data_cntrl_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[8]\,
      Q => pn_seq_sel_s(25)
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[9]\,
      Q => \d_data_cntrl_int_reg[75]_0\(1)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1_reg_n_0
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1_reg_n_0,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle_reg_n_0
    );
\data_int[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \data_int_reg[15]\(0),
      I1 => dfmt_enable_s(6),
      I2 => dfmt_type_s(6),
      O => \rx_data_reg[103]\(0)
    );
\pn_data_pn[22]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pn_seq_sel_s(25),
      I1 => pn_seq_sel_s(27),
      O => \d_data_cntrl_int_reg[8]_0\(0)
    );
\up_xfer_data[77]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_xfer_toggle_reg_0,
      I1 => up_xfer_toggle,
      I2 => up_xfer_state,
      O => \up_xfer_data[77]_i_1__0_n_0\
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__0_n_0\,
      D => D(3),
      Q => \up_xfer_data_reg_n_0_[10]\,
      R => p_0_in
    );
\up_xfer_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__0_n_0\,
      D => D(4),
      Q => \up_xfer_data_reg_n_0_[75]\,
      R => p_0_in
    );
\up_xfer_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__0_n_0\,
      D => D(5),
      Q => \up_xfer_data_reg_n_0_[76]\,
      R => p_0_in
    );
\up_xfer_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__0_n_0\,
      D => D(6),
      Q => \up_xfer_data_reg_n_0_[77]\,
      R => p_0_in
    );
\up_xfer_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__0_n_0\,
      D => D(0),
      Q => \up_xfer_data_reg_n_0_[7]\,
      R => p_0_in
    );
\up_xfer_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__0_n_0\,
      D => D(1),
      Q => \up_xfer_data_reg_n_0_[8]\,
      R => p_0_in
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__0_n_0\,
      D => D(2),
      Q => \up_xfer_data_reg_n_0_[9]\,
      R => p_0_in
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle_reg_n_0,
      Q => up_xfer_state_m1_reg_n_0,
      R => p_0_in
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1_reg_n_0,
      Q => up_xfer_state_m2_reg_n_0,
      R => p_0_in
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2_reg_n_0,
      Q => up_xfer_state,
      R => p_0_in
    );
\up_xfer_toggle_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => \up_xfer_toggle_i_1__5_n_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[77]_i_1__0_n_0\,
      D => \up_xfer_toggle_i_1__5_n_0\,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status is
  signal d_acc_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal \d_acc_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[34]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__6_n_0\ : STD_LOGIC;
  signal \d_xfer_toggle_i_3__6_n_0\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  signal up_xfer_toggle_s : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1__6\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1__6\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1__6\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1__6\ : label is "soft_lutpair259";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
\d_acc_data[33]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__6_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[33]\,
      I4 => pn_oos_s(0),
      O => d_acc_data(33)
    );
\d_acc_data[34]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__6_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[34]\,
      I4 => pn_err_s(0),
      O => d_acc_data(34)
    );
\d_acc_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(33),
      Q => \d_acc_data_reg_n_0_[33]\
    );
\d_acc_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(34),
      Q => \d_acc_data_reg_n_0_[34]\
    );
\d_xfer_count[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__7\(0)
    );
\d_xfer_count[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__7\(1)
    );
\d_xfer_count[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(2),
      O => \p_0_in__7\(2)
    );
\d_xfer_count[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => d_xfer_count_reg(1),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(2),
      I3 => d_xfer_count_reg(3),
      O => \p_0_in__7\(3)
    );
\d_xfer_count[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(3),
      I4 => d_xfer_count_reg(4),
      O => \p_0_in__7\(4)
    );
\d_xfer_count[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(2),
      I4 => d_xfer_count_reg(4),
      I5 => d_xfer_count_reg(5),
      O => \p_0_in__7\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__7\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__7\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__7\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__7\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__7\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__7\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__6_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[33]\,
      Q => d_xfer_data(33)
    );
\d_xfer_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__6_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[34]\,
      Q => d_xfer_data(34)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__6_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => \d_xfer_toggle_i_1__6_n_0\
    );
\d_xfer_toggle_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_toggle,
      O => p_1_in
    );
\d_xfer_toggle_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(4),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(3),
      I5 => d_xfer_count_reg(2),
      O => \d_xfer_toggle_i_3__6_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__6_n_0\,
      CLR => AR(0),
      D => p_1_in,
      Q => d_xfer_toggle
    );
\up_data_status_int[34]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_toggle_m2,
      I1 => up_xfer_toggle_m3,
      O => up_xfer_toggle_s
    );
\up_data_status_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(33),
      Q => Q(0),
      R => p_0_in
    );
\up_data_status_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(34),
      Q => Q(1),
      R => p_0_in
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => p_0_in
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => p_0_in
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__parameterized0\ is
  port (
    \up_data_status_int_reg[35]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc_rst_sync_s : in STD_LOGIC;
    adc_status : in STD_LOGIC;
    adc_dovf : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__parameterized0\ : entity is "up_xfer_status";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__parameterized0\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 35 downto 33 );
  signal \d_acc_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[35]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 35 downto 33 );
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__7_n_0\ : STD_LOGIC;
  signal \d_xfer_toggle_i_2__7_n_0\ : STD_LOGIC;
  signal \d_xfer_toggle_i_3__7_n_0\ : STD_LOGIC;
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  signal up_xfer_toggle_s : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1__7\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1__7\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1__7\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1__7\ : label is "soft_lutpair267";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
\d_acc_data[33]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__7_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[33]\,
      I4 => adc_dovf,
      O => d_acc_data(33)
    );
\d_acc_data[34]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__7_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[34]\,
      I4 => adc_status,
      O => d_acc_data(34)
    );
\d_acc_data[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__7_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[35]\,
      I4 => adc_rst_sync_s,
      O => d_acc_data(35)
    );
\d_acc_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(33),
      Q => \d_acc_data_reg_n_0_[33]\
    );
\d_acc_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(34),
      Q => \d_acc_data_reg_n_0_[34]\
    );
\d_acc_data_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(35),
      Q => \d_acc_data_reg_n_0_[35]\
    );
\d_xfer_count[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__8\(0)
    );
\d_xfer_count[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__8\(1)
    );
\d_xfer_count[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(2),
      O => \p_0_in__8\(2)
    );
\d_xfer_count[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => d_xfer_count_reg(1),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(2),
      I3 => d_xfer_count_reg(3),
      O => \p_0_in__8\(3)
    );
\d_xfer_count[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(3),
      I4 => d_xfer_count_reg(4),
      O => \p_0_in__8\(4)
    );
\d_xfer_count[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(2),
      I4 => d_xfer_count_reg(4),
      I5 => d_xfer_count_reg(5),
      O => \p_0_in__8\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__8\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__8\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__8\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__8\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__8\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__8\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__7_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[33]\,
      Q => d_xfer_data(33)
    );
\d_xfer_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__7_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[34]\,
      Q => d_xfer_data(34)
    );
\d_xfer_data_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__7_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[35]\,
      Q => d_xfer_data(35)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__7_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => \d_xfer_toggle_i_1__7_n_0\
    );
\d_xfer_toggle_i_2__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_toggle,
      O => \d_xfer_toggle_i_2__7_n_0\
    );
\d_xfer_toggle_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(4),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(3),
      I5 => d_xfer_count_reg(2),
      O => \d_xfer_toggle_i_3__7_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__7_n_0\,
      CLR => AR(0),
      D => \d_xfer_toggle_i_2__7_n_0\,
      Q => d_xfer_toggle
    );
\up_data_status_int[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_toggle_m2,
      I1 => up_xfer_toggle_m3,
      O => up_xfer_toggle_s
    );
\up_data_status_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(33),
      Q => \up_data_status_int_reg[35]_0\(0),
      R => SR(0)
    );
\up_data_status_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(34),
      Q => \up_data_status_int_reg[35]_0\(1),
      R => SR(0)
    );
\up_data_status_int_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(35),
      Q => \up_data_status_int_reg[35]_0\(2),
      R => SR(0)
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => SR(0)
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => SR(0)
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => SR(0)
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__1\ : entity is "up_xfer_status";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__1\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal \d_acc_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[34]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_i_1_n_0 : STD_LOGIC;
  signal d_xfer_toggle_i_3_n_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  signal up_xfer_toggle_s : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1\ : label is "soft_lutpair231";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
\d_acc_data[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => d_xfer_toggle_i_3_n_0,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[33]\,
      I4 => pn_oos_s(0),
      O => d_acc_data(33)
    );
\d_acc_data[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => d_xfer_toggle_i_3_n_0,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[34]\,
      I4 => pn_err_s(0),
      O => d_acc_data(34)
    );
\d_acc_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(33),
      Q => \d_acc_data_reg_n_0_[33]\
    );
\d_acc_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(34),
      Q => \d_acc_data_reg_n_0_[34]\
    );
\d_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__0\(0)
    );
\d_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__0\(1)
    );
\d_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(2),
      O => \p_0_in__0\(2)
    );
\d_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => d_xfer_count_reg(1),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(2),
      I3 => d_xfer_count_reg(3),
      O => \p_0_in__0\(3)
    );
\d_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(3),
      I4 => d_xfer_count_reg(4),
      O => \p_0_in__0\(4)
    );
\d_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(2),
      I4 => d_xfer_count_reg(4),
      I5 => d_xfer_count_reg(5),
      O => \p_0_in__0\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__0\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_i_1_n_0,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[33]\,
      Q => d_xfer_data(33)
    );
\d_xfer_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_i_1_n_0,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[34]\,
      Q => d_xfer_data(34)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
d_xfer_toggle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => d_xfer_toggle_i_3_n_0,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => d_xfer_toggle_i_1_n_0
    );
d_xfer_toggle_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_toggle,
      O => p_1_in
    );
d_xfer_toggle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(4),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(3),
      I5 => d_xfer_count_reg(2),
      O => d_xfer_toggle_i_3_n_0
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => d_xfer_toggle_i_1_n_0,
      CLR => AR(0),
      D => p_1_in,
      Q => d_xfer_toggle
    );
\up_data_status_int[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_toggle_m2,
      I1 => up_xfer_toggle_m3,
      O => up_xfer_toggle_s
    );
\up_data_status_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(33),
      Q => Q(0),
      R => p_0_in
    );
\up_data_status_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(34),
      Q => Q(1),
      R => p_0_in
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => p_0_in
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => p_0_in
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__2\ : entity is "up_xfer_status";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__2\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal \d_acc_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[34]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__0_n_0\ : STD_LOGIC;
  signal \d_xfer_toggle_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  signal up_xfer_toggle_s : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1__0\ : label is "soft_lutpair235";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
\d_acc_data[33]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__0_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[33]\,
      I4 => pn_oos_s(0),
      O => d_acc_data(33)
    );
\d_acc_data[34]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__0_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[34]\,
      I4 => pn_err_s(0),
      O => d_acc_data(34)
    );
\d_acc_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(33),
      Q => \d_acc_data_reg_n_0_[33]\
    );
\d_acc_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(34),
      Q => \d_acc_data_reg_n_0_[34]\
    );
\d_xfer_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__1\(0)
    );
\d_xfer_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__1\(1)
    );
\d_xfer_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(2),
      O => \p_0_in__1\(2)
    );
\d_xfer_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => d_xfer_count_reg(1),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(2),
      I3 => d_xfer_count_reg(3),
      O => \p_0_in__1\(3)
    );
\d_xfer_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(3),
      I4 => d_xfer_count_reg(4),
      O => \p_0_in__1\(4)
    );
\d_xfer_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(2),
      I4 => d_xfer_count_reg(4),
      I5 => d_xfer_count_reg(5),
      O => \p_0_in__1\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__0_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[33]\,
      Q => d_xfer_data(33)
    );
\d_xfer_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__0_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[34]\,
      Q => d_xfer_data(34)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__0_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => \d_xfer_toggle_i_1__0_n_0\
    );
\d_xfer_toggle_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_toggle,
      O => p_1_in
    );
\d_xfer_toggle_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(4),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(3),
      I5 => d_xfer_count_reg(2),
      O => \d_xfer_toggle_i_3__0_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__0_n_0\,
      CLR => AR(0),
      D => p_1_in,
      Q => d_xfer_toggle
    );
\up_data_status_int[34]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_toggle_m2,
      I1 => up_xfer_toggle_m3,
      O => up_xfer_toggle_s
    );
\up_data_status_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(33),
      Q => Q(0),
      R => p_0_in
    );
\up_data_status_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(34),
      Q => Q(1),
      R => p_0_in
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => p_0_in
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => p_0_in
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__3\ : entity is "up_xfer_status";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__3\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal \d_acc_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[34]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__1_n_0\ : STD_LOGIC;
  signal \d_xfer_toggle_i_3__1_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  signal up_xfer_toggle_s : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1__1\ : label is "soft_lutpair239";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
\d_acc_data[33]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__1_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[33]\,
      I4 => pn_oos_s(0),
      O => d_acc_data(33)
    );
\d_acc_data[34]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__1_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[34]\,
      I4 => pn_err_s(0),
      O => d_acc_data(34)
    );
\d_acc_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(33),
      Q => \d_acc_data_reg_n_0_[33]\
    );
\d_acc_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(34),
      Q => \d_acc_data_reg_n_0_[34]\
    );
\d_xfer_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__2\(0)
    );
\d_xfer_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__2\(1)
    );
\d_xfer_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(2),
      O => \p_0_in__2\(2)
    );
\d_xfer_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => d_xfer_count_reg(1),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(2),
      I3 => d_xfer_count_reg(3),
      O => \p_0_in__2\(3)
    );
\d_xfer_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(3),
      I4 => d_xfer_count_reg(4),
      O => \p_0_in__2\(4)
    );
\d_xfer_count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(2),
      I4 => d_xfer_count_reg(4),
      I5 => d_xfer_count_reg(5),
      O => \p_0_in__2\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__2\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__2\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__2\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__2\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__2\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__2\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__1_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[33]\,
      Q => d_xfer_data(33)
    );
\d_xfer_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__1_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[34]\,
      Q => d_xfer_data(34)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__1_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => \d_xfer_toggle_i_1__1_n_0\
    );
\d_xfer_toggle_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_toggle,
      O => p_1_in
    );
\d_xfer_toggle_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(4),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(3),
      I5 => d_xfer_count_reg(2),
      O => \d_xfer_toggle_i_3__1_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__1_n_0\,
      CLR => AR(0),
      D => p_1_in,
      Q => d_xfer_toggle
    );
\up_data_status_int[34]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_toggle_m2,
      I1 => up_xfer_toggle_m3,
      O => up_xfer_toggle_s
    );
\up_data_status_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(33),
      Q => Q(0),
      R => p_0_in
    );
\up_data_status_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(34),
      Q => Q(1),
      R => p_0_in
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => p_0_in
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => p_0_in
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__4\ : entity is "up_xfer_status";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__4\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal \d_acc_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[34]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__2_n_0\ : STD_LOGIC;
  signal \d_xfer_toggle_i_3__2_n_0\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  signal up_xfer_toggle_s : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1__2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1__2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1__2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1__2\ : label is "soft_lutpair243";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
\d_acc_data[33]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__2_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[33]\,
      I4 => pn_oos_s(0),
      O => d_acc_data(33)
    );
\d_acc_data[34]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__2_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[34]\,
      I4 => pn_err_s(0),
      O => d_acc_data(34)
    );
\d_acc_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(33),
      Q => \d_acc_data_reg_n_0_[33]\
    );
\d_acc_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(34),
      Q => \d_acc_data_reg_n_0_[34]\
    );
\d_xfer_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__3\(0)
    );
\d_xfer_count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__3\(1)
    );
\d_xfer_count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(2),
      O => \p_0_in__3\(2)
    );
\d_xfer_count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => d_xfer_count_reg(1),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(2),
      I3 => d_xfer_count_reg(3),
      O => \p_0_in__3\(3)
    );
\d_xfer_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(3),
      I4 => d_xfer_count_reg(4),
      O => \p_0_in__3\(4)
    );
\d_xfer_count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(2),
      I4 => d_xfer_count_reg(4),
      I5 => d_xfer_count_reg(5),
      O => \p_0_in__3\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__3\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__3\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__3\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__3\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__3\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__3\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__2_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[33]\,
      Q => d_xfer_data(33)
    );
\d_xfer_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__2_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[34]\,
      Q => d_xfer_data(34)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__2_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => \d_xfer_toggle_i_1__2_n_0\
    );
\d_xfer_toggle_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_toggle,
      O => p_1_in
    );
\d_xfer_toggle_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(4),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(3),
      I5 => d_xfer_count_reg(2),
      O => \d_xfer_toggle_i_3__2_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__2_n_0\,
      CLR => AR(0),
      D => p_1_in,
      Q => d_xfer_toggle
    );
\up_data_status_int[34]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_toggle_m2,
      I1 => up_xfer_toggle_m3,
      O => up_xfer_toggle_s
    );
\up_data_status_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(33),
      Q => Q(0),
      R => p_0_in
    );
\up_data_status_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(34),
      Q => Q(1),
      R => p_0_in
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => p_0_in
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => p_0_in
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__5\ : entity is "up_xfer_status";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__5\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal \d_acc_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[34]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__3_n_0\ : STD_LOGIC;
  signal \d_xfer_toggle_i_3__3_n_0\ : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  signal up_xfer_toggle_s : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1__3\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1__3\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1__3\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1__3\ : label is "soft_lutpair247";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
\d_acc_data[33]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__3_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[33]\,
      I4 => pn_oos_s(0),
      O => d_acc_data(33)
    );
\d_acc_data[34]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__3_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[34]\,
      I4 => pn_err_s(0),
      O => d_acc_data(34)
    );
\d_acc_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(33),
      Q => \d_acc_data_reg_n_0_[33]\
    );
\d_acc_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(34),
      Q => \d_acc_data_reg_n_0_[34]\
    );
\d_xfer_count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__4\(0)
    );
\d_xfer_count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__4\(1)
    );
\d_xfer_count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(2),
      O => \p_0_in__4\(2)
    );
\d_xfer_count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => d_xfer_count_reg(1),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(2),
      I3 => d_xfer_count_reg(3),
      O => \p_0_in__4\(3)
    );
\d_xfer_count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(3),
      I4 => d_xfer_count_reg(4),
      O => \p_0_in__4\(4)
    );
\d_xfer_count[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(2),
      I4 => d_xfer_count_reg(4),
      I5 => d_xfer_count_reg(5),
      O => \p_0_in__4\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__3_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[33]\,
      Q => d_xfer_data(33)
    );
\d_xfer_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__3_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[34]\,
      Q => d_xfer_data(34)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__3_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => \d_xfer_toggle_i_1__3_n_0\
    );
\d_xfer_toggle_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_toggle,
      O => p_1_in
    );
\d_xfer_toggle_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(4),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(3),
      I5 => d_xfer_count_reg(2),
      O => \d_xfer_toggle_i_3__3_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__3_n_0\,
      CLR => AR(0),
      D => p_1_in,
      Q => d_xfer_toggle
    );
\up_data_status_int[34]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_toggle_m2,
      I1 => up_xfer_toggle_m3,
      O => up_xfer_toggle_s
    );
\up_data_status_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(33),
      Q => Q(0),
      R => p_0_in
    );
\up_data_status_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(34),
      Q => Q(1),
      R => p_0_in
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => p_0_in
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => p_0_in
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__6\ : entity is "up_xfer_status";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__6\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal \d_acc_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[34]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__4_n_0\ : STD_LOGIC;
  signal \d_xfer_toggle_i_3__4_n_0\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  signal up_xfer_toggle_s : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1__4\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1__4\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1__4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1__4\ : label is "soft_lutpair251";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
\d_acc_data[33]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__4_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[33]\,
      I4 => pn_oos_s(0),
      O => d_acc_data(33)
    );
\d_acc_data[34]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__4_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[34]\,
      I4 => pn_err_s(0),
      O => d_acc_data(34)
    );
\d_acc_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(33),
      Q => \d_acc_data_reg_n_0_[33]\
    );
\d_acc_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(34),
      Q => \d_acc_data_reg_n_0_[34]\
    );
\d_xfer_count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__5\(0)
    );
\d_xfer_count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__5\(1)
    );
\d_xfer_count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(2),
      O => \p_0_in__5\(2)
    );
\d_xfer_count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => d_xfer_count_reg(1),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(2),
      I3 => d_xfer_count_reg(3),
      O => \p_0_in__5\(3)
    );
\d_xfer_count[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(3),
      I4 => d_xfer_count_reg(4),
      O => \p_0_in__5\(4)
    );
\d_xfer_count[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(2),
      I4 => d_xfer_count_reg(4),
      I5 => d_xfer_count_reg(5),
      O => \p_0_in__5\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__5\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__5\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__5\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__5\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__5\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__5\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__4_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[33]\,
      Q => d_xfer_data(33)
    );
\d_xfer_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__4_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[34]\,
      Q => d_xfer_data(34)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__4_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => \d_xfer_toggle_i_1__4_n_0\
    );
\d_xfer_toggle_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_toggle,
      O => p_1_in
    );
\d_xfer_toggle_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(4),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(3),
      I5 => d_xfer_count_reg(2),
      O => \d_xfer_toggle_i_3__4_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__4_n_0\,
      CLR => AR(0),
      D => p_1_in,
      Q => d_xfer_toggle
    );
\up_data_status_int[34]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_toggle_m2,
      I1 => up_xfer_toggle_m3,
      O => up_xfer_toggle_s
    );
\up_data_status_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(33),
      Q => Q(0),
      R => p_0_in
    );
\up_data_status_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(34),
      Q => Q(1),
      R => p_0_in
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => p_0_in
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => p_0_in
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__7\ : entity is "up_xfer_status";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__7\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal \d_acc_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[34]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 34 downto 33 );
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__5_n_0\ : STD_LOGIC;
  signal \d_xfer_toggle_i_3__5_n_0\ : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  signal up_xfer_toggle_s : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1__5\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1__5\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1__5\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1__5\ : label is "soft_lutpair255";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
\d_acc_data[33]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__5_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[33]\,
      I4 => pn_oos_s(0),
      O => d_acc_data(33)
    );
\d_acc_data[34]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__5_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[34]\,
      I4 => pn_err_s(0),
      O => d_acc_data(34)
    );
\d_acc_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(33),
      Q => \d_acc_data_reg_n_0_[33]\
    );
\d_acc_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(34),
      Q => \d_acc_data_reg_n_0_[34]\
    );
\d_xfer_count[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__6\(0)
    );
\d_xfer_count[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__6\(1)
    );
\d_xfer_count[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(2),
      O => \p_0_in__6\(2)
    );
\d_xfer_count[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => d_xfer_count_reg(1),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(2),
      I3 => d_xfer_count_reg(3),
      O => \p_0_in__6\(3)
    );
\d_xfer_count[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(3),
      I4 => d_xfer_count_reg(4),
      O => \p_0_in__6\(4)
    );
\d_xfer_count[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(2),
      I4 => d_xfer_count_reg(4),
      I5 => d_xfer_count_reg(5),
      O => \p_0_in__6\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__6\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__6\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__6\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__6\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__6\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__6\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__5_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[33]\,
      Q => d_xfer_data(33)
    );
\d_xfer_data_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__5_n_0\,
      CLR => AR(0),
      D => \d_acc_data_reg_n_0_[34]\,
      Q => d_xfer_data(34)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \d_xfer_toggle_i_3__5_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => \d_xfer_toggle_i_1__5_n_0\
    );
\d_xfer_toggle_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_toggle,
      O => p_1_in
    );
\d_xfer_toggle_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(4),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(3),
      I5 => d_xfer_count_reg(2),
      O => \d_xfer_toggle_i_3__5_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \d_xfer_toggle_i_1__5_n_0\,
      CLR => AR(0),
      D => p_1_in,
      Q => d_xfer_toggle
    );
\up_data_status_int[34]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => up_xfer_toggle_m2,
      I1 => up_xfer_toggle_m3,
      O => up_xfer_toggle_s
    );
\up_data_status_int_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(33),
      Q => Q(0),
      R => p_0_in
    );
\up_data_status_int_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_xfer_toggle_s,
      D => d_xfer_data(34),
      Q => Q(1),
      R => p_0_in
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => p_0_in
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => p_0_in
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_ext_sync is
  port (
    sync_armed_reg_0 : out STD_LOGIC;
    adc_valid : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_rst : out STD_LOGIC;
    ext_sync_arm_d1_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    link_clk : in STD_LOGIC;
    link_valid_dd : in STD_LOGIC;
    adc_sync_in : in STD_LOGIC;
    adc_sync_manual_req_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_ext_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_ext_sync is
  signal ext_sync_arm_d1 : STD_LOGIC;
  signal ext_sync_disarm_d1 : STD_LOGIC;
  signal sync_armed_i_1_n_0 : STD_LOGIC;
  signal sync_armed_i_2_n_0 : STD_LOGIC;
  signal \^sync_armed_reg_0\ : STD_LOGIC;
  signal sync_in_d1 : STD_LOGIC;
  signal sync_in_d1_i_1_n_0 : STD_LOGIC;
  signal sync_in_d2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_valid[0]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of sync_armed_i_2 : label is "soft_lutpair228";
begin
  sync_armed_reg_0 <= \^sync_armed_reg_0\;
adc_rst_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sync_armed_reg_0\,
      I1 => ext_sync_arm_d1_reg_0(0),
      O => adc_rst
    );
\adc_valid[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => link_valid_dd,
      I1 => \^sync_armed_reg_0\,
      O => adc_valid(0)
    );
ext_sync_arm_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => ext_sync_arm_d1_reg_0(2),
      Q => ext_sync_arm_d1,
      R => '0'
    );
ext_sync_disarm_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => ext_sync_arm_d1_reg_0(1),
      Q => ext_sync_disarm_d1,
      R => '0'
    );
sync_armed_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sync_armed_i_2_n_0,
      I1 => ext_sync_disarm_d1,
      I2 => ext_sync_arm_d1_reg_0(1),
      O => sync_armed_i_1_n_0
    );
sync_armed_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FF4444"
    )
        port map (
      I0 => ext_sync_arm_d1,
      I1 => ext_sync_arm_d1_reg_0(2),
      I2 => sync_in_d2,
      I3 => sync_in_d1,
      I4 => \^sync_armed_reg_0\,
      O => sync_armed_i_2_n_0
    );
sync_armed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => sync_armed_i_1_n_0,
      Q => \^sync_armed_reg_0\,
      R => '0'
    );
sync_in_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => adc_sync_in,
      I1 => adc_sync_manual_req_in,
      O => sync_in_d1_i_1_n_0
    );
sync_in_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => sync_in_d1_i_1_n_0,
      Q => sync_in_d1,
      R => '0'
    );
sync_in_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => sync_in_d1,
      Q => sync_in_d2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_deframer is
  port (
    \rx_data_reg[2]\ : out STD_LOGIC;
    rx_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    \rx_data_reg[7]\ : out STD_LOGIC;
    \rx_data_reg[12]\ : out STD_LOGIC;
    \rx_data_reg[21]\ : out STD_LOGIC;
    \rx_data_reg[23]\ : out STD_LOGIC;
    \rx_data_reg[28]\ : out STD_LOGIC;
    \rx_data_reg[44]\ : out STD_LOGIC;
    \rx_data_reg[39]\ : out STD_LOGIC;
    \rx_data_reg[59]\ : out STD_LOGIC;
    \rx_data_reg[55]\ : out STD_LOGIC;
    \rx_data_reg[67]\ : out STD_LOGIC;
    \rx_data_reg[71]\ : out STD_LOGIC;
    \rx_data_reg[91]\ : out STD_LOGIC;
    \rx_data_reg[87]\ : out STD_LOGIC;
    \rx_data_reg[111]\ : out STD_LOGIC;
    \rx_data_reg[103]\ : out STD_LOGIC;
    \rx_data_reg[127]\ : out STD_LOGIC;
    \rx_data_reg[119]\ : out STD_LOGIC;
    adc_pn_match_d_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_pn_match_d_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc_pn_match_d_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_d_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_d_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_d_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_d_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_match_d_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    link_sof : in STD_LOGIC_VECTOR ( 15 downto 0 );
    link_clk : in STD_LOGIC;
    link_data : in STD_LOGIC_VECTOR ( 127 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_deframer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_deframer is
begin
\g_xcvr_if[0].i_xcvr_if\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_xcvr_rx_if
     port map (
      adc_pn_match_d_reg(3 downto 0) => adc_pn_match_d_reg(3 downto 0),
      adc_pn_match_d_reg_0(3 downto 0) => adc_pn_match_d_reg_0(3 downto 0),
      adc_pn_match_d_reg_1(0) => adc_pn_match_d_reg_1(0),
      adc_pn_match_d_reg_2(0) => adc_pn_match_d_reg_2(0),
      adc_pn_match_d_reg_3(0) => adc_pn_match_d_reg_3(0),
      adc_pn_match_d_reg_4(0) => adc_pn_match_d_reg_4(0),
      adc_pn_match_d_reg_5(0) => adc_pn_match_d_reg_5(0),
      adc_pn_match_d_reg_6(0) => adc_pn_match_d_reg_6(0),
      link_clk => link_clk,
      link_data(127 downto 0) => link_data(127 downto 0),
      link_sof(15 downto 0) => link_sof(15 downto 0),
      rx_data(127 downto 0) => rx_data(127 downto 0),
      \rx_data_reg[103]_0\ => \rx_data_reg[103]\,
      \rx_data_reg[111]_0\ => \rx_data_reg[111]\,
      \rx_data_reg[119]_0\ => \rx_data_reg[119]\,
      \rx_data_reg[127]_0\ => \rx_data_reg[127]\,
      \rx_data_reg[12]_0\ => \rx_data_reg[12]\,
      \rx_data_reg[21]_0\ => \rx_data_reg[21]\,
      \rx_data_reg[23]_0\ => \rx_data_reg[23]\,
      \rx_data_reg[28]_0\ => \rx_data_reg[28]\,
      \rx_data_reg[2]_0\ => \rx_data_reg[2]\,
      \rx_data_reg[39]_0\ => \rx_data_reg[39]\,
      \rx_data_reg[44]_0\ => \rx_data_reg[44]\,
      \rx_data_reg[55]_0\ => \rx_data_reg[55]\,
      \rx_data_reg[59]_0\ => \rx_data_reg[59]\,
      \rx_data_reg[67]_0\ => \rx_data_reg[67]\,
      \rx_data_reg[71]_0\ => \rx_data_reg[71]\,
      \rx_data_reg[7]_0\ => \rx_data_reg[7]\,
      \rx_data_reg[87]_0\ => \rx_data_reg[87]\,
      \rx_data_reg[91]_0\ => \rx_data_reg[91]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    adc_pn_match_z_reg : in STD_LOGIC;
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    \pn_data_pn_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon is
  signal i_pnmon_n_10 : STD_LOGIC;
  signal i_pnmon_n_11 : STD_LOGIC;
  signal i_pnmon_n_12 : STD_LOGIC;
  signal i_pnmon_n_13 : STD_LOGIC;
  signal i_pnmon_n_14 : STD_LOGIC;
  signal i_pnmon_n_15 : STD_LOGIC;
  signal i_pnmon_n_16 : STD_LOGIC;
  signal i_pnmon_n_17 : STD_LOGIC;
  signal i_pnmon_n_2 : STD_LOGIC;
  signal i_pnmon_n_3 : STD_LOGIC;
  signal i_pnmon_n_4 : STD_LOGIC;
  signal i_pnmon_n_5 : STD_LOGIC;
  signal i_pnmon_n_6 : STD_LOGIC;
  signal i_pnmon_n_7 : STD_LOGIC;
  signal i_pnmon_n_8 : STD_LOGIC;
  signal i_pnmon_n_9 : STD_LOGIC;
  signal pn_data_pn : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^pn_data_pn_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \pn_data_pn_reg_n_0_[10]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[11]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[12]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[13]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[14]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[16]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[17]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[18]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[19]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[20]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[21]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[22]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[7]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[8]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[9]\ : STD_LOGIC;
begin
  \pn_data_pn_reg[15]_0\(0) <= \^pn_data_pn_reg[15]_0\(0);
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon
     port map (
      D(15) => i_pnmon_n_2,
      D(14) => i_pnmon_n_3,
      D(13) => i_pnmon_n_4,
      D(12) => i_pnmon_n_5,
      D(11) => i_pnmon_n_6,
      D(10) => i_pnmon_n_7,
      D(9) => i_pnmon_n_8,
      D(8) => i_pnmon_n_9,
      D(7) => i_pnmon_n_10,
      D(6) => i_pnmon_n_11,
      D(5) => i_pnmon_n_12,
      D(4) => i_pnmon_n_13,
      D(3) => i_pnmon_n_14,
      D(2) => i_pnmon_n_15,
      D(1) => i_pnmon_n_16,
      D(0) => i_pnmon_n_17,
      Q(22) => \pn_data_pn_reg_n_0_[22]\,
      Q(21) => \pn_data_pn_reg_n_0_[21]\,
      Q(20) => \pn_data_pn_reg_n_0_[20]\,
      Q(19) => \pn_data_pn_reg_n_0_[19]\,
      Q(18) => \pn_data_pn_reg_n_0_[18]\,
      Q(17) => \pn_data_pn_reg_n_0_[17]\,
      Q(16) => \pn_data_pn_reg_n_0_[16]\,
      Q(15) => \^pn_data_pn_reg[15]_0\(0),
      Q(14) => \pn_data_pn_reg_n_0_[14]\,
      Q(13) => \pn_data_pn_reg_n_0_[13]\,
      Q(12) => \pn_data_pn_reg_n_0_[12]\,
      Q(11) => \pn_data_pn_reg_n_0_[11]\,
      Q(10) => \pn_data_pn_reg_n_0_[10]\,
      Q(9) => \pn_data_pn_reg_n_0_[9]\,
      Q(8) => \pn_data_pn_reg_n_0_[8]\,
      Q(7) => \pn_data_pn_reg_n_0_[7]\,
      Q(6 downto 0) => pn_data_pn(6 downto 0),
      adc_data(6 downto 0) => adc_data(6 downto 0),
      adc_pn_match_d_reg_0 => adc_pn_match_d_reg,
      adc_pn_match_z_reg_0 => adc_pn_match_z_reg,
      adc_pn_oos_int_reg_0 => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      link_clk => link_clk,
      \pn_data_pn_reg[8]\(15 downto 0) => Q(15 downto 0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
\pn_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_17,
      Q => pn_data_pn(0),
      R => '0'
    );
\pn_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_7,
      Q => \pn_data_pn_reg_n_0_[10]\,
      R => '0'
    );
\pn_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_6,
      Q => \pn_data_pn_reg_n_0_[11]\,
      R => '0'
    );
\pn_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_5,
      Q => \pn_data_pn_reg_n_0_[12]\,
      R => '0'
    );
\pn_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_4,
      Q => \pn_data_pn_reg_n_0_[13]\,
      R => '0'
    );
\pn_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_3,
      Q => \pn_data_pn_reg_n_0_[14]\,
      R => '0'
    );
\pn_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_2,
      Q => \^pn_data_pn_reg[15]_0\(0),
      R => '0'
    );
\pn_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(0),
      Q => \pn_data_pn_reg_n_0_[16]\,
      R => '0'
    );
\pn_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(1),
      Q => \pn_data_pn_reg_n_0_[17]\,
      R => '0'
    );
\pn_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(2),
      Q => \pn_data_pn_reg_n_0_[18]\,
      R => '0'
    );
\pn_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(3),
      Q => \pn_data_pn_reg_n_0_[19]\,
      R => '0'
    );
\pn_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_16,
      Q => pn_data_pn(1),
      R => '0'
    );
\pn_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(4),
      Q => \pn_data_pn_reg_n_0_[20]\,
      R => '0'
    );
\pn_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(5),
      Q => \pn_data_pn_reg_n_0_[21]\,
      R => '0'
    );
\pn_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(6),
      Q => \pn_data_pn_reg_n_0_[22]\,
      R => '0'
    );
\pn_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_15,
      Q => pn_data_pn(2),
      R => '0'
    );
\pn_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_14,
      Q => pn_data_pn(3),
      R => '0'
    );
\pn_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_13,
      Q => pn_data_pn(4),
      R => '0'
    );
\pn_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_12,
      Q => pn_data_pn(5),
      R => '0'
    );
\pn_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_11,
      Q => pn_data_pn(6),
      R => '0'
    );
\pn_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_10,
      Q => \pn_data_pn_reg_n_0_[7]\,
      R => '0'
    );
\pn_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_9,
      Q => \pn_data_pn_reg_n_0_[8]\,
      R => '0'
    );
\pn_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_8,
      Q => \pn_data_pn_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_11 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    adc_pn_match_z_reg : in STD_LOGIC;
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    \pn_data_pn_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_11 : entity is "ad_ip_jesd204_tpl_adc_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_11 is
  signal i_pnmon_n_10 : STD_LOGIC;
  signal i_pnmon_n_11 : STD_LOGIC;
  signal i_pnmon_n_12 : STD_LOGIC;
  signal i_pnmon_n_13 : STD_LOGIC;
  signal i_pnmon_n_14 : STD_LOGIC;
  signal i_pnmon_n_15 : STD_LOGIC;
  signal i_pnmon_n_16 : STD_LOGIC;
  signal i_pnmon_n_17 : STD_LOGIC;
  signal i_pnmon_n_2 : STD_LOGIC;
  signal i_pnmon_n_3 : STD_LOGIC;
  signal i_pnmon_n_4 : STD_LOGIC;
  signal i_pnmon_n_5 : STD_LOGIC;
  signal i_pnmon_n_6 : STD_LOGIC;
  signal i_pnmon_n_7 : STD_LOGIC;
  signal i_pnmon_n_8 : STD_LOGIC;
  signal i_pnmon_n_9 : STD_LOGIC;
  signal pn_data_pn : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^pn_data_pn_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \pn_data_pn_reg_n_0_[10]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[11]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[12]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[13]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[14]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[16]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[17]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[18]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[19]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[20]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[21]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[22]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[7]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[8]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[9]\ : STD_LOGIC;
begin
  \pn_data_pn_reg[15]_0\(0) <= \^pn_data_pn_reg[15]_0\(0);
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_12
     port map (
      D(15) => i_pnmon_n_2,
      D(14) => i_pnmon_n_3,
      D(13) => i_pnmon_n_4,
      D(12) => i_pnmon_n_5,
      D(11) => i_pnmon_n_6,
      D(10) => i_pnmon_n_7,
      D(9) => i_pnmon_n_8,
      D(8) => i_pnmon_n_9,
      D(7) => i_pnmon_n_10,
      D(6) => i_pnmon_n_11,
      D(5) => i_pnmon_n_12,
      D(4) => i_pnmon_n_13,
      D(3) => i_pnmon_n_14,
      D(2) => i_pnmon_n_15,
      D(1) => i_pnmon_n_16,
      D(0) => i_pnmon_n_17,
      Q(22) => \pn_data_pn_reg_n_0_[22]\,
      Q(21) => \pn_data_pn_reg_n_0_[21]\,
      Q(20) => \pn_data_pn_reg_n_0_[20]\,
      Q(19) => \pn_data_pn_reg_n_0_[19]\,
      Q(18) => \pn_data_pn_reg_n_0_[18]\,
      Q(17) => \pn_data_pn_reg_n_0_[17]\,
      Q(16) => \pn_data_pn_reg_n_0_[16]\,
      Q(15) => \^pn_data_pn_reg[15]_0\(0),
      Q(14) => \pn_data_pn_reg_n_0_[14]\,
      Q(13) => \pn_data_pn_reg_n_0_[13]\,
      Q(12) => \pn_data_pn_reg_n_0_[12]\,
      Q(11) => \pn_data_pn_reg_n_0_[11]\,
      Q(10) => \pn_data_pn_reg_n_0_[10]\,
      Q(9) => \pn_data_pn_reg_n_0_[9]\,
      Q(8) => \pn_data_pn_reg_n_0_[8]\,
      Q(7) => \pn_data_pn_reg_n_0_[7]\,
      Q(6 downto 0) => pn_data_pn(6 downto 0),
      adc_data(6 downto 0) => adc_data(6 downto 0),
      adc_pn_match_d_reg_0 => adc_pn_match_d_reg,
      adc_pn_match_z_reg_0 => adc_pn_match_z_reg,
      adc_pn_oos_int_reg_0 => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      link_clk => link_clk,
      \pn_data_pn_reg[8]\(15 downto 0) => Q(15 downto 0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
\pn_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_17,
      Q => pn_data_pn(0),
      R => '0'
    );
\pn_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_7,
      Q => \pn_data_pn_reg_n_0_[10]\,
      R => '0'
    );
\pn_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_6,
      Q => \pn_data_pn_reg_n_0_[11]\,
      R => '0'
    );
\pn_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_5,
      Q => \pn_data_pn_reg_n_0_[12]\,
      R => '0'
    );
\pn_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_4,
      Q => \pn_data_pn_reg_n_0_[13]\,
      R => '0'
    );
\pn_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_3,
      Q => \pn_data_pn_reg_n_0_[14]\,
      R => '0'
    );
\pn_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_2,
      Q => \^pn_data_pn_reg[15]_0\(0),
      R => '0'
    );
\pn_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(0),
      Q => \pn_data_pn_reg_n_0_[16]\,
      R => '0'
    );
\pn_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(1),
      Q => \pn_data_pn_reg_n_0_[17]\,
      R => '0'
    );
\pn_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(2),
      Q => \pn_data_pn_reg_n_0_[18]\,
      R => '0'
    );
\pn_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(3),
      Q => \pn_data_pn_reg_n_0_[19]\,
      R => '0'
    );
\pn_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_16,
      Q => pn_data_pn(1),
      R => '0'
    );
\pn_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(4),
      Q => \pn_data_pn_reg_n_0_[20]\,
      R => '0'
    );
\pn_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(5),
      Q => \pn_data_pn_reg_n_0_[21]\,
      R => '0'
    );
\pn_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(6),
      Q => \pn_data_pn_reg_n_0_[22]\,
      R => '0'
    );
\pn_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_15,
      Q => pn_data_pn(2),
      R => '0'
    );
\pn_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_14,
      Q => pn_data_pn(3),
      R => '0'
    );
\pn_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_13,
      Q => pn_data_pn(4),
      R => '0'
    );
\pn_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_12,
      Q => pn_data_pn(5),
      R => '0'
    );
\pn_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_11,
      Q => pn_data_pn(6),
      R => '0'
    );
\pn_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_10,
      Q => \pn_data_pn_reg_n_0_[7]\,
      R => '0'
    );
\pn_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_9,
      Q => \pn_data_pn_reg_n_0_[8]\,
      R => '0'
    );
\pn_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_8,
      Q => \pn_data_pn_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_14 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    adc_pn_match_z_reg : in STD_LOGIC;
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    \pn_data_pn_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_14 : entity is "ad_ip_jesd204_tpl_adc_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_14 is
  signal i_pnmon_n_10 : STD_LOGIC;
  signal i_pnmon_n_11 : STD_LOGIC;
  signal i_pnmon_n_12 : STD_LOGIC;
  signal i_pnmon_n_13 : STD_LOGIC;
  signal i_pnmon_n_14 : STD_LOGIC;
  signal i_pnmon_n_15 : STD_LOGIC;
  signal i_pnmon_n_16 : STD_LOGIC;
  signal i_pnmon_n_17 : STD_LOGIC;
  signal i_pnmon_n_2 : STD_LOGIC;
  signal i_pnmon_n_3 : STD_LOGIC;
  signal i_pnmon_n_4 : STD_LOGIC;
  signal i_pnmon_n_5 : STD_LOGIC;
  signal i_pnmon_n_6 : STD_LOGIC;
  signal i_pnmon_n_7 : STD_LOGIC;
  signal i_pnmon_n_8 : STD_LOGIC;
  signal i_pnmon_n_9 : STD_LOGIC;
  signal pn_data_pn : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^pn_data_pn_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \pn_data_pn_reg_n_0_[10]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[11]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[12]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[13]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[14]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[16]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[17]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[18]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[19]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[20]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[21]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[22]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[7]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[8]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[9]\ : STD_LOGIC;
begin
  \pn_data_pn_reg[15]_0\(0) <= \^pn_data_pn_reg[15]_0\(0);
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_15
     port map (
      D(15) => i_pnmon_n_2,
      D(14) => i_pnmon_n_3,
      D(13) => i_pnmon_n_4,
      D(12) => i_pnmon_n_5,
      D(11) => i_pnmon_n_6,
      D(10) => i_pnmon_n_7,
      D(9) => i_pnmon_n_8,
      D(8) => i_pnmon_n_9,
      D(7) => i_pnmon_n_10,
      D(6) => i_pnmon_n_11,
      D(5) => i_pnmon_n_12,
      D(4) => i_pnmon_n_13,
      D(3) => i_pnmon_n_14,
      D(2) => i_pnmon_n_15,
      D(1) => i_pnmon_n_16,
      D(0) => i_pnmon_n_17,
      Q(22) => \pn_data_pn_reg_n_0_[22]\,
      Q(21) => \pn_data_pn_reg_n_0_[21]\,
      Q(20) => \pn_data_pn_reg_n_0_[20]\,
      Q(19) => \pn_data_pn_reg_n_0_[19]\,
      Q(18) => \pn_data_pn_reg_n_0_[18]\,
      Q(17) => \pn_data_pn_reg_n_0_[17]\,
      Q(16) => \pn_data_pn_reg_n_0_[16]\,
      Q(15) => \^pn_data_pn_reg[15]_0\(0),
      Q(14) => \pn_data_pn_reg_n_0_[14]\,
      Q(13) => \pn_data_pn_reg_n_0_[13]\,
      Q(12) => \pn_data_pn_reg_n_0_[12]\,
      Q(11) => \pn_data_pn_reg_n_0_[11]\,
      Q(10) => \pn_data_pn_reg_n_0_[10]\,
      Q(9) => \pn_data_pn_reg_n_0_[9]\,
      Q(8) => \pn_data_pn_reg_n_0_[8]\,
      Q(7) => \pn_data_pn_reg_n_0_[7]\,
      Q(6 downto 0) => pn_data_pn(6 downto 0),
      adc_data(6 downto 0) => adc_data(6 downto 0),
      adc_pn_match_d_reg_0 => adc_pn_match_d_reg,
      adc_pn_match_z_reg_0 => adc_pn_match_z_reg,
      adc_pn_oos_int_reg_0 => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      link_clk => link_clk,
      \pn_data_pn_reg[8]\(15 downto 0) => Q(15 downto 0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
\pn_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_17,
      Q => pn_data_pn(0),
      R => '0'
    );
\pn_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_7,
      Q => \pn_data_pn_reg_n_0_[10]\,
      R => '0'
    );
\pn_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_6,
      Q => \pn_data_pn_reg_n_0_[11]\,
      R => '0'
    );
\pn_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_5,
      Q => \pn_data_pn_reg_n_0_[12]\,
      R => '0'
    );
\pn_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_4,
      Q => \pn_data_pn_reg_n_0_[13]\,
      R => '0'
    );
\pn_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_3,
      Q => \pn_data_pn_reg_n_0_[14]\,
      R => '0'
    );
\pn_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_2,
      Q => \^pn_data_pn_reg[15]_0\(0),
      R => '0'
    );
\pn_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(0),
      Q => \pn_data_pn_reg_n_0_[16]\,
      R => '0'
    );
\pn_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(1),
      Q => \pn_data_pn_reg_n_0_[17]\,
      R => '0'
    );
\pn_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(2),
      Q => \pn_data_pn_reg_n_0_[18]\,
      R => '0'
    );
\pn_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(3),
      Q => \pn_data_pn_reg_n_0_[19]\,
      R => '0'
    );
\pn_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_16,
      Q => pn_data_pn(1),
      R => '0'
    );
\pn_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(4),
      Q => \pn_data_pn_reg_n_0_[20]\,
      R => '0'
    );
\pn_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(5),
      Q => \pn_data_pn_reg_n_0_[21]\,
      R => '0'
    );
\pn_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(6),
      Q => \pn_data_pn_reg_n_0_[22]\,
      R => '0'
    );
\pn_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_15,
      Q => pn_data_pn(2),
      R => '0'
    );
\pn_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_14,
      Q => pn_data_pn(3),
      R => '0'
    );
\pn_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_13,
      Q => pn_data_pn(4),
      R => '0'
    );
\pn_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_12,
      Q => pn_data_pn(5),
      R => '0'
    );
\pn_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_11,
      Q => pn_data_pn(6),
      R => '0'
    );
\pn_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_10,
      Q => \pn_data_pn_reg_n_0_[7]\,
      R => '0'
    );
\pn_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_9,
      Q => \pn_data_pn_reg_n_0_[8]\,
      R => '0'
    );
\pn_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_8,
      Q => \pn_data_pn_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_17 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    adc_pn_match_z_reg : in STD_LOGIC;
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    \pn_data_pn_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_17 : entity is "ad_ip_jesd204_tpl_adc_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_17 is
  signal i_pnmon_n_10 : STD_LOGIC;
  signal i_pnmon_n_11 : STD_LOGIC;
  signal i_pnmon_n_12 : STD_LOGIC;
  signal i_pnmon_n_13 : STD_LOGIC;
  signal i_pnmon_n_14 : STD_LOGIC;
  signal i_pnmon_n_15 : STD_LOGIC;
  signal i_pnmon_n_16 : STD_LOGIC;
  signal i_pnmon_n_17 : STD_LOGIC;
  signal i_pnmon_n_2 : STD_LOGIC;
  signal i_pnmon_n_3 : STD_LOGIC;
  signal i_pnmon_n_4 : STD_LOGIC;
  signal i_pnmon_n_5 : STD_LOGIC;
  signal i_pnmon_n_6 : STD_LOGIC;
  signal i_pnmon_n_7 : STD_LOGIC;
  signal i_pnmon_n_8 : STD_LOGIC;
  signal i_pnmon_n_9 : STD_LOGIC;
  signal pn_data_pn : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^pn_data_pn_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \pn_data_pn_reg_n_0_[10]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[11]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[12]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[13]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[14]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[16]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[17]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[18]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[19]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[20]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[21]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[22]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[7]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[8]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[9]\ : STD_LOGIC;
begin
  \pn_data_pn_reg[15]_0\(0) <= \^pn_data_pn_reg[15]_0\(0);
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_18
     port map (
      D(15) => i_pnmon_n_2,
      D(14) => i_pnmon_n_3,
      D(13) => i_pnmon_n_4,
      D(12) => i_pnmon_n_5,
      D(11) => i_pnmon_n_6,
      D(10) => i_pnmon_n_7,
      D(9) => i_pnmon_n_8,
      D(8) => i_pnmon_n_9,
      D(7) => i_pnmon_n_10,
      D(6) => i_pnmon_n_11,
      D(5) => i_pnmon_n_12,
      D(4) => i_pnmon_n_13,
      D(3) => i_pnmon_n_14,
      D(2) => i_pnmon_n_15,
      D(1) => i_pnmon_n_16,
      D(0) => i_pnmon_n_17,
      Q(22) => \pn_data_pn_reg_n_0_[22]\,
      Q(21) => \pn_data_pn_reg_n_0_[21]\,
      Q(20) => \pn_data_pn_reg_n_0_[20]\,
      Q(19) => \pn_data_pn_reg_n_0_[19]\,
      Q(18) => \pn_data_pn_reg_n_0_[18]\,
      Q(17) => \pn_data_pn_reg_n_0_[17]\,
      Q(16) => \pn_data_pn_reg_n_0_[16]\,
      Q(15) => \^pn_data_pn_reg[15]_0\(0),
      Q(14) => \pn_data_pn_reg_n_0_[14]\,
      Q(13) => \pn_data_pn_reg_n_0_[13]\,
      Q(12) => \pn_data_pn_reg_n_0_[12]\,
      Q(11) => \pn_data_pn_reg_n_0_[11]\,
      Q(10) => \pn_data_pn_reg_n_0_[10]\,
      Q(9) => \pn_data_pn_reg_n_0_[9]\,
      Q(8) => \pn_data_pn_reg_n_0_[8]\,
      Q(7) => \pn_data_pn_reg_n_0_[7]\,
      Q(6 downto 0) => pn_data_pn(6 downto 0),
      adc_data(6 downto 0) => adc_data(6 downto 0),
      adc_pn_match_d_reg_0 => adc_pn_match_d_reg,
      adc_pn_match_z_reg_0 => adc_pn_match_z_reg,
      adc_pn_oos_int_reg_0 => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      link_clk => link_clk,
      \pn_data_pn_reg[8]\(15 downto 0) => Q(15 downto 0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
\pn_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_17,
      Q => pn_data_pn(0),
      R => '0'
    );
\pn_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_7,
      Q => \pn_data_pn_reg_n_0_[10]\,
      R => '0'
    );
\pn_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_6,
      Q => \pn_data_pn_reg_n_0_[11]\,
      R => '0'
    );
\pn_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_5,
      Q => \pn_data_pn_reg_n_0_[12]\,
      R => '0'
    );
\pn_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_4,
      Q => \pn_data_pn_reg_n_0_[13]\,
      R => '0'
    );
\pn_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_3,
      Q => \pn_data_pn_reg_n_0_[14]\,
      R => '0'
    );
\pn_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_2,
      Q => \^pn_data_pn_reg[15]_0\(0),
      R => '0'
    );
\pn_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(0),
      Q => \pn_data_pn_reg_n_0_[16]\,
      R => '0'
    );
\pn_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(1),
      Q => \pn_data_pn_reg_n_0_[17]\,
      R => '0'
    );
\pn_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(2),
      Q => \pn_data_pn_reg_n_0_[18]\,
      R => '0'
    );
\pn_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(3),
      Q => \pn_data_pn_reg_n_0_[19]\,
      R => '0'
    );
\pn_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_16,
      Q => pn_data_pn(1),
      R => '0'
    );
\pn_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(4),
      Q => \pn_data_pn_reg_n_0_[20]\,
      R => '0'
    );
\pn_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(5),
      Q => \pn_data_pn_reg_n_0_[21]\,
      R => '0'
    );
\pn_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(6),
      Q => \pn_data_pn_reg_n_0_[22]\,
      R => '0'
    );
\pn_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_15,
      Q => pn_data_pn(2),
      R => '0'
    );
\pn_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_14,
      Q => pn_data_pn(3),
      R => '0'
    );
\pn_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_13,
      Q => pn_data_pn(4),
      R => '0'
    );
\pn_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_12,
      Q => pn_data_pn(5),
      R => '0'
    );
\pn_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_11,
      Q => pn_data_pn(6),
      R => '0'
    );
\pn_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_10,
      Q => \pn_data_pn_reg_n_0_[7]\,
      R => '0'
    );
\pn_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_9,
      Q => \pn_data_pn_reg_n_0_[8]\,
      R => '0'
    );
\pn_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_8,
      Q => \pn_data_pn_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_20 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    adc_pn_match_z_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    \pn_data_pn_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_20 : entity is "ad_ip_jesd204_tpl_adc_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_20 is
  signal i_pnmon_n_10 : STD_LOGIC;
  signal i_pnmon_n_11 : STD_LOGIC;
  signal i_pnmon_n_12 : STD_LOGIC;
  signal i_pnmon_n_13 : STD_LOGIC;
  signal i_pnmon_n_14 : STD_LOGIC;
  signal i_pnmon_n_15 : STD_LOGIC;
  signal i_pnmon_n_16 : STD_LOGIC;
  signal i_pnmon_n_17 : STD_LOGIC;
  signal i_pnmon_n_2 : STD_LOGIC;
  signal i_pnmon_n_3 : STD_LOGIC;
  signal i_pnmon_n_4 : STD_LOGIC;
  signal i_pnmon_n_5 : STD_LOGIC;
  signal i_pnmon_n_6 : STD_LOGIC;
  signal i_pnmon_n_7 : STD_LOGIC;
  signal i_pnmon_n_8 : STD_LOGIC;
  signal i_pnmon_n_9 : STD_LOGIC;
  signal pn_data_pn : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^pn_data_pn_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \pn_data_pn_reg_n_0_[10]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[11]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[12]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[13]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[14]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[16]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[17]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[18]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[19]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[20]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[21]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[22]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[7]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[8]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[9]\ : STD_LOGIC;
begin
  \pn_data_pn_reg[15]_0\(0) <= \^pn_data_pn_reg[15]_0\(0);
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_21
     port map (
      D(15) => i_pnmon_n_2,
      D(14) => i_pnmon_n_3,
      D(13) => i_pnmon_n_4,
      D(12) => i_pnmon_n_5,
      D(11) => i_pnmon_n_6,
      D(10) => i_pnmon_n_7,
      D(9) => i_pnmon_n_8,
      D(8) => i_pnmon_n_9,
      D(7) => i_pnmon_n_10,
      D(6) => i_pnmon_n_11,
      D(5) => i_pnmon_n_12,
      D(4) => i_pnmon_n_13,
      D(3) => i_pnmon_n_14,
      D(2) => i_pnmon_n_15,
      D(1) => i_pnmon_n_16,
      D(0) => i_pnmon_n_17,
      Q(22) => \pn_data_pn_reg_n_0_[22]\,
      Q(21) => \pn_data_pn_reg_n_0_[21]\,
      Q(20) => \pn_data_pn_reg_n_0_[20]\,
      Q(19) => \pn_data_pn_reg_n_0_[19]\,
      Q(18) => \pn_data_pn_reg_n_0_[18]\,
      Q(17) => \pn_data_pn_reg_n_0_[17]\,
      Q(16) => \pn_data_pn_reg_n_0_[16]\,
      Q(15) => \^pn_data_pn_reg[15]_0\(0),
      Q(14) => \pn_data_pn_reg_n_0_[14]\,
      Q(13) => \pn_data_pn_reg_n_0_[13]\,
      Q(12) => \pn_data_pn_reg_n_0_[12]\,
      Q(11) => \pn_data_pn_reg_n_0_[11]\,
      Q(10) => \pn_data_pn_reg_n_0_[10]\,
      Q(9) => \pn_data_pn_reg_n_0_[9]\,
      Q(8) => \pn_data_pn_reg_n_0_[8]\,
      Q(7) => \pn_data_pn_reg_n_0_[7]\,
      Q(6 downto 0) => pn_data_pn(6 downto 0),
      adc_data(6 downto 0) => adc_data(6 downto 0),
      adc_pn_match_d_reg_0 => adc_pn_match_d_reg,
      adc_pn_match_z_reg_0 => adc_pn_match_z_reg,
      adc_pn_oos_int_reg_0 => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      link_clk => link_clk,
      \pn_data_pn_reg[8]\(15 downto 0) => Q(15 downto 0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
\pn_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_17,
      Q => pn_data_pn(0),
      R => '0'
    );
\pn_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_7,
      Q => \pn_data_pn_reg_n_0_[10]\,
      R => '0'
    );
\pn_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_6,
      Q => \pn_data_pn_reg_n_0_[11]\,
      R => '0'
    );
\pn_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_5,
      Q => \pn_data_pn_reg_n_0_[12]\,
      R => '0'
    );
\pn_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_4,
      Q => \pn_data_pn_reg_n_0_[13]\,
      R => '0'
    );
\pn_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_3,
      Q => \pn_data_pn_reg_n_0_[14]\,
      R => '0'
    );
\pn_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_2,
      Q => \^pn_data_pn_reg[15]_0\(0),
      R => '0'
    );
\pn_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(0),
      Q => \pn_data_pn_reg_n_0_[16]\,
      R => '0'
    );
\pn_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(1),
      Q => \pn_data_pn_reg_n_0_[17]\,
      R => '0'
    );
\pn_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(2),
      Q => \pn_data_pn_reg_n_0_[18]\,
      R => '0'
    );
\pn_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(3),
      Q => \pn_data_pn_reg_n_0_[19]\,
      R => '0'
    );
\pn_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_16,
      Q => pn_data_pn(1),
      R => '0'
    );
\pn_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(4),
      Q => \pn_data_pn_reg_n_0_[20]\,
      R => '0'
    );
\pn_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(5),
      Q => \pn_data_pn_reg_n_0_[21]\,
      R => '0'
    );
\pn_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(6),
      Q => \pn_data_pn_reg_n_0_[22]\,
      R => '0'
    );
\pn_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_15,
      Q => pn_data_pn(2),
      R => '0'
    );
\pn_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_14,
      Q => pn_data_pn(3),
      R => '0'
    );
\pn_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_13,
      Q => pn_data_pn(4),
      R => '0'
    );
\pn_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_12,
      Q => pn_data_pn(5),
      R => '0'
    );
\pn_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_11,
      Q => pn_data_pn(6),
      R => '0'
    );
\pn_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_10,
      Q => \pn_data_pn_reg_n_0_[7]\,
      R => '0'
    );
\pn_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_9,
      Q => \pn_data_pn_reg_n_0_[8]\,
      R => '0'
    );
\pn_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_8,
      Q => \pn_data_pn_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_23 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    adc_pn_match_z_reg : in STD_LOGIC;
    \pn_data_pn_reg[8]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    adc_pn_match_d_reg_0 : in STD_LOGIC;
    \pn_data_pn_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_23 : entity is "ad_ip_jesd204_tpl_adc_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_23 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_pnmon_n_10 : STD_LOGIC;
  signal i_pnmon_n_11 : STD_LOGIC;
  signal i_pnmon_n_12 : STD_LOGIC;
  signal i_pnmon_n_13 : STD_LOGIC;
  signal i_pnmon_n_14 : STD_LOGIC;
  signal i_pnmon_n_15 : STD_LOGIC;
  signal i_pnmon_n_16 : STD_LOGIC;
  signal i_pnmon_n_17 : STD_LOGIC;
  signal i_pnmon_n_2 : STD_LOGIC;
  signal i_pnmon_n_3 : STD_LOGIC;
  signal i_pnmon_n_4 : STD_LOGIC;
  signal i_pnmon_n_5 : STD_LOGIC;
  signal i_pnmon_n_6 : STD_LOGIC;
  signal i_pnmon_n_7 : STD_LOGIC;
  signal i_pnmon_n_8 : STD_LOGIC;
  signal i_pnmon_n_9 : STD_LOGIC;
  signal pn_data_pn : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \pn_data_pn_reg_n_0_[10]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[11]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[12]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[13]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[14]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[16]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[17]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[18]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[19]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[20]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[21]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[22]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[7]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[8]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[9]\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_24
     port map (
      D(15) => i_pnmon_n_2,
      D(14) => i_pnmon_n_3,
      D(13) => i_pnmon_n_4,
      D(12) => i_pnmon_n_5,
      D(11) => i_pnmon_n_6,
      D(10) => i_pnmon_n_7,
      D(9) => i_pnmon_n_8,
      D(8) => i_pnmon_n_9,
      D(7) => i_pnmon_n_10,
      D(6) => i_pnmon_n_11,
      D(5) => i_pnmon_n_12,
      D(4) => i_pnmon_n_13,
      D(3) => i_pnmon_n_14,
      D(2) => i_pnmon_n_15,
      D(1) => i_pnmon_n_16,
      D(0) => i_pnmon_n_17,
      Q(22) => \pn_data_pn_reg_n_0_[22]\,
      Q(21) => \pn_data_pn_reg_n_0_[21]\,
      Q(20) => \pn_data_pn_reg_n_0_[20]\,
      Q(19) => \pn_data_pn_reg_n_0_[19]\,
      Q(18) => \pn_data_pn_reg_n_0_[18]\,
      Q(17) => \pn_data_pn_reg_n_0_[17]\,
      Q(16) => \pn_data_pn_reg_n_0_[16]\,
      Q(15) => \^q\(3),
      Q(14) => \pn_data_pn_reg_n_0_[14]\,
      Q(13) => \pn_data_pn_reg_n_0_[13]\,
      Q(12) => \pn_data_pn_reg_n_0_[12]\,
      Q(11) => \pn_data_pn_reg_n_0_[11]\,
      Q(10) => \pn_data_pn_reg_n_0_[10]\,
      Q(9) => \pn_data_pn_reg_n_0_[9]\,
      Q(8) => \pn_data_pn_reg_n_0_[8]\,
      Q(7) => \pn_data_pn_reg_n_0_[7]\,
      Q(6) => pn_data_pn(6),
      Q(5 downto 3) => \^q\(2 downto 0),
      Q(2 downto 0) => pn_data_pn(2 downto 0),
      adc_data(6 downto 0) => adc_data(6 downto 0),
      adc_pn_match_d_reg_0 => adc_pn_match_d_reg,
      adc_pn_match_d_reg_1 => adc_pn_match_d_reg_0,
      adc_pn_match_z_reg_0 => adc_pn_match_z_reg,
      adc_pn_oos_int_reg_0 => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      link_clk => link_clk,
      \pn_data_pn_reg[8]\(15 downto 0) => \pn_data_pn_reg[8]_0\(15 downto 0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
\pn_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_17,
      Q => pn_data_pn(0),
      R => '0'
    );
\pn_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_7,
      Q => \pn_data_pn_reg_n_0_[10]\,
      R => '0'
    );
\pn_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_6,
      Q => \pn_data_pn_reg_n_0_[11]\,
      R => '0'
    );
\pn_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_5,
      Q => \pn_data_pn_reg_n_0_[12]\,
      R => '0'
    );
\pn_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_4,
      Q => \pn_data_pn_reg_n_0_[13]\,
      R => '0'
    );
\pn_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_3,
      Q => \pn_data_pn_reg_n_0_[14]\,
      R => '0'
    );
\pn_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_2,
      Q => \^q\(3),
      R => '0'
    );
\pn_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(0),
      Q => \pn_data_pn_reg_n_0_[16]\,
      R => '0'
    );
\pn_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(1),
      Q => \pn_data_pn_reg_n_0_[17]\,
      R => '0'
    );
\pn_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(2),
      Q => \pn_data_pn_reg_n_0_[18]\,
      R => '0'
    );
\pn_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => \^q\(0),
      Q => \pn_data_pn_reg_n_0_[19]\,
      R => '0'
    );
\pn_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_16,
      Q => pn_data_pn(1),
      R => '0'
    );
\pn_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => \^q\(1),
      Q => \pn_data_pn_reg_n_0_[20]\,
      R => '0'
    );
\pn_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => \^q\(2),
      Q => \pn_data_pn_reg_n_0_[21]\,
      R => '0'
    );
\pn_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(6),
      Q => \pn_data_pn_reg_n_0_[22]\,
      R => '0'
    );
\pn_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_15,
      Q => pn_data_pn(2),
      R => '0'
    );
\pn_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_14,
      Q => \^q\(0),
      R => '0'
    );
\pn_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_13,
      Q => \^q\(1),
      R => '0'
    );
\pn_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_12,
      Q => \^q\(2),
      R => '0'
    );
\pn_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_11,
      Q => pn_data_pn(6),
      R => '0'
    );
\pn_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_10,
      Q => \pn_data_pn_reg_n_0_[7]\,
      R => '0'
    );
\pn_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_9,
      Q => \pn_data_pn_reg_n_0_[8]\,
      R => '0'
    );
\pn_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_8,
      Q => \pn_data_pn_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_26 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    link_clk : in STD_LOGIC;
    adc_pn_match_z_reg : in STD_LOGIC;
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    adc_pn_match_d_reg_0 : in STD_LOGIC;
    \pn_data_pn_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_26 : entity is "ad_ip_jesd204_tpl_adc_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_26 is
  signal i_pnmon_n_10 : STD_LOGIC;
  signal i_pnmon_n_11 : STD_LOGIC;
  signal i_pnmon_n_12 : STD_LOGIC;
  signal i_pnmon_n_13 : STD_LOGIC;
  signal i_pnmon_n_14 : STD_LOGIC;
  signal i_pnmon_n_15 : STD_LOGIC;
  signal i_pnmon_n_16 : STD_LOGIC;
  signal i_pnmon_n_17 : STD_LOGIC;
  signal i_pnmon_n_18 : STD_LOGIC;
  signal i_pnmon_n_3 : STD_LOGIC;
  signal i_pnmon_n_4 : STD_LOGIC;
  signal i_pnmon_n_5 : STD_LOGIC;
  signal i_pnmon_n_6 : STD_LOGIC;
  signal i_pnmon_n_7 : STD_LOGIC;
  signal i_pnmon_n_8 : STD_LOGIC;
  signal i_pnmon_n_9 : STD_LOGIC;
  signal pn_data_pn : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^pn_data_pn_reg[15]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pn_data_pn_reg_n_0_[10]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[11]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[12]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[13]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[14]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[16]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[17]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[18]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[19]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[20]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[21]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[22]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[7]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[8]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[9]\ : STD_LOGIC;
begin
  \pn_data_pn_reg[15]_0\(3 downto 0) <= \^pn_data_pn_reg[15]_0\(3 downto 0);
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_27
     port map (
      D(15) => i_pnmon_n_3,
      D(14) => i_pnmon_n_4,
      D(13) => i_pnmon_n_5,
      D(12) => i_pnmon_n_6,
      D(11) => i_pnmon_n_7,
      D(10) => i_pnmon_n_8,
      D(9) => i_pnmon_n_9,
      D(8) => i_pnmon_n_10,
      D(7) => i_pnmon_n_11,
      D(6) => i_pnmon_n_12,
      D(5) => i_pnmon_n_13,
      D(4) => i_pnmon_n_14,
      D(3) => i_pnmon_n_15,
      D(2) => i_pnmon_n_16,
      D(1) => i_pnmon_n_17,
      D(0) => i_pnmon_n_18,
      E(0) => E(0),
      Q(22) => \pn_data_pn_reg_n_0_[22]\,
      Q(21) => \pn_data_pn_reg_n_0_[21]\,
      Q(20) => \pn_data_pn_reg_n_0_[20]\,
      Q(19) => \pn_data_pn_reg_n_0_[19]\,
      Q(18) => \pn_data_pn_reg_n_0_[18]\,
      Q(17) => \pn_data_pn_reg_n_0_[17]\,
      Q(16) => \pn_data_pn_reg_n_0_[16]\,
      Q(15) => \^pn_data_pn_reg[15]_0\(3),
      Q(14) => \pn_data_pn_reg_n_0_[14]\,
      Q(13) => \pn_data_pn_reg_n_0_[13]\,
      Q(12) => \pn_data_pn_reg_n_0_[12]\,
      Q(11) => \pn_data_pn_reg_n_0_[11]\,
      Q(10) => \pn_data_pn_reg_n_0_[10]\,
      Q(9) => \pn_data_pn_reg_n_0_[9]\,
      Q(8) => \pn_data_pn_reg_n_0_[8]\,
      Q(7) => \pn_data_pn_reg_n_0_[7]\,
      Q(6) => pn_data_pn(6),
      Q(5 downto 3) => \^pn_data_pn_reg[15]_0\(2 downto 0),
      Q(2 downto 0) => pn_data_pn(2 downto 0),
      adc_data(6 downto 0) => adc_data(6 downto 0),
      adc_pn_match_d_reg_0 => adc_pn_match_d_reg,
      adc_pn_match_d_reg_1 => adc_pn_match_d_reg_0,
      adc_pn_match_z_reg_0 => adc_pn_match_z_reg,
      adc_pn_oos_int_reg_0 => adc_pn_oos_int_reg,
      link_clk => link_clk,
      \pn_data_pn_reg[9]\(15 downto 0) => Q(15 downto 0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
\pn_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_18,
      Q => pn_data_pn(0),
      R => '0'
    );
\pn_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_8,
      Q => \pn_data_pn_reg_n_0_[10]\,
      R => '0'
    );
\pn_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_7,
      Q => \pn_data_pn_reg_n_0_[11]\,
      R => '0'
    );
\pn_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_6,
      Q => \pn_data_pn_reg_n_0_[12]\,
      R => '0'
    );
\pn_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_5,
      Q => \pn_data_pn_reg_n_0_[13]\,
      R => '0'
    );
\pn_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_4,
      Q => \pn_data_pn_reg_n_0_[14]\,
      R => '0'
    );
\pn_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_3,
      Q => \^pn_data_pn_reg[15]_0\(3),
      R => '0'
    );
\pn_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(0),
      Q => \pn_data_pn_reg_n_0_[16]\,
      R => '0'
    );
\pn_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(1),
      Q => \pn_data_pn_reg_n_0_[17]\,
      R => '0'
    );
\pn_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(2),
      Q => \pn_data_pn_reg_n_0_[18]\,
      R => '0'
    );
\pn_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => \^pn_data_pn_reg[15]_0\(0),
      Q => \pn_data_pn_reg_n_0_[19]\,
      R => '0'
    );
\pn_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_17,
      Q => pn_data_pn(1),
      R => '0'
    );
\pn_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => \^pn_data_pn_reg[15]_0\(1),
      Q => \pn_data_pn_reg_n_0_[20]\,
      R => '0'
    );
\pn_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => \^pn_data_pn_reg[15]_0\(2),
      Q => \pn_data_pn_reg_n_0_[21]\,
      R => '0'
    );
\pn_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(6),
      Q => \pn_data_pn_reg_n_0_[22]\,
      R => '0'
    );
\pn_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_16,
      Q => pn_data_pn(2),
      R => '0'
    );
\pn_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_15,
      Q => \^pn_data_pn_reg[15]_0\(0),
      R => '0'
    );
\pn_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_14,
      Q => \^pn_data_pn_reg[15]_0\(1),
      R => '0'
    );
\pn_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_13,
      Q => \^pn_data_pn_reg[15]_0\(2),
      R => '0'
    );
\pn_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_12,
      Q => pn_data_pn(6),
      R => '0'
    );
\pn_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_11,
      Q => \pn_data_pn_reg_n_0_[7]\,
      R => '0'
    );
\pn_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_10,
      Q => \pn_data_pn_reg_n_0_[8]\,
      R => '0'
    );
\pn_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_9,
      Q => \pn_data_pn_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_8 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    adc_pn_match_z_reg : in STD_LOGIC;
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_data : in STD_LOGIC_VECTOR ( 6 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    \pn_data_pn_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_8 : entity is "ad_ip_jesd204_tpl_adc_pnmon";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_8 is
  signal i_pnmon_n_10 : STD_LOGIC;
  signal i_pnmon_n_11 : STD_LOGIC;
  signal i_pnmon_n_12 : STD_LOGIC;
  signal i_pnmon_n_13 : STD_LOGIC;
  signal i_pnmon_n_14 : STD_LOGIC;
  signal i_pnmon_n_15 : STD_LOGIC;
  signal i_pnmon_n_16 : STD_LOGIC;
  signal i_pnmon_n_17 : STD_LOGIC;
  signal i_pnmon_n_2 : STD_LOGIC;
  signal i_pnmon_n_3 : STD_LOGIC;
  signal i_pnmon_n_4 : STD_LOGIC;
  signal i_pnmon_n_5 : STD_LOGIC;
  signal i_pnmon_n_6 : STD_LOGIC;
  signal i_pnmon_n_7 : STD_LOGIC;
  signal i_pnmon_n_8 : STD_LOGIC;
  signal i_pnmon_n_9 : STD_LOGIC;
  signal pn_data_pn : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^pn_data_pn_reg[15]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \pn_data_pn_reg_n_0_[10]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[11]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[12]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[13]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[14]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[16]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[17]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[18]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[19]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[20]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[21]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[22]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[7]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[8]\ : STD_LOGIC;
  signal \pn_data_pn_reg_n_0_[9]\ : STD_LOGIC;
begin
  \pn_data_pn_reg[15]_0\(0) <= \^pn_data_pn_reg[15]_0\(0);
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_pnmon_9
     port map (
      D(15) => i_pnmon_n_2,
      D(14) => i_pnmon_n_3,
      D(13) => i_pnmon_n_4,
      D(12) => i_pnmon_n_5,
      D(11) => i_pnmon_n_6,
      D(10) => i_pnmon_n_7,
      D(9) => i_pnmon_n_8,
      D(8) => i_pnmon_n_9,
      D(7) => i_pnmon_n_10,
      D(6) => i_pnmon_n_11,
      D(5) => i_pnmon_n_12,
      D(4) => i_pnmon_n_13,
      D(3) => i_pnmon_n_14,
      D(2) => i_pnmon_n_15,
      D(1) => i_pnmon_n_16,
      D(0) => i_pnmon_n_17,
      Q(22) => \pn_data_pn_reg_n_0_[22]\,
      Q(21) => \pn_data_pn_reg_n_0_[21]\,
      Q(20) => \pn_data_pn_reg_n_0_[20]\,
      Q(19) => \pn_data_pn_reg_n_0_[19]\,
      Q(18) => \pn_data_pn_reg_n_0_[18]\,
      Q(17) => \pn_data_pn_reg_n_0_[17]\,
      Q(16) => \pn_data_pn_reg_n_0_[16]\,
      Q(15) => \^pn_data_pn_reg[15]_0\(0),
      Q(14) => \pn_data_pn_reg_n_0_[14]\,
      Q(13) => \pn_data_pn_reg_n_0_[13]\,
      Q(12) => \pn_data_pn_reg_n_0_[12]\,
      Q(11) => \pn_data_pn_reg_n_0_[11]\,
      Q(10) => \pn_data_pn_reg_n_0_[10]\,
      Q(9) => \pn_data_pn_reg_n_0_[9]\,
      Q(8) => \pn_data_pn_reg_n_0_[8]\,
      Q(7) => \pn_data_pn_reg_n_0_[7]\,
      Q(6 downto 0) => pn_data_pn(6 downto 0),
      adc_data(6 downto 0) => adc_data(6 downto 0),
      adc_pn_match_d_reg_0 => adc_pn_match_d_reg,
      adc_pn_match_z_reg_0 => adc_pn_match_z_reg,
      adc_pn_oos_int_reg_0 => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      link_clk => link_clk,
      \pn_data_pn_reg[8]\(15 downto 0) => Q(15 downto 0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
\pn_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_17,
      Q => pn_data_pn(0),
      R => '0'
    );
\pn_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_7,
      Q => \pn_data_pn_reg_n_0_[10]\,
      R => '0'
    );
\pn_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_6,
      Q => \pn_data_pn_reg_n_0_[11]\,
      R => '0'
    );
\pn_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_5,
      Q => \pn_data_pn_reg_n_0_[12]\,
      R => '0'
    );
\pn_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_4,
      Q => \pn_data_pn_reg_n_0_[13]\,
      R => '0'
    );
\pn_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_3,
      Q => \pn_data_pn_reg_n_0_[14]\,
      R => '0'
    );
\pn_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_2,
      Q => \^pn_data_pn_reg[15]_0\(0),
      R => '0'
    );
\pn_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(0),
      Q => \pn_data_pn_reg_n_0_[16]\,
      R => '0'
    );
\pn_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(1),
      Q => \pn_data_pn_reg_n_0_[17]\,
      R => '0'
    );
\pn_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(2),
      Q => \pn_data_pn_reg_n_0_[18]\,
      R => '0'
    );
\pn_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(3),
      Q => \pn_data_pn_reg_n_0_[19]\,
      R => '0'
    );
\pn_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_16,
      Q => pn_data_pn(1),
      R => '0'
    );
\pn_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(4),
      Q => \pn_data_pn_reg_n_0_[20]\,
      R => '0'
    );
\pn_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(5),
      Q => \pn_data_pn_reg_n_0_[21]\,
      R => '0'
    );
\pn_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => pn_data_pn(6),
      Q => \pn_data_pn_reg_n_0_[22]\,
      R => '0'
    );
\pn_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_15,
      Q => pn_data_pn(2),
      R => '0'
    );
\pn_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_14,
      Q => pn_data_pn(3),
      R => '0'
    );
\pn_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_13,
      Q => pn_data_pn(4),
      R => '0'
    );
\pn_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_12,
      Q => pn_data_pn(5),
      R => '0'
    );
\pn_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_11,
      Q => pn_data_pn(6),
      R => '0'
    );
\pn_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_10,
      Q => \pn_data_pn_reg_n_0_[7]\,
      R => '0'
    );
\pn_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_9,
      Q => \pn_data_pn_reg_n_0_[8]\,
      R => '0'
    );
\pn_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => \pn_data_pn_reg[22]_0\(0),
      D => i_pnmon_n_8,
      Q => \pn_data_pn_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel is
  port (
    up_adc_lb_enb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_adc_dfmt_se : out STD_LOGIC;
    up_adc_pn_sel : out STD_LOGIC;
    \up_wack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_softspan_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    data1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_xfer_count_reg[2]\ : out STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \d_data_cntrl_int_reg[75]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_adc_dfmt_se0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_7_in : in STD_LOGIC;
    up_rack_int_reg_0 : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_adc_softspan_int_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_crc_err_int1 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_0 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal up_adc_pn_err_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_err_s : STD_LOGIC;
  signal up_adc_pn_oos_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_oos_s : STD_LOGIC;
  signal \^up_adc_pn_sel\ : STD_LOGIC;
  signal up_adc_pn_type : STD_LOGIC;
  signal up_adc_pnseq_sel_m : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^up_adc_pnseq_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal up_adc_softspan_int : STD_LOGIC_VECTOR ( 1 to 1 );
  signal up_rdata_int : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \up_rdata_int[1]_i_2__7_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[1]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[2]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[3]_i_1\ : label is "soft_lutpair234";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  data1(1 downto 0) <= \^data1\(1 downto 0);
  up_adc_pn_sel <= \^up_adc_pn_sel\;
  \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) <= \^up_adc_pnseq_sel_reg[3]_0\(3 downto 0);
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__1\
     port map (
      AR(0) => AR(0),
      D(6 downto 4) => \^d\(2 downto 0),
      D(3 downto 0) => up_adc_pnseq_sel_m(3 downto 0),
      E(0) => E(0),
      \d_data_cntrl_int_reg[75]_0\(2 downto 0) => \d_data_cntrl_int_reg[75]\(2 downto 0),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk,
      p_0_in => p_0_in,
      \rx_data_reg[7]\(0) => \rx_data_reg[7]\(0),
      s_axi_aclk => s_axi_aclk,
      \up_xfer_count_reg[2]_0\ => \up_xfer_count_reg[2]\
    );
i_xfer_status: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__1\
     port map (
      AR(0) => AR(0),
      Q(1) => up_adc_pn_err_s,
      Q(0) => up_adc_pn_oos_s,
      link_clk => link_clk,
      p_0_in => p_0_in,
      pn_err_s(0) => pn_err_s(0),
      pn_oos_s(0) => pn_oos_s(0),
      s_axi_aclk => s_axi_aclk
    );
\up_adc_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(0),
      Q => \up_adc_data_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(1),
      Q => data4(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(2),
      Q => \up_adc_data_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(3),
      Q => \up_adc_data_sel_reg[3]_0\(2),
      R => p_0_in
    );
up_adc_dfmt_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => Q(4),
      Q => \^d\(1),
      R => p_0_in
    );
up_adc_dfmt_se_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => Q(6),
      Q => up_adc_dfmt_se,
      R => p_0_in
    );
up_adc_dfmt_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => Q(5),
      Q => \^d\(2),
      R => p_0_in
    );
up_adc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => Q(0),
      Q => \^d\(0),
      R => p_0_in
    );
up_adc_lb_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => Q(8),
      Q => up_adc_lb_enb,
      R => p_0_in
    );
up_adc_pn_err_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_0,
      I3 => up_adc_pn_oos_int_reg_1,
      I4 => up_adc_pn_err_s,
      I5 => \^data1\(1),
      O => up_adc_pn_err_int_i_1_n_0
    );
up_adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_err_int_i_1_n_0,
      Q => \^data1\(1),
      R => p_0_in
    );
up_adc_pn_oos_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(1),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_0,
      I3 => up_adc_pn_oos_int_reg_1,
      I4 => up_adc_pn_oos_s,
      I5 => \^data1\(0),
      O => up_adc_pn_oos_int_i_1_n_0
    );
up_adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_oos_int_i_1_n_0,
      Q => \^data1\(0),
      R => p_0_in
    );
up_adc_pn_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => Q(7),
      Q => \^up_adc_pn_sel\,
      R => p_0_in
    );
up_adc_pn_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_dfmt_se0,
      D => Q(1),
      Q => up_adc_pn_type,
      R => p_0_in
    );
\up_adc_pnseq_sel_m[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(0),
      I1 => \^up_adc_pn_sel\,
      I2 => up_adc_pn_type,
      O => p_1_in(0)
    );
\up_adc_pnseq_sel_m[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(1),
      I1 => \^up_adc_pn_sel\,
      I2 => up_adc_pn_type,
      O => p_1_in(1)
    );
\up_adc_pnseq_sel_m[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(2),
      I1 => \^up_adc_pn_sel\,
      I2 => up_adc_pn_type,
      O => p_1_in(2)
    );
\up_adc_pnseq_sel_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(3),
      I1 => \^up_adc_pn_sel\,
      I2 => up_adc_pn_type,
      O => p_1_in(3)
    );
\up_adc_pnseq_sel_m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(0),
      Q => up_adc_pnseq_sel_m(0),
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(1),
      Q => up_adc_pnseq_sel_m(1),
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(2),
      Q => up_adc_pnseq_sel_m(2),
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(3),
      Q => up_adc_pnseq_sel_m(3),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(9),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(10),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(11),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(2),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => Q(12),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(3),
      R => p_0_in
    );
\up_adc_softspan_int_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_softspan_int_reg[2]_1\(0),
      D => Q(0),
      Q => \up_adc_softspan_int_reg[2]_0\(0),
      S => p_0_in
    );
\up_adc_softspan_int_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_softspan_int_reg[2]_1\(0),
      D => Q(1),
      Q => up_adc_softspan_int(1),
      S => p_0_in
    );
\up_adc_softspan_int_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_softspan_int_reg[2]_1\(0),
      D => Q(2),
      Q => \up_adc_softspan_int_reg[2]_0\(1),
      S => p_0_in
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_int_reg_0,
      Q => \up_rack_s__0\(0),
      R => p_0_in
    );
\up_rdata_int[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => up_adc_softspan_int(1),
      I1 => \up_rdata_int_reg[1]_0\,
      I2 => \up_rdata_int_reg[1]_1\(3),
      I3 => \up_rdata_int[1]_i_2__7_n_0\,
      O => up_rdata_int(1)
    );
\up_rdata_int[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0AA0000CC"
    )
        port map (
      I0 => data4(1),
      I1 => up_adc_pn_type,
      I2 => \^data1\(0),
      I3 => \up_rdata_int_reg[1]_1\(1),
      I4 => \up_rdata_int_reg[1]_1\(2),
      I5 => \up_rdata_int_reg[1]_1\(0),
      O => \up_rdata_int[1]_i_2__7_n_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(0),
      Q => \up_rdata_int_reg[24]_0\(0),
      R => SR(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(6),
      Q => \up_rdata_int_reg[24]_0\(7),
      R => SR(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(7),
      Q => \up_rdata_int_reg[24]_0\(8),
      R => SR(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(8),
      Q => \up_rdata_int_reg[24]_0\(9),
      R => SR(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(9),
      Q => \up_rdata_int_reg[24]_0\(10),
      R => SR(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(10),
      Q => \up_rdata_int_reg[24]_0\(11),
      R => SR(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(11),
      Q => \up_rdata_int_reg[24]_0\(12),
      R => SR(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_int(1),
      Q => \up_rdata_int_reg[24]_0\(1),
      R => SR(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(12),
      Q => \up_rdata_int_reg[24]_0\(13),
      R => SR(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(1),
      Q => \up_rdata_int_reg[24]_0\(2),
      R => SR(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(2),
      Q => \up_rdata_int_reg[24]_0\(3),
      R => SR(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(3),
      Q => \up_rdata_int_reg[24]_0\(4),
      R => SR(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(4),
      Q => \up_rdata_int_reg[24]_0\(5),
      R => SR(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(5),
      Q => \up_rdata_int_reg[24]_0\(6),
      R => SR(0)
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_7_in,
      Q => \up_wack_s__0\(0),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized0\ is
  port (
    up_adc_lb_enb_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_adc_dfmt_se_reg_0 : out STD_LOGIC;
    up_adc_pn_sel_reg_0 : out STD_LOGIC;
    \up_wack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data1__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_adc_softspan_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[75]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_adc_pn_type_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    up_wack_int_reg_0 : in STD_LOGIC;
    up_rack_int_reg_0 : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_xfer_toggle_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_crc_err_int1 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_0 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized0\ : entity is "up_adc_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data1__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data4__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal up_adc_pn_err_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_err_s : STD_LOGIC;
  signal up_adc_pn_oos_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_oos_s : STD_LOGIC;
  signal \^up_adc_pn_sel_reg_0\ : STD_LOGIC;
  signal up_adc_pn_type_reg_n_0 : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_adc_pnseq_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_adc_softspan_int_reg_n_0_[1]\ : STD_LOGIC;
  signal up_rdata_int : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \up_rdata_int[1]_i_2__6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[0]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[1]_i_1__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[2]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[3]_i_1__0\ : label is "soft_lutpair238";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  \data1__0\(1 downto 0) <= \^data1__0\(1 downto 0);
  up_adc_pn_sel_reg_0 <= \^up_adc_pn_sel_reg_0\;
  \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) <= \^up_adc_pnseq_sel_reg[3]_0\(3 downto 0);
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__2\
     port map (
      AR(0) => AR(0),
      D(6 downto 4) => \^d\(2 downto 0),
      D(3) => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      D(2) => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      D(1) => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      D(0) => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      \d_data_cntrl_int_reg[75]_0\(2 downto 0) => \d_data_cntrl_int_reg[75]\(2 downto 0),
      \d_data_cntrl_int_reg[8]_0\(0) => \d_data_cntrl_int_reg[8]\(0),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk,
      p_0_in => p_0_in,
      \rx_data_reg[23]\(0) => \rx_data_reg[23]\(0),
      s_axi_aclk => s_axi_aclk,
      up_xfer_toggle_reg_0 => up_xfer_toggle_reg
    );
i_xfer_status: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__2\
     port map (
      AR(0) => AR(0),
      Q(1) => up_adc_pn_err_s,
      Q(0) => up_adc_pn_oos_s,
      link_clk => link_clk,
      p_0_in => p_0_in,
      pn_err_s(0) => pn_err_s(0),
      pn_oos_s(0) => pn_oos_s(0),
      s_axi_aclk => s_axi_aclk
    );
\up_adc_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(0),
      Q => \up_adc_data_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(1),
      Q => \data4__0\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(2),
      Q => \up_adc_data_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(3),
      Q => \up_adc_data_sel_reg[3]_0\(2),
      R => p_0_in
    );
up_adc_dfmt_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(4),
      Q => \^d\(1),
      R => p_0_in
    );
up_adc_dfmt_se_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(6),
      Q => up_adc_dfmt_se_reg_0,
      R => p_0_in
    );
up_adc_dfmt_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(5),
      Q => \^d\(2),
      R => p_0_in
    );
up_adc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(0),
      Q => \^d\(0),
      R => p_0_in
    );
up_adc_lb_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(8),
      Q => up_adc_lb_enb_reg_0,
      R => p_0_in
    );
up_adc_pn_err_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_0,
      I3 => up_adc_pn_oos_int_reg_1,
      I4 => up_adc_pn_err_s,
      I5 => \^data1__0\(1),
      O => up_adc_pn_err_int_i_1_n_0
    );
up_adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_err_int_i_1_n_0,
      Q => \^data1__0\(1),
      R => p_0_in
    );
up_adc_pn_oos_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(1),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_0,
      I3 => up_adc_pn_oos_int_reg_1,
      I4 => up_adc_pn_oos_s,
      I5 => \^data1__0\(0),
      O => up_adc_pn_oos_int_i_1_n_0
    );
up_adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_oos_int_i_1_n_0,
      Q => \^data1__0\(0),
      R => p_0_in
    );
up_adc_pn_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(7),
      Q => \^up_adc_pn_sel_reg_0\,
      R => p_0_in
    );
up_adc_pn_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(1),
      Q => up_adc_pn_type_reg_n_0,
      R => p_0_in
    );
\up_adc_pnseq_sel_m[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(0),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[0]_i_1__0_n_0\
    );
\up_adc_pnseq_sel_m[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(1),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[1]_i_1__0_n_0\
    );
\up_adc_pnseq_sel_m[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(2),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[2]_i_1__0_n_0\
    );
\up_adc_pnseq_sel_m[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(3),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[3]_i_1__0_n_0\
    );
\up_adc_pnseq_sel_m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[0]_i_1__0_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[1]_i_1__0_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[2]_i_1__0_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[3]_i_1__0_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(9),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(10),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(11),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(2),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(12),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(3),
      R => p_0_in
    );
\up_adc_softspan_int_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(0),
      Q => \up_adc_softspan_int_reg[2]_0\(0),
      S => p_0_in
    );
\up_adc_softspan_int_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(1),
      Q => \up_adc_softspan_int_reg_n_0_[1]\,
      S => p_0_in
    );
\up_adc_softspan_int_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(2),
      Q => \up_adc_softspan_int_reg[2]_0\(1),
      S => p_0_in
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_int_reg_0,
      Q => \up_rack_s__0\(0),
      R => p_0_in
    );
\up_rdata_int[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \up_adc_softspan_int_reg_n_0_[1]\,
      I1 => \up_rdata_int_reg[1]_0\,
      I2 => \up_rdata_int_reg[1]_1\(3),
      I3 => \up_rdata_int[1]_i_2__6_n_0\,
      O => up_rdata_int(1)
    );
\up_rdata_int[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0AA0000CC"
    )
        port map (
      I0 => \data4__0\(1),
      I1 => up_adc_pn_type_reg_n_0,
      I2 => \^data1__0\(0),
      I3 => \up_rdata_int_reg[1]_1\(1),
      I4 => \up_rdata_int_reg[1]_1\(2),
      I5 => \up_rdata_int_reg[1]_1\(0),
      O => \up_rdata_int[1]_i_2__6_n_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(0),
      Q => \up_rdata_int_reg[24]_0\(0),
      R => SR(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(6),
      Q => \up_rdata_int_reg[24]_0\(7),
      R => SR(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(7),
      Q => \up_rdata_int_reg[24]_0\(8),
      R => SR(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(8),
      Q => \up_rdata_int_reg[24]_0\(9),
      R => SR(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(9),
      Q => \up_rdata_int_reg[24]_0\(10),
      R => SR(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(10),
      Q => \up_rdata_int_reg[24]_0\(11),
      R => SR(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(11),
      Q => \up_rdata_int_reg[24]_0\(12),
      R => SR(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_int(1),
      Q => \up_rdata_int_reg[24]_0\(1),
      R => SR(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(12),
      Q => \up_rdata_int_reg[24]_0\(13),
      R => SR(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(1),
      Q => \up_rdata_int_reg[24]_0\(2),
      R => SR(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(2),
      Q => \up_rdata_int_reg[24]_0\(3),
      R => SR(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(3),
      Q => \up_rdata_int_reg[24]_0\(4),
      R => SR(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(4),
      Q => \up_rdata_int_reg[24]_0\(5),
      R => SR(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(5),
      Q => \up_rdata_int_reg[24]_0\(6),
      R => SR(0)
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_int_reg_0,
      Q => \up_wack_s__0\(0),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized1\ is
  port (
    up_adc_lb_enb_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_adc_dfmt_se_reg_0 : out STD_LOGIC;
    up_adc_pn_sel_reg_0 : out STD_LOGIC;
    \up_wack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[39]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data1__1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_adc_softspan_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[75]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_adc_pn_type_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    up_wack_int_reg_0 : in STD_LOGIC;
    up_rack_int_reg_0 : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_xfer_toggle_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_crc_err_int1 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_0 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized1\ : entity is "up_adc_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data1__1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data4__1\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal up_adc_pn_err_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_err_s : STD_LOGIC;
  signal up_adc_pn_oos_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_oos_s : STD_LOGIC;
  signal \^up_adc_pn_sel_reg_0\ : STD_LOGIC;
  signal up_adc_pn_type_reg_n_0 : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_adc_pnseq_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_adc_softspan_int_reg_n_0_[1]\ : STD_LOGIC;
  signal up_rdata_int : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \up_rdata_int[1]_i_2__5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[0]_i_1__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[1]_i_1__1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[2]_i_1__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[3]_i_1__1\ : label is "soft_lutpair242";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  \data1__1\(1 downto 0) <= \^data1__1\(1 downto 0);
  up_adc_pn_sel_reg_0 <= \^up_adc_pn_sel_reg_0\;
  \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) <= \^up_adc_pnseq_sel_reg[3]_0\(3 downto 0);
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__3\
     port map (
      AR(0) => AR(0),
      D(6 downto 4) => \^d\(2 downto 0),
      D(3) => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      D(2) => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      D(1) => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      D(0) => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      \d_data_cntrl_int_reg[75]_0\(2 downto 0) => \d_data_cntrl_int_reg[75]\(2 downto 0),
      \d_data_cntrl_int_reg[8]_0\(0) => \d_data_cntrl_int_reg[8]\(0),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk,
      p_0_in => p_0_in,
      \rx_data_reg[39]\(0) => \rx_data_reg[39]\(0),
      s_axi_aclk => s_axi_aclk,
      up_xfer_toggle_reg_0 => up_xfer_toggle_reg
    );
i_xfer_status: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__3\
     port map (
      AR(0) => AR(0),
      Q(1) => up_adc_pn_err_s,
      Q(0) => up_adc_pn_oos_s,
      link_clk => link_clk,
      p_0_in => p_0_in,
      pn_err_s(0) => pn_err_s(0),
      pn_oos_s(0) => pn_oos_s(0),
      s_axi_aclk => s_axi_aclk
    );
\up_adc_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(0),
      Q => \up_adc_data_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(1),
      Q => \data4__1\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(2),
      Q => \up_adc_data_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(3),
      Q => \up_adc_data_sel_reg[3]_0\(2),
      R => p_0_in
    );
up_adc_dfmt_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(4),
      Q => \^d\(1),
      R => p_0_in
    );
up_adc_dfmt_se_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(6),
      Q => up_adc_dfmt_se_reg_0,
      R => p_0_in
    );
up_adc_dfmt_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(5),
      Q => \^d\(2),
      R => p_0_in
    );
up_adc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(0),
      Q => \^d\(0),
      R => p_0_in
    );
up_adc_lb_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(8),
      Q => up_adc_lb_enb_reg_0,
      R => p_0_in
    );
up_adc_pn_err_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_0,
      I3 => up_adc_pn_oos_int_reg_1,
      I4 => up_adc_pn_err_s,
      I5 => \^data1__1\(1),
      O => up_adc_pn_err_int_i_1_n_0
    );
up_adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_err_int_i_1_n_0,
      Q => \^data1__1\(1),
      R => p_0_in
    );
up_adc_pn_oos_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(1),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_0,
      I3 => up_adc_pn_oos_int_reg_1,
      I4 => up_adc_pn_oos_s,
      I5 => \^data1__1\(0),
      O => up_adc_pn_oos_int_i_1_n_0
    );
up_adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_oos_int_i_1_n_0,
      Q => \^data1__1\(0),
      R => p_0_in
    );
up_adc_pn_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(7),
      Q => \^up_adc_pn_sel_reg_0\,
      R => p_0_in
    );
up_adc_pn_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(1),
      Q => up_adc_pn_type_reg_n_0,
      R => p_0_in
    );
\up_adc_pnseq_sel_m[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(0),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[0]_i_1__1_n_0\
    );
\up_adc_pnseq_sel_m[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(1),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[1]_i_1__1_n_0\
    );
\up_adc_pnseq_sel_m[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(2),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[2]_i_1__1_n_0\
    );
\up_adc_pnseq_sel_m[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(3),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[3]_i_1__1_n_0\
    );
\up_adc_pnseq_sel_m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[0]_i_1__1_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[1]_i_1__1_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[2]_i_1__1_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[3]_i_1__1_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(9),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(10),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(11),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(2),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(12),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(3),
      R => p_0_in
    );
\up_adc_softspan_int_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(0),
      Q => \up_adc_softspan_int_reg[2]_0\(0),
      S => p_0_in
    );
\up_adc_softspan_int_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(1),
      Q => \up_adc_softspan_int_reg_n_0_[1]\,
      S => p_0_in
    );
\up_adc_softspan_int_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(2),
      Q => \up_adc_softspan_int_reg[2]_0\(1),
      S => p_0_in
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_int_reg_0,
      Q => \up_rack_s__0\(0),
      R => p_0_in
    );
\up_rdata_int[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \up_adc_softspan_int_reg_n_0_[1]\,
      I1 => \up_rdata_int_reg[1]_0\,
      I2 => \up_rdata_int_reg[1]_1\(3),
      I3 => \up_rdata_int[1]_i_2__5_n_0\,
      O => up_rdata_int(1)
    );
\up_rdata_int[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0AA0000CC"
    )
        port map (
      I0 => \data4__1\(1),
      I1 => up_adc_pn_type_reg_n_0,
      I2 => \^data1__1\(0),
      I3 => \up_rdata_int_reg[1]_1\(1),
      I4 => \up_rdata_int_reg[1]_1\(2),
      I5 => \up_rdata_int_reg[1]_1\(0),
      O => \up_rdata_int[1]_i_2__5_n_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(0),
      Q => \up_rdata_int_reg[24]_0\(0),
      R => SR(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(6),
      Q => \up_rdata_int_reg[24]_0\(7),
      R => SR(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(7),
      Q => \up_rdata_int_reg[24]_0\(8),
      R => SR(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(8),
      Q => \up_rdata_int_reg[24]_0\(9),
      R => SR(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(9),
      Q => \up_rdata_int_reg[24]_0\(10),
      R => SR(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(10),
      Q => \up_rdata_int_reg[24]_0\(11),
      R => SR(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(11),
      Q => \up_rdata_int_reg[24]_0\(12),
      R => SR(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_int(1),
      Q => \up_rdata_int_reg[24]_0\(1),
      R => SR(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(12),
      Q => \up_rdata_int_reg[24]_0\(13),
      R => SR(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(1),
      Q => \up_rdata_int_reg[24]_0\(2),
      R => SR(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(2),
      Q => \up_rdata_int_reg[24]_0\(3),
      R => SR(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(3),
      Q => \up_rdata_int_reg[24]_0\(4),
      R => SR(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(4),
      Q => \up_rdata_int_reg[24]_0\(5),
      R => SR(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(5),
      Q => \up_rdata_int_reg[24]_0\(6),
      R => SR(0)
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_int_reg_0,
      Q => \up_wack_s__0\(0),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized2\ is
  port (
    up_adc_lb_enb_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_adc_dfmt_se_reg_0 : out STD_LOGIC;
    up_adc_pn_sel_reg_0 : out STD_LOGIC;
    \up_wack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[55]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_adc_pn_err_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_adc_pn_err_int_reg_1 : out STD_LOGIC;
    up_adc_pn_oos_int_reg_0 : out STD_LOGIC;
    \up_adc_softspan_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[75]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_adc_pn_type_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    up_wack_int_reg_0 : in STD_LOGIC;
    up_rack_int_reg_0 : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_xfer_toggle_reg : in STD_LOGIC;
    \data1__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data1__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_crc_err_int1 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_1 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized2\ : entity is "up_adc_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized2\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data1__2\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \data4__2\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal up_adc_pn_err_int_i_1_n_0 : STD_LOGIC;
  signal \^up_adc_pn_err_int_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal up_adc_pn_err_s : STD_LOGIC;
  signal up_adc_pn_oos_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_oos_s : STD_LOGIC;
  signal \^up_adc_pn_sel_reg_0\ : STD_LOGIC;
  signal up_adc_pn_type_reg_n_0 : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_adc_pnseq_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_adc_softspan_int_reg_n_0_[1]\ : STD_LOGIC;
  signal up_rdata_int : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \up_rdata_int[1]_i_2__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[0]_i_1__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[1]_i_1__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[2]_i_1__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[3]_i_1__2\ : label is "soft_lutpair246";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  up_adc_pn_err_int_reg_0(0) <= \^up_adc_pn_err_int_reg_0\(0);
  up_adc_pn_sel_reg_0 <= \^up_adc_pn_sel_reg_0\;
  \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) <= \^up_adc_pnseq_sel_reg[3]_0\(3 downto 0);
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__4\
     port map (
      AR(0) => AR(0),
      D(6 downto 4) => \^d\(2 downto 0),
      D(3) => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      D(2) => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      D(1) => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      D(0) => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      \d_data_cntrl_int_reg[75]_0\(2 downto 0) => \d_data_cntrl_int_reg[75]\(2 downto 0),
      \d_data_cntrl_int_reg[8]_0\(0) => \d_data_cntrl_int_reg[8]\(0),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk,
      p_0_in => p_0_in,
      \rx_data_reg[55]\(0) => \rx_data_reg[55]\(0),
      s_axi_aclk => s_axi_aclk,
      up_xfer_toggle_reg_0 => up_xfer_toggle_reg
    );
i_xfer_status: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__4\
     port map (
      AR(0) => AR(0),
      Q(1) => up_adc_pn_err_s,
      Q(0) => up_adc_pn_oos_s,
      link_clk => link_clk,
      p_0_in => p_0_in,
      pn_err_s(0) => pn_err_s(0),
      pn_oos_s(0) => pn_oos_s(0),
      s_axi_aclk => s_axi_aclk
    );
\up_adc_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(0),
      Q => \up_adc_data_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(1),
      Q => \data4__2\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(2),
      Q => \up_adc_data_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(3),
      Q => \up_adc_data_sel_reg[3]_0\(2),
      R => p_0_in
    );
up_adc_dfmt_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(4),
      Q => \^d\(1),
      R => p_0_in
    );
up_adc_dfmt_se_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(6),
      Q => up_adc_dfmt_se_reg_0,
      R => p_0_in
    );
up_adc_dfmt_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(5),
      Q => \^d\(2),
      R => p_0_in
    );
up_adc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(0),
      Q => \^d\(0),
      R => p_0_in
    );
up_adc_lb_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(8),
      Q => up_adc_lb_enb_reg_0,
      R => p_0_in
    );
up_adc_pn_err_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_1,
      I3 => up_adc_pn_oos_int_reg_2,
      I4 => up_adc_pn_err_s,
      I5 => \^up_adc_pn_err_int_reg_0\(0),
      O => up_adc_pn_err_int_i_1_n_0
    );
up_adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_err_int_i_1_n_0,
      Q => \^up_adc_pn_err_int_reg_0\(0),
      R => p_0_in
    );
up_adc_pn_oos_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(1),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_1,
      I3 => up_adc_pn_oos_int_reg_2,
      I4 => up_adc_pn_oos_s,
      I5 => \data1__2\(1),
      O => up_adc_pn_oos_int_i_1_n_0
    );
up_adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_oos_int_i_1_n_0,
      Q => \data1__2\(1),
      R => p_0_in
    );
up_adc_pn_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(7),
      Q => \^up_adc_pn_sel_reg_0\,
      R => p_0_in
    );
up_adc_pn_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(1),
      Q => up_adc_pn_type_reg_n_0,
      R => p_0_in
    );
\up_adc_pnseq_sel_m[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(0),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[0]_i_1__2_n_0\
    );
\up_adc_pnseq_sel_m[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(1),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[1]_i_1__2_n_0\
    );
\up_adc_pnseq_sel_m[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(2),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[2]_i_1__2_n_0\
    );
\up_adc_pnseq_sel_m[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(3),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[3]_i_1__2_n_0\
    );
\up_adc_pnseq_sel_m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[0]_i_1__2_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[1]_i_1__2_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[2]_i_1__2_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[3]_i_1__2_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(9),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(10),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(11),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(2),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(12),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(3),
      R => p_0_in
    );
\up_adc_softspan_int_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(0),
      Q => \up_adc_softspan_int_reg[2]_0\(0),
      S => p_0_in
    );
\up_adc_softspan_int_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(1),
      Q => \up_adc_softspan_int_reg_n_0_[1]\,
      S => p_0_in
    );
\up_adc_softspan_int_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(2),
      Q => \up_adc_softspan_int_reg[2]_0\(1),
      S => p_0_in
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_int_reg_0,
      Q => \up_rack_s__0\(0),
      R => p_0_in
    );
\up_rdata_int[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \up_adc_softspan_int_reg_n_0_[1]\,
      I1 => \up_rdata_int_reg[1]_0\,
      I2 => \up_rdata_int_reg[1]_1\(3),
      I3 => \up_rdata_int[1]_i_2__4_n_0\,
      O => up_rdata_int(1)
    );
\up_rdata_int[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0AA0000CC"
    )
        port map (
      I0 => \data4__2\(1),
      I1 => up_adc_pn_type_reg_n_0,
      I2 => \data1__2\(1),
      I3 => \up_rdata_int_reg[1]_1\(1),
      I4 => \up_rdata_int_reg[1]_1\(2),
      I5 => \up_rdata_int_reg[1]_1\(0),
      O => \up_rdata_int[1]_i_2__4_n_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(0),
      Q => \up_rdata_int_reg[24]_0\(0),
      R => SR(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(6),
      Q => \up_rdata_int_reg[24]_0\(7),
      R => SR(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(7),
      Q => \up_rdata_int_reg[24]_0\(8),
      R => SR(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(8),
      Q => \up_rdata_int_reg[24]_0\(9),
      R => SR(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(9),
      Q => \up_rdata_int_reg[24]_0\(10),
      R => SR(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(10),
      Q => \up_rdata_int_reg[24]_0\(11),
      R => SR(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(11),
      Q => \up_rdata_int_reg[24]_0\(12),
      R => SR(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_int(1),
      Q => \up_rdata_int_reg[24]_0\(1),
      R => SR(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(12),
      Q => \up_rdata_int_reg[24]_0\(13),
      R => SR(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(1),
      Q => \up_rdata_int_reg[24]_0\(2),
      R => SR(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(2),
      Q => \up_rdata_int_reg[24]_0\(3),
      R => SR(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(3),
      Q => \up_rdata_int_reg[24]_0\(4),
      R => SR(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(4),
      Q => \up_rdata_int_reg[24]_0\(5),
      R => SR(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(5),
      Q => \up_rdata_int_reg[24]_0\(6),
      R => SR(0)
    );
up_status_pn_err_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_adc_pn_err_int_reg_0\(0),
      I1 => \data1__1\(1),
      I2 => \data1__0\(1),
      I3 => data1(1),
      O => up_adc_pn_err_int_reg_1
    );
up_status_pn_oos_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data1__2\(1),
      I1 => \data1__1\(0),
      I2 => \data1__0\(0),
      I3 => data1(0),
      O => up_adc_pn_oos_int_reg_0
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_int_reg_0,
      Q => \up_wack_s__0\(0),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized3\ is
  port (
    up_adc_lb_enb_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_adc_dfmt_se_reg_0 : out STD_LOGIC;
    up_adc_pn_sel_reg_0 : out STD_LOGIC;
    \up_wack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[71]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_adc_pn_err_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_adc_pn_err_int_reg_1 : out STD_LOGIC;
    up_adc_pn_oos_int_reg_0 : out STD_LOGIC;
    \up_adc_softspan_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[75]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_adc_pn_type_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    up_wack_int_reg_0 : in STD_LOGIC;
    up_rack_int_reg_0 : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_xfer_toggle_reg : in STD_LOGIC;
    \data1__4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data1__5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data1__6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    up_status_pn_err_reg : in STD_LOGIC;
    up_status_pn_oos_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_crc_err_int1 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_1 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized3\ : entity is "up_adc_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized3\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data1__3\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \data4__3\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal up_adc_pn_err_int_i_1_n_0 : STD_LOGIC;
  signal \^up_adc_pn_err_int_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal up_adc_pn_err_s : STD_LOGIC;
  signal up_adc_pn_oos_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_oos_s : STD_LOGIC;
  signal \^up_adc_pn_sel_reg_0\ : STD_LOGIC;
  signal up_adc_pn_type_reg_n_0 : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_adc_pnseq_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_adc_softspan_int_reg_n_0_[1]\ : STD_LOGIC;
  signal up_rdata_int : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \up_rdata_int[1]_i_2__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[0]_i_1__3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[1]_i_1__3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[2]_i_1__3\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[3]_i_1__3\ : label is "soft_lutpair250";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  up_adc_pn_err_int_reg_0(0) <= \^up_adc_pn_err_int_reg_0\(0);
  up_adc_pn_sel_reg_0 <= \^up_adc_pn_sel_reg_0\;
  \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) <= \^up_adc_pnseq_sel_reg[3]_0\(3 downto 0);
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__5\
     port map (
      AR(0) => AR(0),
      D(6 downto 4) => \^d\(2 downto 0),
      D(3) => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      D(2) => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      D(1) => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      D(0) => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      \d_data_cntrl_int_reg[75]_0\(2 downto 0) => \d_data_cntrl_int_reg[75]\(2 downto 0),
      \d_data_cntrl_int_reg[8]_0\(0) => \d_data_cntrl_int_reg[8]\(0),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk,
      p_0_in => p_0_in,
      \rx_data_reg[71]\(0) => \rx_data_reg[71]\(0),
      s_axi_aclk => s_axi_aclk,
      up_xfer_toggle_reg_0 => up_xfer_toggle_reg
    );
i_xfer_status: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__5\
     port map (
      AR(0) => AR(0),
      Q(1) => up_adc_pn_err_s,
      Q(0) => up_adc_pn_oos_s,
      link_clk => link_clk,
      p_0_in => p_0_in,
      pn_err_s(0) => pn_err_s(0),
      pn_oos_s(0) => pn_oos_s(0),
      s_axi_aclk => s_axi_aclk
    );
\up_adc_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(0),
      Q => \up_adc_data_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(1),
      Q => \data4__3\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(2),
      Q => \up_adc_data_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(3),
      Q => \up_adc_data_sel_reg[3]_0\(2),
      R => p_0_in
    );
up_adc_dfmt_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(4),
      Q => \^d\(1),
      R => p_0_in
    );
up_adc_dfmt_se_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(6),
      Q => up_adc_dfmt_se_reg_0,
      R => p_0_in
    );
up_adc_dfmt_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(5),
      Q => \^d\(2),
      R => p_0_in
    );
up_adc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(0),
      Q => \^d\(0),
      R => p_0_in
    );
up_adc_lb_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(8),
      Q => up_adc_lb_enb_reg_0,
      R => p_0_in
    );
up_adc_pn_err_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_1,
      I3 => up_adc_pn_oos_int_reg_2,
      I4 => up_adc_pn_err_s,
      I5 => \^up_adc_pn_err_int_reg_0\(0),
      O => up_adc_pn_err_int_i_1_n_0
    );
up_adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_err_int_i_1_n_0,
      Q => \^up_adc_pn_err_int_reg_0\(0),
      R => p_0_in
    );
up_adc_pn_oos_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(1),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_1,
      I3 => up_adc_pn_oos_int_reg_2,
      I4 => up_adc_pn_oos_s,
      I5 => \data1__3\(1),
      O => up_adc_pn_oos_int_i_1_n_0
    );
up_adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_oos_int_i_1_n_0,
      Q => \data1__3\(1),
      R => p_0_in
    );
up_adc_pn_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(7),
      Q => \^up_adc_pn_sel_reg_0\,
      R => p_0_in
    );
up_adc_pn_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(1),
      Q => up_adc_pn_type_reg_n_0,
      R => p_0_in
    );
\up_adc_pnseq_sel_m[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(0),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[0]_i_1__3_n_0\
    );
\up_adc_pnseq_sel_m[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(1),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[1]_i_1__3_n_0\
    );
\up_adc_pnseq_sel_m[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(2),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[2]_i_1__3_n_0\
    );
\up_adc_pnseq_sel_m[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(3),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[3]_i_1__3_n_0\
    );
\up_adc_pnseq_sel_m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[0]_i_1__3_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[1]_i_1__3_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[2]_i_1__3_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[3]_i_1__3_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(9),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(10),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(11),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(2),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(12),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(3),
      R => p_0_in
    );
\up_adc_softspan_int_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(0),
      Q => \up_adc_softspan_int_reg[2]_0\(0),
      S => p_0_in
    );
\up_adc_softspan_int_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(1),
      Q => \up_adc_softspan_int_reg_n_0_[1]\,
      S => p_0_in
    );
\up_adc_softspan_int_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(2),
      Q => \up_adc_softspan_int_reg[2]_0\(1),
      S => p_0_in
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_int_reg_0,
      Q => \up_rack_s__0\(0),
      R => p_0_in
    );
\up_rdata_int[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \up_adc_softspan_int_reg_n_0_[1]\,
      I1 => \up_rdata_int_reg[1]_0\,
      I2 => \up_rdata_int_reg[1]_1\(3),
      I3 => \up_rdata_int[1]_i_2__3_n_0\,
      O => up_rdata_int(1)
    );
\up_rdata_int[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0AA0000CC"
    )
        port map (
      I0 => \data4__3\(1),
      I1 => up_adc_pn_type_reg_n_0,
      I2 => \data1__3\(1),
      I3 => \up_rdata_int_reg[1]_1\(1),
      I4 => \up_rdata_int_reg[1]_1\(2),
      I5 => \up_rdata_int_reg[1]_1\(0),
      O => \up_rdata_int[1]_i_2__3_n_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(0),
      Q => \up_rdata_int_reg[24]_0\(0),
      R => SR(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(6),
      Q => \up_rdata_int_reg[24]_0\(7),
      R => SR(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(7),
      Q => \up_rdata_int_reg[24]_0\(8),
      R => SR(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(8),
      Q => \up_rdata_int_reg[24]_0\(9),
      R => SR(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(9),
      Q => \up_rdata_int_reg[24]_0\(10),
      R => SR(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(10),
      Q => \up_rdata_int_reg[24]_0\(11),
      R => SR(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(11),
      Q => \up_rdata_int_reg[24]_0\(12),
      R => SR(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_int(1),
      Q => \up_rdata_int_reg[24]_0\(1),
      R => SR(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(12),
      Q => \up_rdata_int_reg[24]_0\(13),
      R => SR(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(1),
      Q => \up_rdata_int_reg[24]_0\(2),
      R => SR(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(2),
      Q => \up_rdata_int_reg[24]_0\(3),
      R => SR(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(3),
      Q => \up_rdata_int_reg[24]_0\(4),
      R => SR(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(4),
      Q => \up_rdata_int_reg[24]_0\(5),
      R => SR(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(5),
      Q => \up_rdata_int_reg[24]_0\(6),
      R => SR(0)
    );
up_status_pn_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^up_adc_pn_err_int_reg_0\(0),
      I1 => \data1__4\(1),
      I2 => \data1__5\(1),
      I3 => \data1__6\(1),
      I4 => up_status_pn_err_reg,
      O => up_adc_pn_err_int_reg_1
    );
up_status_pn_oos_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \data1__3\(1),
      I1 => \data1__4\(0),
      I2 => \data1__5\(0),
      I3 => \data1__6\(0),
      I4 => up_status_pn_oos_reg,
      O => up_adc_pn_oos_int_reg_0
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_int_reg_0,
      Q => \up_wack_s__0\(0),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized4\ is
  port (
    up_adc_lb_enb_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_adc_dfmt_se_reg_0 : out STD_LOGIC;
    up_adc_pn_sel_reg_0 : out STD_LOGIC;
    \up_wack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[87]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data1__4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_adc_softspan_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[75]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_adc_pn_type_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    up_wack_int_reg_0 : in STD_LOGIC;
    up_rack_int_reg_0 : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_xfer_toggle_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_crc_err_int1 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_0 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized4\ : entity is "up_adc_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized4\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data1__4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data4__4\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal up_adc_pn_err_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_err_s : STD_LOGIC;
  signal up_adc_pn_oos_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_oos_s : STD_LOGIC;
  signal \^up_adc_pn_sel_reg_0\ : STD_LOGIC;
  signal up_adc_pn_type_reg_n_0 : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_adc_pnseq_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_adc_softspan_int_reg_n_0_[1]\ : STD_LOGIC;
  signal up_rdata_int : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \up_rdata_int[1]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[0]_i_1__4\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[1]_i_1__4\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[2]_i_1__4\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[3]_i_1__4\ : label is "soft_lutpair254";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  \data1__4\(1 downto 0) <= \^data1__4\(1 downto 0);
  up_adc_pn_sel_reg_0 <= \^up_adc_pn_sel_reg_0\;
  \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) <= \^up_adc_pnseq_sel_reg[3]_0\(3 downto 0);
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__6\
     port map (
      AR(0) => AR(0),
      D(6 downto 4) => \^d\(2 downto 0),
      D(3) => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      D(2) => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      D(1) => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      D(0) => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      \d_data_cntrl_int_reg[75]_0\(2 downto 0) => \d_data_cntrl_int_reg[75]\(2 downto 0),
      \d_data_cntrl_int_reg[8]_0\(0) => \d_data_cntrl_int_reg[8]\(0),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk,
      p_0_in => p_0_in,
      \rx_data_reg[87]\(0) => \rx_data_reg[87]\(0),
      s_axi_aclk => s_axi_aclk,
      up_xfer_toggle_reg_0 => up_xfer_toggle_reg
    );
i_xfer_status: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__6\
     port map (
      AR(0) => AR(0),
      Q(1) => up_adc_pn_err_s,
      Q(0) => up_adc_pn_oos_s,
      link_clk => link_clk,
      p_0_in => p_0_in,
      pn_err_s(0) => pn_err_s(0),
      pn_oos_s(0) => pn_oos_s(0),
      s_axi_aclk => s_axi_aclk
    );
\up_adc_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(0),
      Q => \up_adc_data_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(1),
      Q => \data4__4\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(2),
      Q => \up_adc_data_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(3),
      Q => \up_adc_data_sel_reg[3]_0\(2),
      R => p_0_in
    );
up_adc_dfmt_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(4),
      Q => \^d\(1),
      R => p_0_in
    );
up_adc_dfmt_se_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(6),
      Q => up_adc_dfmt_se_reg_0,
      R => p_0_in
    );
up_adc_dfmt_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(5),
      Q => \^d\(2),
      R => p_0_in
    );
up_adc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(0),
      Q => \^d\(0),
      R => p_0_in
    );
up_adc_lb_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(8),
      Q => up_adc_lb_enb_reg_0,
      R => p_0_in
    );
up_adc_pn_err_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_0,
      I3 => up_adc_pn_oos_int_reg_1,
      I4 => up_adc_pn_err_s,
      I5 => \^data1__4\(1),
      O => up_adc_pn_err_int_i_1_n_0
    );
up_adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_err_int_i_1_n_0,
      Q => \^data1__4\(1),
      R => p_0_in
    );
up_adc_pn_oos_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(1),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_0,
      I3 => up_adc_pn_oos_int_reg_1,
      I4 => up_adc_pn_oos_s,
      I5 => \^data1__4\(0),
      O => up_adc_pn_oos_int_i_1_n_0
    );
up_adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_oos_int_i_1_n_0,
      Q => \^data1__4\(0),
      R => p_0_in
    );
up_adc_pn_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(7),
      Q => \^up_adc_pn_sel_reg_0\,
      R => p_0_in
    );
up_adc_pn_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(1),
      Q => up_adc_pn_type_reg_n_0,
      R => p_0_in
    );
\up_adc_pnseq_sel_m[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(0),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[0]_i_1__4_n_0\
    );
\up_adc_pnseq_sel_m[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(1),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[1]_i_1__4_n_0\
    );
\up_adc_pnseq_sel_m[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(2),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[2]_i_1__4_n_0\
    );
\up_adc_pnseq_sel_m[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(3),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[3]_i_1__4_n_0\
    );
\up_adc_pnseq_sel_m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[0]_i_1__4_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[1]_i_1__4_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[2]_i_1__4_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[3]_i_1__4_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(9),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(10),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(11),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(2),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(12),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(3),
      R => p_0_in
    );
\up_adc_softspan_int_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(0),
      Q => \up_adc_softspan_int_reg[2]_0\(0),
      S => p_0_in
    );
\up_adc_softspan_int_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(1),
      Q => \up_adc_softspan_int_reg_n_0_[1]\,
      S => p_0_in
    );
\up_adc_softspan_int_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(2),
      Q => \up_adc_softspan_int_reg[2]_0\(1),
      S => p_0_in
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_int_reg_0,
      Q => \up_rack_s__0\(0),
      R => p_0_in
    );
\up_rdata_int[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \up_adc_softspan_int_reg_n_0_[1]\,
      I1 => \up_rdata_int_reg[1]_0\,
      I2 => \up_rdata_int_reg[1]_1\(3),
      I3 => \up_rdata_int[1]_i_2__2_n_0\,
      O => up_rdata_int(1)
    );
\up_rdata_int[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0AA0000CC"
    )
        port map (
      I0 => \data4__4\(1),
      I1 => up_adc_pn_type_reg_n_0,
      I2 => \^data1__4\(0),
      I3 => \up_rdata_int_reg[1]_1\(1),
      I4 => \up_rdata_int_reg[1]_1\(2),
      I5 => \up_rdata_int_reg[1]_1\(0),
      O => \up_rdata_int[1]_i_2__2_n_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(0),
      Q => \up_rdata_int_reg[24]_0\(0),
      R => SR(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(6),
      Q => \up_rdata_int_reg[24]_0\(7),
      R => SR(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(7),
      Q => \up_rdata_int_reg[24]_0\(8),
      R => SR(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(8),
      Q => \up_rdata_int_reg[24]_0\(9),
      R => SR(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(9),
      Q => \up_rdata_int_reg[24]_0\(10),
      R => SR(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(10),
      Q => \up_rdata_int_reg[24]_0\(11),
      R => SR(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(11),
      Q => \up_rdata_int_reg[24]_0\(12),
      R => SR(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_int(1),
      Q => \up_rdata_int_reg[24]_0\(1),
      R => SR(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(12),
      Q => \up_rdata_int_reg[24]_0\(13),
      R => SR(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(1),
      Q => \up_rdata_int_reg[24]_0\(2),
      R => SR(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(2),
      Q => \up_rdata_int_reg[24]_0\(3),
      R => SR(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(3),
      Q => \up_rdata_int_reg[24]_0\(4),
      R => SR(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(4),
      Q => \up_rdata_int_reg[24]_0\(5),
      R => SR(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(5),
      Q => \up_rdata_int_reg[24]_0\(6),
      R => SR(0)
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_int_reg_0,
      Q => \up_wack_s__0\(0),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized5\ is
  port (
    up_adc_lb_enb_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_adc_dfmt_se_reg_0 : out STD_LOGIC;
    up_adc_pn_sel_reg_0 : out STD_LOGIC;
    \up_wack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[103]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data1__5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_adc_softspan_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[75]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_adc_pn_type_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    up_wack_int_reg_0 : in STD_LOGIC;
    up_rack_int_reg_0 : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_xfer_toggle_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_crc_err_int1 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_0 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized5\ : entity is "up_adc_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized5\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data1__5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data4__5\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal up_adc_pn_err_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_err_s : STD_LOGIC;
  signal up_adc_pn_oos_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_oos_s : STD_LOGIC;
  signal \^up_adc_pn_sel_reg_0\ : STD_LOGIC;
  signal up_adc_pn_type_reg_n_0 : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_adc_pnseq_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_adc_softspan_int_reg_n_0_[1]\ : STD_LOGIC;
  signal up_rdata_int : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \up_rdata_int[1]_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[0]_i_1__5\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[1]_i_1__5\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[2]_i_1__5\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[3]_i_1__5\ : label is "soft_lutpair258";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  \data1__5\(1 downto 0) <= \^data1__5\(1 downto 0);
  up_adc_pn_sel_reg_0 <= \^up_adc_pn_sel_reg_0\;
  \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) <= \^up_adc_pnseq_sel_reg[3]_0\(3 downto 0);
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__xdcDup__7\
     port map (
      AR(0) => AR(0),
      D(6 downto 4) => \^d\(2 downto 0),
      D(3) => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      D(2) => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      D(1) => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      D(0) => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      \d_data_cntrl_int_reg[75]_0\(2 downto 0) => \d_data_cntrl_int_reg[75]\(2 downto 0),
      \d_data_cntrl_int_reg[8]_0\(0) => \d_data_cntrl_int_reg[8]\(0),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk,
      p_0_in => p_0_in,
      \rx_data_reg[103]\(0) => \rx_data_reg[103]\(0),
      s_axi_aclk => s_axi_aclk,
      up_xfer_toggle_reg_0 => up_xfer_toggle_reg
    );
i_xfer_status: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__xdcDup__7\
     port map (
      AR(0) => AR(0),
      Q(1) => up_adc_pn_err_s,
      Q(0) => up_adc_pn_oos_s,
      link_clk => link_clk,
      p_0_in => p_0_in,
      pn_err_s(0) => pn_err_s(0),
      pn_oos_s(0) => pn_oos_s(0),
      s_axi_aclk => s_axi_aclk
    );
\up_adc_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(0),
      Q => \up_adc_data_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(1),
      Q => \data4__5\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(2),
      Q => \up_adc_data_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(3),
      Q => \up_adc_data_sel_reg[3]_0\(2),
      R => p_0_in
    );
up_adc_dfmt_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(4),
      Q => \^d\(1),
      R => p_0_in
    );
up_adc_dfmt_se_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(6),
      Q => up_adc_dfmt_se_reg_0,
      R => p_0_in
    );
up_adc_dfmt_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(5),
      Q => \^d\(2),
      R => p_0_in
    );
up_adc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(0),
      Q => \^d\(0),
      R => p_0_in
    );
up_adc_lb_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(8),
      Q => up_adc_lb_enb_reg_0,
      R => p_0_in
    );
up_adc_pn_err_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_0,
      I3 => up_adc_pn_oos_int_reg_1,
      I4 => up_adc_pn_err_s,
      I5 => \^data1__5\(1),
      O => up_adc_pn_err_int_i_1_n_0
    );
up_adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_err_int_i_1_n_0,
      Q => \^data1__5\(1),
      R => p_0_in
    );
up_adc_pn_oos_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(1),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_0,
      I3 => up_adc_pn_oos_int_reg_1,
      I4 => up_adc_pn_oos_s,
      I5 => \^data1__5\(0),
      O => up_adc_pn_oos_int_i_1_n_0
    );
up_adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_oos_int_i_1_n_0,
      Q => \^data1__5\(0),
      R => p_0_in
    );
up_adc_pn_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(7),
      Q => \^up_adc_pn_sel_reg_0\,
      R => p_0_in
    );
up_adc_pn_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(1),
      Q => up_adc_pn_type_reg_n_0,
      R => p_0_in
    );
\up_adc_pnseq_sel_m[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(0),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[0]_i_1__5_n_0\
    );
\up_adc_pnseq_sel_m[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(1),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[1]_i_1__5_n_0\
    );
\up_adc_pnseq_sel_m[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(2),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[2]_i_1__5_n_0\
    );
\up_adc_pnseq_sel_m[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(3),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[3]_i_1__5_n_0\
    );
\up_adc_pnseq_sel_m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[0]_i_1__5_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[1]_i_1__5_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[2]_i_1__5_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[3]_i_1__5_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(9),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(10),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(11),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(2),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(12),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(3),
      R => p_0_in
    );
\up_adc_softspan_int_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(0),
      Q => \up_adc_softspan_int_reg[2]_0\(0),
      S => p_0_in
    );
\up_adc_softspan_int_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(1),
      Q => \up_adc_softspan_int_reg_n_0_[1]\,
      S => p_0_in
    );
\up_adc_softspan_int_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(2),
      Q => \up_adc_softspan_int_reg[2]_0\(1),
      S => p_0_in
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_int_reg_0,
      Q => \up_rack_s__0\(0),
      R => p_0_in
    );
\up_rdata_int[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \up_adc_softspan_int_reg_n_0_[1]\,
      I1 => \up_rdata_int_reg[1]_0\,
      I2 => \up_rdata_int_reg[1]_1\(3),
      I3 => \up_rdata_int[1]_i_2__1_n_0\,
      O => up_rdata_int(1)
    );
\up_rdata_int[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0AA0000CC"
    )
        port map (
      I0 => \data4__5\(1),
      I1 => up_adc_pn_type_reg_n_0,
      I2 => \^data1__5\(0),
      I3 => \up_rdata_int_reg[1]_1\(1),
      I4 => \up_rdata_int_reg[1]_1\(2),
      I5 => \up_rdata_int_reg[1]_1\(0),
      O => \up_rdata_int[1]_i_2__1_n_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(0),
      Q => \up_rdata_int_reg[24]_0\(0),
      R => SR(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(6),
      Q => \up_rdata_int_reg[24]_0\(7),
      R => SR(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(7),
      Q => \up_rdata_int_reg[24]_0\(8),
      R => SR(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(8),
      Q => \up_rdata_int_reg[24]_0\(9),
      R => SR(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(9),
      Q => \up_rdata_int_reg[24]_0\(10),
      R => SR(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(10),
      Q => \up_rdata_int_reg[24]_0\(11),
      R => SR(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(11),
      Q => \up_rdata_int_reg[24]_0\(12),
      R => SR(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_int(1),
      Q => \up_rdata_int_reg[24]_0\(1),
      R => SR(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(12),
      Q => \up_rdata_int_reg[24]_0\(13),
      R => SR(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(1),
      Q => \up_rdata_int_reg[24]_0\(2),
      R => SR(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(2),
      Q => \up_rdata_int_reg[24]_0\(3),
      R => SR(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(3),
      Q => \up_rdata_int_reg[24]_0\(4),
      R => SR(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(4),
      Q => \up_rdata_int_reg[24]_0\(5),
      R => SR(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(5),
      Q => \up_rdata_int_reg[24]_0\(6),
      R => SR(0)
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_int_reg_0,
      Q => \up_wack_s__0\(0),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized6\ is
  port (
    up_adc_lb_enb_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_adc_dfmt_se_reg_0 : out STD_LOGIC;
    up_adc_pn_sel_reg_0 : out STD_LOGIC;
    \up_wack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rack_s__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[119]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data1__6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_adc_softspan_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[75]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    link_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_adc_pn_type_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    up_wack_int_reg_0 : in STD_LOGIC;
    up_rack_int_reg_0 : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_err_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[24]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_xfer_toggle_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_crc_err_int1 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_0 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized6\ : entity is "up_adc_channel";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized6\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data1__6\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data4__6\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal up_adc_pn_err_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_err_s : STD_LOGIC;
  signal up_adc_pn_oos_int_i_1_n_0 : STD_LOGIC;
  signal up_adc_pn_oos_s : STD_LOGIC;
  signal \^up_adc_pn_sel_reg_0\ : STD_LOGIC;
  signal up_adc_pn_type_reg_n_0 : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_adc_pnseq_sel_m_reg_n_0_[3]\ : STD_LOGIC;
  signal \^up_adc_pnseq_sel_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_adc_softspan_int_reg_n_0_[1]\ : STD_LOGIC;
  signal up_rdata_int : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \up_rdata_int[1]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[0]_i_1__6\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[1]_i_1__6\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[2]_i_1__6\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \up_adc_pnseq_sel_m[3]_i_1__6\ : label is "soft_lutpair262";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  \data1__6\(1 downto 0) <= \^data1__6\(1 downto 0);
  up_adc_pn_sel_reg_0 <= \^up_adc_pn_sel_reg_0\;
  \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) <= \^up_adc_pnseq_sel_reg[3]_0\(3 downto 0);
i_xfer_cntrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl
     port map (
      AR(0) => AR(0),
      D(6 downto 4) => \^d\(2 downto 0),
      D(3) => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      D(2) => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      D(1) => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      D(0) => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      \d_data_cntrl_int_reg[75]_0\(2 downto 0) => \d_data_cntrl_int_reg[75]\(2 downto 0),
      \d_data_cntrl_int_reg[8]_0\(0) => \d_data_cntrl_int_reg[8]\(0),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk,
      p_0_in => p_0_in,
      \rx_data_reg[119]\(0) => \rx_data_reg[119]\(0),
      s_axi_aclk => s_axi_aclk,
      up_xfer_toggle_reg_0 => up_xfer_toggle_reg
    );
i_xfer_status: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status
     port map (
      AR(0) => AR(0),
      Q(1) => up_adc_pn_err_s,
      Q(0) => up_adc_pn_oos_s,
      link_clk => link_clk,
      p_0_in => p_0_in,
      pn_err_s(0) => pn_err_s(0),
      pn_oos_s(0) => pn_oos_s(0),
      s_axi_aclk => s_axi_aclk
    );
\up_adc_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(0),
      Q => \up_adc_data_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(1),
      Q => \data4__6\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(2),
      Q => \up_adc_data_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_data_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(3),
      Q => \up_adc_data_sel_reg[3]_0\(2),
      R => p_0_in
    );
up_adc_dfmt_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(4),
      Q => \^d\(1),
      R => p_0_in
    );
up_adc_dfmt_se_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(6),
      Q => up_adc_dfmt_se_reg_0,
      R => p_0_in
    );
up_adc_dfmt_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(5),
      Q => \^d\(2),
      R => p_0_in
    );
up_adc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(0),
      Q => \^d\(0),
      R => p_0_in
    );
up_adc_lb_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(8),
      Q => up_adc_lb_enb_reg_0,
      R => p_0_in
    );
up_adc_pn_err_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_0,
      I3 => up_adc_pn_oos_int_reg_1,
      I4 => up_adc_pn_err_s,
      I5 => \^data1__6\(1),
      O => up_adc_pn_err_int_i_1_n_0
    );
up_adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_err_int_i_1_n_0,
      Q => \^data1__6\(1),
      R => p_0_in
    );
up_adc_pn_oos_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFF0000"
    )
        port map (
      I0 => Q(1),
      I1 => up_adc_crc_err_int1,
      I2 => up_adc_pn_oos_int_reg_0,
      I3 => up_adc_pn_oos_int_reg_1,
      I4 => up_adc_pn_oos_s,
      I5 => \^data1__6\(0),
      O => up_adc_pn_oos_int_i_1_n_0
    );
up_adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_oos_int_i_1_n_0,
      Q => \^data1__6\(0),
      R => p_0_in
    );
up_adc_pn_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(7),
      Q => \^up_adc_pn_sel_reg_0\,
      R => p_0_in
    );
up_adc_pn_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_pn_type_reg_0,
      D => Q(1),
      Q => up_adc_pn_type_reg_n_0,
      R => p_0_in
    );
\up_adc_pnseq_sel_m[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(0),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[0]_i_1__6_n_0\
    );
\up_adc_pnseq_sel_m[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(1),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[1]_i_1__6_n_0\
    );
\up_adc_pnseq_sel_m[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(2),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[2]_i_1__6_n_0\
    );
\up_adc_pnseq_sel_m[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^up_adc_pnseq_sel_reg[3]_0\(3),
      I1 => \^up_adc_pn_sel_reg_0\,
      I2 => up_adc_pn_type_reg_n_0,
      O => \up_adc_pnseq_sel_m[3]_i_1__6_n_0\
    );
\up_adc_pnseq_sel_m_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[0]_i_1__6_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[0]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[1]_i_1__6_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[1]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[2]_i_1__6_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[2]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_m_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_adc_pnseq_sel_m[3]_i_1__6_n_0\,
      Q => \up_adc_pnseq_sel_m_reg_n_0_[3]\,
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(9),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(0),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(10),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(1),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(11),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(2),
      R => p_0_in
    );
\up_adc_pnseq_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[0]_0\(0),
      D => Q(12),
      Q => \^up_adc_pnseq_sel_reg[3]_0\(3),
      R => p_0_in
    );
\up_adc_softspan_int_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(0),
      Q => \up_adc_softspan_int_reg[2]_0\(0),
      S => p_0_in
    );
\up_adc_softspan_int_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(1),
      Q => \up_adc_softspan_int_reg_n_0_[1]\,
      S => p_0_in
    );
\up_adc_softspan_int_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(2),
      Q => \up_adc_softspan_int_reg[2]_0\(1),
      S => p_0_in
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_int_reg_0,
      Q => \up_rack_s__0\(0),
      R => p_0_in
    );
\up_rdata_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \up_adc_softspan_int_reg_n_0_[1]\,
      I1 => \up_rdata_int_reg[1]_0\,
      I2 => \up_rdata_int_reg[1]_1\(3),
      I3 => \up_rdata_int[1]_i_2__0_n_0\,
      O => up_rdata_int(1)
    );
\up_rdata_int[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0AA0000CC"
    )
        port map (
      I0 => \data4__6\(1),
      I1 => up_adc_pn_type_reg_n_0,
      I2 => \^data1__6\(0),
      I3 => \up_rdata_int_reg[1]_1\(1),
      I4 => \up_rdata_int_reg[1]_1\(2),
      I5 => \up_rdata_int_reg[1]_1\(0),
      O => \up_rdata_int[1]_i_2__0_n_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(0),
      Q => \up_rdata_int_reg[24]_0\(0),
      R => SR(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(6),
      Q => \up_rdata_int_reg[24]_0\(7),
      R => SR(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(7),
      Q => \up_rdata_int_reg[24]_0\(8),
      R => SR(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(8),
      Q => \up_rdata_int_reg[24]_0\(9),
      R => SR(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(9),
      Q => \up_rdata_int_reg[24]_0\(10),
      R => SR(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(10),
      Q => \up_rdata_int_reg[24]_0\(11),
      R => SR(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(11),
      Q => \up_rdata_int_reg[24]_0\(12),
      R => SR(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_int(1),
      Q => \up_rdata_int_reg[24]_0\(1),
      R => SR(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(12),
      Q => \up_rdata_int_reg[24]_0\(13),
      R => SR(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(1),
      Q => \up_rdata_int_reg[24]_0\(2),
      R => SR(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(2),
      Q => \up_rdata_int_reg[24]_0\(3),
      R => SR(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(3),
      Q => \up_rdata_int_reg[24]_0\(4),
      R => SR(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(4),
      Q => \up_rdata_int_reg[24]_0\(5),
      R => SR(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[24]_1\(5),
      Q => \up_rdata_int_reg[24]_0\(6),
      R => SR(0)
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_int_reg_0,
      Q => \up_wack_s__0\(0),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_common is
  port (
    p_0_in : out STD_LOGIC;
    up_adc_clk_enb_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_adc_r1_mode_reg_0 : out STD_LOGIC;
    data3 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    up_wack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rack_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    data5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    up_cntrl_xfer_done_s : out STD_LOGIC;
    p_9_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_8_in : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_pps_irq_mask_reg_0 : out STD_LOGIC;
    p_4_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_timer_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[103]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    up_resetn_reg_0 : out STD_LOGIC;
    \up_adc_config_wr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_scratch_reg[2]_0\ : out STD_LOGIC;
    \up_scratch_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_adc_config_ctrl_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_data_status_int_reg[35]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_d_count_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_rdata_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    up_adc_clk_enb0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    link_clk : in STD_LOGIC;
    up_adc_sync0 : in STD_LOGIC;
    up_wreq_s : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_sync_reg_0 : in STD_LOGIC;
    up_adc_ext_sync_manual_req_reg_0 : in STD_LOGIC;
    up_adc_ext_sync_disarm_reg_0 : in STD_LOGIC;
    up_adc_ext_sync_arm_reg_0 : in STD_LOGIC;
    up_pps_irq_mask_reg_1 : in STD_LOGIC;
    up_status_ovf_reg_0 : in STD_LOGIC;
    \up_timer_reg[0]_0\ : in STD_LOGIC;
    \up_timer_reg[1]_0\ : in STD_LOGIC;
    \up_timer_reg[2]_0\ : in STD_LOGIC;
    \up_timer_reg[3]_0\ : in STD_LOGIC;
    \up_timer_reg[4]_0\ : in STD_LOGIC;
    \up_timer_reg[5]_0\ : in STD_LOGIC;
    \up_timer_reg[6]_0\ : in STD_LOGIC;
    \up_timer_reg[7]_0\ : in STD_LOGIC;
    \up_timer_reg[8]_0\ : in STD_LOGIC;
    \up_timer_reg[9]_0\ : in STD_LOGIC;
    \up_timer_reg[10]_0\ : in STD_LOGIC;
    \up_timer_reg[11]_0\ : in STD_LOGIC;
    \up_timer_reg[12]_0\ : in STD_LOGIC;
    \up_timer_reg[13]_0\ : in STD_LOGIC;
    \up_timer_reg[14]_0\ : in STD_LOGIC;
    \up_timer_reg[15]_0\ : in STD_LOGIC;
    \up_timer_reg[16]_0\ : in STD_LOGIC;
    \up_timer_reg[17]_0\ : in STD_LOGIC;
    \up_timer_reg[18]_0\ : in STD_LOGIC;
    \up_timer_reg[19]_0\ : in STD_LOGIC;
    \up_timer_reg[20]_0\ : in STD_LOGIC;
    \up_timer_reg[21]_0\ : in STD_LOGIC;
    \up_timer_reg[22]_0\ : in STD_LOGIC;
    \up_timer_reg[23]_0\ : in STD_LOGIC;
    \up_timer_reg[24]_0\ : in STD_LOGIC;
    \up_timer_reg[25]_0\ : in STD_LOGIC;
    \up_timer_reg[26]_0\ : in STD_LOGIC;
    \up_timer_reg[27]_0\ : in STD_LOGIC;
    \up_timer_reg[28]_0\ : in STD_LOGIC;
    \up_timer_reg[29]_0\ : in STD_LOGIC;
    \up_timer_reg[30]_0\ : in STD_LOGIC;
    \up_timer_reg[31]_0\ : in STD_LOGIC;
    i_2422 : in STD_LOGIC;
    i_2422_0 : in STD_LOGIC;
    i_2422_1 : in STD_LOGIC;
    adc_rst_sync_s : in STD_LOGIC;
    adc_status : in STD_LOGIC;
    adc_dovf : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \up_timer1__3\ : in STD_LOGIC;
    \up_rdata_int[0]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_adc_config_wr_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_config_ctrl_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_scratch_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_common;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_common is
  signal data2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_4_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_8_in\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst : STD_LOGIC;
  signal up_adc_config_wr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal up_core_preset : STD_LOGIC;
  signal up_core_preset_i_1_n_0 : STD_LOGIC;
  signal up_scratch : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \up_timer[0]_i_10_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_11_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_9_n_0\ : STD_LOGIC;
  signal \^up_timer_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  p_0_in <= \^p_0_in\;
  p_4_in(0) <= \^p_4_in\(0);
  p_8_in(2 downto 0) <= \^p_8_in\(2 downto 0);
  up_timer_reg(31 downto 0) <= \^up_timer_reg\(31 downto 0);
i_clock_mon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_clock_mon
     port map (
      AR(0) => rst,
      SR(0) => \^p_0_in\,
      i_2422_0 => i_2422,
      i_2422_1 => i_2422_0,
      i_2422_2 => i_2422_1,
      link_clk => link_clk,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \up_d_count_reg[31]_0\(31 downto 0) => \up_d_count_reg[31]\(31 downto 0)
    );
i_core_rst_reg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_rst__xdcDup__1\
     port map (
      AR(0) => rst,
      link_clk => link_clk,
      up_core_preset => up_core_preset
    );
i_xfer_cntrl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_cntrl__parameterized0\
     port map (
      AR(0) => rst,
      D(3) => \^p_8_in\(0),
      D(2) => \^p_8_in\(1),
      D(1) => \^p_8_in\(2),
      D(0) => data2(0),
      SR(0) => \^p_0_in\,
      \d_data_cntrl_int_reg[0]_0\(0) => AR(0),
      \d_data_cntrl_int_reg[103]_0\(3 downto 0) => \d_data_cntrl_int_reg[103]\(3 downto 0),
      link_clk => link_clk,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_cntrl_xfer_done_s => up_cntrl_xfer_done_s
    );
i_xfer_status: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_xfer_status__parameterized0\
     port map (
      AR(0) => rst,
      SR(0) => \^p_0_in\,
      adc_dovf => adc_dovf,
      adc_rst_sync_s => adc_rst_sync_s,
      adc_status => adc_status,
      link_clk => link_clk,
      s_axi_aclk => s_axi_aclk,
      \up_data_status_int_reg[35]_0\(2 downto 0) => \up_data_status_int_reg[35]\(2 downto 0)
    );
up_adc_clk_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_clk_enb0,
      D => Q(2),
      Q => up_adc_clk_enb_reg_0(1),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(0),
      Q => \up_adc_config_ctrl_reg[31]_0\(0),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(10),
      Q => \up_adc_config_ctrl_reg[31]_0\(10),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(11),
      Q => \up_adc_config_ctrl_reg[31]_0\(11),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(12),
      Q => \up_adc_config_ctrl_reg[31]_0\(12),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(13),
      Q => \up_adc_config_ctrl_reg[31]_0\(13),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(14),
      Q => \up_adc_config_ctrl_reg[31]_0\(14),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(15),
      Q => \up_adc_config_ctrl_reg[31]_0\(15),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(16),
      Q => \up_adc_config_ctrl_reg[31]_0\(16),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(17),
      Q => \up_adc_config_ctrl_reg[31]_0\(17),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(18),
      Q => \up_adc_config_ctrl_reg[31]_0\(18),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(19),
      Q => \up_adc_config_ctrl_reg[31]_0\(19),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(1),
      Q => \up_adc_config_ctrl_reg[31]_0\(1),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(20),
      Q => \up_adc_config_ctrl_reg[31]_0\(20),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(21),
      Q => \up_adc_config_ctrl_reg[31]_0\(21),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(22),
      Q => \up_adc_config_ctrl_reg[31]_0\(22),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(23),
      Q => \up_adc_config_ctrl_reg[31]_0\(23),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(24),
      Q => \up_adc_config_ctrl_reg[31]_0\(24),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(25),
      Q => \up_adc_config_ctrl_reg[31]_0\(25),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(26),
      Q => \up_adc_config_ctrl_reg[31]_0\(26),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(27),
      Q => \up_adc_config_ctrl_reg[31]_0\(27),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(28),
      Q => \up_adc_config_ctrl_reg[31]_0\(28),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(29),
      Q => \up_adc_config_ctrl_reg[31]_0\(29),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(2),
      Q => \up_adc_config_ctrl_reg[31]_0\(2),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(30),
      Q => \up_adc_config_ctrl_reg[31]_0\(30),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(31),
      Q => \up_adc_config_ctrl_reg[31]_0\(31),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(3),
      Q => \up_adc_config_ctrl_reg[31]_0\(3),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(4),
      Q => \up_adc_config_ctrl_reg[31]_0\(4),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(5),
      Q => \up_adc_config_ctrl_reg[31]_0\(5),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(6),
      Q => \up_adc_config_ctrl_reg[31]_0\(6),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(7),
      Q => \up_adc_config_ctrl_reg[31]_0\(7),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(8),
      Q => \up_adc_config_ctrl_reg[31]_0\(8),
      R => \^p_0_in\
    );
\up_adc_config_ctrl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_ctrl_reg[31]_1\(0),
      D => Q(9),
      Q => \up_adc_config_ctrl_reg[31]_0\(9),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(0),
      Q => up_adc_config_wr(0),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(10),
      Q => \up_adc_config_wr_reg[31]_0\(9),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(11),
      Q => \up_adc_config_wr_reg[31]_0\(10),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(12),
      Q => \up_adc_config_wr_reg[31]_0\(11),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(13),
      Q => \up_adc_config_wr_reg[31]_0\(12),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(14),
      Q => \up_adc_config_wr_reg[31]_0\(13),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(15),
      Q => \up_adc_config_wr_reg[31]_0\(14),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(16),
      Q => \up_adc_config_wr_reg[31]_0\(15),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(17),
      Q => \up_adc_config_wr_reg[31]_0\(16),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(18),
      Q => \up_adc_config_wr_reg[31]_0\(17),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(19),
      Q => \up_adc_config_wr_reg[31]_0\(18),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(1),
      Q => \up_adc_config_wr_reg[31]_0\(0),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(20),
      Q => \up_adc_config_wr_reg[31]_0\(19),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(21),
      Q => \up_adc_config_wr_reg[31]_0\(20),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(22),
      Q => \up_adc_config_wr_reg[31]_0\(21),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(23),
      Q => \up_adc_config_wr_reg[31]_0\(22),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(24),
      Q => \up_adc_config_wr_reg[31]_0\(23),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(25),
      Q => \up_adc_config_wr_reg[31]_0\(24),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(26),
      Q => \up_adc_config_wr_reg[31]_0\(25),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(27),
      Q => \up_adc_config_wr_reg[31]_0\(26),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(28),
      Q => \up_adc_config_wr_reg[31]_0\(27),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(29),
      Q => \up_adc_config_wr_reg[31]_0\(28),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(2),
      Q => \up_adc_config_wr_reg[31]_0\(1),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(30),
      Q => \up_adc_config_wr_reg[31]_0\(29),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(31),
      Q => \up_adc_config_wr_reg[31]_0\(30),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(3),
      Q => \up_adc_config_wr_reg[31]_0\(2),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(4),
      Q => \up_adc_config_wr_reg[31]_0\(3),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(5),
      Q => \up_adc_config_wr_reg[31]_0\(4),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(6),
      Q => \up_adc_config_wr_reg[31]_0\(5),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(7),
      Q => \up_adc_config_wr_reg[31]_0\(6),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(8),
      Q => \up_adc_config_wr_reg[31]_0\(7),
      R => \^p_0_in\
    );
\up_adc_config_wr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_config_wr_reg[31]_1\(0),
      D => Q(9),
      Q => \up_adc_config_wr_reg[31]_0\(8),
      R => \^p_0_in\
    );
up_adc_crc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(8),
      Q => data5(8),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(0),
      Q => data5(0),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(1),
      Q => data5(1),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(2),
      Q => data5(2),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(3),
      Q => data5(3),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(4),
      Q => data5(4),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(5),
      Q => data5(5),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(6),
      Q => data5(6),
      R => \^p_0_in\
    );
\up_adc_custom_control_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Q(7),
      Q => data5(7),
      R => \^p_0_in\
    );
up_adc_ddr_edgesel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(1),
      Q => data3(1),
      R => \^p_0_in\
    );
up_adc_ext_sync_arm_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_ext_sync_arm_reg_0,
      Q => \^p_8_in\(0),
      R => \^p_0_in\
    );
up_adc_ext_sync_disarm_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_ext_sync_disarm_reg_0,
      Q => \^p_8_in\(1),
      R => \^p_0_in\
    );
up_adc_ext_sync_manual_req_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_ext_sync_manual_req_reg_0,
      Q => \^p_8_in\(2),
      R => \^p_0_in\
    );
\up_adc_num_lanes_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(8),
      Q => data3(3),
      R => \^p_0_in\
    );
\up_adc_num_lanes_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(9),
      Q => data3(4),
      R => \^p_0_in\
    );
\up_adc_num_lanes_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(10),
      Q => data3(5),
      R => \^p_0_in\
    );
\up_adc_num_lanes_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(11),
      Q => data3(6),
      R => \^p_0_in\
    );
\up_adc_num_lanes_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(12),
      Q => data3(7),
      R => \^p_0_in\
    );
up_adc_pin_mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(0),
      Q => data3(0),
      R => \^p_0_in\
    );
up_adc_r1_mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(2),
      Q => up_adc_r1_mode_reg_0,
      R => \^p_0_in\
    );
up_adc_sdr_ddr_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(16),
      Q => data3(10),
      R => \^p_0_in\
    );
up_adc_sref_sync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(4),
      Q => data3(2),
      R => \^p_0_in\
    );
up_adc_symb_8_16b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(14),
      Q => data3(8),
      R => \^p_0_in\
    );
up_adc_symb_op_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_sync0,
      D => Q(15),
      Q => data3(9),
      R => \^p_0_in\
    );
up_adc_sync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_sync_reg_0,
      Q => p_9_in(0),
      R => \^p_0_in\
    );
up_core_preset_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data2(0),
      O => up_core_preset_i_1_n_0
    );
up_core_preset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_core_preset_i_1_n_0,
      Q => up_core_preset,
      S => \^p_0_in\
    );
up_mmcm_resetn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_clk_enb0,
      D => Q(1),
      Q => up_adc_clk_enb_reg_0(0),
      R => \^p_0_in\
    );
up_pps_irq_mask_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_pps_irq_mask_reg_1,
      Q => up_pps_irq_mask_reg_0,
      S => \^p_0_in\
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_s,
      Q => up_rack_s(0),
      R => \^p_0_in\
    );
\up_rdata_int[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000AA00F0CC00"
    )
        port map (
      I0 => data2(0),
      I1 => \^up_timer_reg\(0),
      I2 => up_adc_config_wr(0),
      I3 => \up_rdata_int[0]_i_4\(2),
      I4 => \up_rdata_int[0]_i_4\(1),
      I5 => \up_rdata_int[0]_i_4\(0),
      O => up_resetn_reg_0
    );
\up_rdata_int[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => up_scratch(2),
      I1 => \^p_8_in\(1),
      I2 => \^p_4_in\(0),
      I3 => \up_rdata_int[0]_i_4\(1),
      I4 => \up_rdata_int[0]_i_4\(0),
      O => \up_scratch_reg[2]_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \up_rdata_int_reg[31]_0\(0),
      R => SR(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(10),
      Q => \up_rdata_int_reg[31]_0\(10),
      R => SR(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(11),
      Q => \up_rdata_int_reg[31]_0\(11),
      R => SR(0)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(12),
      Q => \up_rdata_int_reg[31]_0\(12),
      R => SR(0)
    );
\up_rdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(13),
      Q => \up_rdata_int_reg[31]_0\(13),
      R => SR(0)
    );
\up_rdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(14),
      Q => \up_rdata_int_reg[31]_0\(14),
      R => SR(0)
    );
\up_rdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(15),
      Q => \up_rdata_int_reg[31]_0\(15),
      R => SR(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(16),
      Q => \up_rdata_int_reg[31]_0\(16),
      R => SR(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(17),
      Q => \up_rdata_int_reg[31]_0\(17),
      R => SR(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(18),
      Q => \up_rdata_int_reg[31]_0\(18),
      R => SR(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(19),
      Q => \up_rdata_int_reg[31]_0\(19),
      R => SR(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \up_rdata_int_reg[31]_0\(1),
      R => SR(0)
    );
\up_rdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(20),
      Q => \up_rdata_int_reg[31]_0\(20),
      R => SR(0)
    );
\up_rdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(21),
      Q => \up_rdata_int_reg[31]_0\(21),
      R => SR(0)
    );
\up_rdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(22),
      Q => \up_rdata_int_reg[31]_0\(22),
      R => SR(0)
    );
\up_rdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(23),
      Q => \up_rdata_int_reg[31]_0\(23),
      R => SR(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(24),
      Q => \up_rdata_int_reg[31]_0\(24),
      R => SR(0)
    );
\up_rdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(25),
      Q => \up_rdata_int_reg[31]_0\(25),
      R => SR(0)
    );
\up_rdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(26),
      Q => \up_rdata_int_reg[31]_0\(26),
      R => SR(0)
    );
\up_rdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(27),
      Q => \up_rdata_int_reg[31]_0\(27),
      R => SR(0)
    );
\up_rdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(28),
      Q => \up_rdata_int_reg[31]_0\(28),
      R => SR(0)
    );
\up_rdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(29),
      Q => \up_rdata_int_reg[31]_0\(29),
      R => SR(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \up_rdata_int_reg[31]_0\(2),
      R => SR(0)
    );
\up_rdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(30),
      Q => \up_rdata_int_reg[31]_0\(30),
      R => SR(0)
    );
\up_rdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(31),
      Q => \up_rdata_int_reg[31]_0\(31),
      R => SR(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(3),
      Q => \up_rdata_int_reg[31]_0\(3),
      R => SR(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(4),
      Q => \up_rdata_int_reg[31]_0\(4),
      R => SR(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(5),
      Q => \up_rdata_int_reg[31]_0\(5),
      R => SR(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(6),
      Q => \up_rdata_int_reg[31]_0\(6),
      R => SR(0)
    );
\up_rdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(7),
      Q => \up_rdata_int_reg[31]_0\(7),
      R => SR(0)
    );
\up_rdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(8),
      Q => \up_rdata_int_reg[31]_0\(8),
      R => SR(0)
    );
\up_rdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(9),
      Q => \up_rdata_int_reg[31]_0\(9),
      R => SR(0)
    );
up_resetn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_clk_enb0,
      D => Q(0),
      Q => data2(0),
      R => \^p_0_in\
    );
\up_scratch_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(0),
      Q => \up_scratch_reg[31]_0\(0),
      R => \^p_0_in\
    );
\up_scratch_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(10),
      Q => \up_scratch_reg[31]_0\(9),
      R => \^p_0_in\
    );
\up_scratch_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(11),
      Q => \up_scratch_reg[31]_0\(10),
      R => \^p_0_in\
    );
\up_scratch_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(12),
      Q => \up_scratch_reg[31]_0\(11),
      R => \^p_0_in\
    );
\up_scratch_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(13),
      Q => \up_scratch_reg[31]_0\(12),
      R => \^p_0_in\
    );
\up_scratch_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(14),
      Q => \up_scratch_reg[31]_0\(13),
      R => \^p_0_in\
    );
\up_scratch_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(15),
      Q => \up_scratch_reg[31]_0\(14),
      R => \^p_0_in\
    );
\up_scratch_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(16),
      Q => \up_scratch_reg[31]_0\(15),
      R => \^p_0_in\
    );
\up_scratch_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(17),
      Q => \up_scratch_reg[31]_0\(16),
      R => \^p_0_in\
    );
\up_scratch_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(18),
      Q => \up_scratch_reg[31]_0\(17),
      R => \^p_0_in\
    );
\up_scratch_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(19),
      Q => \up_scratch_reg[31]_0\(18),
      R => \^p_0_in\
    );
\up_scratch_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(1),
      Q => \up_scratch_reg[31]_0\(1),
      R => \^p_0_in\
    );
\up_scratch_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(20),
      Q => \up_scratch_reg[31]_0\(19),
      R => \^p_0_in\
    );
\up_scratch_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(21),
      Q => \up_scratch_reg[31]_0\(20),
      R => \^p_0_in\
    );
\up_scratch_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(22),
      Q => \up_scratch_reg[31]_0\(21),
      R => \^p_0_in\
    );
\up_scratch_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(23),
      Q => \up_scratch_reg[31]_0\(22),
      R => \^p_0_in\
    );
\up_scratch_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(24),
      Q => \up_scratch_reg[31]_0\(23),
      R => \^p_0_in\
    );
\up_scratch_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(25),
      Q => \up_scratch_reg[31]_0\(24),
      R => \^p_0_in\
    );
\up_scratch_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(26),
      Q => \up_scratch_reg[31]_0\(25),
      R => \^p_0_in\
    );
\up_scratch_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(27),
      Q => \up_scratch_reg[31]_0\(26),
      R => \^p_0_in\
    );
\up_scratch_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(28),
      Q => \up_scratch_reg[31]_0\(27),
      R => \^p_0_in\
    );
\up_scratch_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(29),
      Q => \up_scratch_reg[31]_0\(28),
      R => \^p_0_in\
    );
\up_scratch_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(2),
      Q => up_scratch(2),
      R => \^p_0_in\
    );
\up_scratch_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(30),
      Q => \up_scratch_reg[31]_0\(29),
      R => \^p_0_in\
    );
\up_scratch_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(31),
      Q => \up_scratch_reg[31]_0\(30),
      R => \^p_0_in\
    );
\up_scratch_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(3),
      Q => \up_scratch_reg[31]_0\(2),
      R => \^p_0_in\
    );
\up_scratch_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(4),
      Q => \up_scratch_reg[31]_0\(3),
      R => \^p_0_in\
    );
\up_scratch_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(5),
      Q => \up_scratch_reg[31]_0\(4),
      R => \^p_0_in\
    );
\up_scratch_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(6),
      Q => \up_scratch_reg[31]_0\(5),
      R => \^p_0_in\
    );
\up_scratch_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(7),
      Q => \up_scratch_reg[31]_0\(6),
      R => \^p_0_in\
    );
\up_scratch_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(8),
      Q => \up_scratch_reg[31]_0\(7),
      R => \^p_0_in\
    );
\up_scratch_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[31]_1\(0),
      D => Q(9),
      Q => \up_scratch_reg[31]_0\(8),
      R => \^p_0_in\
    );
up_status_ovf_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_status_ovf_reg_0,
      Q => \^p_4_in\(0),
      R => \^p_0_in\
    );
\up_timer[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_timer[0]_i_3_n_0\,
      I1 => \up_timer1__3\,
      I2 => \up_timer[0]_i_5_n_0\,
      I3 => \up_timer[0]_i_6_n_0\,
      I4 => \up_timer[0]_i_7_n_0\,
      O => \up_timer[0]_i_1_n_0\
    );
\up_timer[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(4),
      I1 => \^up_timer_reg\(3),
      I2 => \^up_timer_reg\(2),
      I3 => \^up_timer_reg\(1),
      O => \up_timer[0]_i_10_n_0\
    );
\up_timer[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(12),
      I1 => \^up_timer_reg\(11),
      I2 => \^up_timer_reg\(10),
      I3 => \^up_timer_reg\(9),
      O => \up_timer[0]_i_11_n_0\
    );
\up_timer[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_timer[0]_i_8_n_0\,
      I1 => \^up_timer_reg\(28),
      I2 => \^up_timer_reg\(27),
      I3 => \^up_timer_reg\(26),
      I4 => \^up_timer_reg\(25),
      I5 => \up_timer[0]_i_9_n_0\,
      O => \up_timer[0]_i_3_n_0\
    );
\up_timer[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^up_timer_reg\(5),
      I1 => \^up_timer_reg\(6),
      I2 => \^up_timer_reg\(7),
      I3 => \^up_timer_reg\(8),
      I4 => \up_timer[0]_i_10_n_0\,
      O => \up_timer[0]_i_5_n_0\
    );
\up_timer[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^up_timer_reg\(13),
      I1 => \^up_timer_reg\(14),
      I2 => \^up_timer_reg\(15),
      I3 => \^up_timer_reg\(16),
      I4 => \up_timer[0]_i_11_n_0\,
      O => \up_timer[0]_i_6_n_0\
    );
\up_timer[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(20),
      I1 => \^up_timer_reg\(19),
      I2 => \^up_timer_reg\(18),
      I3 => \^up_timer_reg\(17),
      O => \up_timer[0]_i_7_n_0\
    );
\up_timer[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(24),
      I1 => \^up_timer_reg\(23),
      I2 => \^up_timer_reg\(22),
      I3 => \^up_timer_reg\(21),
      O => \up_timer[0]_i_8_n_0\
    );
\up_timer[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(0),
      I1 => \^up_timer_reg\(31),
      I2 => \^up_timer_reg\(30),
      I3 => \^up_timer_reg\(29),
      O => \up_timer[0]_i_9_n_0\
    );
\up_timer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[0]_0\,
      Q => \^up_timer_reg\(0),
      R => \^p_0_in\
    );
\up_timer_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[10]_0\,
      Q => \^up_timer_reg\(10),
      R => \^p_0_in\
    );
\up_timer_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[11]_0\,
      Q => \^up_timer_reg\(11),
      R => \^p_0_in\
    );
\up_timer_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[12]_0\,
      Q => \^up_timer_reg\(12),
      R => \^p_0_in\
    );
\up_timer_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[13]_0\,
      Q => \^up_timer_reg\(13),
      R => \^p_0_in\
    );
\up_timer_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[14]_0\,
      Q => \^up_timer_reg\(14),
      R => \^p_0_in\
    );
\up_timer_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[15]_0\,
      Q => \^up_timer_reg\(15),
      R => \^p_0_in\
    );
\up_timer_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[16]_0\,
      Q => \^up_timer_reg\(16),
      R => \^p_0_in\
    );
\up_timer_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[17]_0\,
      Q => \^up_timer_reg\(17),
      R => \^p_0_in\
    );
\up_timer_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[18]_0\,
      Q => \^up_timer_reg\(18),
      R => \^p_0_in\
    );
\up_timer_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[19]_0\,
      Q => \^up_timer_reg\(19),
      R => \^p_0_in\
    );
\up_timer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[1]_0\,
      Q => \^up_timer_reg\(1),
      R => \^p_0_in\
    );
\up_timer_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[20]_0\,
      Q => \^up_timer_reg\(20),
      R => \^p_0_in\
    );
\up_timer_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[21]_0\,
      Q => \^up_timer_reg\(21),
      R => \^p_0_in\
    );
\up_timer_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[22]_0\,
      Q => \^up_timer_reg\(22),
      R => \^p_0_in\
    );
\up_timer_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[23]_0\,
      Q => \^up_timer_reg\(23),
      R => \^p_0_in\
    );
\up_timer_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[24]_0\,
      Q => \^up_timer_reg\(24),
      R => \^p_0_in\
    );
\up_timer_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[25]_0\,
      Q => \^up_timer_reg\(25),
      R => \^p_0_in\
    );
\up_timer_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[26]_0\,
      Q => \^up_timer_reg\(26),
      R => \^p_0_in\
    );
\up_timer_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[27]_0\,
      Q => \^up_timer_reg\(27),
      R => \^p_0_in\
    );
\up_timer_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[28]_0\,
      Q => \^up_timer_reg\(28),
      R => \^p_0_in\
    );
\up_timer_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[29]_0\,
      Q => \^up_timer_reg\(29),
      R => \^p_0_in\
    );
\up_timer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[2]_0\,
      Q => \^up_timer_reg\(2),
      R => \^p_0_in\
    );
\up_timer_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[30]_0\,
      Q => \^up_timer_reg\(30),
      R => \^p_0_in\
    );
\up_timer_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[31]_0\,
      Q => \^up_timer_reg\(31),
      R => \^p_0_in\
    );
\up_timer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[3]_0\,
      Q => \^up_timer_reg\(3),
      R => \^p_0_in\
    );
\up_timer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[4]_0\,
      Q => \^up_timer_reg\(4),
      R => \^p_0_in\
    );
\up_timer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[5]_0\,
      Q => \^up_timer_reg\(5),
      R => \^p_0_in\
    );
\up_timer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[6]_0\,
      Q => \^up_timer_reg\(6),
      R => \^p_0_in\
    );
\up_timer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[7]_0\,
      Q => \^up_timer_reg\(7),
      R => \^p_0_in\
    );
\up_timer_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[8]_0\,
      Q => \^up_timer_reg\(8),
      R => \^p_0_in\
    );
\up_timer_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      D => \up_timer_reg[9]_0\,
      Q => \^up_timer_reg\(9),
      R => \^p_0_in\
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wreq_s,
      Q => up_wack_s(0),
      R => \^p_0_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_valid_d : out STD_LOGIC;
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    link_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_z_reg : in STD_LOGIC;
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    adc_pn_match_d_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel is
  signal \^adc_data\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  adc_data(15 downto 0) <= \^adc_data\(15 downto 0);
\g_datafmt[0].i_ad_datafmt\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_25
     port map (
      D(0) => D(0),
      Q(14 downto 7) => Q(15 downto 8),
      Q(6 downto 0) => Q(6 downto 0),
      adc_data(15 downto 0) => \^adc_data\(15 downto 0),
      link_clk => link_clk
    );
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_26
     port map (
      E(0) => adc_valid_d,
      Q(15 downto 0) => Q(15 downto 0),
      adc_data(6 downto 0) => \^adc_data\(6 downto 0),
      adc_pn_match_d_reg => adc_pn_match_d_reg,
      adc_pn_match_d_reg_0 => adc_pn_match_d_reg_0,
      adc_pn_match_z_reg => adc_pn_match_z_reg,
      adc_pn_oos_int_reg => adc_pn_oos_int_reg,
      link_clk => link_clk,
      \pn_data_pn_reg[15]_0\(3 downto 0) => \pn_data_pn_reg[15]\(3 downto 0),
      \pn_data_pn_reg[22]_0\(0) => E(0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_0 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_z_reg : in STD_LOGIC;
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    adc_pn_match_d_reg_0 : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_0 : entity is "ad_ip_jesd204_tpl_adc_channel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_0 is
  signal \^adc_data\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  adc_data(15 downto 0) <= \^adc_data\(15 downto 0);
\g_datafmt[0].i_ad_datafmt\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_22
     port map (
      Q(14 downto 7) => Q(15 downto 8),
      Q(6 downto 0) => Q(6 downto 0),
      adc_data(15 downto 0) => \^adc_data\(15 downto 0),
      \data_int_reg[15]_0\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk
    );
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_23
     port map (
      Q(3 downto 0) => \pn_data_pn_reg[15]\(3 downto 0),
      adc_data(6 downto 0) => \^adc_data\(6 downto 0),
      adc_pn_match_d_reg => adc_pn_match_d_reg,
      adc_pn_match_d_reg_0 => adc_pn_match_d_reg_0,
      adc_pn_match_z_reg => adc_pn_match_z_reg,
      adc_pn_oos_int_reg => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      link_clk => link_clk,
      \pn_data_pn_reg[22]_0\(0) => \pn_data_pn_reg[22]\(0),
      \pn_data_pn_reg[8]_0\(15 downto 0) => Q(15 downto 0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_1 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_z_reg : in STD_LOGIC;
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_1 : entity is "ad_ip_jesd204_tpl_adc_channel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_1 is
  signal \^adc_data\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  adc_data(15 downto 0) <= \^adc_data\(15 downto 0);
\g_datafmt[0].i_ad_datafmt\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_19
     port map (
      Q(14 downto 7) => Q(15 downto 8),
      Q(6 downto 0) => Q(6 downto 0),
      adc_data(15 downto 0) => \^adc_data\(15 downto 0),
      \data_int_reg[15]_0\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk
    );
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_20
     port map (
      Q(15 downto 0) => Q(15 downto 0),
      adc_data(6 downto 0) => \^adc_data\(6 downto 0),
      adc_pn_match_d_reg => adc_pn_match_d_reg,
      adc_pn_match_z_reg => adc_pn_match_z_reg,
      adc_pn_oos_int_reg => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      link_clk => link_clk,
      \pn_data_pn_reg[15]_0\(0) => \pn_data_pn_reg[15]\(0),
      \pn_data_pn_reg[22]_0\(0) => \pn_data_pn_reg[22]\(0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_2 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_z_reg : in STD_LOGIC;
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_2 : entity is "ad_ip_jesd204_tpl_adc_channel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_2 is
  signal \^adc_data\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  adc_data(15 downto 0) <= \^adc_data\(15 downto 0);
\g_datafmt[0].i_ad_datafmt\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_16
     port map (
      Q(14 downto 7) => Q(15 downto 8),
      Q(6 downto 0) => Q(6 downto 0),
      adc_data(15 downto 0) => \^adc_data\(15 downto 0),
      \data_int_reg[15]_0\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk
    );
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_17
     port map (
      Q(15 downto 0) => Q(15 downto 0),
      adc_data(6 downto 0) => \^adc_data\(6 downto 0),
      adc_pn_match_d_reg => adc_pn_match_d_reg,
      adc_pn_match_z_reg => adc_pn_match_z_reg,
      adc_pn_oos_int_reg => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      link_clk => link_clk,
      \pn_data_pn_reg[15]_0\(0) => \pn_data_pn_reg[15]\(0),
      \pn_data_pn_reg[22]_0\(0) => \pn_data_pn_reg[22]\(0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_3 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_z_reg : in STD_LOGIC;
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_3 : entity is "ad_ip_jesd204_tpl_adc_channel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_3 is
  signal \^adc_data\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  adc_data(15 downto 0) <= \^adc_data\(15 downto 0);
\g_datafmt[0].i_ad_datafmt\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_13
     port map (
      Q(14 downto 7) => Q(15 downto 8),
      Q(6 downto 0) => Q(6 downto 0),
      adc_data(15 downto 0) => \^adc_data\(15 downto 0),
      \data_int_reg[15]_0\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk
    );
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_14
     port map (
      Q(15 downto 0) => Q(15 downto 0),
      adc_data(6 downto 0) => \^adc_data\(6 downto 0),
      adc_pn_match_d_reg => adc_pn_match_d_reg,
      adc_pn_match_z_reg => adc_pn_match_z_reg,
      adc_pn_oos_int_reg => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      link_clk => link_clk,
      \pn_data_pn_reg[15]_0\(0) => \pn_data_pn_reg[15]\(0),
      \pn_data_pn_reg[22]_0\(0) => \pn_data_pn_reg[22]\(0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_4 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_z_reg : in STD_LOGIC;
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_4 : entity is "ad_ip_jesd204_tpl_adc_channel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_4 is
  signal \^adc_data\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  adc_data(15 downto 0) <= \^adc_data\(15 downto 0);
\g_datafmt[0].i_ad_datafmt\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_10
     port map (
      Q(14 downto 7) => Q(15 downto 8),
      Q(6 downto 0) => Q(6 downto 0),
      adc_data(15 downto 0) => \^adc_data\(15 downto 0),
      \data_int_reg[15]_0\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk
    );
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_11
     port map (
      Q(15 downto 0) => Q(15 downto 0),
      adc_data(6 downto 0) => \^adc_data\(6 downto 0),
      adc_pn_match_d_reg => adc_pn_match_d_reg,
      adc_pn_match_z_reg => adc_pn_match_z_reg,
      adc_pn_oos_int_reg => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      link_clk => link_clk,
      \pn_data_pn_reg[15]_0\(0) => \pn_data_pn_reg[15]\(0),
      \pn_data_pn_reg[22]_0\(0) => \pn_data_pn_reg[22]\(0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_5 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_z_reg : in STD_LOGIC;
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_5 : entity is "ad_ip_jesd204_tpl_adc_channel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_5 is
  signal \^adc_data\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  adc_data(15 downto 0) <= \^adc_data\(15 downto 0);
\g_datafmt[0].i_ad_datafmt\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt_7
     port map (
      Q(14 downto 7) => Q(15 downto 8),
      Q(6 downto 0) => Q(6 downto 0),
      adc_data(15 downto 0) => \^adc_data\(15 downto 0),
      \data_int_reg[15]_0\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk
    );
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon_8
     port map (
      Q(15 downto 0) => Q(15 downto 0),
      adc_data(6 downto 0) => \^adc_data\(6 downto 0),
      adc_pn_match_d_reg => adc_pn_match_d_reg,
      adc_pn_match_z_reg => adc_pn_match_z_reg,
      adc_pn_oos_int_reg => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      link_clk => link_clk,
      \pn_data_pn_reg[15]_0\(0) => \pn_data_pn_reg[15]\(0),
      \pn_data_pn_reg[22]_0\(0) => \pn_data_pn_reg[22]\(0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_6 is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_oos_int_reg : out STD_LOGIC;
    \pn_data_pn_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    link_clk : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_pn_match_z_reg : in STD_LOGIC;
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc_pn_match_d_reg : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_6 : entity is "ad_ip_jesd204_tpl_adc_channel";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_6 is
  signal \^adc_data\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  adc_data(15 downto 0) <= \^adc_data\(15 downto 0);
\g_datafmt[0].i_ad_datafmt\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_datafmt
     port map (
      Q(14 downto 7) => Q(15 downto 8),
      Q(6 downto 0) => Q(6 downto 0),
      adc_data(15 downto 0) => \^adc_data\(15 downto 0),
      \data_int_reg[15]_0\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk
    );
i_pnmon: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_pnmon
     port map (
      Q(15 downto 0) => Q(15 downto 0),
      adc_data(6 downto 0) => \^adc_data\(6 downto 0),
      adc_pn_match_d_reg => adc_pn_match_d_reg,
      adc_pn_match_z_reg => adc_pn_match_z_reg,
      adc_pn_oos_int_reg => adc_pn_oos_int_reg,
      adc_valid_d => adc_valid_d,
      link_clk => link_clk,
      \pn_data_pn_reg[15]_0\(0) => \pn_data_pn_reg[15]\(0),
      \pn_data_pn_reg[22]_0\(0) => \pn_data_pn_reg[22]\(0),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_regmap is
  port (
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    up_axi_rvalid_int_reg : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[9]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rx_data_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[39]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[55]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[71]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[87]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[103]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_data_reg[119]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[8]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    link_clk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    i_2422 : in STD_LOGIC;
    i_2422_0 : in STD_LOGIC;
    i_2422_1 : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    pn_err_s : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pn_oos_s : in STD_LOGIC_VECTOR ( 7 downto 0 );
    adc_rst_sync_s : in STD_LOGIC;
    adc_dovf : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_regmap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_regmap is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc_rst_s : STD_LOGIC;
  signal adc_status : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \data1__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \data1__1\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \data1__2\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \data1__3\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \data1__4\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \data1__5\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \data1__6\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal data2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal data3 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data4__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data4__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data4__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data4__3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data4__4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data4__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data4__6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data4__7\ : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal data5 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data9 : STD_LOGIC;
  signal \g_channel[0].i_up_adc_channel_n_17\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_0\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_1\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_15\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_16\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_17\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_18\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_19\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_2\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_20\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_24\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_25\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_26\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_27\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_28\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_29\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_3\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_30\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_31\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_32\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_33\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_34\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_35\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_36\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_37\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_4\ : STD_LOGIC;
  signal \g_channel[1].i_up_adc_channel_n_5\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_0\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_1\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_15\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_16\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_17\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_18\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_19\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_2\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_20\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_24\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_25\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_26\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_27\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_28\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_29\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_3\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_30\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_31\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_32\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_33\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_34\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_35\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_36\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_37\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_4\ : STD_LOGIC;
  signal \g_channel[2].i_up_adc_channel_n_5\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_0\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_1\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_14\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_15\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_16\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_17\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_18\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_19\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_2\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_20\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_21\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_25\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_26\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_27\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_28\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_29\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_3\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_30\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_31\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_32\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_33\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_34\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_35\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_36\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_37\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_38\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_4\ : STD_LOGIC;
  signal \g_channel[3].i_up_adc_channel_n_5\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_0\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_1\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_14\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_15\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_16\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_17\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_18\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_19\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_2\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_20\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_21\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_25\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_26\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_27\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_28\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_29\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_3\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_30\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_31\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_32\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_33\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_34\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_35\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_36\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_37\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_38\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_4\ : STD_LOGIC;
  signal \g_channel[4].i_up_adc_channel_n_5\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_0\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_1\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_15\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_16\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_17\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_18\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_19\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_2\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_20\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_24\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_25\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_26\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_27\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_28\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_29\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_3\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_30\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_31\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_32\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_33\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_34\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_35\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_36\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_37\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_4\ : STD_LOGIC;
  signal \g_channel[5].i_up_adc_channel_n_5\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_0\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_1\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_15\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_16\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_17\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_18\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_19\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_2\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_20\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_24\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_25\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_26\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_27\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_28\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_29\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_3\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_30\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_31\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_32\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_33\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_34\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_35\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_36\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_37\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_4\ : STD_LOGIC;
  signal \g_channel[6].i_up_adc_channel_n_5\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_0\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_1\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_15\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_16\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_17\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_18\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_19\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_2\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_20\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_24\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_25\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_26\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_27\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_28\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_29\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_3\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_30\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_31\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_32\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_33\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_34\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_35\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_36\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_37\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_4\ : STD_LOGIC;
  signal \g_channel[7].i_up_adc_channel_n_5\ : STD_LOGIC;
  signal i_up_adc_common_n_102 : STD_LOGIC;
  signal i_up_adc_common_n_167 : STD_LOGIC;
  signal i_up_adc_common_n_3 : STD_LOGIC;
  signal i_up_adc_common_n_31 : STD_LOGIC;
  signal i_up_adc_common_n_70 : STD_LOGIC;
  signal i_up_axi_n_100 : STD_LOGIC;
  signal i_up_axi_n_101 : STD_LOGIC;
  signal i_up_axi_n_102 : STD_LOGIC;
  signal i_up_axi_n_105 : STD_LOGIC;
  signal i_up_axi_n_106 : STD_LOGIC;
  signal i_up_axi_n_107 : STD_LOGIC;
  signal i_up_axi_n_108 : STD_LOGIC;
  signal i_up_axi_n_109 : STD_LOGIC;
  signal i_up_axi_n_110 : STD_LOGIC;
  signal i_up_axi_n_111 : STD_LOGIC;
  signal i_up_axi_n_112 : STD_LOGIC;
  signal i_up_axi_n_113 : STD_LOGIC;
  signal i_up_axi_n_114 : STD_LOGIC;
  signal i_up_axi_n_115 : STD_LOGIC;
  signal i_up_axi_n_116 : STD_LOGIC;
  signal i_up_axi_n_117 : STD_LOGIC;
  signal i_up_axi_n_118 : STD_LOGIC;
  signal i_up_axi_n_119 : STD_LOGIC;
  signal i_up_axi_n_120 : STD_LOGIC;
  signal i_up_axi_n_254 : STD_LOGIC;
  signal i_up_axi_n_255 : STD_LOGIC;
  signal i_up_axi_n_256 : STD_LOGIC;
  signal i_up_axi_n_257 : STD_LOGIC;
  signal i_up_axi_n_258 : STD_LOGIC;
  signal i_up_axi_n_259 : STD_LOGIC;
  signal i_up_axi_n_260 : STD_LOGIC;
  signal i_up_axi_n_261 : STD_LOGIC;
  signal i_up_axi_n_262 : STD_LOGIC;
  signal i_up_axi_n_263 : STD_LOGIC;
  signal i_up_axi_n_264 : STD_LOGIC;
  signal i_up_axi_n_265 : STD_LOGIC;
  signal i_up_axi_n_266 : STD_LOGIC;
  signal i_up_axi_n_267 : STD_LOGIC;
  signal i_up_axi_n_268 : STD_LOGIC;
  signal i_up_axi_n_269 : STD_LOGIC;
  signal i_up_axi_n_270 : STD_LOGIC;
  signal i_up_axi_n_271 : STD_LOGIC;
  signal i_up_axi_n_272 : STD_LOGIC;
  signal i_up_axi_n_273 : STD_LOGIC;
  signal i_up_axi_n_274 : STD_LOGIC;
  signal i_up_axi_n_275 : STD_LOGIC;
  signal i_up_axi_n_276 : STD_LOGIC;
  signal i_up_axi_n_277 : STD_LOGIC;
  signal i_up_axi_n_278 : STD_LOGIC;
  signal i_up_axi_n_279 : STD_LOGIC;
  signal i_up_axi_n_280 : STD_LOGIC;
  signal i_up_axi_n_281 : STD_LOGIC;
  signal i_up_axi_n_282 : STD_LOGIC;
  signal i_up_axi_n_283 : STD_LOGIC;
  signal i_up_axi_n_284 : STD_LOGIC;
  signal i_up_axi_n_285 : STD_LOGIC;
  signal i_up_axi_n_286 : STD_LOGIC;
  signal i_up_axi_n_38 : STD_LOGIC;
  signal i_up_axi_n_39 : STD_LOGIC;
  signal i_up_axi_n_40 : STD_LOGIC;
  signal i_up_axi_n_41 : STD_LOGIC;
  signal i_up_axi_n_44 : STD_LOGIC;
  signal i_up_axi_n_45 : STD_LOGIC;
  signal i_up_axi_n_46 : STD_LOGIC;
  signal i_up_axi_n_47 : STD_LOGIC;
  signal i_up_axi_n_48 : STD_LOGIC;
  signal i_up_axi_n_49 : STD_LOGIC;
  signal i_up_axi_n_5 : STD_LOGIC;
  signal i_up_axi_n_50 : STD_LOGIC;
  signal i_up_axi_n_51 : STD_LOGIC;
  signal i_up_axi_n_52 : STD_LOGIC;
  signal i_up_axi_n_53 : STD_LOGIC;
  signal i_up_axi_n_54 : STD_LOGIC;
  signal i_up_axi_n_55 : STD_LOGIC;
  signal i_up_axi_n_56 : STD_LOGIC;
  signal i_up_axi_n_57 : STD_LOGIC;
  signal i_up_axi_n_58 : STD_LOGIC;
  signal i_up_axi_n_59 : STD_LOGIC;
  signal i_up_axi_n_60 : STD_LOGIC;
  signal i_up_axi_n_61 : STD_LOGIC;
  signal i_up_axi_n_70 : STD_LOGIC;
  signal i_up_axi_n_71 : STD_LOGIC;
  signal i_up_axi_n_72 : STD_LOGIC;
  signal i_up_axi_n_73 : STD_LOGIC;
  signal i_up_axi_n_74 : STD_LOGIC;
  signal i_up_axi_n_75 : STD_LOGIC;
  signal i_up_axi_n_76 : STD_LOGIC;
  signal i_up_axi_n_78 : STD_LOGIC;
  signal i_up_axi_n_79 : STD_LOGIC;
  signal i_up_axi_n_80 : STD_LOGIC;
  signal i_up_axi_n_81 : STD_LOGIC;
  signal i_up_axi_n_82 : STD_LOGIC;
  signal i_up_axi_n_83 : STD_LOGIC;
  signal i_up_axi_n_84 : STD_LOGIC;
  signal i_up_axi_n_87 : STD_LOGIC;
  signal i_up_axi_n_88 : STD_LOGIC;
  signal i_up_axi_n_96 : STD_LOGIC;
  signal i_up_axi_n_97 : STD_LOGIC;
  signal i_up_axi_n_98 : STD_LOGIC;
  signal i_up_axi_n_99 : STD_LOGIC;
  signal i_up_tpl_adc_n_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal p_0_in_1 : STD_LOGIC;
  signal p_0_in_10 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal p_4_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p_9_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_9_in_0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal up_adc_clk_enb0 : STD_LOGIC;
  signal up_adc_config_ctrl : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_adc_config_ctrl0 : STD_LOGIC;
  signal up_adc_config_wr : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal up_adc_config_wr0 : STD_LOGIC;
  signal up_adc_crc_enable : STD_LOGIC;
  signal up_adc_crc_err_int1 : STD_LOGIC;
  signal up_adc_dfmt_enable : STD_LOGIC;
  signal up_adc_dfmt_se : STD_LOGIC;
  signal up_adc_dfmt_se0 : STD_LOGIC;
  signal up_adc_dfmt_type : STD_LOGIC;
  signal up_adc_enable : STD_LOGIC;
  signal up_adc_lb_enb : STD_LOGIC;
  signal up_adc_pn_sel : STD_LOGIC;
  signal up_adc_pnseq_sel0 : STD_LOGIC;
  signal up_adc_softspan_int : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal up_adc_softspan_int0 : STD_LOGIC;
  signal up_adc_sync0 : STD_LOGIC;
  signal up_cntrl_xfer_done_s : STD_LOGIC;
  signal up_d_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_rack : STD_LOGIC;
  signal up_rack_i_1_n_0 : STD_LOGIC;
  signal up_rack_i_2_n_0 : STD_LOGIC;
  signal up_rack_s : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \up_rack_s__0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal up_raddr_s : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal up_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal up_rdata_all : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal up_rdata_int : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal up_rdata_int_11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_rdata_int_2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal up_rdata_int_3 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal up_rdata_int_4 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal up_rdata_int_5 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal up_rdata_int_6 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal up_rdata_int_7 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal up_rdata_int_8 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal up_rdata_int_9 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal up_rreq_s : STD_LOGIC;
  signal up_rreq_s_12 : STD_LOGIC;
  signal up_scratch : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_scratch0 : STD_LOGIC;
  signal up_status_ovf_s : STD_LOGIC;
  signal up_status_pn_err : STD_LOGIC;
  signal up_status_pn_oos : STD_LOGIC;
  signal \up_timer1__3\ : STD_LOGIC;
  signal up_timer_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_wack : STD_LOGIC;
  signal up_wack_i_1_n_0 : STD_LOGIC;
  signal up_wack_i_2_n_0 : STD_LOGIC;
  signal up_wack_s : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \up_wack_s__0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal up_wdata_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_wreq_s : STD_LOGIC;
  signal up_wreq_s_13 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_rdata[28]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \up_rdata[8]_i_1\ : label is "soft_lutpair374";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
adc_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => \^q\(0),
      Q => adc_status,
      R => '0'
    );
\g_channel[0].i_up_adc_channel\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel
     port map (
      AR(0) => adc_rst_s,
      D(2) => up_adc_dfmt_type,
      D(1) => up_adc_dfmt_enable,
      D(0) => up_adc_enable,
      E(0) => E(0),
      Q(12 downto 9) => up_wdata_s(19 downto 16),
      Q(8 downto 7) => up_wdata_s(11 downto 10),
      Q(6 downto 0) => up_wdata_s(6 downto 0),
      SR(0) => i_up_axi_n_119,
      \d_data_cntrl_int_reg[75]\(2) => enable(0),
      \d_data_cntrl_int_reg[75]\(1 downto 0) => \d_data_cntrl_int_reg[9]\(1 downto 0),
      data1(1 downto 0) => data1(2 downto 1),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk,
      p_0_in => p_0_in_1,
      p_7_in => p_7_in,
      pn_err_s(0) => pn_err_s(0),
      pn_oos_s(0) => pn_oos_s(0),
      \rx_data_reg[7]\(0) => D(0),
      s_axi_aclk => s_axi_aclk,
      up_adc_crc_err_int1 => up_adc_crc_err_int1,
      \up_adc_data_sel_reg[3]_0\(2 downto 1) => data4(3 downto 2),
      \up_adc_data_sel_reg[3]_0\(0) => data4(0),
      \up_adc_data_sel_reg[3]_1\(0) => up_adc_pnseq_sel0,
      up_adc_dfmt_se => up_adc_dfmt_se,
      up_adc_dfmt_se0 => up_adc_dfmt_se0,
      up_adc_lb_enb => up_adc_lb_enb,
      up_adc_pn_oos_int_reg_0 => i_up_axi_n_45,
      up_adc_pn_oos_int_reg_1 => i_up_axi_n_44,
      up_adc_pn_sel => up_adc_pn_sel,
      \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) => \data4__7\(19 downto 16),
      \up_adc_softspan_int_reg[2]_0\(1) => up_adc_softspan_int(2),
      \up_adc_softspan_int_reg[2]_0\(0) => up_adc_softspan_int(0),
      \up_adc_softspan_int_reg[2]_1\(0) => up_adc_softspan_int0,
      up_rack_int_reg_0 => i_up_axi_n_120,
      \up_rack_s__0\(0) => \up_rack_s__0\(1),
      \up_rdata_int_reg[1]_0\ => i_up_axi_n_254,
      \up_rdata_int_reg[1]_1\(3 downto 0) => up_raddr_s(3 downto 0),
      \up_rdata_int_reg[24]_0\(13) => up_rdata_int(24),
      \up_rdata_int_reg[24]_0\(12 downto 9) => up_rdata_int(19 downto 16),
      \up_rdata_int_reg[24]_0\(8 downto 7) => up_rdata_int(11 downto 10),
      \up_rdata_int_reg[24]_0\(6 downto 0) => up_rdata_int(6 downto 0),
      \up_rdata_int_reg[24]_1\(12) => up_rdata_int_9(24),
      \up_rdata_int_reg[24]_1\(11 downto 8) => up_rdata_int_9(19 downto 16),
      \up_rdata_int_reg[24]_1\(7 downto 6) => up_rdata_int_9(11 downto 10),
      \up_rdata_int_reg[24]_1\(5 downto 1) => up_rdata_int_9(6 downto 2),
      \up_rdata_int_reg[24]_1\(0) => up_rdata_int_9(0),
      \up_wack_s__0\(0) => \up_wack_s__0\(1),
      \up_xfer_count_reg[2]\ => \g_channel[0].i_up_adc_channel_n_17\
    );
\g_channel[1].i_up_adc_channel\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized0\
     port map (
      AR(0) => adc_rst_s,
      D(2) => \g_channel[1].i_up_adc_channel_n_1\,
      D(1) => \g_channel[1].i_up_adc_channel_n_2\,
      D(0) => \g_channel[1].i_up_adc_channel_n_3\,
      E(0) => i_up_axi_n_70,
      Q(12 downto 9) => up_wdata_s(19 downto 16),
      Q(8 downto 7) => up_wdata_s(11 downto 10),
      Q(6 downto 0) => up_wdata_s(6 downto 0),
      SR(0) => i_up_axi_n_109,
      \d_data_cntrl_int_reg[75]\(2) => enable(1),
      \d_data_cntrl_int_reg[75]\(1 downto 0) => \d_data_cntrl_int_reg[9]\(3 downto 2),
      \d_data_cntrl_int_reg[8]\(0) => \d_data_cntrl_int_reg[8]\(0),
      \data1__0\(1 downto 0) => \data1__0\(2 downto 1),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(1),
      link_clk => link_clk,
      p_0_in => p_0_in_1,
      pn_err_s(0) => pn_err_s(1),
      pn_oos_s(0) => pn_oos_s(1),
      \rx_data_reg[23]\(0) => \rx_data_reg[23]\(0),
      s_axi_aclk => s_axi_aclk,
      up_adc_crc_err_int1 => up_adc_crc_err_int1,
      \up_adc_data_sel_reg[0]_0\(0) => i_up_axi_n_46,
      \up_adc_data_sel_reg[3]_0\(2 downto 1) => \data4__0\(3 downto 2),
      \up_adc_data_sel_reg[3]_0\(0) => \data4__0\(0),
      up_adc_dfmt_se_reg_0 => \g_channel[1].i_up_adc_channel_n_4\,
      up_adc_lb_enb_reg_0 => \g_channel[1].i_up_adc_channel_n_0\,
      up_adc_pn_oos_int_reg_0 => i_up_axi_n_48,
      up_adc_pn_oos_int_reg_1 => i_up_axi_n_47,
      up_adc_pn_sel_reg_0 => \g_channel[1].i_up_adc_channel_n_5\,
      up_adc_pn_type_reg_0 => i_up_axi_n_82,
      \up_adc_pnseq_sel_reg[3]_0\(3) => \g_channel[1].i_up_adc_channel_n_15\,
      \up_adc_pnseq_sel_reg[3]_0\(2) => \g_channel[1].i_up_adc_channel_n_16\,
      \up_adc_pnseq_sel_reg[3]_0\(1) => \g_channel[1].i_up_adc_channel_n_17\,
      \up_adc_pnseq_sel_reg[3]_0\(0) => \g_channel[1].i_up_adc_channel_n_18\,
      \up_adc_softspan_int_reg[2]_0\(1) => \g_channel[1].i_up_adc_channel_n_19\,
      \up_adc_softspan_int_reg[2]_0\(0) => \g_channel[1].i_up_adc_channel_n_20\,
      up_rack_int_reg_0 => i_up_axi_n_110,
      \up_rack_s__0\(0) => \up_rack_s__0\(2),
      \up_rdata_int_reg[1]_0\ => i_up_axi_n_254,
      \up_rdata_int_reg[1]_1\(3 downto 0) => up_raddr_s(3 downto 0),
      \up_rdata_int_reg[24]_0\(13) => \g_channel[1].i_up_adc_channel_n_24\,
      \up_rdata_int_reg[24]_0\(12) => \g_channel[1].i_up_adc_channel_n_25\,
      \up_rdata_int_reg[24]_0\(11) => \g_channel[1].i_up_adc_channel_n_26\,
      \up_rdata_int_reg[24]_0\(10) => \g_channel[1].i_up_adc_channel_n_27\,
      \up_rdata_int_reg[24]_0\(9) => \g_channel[1].i_up_adc_channel_n_28\,
      \up_rdata_int_reg[24]_0\(8) => \g_channel[1].i_up_adc_channel_n_29\,
      \up_rdata_int_reg[24]_0\(7) => \g_channel[1].i_up_adc_channel_n_30\,
      \up_rdata_int_reg[24]_0\(6) => \g_channel[1].i_up_adc_channel_n_31\,
      \up_rdata_int_reg[24]_0\(5) => \g_channel[1].i_up_adc_channel_n_32\,
      \up_rdata_int_reg[24]_0\(4) => \g_channel[1].i_up_adc_channel_n_33\,
      \up_rdata_int_reg[24]_0\(3) => \g_channel[1].i_up_adc_channel_n_34\,
      \up_rdata_int_reg[24]_0\(2) => \g_channel[1].i_up_adc_channel_n_35\,
      \up_rdata_int_reg[24]_0\(1) => \g_channel[1].i_up_adc_channel_n_36\,
      \up_rdata_int_reg[24]_0\(0) => \g_channel[1].i_up_adc_channel_n_37\,
      \up_rdata_int_reg[24]_1\(12) => up_rdata_int_9(24),
      \up_rdata_int_reg[24]_1\(11 downto 8) => up_rdata_int_8(19 downto 16),
      \up_rdata_int_reg[24]_1\(7 downto 6) => up_rdata_int_8(11 downto 10),
      \up_rdata_int_reg[24]_1\(5 downto 1) => up_rdata_int_8(6 downto 2),
      \up_rdata_int_reg[24]_1\(0) => up_rdata_int_8(0),
      up_wack_int_reg_0 => i_up_axi_n_98,
      \up_wack_s__0\(0) => \up_wack_s__0\(2),
      up_xfer_toggle_reg => \g_channel[0].i_up_adc_channel_n_17\
    );
\g_channel[2].i_up_adc_channel\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized1\
     port map (
      AR(0) => adc_rst_s,
      D(2) => \g_channel[2].i_up_adc_channel_n_1\,
      D(1) => \g_channel[2].i_up_adc_channel_n_2\,
      D(0) => \g_channel[2].i_up_adc_channel_n_3\,
      E(0) => i_up_axi_n_71,
      Q(12 downto 9) => up_wdata_s(19 downto 16),
      Q(8 downto 7) => up_wdata_s(11 downto 10),
      Q(6 downto 0) => up_wdata_s(6 downto 0),
      SR(0) => i_up_axi_n_117,
      \d_data_cntrl_int_reg[75]\(2) => enable(2),
      \d_data_cntrl_int_reg[75]\(1 downto 0) => \d_data_cntrl_int_reg[9]\(5 downto 4),
      \d_data_cntrl_int_reg[8]\(0) => \d_data_cntrl_int_reg[8]_0\(0),
      \data1__1\(1 downto 0) => \data1__1\(2 downto 1),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(2),
      link_clk => link_clk,
      p_0_in => p_0_in_1,
      pn_err_s(0) => pn_err_s(2),
      pn_oos_s(0) => pn_oos_s(2),
      \rx_data_reg[39]\(0) => \rx_data_reg[39]\(0),
      s_axi_aclk => s_axi_aclk,
      up_adc_crc_err_int1 => up_adc_crc_err_int1,
      \up_adc_data_sel_reg[0]_0\(0) => i_up_axi_n_49,
      \up_adc_data_sel_reg[3]_0\(2 downto 1) => \data4__1\(3 downto 2),
      \up_adc_data_sel_reg[3]_0\(0) => \data4__1\(0),
      up_adc_dfmt_se_reg_0 => \g_channel[2].i_up_adc_channel_n_4\,
      up_adc_lb_enb_reg_0 => \g_channel[2].i_up_adc_channel_n_0\,
      up_adc_pn_oos_int_reg_0 => i_up_axi_n_50,
      up_adc_pn_oos_int_reg_1 => i_up_axi_n_44,
      up_adc_pn_sel_reg_0 => \g_channel[2].i_up_adc_channel_n_5\,
      up_adc_pn_type_reg_0 => i_up_axi_n_78,
      \up_adc_pnseq_sel_reg[3]_0\(3) => \g_channel[2].i_up_adc_channel_n_15\,
      \up_adc_pnseq_sel_reg[3]_0\(2) => \g_channel[2].i_up_adc_channel_n_16\,
      \up_adc_pnseq_sel_reg[3]_0\(1) => \g_channel[2].i_up_adc_channel_n_17\,
      \up_adc_pnseq_sel_reg[3]_0\(0) => \g_channel[2].i_up_adc_channel_n_18\,
      \up_adc_softspan_int_reg[2]_0\(1) => \g_channel[2].i_up_adc_channel_n_19\,
      \up_adc_softspan_int_reg[2]_0\(0) => \g_channel[2].i_up_adc_channel_n_20\,
      up_rack_int_reg_0 => i_up_axi_n_118,
      \up_rack_s__0\(0) => \up_rack_s__0\(3),
      \up_rdata_int_reg[1]_0\ => i_up_axi_n_254,
      \up_rdata_int_reg[1]_1\(3 downto 0) => up_raddr_s(3 downto 0),
      \up_rdata_int_reg[24]_0\(13) => \g_channel[2].i_up_adc_channel_n_24\,
      \up_rdata_int_reg[24]_0\(12) => \g_channel[2].i_up_adc_channel_n_25\,
      \up_rdata_int_reg[24]_0\(11) => \g_channel[2].i_up_adc_channel_n_26\,
      \up_rdata_int_reg[24]_0\(10) => \g_channel[2].i_up_adc_channel_n_27\,
      \up_rdata_int_reg[24]_0\(9) => \g_channel[2].i_up_adc_channel_n_28\,
      \up_rdata_int_reg[24]_0\(8) => \g_channel[2].i_up_adc_channel_n_29\,
      \up_rdata_int_reg[24]_0\(7) => \g_channel[2].i_up_adc_channel_n_30\,
      \up_rdata_int_reg[24]_0\(6) => \g_channel[2].i_up_adc_channel_n_31\,
      \up_rdata_int_reg[24]_0\(5) => \g_channel[2].i_up_adc_channel_n_32\,
      \up_rdata_int_reg[24]_0\(4) => \g_channel[2].i_up_adc_channel_n_33\,
      \up_rdata_int_reg[24]_0\(3) => \g_channel[2].i_up_adc_channel_n_34\,
      \up_rdata_int_reg[24]_0\(2) => \g_channel[2].i_up_adc_channel_n_35\,
      \up_rdata_int_reg[24]_0\(1) => \g_channel[2].i_up_adc_channel_n_36\,
      \up_rdata_int_reg[24]_0\(0) => \g_channel[2].i_up_adc_channel_n_37\,
      \up_rdata_int_reg[24]_1\(12) => up_rdata_int_9(24),
      \up_rdata_int_reg[24]_1\(11 downto 8) => up_rdata_int_7(19 downto 16),
      \up_rdata_int_reg[24]_1\(7 downto 6) => up_rdata_int_7(11 downto 10),
      \up_rdata_int_reg[24]_1\(5 downto 1) => up_rdata_int_7(6 downto 2),
      \up_rdata_int_reg[24]_1\(0) => up_rdata_int_7(0),
      up_wack_int_reg_0 => i_up_axi_n_102,
      \up_wack_s__0\(0) => \up_wack_s__0\(3),
      up_xfer_toggle_reg => \g_channel[0].i_up_adc_channel_n_17\
    );
\g_channel[3].i_up_adc_channel\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized2\
     port map (
      AR(0) => adc_rst_s,
      D(2) => \g_channel[3].i_up_adc_channel_n_1\,
      D(1) => \g_channel[3].i_up_adc_channel_n_2\,
      D(0) => \g_channel[3].i_up_adc_channel_n_3\,
      E(0) => i_up_axi_n_72,
      Q(12 downto 9) => up_wdata_s(19 downto 16),
      Q(8 downto 7) => up_wdata_s(11 downto 10),
      Q(6 downto 0) => up_wdata_s(6 downto 0),
      SR(0) => i_up_axi_n_115,
      \d_data_cntrl_int_reg[75]\(2) => enable(3),
      \d_data_cntrl_int_reg[75]\(1 downto 0) => \d_data_cntrl_int_reg[9]\(7 downto 6),
      \d_data_cntrl_int_reg[8]\(0) => \d_data_cntrl_int_reg[8]_1\(0),
      data1(1 downto 0) => data1(2 downto 1),
      \data1__0\(1 downto 0) => \data1__0\(2 downto 1),
      \data1__1\(1 downto 0) => \data1__1\(2 downto 1),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(3),
      link_clk => link_clk,
      p_0_in => p_0_in_1,
      pn_err_s(0) => pn_err_s(3),
      pn_oos_s(0) => pn_oos_s(3),
      \rx_data_reg[55]\(0) => \rx_data_reg[55]\(0),
      s_axi_aclk => s_axi_aclk,
      up_adc_crc_err_int1 => up_adc_crc_err_int1,
      \up_adc_data_sel_reg[0]_0\(0) => i_up_axi_n_51,
      \up_adc_data_sel_reg[3]_0\(2 downto 1) => \data4__2\(3 downto 2),
      \up_adc_data_sel_reg[3]_0\(0) => \data4__2\(0),
      up_adc_dfmt_se_reg_0 => \g_channel[3].i_up_adc_channel_n_4\,
      up_adc_lb_enb_reg_0 => \g_channel[3].i_up_adc_channel_n_0\,
      up_adc_pn_err_int_reg_0(0) => \data1__2\(2),
      up_adc_pn_err_int_reg_1 => \g_channel[3].i_up_adc_channel_n_18\,
      up_adc_pn_oos_int_reg_0 => \g_channel[3].i_up_adc_channel_n_19\,
      up_adc_pn_oos_int_reg_1 => i_up_axi_n_52,
      up_adc_pn_oos_int_reg_2 => i_up_axi_n_44,
      up_adc_pn_sel_reg_0 => \g_channel[3].i_up_adc_channel_n_5\,
      up_adc_pn_type_reg_0 => i_up_axi_n_79,
      \up_adc_pnseq_sel_reg[3]_0\(3) => \g_channel[3].i_up_adc_channel_n_14\,
      \up_adc_pnseq_sel_reg[3]_0\(2) => \g_channel[3].i_up_adc_channel_n_15\,
      \up_adc_pnseq_sel_reg[3]_0\(1) => \g_channel[3].i_up_adc_channel_n_16\,
      \up_adc_pnseq_sel_reg[3]_0\(0) => \g_channel[3].i_up_adc_channel_n_17\,
      \up_adc_softspan_int_reg[2]_0\(1) => \g_channel[3].i_up_adc_channel_n_20\,
      \up_adc_softspan_int_reg[2]_0\(0) => \g_channel[3].i_up_adc_channel_n_21\,
      up_rack_int_reg_0 => i_up_axi_n_116,
      \up_rack_s__0\(0) => \up_rack_s__0\(4),
      \up_rdata_int_reg[1]_0\ => i_up_axi_n_254,
      \up_rdata_int_reg[1]_1\(3 downto 0) => up_raddr_s(3 downto 0),
      \up_rdata_int_reg[24]_0\(13) => \g_channel[3].i_up_adc_channel_n_25\,
      \up_rdata_int_reg[24]_0\(12) => \g_channel[3].i_up_adc_channel_n_26\,
      \up_rdata_int_reg[24]_0\(11) => \g_channel[3].i_up_adc_channel_n_27\,
      \up_rdata_int_reg[24]_0\(10) => \g_channel[3].i_up_adc_channel_n_28\,
      \up_rdata_int_reg[24]_0\(9) => \g_channel[3].i_up_adc_channel_n_29\,
      \up_rdata_int_reg[24]_0\(8) => \g_channel[3].i_up_adc_channel_n_30\,
      \up_rdata_int_reg[24]_0\(7) => \g_channel[3].i_up_adc_channel_n_31\,
      \up_rdata_int_reg[24]_0\(6) => \g_channel[3].i_up_adc_channel_n_32\,
      \up_rdata_int_reg[24]_0\(5) => \g_channel[3].i_up_adc_channel_n_33\,
      \up_rdata_int_reg[24]_0\(4) => \g_channel[3].i_up_adc_channel_n_34\,
      \up_rdata_int_reg[24]_0\(3) => \g_channel[3].i_up_adc_channel_n_35\,
      \up_rdata_int_reg[24]_0\(2) => \g_channel[3].i_up_adc_channel_n_36\,
      \up_rdata_int_reg[24]_0\(1) => \g_channel[3].i_up_adc_channel_n_37\,
      \up_rdata_int_reg[24]_0\(0) => \g_channel[3].i_up_adc_channel_n_38\,
      \up_rdata_int_reg[24]_1\(12) => up_rdata_int_9(24),
      \up_rdata_int_reg[24]_1\(11 downto 8) => up_rdata_int_6(19 downto 16),
      \up_rdata_int_reg[24]_1\(7 downto 6) => up_rdata_int_6(11 downto 10),
      \up_rdata_int_reg[24]_1\(5 downto 1) => up_rdata_int_6(6 downto 2),
      \up_rdata_int_reg[24]_1\(0) => up_rdata_int_6(0),
      up_wack_int_reg_0 => i_up_axi_n_101,
      \up_wack_s__0\(0) => \up_wack_s__0\(4),
      up_xfer_toggle_reg => \g_channel[0].i_up_adc_channel_n_17\
    );
\g_channel[4].i_up_adc_channel\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized3\
     port map (
      AR(0) => adc_rst_s,
      D(2) => \g_channel[4].i_up_adc_channel_n_1\,
      D(1) => \g_channel[4].i_up_adc_channel_n_2\,
      D(0) => \g_channel[4].i_up_adc_channel_n_3\,
      E(0) => i_up_axi_n_73,
      Q(12 downto 9) => up_wdata_s(19 downto 16),
      Q(8 downto 7) => up_wdata_s(11 downto 10),
      Q(6 downto 0) => up_wdata_s(6 downto 0),
      SR(0) => i_up_axi_n_107,
      \d_data_cntrl_int_reg[75]\(2) => enable(4),
      \d_data_cntrl_int_reg[75]\(1 downto 0) => \d_data_cntrl_int_reg[9]\(9 downto 8),
      \d_data_cntrl_int_reg[8]\(0) => \d_data_cntrl_int_reg[8]_2\(0),
      \data1__4\(1 downto 0) => \data1__4\(2 downto 1),
      \data1__5\(1 downto 0) => \data1__5\(2 downto 1),
      \data1__6\(1 downto 0) => \data1__6\(2 downto 1),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(4),
      link_clk => link_clk,
      p_0_in => p_0_in_1,
      pn_err_s(0) => pn_err_s(4),
      pn_oos_s(0) => pn_oos_s(4),
      \rx_data_reg[71]\(0) => \rx_data_reg[71]\(0),
      s_axi_aclk => s_axi_aclk,
      up_adc_crc_err_int1 => up_adc_crc_err_int1,
      \up_adc_data_sel_reg[0]_0\(0) => i_up_axi_n_53,
      \up_adc_data_sel_reg[3]_0\(2 downto 1) => \data4__3\(3 downto 2),
      \up_adc_data_sel_reg[3]_0\(0) => \data4__3\(0),
      up_adc_dfmt_se_reg_0 => \g_channel[4].i_up_adc_channel_n_4\,
      up_adc_lb_enb_reg_0 => \g_channel[4].i_up_adc_channel_n_0\,
      up_adc_pn_err_int_reg_0(0) => \data1__3\(2),
      up_adc_pn_err_int_reg_1 => \g_channel[4].i_up_adc_channel_n_18\,
      up_adc_pn_oos_int_reg_0 => \g_channel[4].i_up_adc_channel_n_19\,
      up_adc_pn_oos_int_reg_1 => i_up_axi_n_54,
      up_adc_pn_oos_int_reg_2 => i_up_axi_n_47,
      up_adc_pn_sel_reg_0 => \g_channel[4].i_up_adc_channel_n_5\,
      up_adc_pn_type_reg_0 => i_up_axi_n_83,
      \up_adc_pnseq_sel_reg[3]_0\(3) => \g_channel[4].i_up_adc_channel_n_14\,
      \up_adc_pnseq_sel_reg[3]_0\(2) => \g_channel[4].i_up_adc_channel_n_15\,
      \up_adc_pnseq_sel_reg[3]_0\(1) => \g_channel[4].i_up_adc_channel_n_16\,
      \up_adc_pnseq_sel_reg[3]_0\(0) => \g_channel[4].i_up_adc_channel_n_17\,
      \up_adc_softspan_int_reg[2]_0\(1) => \g_channel[4].i_up_adc_channel_n_20\,
      \up_adc_softspan_int_reg[2]_0\(0) => \g_channel[4].i_up_adc_channel_n_21\,
      up_rack_int_reg_0 => i_up_axi_n_108,
      \up_rack_s__0\(0) => \up_rack_s__0\(5),
      \up_rdata_int_reg[1]_0\ => i_up_axi_n_254,
      \up_rdata_int_reg[1]_1\(3 downto 0) => up_raddr_s(3 downto 0),
      \up_rdata_int_reg[24]_0\(13) => \g_channel[4].i_up_adc_channel_n_25\,
      \up_rdata_int_reg[24]_0\(12) => \g_channel[4].i_up_adc_channel_n_26\,
      \up_rdata_int_reg[24]_0\(11) => \g_channel[4].i_up_adc_channel_n_27\,
      \up_rdata_int_reg[24]_0\(10) => \g_channel[4].i_up_adc_channel_n_28\,
      \up_rdata_int_reg[24]_0\(9) => \g_channel[4].i_up_adc_channel_n_29\,
      \up_rdata_int_reg[24]_0\(8) => \g_channel[4].i_up_adc_channel_n_30\,
      \up_rdata_int_reg[24]_0\(7) => \g_channel[4].i_up_adc_channel_n_31\,
      \up_rdata_int_reg[24]_0\(6) => \g_channel[4].i_up_adc_channel_n_32\,
      \up_rdata_int_reg[24]_0\(5) => \g_channel[4].i_up_adc_channel_n_33\,
      \up_rdata_int_reg[24]_0\(4) => \g_channel[4].i_up_adc_channel_n_34\,
      \up_rdata_int_reg[24]_0\(3) => \g_channel[4].i_up_adc_channel_n_35\,
      \up_rdata_int_reg[24]_0\(2) => \g_channel[4].i_up_adc_channel_n_36\,
      \up_rdata_int_reg[24]_0\(1) => \g_channel[4].i_up_adc_channel_n_37\,
      \up_rdata_int_reg[24]_0\(0) => \g_channel[4].i_up_adc_channel_n_38\,
      \up_rdata_int_reg[24]_1\(12) => up_rdata_int_9(24),
      \up_rdata_int_reg[24]_1\(11 downto 8) => up_rdata_int_5(19 downto 16),
      \up_rdata_int_reg[24]_1\(7 downto 6) => up_rdata_int_5(11 downto 10),
      \up_rdata_int_reg[24]_1\(5 downto 1) => up_rdata_int_5(6 downto 2),
      \up_rdata_int_reg[24]_1\(0) => up_rdata_int_5(0),
      up_status_pn_err_reg => \g_channel[3].i_up_adc_channel_n_18\,
      up_status_pn_oos_reg => \g_channel[3].i_up_adc_channel_n_19\,
      up_wack_int_reg_0 => i_up_axi_n_97,
      \up_wack_s__0\(0) => \up_wack_s__0\(5),
      up_xfer_toggle_reg => \g_channel[0].i_up_adc_channel_n_17\
    );
\g_channel[5].i_up_adc_channel\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized4\
     port map (
      AR(0) => adc_rst_s,
      D(2) => \g_channel[5].i_up_adc_channel_n_1\,
      D(1) => \g_channel[5].i_up_adc_channel_n_2\,
      D(0) => \g_channel[5].i_up_adc_channel_n_3\,
      E(0) => i_up_axi_n_74,
      Q(12 downto 9) => up_wdata_s(19 downto 16),
      Q(8 downto 7) => up_wdata_s(11 downto 10),
      Q(6 downto 0) => up_wdata_s(6 downto 0),
      SR(0) => i_up_axi_n_105,
      \d_data_cntrl_int_reg[75]\(2) => enable(5),
      \d_data_cntrl_int_reg[75]\(1 downto 0) => \d_data_cntrl_int_reg[9]\(11 downto 10),
      \d_data_cntrl_int_reg[8]\(0) => \d_data_cntrl_int_reg[8]_3\(0),
      \data1__4\(1 downto 0) => \data1__4\(2 downto 1),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(5),
      link_clk => link_clk,
      p_0_in => p_0_in_1,
      pn_err_s(0) => pn_err_s(5),
      pn_oos_s(0) => pn_oos_s(5),
      \rx_data_reg[87]\(0) => \rx_data_reg[87]\(0),
      s_axi_aclk => s_axi_aclk,
      up_adc_crc_err_int1 => up_adc_crc_err_int1,
      \up_adc_data_sel_reg[0]_0\(0) => i_up_axi_n_55,
      \up_adc_data_sel_reg[3]_0\(2 downto 1) => \data4__4\(3 downto 2),
      \up_adc_data_sel_reg[3]_0\(0) => \data4__4\(0),
      up_adc_dfmt_se_reg_0 => \g_channel[5].i_up_adc_channel_n_4\,
      up_adc_lb_enb_reg_0 => \g_channel[5].i_up_adc_channel_n_0\,
      up_adc_pn_oos_int_reg_0 => i_up_axi_n_56,
      up_adc_pn_oos_int_reg_1 => i_up_axi_n_47,
      up_adc_pn_sel_reg_0 => \g_channel[5].i_up_adc_channel_n_5\,
      up_adc_pn_type_reg_0 => i_up_axi_n_84,
      \up_adc_pnseq_sel_reg[3]_0\(3) => \g_channel[5].i_up_adc_channel_n_15\,
      \up_adc_pnseq_sel_reg[3]_0\(2) => \g_channel[5].i_up_adc_channel_n_16\,
      \up_adc_pnseq_sel_reg[3]_0\(1) => \g_channel[5].i_up_adc_channel_n_17\,
      \up_adc_pnseq_sel_reg[3]_0\(0) => \g_channel[5].i_up_adc_channel_n_18\,
      \up_adc_softspan_int_reg[2]_0\(1) => \g_channel[5].i_up_adc_channel_n_19\,
      \up_adc_softspan_int_reg[2]_0\(0) => \g_channel[5].i_up_adc_channel_n_20\,
      up_rack_int_reg_0 => i_up_axi_n_106,
      \up_rack_s__0\(0) => \up_rack_s__0\(6),
      \up_rdata_int_reg[1]_0\ => i_up_axi_n_254,
      \up_rdata_int_reg[1]_1\(3 downto 0) => up_raddr_s(3 downto 0),
      \up_rdata_int_reg[24]_0\(13) => \g_channel[5].i_up_adc_channel_n_24\,
      \up_rdata_int_reg[24]_0\(12) => \g_channel[5].i_up_adc_channel_n_25\,
      \up_rdata_int_reg[24]_0\(11) => \g_channel[5].i_up_adc_channel_n_26\,
      \up_rdata_int_reg[24]_0\(10) => \g_channel[5].i_up_adc_channel_n_27\,
      \up_rdata_int_reg[24]_0\(9) => \g_channel[5].i_up_adc_channel_n_28\,
      \up_rdata_int_reg[24]_0\(8) => \g_channel[5].i_up_adc_channel_n_29\,
      \up_rdata_int_reg[24]_0\(7) => \g_channel[5].i_up_adc_channel_n_30\,
      \up_rdata_int_reg[24]_0\(6) => \g_channel[5].i_up_adc_channel_n_31\,
      \up_rdata_int_reg[24]_0\(5) => \g_channel[5].i_up_adc_channel_n_32\,
      \up_rdata_int_reg[24]_0\(4) => \g_channel[5].i_up_adc_channel_n_33\,
      \up_rdata_int_reg[24]_0\(3) => \g_channel[5].i_up_adc_channel_n_34\,
      \up_rdata_int_reg[24]_0\(2) => \g_channel[5].i_up_adc_channel_n_35\,
      \up_rdata_int_reg[24]_0\(1) => \g_channel[5].i_up_adc_channel_n_36\,
      \up_rdata_int_reg[24]_0\(0) => \g_channel[5].i_up_adc_channel_n_37\,
      \up_rdata_int_reg[24]_1\(12) => up_rdata_int_9(24),
      \up_rdata_int_reg[24]_1\(11 downto 8) => up_rdata_int_4(19 downto 16),
      \up_rdata_int_reg[24]_1\(7 downto 6) => up_rdata_int_4(11 downto 10),
      \up_rdata_int_reg[24]_1\(5 downto 1) => up_rdata_int_4(6 downto 2),
      \up_rdata_int_reg[24]_1\(0) => up_rdata_int_4(0),
      up_wack_int_reg_0 => i_up_axi_n_96,
      \up_wack_s__0\(0) => \up_wack_s__0\(6),
      up_xfer_toggle_reg => \g_channel[0].i_up_adc_channel_n_17\
    );
\g_channel[6].i_up_adc_channel\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized5\
     port map (
      AR(0) => adc_rst_s,
      D(2) => \g_channel[6].i_up_adc_channel_n_1\,
      D(1) => \g_channel[6].i_up_adc_channel_n_2\,
      D(0) => \g_channel[6].i_up_adc_channel_n_3\,
      E(0) => i_up_axi_n_75,
      Q(12 downto 9) => up_wdata_s(19 downto 16),
      Q(8 downto 7) => up_wdata_s(11 downto 10),
      Q(6 downto 0) => up_wdata_s(6 downto 0),
      SR(0) => i_up_axi_n_113,
      \d_data_cntrl_int_reg[75]\(2) => enable(6),
      \d_data_cntrl_int_reg[75]\(1 downto 0) => \d_data_cntrl_int_reg[9]\(13 downto 12),
      \d_data_cntrl_int_reg[8]\(0) => \d_data_cntrl_int_reg[8]_4\(0),
      \data1__5\(1 downto 0) => \data1__5\(2 downto 1),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(6),
      link_clk => link_clk,
      p_0_in => p_0_in_1,
      pn_err_s(0) => pn_err_s(6),
      pn_oos_s(0) => pn_oos_s(6),
      \rx_data_reg[103]\(0) => \rx_data_reg[103]\(0),
      s_axi_aclk => s_axi_aclk,
      up_adc_crc_err_int1 => up_adc_crc_err_int1,
      \up_adc_data_sel_reg[0]_0\(0) => i_up_axi_n_57,
      \up_adc_data_sel_reg[3]_0\(2 downto 1) => \data4__5\(3 downto 2),
      \up_adc_data_sel_reg[3]_0\(0) => \data4__5\(0),
      up_adc_dfmt_se_reg_0 => \g_channel[6].i_up_adc_channel_n_4\,
      up_adc_lb_enb_reg_0 => \g_channel[6].i_up_adc_channel_n_0\,
      up_adc_pn_oos_int_reg_0 => i_up_axi_n_58,
      up_adc_pn_oos_int_reg_1 => i_up_axi_n_44,
      up_adc_pn_sel_reg_0 => \g_channel[6].i_up_adc_channel_n_5\,
      up_adc_pn_type_reg_0 => i_up_axi_n_80,
      \up_adc_pnseq_sel_reg[3]_0\(3) => \g_channel[6].i_up_adc_channel_n_15\,
      \up_adc_pnseq_sel_reg[3]_0\(2) => \g_channel[6].i_up_adc_channel_n_16\,
      \up_adc_pnseq_sel_reg[3]_0\(1) => \g_channel[6].i_up_adc_channel_n_17\,
      \up_adc_pnseq_sel_reg[3]_0\(0) => \g_channel[6].i_up_adc_channel_n_18\,
      \up_adc_softspan_int_reg[2]_0\(1) => \g_channel[6].i_up_adc_channel_n_19\,
      \up_adc_softspan_int_reg[2]_0\(0) => \g_channel[6].i_up_adc_channel_n_20\,
      up_rack_int_reg_0 => i_up_axi_n_114,
      \up_rack_s__0\(0) => \up_rack_s__0\(7),
      \up_rdata_int_reg[1]_0\ => i_up_axi_n_254,
      \up_rdata_int_reg[1]_1\(3 downto 0) => up_raddr_s(3 downto 0),
      \up_rdata_int_reg[24]_0\(13) => \g_channel[6].i_up_adc_channel_n_24\,
      \up_rdata_int_reg[24]_0\(12) => \g_channel[6].i_up_adc_channel_n_25\,
      \up_rdata_int_reg[24]_0\(11) => \g_channel[6].i_up_adc_channel_n_26\,
      \up_rdata_int_reg[24]_0\(10) => \g_channel[6].i_up_adc_channel_n_27\,
      \up_rdata_int_reg[24]_0\(9) => \g_channel[6].i_up_adc_channel_n_28\,
      \up_rdata_int_reg[24]_0\(8) => \g_channel[6].i_up_adc_channel_n_29\,
      \up_rdata_int_reg[24]_0\(7) => \g_channel[6].i_up_adc_channel_n_30\,
      \up_rdata_int_reg[24]_0\(6) => \g_channel[6].i_up_adc_channel_n_31\,
      \up_rdata_int_reg[24]_0\(5) => \g_channel[6].i_up_adc_channel_n_32\,
      \up_rdata_int_reg[24]_0\(4) => \g_channel[6].i_up_adc_channel_n_33\,
      \up_rdata_int_reg[24]_0\(3) => \g_channel[6].i_up_adc_channel_n_34\,
      \up_rdata_int_reg[24]_0\(2) => \g_channel[6].i_up_adc_channel_n_35\,
      \up_rdata_int_reg[24]_0\(1) => \g_channel[6].i_up_adc_channel_n_36\,
      \up_rdata_int_reg[24]_0\(0) => \g_channel[6].i_up_adc_channel_n_37\,
      \up_rdata_int_reg[24]_1\(12) => up_rdata_int_9(24),
      \up_rdata_int_reg[24]_1\(11 downto 8) => up_rdata_int_3(19 downto 16),
      \up_rdata_int_reg[24]_1\(7 downto 6) => up_rdata_int_3(11 downto 10),
      \up_rdata_int_reg[24]_1\(5 downto 1) => up_rdata_int_3(6 downto 2),
      \up_rdata_int_reg[24]_1\(0) => up_rdata_int_3(0),
      up_wack_int_reg_0 => i_up_axi_n_100,
      \up_wack_s__0\(0) => \up_wack_s__0\(7),
      up_xfer_toggle_reg => \g_channel[0].i_up_adc_channel_n_17\
    );
\g_channel[7].i_up_adc_channel\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_channel__parameterized6\
     port map (
      AR(0) => adc_rst_s,
      D(2) => \g_channel[7].i_up_adc_channel_n_1\,
      D(1) => \g_channel[7].i_up_adc_channel_n_2\,
      D(0) => \g_channel[7].i_up_adc_channel_n_3\,
      E(0) => i_up_axi_n_76,
      Q(12 downto 9) => up_wdata_s(19 downto 16),
      Q(8 downto 7) => up_wdata_s(11 downto 10),
      Q(6 downto 0) => up_wdata_s(6 downto 0),
      SR(0) => i_up_axi_n_111,
      \d_data_cntrl_int_reg[75]\(2) => enable(7),
      \d_data_cntrl_int_reg[75]\(1 downto 0) => \d_data_cntrl_int_reg[9]\(15 downto 14),
      \d_data_cntrl_int_reg[8]\(0) => \d_data_cntrl_int_reg[8]_5\(0),
      \data1__6\(1 downto 0) => \data1__6\(2 downto 1),
      \data_int_reg[15]\(0) => \data_int_reg[15]\(7),
      link_clk => link_clk,
      p_0_in => p_0_in_1,
      pn_err_s(0) => pn_err_s(7),
      pn_oos_s(0) => pn_oos_s(7),
      \rx_data_reg[119]\(0) => \rx_data_reg[119]\(0),
      s_axi_aclk => s_axi_aclk,
      up_adc_crc_err_int1 => up_adc_crc_err_int1,
      \up_adc_data_sel_reg[0]_0\(0) => i_up_axi_n_59,
      \up_adc_data_sel_reg[3]_0\(2 downto 1) => \data4__6\(3 downto 2),
      \up_adc_data_sel_reg[3]_0\(0) => \data4__6\(0),
      up_adc_dfmt_se_reg_0 => \g_channel[7].i_up_adc_channel_n_4\,
      up_adc_lb_enb_reg_0 => \g_channel[7].i_up_adc_channel_n_0\,
      up_adc_pn_oos_int_reg_0 => i_up_axi_n_60,
      up_adc_pn_oos_int_reg_1 => i_up_axi_n_44,
      up_adc_pn_sel_reg_0 => \g_channel[7].i_up_adc_channel_n_5\,
      up_adc_pn_type_reg_0 => i_up_axi_n_81,
      \up_adc_pnseq_sel_reg[3]_0\(3) => \g_channel[7].i_up_adc_channel_n_15\,
      \up_adc_pnseq_sel_reg[3]_0\(2) => \g_channel[7].i_up_adc_channel_n_16\,
      \up_adc_pnseq_sel_reg[3]_0\(1) => \g_channel[7].i_up_adc_channel_n_17\,
      \up_adc_pnseq_sel_reg[3]_0\(0) => \g_channel[7].i_up_adc_channel_n_18\,
      \up_adc_softspan_int_reg[2]_0\(1) => \g_channel[7].i_up_adc_channel_n_19\,
      \up_adc_softspan_int_reg[2]_0\(0) => \g_channel[7].i_up_adc_channel_n_20\,
      up_rack_int_reg_0 => i_up_axi_n_112,
      \up_rack_s__0\(0) => \up_rack_s__0\(8),
      \up_rdata_int_reg[1]_0\ => i_up_axi_n_254,
      \up_rdata_int_reg[1]_1\(3 downto 0) => up_raddr_s(3 downto 0),
      \up_rdata_int_reg[24]_0\(13) => \g_channel[7].i_up_adc_channel_n_24\,
      \up_rdata_int_reg[24]_0\(12) => \g_channel[7].i_up_adc_channel_n_25\,
      \up_rdata_int_reg[24]_0\(11) => \g_channel[7].i_up_adc_channel_n_26\,
      \up_rdata_int_reg[24]_0\(10) => \g_channel[7].i_up_adc_channel_n_27\,
      \up_rdata_int_reg[24]_0\(9) => \g_channel[7].i_up_adc_channel_n_28\,
      \up_rdata_int_reg[24]_0\(8) => \g_channel[7].i_up_adc_channel_n_29\,
      \up_rdata_int_reg[24]_0\(7) => \g_channel[7].i_up_adc_channel_n_30\,
      \up_rdata_int_reg[24]_0\(6) => \g_channel[7].i_up_adc_channel_n_31\,
      \up_rdata_int_reg[24]_0\(5) => \g_channel[7].i_up_adc_channel_n_32\,
      \up_rdata_int_reg[24]_0\(4) => \g_channel[7].i_up_adc_channel_n_33\,
      \up_rdata_int_reg[24]_0\(3) => \g_channel[7].i_up_adc_channel_n_34\,
      \up_rdata_int_reg[24]_0\(2) => \g_channel[7].i_up_adc_channel_n_35\,
      \up_rdata_int_reg[24]_0\(1) => \g_channel[7].i_up_adc_channel_n_36\,
      \up_rdata_int_reg[24]_0\(0) => \g_channel[7].i_up_adc_channel_n_37\,
      \up_rdata_int_reg[24]_1\(12) => up_rdata_int_9(24),
      \up_rdata_int_reg[24]_1\(11 downto 8) => up_rdata_int_2(19 downto 16),
      \up_rdata_int_reg[24]_1\(7 downto 6) => up_rdata_int_2(11 downto 10),
      \up_rdata_int_reg[24]_1\(5 downto 1) => up_rdata_int_2(6 downto 2),
      \up_rdata_int_reg[24]_1\(0) => up_rdata_int_2(0),
      up_wack_int_reg_0 => i_up_axi_n_99,
      \up_wack_s__0\(0) => \up_wack_s__0\(8),
      up_xfer_toggle_reg => \g_channel[0].i_up_adc_channel_n_17\
    );
i_up_adc_common: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_adc_common
     port map (
      AR(0) => adc_rst_s,
      D(31 downto 0) => up_rdata_int_11(31 downto 0),
      E(0) => up_adc_crc_enable,
      Q(31 downto 0) => up_wdata_s(31 downto 0),
      SR(0) => i_up_axi_n_61,
      adc_dovf => adc_dovf,
      adc_rst_sync_s => adc_rst_sync_s,
      adc_status => adc_status,
      \d_data_cntrl_int_reg[103]\(3 downto 0) => \^q\(3 downto 0),
      data3(10 downto 8) => data3(16 downto 14),
      data3(7 downto 3) => data3(12 downto 8),
      data3(2) => data3(4),
      data3(1 downto 0) => data3(1 downto 0),
      data5(8 downto 0) => data5(8 downto 0),
      i_2422 => i_2422,
      i_2422_0 => i_2422_0,
      i_2422_1 => i_2422_1,
      link_clk => link_clk,
      p_0_in => p_0_in_1,
      p_4_in(0) => p_4_in(2),
      p_8_in(2) => p_8_in(8),
      p_8_in(1 downto 0) => p_8_in(2 downto 1),
      p_9_in(0) => p_9_in_0(3),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_adc_clk_enb0 => up_adc_clk_enb0,
      up_adc_clk_enb_reg_0(1 downto 0) => data2(2 downto 1),
      \up_adc_config_ctrl_reg[31]_0\(31 downto 0) => up_adc_config_ctrl(31 downto 0),
      \up_adc_config_ctrl_reg[31]_1\(0) => up_adc_config_ctrl0,
      \up_adc_config_wr_reg[31]_0\(30 downto 0) => up_adc_config_wr(31 downto 1),
      \up_adc_config_wr_reg[31]_1\(0) => up_adc_config_wr0,
      up_adc_ext_sync_arm_reg_0 => i_up_axi_n_40,
      up_adc_ext_sync_disarm_reg_0 => i_up_axi_n_39,
      up_adc_ext_sync_manual_req_reg_0 => i_up_axi_n_38,
      up_adc_r1_mode_reg_0 => i_up_adc_common_n_3,
      up_adc_sync0 => up_adc_sync0,
      up_adc_sync_reg_0 => i_up_axi_n_5,
      up_cntrl_xfer_done_s => up_cntrl_xfer_done_s,
      \up_d_count_reg[31]\(31 downto 0) => up_d_count(31 downto 0),
      \up_data_status_int_reg[35]\(2) => data9,
      \up_data_status_int_reg[35]\(1) => i_up_adc_common_n_167,
      \up_data_status_int_reg[35]\(0) => up_status_ovf_s,
      up_pps_irq_mask_reg_0 => i_up_adc_common_n_31,
      up_pps_irq_mask_reg_1 => i_up_axi_n_41,
      up_rack_s(0) => up_rack_s(0),
      \up_rdata_int[0]_i_4\(2 downto 0) => up_raddr_s(6 downto 4),
      \up_rdata_int_reg[31]_0\(31 downto 0) => p_9_in(31 downto 0),
      up_resetn_reg_0 => i_up_adc_common_n_70,
      up_rreq_s => up_rreq_s_12,
      \up_scratch_reg[2]_0\ => i_up_adc_common_n_102,
      \up_scratch_reg[31]_0\(30 downto 2) => up_scratch(31 downto 3),
      \up_scratch_reg[31]_0\(1 downto 0) => up_scratch(1 downto 0),
      \up_scratch_reg[31]_1\(0) => up_scratch0,
      up_status_ovf_reg_0 => i_up_axi_n_87,
      \up_timer1__3\ => \up_timer1__3\,
      up_timer_reg(31 downto 0) => up_timer_reg(31 downto 0),
      \up_timer_reg[0]_0\ => i_up_axi_n_256,
      \up_timer_reg[10]_0\ => i_up_axi_n_266,
      \up_timer_reg[11]_0\ => i_up_axi_n_265,
      \up_timer_reg[12]_0\ => i_up_axi_n_268,
      \up_timer_reg[13]_0\ => i_up_axi_n_267,
      \up_timer_reg[14]_0\ => i_up_axi_n_270,
      \up_timer_reg[15]_0\ => i_up_axi_n_269,
      \up_timer_reg[16]_0\ => i_up_axi_n_272,
      \up_timer_reg[17]_0\ => i_up_axi_n_271,
      \up_timer_reg[18]_0\ => i_up_axi_n_274,
      \up_timer_reg[19]_0\ => i_up_axi_n_273,
      \up_timer_reg[1]_0\ => i_up_axi_n_255,
      \up_timer_reg[20]_0\ => i_up_axi_n_276,
      \up_timer_reg[21]_0\ => i_up_axi_n_275,
      \up_timer_reg[22]_0\ => i_up_axi_n_278,
      \up_timer_reg[23]_0\ => i_up_axi_n_277,
      \up_timer_reg[24]_0\ => i_up_axi_n_280,
      \up_timer_reg[25]_0\ => i_up_axi_n_279,
      \up_timer_reg[26]_0\ => i_up_axi_n_282,
      \up_timer_reg[27]_0\ => i_up_axi_n_281,
      \up_timer_reg[28]_0\ => i_up_axi_n_284,
      \up_timer_reg[29]_0\ => i_up_axi_n_283,
      \up_timer_reg[2]_0\ => i_up_axi_n_258,
      \up_timer_reg[30]_0\ => i_up_axi_n_286,
      \up_timer_reg[31]_0\ => i_up_axi_n_285,
      \up_timer_reg[3]_0\ => i_up_axi_n_257,
      \up_timer_reg[4]_0\ => i_up_axi_n_260,
      \up_timer_reg[5]_0\ => i_up_axi_n_259,
      \up_timer_reg[6]_0\ => i_up_axi_n_262,
      \up_timer_reg[7]_0\ => i_up_axi_n_261,
      \up_timer_reg[8]_0\ => i_up_axi_n_264,
      \up_timer_reg[9]_0\ => i_up_axi_n_263,
      up_wack_s(0) => up_wack_s(0),
      up_wreq_s => up_wreq_s_13
    );
i_up_axi: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi
     port map (
      D(31 downto 0) => up_rdata_int_11(31 downto 0),
      E(0) => i_up_axi_n_70,
      Q(31 downto 0) => up_wdata_s(31 downto 0),
      SR(0) => i_up_axi_n_61,
      data1(0) => data1(2),
      \data1__0\(0) => \data1__0\(2),
      \data1__1\(0) => \data1__1\(2),
      \data1__4\(0) => \data1__4\(2),
      \data1__5\(0) => \data1__5\(2),
      \data1__6\(0) => \data1__6\(2),
      data3(10 downto 8) => data3(16 downto 14),
      data3(7 downto 3) => data3(12 downto 8),
      data3(2) => data3(4),
      data3(1 downto 0) => data3(1 downto 0),
      data5(8 downto 0) => data5(8 downto 0),
      p_0_in => p_0_in_1,
      p_4_in(0) => p_4_in(2),
      p_7_in => p_7_in,
      p_8_in(2) => p_8_in(8),
      p_8_in(1 downto 0) => p_8_in(2 downto 1),
      p_9_in(0) => p_9_in_0(3),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(10 downto 0) => s_axi_araddr(10 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0(0) => i_up_axi_n_105,
      s_axi_aresetn_1(0) => i_up_axi_n_107,
      s_axi_aresetn_2(0) => i_up_axi_n_109,
      s_axi_aresetn_3(0) => i_up_axi_n_111,
      s_axi_aresetn_4(0) => i_up_axi_n_113,
      s_axi_aresetn_5(0) => i_up_axi_n_115,
      s_axi_aresetn_6(0) => i_up_axi_n_117,
      s_axi_aresetn_7(0) => i_up_axi_n_119,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(10 downto 0) => s_axi_awaddr(10 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      up_adc_clk_enb0 => up_adc_clk_enb0,
      up_adc_crc_err_int1 => up_adc_crc_err_int1,
      up_adc_dfmt_se => up_adc_dfmt_se,
      up_adc_dfmt_se0 => up_adc_dfmt_se0,
      up_adc_ext_sync_manual_req_reg(0) => up_adc_crc_enable,
      up_adc_lb_enb => up_adc_lb_enb,
      up_adc_pn_sel => up_adc_pn_sel,
      \up_adc_pnseq_sel_reg[3]\(11 downto 8) => up_rdata_int_8(19 downto 16),
      \up_adc_pnseq_sel_reg[3]\(7 downto 6) => up_rdata_int_8(11 downto 10),
      \up_adc_pnseq_sel_reg[3]\(5 downto 1) => up_rdata_int_8(6 downto 2),
      \up_adc_pnseq_sel_reg[3]\(0) => up_rdata_int_8(0),
      \up_adc_pnseq_sel_reg[3]_0\(11 downto 8) => up_rdata_int_7(19 downto 16),
      \up_adc_pnseq_sel_reg[3]_0\(7 downto 6) => up_rdata_int_7(11 downto 10),
      \up_adc_pnseq_sel_reg[3]_0\(5 downto 1) => up_rdata_int_7(6 downto 2),
      \up_adc_pnseq_sel_reg[3]_0\(0) => up_rdata_int_7(0),
      \up_adc_pnseq_sel_reg[3]_1\(11 downto 8) => up_rdata_int_6(19 downto 16),
      \up_adc_pnseq_sel_reg[3]_1\(7 downto 6) => up_rdata_int_6(11 downto 10),
      \up_adc_pnseq_sel_reg[3]_1\(5 downto 1) => up_rdata_int_6(6 downto 2),
      \up_adc_pnseq_sel_reg[3]_1\(0) => up_rdata_int_6(0),
      \up_adc_pnseq_sel_reg[3]_2\(11 downto 8) => up_rdata_int_5(19 downto 16),
      \up_adc_pnseq_sel_reg[3]_2\(7 downto 6) => up_rdata_int_5(11 downto 10),
      \up_adc_pnseq_sel_reg[3]_2\(5 downto 1) => up_rdata_int_5(6 downto 2),
      \up_adc_pnseq_sel_reg[3]_2\(0) => up_rdata_int_5(0),
      \up_adc_pnseq_sel_reg[3]_3\(11 downto 8) => up_rdata_int_4(19 downto 16),
      \up_adc_pnseq_sel_reg[3]_3\(7 downto 6) => up_rdata_int_4(11 downto 10),
      \up_adc_pnseq_sel_reg[3]_3\(5 downto 1) => up_rdata_int_4(6 downto 2),
      \up_adc_pnseq_sel_reg[3]_3\(0) => up_rdata_int_4(0),
      \up_adc_pnseq_sel_reg[3]_4\(11 downto 8) => up_rdata_int_3(19 downto 16),
      \up_adc_pnseq_sel_reg[3]_4\(7 downto 6) => up_rdata_int_3(11 downto 10),
      \up_adc_pnseq_sel_reg[3]_4\(5 downto 1) => up_rdata_int_3(6 downto 2),
      \up_adc_pnseq_sel_reg[3]_4\(0) => up_rdata_int_3(0),
      \up_adc_pnseq_sel_reg[3]_5\(11 downto 8) => up_rdata_int_2(19 downto 16),
      \up_adc_pnseq_sel_reg[3]_5\(7 downto 6) => up_rdata_int_2(11 downto 10),
      \up_adc_pnseq_sel_reg[3]_5\(5 downto 1) => up_rdata_int_2(6 downto 2),
      \up_adc_pnseq_sel_reg[3]_5\(0) => up_rdata_int_2(0),
      up_adc_sync0 => up_adc_sync0,
      up_axi_rvalid_int_reg_0 => up_axi_rvalid_int_reg,
      up_cntrl_xfer_done_s => up_cntrl_xfer_done_s,
      up_pps_irq_mask_reg => i_up_adc_common_n_31,
      \up_profile_sel_reg[0]\ => i_up_tpl_adc_n_2,
      up_rack => up_rack,
      \up_raddr_int_reg[0]_0\ => i_up_axi_n_254,
      \up_raddr_int_reg[3]_0\(12) => up_rdata_int_9(24),
      \up_raddr_int_reg[3]_0\(11 downto 8) => up_rdata_int_9(19 downto 16),
      \up_raddr_int_reg[3]_0\(7 downto 6) => up_rdata_int_9(11 downto 10),
      \up_raddr_int_reg[3]_0\(5 downto 1) => up_rdata_int_9(6 downto 2),
      \up_raddr_int_reg[3]_0\(0) => up_rdata_int_9(0),
      \up_raddr_int_reg[4]_0\ => i_up_axi_n_112,
      \up_raddr_int_reg[4]_1\ => i_up_axi_n_116,
      \up_raddr_int_reg[4]_2\(2) => p_0_in_10(28),
      \up_raddr_int_reg[4]_2\(1) => p_0_in_10(12),
      \up_raddr_int_reg[4]_2\(0) => p_0_in_10(0),
      \up_raddr_int_reg[5]_0\ => i_up_axi_n_106,
      \up_raddr_int_reg[5]_1\ => i_up_axi_n_108,
      \up_raddr_int_reg[5]_2\ => i_up_axi_n_110,
      \up_raddr_int_reg[6]_0\(6 downto 0) => up_raddr_s(6 downto 0),
      \up_raddr_int_reg[6]_1\ => i_up_axi_n_114,
      \up_raddr_int_reg[6]_2\ => i_up_axi_n_120,
      \up_rdata_d_reg[31]_0\(31 downto 0) => up_rdata(31 downto 0),
      \up_rdata_int_reg[0]\(2) => data9,
      \up_rdata_int_reg[0]\(1) => i_up_adc_common_n_167,
      \up_rdata_int_reg[0]\(0) => up_status_ovf_s,
      \up_rdata_int_reg[0]_0\ => i_up_adc_common_n_70,
      \up_rdata_int_reg[10]\ => \g_channel[7].i_up_adc_channel_n_5\,
      \up_rdata_int_reg[10]_0\ => \g_channel[6].i_up_adc_channel_n_5\,
      \up_rdata_int_reg[10]_1\ => \g_channel[5].i_up_adc_channel_n_5\,
      \up_rdata_int_reg[10]_2\ => \g_channel[4].i_up_adc_channel_n_5\,
      \up_rdata_int_reg[10]_3\ => \g_channel[3].i_up_adc_channel_n_5\,
      \up_rdata_int_reg[10]_4\ => \g_channel[2].i_up_adc_channel_n_5\,
      \up_rdata_int_reg[10]_5\ => \g_channel[1].i_up_adc_channel_n_5\,
      \up_rdata_int_reg[11]\ => \g_channel[7].i_up_adc_channel_n_0\,
      \up_rdata_int_reg[11]_0\ => \g_channel[6].i_up_adc_channel_n_0\,
      \up_rdata_int_reg[11]_1\ => \g_channel[5].i_up_adc_channel_n_0\,
      \up_rdata_int_reg[11]_2\ => \g_channel[4].i_up_adc_channel_n_0\,
      \up_rdata_int_reg[11]_3\ => \g_channel[3].i_up_adc_channel_n_0\,
      \up_rdata_int_reg[11]_4\ => \g_channel[2].i_up_adc_channel_n_0\,
      \up_rdata_int_reg[11]_5\ => \g_channel[1].i_up_adc_channel_n_0\,
      \up_rdata_int_reg[19]\(3) => \g_channel[7].i_up_adc_channel_n_15\,
      \up_rdata_int_reg[19]\(2) => \g_channel[7].i_up_adc_channel_n_16\,
      \up_rdata_int_reg[19]\(1) => \g_channel[7].i_up_adc_channel_n_17\,
      \up_rdata_int_reg[19]\(0) => \g_channel[7].i_up_adc_channel_n_18\,
      \up_rdata_int_reg[19]_0\(3) => \g_channel[6].i_up_adc_channel_n_15\,
      \up_rdata_int_reg[19]_0\(2) => \g_channel[6].i_up_adc_channel_n_16\,
      \up_rdata_int_reg[19]_0\(1) => \g_channel[6].i_up_adc_channel_n_17\,
      \up_rdata_int_reg[19]_0\(0) => \g_channel[6].i_up_adc_channel_n_18\,
      \up_rdata_int_reg[19]_1\(3) => \g_channel[5].i_up_adc_channel_n_15\,
      \up_rdata_int_reg[19]_1\(2) => \g_channel[5].i_up_adc_channel_n_16\,
      \up_rdata_int_reg[19]_1\(1) => \g_channel[5].i_up_adc_channel_n_17\,
      \up_rdata_int_reg[19]_1\(0) => \g_channel[5].i_up_adc_channel_n_18\,
      \up_rdata_int_reg[19]_2\(3) => \g_channel[4].i_up_adc_channel_n_14\,
      \up_rdata_int_reg[19]_2\(2) => \g_channel[4].i_up_adc_channel_n_15\,
      \up_rdata_int_reg[19]_2\(1) => \g_channel[4].i_up_adc_channel_n_16\,
      \up_rdata_int_reg[19]_2\(0) => \g_channel[4].i_up_adc_channel_n_17\,
      \up_rdata_int_reg[19]_3\(3) => \g_channel[3].i_up_adc_channel_n_14\,
      \up_rdata_int_reg[19]_3\(2) => \g_channel[3].i_up_adc_channel_n_15\,
      \up_rdata_int_reg[19]_3\(1) => \g_channel[3].i_up_adc_channel_n_16\,
      \up_rdata_int_reg[19]_3\(0) => \g_channel[3].i_up_adc_channel_n_17\,
      \up_rdata_int_reg[19]_4\(3) => \g_channel[2].i_up_adc_channel_n_15\,
      \up_rdata_int_reg[19]_4\(2) => \g_channel[2].i_up_adc_channel_n_16\,
      \up_rdata_int_reg[19]_4\(1) => \g_channel[2].i_up_adc_channel_n_17\,
      \up_rdata_int_reg[19]_4\(0) => \g_channel[2].i_up_adc_channel_n_18\,
      \up_rdata_int_reg[19]_5\(3) => \g_channel[1].i_up_adc_channel_n_15\,
      \up_rdata_int_reg[19]_5\(2) => \g_channel[1].i_up_adc_channel_n_16\,
      \up_rdata_int_reg[19]_5\(1) => \g_channel[1].i_up_adc_channel_n_17\,
      \up_rdata_int_reg[19]_5\(0) => \g_channel[1].i_up_adc_channel_n_18\,
      \up_rdata_int_reg[19]_6\(3 downto 0) => \data4__7\(19 downto 16),
      \up_rdata_int_reg[2]\(1 downto 0) => data2(2 downto 1),
      \up_rdata_int_reg[2]_0\ => i_up_adc_common_n_102,
      \up_rdata_int_reg[2]_1\(1) => \g_channel[7].i_up_adc_channel_n_19\,
      \up_rdata_int_reg[2]_1\(0) => \g_channel[7].i_up_adc_channel_n_20\,
      \up_rdata_int_reg[2]_10\(1) => up_adc_softspan_int(2),
      \up_rdata_int_reg[2]_10\(0) => up_adc_softspan_int(0),
      \up_rdata_int_reg[2]_11\ => i_up_adc_common_n_3,
      \up_rdata_int_reg[2]_2\(1) => \g_channel[6].i_up_adc_channel_n_19\,
      \up_rdata_int_reg[2]_2\(0) => \g_channel[6].i_up_adc_channel_n_20\,
      \up_rdata_int_reg[2]_3\(1) => \g_channel[5].i_up_adc_channel_n_19\,
      \up_rdata_int_reg[2]_3\(0) => \g_channel[5].i_up_adc_channel_n_20\,
      \up_rdata_int_reg[2]_4\(1) => \g_channel[4].i_up_adc_channel_n_20\,
      \up_rdata_int_reg[2]_4\(0) => \g_channel[4].i_up_adc_channel_n_21\,
      \up_rdata_int_reg[2]_5\(0) => \data1__3\(2),
      \up_rdata_int_reg[2]_6\(1) => \g_channel[3].i_up_adc_channel_n_20\,
      \up_rdata_int_reg[2]_6\(0) => \g_channel[3].i_up_adc_channel_n_21\,
      \up_rdata_int_reg[2]_7\(0) => \data1__2\(2),
      \up_rdata_int_reg[2]_8\(1) => \g_channel[2].i_up_adc_channel_n_19\,
      \up_rdata_int_reg[2]_8\(0) => \g_channel[2].i_up_adc_channel_n_20\,
      \up_rdata_int_reg[2]_9\(1) => \g_channel[1].i_up_adc_channel_n_19\,
      \up_rdata_int_reg[2]_9\(0) => \g_channel[1].i_up_adc_channel_n_20\,
      \up_rdata_int_reg[31]\(30 downto 2) => up_scratch(31 downto 3),
      \up_rdata_int_reg[31]\(1 downto 0) => up_scratch(1 downto 0),
      \up_rdata_int_reg[31]_0\(30 downto 0) => up_adc_config_wr(31 downto 1),
      \up_rdata_int_reg[31]_1\(31 downto 0) => up_adc_config_ctrl(31 downto 0),
      \up_rdata_int_reg[31]_2\(31 downto 0) => up_d_count(31 downto 0),
      \up_rdata_int_reg[3]\(2 downto 1) => data4(3 downto 2),
      \up_rdata_int_reg[3]\(0) => data4(0),
      \up_rdata_int_reg[3]_0\(2 downto 1) => \data4__0\(3 downto 2),
      \up_rdata_int_reg[3]_0\(0) => \data4__0\(0),
      \up_rdata_int_reg[3]_1\(2 downto 1) => \data4__1\(3 downto 2),
      \up_rdata_int_reg[3]_1\(0) => \data4__1\(0),
      \up_rdata_int_reg[3]_2\(2 downto 1) => \data4__2\(3 downto 2),
      \up_rdata_int_reg[3]_2\(0) => \data4__2\(0),
      \up_rdata_int_reg[3]_3\(2 downto 1) => \data4__3\(3 downto 2),
      \up_rdata_int_reg[3]_3\(0) => \data4__3\(0),
      \up_rdata_int_reg[3]_4\(2 downto 1) => \data4__4\(3 downto 2),
      \up_rdata_int_reg[3]_4\(0) => \data4__4\(0),
      \up_rdata_int_reg[3]_5\(2 downto 1) => \data4__5\(3 downto 2),
      \up_rdata_int_reg[3]_5\(0) => \data4__5\(0),
      \up_rdata_int_reg[3]_6\(2 downto 1) => \data4__6\(3 downto 2),
      \up_rdata_int_reg[3]_6\(0) => \data4__6\(0),
      \up_rdata_int_reg[5]\(2) => up_adc_dfmt_type,
      \up_rdata_int_reg[5]\(1) => up_adc_dfmt_enable,
      \up_rdata_int_reg[5]\(0) => up_adc_enable,
      \up_rdata_int_reg[5]_0\(2) => \g_channel[1].i_up_adc_channel_n_1\,
      \up_rdata_int_reg[5]_0\(1) => \g_channel[1].i_up_adc_channel_n_2\,
      \up_rdata_int_reg[5]_0\(0) => \g_channel[1].i_up_adc_channel_n_3\,
      \up_rdata_int_reg[5]_1\(2) => \g_channel[2].i_up_adc_channel_n_1\,
      \up_rdata_int_reg[5]_1\(1) => \g_channel[2].i_up_adc_channel_n_2\,
      \up_rdata_int_reg[5]_1\(0) => \g_channel[2].i_up_adc_channel_n_3\,
      \up_rdata_int_reg[5]_2\(2) => \g_channel[3].i_up_adc_channel_n_1\,
      \up_rdata_int_reg[5]_2\(1) => \g_channel[3].i_up_adc_channel_n_2\,
      \up_rdata_int_reg[5]_2\(0) => \g_channel[3].i_up_adc_channel_n_3\,
      \up_rdata_int_reg[5]_3\(2) => \g_channel[4].i_up_adc_channel_n_1\,
      \up_rdata_int_reg[5]_3\(1) => \g_channel[4].i_up_adc_channel_n_2\,
      \up_rdata_int_reg[5]_3\(0) => \g_channel[4].i_up_adc_channel_n_3\,
      \up_rdata_int_reg[5]_4\(2) => \g_channel[5].i_up_adc_channel_n_1\,
      \up_rdata_int_reg[5]_4\(1) => \g_channel[5].i_up_adc_channel_n_2\,
      \up_rdata_int_reg[5]_4\(0) => \g_channel[5].i_up_adc_channel_n_3\,
      \up_rdata_int_reg[5]_5\(2) => \g_channel[6].i_up_adc_channel_n_1\,
      \up_rdata_int_reg[5]_5\(1) => \g_channel[6].i_up_adc_channel_n_2\,
      \up_rdata_int_reg[5]_5\(0) => \g_channel[6].i_up_adc_channel_n_3\,
      \up_rdata_int_reg[5]_6\(2) => \g_channel[7].i_up_adc_channel_n_1\,
      \up_rdata_int_reg[5]_6\(1) => \g_channel[7].i_up_adc_channel_n_2\,
      \up_rdata_int_reg[5]_6\(0) => \g_channel[7].i_up_adc_channel_n_3\,
      \up_rdata_int_reg[6]\ => \g_channel[7].i_up_adc_channel_n_4\,
      \up_rdata_int_reg[6]_0\ => \g_channel[6].i_up_adc_channel_n_4\,
      \up_rdata_int_reg[6]_1\ => \g_channel[5].i_up_adc_channel_n_4\,
      \up_rdata_int_reg[6]_2\ => \g_channel[4].i_up_adc_channel_n_4\,
      \up_rdata_int_reg[6]_3\ => \g_channel[3].i_up_adc_channel_n_4\,
      \up_rdata_int_reg[6]_4\ => \g_channel[2].i_up_adc_channel_n_4\,
      \up_rdata_int_reg[6]_5\ => \g_channel[1].i_up_adc_channel_n_4\,
      up_rreq_int_reg_0 => i_up_axi_n_118,
      up_rreq_s => up_rreq_s_12,
      up_rreq_s_1 => up_rreq_s,
      up_status_pn_err => up_status_pn_err,
      up_status_pn_oos => up_status_pn_oos,
      \up_timer1__3\ => \up_timer1__3\,
      up_timer_reg(31 downto 0) => up_timer_reg(31 downto 0),
      up_timer_reg_0_sp_1 => i_up_axi_n_256,
      up_timer_reg_10_sp_1 => i_up_axi_n_266,
      up_timer_reg_11_sp_1 => i_up_axi_n_265,
      up_timer_reg_12_sp_1 => i_up_axi_n_268,
      up_timer_reg_13_sp_1 => i_up_axi_n_267,
      up_timer_reg_14_sp_1 => i_up_axi_n_270,
      up_timer_reg_15_sp_1 => i_up_axi_n_269,
      up_timer_reg_16_sp_1 => i_up_axi_n_272,
      up_timer_reg_17_sp_1 => i_up_axi_n_271,
      up_timer_reg_18_sp_1 => i_up_axi_n_274,
      up_timer_reg_19_sp_1 => i_up_axi_n_273,
      up_timer_reg_1_sp_1 => i_up_axi_n_255,
      up_timer_reg_20_sp_1 => i_up_axi_n_276,
      up_timer_reg_21_sp_1 => i_up_axi_n_275,
      up_timer_reg_22_sp_1 => i_up_axi_n_278,
      up_timer_reg_23_sp_1 => i_up_axi_n_277,
      up_timer_reg_24_sp_1 => i_up_axi_n_280,
      up_timer_reg_25_sp_1 => i_up_axi_n_279,
      up_timer_reg_26_sp_1 => i_up_axi_n_282,
      up_timer_reg_27_sp_1 => i_up_axi_n_281,
      up_timer_reg_28_sp_1 => i_up_axi_n_284,
      up_timer_reg_29_sp_1 => i_up_axi_n_283,
      up_timer_reg_2_sp_1 => i_up_axi_n_258,
      up_timer_reg_30_sp_1 => i_up_axi_n_286,
      up_timer_reg_31_sp_1 => i_up_axi_n_285,
      up_timer_reg_3_sp_1 => i_up_axi_n_257,
      up_timer_reg_4_sp_1 => i_up_axi_n_260,
      up_timer_reg_5_sp_1 => i_up_axi_n_259,
      up_timer_reg_6_sp_1 => i_up_axi_n_262,
      up_timer_reg_7_sp_1 => i_up_axi_n_261,
      up_timer_reg_8_sp_1 => i_up_axi_n_264,
      up_timer_reg_9_sp_1 => i_up_axi_n_263,
      up_wack => up_wack,
      \up_waddr_int_reg[0]_0\(0) => up_adc_softspan_int0,
      \up_waddr_int_reg[0]_1\(0) => i_up_axi_n_71,
      \up_waddr_int_reg[0]_2\(0) => i_up_axi_n_72,
      \up_waddr_int_reg[0]_3\(0) => i_up_axi_n_73,
      \up_waddr_int_reg[0]_4\(0) => i_up_axi_n_74,
      \up_waddr_int_reg[0]_5\(0) => i_up_axi_n_75,
      \up_waddr_int_reg[0]_6\(0) => i_up_axi_n_76,
      \up_waddr_int_reg[0]_7\(0) => up_scratch0,
      \up_waddr_int_reg[1]_0\ => i_up_axi_n_78,
      \up_waddr_int_reg[1]_1\ => i_up_axi_n_79,
      \up_waddr_int_reg[1]_2\ => i_up_axi_n_80,
      \up_waddr_int_reg[1]_3\ => i_up_axi_n_81,
      \up_waddr_int_reg[1]_4\ => i_up_axi_n_82,
      \up_waddr_int_reg[1]_5\ => i_up_axi_n_83,
      \up_waddr_int_reg[1]_6\ => i_up_axi_n_84,
      \up_waddr_int_reg[2]_0\(0) => up_adc_pnseq_sel0,
      \up_waddr_int_reg[2]_1\(0) => i_up_axi_n_46,
      \up_waddr_int_reg[2]_2\(0) => i_up_axi_n_49,
      \up_waddr_int_reg[2]_3\(0) => i_up_axi_n_51,
      \up_waddr_int_reg[2]_4\(0) => i_up_axi_n_53,
      \up_waddr_int_reg[2]_5\(0) => i_up_axi_n_55,
      \up_waddr_int_reg[2]_6\(0) => i_up_axi_n_57,
      \up_waddr_int_reg[2]_7\(0) => i_up_axi_n_59,
      \up_waddr_int_reg[4]_0\ => i_up_axi_n_54,
      \up_waddr_int_reg[4]_1\ => i_up_axi_n_97,
      \up_waddr_int_reg[5]_0\(0) => up_adc_config_wr0,
      \up_waddr_int_reg[5]_1\(0) => up_adc_config_ctrl0,
      \up_waddr_int_reg[6]_0\ => i_up_axi_n_45,
      \up_waddr_int_reg[6]_1\ => i_up_axi_n_48,
      \up_waddr_int_reg[6]_10\ => i_up_axi_n_100,
      \up_waddr_int_reg[6]_11\ => i_up_axi_n_101,
      \up_waddr_int_reg[6]_12\ => i_up_axi_n_102,
      \up_waddr_int_reg[6]_2\ => i_up_axi_n_50,
      \up_waddr_int_reg[6]_3\ => i_up_axi_n_52,
      \up_waddr_int_reg[6]_4\ => i_up_axi_n_56,
      \up_waddr_int_reg[6]_5\ => i_up_axi_n_58,
      \up_waddr_int_reg[6]_6\ => i_up_axi_n_60,
      \up_waddr_int_reg[6]_7\ => i_up_axi_n_96,
      \up_waddr_int_reg[6]_8\ => i_up_axi_n_98,
      \up_waddr_int_reg[6]_9\ => i_up_axi_n_99,
      \up_waddr_int_reg[8]_0\ => i_up_axi_n_47,
      \up_wdata_int_reg[0]_0\ => i_up_axi_n_41,
      \up_wdata_int_reg[0]_1\ => i_up_axi_n_88,
      \up_wdata_int_reg[1]_0\ => i_up_axi_n_40,
      \up_wdata_int_reg[2]_0\ => i_up_axi_n_39,
      \up_wdata_int_reg[2]_1\ => i_up_axi_n_87,
      \up_wdata_int_reg[3]_0\ => i_up_axi_n_5,
      \up_wdata_int_reg[8]_0\ => i_up_axi_n_38,
      up_wreq_int_reg_0 => i_up_axi_n_44,
      up_wreq_s => up_wreq_s_13,
      up_wreq_s_0 => up_wreq_s
    );
i_up_tpl_adc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_tpl_common
     port map (
      D(2) => p_0_in_10(28),
      D(1) => p_0_in_10(12),
      D(0) => p_0_in_10(0),
      Q(2) => p_0_in(28),
      Q(1) => p_0_in(12),
      Q(0) => p_0_in(0),
      p_0_in => p_0_in_1,
      s_axi_aclk => s_axi_aclk,
      \up_profile_sel_reg[0]_0\ => i_up_tpl_adc_n_2,
      \up_profile_sel_reg[0]_1\ => i_up_axi_n_88,
      up_rack_s(0) => up_rack_s(9),
      up_rreq_s => up_rreq_s,
      up_wack_s(0) => up_wack_s(9),
      up_wreq_s => up_wreq_s
    );
up_rack_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_rack_s__0\(8),
      I1 => \up_rack_s__0\(6),
      I2 => up_rack_i_2_n_0,
      I3 => \up_rack_s__0\(7),
      I4 => up_rack_s(9),
      O => up_rack_i_1_n_0
    );
up_rack_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_rack_s__0\(4),
      I1 => \up_rack_s__0\(3),
      I2 => \up_rack_s__0\(1),
      I3 => up_rack_s(0),
      I4 => \up_rack_s__0\(2),
      I5 => \up_rack_s__0\(5),
      O => up_rack_i_2_n_0
    );
up_rack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_i_1_n_0,
      Q => up_rack,
      R => p_0_in_1
    );
\up_rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \g_channel[1].i_up_adc_channel_n_37\,
      I1 => \g_channel[3].i_up_adc_channel_n_38\,
      I2 => \up_rdata[0]_i_2_n_0\,
      I3 => \g_channel[2].i_up_adc_channel_n_37\,
      I4 => up_rdata_int(0),
      O => up_rdata_all(0)
    );
\up_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[5].i_up_adc_channel_n_37\,
      I1 => \g_channel[6].i_up_adc_channel_n_37\,
      I2 => p_0_in(0),
      I3 => p_9_in(0),
      I4 => \g_channel[7].i_up_adc_channel_n_37\,
      I5 => \g_channel[4].i_up_adc_channel_n_38\,
      O => \up_rdata[0]_i_2_n_0\
    );
\up_rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_rdata_int(10),
      I1 => \up_rdata[10]_i_2_n_0\,
      I2 => \g_channel[1].i_up_adc_channel_n_30\,
      I3 => p_9_in(10),
      O => up_rdata_all(10)
    );
\up_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[3].i_up_adc_channel_n_31\,
      I1 => \g_channel[5].i_up_adc_channel_n_30\,
      I2 => \g_channel[6].i_up_adc_channel_n_30\,
      I3 => \g_channel[7].i_up_adc_channel_n_30\,
      I4 => \g_channel[4].i_up_adc_channel_n_31\,
      I5 => \g_channel[2].i_up_adc_channel_n_30\,
      O => \up_rdata[10]_i_2_n_0\
    );
\up_rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_rdata_int(11),
      I1 => \up_rdata[11]_i_2_n_0\,
      I2 => \g_channel[1].i_up_adc_channel_n_29\,
      I3 => p_9_in(11),
      O => up_rdata_all(11)
    );
\up_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[3].i_up_adc_channel_n_30\,
      I1 => \g_channel[5].i_up_adc_channel_n_29\,
      I2 => \g_channel[6].i_up_adc_channel_n_29\,
      I3 => \g_channel[7].i_up_adc_channel_n_29\,
      I4 => \g_channel[4].i_up_adc_channel_n_30\,
      I5 => \g_channel[2].i_up_adc_channel_n_29\,
      O => \up_rdata[11]_i_2_n_0\
    );
\up_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \g_channel[1].i_up_adc_channel_n_24\,
      I1 => \g_channel[3].i_up_adc_channel_n_25\,
      I2 => \up_rdata[12]_i_2_n_0\,
      I3 => \g_channel[2].i_up_adc_channel_n_24\,
      I4 => up_rdata_int(24),
      O => up_rdata_all(12)
    );
\up_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[5].i_up_adc_channel_n_24\,
      I1 => \g_channel[6].i_up_adc_channel_n_24\,
      I2 => p_0_in(12),
      I3 => p_9_in(12),
      I4 => \g_channel[7].i_up_adc_channel_n_24\,
      I5 => \g_channel[4].i_up_adc_channel_n_25\,
      O => \up_rdata[12]_i_2_n_0\
    );
\up_rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \g_channel[1].i_up_adc_channel_n_28\,
      I1 => \g_channel[3].i_up_adc_channel_n_29\,
      I2 => \up_rdata[16]_i_2_n_0\,
      I3 => \g_channel[2].i_up_adc_channel_n_28\,
      I4 => up_rdata_int(16),
      O => up_rdata_all(16)
    );
\up_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[5].i_up_adc_channel_n_28\,
      I1 => \g_channel[6].i_up_adc_channel_n_28\,
      I2 => p_0_in(28),
      I3 => p_9_in(16),
      I4 => \g_channel[7].i_up_adc_channel_n_28\,
      I5 => \g_channel[4].i_up_adc_channel_n_29\,
      O => \up_rdata[16]_i_2_n_0\
    );
\up_rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_rdata_int(17),
      I1 => \up_rdata[17]_i_2_n_0\,
      I2 => \g_channel[1].i_up_adc_channel_n_27\,
      I3 => p_9_in(17),
      O => up_rdata_all(17)
    );
\up_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[3].i_up_adc_channel_n_28\,
      I1 => \g_channel[5].i_up_adc_channel_n_27\,
      I2 => \g_channel[6].i_up_adc_channel_n_27\,
      I3 => \g_channel[7].i_up_adc_channel_n_27\,
      I4 => \g_channel[4].i_up_adc_channel_n_28\,
      I5 => \g_channel[2].i_up_adc_channel_n_27\,
      O => \up_rdata[17]_i_2_n_0\
    );
\up_rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_rdata_int(18),
      I1 => \up_rdata[18]_i_2_n_0\,
      I2 => \g_channel[1].i_up_adc_channel_n_26\,
      I3 => p_9_in(18),
      O => up_rdata_all(18)
    );
\up_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[3].i_up_adc_channel_n_27\,
      I1 => \g_channel[5].i_up_adc_channel_n_26\,
      I2 => \g_channel[6].i_up_adc_channel_n_26\,
      I3 => \g_channel[7].i_up_adc_channel_n_26\,
      I4 => \g_channel[4].i_up_adc_channel_n_27\,
      I5 => \g_channel[2].i_up_adc_channel_n_26\,
      O => \up_rdata[18]_i_2_n_0\
    );
\up_rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_rdata_int(19),
      I1 => \up_rdata[19]_i_2_n_0\,
      I2 => \g_channel[1].i_up_adc_channel_n_25\,
      I3 => p_9_in(19),
      O => up_rdata_all(19)
    );
\up_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[3].i_up_adc_channel_n_26\,
      I1 => \g_channel[5].i_up_adc_channel_n_25\,
      I2 => \g_channel[6].i_up_adc_channel_n_25\,
      I3 => \g_channel[7].i_up_adc_channel_n_25\,
      I4 => \g_channel[4].i_up_adc_channel_n_26\,
      I5 => \g_channel[2].i_up_adc_channel_n_25\,
      O => \up_rdata[19]_i_2_n_0\
    );
\up_rdata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_rdata_int(1),
      I1 => \up_rdata[1]_i_2_n_0\,
      I2 => \g_channel[1].i_up_adc_channel_n_36\,
      I3 => p_9_in(1),
      O => up_rdata_all(1)
    );
\up_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[3].i_up_adc_channel_n_37\,
      I1 => \g_channel[5].i_up_adc_channel_n_36\,
      I2 => \g_channel[6].i_up_adc_channel_n_36\,
      I3 => \g_channel[7].i_up_adc_channel_n_36\,
      I4 => \g_channel[4].i_up_adc_channel_n_37\,
      I5 => \g_channel[2].i_up_adc_channel_n_36\,
      O => \up_rdata[1]_i_2_n_0\
    );
\up_rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_rdata_int(24),
      I1 => \up_rdata[24]_i_2_n_0\,
      I2 => \g_channel[1].i_up_adc_channel_n_24\,
      I3 => p_9_in(24),
      O => up_rdata_all(24)
    );
\up_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[3].i_up_adc_channel_n_25\,
      I1 => \g_channel[5].i_up_adc_channel_n_24\,
      I2 => \g_channel[6].i_up_adc_channel_n_24\,
      I3 => \g_channel[7].i_up_adc_channel_n_24\,
      I4 => \g_channel[4].i_up_adc_channel_n_25\,
      I5 => \g_channel[2].i_up_adc_channel_n_24\,
      O => \up_rdata[24]_i_2_n_0\
    );
\up_rdata[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(28),
      I1 => p_9_in(28),
      O => up_rdata_all(28)
    );
\up_rdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_rdata_int(2),
      I1 => \up_rdata[2]_i_2_n_0\,
      I2 => \g_channel[1].i_up_adc_channel_n_35\,
      I3 => p_9_in(2),
      O => up_rdata_all(2)
    );
\up_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[3].i_up_adc_channel_n_36\,
      I1 => \g_channel[5].i_up_adc_channel_n_35\,
      I2 => \g_channel[6].i_up_adc_channel_n_35\,
      I3 => \g_channel[7].i_up_adc_channel_n_35\,
      I4 => \g_channel[4].i_up_adc_channel_n_36\,
      I5 => \g_channel[2].i_up_adc_channel_n_35\,
      O => \up_rdata[2]_i_2_n_0\
    );
\up_rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \g_channel[1].i_up_adc_channel_n_34\,
      I1 => \g_channel[3].i_up_adc_channel_n_35\,
      I2 => \up_rdata[3]_i_2_n_0\,
      I3 => \g_channel[2].i_up_adc_channel_n_34\,
      I4 => up_rdata_int(3),
      O => up_rdata_all(3)
    );
\up_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[5].i_up_adc_channel_n_34\,
      I1 => \g_channel[6].i_up_adc_channel_n_34\,
      I2 => p_0_in(28),
      I3 => p_9_in(3),
      I4 => \g_channel[7].i_up_adc_channel_n_34\,
      I5 => \g_channel[4].i_up_adc_channel_n_35\,
      O => \up_rdata[3]_i_2_n_0\
    );
\up_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \g_channel[1].i_up_adc_channel_n_33\,
      I1 => \g_channel[3].i_up_adc_channel_n_34\,
      I2 => \up_rdata[4]_i_2_n_0\,
      I3 => \g_channel[2].i_up_adc_channel_n_33\,
      I4 => up_rdata_int(4),
      O => up_rdata_all(4)
    );
\up_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[5].i_up_adc_channel_n_33\,
      I1 => \g_channel[6].i_up_adc_channel_n_33\,
      I2 => p_0_in(12),
      I3 => p_9_in(4),
      I4 => \g_channel[7].i_up_adc_channel_n_33\,
      I5 => \g_channel[4].i_up_adc_channel_n_34\,
      O => \up_rdata[4]_i_2_n_0\
    );
\up_rdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_rdata_int(5),
      I1 => \up_rdata[5]_i_2_n_0\,
      I2 => \g_channel[1].i_up_adc_channel_n_32\,
      I3 => p_9_in(5),
      O => up_rdata_all(5)
    );
\up_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[3].i_up_adc_channel_n_33\,
      I1 => \g_channel[5].i_up_adc_channel_n_32\,
      I2 => \g_channel[6].i_up_adc_channel_n_32\,
      I3 => \g_channel[7].i_up_adc_channel_n_32\,
      I4 => \g_channel[4].i_up_adc_channel_n_33\,
      I5 => \g_channel[2].i_up_adc_channel_n_32\,
      O => \up_rdata[5]_i_2_n_0\
    );
\up_rdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => up_rdata_int(6),
      I1 => \up_rdata[6]_i_2_n_0\,
      I2 => \g_channel[1].i_up_adc_channel_n_31\,
      I3 => p_9_in(6),
      O => up_rdata_all(6)
    );
\up_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \g_channel[3].i_up_adc_channel_n_32\,
      I1 => \g_channel[5].i_up_adc_channel_n_31\,
      I2 => \g_channel[6].i_up_adc_channel_n_31\,
      I3 => \g_channel[7].i_up_adc_channel_n_31\,
      I4 => \g_channel[4].i_up_adc_channel_n_32\,
      I5 => \g_channel[2].i_up_adc_channel_n_31\,
      O => \up_rdata[6]_i_2_n_0\
    );
\up_rdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(28),
      I1 => p_9_in(8),
      O => up_rdata_all(8)
    );
\up_rdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(0),
      Q => up_rdata(0),
      R => p_0_in_1
    );
\up_rdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(10),
      Q => up_rdata(10),
      R => p_0_in_1
    );
\up_rdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(11),
      Q => up_rdata(11),
      R => p_0_in_1
    );
\up_rdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(12),
      Q => up_rdata(12),
      R => p_0_in_1
    );
\up_rdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(13),
      Q => up_rdata(13),
      R => p_0_in_1
    );
\up_rdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(14),
      Q => up_rdata(14),
      R => p_0_in_1
    );
\up_rdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(15),
      Q => up_rdata(15),
      R => p_0_in_1
    );
\up_rdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(16),
      Q => up_rdata(16),
      R => p_0_in_1
    );
\up_rdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(17),
      Q => up_rdata(17),
      R => p_0_in_1
    );
\up_rdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(18),
      Q => up_rdata(18),
      R => p_0_in_1
    );
\up_rdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(19),
      Q => up_rdata(19),
      R => p_0_in_1
    );
\up_rdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(1),
      Q => up_rdata(1),
      R => p_0_in_1
    );
\up_rdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(20),
      Q => up_rdata(20),
      R => p_0_in_1
    );
\up_rdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(21),
      Q => up_rdata(21),
      R => p_0_in_1
    );
\up_rdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(22),
      Q => up_rdata(22),
      R => p_0_in_1
    );
\up_rdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(23),
      Q => up_rdata(23),
      R => p_0_in_1
    );
\up_rdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(24),
      Q => up_rdata(24),
      R => p_0_in_1
    );
\up_rdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(25),
      Q => up_rdata(25),
      R => p_0_in_1
    );
\up_rdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(26),
      Q => up_rdata(26),
      R => p_0_in_1
    );
\up_rdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(27),
      Q => up_rdata(27),
      R => p_0_in_1
    );
\up_rdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(28),
      Q => up_rdata(28),
      R => p_0_in_1
    );
\up_rdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(29),
      Q => up_rdata(29),
      R => p_0_in_1
    );
\up_rdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(2),
      Q => up_rdata(2),
      R => p_0_in_1
    );
\up_rdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(30),
      Q => up_rdata(30),
      R => p_0_in_1
    );
\up_rdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(31),
      Q => up_rdata(31),
      R => p_0_in_1
    );
\up_rdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(3),
      Q => up_rdata(3),
      R => p_0_in_1
    );
\up_rdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(4),
      Q => up_rdata(4),
      R => p_0_in_1
    );
\up_rdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(5),
      Q => up_rdata(5),
      R => p_0_in_1
    );
\up_rdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(6),
      Q => up_rdata(6),
      R => p_0_in_1
    );
\up_rdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(7),
      Q => up_rdata(7),
      R => p_0_in_1
    );
\up_rdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_all(8),
      Q => up_rdata(8),
      R => p_0_in_1
    );
\up_rdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_9_in(9),
      Q => up_rdata(9),
      R => p_0_in_1
    );
up_status_pn_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \g_channel[4].i_up_adc_channel_n_18\,
      Q => up_status_pn_err,
      R => p_0_in_1
    );
up_status_pn_oos_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \g_channel[4].i_up_adc_channel_n_19\,
      Q => up_status_pn_oos,
      R => p_0_in_1
    );
up_wack_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_wack_s__0\(8),
      I1 => \up_wack_s__0\(6),
      I2 => up_wack_i_2_n_0,
      I3 => \up_wack_s__0\(7),
      I4 => up_wack_s(9),
      O => up_wack_i_1_n_0
    );
up_wack_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_wack_s__0\(4),
      I1 => \up_wack_s__0\(3),
      I2 => \up_wack_s__0\(1),
      I3 => up_wack_s(0),
      I4 => \up_wack_s__0\(2),
      I5 => \up_wack_s__0\(5),
      O => up_wack_i_2_n_0
    );
up_wack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_i_1_n_0,
      Q => up_wack,
      R => p_0_in_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_core is
  port (
    pn_err_s : out STD_LOGIC_VECTOR ( 7 downto 0 );
    adc_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pn_oos_s : out STD_LOGIC_VECTOR ( 7 downto 0 );
    adc_rst_sync_s : out STD_LOGIC;
    adc_valid : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_rst : out STD_LOGIC;
    link_clk : in STD_LOGIC;
    ext_sync_arm_d1_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    link_valid : in STD_LOGIC;
    pn_seq_sel_s : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_sync_in : in STD_LOGIC;
    adc_sync_manual_req_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[22]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[22]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[22]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[22]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[22]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[15]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pn_data_pn_reg[22]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    link_sof : in STD_LOGIC_VECTOR ( 15 downto 0 );
    link_data : in STD_LOGIC_VECTOR ( 127 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_core is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \g_channel[0].i_channel_n_19\ : STD_LOGIC;
  signal \g_channel[1].i_channel_n_18\ : STD_LOGIC;
  signal \g_channel[2].i_channel_n_18\ : STD_LOGIC;
  signal \g_channel[3].i_channel_n_18\ : STD_LOGIC;
  signal \g_channel[4].i_channel_n_18\ : STD_LOGIC;
  signal \g_channel[5].i_channel_n_18\ : STD_LOGIC;
  signal \g_channel[6].i_channel_n_18\ : STD_LOGIC;
  signal \g_channel[7].i_channel_n_18\ : STD_LOGIC;
  signal i_deframer_n_0 : STD_LOGIC;
  signal i_deframer_n_129 : STD_LOGIC;
  signal i_deframer_n_130 : STD_LOGIC;
  signal i_deframer_n_131 : STD_LOGIC;
  signal i_deframer_n_132 : STD_LOGIC;
  signal i_deframer_n_133 : STD_LOGIC;
  signal i_deframer_n_134 : STD_LOGIC;
  signal i_deframer_n_135 : STD_LOGIC;
  signal i_deframer_n_136 : STD_LOGIC;
  signal i_deframer_n_137 : STD_LOGIC;
  signal i_deframer_n_138 : STD_LOGIC;
  signal i_deframer_n_139 : STD_LOGIC;
  signal i_deframer_n_140 : STD_LOGIC;
  signal i_deframer_n_141 : STD_LOGIC;
  signal i_deframer_n_142 : STD_LOGIC;
  signal i_deframer_n_143 : STD_LOGIC;
  signal i_deframer_n_144 : STD_LOGIC;
  signal i_deframer_n_145 : STD_LOGIC;
  signal \i_pnmon/i_pnmon/adc_valid_d\ : STD_LOGIC;
  signal \i_pnmon/pn_data_pn\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \i_pnmon/pn_data_pn_0\ : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal link_valid_d : STD_LOGIC;
  signal link_valid_dd : STD_LOGIC;
  signal raw_data_s : STD_LOGIC_VECTOR ( 126 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\g_channel[0].i_channel\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(15 downto 8) => raw_data_s(7 downto 0),
      Q(7) => \^q\(0),
      Q(6 downto 0) => raw_data_s(14 downto 8),
      adc_data(15 downto 0) => adc_data(15 downto 0),
      adc_pn_match_d_reg => i_deframer_n_129,
      adc_pn_match_d_reg_0 => i_deframer_n_130,
      adc_pn_match_z_reg => i_deframer_n_0,
      adc_pn_oos_int_reg => pn_oos_s(0),
      adc_valid_d => \i_pnmon/i_pnmon/adc_valid_d\,
      link_clk => link_clk,
      \pn_data_pn_reg[15]\(3) => \g_channel[0].i_channel_n_19\,
      \pn_data_pn_reg[15]\(2 downto 0) => \i_pnmon/pn_data_pn\(5 downto 3),
      pn_err_s(0) => pn_err_s(0),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(1 downto 0)
    );
\g_channel[1].i_channel\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_0
     port map (
      Q(15 downto 8) => raw_data_s(23 downto 16),
      Q(7) => \^q\(1),
      Q(6 downto 0) => raw_data_s(30 downto 24),
      adc_data(15 downto 0) => adc_data(31 downto 16),
      adc_pn_match_d_reg => i_deframer_n_132,
      adc_pn_match_d_reg_0 => i_deframer_n_133,
      adc_pn_match_z_reg => i_deframer_n_131,
      adc_pn_oos_int_reg => pn_oos_s(1),
      adc_valid_d => \i_pnmon/i_pnmon/adc_valid_d\,
      \data_int_reg[15]\(0) => \data_int_reg[15]\(0),
      link_clk => link_clk,
      \pn_data_pn_reg[15]\(3) => \g_channel[1].i_channel_n_18\,
      \pn_data_pn_reg[15]\(2 downto 0) => \i_pnmon/pn_data_pn_0\(5 downto 3),
      \pn_data_pn_reg[22]\(0) => \pn_data_pn_reg[22]\(0),
      pn_err_s(0) => pn_err_s(1),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(3 downto 2)
    );
\g_channel[2].i_channel\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_1
     port map (
      Q(15 downto 8) => raw_data_s(39 downto 32),
      Q(7) => \^q\(2),
      Q(6 downto 0) => raw_data_s(46 downto 40),
      adc_data(15 downto 0) => adc_data(47 downto 32),
      adc_pn_match_d_reg => i_deframer_n_135,
      adc_pn_match_z_reg => i_deframer_n_134,
      adc_pn_oos_int_reg => pn_oos_s(2),
      adc_valid_d => \i_pnmon/i_pnmon/adc_valid_d\,
      \data_int_reg[15]\(0) => \data_int_reg[15]_0\(0),
      link_clk => link_clk,
      \pn_data_pn_reg[15]\(0) => \g_channel[2].i_channel_n_18\,
      \pn_data_pn_reg[22]\(0) => \pn_data_pn_reg[22]_0\(0),
      pn_err_s(0) => pn_err_s(2),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(5 downto 4)
    );
\g_channel[3].i_channel\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_2
     port map (
      Q(15 downto 8) => raw_data_s(55 downto 48),
      Q(7) => \^q\(3),
      Q(6 downto 0) => raw_data_s(62 downto 56),
      adc_data(15 downto 0) => adc_data(63 downto 48),
      adc_pn_match_d_reg => i_deframer_n_137,
      adc_pn_match_z_reg => i_deframer_n_136,
      adc_pn_oos_int_reg => pn_oos_s(3),
      adc_valid_d => \i_pnmon/i_pnmon/adc_valid_d\,
      \data_int_reg[15]\(0) => \data_int_reg[15]_1\(0),
      link_clk => link_clk,
      \pn_data_pn_reg[15]\(0) => \g_channel[3].i_channel_n_18\,
      \pn_data_pn_reg[22]\(0) => \pn_data_pn_reg[22]_1\(0),
      pn_err_s(0) => pn_err_s(3),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(7 downto 6)
    );
\g_channel[4].i_channel\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_3
     port map (
      Q(15 downto 8) => raw_data_s(71 downto 64),
      Q(7) => \^q\(4),
      Q(6 downto 0) => raw_data_s(78 downto 72),
      adc_data(15 downto 0) => adc_data(79 downto 64),
      adc_pn_match_d_reg => i_deframer_n_139,
      adc_pn_match_z_reg => i_deframer_n_138,
      adc_pn_oos_int_reg => pn_oos_s(4),
      adc_valid_d => \i_pnmon/i_pnmon/adc_valid_d\,
      \data_int_reg[15]\(0) => \data_int_reg[15]_2\(0),
      link_clk => link_clk,
      \pn_data_pn_reg[15]\(0) => \g_channel[4].i_channel_n_18\,
      \pn_data_pn_reg[22]\(0) => \pn_data_pn_reg[22]_2\(0),
      pn_err_s(0) => pn_err_s(4),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(9 downto 8)
    );
\g_channel[5].i_channel\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_4
     port map (
      Q(15 downto 8) => raw_data_s(87 downto 80),
      Q(7) => \^q\(5),
      Q(6 downto 0) => raw_data_s(94 downto 88),
      adc_data(15 downto 0) => adc_data(95 downto 80),
      adc_pn_match_d_reg => i_deframer_n_141,
      adc_pn_match_z_reg => i_deframer_n_140,
      adc_pn_oos_int_reg => pn_oos_s(5),
      adc_valid_d => \i_pnmon/i_pnmon/adc_valid_d\,
      \data_int_reg[15]\(0) => \data_int_reg[15]_3\(0),
      link_clk => link_clk,
      \pn_data_pn_reg[15]\(0) => \g_channel[5].i_channel_n_18\,
      \pn_data_pn_reg[22]\(0) => \pn_data_pn_reg[22]_3\(0),
      pn_err_s(0) => pn_err_s(5),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(11 downto 10)
    );
\g_channel[6].i_channel\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_5
     port map (
      Q(15 downto 8) => raw_data_s(103 downto 96),
      Q(7) => \^q\(6),
      Q(6 downto 0) => raw_data_s(110 downto 104),
      adc_data(15 downto 0) => adc_data(111 downto 96),
      adc_pn_match_d_reg => i_deframer_n_143,
      adc_pn_match_z_reg => i_deframer_n_142,
      adc_pn_oos_int_reg => pn_oos_s(6),
      adc_valid_d => \i_pnmon/i_pnmon/adc_valid_d\,
      \data_int_reg[15]\(0) => \data_int_reg[15]_4\(0),
      link_clk => link_clk,
      \pn_data_pn_reg[15]\(0) => \g_channel[6].i_channel_n_18\,
      \pn_data_pn_reg[22]\(0) => \pn_data_pn_reg[22]_4\(0),
      pn_err_s(0) => pn_err_s(6),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(13 downto 12)
    );
\g_channel[7].i_channel\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_channel_6
     port map (
      Q(15 downto 8) => raw_data_s(119 downto 112),
      Q(7) => \^q\(7),
      Q(6 downto 0) => raw_data_s(126 downto 120),
      adc_data(15 downto 0) => adc_data(127 downto 112),
      adc_pn_match_d_reg => i_deframer_n_145,
      adc_pn_match_z_reg => i_deframer_n_144,
      adc_pn_oos_int_reg => pn_oos_s(7),
      adc_valid_d => \i_pnmon/i_pnmon/adc_valid_d\,
      \data_int_reg[15]\(0) => \data_int_reg[15]_5\(0),
      link_clk => link_clk,
      \pn_data_pn_reg[15]\(0) => \g_channel[7].i_channel_n_18\,
      \pn_data_pn_reg[22]\(0) => \pn_data_pn_reg[22]_5\(0),
      pn_err_s(0) => pn_err_s(7),
      pn_seq_sel_s(1 downto 0) => pn_seq_sel_s(15 downto 14)
    );
i_deframer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_deframer
     port map (
      adc_pn_match_d_reg(3) => \g_channel[0].i_channel_n_19\,
      adc_pn_match_d_reg(2 downto 0) => \i_pnmon/pn_data_pn\(5 downto 3),
      adc_pn_match_d_reg_0(3) => \g_channel[1].i_channel_n_18\,
      adc_pn_match_d_reg_0(2 downto 0) => \i_pnmon/pn_data_pn_0\(5 downto 3),
      adc_pn_match_d_reg_1(0) => \g_channel[2].i_channel_n_18\,
      adc_pn_match_d_reg_2(0) => \g_channel[3].i_channel_n_18\,
      adc_pn_match_d_reg_3(0) => \g_channel[4].i_channel_n_18\,
      adc_pn_match_d_reg_4(0) => \g_channel[5].i_channel_n_18\,
      adc_pn_match_d_reg_5(0) => \g_channel[6].i_channel_n_18\,
      adc_pn_match_d_reg_6(0) => \g_channel[7].i_channel_n_18\,
      link_clk => link_clk,
      link_data(127 downto 0) => link_data(127 downto 0),
      link_sof(15 downto 0) => link_sof(15 downto 0),
      rx_data(127 downto 120) => raw_data_s(119 downto 112),
      rx_data(119) => \^q\(7),
      rx_data(118 downto 112) => raw_data_s(126 downto 120),
      rx_data(111 downto 104) => raw_data_s(103 downto 96),
      rx_data(103) => \^q\(6),
      rx_data(102 downto 96) => raw_data_s(110 downto 104),
      rx_data(95 downto 88) => raw_data_s(87 downto 80),
      rx_data(87) => \^q\(5),
      rx_data(86 downto 80) => raw_data_s(94 downto 88),
      rx_data(79 downto 72) => raw_data_s(71 downto 64),
      rx_data(71) => \^q\(4),
      rx_data(70 downto 64) => raw_data_s(78 downto 72),
      rx_data(63 downto 56) => raw_data_s(55 downto 48),
      rx_data(55) => \^q\(3),
      rx_data(54 downto 48) => raw_data_s(62 downto 56),
      rx_data(47 downto 40) => raw_data_s(39 downto 32),
      rx_data(39) => \^q\(2),
      rx_data(38 downto 32) => raw_data_s(46 downto 40),
      rx_data(31 downto 24) => raw_data_s(23 downto 16),
      rx_data(23) => \^q\(1),
      rx_data(22 downto 16) => raw_data_s(30 downto 24),
      rx_data(15 downto 8) => raw_data_s(7 downto 0),
      rx_data(7) => \^q\(0),
      rx_data(6 downto 0) => raw_data_s(14 downto 8),
      \rx_data_reg[103]\ => i_deframer_n_143,
      \rx_data_reg[111]\ => i_deframer_n_142,
      \rx_data_reg[119]\ => i_deframer_n_145,
      \rx_data_reg[127]\ => i_deframer_n_144,
      \rx_data_reg[12]\ => i_deframer_n_130,
      \rx_data_reg[21]\ => i_deframer_n_131,
      \rx_data_reg[23]\ => i_deframer_n_132,
      \rx_data_reg[28]\ => i_deframer_n_133,
      \rx_data_reg[2]\ => i_deframer_n_0,
      \rx_data_reg[39]\ => i_deframer_n_135,
      \rx_data_reg[44]\ => i_deframer_n_134,
      \rx_data_reg[55]\ => i_deframer_n_137,
      \rx_data_reg[59]\ => i_deframer_n_136,
      \rx_data_reg[67]\ => i_deframer_n_138,
      \rx_data_reg[71]\ => i_deframer_n_139,
      \rx_data_reg[7]\ => i_deframer_n_129,
      \rx_data_reg[87]\ => i_deframer_n_141,
      \rx_data_reg[91]\ => i_deframer_n_140
    );
i_util_ext_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_ext_sync
     port map (
      adc_rst => adc_rst,
      adc_sync_in => adc_sync_in,
      adc_sync_manual_req_in => adc_sync_manual_req_in,
      adc_valid(0) => adc_valid(0),
      ext_sync_arm_d1_reg_0(2 downto 0) => ext_sync_arm_d1_reg(2 downto 0),
      link_clk => link_clk,
      link_valid_dd => link_valid_dd,
      sync_armed_reg_0 => adc_rst_sync_s
    );
link_valid_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_valid,
      Q => link_valid_d,
      R => '0'
    );
link_valid_dd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => link_clk,
      CE => '1',
      D => link_valid_d,
      Q => link_valid_dd,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc is
  port (
    link_clk : in STD_LOGIC;
    link_sof : in STD_LOGIC_VECTOR ( 15 downto 0 );
    link_valid : in STD_LOGIC;
    link_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    link_ready : out STD_LOGIC;
    enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    adc_valid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    adc_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    adc_dovf : in STD_LOGIC;
    adc_sync_in : in STD_LOGIC;
    adc_sync_manual_req_out : out STD_LOGIC;
    adc_sync_manual_req_in : in STD_LOGIC;
    adc_rst : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute BITS_PER_SAMPLE : integer;
  attribute BITS_PER_SAMPLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 16;
  attribute BYTES_PER_FRAME : integer;
  attribute BYTES_PER_FRAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 16;
  attribute CONVERTER_RESOLUTION : integer;
  attribute CONVERTER_RESOLUTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 16;
  attribute DATA_PATH_WIDTH : integer;
  attribute DATA_PATH_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 1;
  attribute DEV_PACKAGE : integer;
  attribute DEV_PACKAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 20;
  attribute DMA_BITS_PER_SAMPLE : integer;
  attribute DMA_BITS_PER_SAMPLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 16;
  attribute DMA_DATA_WIDTH : integer;
  attribute DMA_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 128;
  attribute EN_FRAME_ALIGN : integer;
  attribute EN_FRAME_ALIGN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 1;
  attribute EXT_SYNC : integer;
  attribute EXT_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 1;
  attribute FPGA_FAMILY : integer;
  attribute FPGA_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 6;
  attribute FPGA_TECHNOLOGY : integer;
  attribute FPGA_TECHNOLOGY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 4;
  attribute ID : integer;
  attribute ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 0;
  attribute LINK_DATA_WIDTH : integer;
  attribute LINK_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 128;
  attribute NUM_CHANNELS : integer;
  attribute NUM_CHANNELS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 8;
  attribute NUM_LANES : integer;
  attribute NUM_LANES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 1;
  attribute OCTETS_PER_BEAT : integer;
  attribute OCTETS_PER_BEAT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 16;
  attribute PN15_ENABLE : integer;
  attribute PN15_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 1;
  attribute PN7_ENABLE : integer;
  attribute PN7_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 1;
  attribute SAMPLES_PER_FRAME : integer;
  attribute SAMPLES_PER_FRAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 1;
  attribute SPEED_GRADE : integer;
  attribute SPEED_GRADE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 23;
  attribute TWOS_COMPLEMENT : integer;
  attribute TWOS_COMPLEMENT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc is
  signal \<const0>\ : STD_LOGIC;
  signal adc_ext_sync_arm : STD_LOGIC;
  signal adc_ext_sync_disarm : STD_LOGIC;
  signal adc_rst_sync_s : STD_LOGIC;
  signal \^adc_valid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \g_channel[0].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \g_channel[1].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \g_channel[2].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \g_channel[3].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \g_channel[4].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \g_channel[5].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \g_channel[6].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \g_channel[7].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal i_regmap_n_10 : STD_LOGIC;
  signal i_regmap_n_28 : STD_LOGIC;
  signal i_regmap_n_30 : STD_LOGIC;
  signal i_regmap_n_32 : STD_LOGIC;
  signal i_regmap_n_34 : STD_LOGIC;
  signal i_regmap_n_36 : STD_LOGIC;
  signal i_regmap_n_38 : STD_LOGIC;
  signal i_regmap_n_40 : STD_LOGIC;
  signal i_regmap_n_8 : STD_LOGIC;
  signal n_0_710 : STD_LOGIC;
  signal n_1_710 : STD_LOGIC;
  signal n_2_710 : STD_LOGIC;
  signal n_3_710 : STD_LOGIC;
  signal pn_err_s : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pn_oos_s : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pn_seq_sel_s : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal raw_data_s : STD_LOGIC_VECTOR ( 127 downto 15 );
begin
  adc_valid(7) <= \^adc_valid\(0);
  adc_valid(6) <= \^adc_valid\(0);
  adc_valid(5) <= \^adc_valid\(0);
  adc_valid(4) <= \^adc_valid\(0);
  adc_valid(3) <= \^adc_valid\(0);
  adc_valid(2) <= \^adc_valid\(0);
  adc_valid(1) <= \^adc_valid\(0);
  adc_valid(0) <= \^adc_valid\(0);
  link_ready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_710: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"00000000FF000000"
    )
        port map (
      GE => n_0_710,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => '0',
      I4 => '0',
      O51 => n_1_710,
      O52 => n_2_710,
      PROP => n_3_710
    );
i_core: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_core
     port map (
      D(0) => \g_channel[0].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      E(0) => i_regmap_n_10,
      Q(7) => raw_data_s(127),
      Q(6) => raw_data_s(111),
      Q(5) => raw_data_s(95),
      Q(4) => raw_data_s(79),
      Q(3) => raw_data_s(63),
      Q(2) => raw_data_s(47),
      Q(1) => raw_data_s(31),
      Q(0) => raw_data_s(15),
      adc_data(127 downto 0) => adc_data(127 downto 0),
      adc_rst => adc_rst,
      adc_rst_sync_s => adc_rst_sync_s,
      adc_sync_in => adc_sync_in,
      adc_sync_manual_req_in => adc_sync_manual_req_in,
      adc_valid(0) => \^adc_valid\(0),
      \data_int_reg[15]\(0) => \g_channel[1].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      \data_int_reg[15]_0\(0) => \g_channel[2].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      \data_int_reg[15]_1\(0) => \g_channel[3].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      \data_int_reg[15]_2\(0) => \g_channel[4].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      \data_int_reg[15]_3\(0) => \g_channel[5].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      \data_int_reg[15]_4\(0) => \g_channel[6].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      \data_int_reg[15]_5\(0) => \g_channel[7].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      ext_sync_arm_d1_reg(2) => adc_ext_sync_arm,
      ext_sync_arm_d1_reg(1) => adc_ext_sync_disarm,
      ext_sync_arm_d1_reg(0) => i_regmap_n_8,
      link_clk => link_clk,
      link_data(127 downto 0) => link_data(127 downto 0),
      link_sof(15 downto 0) => link_sof(15 downto 0),
      link_valid => link_valid,
      \pn_data_pn_reg[22]\(0) => i_regmap_n_28,
      \pn_data_pn_reg[22]_0\(0) => i_regmap_n_30,
      \pn_data_pn_reg[22]_1\(0) => i_regmap_n_32,
      \pn_data_pn_reg[22]_2\(0) => i_regmap_n_34,
      \pn_data_pn_reg[22]_3\(0) => i_regmap_n_36,
      \pn_data_pn_reg[22]_4\(0) => i_regmap_n_38,
      \pn_data_pn_reg[22]_5\(0) => i_regmap_n_40,
      pn_err_s(7 downto 0) => pn_err_s(7 downto 0),
      pn_oos_s(7 downto 0) => pn_oos_s(7 downto 0),
      pn_seq_sel_s(15) => pn_seq_sel_s(30),
      pn_seq_sel_s(14) => pn_seq_sel_s(28),
      pn_seq_sel_s(13) => pn_seq_sel_s(26),
      pn_seq_sel_s(12) => pn_seq_sel_s(24),
      pn_seq_sel_s(11) => pn_seq_sel_s(22),
      pn_seq_sel_s(10) => pn_seq_sel_s(20),
      pn_seq_sel_s(9) => pn_seq_sel_s(18),
      pn_seq_sel_s(8) => pn_seq_sel_s(16),
      pn_seq_sel_s(7) => pn_seq_sel_s(14),
      pn_seq_sel_s(6) => pn_seq_sel_s(12),
      pn_seq_sel_s(5) => pn_seq_sel_s(10),
      pn_seq_sel_s(4) => pn_seq_sel_s(8),
      pn_seq_sel_s(3) => pn_seq_sel_s(6),
      pn_seq_sel_s(2) => pn_seq_sel_s(4),
      pn_seq_sel_s(1) => pn_seq_sel_s(2),
      pn_seq_sel_s(0) => pn_seq_sel_s(0)
    );
i_regmap: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc_regmap
     port map (
      D(0) => \g_channel[0].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      E(0) => i_regmap_n_10,
      Q(3) => adc_ext_sync_arm,
      Q(2) => adc_ext_sync_disarm,
      Q(1) => adc_sync_manual_req_out,
      Q(0) => i_regmap_n_8,
      adc_dovf => adc_dovf,
      adc_rst_sync_s => adc_rst_sync_s,
      \d_data_cntrl_int_reg[8]\(0) => i_regmap_n_28,
      \d_data_cntrl_int_reg[8]_0\(0) => i_regmap_n_30,
      \d_data_cntrl_int_reg[8]_1\(0) => i_regmap_n_32,
      \d_data_cntrl_int_reg[8]_2\(0) => i_regmap_n_34,
      \d_data_cntrl_int_reg[8]_3\(0) => i_regmap_n_36,
      \d_data_cntrl_int_reg[8]_4\(0) => i_regmap_n_38,
      \d_data_cntrl_int_reg[8]_5\(0) => i_regmap_n_40,
      \d_data_cntrl_int_reg[9]\(15) => pn_seq_sel_s(30),
      \d_data_cntrl_int_reg[9]\(14) => pn_seq_sel_s(28),
      \d_data_cntrl_int_reg[9]\(13) => pn_seq_sel_s(26),
      \d_data_cntrl_int_reg[9]\(12) => pn_seq_sel_s(24),
      \d_data_cntrl_int_reg[9]\(11) => pn_seq_sel_s(22),
      \d_data_cntrl_int_reg[9]\(10) => pn_seq_sel_s(20),
      \d_data_cntrl_int_reg[9]\(9) => pn_seq_sel_s(18),
      \d_data_cntrl_int_reg[9]\(8) => pn_seq_sel_s(16),
      \d_data_cntrl_int_reg[9]\(7) => pn_seq_sel_s(14),
      \d_data_cntrl_int_reg[9]\(6) => pn_seq_sel_s(12),
      \d_data_cntrl_int_reg[9]\(5) => pn_seq_sel_s(10),
      \d_data_cntrl_int_reg[9]\(4) => pn_seq_sel_s(8),
      \d_data_cntrl_int_reg[9]\(3) => pn_seq_sel_s(6),
      \d_data_cntrl_int_reg[9]\(2) => pn_seq_sel_s(4),
      \d_data_cntrl_int_reg[9]\(1) => pn_seq_sel_s(2),
      \d_data_cntrl_int_reg[9]\(0) => pn_seq_sel_s(0),
      \data_int_reg[15]\(7) => raw_data_s(127),
      \data_int_reg[15]\(6) => raw_data_s(111),
      \data_int_reg[15]\(5) => raw_data_s(95),
      \data_int_reg[15]\(4) => raw_data_s(79),
      \data_int_reg[15]\(3) => raw_data_s(63),
      \data_int_reg[15]\(2) => raw_data_s(47),
      \data_int_reg[15]\(1) => raw_data_s(31),
      \data_int_reg[15]\(0) => raw_data_s(15),
      enable(7 downto 0) => enable(7 downto 0),
      i_2422 => n_2_710,
      i_2422_0 => n_0_710,
      i_2422_1 => n_3_710,
      link_clk => link_clk,
      pn_err_s(7 downto 0) => pn_err_s(7 downto 0),
      pn_oos_s(7 downto 0) => pn_oos_s(7 downto 0),
      \rx_data_reg[103]\(0) => \g_channel[6].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      \rx_data_reg[119]\(0) => \g_channel[7].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      \rx_data_reg[23]\(0) => \g_channel[1].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      \rx_data_reg[39]\(0) => \g_channel[2].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      \rx_data_reg[55]\(0) => \g_channel[3].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      \rx_data_reg[71]\(0) => \g_channel[4].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      \rx_data_reg[87]\(0) => \g_channel[5].i_channel/g_datafmt[0].i_ad_datafmt/data_out_s\(15),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(10 downto 0) => s_axi_araddr(12 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(10 downto 0) => s_axi_awaddr(12 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      up_axi_rvalid_int_reg => s_axi_rvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    link_clk : in STD_LOGIC;
    link_sof : in STD_LOGIC_VECTOR ( 15 downto 0 );
    link_valid : in STD_LOGIC;
    link_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    link_ready : out STD_LOGIC;
    enable : out STD_LOGIC_VECTOR ( 7 downto 0 );
    adc_valid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    adc_data : out STD_LOGIC_VECTOR ( 127 downto 0 );
    adc_dovf : in STD_LOGIC;
    adc_sync_in : in STD_LOGIC;
    adc_sync_manual_req_out : out STD_LOGIC;
    adc_sync_manual_req_in : in STD_LOGIC;
    adc_rst : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_adc_tpl_core_0,ad_ip_jesd204_tpl_adc,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ad_ip_jesd204_tpl_adc,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_link_ready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BITS_PER_SAMPLE : integer;
  attribute BITS_PER_SAMPLE of inst : label is 16;
  attribute BYTES_PER_FRAME : integer;
  attribute BYTES_PER_FRAME of inst : label is 16;
  attribute CONVERTER_RESOLUTION : integer;
  attribute CONVERTER_RESOLUTION of inst : label is 16;
  attribute DATA_PATH_WIDTH : integer;
  attribute DATA_PATH_WIDTH of inst : label is 1;
  attribute DEV_PACKAGE : integer;
  attribute DEV_PACKAGE of inst : label is 20;
  attribute DMA_BITS_PER_SAMPLE : integer;
  attribute DMA_BITS_PER_SAMPLE of inst : label is 16;
  attribute DMA_DATA_WIDTH : integer;
  attribute DMA_DATA_WIDTH of inst : label is 128;
  attribute EN_FRAME_ALIGN : integer;
  attribute EN_FRAME_ALIGN of inst : label is 1;
  attribute EXT_SYNC : integer;
  attribute EXT_SYNC of inst : label is 1;
  attribute FPGA_FAMILY : integer;
  attribute FPGA_FAMILY of inst : label is 6;
  attribute FPGA_TECHNOLOGY : integer;
  attribute FPGA_TECHNOLOGY of inst : label is 4;
  attribute ID : integer;
  attribute ID of inst : label is 0;
  attribute LINK_DATA_WIDTH : integer;
  attribute LINK_DATA_WIDTH of inst : label is 128;
  attribute NUM_CHANNELS : integer;
  attribute NUM_CHANNELS of inst : label is 8;
  attribute NUM_LANES : integer;
  attribute NUM_LANES of inst : label is 1;
  attribute OCTETS_PER_BEAT : integer;
  attribute OCTETS_PER_BEAT of inst : label is 16;
  attribute PN15_ENABLE : integer;
  attribute PN15_ENABLE of inst : label is 1;
  attribute PN7_ENABLE : integer;
  attribute PN7_ENABLE of inst : label is 1;
  attribute SAMPLES_PER_FRAME : integer;
  attribute SAMPLES_PER_FRAME of inst : label is 1;
  attribute SPEED_GRADE : integer;
  attribute SPEED_GRADE of inst : label is 23;
  attribute TWOS_COMPLEMENT : integer;
  attribute TWOS_COMPLEMENT of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of link_clk : signal is "xilinx.com:signal:clock:1.0 link_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of link_clk : signal is "XIL_INTERFACENAME link_signal_clock, ASSOCIATED_BUSIF link, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of link_ready : signal is "xilinx.com:interface:axis:1.0 link TREADY";
  attribute X_INTERFACE_PARAMETER of link_ready : signal is "XIL_INTERFACENAME link, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of link_valid : signal is "xilinx.com:interface:axis:1.0 link TVALID";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 99999901, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of link_data : signal is "xilinx.com:interface:axis:1.0 link TDATA";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_PARAMETER of s_axi_rdata : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99999901, ID_WIDTH 0, ADDR_WIDTH 13, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl0_ref_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
  link_ready <= \<const1>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_ip_jesd204_tpl_adc
     port map (
      adc_data(127 downto 0) => adc_data(127 downto 0),
      adc_dovf => adc_dovf,
      adc_rst => adc_rst,
      adc_sync_in => adc_sync_in,
      adc_sync_manual_req_in => adc_sync_manual_req_in,
      adc_sync_manual_req_out => adc_sync_manual_req_out,
      adc_valid(7 downto 0) => adc_valid(7 downto 0),
      enable(7 downto 0) => enable(7 downto 0),
      link_clk => link_clk,
      link_data(127 downto 0) => link_data(127 downto 0),
      link_ready => NLW_inst_link_ready_UNCONNECTED,
      link_sof(15 downto 0) => link_sof(15 downto 0),
      link_valid => link_valid,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(12 downto 2) => s_axi_araddr(12 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(12 downto 2) => s_axi_awaddr(12 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
