#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Apr  3 15:00:35 2021
# Process ID: 256705
# Current directory: /home/merl/github_repos/azadi/fpga/debug/debug.runs/synth_1
# Command line: vivado -log azadi_top_arty7.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source azadi_top_arty7.tcl
# Log file: /home/merl/github_repos/azadi/fpga/debug/debug.runs/synth_1/azadi_top_arty7.vds
# Journal file: /home/merl/github_repos/azadi/fpga/debug/debug.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source azadi_top_arty7.tcl -notrace
Command: synth_design -top azadi_top_arty7 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 256712 
WARNING: [Synth 8-2490] overwriting previous definition of module prim_pkg [/home/merl/github_repos/azadi/src/brq_core/rtl/prim_pkg.sv:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1271.715 ; gain = 97.254 ; free physical = 362 ; free virtual = 5695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'azadi_top_arty7' [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_top_arty7.sv:4]
	Parameter JTAG_IDCODE bound to: 32'b00000100111101010100100001001101 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 125.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'azadi_soc_top' [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:2]
	Parameter JTAG_ID bound to: 32'b00000100111101010100100001001101 
	Parameter DirectDmiTap bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'brq_core_top' [/home/merl/github_repos/azadi/src/azadi_soc/rtl/brq_core_top.sv:4]
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter RegFile bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter DbgTriggerEn bound to: 1'b1 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000010 
	Parameter Securebrq bound to: 1'b0 
	Parameter DmHaltAddr bound to: 32'b00010000000001000000100000000000 
	Parameter DmExceptionAddr bound to: 32'b00010000000001000000100000001000 
INFO: [Synth 8-6157] synthesizing module 'brq_core' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_core.sv:11]
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter RegFile bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter DbgTriggerEn bound to: 1'b1 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000010 
	Parameter Securebrq bound to: 1'b0 
	Parameter DmHaltAddr bound to: 32'b00010000000001000000100000000000 
	Parameter DmExceptionAddr bound to: 32'b00010000000001000000100000001000 
	Parameter PMP_NUM_CHAN bound to: 32'b00000000000000000000000000000010 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter PCIncrCheck bound to: 1'b0 
	Parameter ShadowCSR bound to: 1'b0 
	Parameter SpecBranch bound to: 1'b0 
	Parameter RegFileECC bound to: 1'b0 
	Parameter RegFileDataWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'brq_register_file_ff' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_register_file_ff.sv:9]
	Parameter RV32E bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 32'b00000000000000000000000000000101 
	Parameter NUM_WORDS bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'brq_register_file_ff' (6#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_register_file_ff.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_gating' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_clock_gating.sv:15]
	Parameter Impl bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_clock_gating' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_generic_clock_gating.sv:7]
	Parameter NoFpgaGate bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_clock_gating' (7#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_generic_clock_gating.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_gating' (8#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_clock_gating.sv:15]
INFO: [Synth 8-6157] synthesizing module 'brq_ifu' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu.sv:12]
	Parameter DmHaltAddr bound to: 32'b00010000000001000000100000000000 
	Parameter DmExceptionAddr bound to: 32'b00010000000001000000100000001000 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter PCIncrCheck bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'brq_ifu_prefetch_buffer' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:8]
	Parameter BranchPredictor bound to: 1'b0 
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'brq_ifu_fifo' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_fifo.sv:12]
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'brq_ifu_fifo' (9#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_fifo.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'brq_ifu_prefetch_buffer' (10#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_prefetch_buffer.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu.sv:149]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu.sv:149]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu.sv:165]
INFO: [Synth 8-6157] synthesizing module 'brq_ifu_compressed_decoder' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:11]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:37]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:37]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:40]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:40]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:81]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:81]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:119]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:119]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:137]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:137]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:203]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:203]
INFO: [Synth 8-6155] done synthesizing module 'brq_ifu_compressed_decoder' (11#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu_compressed_decoder.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'brq_ifu' (12#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu.sv:12]
INFO: [Synth 8-6157] synthesizing module 'brq_idu' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu.sv:14]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter SpecBranch bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu.sv:345]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu.sv:292]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu.sv:292]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu.sv:387]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu.sv:387]
INFO: [Synth 8-6157] synthesizing module 'brq_idu_decoder' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:11]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:225]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:265]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:294]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:311]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:342]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:342]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:351]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:363]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:387]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:399]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:440]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:541]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:569]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:605]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:665]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:717]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:798]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:798]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:962]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:1082]
INFO: [Synth 8-6155] done synthesizing module 'brq_idu_decoder' (13#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_decoder.sv:11]
INFO: [Synth 8-6157] synthesizing module 'brq_idu_controller' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_controller.sv:8]
	Parameter WritebackStage bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_controller.sv:385]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_controller.sv:665]
INFO: [Synth 8-6155] done synthesizing module 'brq_idu_controller' (14#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu_controller.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu.sv:720]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu.sv:720]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu.sv:722]
INFO: [Synth 8-6155] done synthesizing module 'brq_idu' (15#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_idu.sv:14]
INFO: [Synth 8-6157] synthesizing module 'brq_exu' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu.sv:8]
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'brq_exu_multdiv_fast' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_multdiv_fast.sv:13]
	Parameter RV32M bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_multdiv_fast.sv:281]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_multdiv_fast.sv:281]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_multdiv_fast.sv:410]
INFO: [Synth 8-6155] done synthesizing module 'brq_exu_multdiv_fast' (16#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_multdiv_fast.sv:13]
INFO: [Synth 8-6157] synthesizing module 'brq_exu_alu' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_alu.sv:5]
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_alu.sv:50]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_alu.sv:74]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_alu.sv:97]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_alu.sv:137]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_alu.sv:281]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_alu.sv:348]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_alu.sv:368]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_alu.sv:1195]
INFO: [Synth 8-6155] done synthesizing module 'brq_exu_alu' (17#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu_alu.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'brq_exu' (18#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_exu.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_lsu' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:11]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:109]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:109]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:112]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:112]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:120]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:120]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:132]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:132]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:146]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:146]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:166]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:166]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:215]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:215]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:230]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:230]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:269]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:269]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:308]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:308]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:342]
INFO: [Synth 8-6155] done synthesizing module 'brq_lsu' (19#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_lsu.sv:11]
INFO: [Synth 8-6157] synthesizing module 'brq_wbu' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_wbu.sv:12]
	Parameter WritebackStage bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'brq_wbu' (20#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_wbu.sv:12]
INFO: [Synth 8-6157] synthesizing module 'brq_cs_registers' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:11]
	Parameter DbgTriggerEn bound to: 1'b1 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000010 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ShadowCSR bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32MEnabled bound to: 32'b00000000000000000000000000000001 
	Parameter PMPAddrWidth bound to: 32'b00000000000000000000000000100000 
	Parameter MISA_VALUE bound to: 32'b01000000000100000001000100000100 
	Parameter MSTATUS_RST_VAL[mie] bound to: 1'b0 
	Parameter MSTATUS_RST_VAL[mpie] bound to: 1'b1 
	Parameter MSTATUS_RST_VAL[mpp] bound to: 2'b00 
	Parameter MSTATUS_RST_VAL[mprv] bound to: 1'b0 
	Parameter MSTATUS_RST_VAL[tw] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[xdebugver] bound to: 4'b0100 
	Parameter DCSR_RESET_VAL[zero2] bound to: 12'b000000000000 
	Parameter DCSR_RESET_VAL[ebreakm] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[zero1] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[ebreaks] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[ebreaku] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[stepie] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[stopcount] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[stoptime] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[cause] bound to: 3'b000 
	Parameter DCSR_RESET_VAL[zero0] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[mprven] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[nmip] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[step] bound to: 1'b0 
	Parameter DCSR_RESET_VAL[prv] bound to: 2'b11 
	Parameter MSTACK_RESET_VAL[mpie] bound to: 1'b1 
	Parameter MSTACK_RESET_VAL[mpp] bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'brq_csr' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr' (21#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized0' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized0' (21#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized1' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized1' (21#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:287]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:500]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:600]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:603]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:693]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:693]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized2' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000000110 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 6'b010000 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized2' (21#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized3' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000010010 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 18'b000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized3' (21#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized4' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000000110 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 6'b000000 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized4' (21#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized5' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized5' (21#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized6' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 32'b01000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized6' (21#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_csr__parameterized7' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000000011 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'brq_csr__parameterized7' (21#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_csr.sv:8]
INFO: [Synth 8-6157] synthesizing module 'brq_counter' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_counter.sv:1]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'brq_counter' (22#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_counter.sv:1]
WARNING: [Synth 8-3848] Net csr_pmp_cfg_o[0][lock] in module/entity brq_cs_registers does not have driver. [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:64]
WARNING: [Synth 8-3848] Net csr_pmp_cfg_o[0][mode] in module/entity brq_cs_registers does not have driver. [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:64]
WARNING: [Synth 8-3848] Net csr_pmp_cfg_o[0][exec] in module/entity brq_cs_registers does not have driver. [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:64]
WARNING: [Synth 8-3848] Net csr_pmp_cfg_o[0][write] in module/entity brq_cs_registers does not have driver. [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:64]
WARNING: [Synth 8-3848] Net csr_pmp_cfg_o[0][read] in module/entity brq_cs_registers does not have driver. [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:64]
WARNING: [Synth 8-3848] Net csr_pmp_cfg_o[-1][lock] in module/entity brq_cs_registers does not have driver. [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:64]
WARNING: [Synth 8-3848] Net csr_pmp_cfg_o[-1][mode] in module/entity brq_cs_registers does not have driver. [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:64]
WARNING: [Synth 8-3848] Net csr_pmp_cfg_o[-1][exec] in module/entity brq_cs_registers does not have driver. [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:64]
WARNING: [Synth 8-3848] Net csr_pmp_cfg_o[-1][write] in module/entity brq_cs_registers does not have driver. [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:64]
WARNING: [Synth 8-3848] Net csr_pmp_cfg_o[-1][read] in module/entity brq_cs_registers does not have driver. [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:64]
WARNING: [Synth 8-3848] Net csr_pmp_addr_o[0] in module/entity brq_cs_registers does not have driver. [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:65]
WARNING: [Synth 8-3848] Net csr_pmp_addr_o[-1] in module/entity brq_cs_registers does not have driver. [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'brq_cs_registers' (23#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_cs_registers.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'brq_core' (24#1) [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_core.sv:11]
INFO: [Synth 8-6157] synthesizing module 'tlul_host_adapter' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_host_adapter.sv:18]
	Parameter MAX_REQS bound to: 32'b00000000000000000000000000000010 
	Parameter WordSize bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'tlul_host_adapter' (25#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_host_adapter.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'brq_core_top' (26#1) [/home/merl/github_repos/azadi/src/azadi_soc/rtl/brq_core_top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rv_dm' [/home/merl/github_repos/azadi/src/rv_dm/rtl/rv_dm.sv:3]
	Parameter NrHarts bound to: 32'sb00000000000000000000000000000001 
	Parameter IdcodeValue bound to: 32'b00000100111101010100100001001101 
	Parameter DirectDmiTap bound to: 1'b1 
	Parameter BusWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter DebugHartInfo[zero1] bound to: 8'b00000000 
	Parameter DebugHartInfo[nscratch] bound to: 4'b0010 
	Parameter DebugHartInfo[zero0] bound to: 3'b000 
	Parameter DebugHartInfo[dataaccess] bound to: 1'b1 
	Parameter DebugHartInfo[datasize] bound to: 4'b0010 
	Parameter DebugHartInfo[dataaddr] bound to: 12'b001110000000 
	Parameter AddressWidthWords bound to: 32'b00000000000000000000000000011110 
INFO: [Synth 8-6157] synthesizing module 'dm_csrs' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:18]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter HartSelLen bound to: 32'b00000000000000000000000000000001 
	Parameter NrHartsAligned bound to: 32'b00000000000000000000000000000010 
	Parameter DataEnd bound to: 8'b00000101 
	Parameter ProgBufEnd bound to: 8'b00100111 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:285]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:358]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync' (27#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
WARNING: [Synth 8-5858] RAM hartinfo_aligned_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'havereset_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:198]
INFO: [Synth 8-6155] done synthesizing module 'dm_csrs' (28#1) [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_sba' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_sba.sv:18]
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_sba.sv:80]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_sba.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'dm_sba' (29#1) [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_sba.sv:18]
INFO: [Synth 8-6157] synthesizing module 'tlul_host_adapter__parameterized0' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_host_adapter.sv:18]
	Parameter MAX_REQS bound to: 32'b00000000000000000000000000000001 
	Parameter WordSize bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'tlul_host_adapter__parameterized0' (29#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_host_adapter.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_mem' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_mem.sv:19]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter DmBaseAddress bound to: 32'b00000000000000000000000000000001 
	Parameter DbgAddressBits bound to: 32'b00000000000000000000000000001100 
	Parameter HartSelLen bound to: 32'b00000000000000000000000000000001 
	Parameter NrHartsAligned bound to: 32'b00000000000000000000000000000010 
	Parameter MaxAar bound to: 32'b00000000000000000000000000000011 
	Parameter HasSndScratch bound to: 1'b1 
	Parameter LoadBaseAddr bound to: 5'b01010 
	Parameter DataBaseAddr bound to: 12'b001110000000 
	Parameter DataEndAddr bound to: 12'b001110000111 
	Parameter ProgBufBaseAddr bound to: 12'b001101100000 
	Parameter ProgBufEndAddr bound to: 12'b001101111111 
	Parameter AbstractCmdBaseAddr bound to: 12'b001100111000 
	Parameter AbstractCmdEndAddr bound to: 12'b001101011111 
	Parameter WhereToAddr bound to: 12'b001100000000 
	Parameter FlagsBaseAddr bound to: 12'b010000000000 
	Parameter FlagsEndAddr bound to: 12'b011111111111 
	Parameter HaltedAddr bound to: 12'b000100000000 
	Parameter GoingAddr bound to: 12'b000100000100 
	Parameter ResumingAddr bound to: 12'b000100001000 
	Parameter ExceptionAddr bound to: 12'b000100001100 
INFO: [Synth 8-6157] synthesizing module 'debug_rom' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/debug_rom/debug_rom.sv:17]
	Parameter RomSize bound to: 32'b00000000000000000000000000010011 
INFO: [Synth 8-6155] done synthesizing module 'debug_rom' (30#1) [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/debug_rom/debug_rom.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_mem.sv:144]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_mem.sv:144]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_mem.sv:242]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_mem.sv:272]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_mem.sv:351]
WARNING: [Synth 8-3936] Found unconnected internal register 'resuming_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_mem.sv:116]
WARNING: [Synth 8-3936] Found unconnected internal register 'halted_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_mem.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'dm_mem' (31#1) [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_mem.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dmi_jtag.sv:19]
	Parameter IdcodeValue bound to: 32'b00000100111101010100100001001101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dmi_jtag.sv:101]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag_tap' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dmi_jtag_tap.sv:19]
	Parameter IrLength bound to: 32'b00000000000000000000000000000101 
	Parameter IdcodeValue bound to: 32'b00000100111101010100100001001101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dmi_jtag_tap.sv:186]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dmi_jtag_tap.sv:207]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_clock_inv' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_generic_clock_inv.sv:8]
	Parameter HasScanMode bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_clock_mux2' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_generic_clock_mux2.sv:7]
	Parameter NoFpgaBufG bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_clock_mux2' (32#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_generic_clock_mux2.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_clock_inv' (33#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_generic_clock_inv.sv:8]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dmi_jtag_tap.sv:256]
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dmi_jtag_tap.sv:256]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag_tap' (34#1) [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dmi_jtag_tap.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dmi_cdc' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dmi_cdc.sv:19]
INFO: [Synth 8-6157] synthesizing module 'fifo_async' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_async.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000101001 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
	Parameter DepthW bound to: 32'b00000000000000000000000000000011 
	Parameter PTRV_W bound to: 32'b00000000000000000000000000000010 
	Parameter DepthMinus1 bound to: 2'b11 
	Parameter PTR_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000010 
	Parameter ResetValue bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
	Parameter WidthSubOne bound to: 32'sb00000000000000000000000000000010 
	Parameter ResetValue bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (35#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (36#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'fifo_async' (37#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_async.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_async__parameterized0' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_async.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000100010 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
	Parameter DepthW bound to: 32'b00000000000000000000000000000011 
	Parameter PTRV_W bound to: 32'b00000000000000000000000000000010 
	Parameter DepthMinus1 bound to: 2'b11 
	Parameter PTR_WIDTH bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_async__parameterized0' (37#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_async.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'dmi_cdc' (38#1) [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dmi_cdc.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag' (39#1) [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dmi_jtag.sv:19]
INFO: [Synth 8-6157] synthesizing module 'tlul_sram_adapter' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_sram_adapter.sv:8]
	Parameter SramAw bound to: 32'sb00000000000000000000000000011110 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b0 
	Parameter ErrOnWrite bound to: 1'b0 
	Parameter ErrOnRead bound to: 1'b0 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter WidthMult bound to: 32'sb00000000000000000000000000000001 
	Parameter WoffsetWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter SramReqFifoWidth bound to: 32'sb00000000000000000000000000000101 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_err.sv:3]
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter MW bound to: 32'sb00000000000000000000000000000100 
	Parameter SubAW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_err.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (40#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_err.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized0' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000001101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized0' (40#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized1' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000000101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized1' (40#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized2' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000100001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized2' (40#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tlul_sram_adapter' (41#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_sram_adapter.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'rv_dm' (42#1) [/home/merl/github_repos/azadi/src/rv_dm/rtl/rv_dm.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tl_xbar_main' [/home/merl/github_repos/azadi/src/TileLink/rtl/tl_xbar_main.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_1n.sv:35]
	Parameter N bound to: 32'b00000000000000000000000000000011 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 3'b111 
	Parameter DRspPass bound to: 3'b111 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 12'b000000000000 
	Parameter DRspDepth bound to: 12'b000000000000 
	Parameter NWD bound to: 32'b00000000000000000000000000000010 
	Parameter MaxOutstanding bound to: 32'sb00000000000000010000000000000000 
	Parameter OutstandingW bound to: 32'sb00000000000000000000000000010001 
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_fifo_sync.sv:6]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 32'b00000000000000000000000000000000 
	Parameter RspDepth bound to: 32'b00000000000000000000000000000000 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000001 
	Parameter SpareRspW bound to: 32'b00000000000000000000000000000001 
	Parameter REQFIFO_WIDTH bound to: 32'b00000000000000000000000001010101 
	Parameter RSPFIFO_WIDTH bound to: 32'b00000000000000000000000000110011 
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized3' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000001010101 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized3' (42#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized4' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000110011 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized4' (42#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync' (43#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized0' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_fifo_sync.sv:6]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 0 - type: integer 
	Parameter RspDepth bound to: 0 - type: integer 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000010 
	Parameter SpareRspW bound to: 32'b00000000000000000000000000000001 
	Parameter REQFIFO_WIDTH bound to: 32'b00000000000000000000000001010110 
	Parameter RSPFIFO_WIDTH bound to: 32'b00000000000000000000000000110011 
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized5' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000001010110 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 0 - type: integer 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized5' (43#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized0' (43#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'tlul_err_resp' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_err_resp.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err_resp' (44#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_err_resp.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n' (45#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_1n.sv:35]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n__parameterized0' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_1n.sv:35]
	Parameter N bound to: 32'b00000000000000000000000000001011 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 11'b11111111111 
	Parameter DRspPass bound to: 11'b11111111111 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 44'b00000000000000000000000000000000000000000000 
	Parameter DRspDepth bound to: 44'b00000000000000000000000000000000000000000000 
	Parameter NWD bound to: 32'b00000000000000000000000000000100 
	Parameter MaxOutstanding bound to: 32'sb00000000000000010000000000000000 
	Parameter OutstandingW bound to: 32'sb00000000000000000000000000010001 
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized1' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_fifo_sync.sv:6]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 0 - type: integer 
	Parameter RspDepth bound to: 0 - type: integer 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000100 
	Parameter SpareRspW bound to: 32'b00000000000000000000000000000001 
	Parameter REQFIFO_WIDTH bound to: 32'b00000000000000000000000001011000 
	Parameter RSPFIFO_WIDTH bound to: 32'b00000000000000000000000000110011 
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized6' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000001011000 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 0 - type: integer 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized6' (45#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized1' (45#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_fifo_sync.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n__parameterized0' (45#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_1n.sv:35]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n__parameterized1' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_1n.sv:35]
	Parameter N bound to: 32'b00000000000000000000000000001010 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 10'b1111111111 
	Parameter DRspPass bound to: 10'b1111111111 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 40'b0000000000000000000000000000000000000000 
	Parameter DRspDepth bound to: 40'b0000000000000000000000000000000000000000 
	Parameter NWD bound to: 32'b00000000000000000000000000000100 
	Parameter MaxOutstanding bound to: 32'sb00000000000000010000000000000000 
	Parameter OutstandingW bound to: 32'sb00000000000000000000000000010001 
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n__parameterized1' (45#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_1n.sv:35]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_m1' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_m1.sv:20]
	Parameter M bound to: 32'b00000000000000000000000000000011 
	Parameter HReqPass bound to: 3'b111 
	Parameter HRspPass bound to: 3'b111 
	Parameter HReqDepth bound to: 12'b000000000000 
	Parameter HRspDepth bound to: 12'b000000000000 
	Parameter DReqPass bound to: 1'b1 
	Parameter DRspPass bound to: 1'b1 
	Parameter DReqDepth bound to: 4'b0000 
	Parameter DRspDepth bound to: 4'b0000 
	Parameter IDW bound to: 32'b00000000000000000000000000001000 
	Parameter STIDW bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_ppc' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_arbiter_ppc.sv:26]
	Parameter N bound to: 32'b00000000000000000000000000000011 
	Parameter DW bound to: 32'b00000000000000000000000001010110 
	Parameter EnDataPort bound to: 1'b1 
	Parameter EnReqStabA bound to: 1'b0 
	Parameter IdxW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_ppc' (46#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_arbiter_ppc.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_m1' (47#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_m1.sv:20]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_m1__parameterized0' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_m1.sv:20]
	Parameter M bound to: 32'b00000000000000000000000000000010 
	Parameter HReqPass bound to: 2'b11 
	Parameter HRspPass bound to: 2'b11 
	Parameter HReqDepth bound to: 8'b00000000 
	Parameter HRspDepth bound to: 8'b00000000 
	Parameter DReqPass bound to: 1'b1 
	Parameter DRspPass bound to: 1'b1 
	Parameter DReqDepth bound to: 4'b0000 
	Parameter DRspDepth bound to: 4'b0000 
	Parameter IDW bound to: 32'b00000000000000000000000000001000 
	Parameter STIDW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_ppc__parameterized0' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_arbiter_ppc.sv:26]
	Parameter N bound to: 32'b00000000000000000000000000000010 
	Parameter DW bound to: 32'b00000000000000000000000001010110 
	Parameter EnDataPort bound to: 1'b1 
	Parameter EnReqStabA bound to: 1'b0 
	Parameter IdxW bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_ppc__parameterized0' (47#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_arbiter_ppc.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_m1__parameterized0' (47#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_m1.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'tl_xbar_main' (48#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tl_xbar_main.sv:4]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [/home/merl/github_repos/azadi/src/dummy_memory/data_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DFFRAM' [/home/merl/github_repos/azadi/src/dummy_memory/DFFRAM.sv:1]
INFO: [Synth 8-3876] $readmem data file '/home/merl/github_repos/azadi/azadi-sdk/program.hex' is read successfully [/home/merl/github_repos/azadi/src/dummy_memory/DFFRAM.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'DFFRAM' (49#1) [/home/merl/github_repos/azadi/src/dummy_memory/DFFRAM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'tlul_sram_adapter__parameterized0' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_sram_adapter.sv:8]
	Parameter SramAw bound to: 32'sb00000000000000000000000000001100 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000100 
	Parameter ByteAccess bound to: 1'b1 
	Parameter ErrOnWrite bound to: 1'b0 
	Parameter ErrOnRead bound to: 1'b0 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter WidthMult bound to: 32'sb00000000000000000000000000000001 
	Parameter WoffsetWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter SramReqFifoWidth bound to: 32'sb00000000000000000000000000000101 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized7' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000001101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized7' (49#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized8' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000000101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized8' (49#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized9' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000100001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized9' (49#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tlul_sram_adapter__parameterized0' (49#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_sram_adapter.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (50#1) [/home/merl/github_repos/azadi/src/dummy_memory/data_mem.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xbar_periph' [/home/merl/github_repos/azadi/src/TileLink/rtl/xbar_periph.sv:25]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n__parameterized2' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_1n.sv:35]
	Parameter N bound to: 32'b00000000000000000000000000001101 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 13'b1111111111111 
	Parameter DRspPass bound to: 13'b1111111111111 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter DRspDepth bound to: 52'b0000000000000000000000000000000000000000000000000000 
	Parameter NWD bound to: 32'b00000000000000000000000000000100 
	Parameter MaxOutstanding bound to: 32'sb00000000000000010000000000000000 
	Parameter OutstandingW bound to: 32'sb00000000000000000000000000010001 
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n__parameterized2' (50#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_1n.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'xbar_periph' (51#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/xbar_periph.sv:25]
INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/merl/github_repos/azadi/src/GPIO/rtl/gpio.sv:5]
INFO: [Synth 8-6157] synthesizing module 'prim_filter_ctr' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_filter_ctr.sv:15]
	Parameter Cycles bound to: 32'b00000000000000000000000000010000 
	Parameter CTR_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter CYCLESM1 bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'prim_filter_ctr' (52#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_filter_ctr.sv:15]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_intr_hw.sv:3]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter FlopOutput bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (53#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_intr_hw.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gpio_reg_top' [/home/merl/github_repos/azadi/src/GPIO/rtl/gpio_reg_top.sv:3]
	Parameter AW bound to: 32'sb00000000000000000000000000000110 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter DBW bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_adapter_reg.sv:1]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000110 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
	Parameter RegBw bound to: 32'sb00000000000000000000000000000100 
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (54#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_adapter_reg.sv:1]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: W1C - type: string 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: W1C - type: string 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (55#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg_arb.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (56#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized0' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: RW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized0' (56#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg_arb.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (56#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg_ext.sv:3]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (57#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg_ext.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: RO - type: string 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized1' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: RO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized1' (57#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg_arb.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (57#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg_ext.sv:3]
	Parameter DW bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (57#1) [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg_ext.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/GPIO/rtl/gpio_reg_top.sv:632]
INFO: [Synth 8-6155] done synthesizing module 'gpio_reg_top' (58#1) [/home/merl/github_repos/azadi/src/GPIO/rtl/gpio_reg_top.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (59#1) [/home/merl/github_repos/azadi/src/GPIO/rtl/gpio.sv:5]
INFO: [Synth 8-6157] synthesizing module 'iccm_controller' [/home/merl/github_repos/azadi/src/azadi_soc/rtl/iccm_controller.v:22]
	Parameter DONE bound to: 2'b11 
	Parameter LOAD bound to: 2'b01 
	Parameter PROG bound to: 2'b10 
	Parameter RESET bound to: 2'b00 
INFO: [Synth 8-226] default block is never used [/home/merl/github_repos/azadi/src/azadi_soc/rtl/iccm_controller.v:63]
INFO: [Synth 8-6155] done synthesizing module 'iccm_controller' (60#1) [/home/merl/github_repos/azadi/src/azadi_soc/rtl/iccm_controller.v:22]
WARNING: [Synth 8-689] width (12) of port connection 'addr_o' does not match port width (14) of module 'iccm_controller' [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:320]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/merl/github_repos/azadi/src/azadi_soc/rtl/uart_rx.v:33]
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
WARNING: [Synth 8-5788] Register r_Rx_Byte_reg in module uart_rx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/merl/github_repos/azadi/src/azadi_soc/rtl/uart_rx.v:121]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (61#1) [/home/merl/github_repos/azadi/src/azadi_soc/rtl/uart_rx.v:33]
INFO: [Synth 8-6157] synthesizing module 'instr_mem_top' [/home/merl/github_repos/azadi/src/dummy_memory/instr_mem_top.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'instr_mem_top' (62#1) [/home/merl/github_repos/azadi/src/dummy_memory/instr_mem_top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'tlul_sram_adapter__parameterized1' [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_sram_adapter.sv:8]
	Parameter SramAw bound to: 32'sb00000000000000000000000000001100 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000010 
	Parameter ByteAccess bound to: 1'b1 
	Parameter ErrOnWrite bound to: 1'b0 
	Parameter ErrOnRead bound to: 1'b0 
	Parameter SramByte bound to: 32'sb00000000000000000000000000000100 
	Parameter DataBitWidth bound to: 32'sb00000000000000000000000000000010 
	Parameter WidthMult bound to: 32'sb00000000000000000000000000000001 
	Parameter WoffsetWidth bound to: 32'sb00000000000000000000000000000001 
	Parameter SramReqFifoWidth bound to: 32'sb00000000000000000000000000000101 
	Parameter ReqFifoWidth bound to: 32'sb00000000000000000000000000001101 
	Parameter RspFifoWidth bound to: 32'sb00000000000000000000000000100001 
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized10' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000001101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized10' (62#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync__parameterized11' [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter Width bound to: 32'b00000000000000000000000000000101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized11' (62#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
	Parameter Width bound to: 32'b00000000000000000000000000100001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
	Parameter OutputZeroIfEmpty bound to: 1'b1 
	Parameter DepthW bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync__parameterized12' (62#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/fifo_sync.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tlul_sram_adapter__parameterized1' (62#1) [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_sram_adapter.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'rstmgr' (63#1) [/home/merl/github_repos/azadi/src/azadi_soc/rtl/rstmgr.sv:4]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter SRCW bound to: 32'sb00000000000000000000000000000101 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111 
	Parameter PRIOW bound to: 32'sb00000000000000000000000000000011 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000100000 
	Parameter MAX_PRIO bound to: 32'sb00000000000000000000000000000111 
	Parameter SrcWidth bound to: 32'sb00000000000000000000000000000110 
	Parameter PrioWidth bound to: 32'sb00000000000000000000000000000011 
	Parameter NumLevels bound to: 32'sb00000000000000000000000000000101 
	Parameter N_SOURCE bound to: 32'sb00000000000000000000000000100000 
	Parameter AW bound to: 32'sb00000000000000000000000000001001 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter DBW bound to: 32'sb00000000000000000000000000000100 
	Parameter RegAw bound to: 32'sb00000000000000000000000000001001 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
	Parameter RegBw bound to: 32'sb00000000000000000000000000000100 
	Parameter IW bound to: 32'sb00000000000000000000000000001000 
	Parameter SZW bound to: 32'sb00000000000000000000000000000010 
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: RO - type: string 
	Parameter RESVAL bound to: 1'b0 
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: RO - type: string 
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 1'b0 
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 3'b000 
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter DW bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/merl/github_repos/azadi/src/rv_plic/rtl/rv_plic_reg_top.sv:4235]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized3 has unconnected port q[0]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized4 has unconnected port q[2]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized4 has unconnected port q[1]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized4 has unconnected port q[0]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized2 has unconnected port we
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized2 has unconnected port wd[0]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized2 has unconnected port q[0]
WARNING: [Synth 8-3331] design tlul_err has unconnected port clk_i
WARNING: [Synth 8-3331] design tlul_err has unconnected port rst_ni
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_param][2]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_param][1]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_param][0]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][7]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][6]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][5]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][4]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][3]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][2]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][1]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_source][0]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][31]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][30]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][29]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][28]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][27]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][26]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][25]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][24]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][23]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][22]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][21]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][20]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][19]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][18]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][17]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][16]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][15]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][14]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][13]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][12]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][11]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][10]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][9]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][8]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][7]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][6]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][5]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][4]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][3]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_address][2]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][31]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][30]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][29]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][28]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][27]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][26]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][25]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][24]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][23]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][22]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][21]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][20]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][19]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][18]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][17]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][16]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][15]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][14]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][13]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][12]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][11]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][10]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][9]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][8]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][7]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][6]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][5]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][4]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][3]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][2]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][1]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[a_data][0]
WARNING: [Synth 8-3331] design tlul_err has unconnected port tl_i[d_ready]
WARNING: [Synth 8-3331] design tlul_sram_adapter__parameterized1 has unconnected port rerror_i[0]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[31]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[30]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[29]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[28]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[27]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[26]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[25]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[24]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[23]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[22]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[21]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[20]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[19]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[18]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[17]
WARNING: [Synth 8-3331] design prim_subreg_arb__parameterized0 has unconnected port q[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1390.965 ; gain = 216.504 ; free physical = 296 ; free virtual = 5632
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_valid] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_opcode][2] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_opcode][1] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_opcode][0] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_param][2] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_param][1] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_param][0] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_size][1] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_size][0] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_source][7] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_source][6] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_source][5] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_source][4] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_source][3] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_source][2] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_source][1] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_source][0] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_sink][0] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][31] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][30] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][29] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][28] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][27] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][26] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][25] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][24] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][23] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][22] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][21] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][20] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][19] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][18] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][17] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][16] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][15] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][14] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][13] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][12] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][11] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][10] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][9] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][8] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][7] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][6] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][5] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][4] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][3] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][2] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][1] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_data][0] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[d_error] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_flash_ctrl_i[a_ready] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_valid] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_opcode][2] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_opcode][1] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_opcode][0] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_param][2] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_param][1] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_param][0] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_size][1] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_size][0] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_source][7] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_source][6] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_source][5] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_source][4] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_source][3] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_source][2] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_source][1] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_source][0] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_sink][0] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][31] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][30] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][29] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][28] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][27] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][26] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][25] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][24] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][23] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][22] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][21] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][20] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][19] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][18] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][17] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][16] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][15] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][14] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][13] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][12] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][11] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][10] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][9] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][8] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][7] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][6] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][5] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][4] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][3] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
WARNING: [Synth 8-3295] tying undriven pin main_swith:tl_timer0_i[d_data][2] to constant 0 [/home/merl/github_repos/azadi/src/azadi_soc/rtl/azadi_soc_top.sv:204]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1390.965 ; gain = 216.504 ; free physical = 320 ; free virtual = 5657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1390.965 ; gain = 216.504 ; free physical = 320 ; free virtual = 5657
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/azadi_top_arty7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/azadi_top_arty7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/constrs_1/new/debug.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/merl/github_repos/azadi/fpga/debug/debug.srcs/constrs_1/new/debug.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/azadi_top_arty7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/azadi_top_arty7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/merl/github_repos/azadi/fpga/debug/debug.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/merl/github_repos/azadi/fpga/debug/debug.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/merl/github_repos/azadi/fpga/debug/debug.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/azadi_top_arty7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/azadi_top_arty7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1785.301 ; gain = 0.000 ; free physical = 163 ; free virtual = 5321
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1785.301 ; gain = 610.840 ; free physical = 307 ; free virtual = 5466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1785.301 ; gain = 610.840 ; free physical = 307 ; free virtual = 5466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz/inst. (constraint file  /home/merl/github_repos/azadi/fpga/debug/debug.runs/synth_1/dont_touch.xdc, line 10).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1785.301 ; gain = 610.840 ; free physical = 309 ; free virtual = 5468
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "illegal_instr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "illegal_instr_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "illegal_instr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'instr_rdata_alu_id_o_reg[31:0]' into 'instr_rdata_id_o_reg[31:0]' [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu.sv:367]
WARNING: [Synth 8-6014] Unused sequential element instr_rdata_alu_id_o_reg was removed.  [/home/merl/github_repos/azadi/src/brq_core/rtl/brq_ifu.sv:367]
INFO: [Synth 8-5546] ROM "illegal_insn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "illegal_insn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "illegal_insn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "illegal_insn0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "illegal_insn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ebrk_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mret_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dret_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ecall_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wfi_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "imm_a_mux_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "imm_b_mux_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr_access_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "rf_ren_b_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "alu_operator_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "alu_operator_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "alu_op_a_mux_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mult_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multdiv_operator_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "multdiv_signed_mode_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_req_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "jump_in_dec_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "branch_in_dec_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exc_cause_o0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exc_cause_o0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "controller_run_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "instr_req_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_mux_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exc_cause_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exc_cause_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debug_cause_o" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mult_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_mult_fast.mult_state_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "md_state_d0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "div_by_zero_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "adder_op_b_negate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shift_left" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmp_signed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'ls_fsm_cs_reg' in module 'brq_lsu'
INFO: [Synth 8-5544] ROM "ls_fsm_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ls_fsm_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ls_fsm_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mstatus_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "depc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuctrl_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcountinhibit_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[ackhavereset]' into 'dmcontrol_q_reg[hartreset]' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:541]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[zero1]' into 'dmcontrol_q_reg[hartreset]' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:541]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[hasel]' into 'dmcontrol_q_reg[hartreset]' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:541]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[setresethaltreq]' into 'dmcontrol_q_reg[hartreset]' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:541]
INFO: [Synth 8-4471] merging register 'dmcontrol_q_reg[clrresethaltreq]' into 'dmcontrol_q_reg[hartreset]' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:541]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess128]' into 'dmcontrol_q_reg[hartreset]' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:581]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess64]' into 'dmcontrol_q_reg[hartreset]' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:581]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess16]' into 'dmcontrol_q_reg[hartreset]' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:581]
INFO: [Synth 8-4471] merging register 'sbcs_q_reg[sbaccess8]' into 'dmcontrol_q_reg[hartreset]' [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:581]
WARNING: [Synth 8-6014] Unused sequential element dmcontrol_q_reg[ackhavereset] was removed.  [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:541]
WARNING: [Synth 8-6014] Unused sequential element dmcontrol_q_reg[zero1] was removed.  [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:541]
WARNING: [Synth 8-6014] Unused sequential element dmcontrol_q_reg[hasel] was removed.  [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:541]
WARNING: [Synth 8-6014] Unused sequential element dmcontrol_q_reg[setresethaltreq] was removed.  [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:541]
WARNING: [Synth 8-6014] Unused sequential element dmcontrol_q_reg[clrresethaltreq] was removed.  [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:541]
WARNING: [Synth 8-6014] Unused sequential element sbcs_q_reg[sbaccess128] was removed.  [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:581]
WARNING: [Synth 8-6014] Unused sequential element sbcs_q_reg[sbaccess64] was removed.  [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:581]
WARNING: [Synth 8-6014] Unused sequential element sbcs_q_reg[sbaccess16] was removed.  [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:581]
WARNING: [Synth 8-6014] Unused sequential element sbcs_q_reg[sbaccess8] was removed.  [/home/merl/github_repos/azadi/src/pulp_riscv_dbg/src/dm_csrs.sv:581]
INFO: [Synth 8-5546] ROM "dmcontrol_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "progbuf_d_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progbuf_d_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progbuf_d_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progbuf_d_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progbuf_d_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progbuf_d_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progbuf_d_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "progbuf_d_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmderr_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dm_sba'
INFO: [Synth 8-5544] ROM "we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dm_mem'
INFO: [Synth 8-5546] ROM "halted_d_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_3_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "go" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "resume" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmdbusy_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tap_state_q_reg' in module 'dmi_jtag_tap'
INFO: [Synth 8-5546] ROM "dmi_access_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dtmcs_select_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idcode_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "bypass_select" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "update_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_ir" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "capture_dr_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update_dr_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_dr_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "test_logic_reset_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tap_state_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dmi_jtag'
INFO: [Synth 8-5544] ROM "dmi_req[op]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmi_req_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tl_h_o[d_opcode]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_1n.sv:103]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_1n.sv:103]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_1n.sv:103]
INFO: [Synth 8-5545] ROM "device_sel_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_normal_fifo.storage_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/merl/github_repos/azadi/src/TileLink/rtl/tlul_socket_1n.sv:103]
INFO: [Synth 8-5545] ROM "dev_sel_s1n_14" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dev_sel_s1n_14" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'byte_count_reg' in module 'iccm_controller'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_cs_reg' in module 'iccm_controller'
INFO: [Synth 8-5545] ROM "reset_d" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rx_byte_q0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ctrl_fsm_ns" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ctrl_fsm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'en_latch_reg' [/home/merl/github_repos/azadi/src/primitives/rtl/prim_generic_clock_gating.sv:20]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
            WAIT_GNT_MIS |                              001 |                              001
         WAIT_RVALID_MIS |                              010 |                              010
WAIT_RVALID_MIS_GNTS_DONE |                              011 |                              100
                WAIT_GNT |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ls_fsm_cs_reg' using encoding 'sequential' in module 'brq_lsu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Read |                              001 |                              001
                WaitRead |                              010 |                              011
                   Write |                              011 |                              010
               WaitWrite |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_sba'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                  Resume |                               01 |                               10
                      Go |                               10 |                               01
            CmdExecuting |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RunTestIdle |                 0000000000000001 |                             0001
            SelectDrScan |                 0000000000000010 |                             0010
            SelectIrScan |                 0000000000000100 |                             1001
          TestLogicReset |                 0000000000001000 |                             0000
               CaptureIr |                 0000000000010000 |                             1010
                 ShiftIr |                 0000000000100000 |                             1011
                 Exit1Ir |                 0000000001000000 |                             1100
                 PauseIr |                 0000000010000000 |                             1101
                 Exit2Ir |                 0000000100000000 |                             1110
                UpdateIr |                 0000001000000000 |                             1111
               CaptureDr |                 0000010000000000 |                             0011
                 ShiftDr |                 0000100000000000 |                             0100
                 Exit1Dr |                 0001000000000000 |                             0101
                 PauseDr |                 0010000000000000 |                             0110
                 Exit2Dr |                 0100000000000000 |                             0111
                UpdateDr |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tap_state_q_reg' using encoding 'one-hot' in module 'dmi_jtag_tap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                              000
                    Read |                               01 |                              001
           WaitReadValid |                               10 |                              010
                   Write |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dmi_jtag'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'byte_count_reg' using encoding 'sequential' in module 'iccm_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                               00 |                               00
                    LOAD |                               01 |                               01
                    PROG |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_cs_reg' using encoding 'sequential' in module 'iccm_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 1785.301 ; gain = 610.840 ; free physical = 277 ; free virtual = 5444
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         4|
|2     |azadi_soc_top__GB0     |           1|     44939|
|3     |brq_core_top           |           1|     22930|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 32    
	   3 Input      3 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 14    
	   3 Input      2 Bit       Adders := 8     
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 6     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 9     
	   2 Input      2 Bit         XORs := 24    
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 5     
	               41 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 7     
	               32 Bit    Registers := 85    
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 38    
	                3 Bit    Registers := 72    
	                2 Bit    Registers := 40    
	                1 Bit    Registers := 377   
+---RAMs : 
	             128K Bit         RAMs := 2     
	              164 Bit         RAMs := 1     
	              136 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 24    
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 52    
	   7 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 2     
	   2 Input     41 Bit        Muxes := 4     
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 9     
	   8 Input     33 Bit        Muxes := 1     
	   4 Input     33 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 9     
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 200   
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 14    
	  11 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	  47 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 18    
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     13 Bit        Muxes := 1     
	  16 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 51    
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 24    
	   4 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 85    
	   7 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 5     
	  16 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 150   
	   3 Input      3 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 4     
	  14 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 5     
	  32 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 115   
	  12 Input      2 Bit        Muxes := 5     
	  13 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 12    
	  11 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 504   
	   7 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 23    
	   8 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 51    
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 19    
	  13 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 21    
	  47 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 20    
	   9 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 20    
	  10 Input      1 Bit        Muxes := 1     
	  38 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module brq_register_file_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module brq_ifu_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
Module brq_ifu_prefetch_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module brq_ifu_compressed_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module brq_ifu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module brq_idu_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	  48 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	  12 Input      2 Bit        Muxes := 5     
	  13 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 5     
	  47 Input      1 Bit        Muxes := 2     
Module brq_idu_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module brq_idu 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 8     
Module brq_exu_multdiv_fast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     34 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 7     
	   8 Input     33 Bit        Muxes := 1     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module brq_exu_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module brq_exu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module brq_lsu 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   5 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 13    
Module brq_wbu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module brq_csr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module brq_csr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module brq_csr__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module brq_csr__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
Module brq_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
Module brq_csr__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module brq_csr__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module brq_csr__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_csr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module brq_csr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module brq_cs_registers 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 8     
	  47 Input     32 Bit        Muxes := 1     
	  16 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 19    
	  47 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 9     
Module brq_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module tlul_host_adapter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module tlul_host_adapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module dm_csrs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 18    
	   7 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 18    
	  10 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 84    
	   7 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
Module dm_sba 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
Module tlul_host_adapter__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debug_rom 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module dm_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 29    
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 20    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module prim_generic_clock_mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmi_jtag_tap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 4     
Module prim_generic_flop__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module prim_generic_flop__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module prim_generic_flop__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module prim_generic_flop 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module fifo_async 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 3     
+---RAMs : 
	              164 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
Module prim_generic_flop__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module prim_generic_flop__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module prim_generic_flop__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module prim_generic_flop__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module fifo_async__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 3     
+---RAMs : 
	              136 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
Module dmi_jtag 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module tlul_err 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_sync__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_sync__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_sync__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module tlul_sram_adapter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rv_dm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tlul_fifo_sync__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_err_resp 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module tlul_fifo_sync__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_socket_1n 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_err_resp__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module tlul_fifo_sync__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_socket_1n__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_err_resp__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module tlul_fifo_sync__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_socket_1n__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_arbiter_ppc__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__parameterized0__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__parameterized0__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_arbiter_ppc__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tl_xbar_main 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module DFFRAM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module tlul_err__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_sync__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_sync__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_sync__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module tlul_sram_adapter__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module data_mem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tlul_fifo_sync__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_err_resp__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module tlul_fifo_sync__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_fifo_sync__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tlul_socket_1n__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_periph 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 1     
Module prim_intr_hw 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module tlul_err__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module tlul_adapter_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg_arb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module prim_subreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module prim_subreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module gpio_reg_top 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module prim_filter_ctr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module iccm_controller 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module DFFRAM__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module instr_mem_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tlul_err__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module fifo_sync__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_sync__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_sync__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module tlul_sram_adapter__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rstmgr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rv_plic_gateway 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module tlul_err__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module tlul_adapter_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__23 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__24 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__25 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__26 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__27 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__28 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__29 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__30 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__31 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized4__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4__32 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized3__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized3__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prim_subreg_arb__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module prim_subreg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module prim_subreg_arb__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prim_subreg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rv_plic_reg_top 
Detailed RTL Component Info : 
+---Muxes : 
	  38 Input      1 Bit        Muxes := 1     
Module rv_plic_target 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 31    
Module rv_plic 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module azadi_soc_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mcountinhibit_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "depc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuctrl_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rf_ren_b_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mult_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_req_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_in_dec_o" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mac_res_signed, operation Mode is: C+A*B.
DSP Report: operator mac_res_signed is absorbed into DSP mac_res_signed.
DSP Report: operator mac_res_signed0 is absorbed into DSP mac_res_signed.
INFO: [Synth 8-5546] ROM "alu_i/adder_op_b_negate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcountinhibit_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "depc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuctrl_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmcontrol_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "halted_d_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reset_d" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "r_Clock_Count1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_0/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_1/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_2/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_3/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_4/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_5/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_6/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_7/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_8/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_9/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_10/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_11/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_12/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_13/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_14/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_15/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_16/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_17/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_18/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_19/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_20/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_21/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_22/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_23/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_24/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_25/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_26/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_27/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_28/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_29/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_30/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_ip_p_31/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_0/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_1/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_2/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_3/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_4/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_5/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_6/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_7/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_8/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_9/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_10/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_11/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_12/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_13/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_14/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_15/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_16/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_17/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_18/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_19/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_20/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_21/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_22/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_23/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_24/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_25/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_26/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_27/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_28/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_29/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_30/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_le_le_31/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio0/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio1/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio2/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio3/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio4/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio5/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio6/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio7/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio8/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio9/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio10/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio11/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio12/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio13/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio14/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio15/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio16/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio17/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio18/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio19/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio20/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio21/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio22/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio23/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio24/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
WARNING: [Synth 8-6014] Unused sequential element u_prio25/qe_reg was removed.  [/home/merl/github_repos/azadi/src/primitives/rtl/prim_subreg.sv:44]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'top_arty7/u_top/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[0]' (FDCE) to 'top_arty7/u_top/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\top_arty7/u_top /u_core/cs_registers_i/\u_mtvec_csr/rdata_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'top_arty7/u_top/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[1]' (FDCE) to 'top_arty7/u_top/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_arty7/u_top /u_core/cs_registers_i/\mcountinhibit_q_reg[1] )
INFO: [Synth 8-3886] merging instance 'top_arty7/u_top/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[2]' (FDCE) to 'top_arty7/u_top/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_arty7/u_top/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[2]' (FDCE) to 'top_arty7/u_top/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_arty7/u_top /u_core/cs_registers_i/\u_mtvec_csr/rdata_q_reg[3] )
INFO: [Synth 8-3886] merging instance 'top_arty7/u_top/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[3]' (FDCE) to 'top_arty7/u_top/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_arty7/u_top/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[4]' (FDCE) to 'top_arty7/u_top/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_arty7/u_top/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[4]' (FDCE) to 'top_arty7/u_top/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_arty7/u_top/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[5]' (FDCE) to 'top_arty7/u_top/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_arty7/u_top/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[5]' (FDCE) to 'top_arty7/u_top/u_core/cs_registers_i/u_cpuctrl_csr/rdata_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_arty7/u_top/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[6]' (FDCE) to 'top_arty7/u_top/u_core/cs_registers_i/u_mtvec_csr/rdata_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_arty7/u_top /u_core/cs_registers_i/\u_cpuctrl_csr/rdata_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_arty7/u_top /u_core/load_store_unit_i/pmp_err_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_arty7/u_top /u_core/if_stage_i/\pc_id_o_reg[0] )
WARNING: [Synth 8-3332] Sequential element (gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/rdata_pmp_err_q_reg[1]) is unused and will be removed from module brq_ifu.
WARNING: [Synth 8-3332] Sequential element (gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/rdata_pmp_err_q_reg[0]) is unused and will be removed from module brq_ifu.
WARNING: [Synth 8-3332] Sequential element (gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fetch_addr_q_reg[1]) is unused and will be removed from module brq_ifu.
WARNING: [Synth 8-3332] Sequential element (gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/fetch_addr_q_reg[0]) is unused and will be removed from module brq_ifu.
WARNING: [Synth 8-3332] Sequential element (gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/stored_addr_q_reg[1]) is unused and will be removed from module brq_ifu.
WARNING: [Synth 8-3332] Sequential element (gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i/stored_addr_q_reg[0]) is unused and will be removed from module brq_ifu.
WARNING: [Synth 8-3332] Sequential element (instr_new_id_q_reg) is unused and will be removed from module brq_ifu.
WARNING: [Synth 8-3332] Sequential element (pc_id_o_reg[0]) is unused and will be removed from module brq_ifu.
WARNING: [Synth 8-3332] Sequential element (gen_intermediate_val_reg[1].imd_val_q_reg[1][33]) is unused and will be removed from module brq_idu.
WARNING: [Synth 8-3332] Sequential element (gen_intermediate_val_reg[1].imd_val_q_reg[1][32]) is unused and will be removed from module brq_idu.
WARNING: [Synth 8-3332] Sequential element (pmp_err_q_reg) is unused and will be removed from module brq_lsu.
WARNING: [Synth 8-3332] Sequential element (u_mtvec_csr/rdata_q_reg[3]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_mtvec_csr/rdata_q_reg[0]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[31]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[30]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[29]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[28]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[27]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[26]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[25]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[24]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[23]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[22]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[21]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[20]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[19]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[18]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[17]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[16]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[14]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[10]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[9]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[5]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[4]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_dcsr_csr/rdata_q_reg[3]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_depc_csr/rdata_q_reg[0]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (u_cpuctrl_csr/rdata_q_reg[1]) is unused and will be removed from module brq_cs_registers.
WARNING: [Synth 8-3332] Sequential element (mcountinhibit_q_reg[1]) is unused and will be removed from module brq_cs_registers.
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbasize][8]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/dmcontrol_q_reg[zero0][5]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbasize][9]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/dmcontrol_q_reg[zero0][5]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbasize][6]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/dmcontrol_q_reg[zero0][5]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbasize][7]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/dmcontrol_q_reg[zero0][5]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/dmcontrol_q_reg[zero0][4]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/dmcontrol_q_reg[zero0][5]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/dmcontrol_q_reg[zero0][5]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbasize][11]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbasize][5]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbasize][11]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbaccess32]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbasize][10]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecdata][9]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecdata][8]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecdata][7]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecdata][6]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecdata][5]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecdata][4]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecdata][3]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecdata][2]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][27]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][26]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][25]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][24]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][28]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[zero0][14]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbasize][11]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[zero0][15]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbasize][11]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[zero0][12]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbasize][11]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[zero0][13]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbasize][11]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbasize][10]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbaccess][18]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecdata][10]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][28]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbasize][11]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/dmcontrol_q_reg[hartreset]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecdata][11]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][28]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbversion][30]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/dmcontrol_q_reg[hartreset]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][30]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][28]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbversion][31]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/dmcontrol_q_reg[hartreset]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][31]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][28]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][28]' (FDCE) to 'top_arty7i_0/debug_module/i_dm_csrs/abstractauto_q_reg[autoexecprogbuf][29]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/dmcontrol_q_reg[hartreset]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbaccess][19]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbversion][29]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbaccess][18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/debug_module/i_dm_csrs/\abstractauto_q_reg[autoexecprogbuf][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[20].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[21].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[22].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[23].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[24].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[25].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[26].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[27].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[28].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[29].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[30].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[31].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[20].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[21].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[22].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[23].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[24].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[25].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[26].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[27].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[28].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[29].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[30].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[31].filter /stored_value_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/main_swith/host_3/\err_resp/err_opcode_reg[1] )
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/dap/error_q_reg[0]' (FDCE) to 'top_arty7i_0/debug_module/dap/error_q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/main_swith/host_3/\err_resp/err_rsp_pending_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/dccm/\data_mem/u_rspfifo/gen_normal_fifo.storage_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/dccm/\data_mem/u_rspfifo/gen_normal_fifo.storage_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/dccm/\data_mem/u_rspfifo/gen_normal_fifo.storage_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/dccm/\data_mem/u_rspfifo/gen_normal_fifo.storage_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/dccm/\data_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/dccm/\data_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/dccm/\data_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/dccm/\data_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_reg_if/rspop_reg[1]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_reg_if/rspop_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/intr_controller/u_reg/u_reg_if/rspop_reg[1]' (FDCE) to 'top_arty7i_0/intr_controller/u_reg/u_reg_if/rspop_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/u_reg/\u_reg_if/rspop_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/intr_controller/u_reg/u_reg_if/\rspop_reg[2] )
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbaccess][17]' (FDC) to 'top_arty7i_0/debug_module/i_dm_csrs/sbcs_q_reg[sbaccess][19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/debug_module/i_dm_csrs/\sbcs_q_reg[sbaccess][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/debug_module/\tl_adapter_device_mem/u_rspfifo/gen_normal_fifo.storage_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/inst_mem/\u_rspfifo/gen_normal_fifo.storage_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/inst_mem/\u_rspfifo/gen_normal_fifo.storage_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/debug_module/\tl_adapter_device_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/debug_module/\tl_adapter_device_mem/u_sramreqfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/debug_module/\tl_adapter_device_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/inst_mem/\u_sramreqfifo/gen_normal_fifo.storage_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/inst_mem/\u_sramreqfifo/gen_normal_fifo.storage_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/debug_module/\tl_adapter_device_mem/u_rspfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/debug_module/\tl_adapter_device_mem/u_rspfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/debug_module/\tl_adapter_device_mem/u_reqfifo/gen_normal_fifo.fifo_rptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/debug_module/\tl_adapter_device_mem/u_reqfifo/gen_normal_fifo.fifo_wptr_reg[0] )
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[20]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[21]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[22]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[23]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[24]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[25]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[26]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[27]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[28]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[29]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[30]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\data_in_q_reg[31] )
WARNING: [Synth 8-3332] Sequential element (command_q_reg[control][23]) is unused and will be removed from module dm_csrs.
WARNING: [Synth 8-3332] Sequential element (command_q_reg[control][13]) is unused and will be removed from module dm_csrs.
WARNING: [Synth 8-3332] Sequential element (sbcs_q_reg[sberror][14]) is unused and will be removed from module dm_csrs.
WARNING: [Synth 8-3332] Sequential element (sbcs_q_reg[sberror][13]) is unused and will be removed from module dm_csrs.
WARNING: [Synth 8-3332] Sequential element (sbcs_q_reg[sberror][12]) is unused and will be removed from module dm_csrs.
WARNING: [Synth 8-3332] Sequential element (abstractauto_q_reg[autoexecprogbuf][29]) is unused and will be removed from module dm_csrs.
WARNING: [Synth 8-3332] Sequential element (sbcs_q_reg[sbaccess][19]) is unused and will be removed from module dm_csrs.
WARNING: [Synth 8-3332] Sequential element (dap/i_dmi_jtag_tap/tdo_oe_o_reg) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (tl_adapter_device_mem/u_reqfifo/gen_normal_fifo.fifo_wptr_reg[0]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (tl_adapter_device_mem/u_reqfifo/gen_normal_fifo.fifo_rptr_reg[0]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (tl_adapter_device_mem/u_sramreqfifo/gen_normal_fifo.fifo_wptr_reg[0]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (tl_adapter_device_mem/u_sramreqfifo/gen_normal_fifo.fifo_rptr_reg[0]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (tl_adapter_device_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[0][0]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (tl_adapter_device_mem/u_rspfifo/gen_normal_fifo.fifo_wptr_reg[0]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (tl_adapter_device_mem/u_rspfifo/gen_normal_fifo.fifo_rptr_reg[0]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (tl_adapter_device_mem/u_rspfifo/gen_normal_fifo.storage_reg[0][0]) is unused and will be removed from module rv_dm.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[7]) is unused and will be removed from module tlul_socket_1n__parameterized1.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[6]) is unused and will be removed from module tlul_socket_1n__parameterized1.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[5]) is unused and will be removed from module tlul_socket_1n__parameterized1.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[4]) is unused and will be removed from module tlul_socket_1n__parameterized1.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[3]) is unused and will be removed from module tlul_socket_1n__parameterized1.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[2]) is unused and will be removed from module tlul_socket_1n__parameterized1.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[1]) is unused and will be removed from module tlul_socket_1n__parameterized1.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_source_reg[0]) is unused and will be removed from module tlul_socket_1n__parameterized1.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_size_reg[1]) is unused and will be removed from module tlul_socket_1n__parameterized1.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_size_reg[0]) is unused and will be removed from module tlul_socket_1n__parameterized1.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_rsp_pending_reg) is unused and will be removed from module tlul_socket_1n__parameterized1.
WARNING: [Synth 8-3332] Sequential element (err_resp/err_opcode_reg[1]) is unused and will be removed from module tlul_socket_1n__parameterized1.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[2]) is unused and will be removed from module tlul_socket_m1.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]) is unused and will be removed from module tlul_socket_m1.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[0]) is unused and will be removed from module tlul_socket_m1.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]) is unused and will be removed from module tlul_socket_m1__parameterized0__3.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[0]) is unused and will be removed from module tlul_socket_m1__parameterized0__3.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]) is unused and will be removed from module tlul_socket_m1__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[0]) is unused and will be removed from module tlul_socket_m1__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]) is unused and will be removed from module tlul_socket_m1__parameterized0__5.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[0]) is unused and will be removed from module tlul_socket_m1__parameterized0__5.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]) is unused and will be removed from module tlul_socket_m1__parameterized0__6.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[0]) is unused and will be removed from module tlul_socket_m1__parameterized0__6.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[1]) is unused and will be removed from module tlul_socket_m1__parameterized0__7.
WARNING: [Synth 8-3332] Sequential element (gen_arb_ppc.u_reqarb/gen_normal_case.mask_reg[0]) is unused and will be removed from module tlul_socket_m1__parameterized0__7.
WARNING: [Synth 8-3332] Sequential element (data_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[0][0]) is unused and will be removed from module data_mem.
WARNING: [Synth 8-3332] Sequential element (data_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[1][0]) is unused and will be removed from module data_mem.
WARNING: [Synth 8-3332] Sequential element (data_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[2][0]) is unused and will be removed from module data_mem.
WARNING: [Synth 8-3332] Sequential element (data_mem/u_sramreqfifo/gen_normal_fifo.storage_reg[3][0]) is unused and will be removed from module data_mem.
WARNING: [Synth 8-3332] Sequential element (data_mem/u_rspfifo/gen_normal_fifo.storage_reg[0][0]) is unused and will be removed from module data_mem.
WARNING: [Synth 8-3332] Sequential element (data_mem/u_rspfifo/gen_normal_fifo.storage_reg[1][0]) is unused and will be removed from module data_mem.
WARNING: [Synth 8-3332] Sequential element (data_mem/u_rspfifo/gen_normal_fifo.storage_reg[2][0]) is unused and will be removed from module data_mem.
WARNING: [Synth 8-3332] Sequential element (data_mem/u_rspfifo/gen_normal_fifo.storage_reg[3][0]) is unused and will be removed from module data_mem.
WARNING: [Synth 8-3332] Sequential element (u_reg_if/rspop_reg[2]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_intr_state/qe_reg) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_intr_enable/qe_reg) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/qe_reg) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[31]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[30]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[29]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[28]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[27]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[26]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[25]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[24]) is unused and will be removed from module gpio_reg_top.
WARNING: [Synth 8-3332] Sequential element (u_data_in/q_reg[23]) is unused and will be removed from module gpio_reg_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\top_arty7/u_top /u_core/cs_registers_i/\u_mepc_csr/rdata_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[0].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[1].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[2].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[3].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[4].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[5].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[6].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[7].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[8].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[9].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[10].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[11].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[12].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[13].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[14].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\gen_filter[15].filter /filter_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/main_swith/host_2/\err_resp/err_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/periph_switch/\u_s1n_14/err_resp/err_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/main_swith/host_2/\err_resp/err_rsp_pending_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (top_arty7i_0/main_swith/host_1/\err_resp/err_opcode_reg[2] )
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/main_swith/host_1/err_resp/err_opcode_reg[1]' (FDCE) to 'top_arty7i_0/main_swith/host_1/err_resp/err_opcode_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/main_swith/host_1/\err_resp/err_opcode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/main_swith/host_1/\err_resp/err_rsp_pending_reg )
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[0]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[1]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[2]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[3]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[4]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[5]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[6]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[7]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[8]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[9]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[10]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[11]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[12]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[13]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/data_in_q_reg[14]' (FD) to 'top_arty7i_0/GPIO/data_in_q_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/\data_in_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_gray_reg[2]' (FDCE) to 'top_arty7i_0/debug_module/dap/i_dmi_cdc/i_cdc_resp/fifo_rptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/debug_module/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_gray_reg[2]' (FDCE) to 'top_arty7i_0/debug_module/dap/i_dmi_cdc/i_cdc_req/fifo_wptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[20]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[20]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[20]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[20]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_enable/q_reg[20]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_enable/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[20]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[21]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[21]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[21]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[21]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_enable/q_reg[21]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_enable/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[21]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[22]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[22]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[22]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[22]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_enable/q_reg[22]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_enable/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[22]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_lvlhigh/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[23]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_lvllow/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[23]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_ctrl_en_input_filter/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[23]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_falling/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[23]' (FDCE) to 'top_arty7i_0/GPIO/u_reg/u_intr_ctrl_en_rising/q_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/u_reg/\u_intr_ctrl_en_lvllow/q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/u_reg/\u_ctrl_en_input_filter/q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/u_reg/\u_intr_ctrl_en_falling/q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/u_reg/\u_intr_ctrl_en_rising/q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/u_reg/\u_intr_enable/q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (top_arty7i_0/GPIO/u_reg/\u_intr_ctrl_en_lvlhigh/q_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:27 ; elapsed = 00:05:44 . Memory (MB): peak = 1822.074 ; gain = 647.613 ; free physical = 373 ; free virtual = 5383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|debug_rom   | mem        | 32x64         | LUT            | 
|debug_rom   | mem        | 32x64         | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DFFRAM:     | mem_reg    | 4 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|DFFRAM:     | mem_reg    | 4 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------+--------------------------------------+-----------+----------------------+--------------+
|Module Name               | RTL Object                           | Inference | Size (Depth x Width) | Primitives   | 
+--------------------------+--------------------------------------+-----------+----------------------+--------------+
|top_arty7i_0/debug_module | dap/i_dmi_cdc/i_cdc_resp/storage_reg | Implied   | 4 x 34               | RAM32M x 6   | 
|top_arty7i_0/debug_module | dap/i_dmi_cdc/i_cdc_req/storage_reg  | Implied   | 4 x 41               | RAM32M x 7   | 
+--------------------------+--------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|brq_exu_multdiv_fast | C+A*B       | 17     | 17     | 34     | -      | 34     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance top_arty7i_0/dccm/i_0/dccm/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_arty7i_0/dccm/i_0/dccm/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_arty7i_0/dccm/i_0/dccm/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_arty7i_0/dccm/i_0/dccm/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_arty7i_0/iccm/i_0/iccm/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_arty7i_0/iccm/i_0/iccm/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_arty7i_0/iccm/i_0/iccm/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_arty7i_0/iccm/i_0/iccm/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         4|
|2     |azadi_soc_top__GB0     |           1|     13964|
|3     |brq_core_top           |           1|     13438|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:36 ; elapsed = 00:05:56 . Memory (MB): peak = 1822.074 ; gain = 647.613 ; free physical = 246 ; free virtual = 5259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:49 ; elapsed = 00:06:10 . Memory (MB): peak = 1838.082 ; gain = 663.621 ; free physical = 190 ; free virtual = 5186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DFFRAM:     | mem_reg    | 4 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|DFFRAM:     | mem_reg    | 4 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------------+--------------------------------------+-----------+----------------------+--------------+
|Module Name               | RTL Object                           | Inference | Size (Depth x Width) | Primitives   | 
+--------------------------+--------------------------------------+-----------+----------------------+--------------+
|top_arty7i_0/debug_module | dap/i_dmi_cdc/i_cdc_resp/storage_reg | Implied   | 4 x 34               | RAM32M x 6   | 
|top_arty7i_0/debug_module | dap/i_dmi_cdc/i_cdc_req/storage_reg  | Implied   | 4 x 41               | RAM32M x 7   | 
+--------------------------+--------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |clk_wiz_0_clk_wiz__GC0 |           1|         4|
|2     |azadi_soc_top__GB0     |           1|     13900|
|3     |brq_core_top           |           1|     13126|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance top_arty7/dccm/dccm/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_arty7/dccm/dccm/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_arty7/dccm/dccm/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_arty7/dccm/dccm/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_arty7/iccm/iccm/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_arty7/iccm/iccm/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_arty7/iccm/iccm/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance top_arty7/iccm/iccm/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:58 ; elapsed = 00:06:18 . Memory (MB): peak = 1929.098 ; gain = 754.637 ; free physical = 315 ; free virtual = 5257
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:00 ; elapsed = 00:06:20 . Memory (MB): peak = 1929.098 ; gain = 754.637 ; free physical = 313 ; free virtual = 5255
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:00 ; elapsed = 00:06:20 . Memory (MB): peak = 1929.098 ; gain = 754.637 ; free physical = 313 ; free virtual = 5255
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:02 ; elapsed = 00:06:23 . Memory (MB): peak = 1929.098 ; gain = 754.637 ; free physical = 288 ; free virtual = 5252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:02 ; elapsed = 00:06:23 . Memory (MB): peak = 1929.098 ; gain = 754.637 ; free physical = 289 ; free virtual = 5252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:03 ; elapsed = 00:06:23 . Memory (MB): peak = 1929.098 ; gain = 754.637 ; free physical = 289 ; free virtual = 5252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:03 ; elapsed = 00:06:23 . Memory (MB): peak = 1929.098 ; gain = 754.637 ; free physical = 289 ; free virtual = 5252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |   117|
|3     |DSP48E1    |     1|
|4     |LUT1       |    54|
|5     |LUT2       |   565|
|6     |LUT3       |   787|
|7     |LUT4       |   927|
|8     |LUT5       |  1283|
|9     |LUT6       |  3365|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   305|
|12    |RAM32M     |    13|
|13    |RAMB36E1   |     2|
|14    |RAMB36E1_1 |     2|
|15    |RAMB36E1_2 |     2|
|16    |RAMB36E1_3 |     2|
|17    |FDCE       |  3271|
|18    |FDPE       |    24|
|19    |FDRE       |   639|
|20    |LD         |     1|
|21    |IBUF       |    10|
|22    |OBUF       |     5|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+------------------------------------+------+
|      |Instance                                                              |Module                              |Cells |
+------+----------------------------------------------------------------------+------------------------------------+------+
|1     |top                                                                   |                                    | 11380|
|2     |  clk_wiz                                                             |clk_wiz_0                           |     5|
|3     |    inst                                                              |clk_wiz_0_clk_wiz                   |     5|
|4     |  top_arty7                                                           |azadi_soc_top                       | 11353|
|5     |    GPIO                                                              |gpio                                |   384|
|6     |      \gen_filter[16].filter                                          |prim_filter_ctr                     |    12|
|7     |      \gen_filter[17].filter                                          |prim_filter_ctr_144                 |    12|
|8     |      \gen_filter[18].filter                                          |prim_filter_ctr_145                 |    12|
|9     |      \gen_filter[19].filter                                          |prim_filter_ctr_146                 |    12|
|10    |      intr_hw                                                         |prim_intr_hw                        |    20|
|11    |      u_reg                                                           |gpio_reg_top                        |   244|
|12    |        u_ctrl_en_input_filter                                        |prim_subreg__parameterized0         |    20|
|13    |        u_data_in                                                     |prim_subreg__parameterized1         |     4|
|14    |        u_intr_ctrl_en_falling                                        |prim_subreg__parameterized0_147     |    20|
|15    |        u_intr_ctrl_en_lvlhigh                                        |prim_subreg__parameterized0_148     |    20|
|16    |        u_intr_ctrl_en_lvllow                                         |prim_subreg__parameterized0_149     |    20|
|17    |        u_intr_ctrl_en_rising                                         |prim_subreg__parameterized0_150     |    20|
|18    |        u_intr_enable                                                 |prim_subreg__parameterized0_151     |    20|
|19    |        u_intr_state                                                  |prim_subreg                         |    84|
|20    |        u_reg_if                                                      |tlul_adapter_reg                    |    36|
|21    |    dccm                                                              |data_mem                            |   330|
|22    |      data_mem                                                        |tlul_sram_adapter__parameterized0   |   325|
|23    |        u_reqfifo                                                     |fifo_sync__parameterized7           |    74|
|24    |        u_rspfifo                                                     |fifo_sync__parameterized9           |   180|
|25    |        u_sramreqfifo                                                 |fifo_sync__parameterized8           |    71|
|26    |      dccm                                                            |DFFRAM_143                          |     4|
|27    |    debug_module                                                      |rv_dm                               |  2142|
|28    |      dap                                                             |dmi_jtag                            |   773|
|29    |        i_dmi_cdc                                                     |dmi_cdc                             |   441|
|30    |          i_cdc_req                                                   |fifo_async                          |   363|
|31    |            sync_rptr                                                 |prim_generic_flop_2sync_137         |     6|
|32    |              u_sync_1                                                |prim_generic_flop_141               |     3|
|33    |              u_sync_2                                                |prim_generic_flop_142               |     3|
|34    |            sync_wptr                                                 |prim_generic_flop_2sync_138         |     7|
|35    |              u_sync_1                                                |prim_generic_flop_139               |     3|
|36    |              u_sync_2                                                |prim_generic_flop_140               |     4|
|37    |          i_cdc_resp                                                  |fifo_async__parameterized0          |    78|
|38    |            sync_rptr                                                 |prim_generic_flop_2sync             |     6|
|39    |              u_sync_1                                                |prim_generic_flop_135               |     3|
|40    |              u_sync_2                                                |prim_generic_flop_136               |     3|
|41    |            sync_wptr                                                 |prim_generic_flop_2sync_133         |     8|
|42    |              u_sync_1                                                |prim_generic_flop                   |     3|
|43    |              u_sync_2                                                |prim_generic_flop_134               |     5|
|44    |        i_dmi_jtag_tap                                                |dmi_jtag_tap                        |   245|
|45    |      i_dm_csrs                                                       |dm_csrs                             |  1004|
|46    |        i_fifo                                                        |fifo_sync                           |   224|
|47    |      i_dm_mem                                                        |dm_mem                              |   182|
|48    |        \gen_rom_snd_scratch.i_debug_rom                              |debug_rom                           |    98|
|49    |      i_dm_sba                                                        |dm_sba                              |    76|
|50    |      tl_adapter_device_mem                                           |tlul_sram_adapter                   |   106|
|51    |        u_reqfifo                                                     |fifo_sync__parameterized0           |    54|
|52    |        u_rspfifo                                                     |fifo_sync__parameterized2           |    37|
|53    |        u_sramreqfifo                                                 |fifo_sync__parameterized1           |    15|
|54    |    iccm                                                              |instr_mem_top                       |    37|
|55    |      iccm                                                            |DFFRAM                              |    36|
|56    |    inst_mem                                                          |tlul_sram_adapter__parameterized1   |   239|
|57    |      u_reqfifo                                                       |fifo_sync__parameterized10          |    66|
|58    |      u_rspfifo                                                       |fifo_sync__parameterized12          |   150|
|59    |      u_sramreqfifo                                                   |fifo_sync__parameterized11          |    23|
|60    |    intr_controller                                                   |rv_plic                             |   517|
|61    |      \gen_target[0].u_target                                         |rv_plic_target                      |    34|
|62    |      u_gateway                                                       |rv_plic_gateway                     |   100|
|63    |      u_reg                                                           |rv_plic_reg_top                     |   383|
|64    |        u_ie0_e_0                                                     |prim_subreg__parameterized3         |     1|
|65    |        u_ie0_e_1                                                     |prim_subreg__parameterized3_18      |     2|
|66    |        u_ie0_e_10                                                    |prim_subreg__parameterized3_19      |     1|
|67    |        u_ie0_e_11                                                    |prim_subreg__parameterized3_20      |     3|
|68    |        u_ie0_e_12                                                    |prim_subreg__parameterized3_21      |     1|
|69    |        u_ie0_e_13                                                    |prim_subreg__parameterized3_22      |     2|
|70    |        u_ie0_e_14                                                    |prim_subreg__parameterized3_23      |     1|
|71    |        u_ie0_e_15                                                    |prim_subreg__parameterized3_24      |     3|
|72    |        u_ie0_e_16                                                    |prim_subreg__parameterized3_25      |     1|
|73    |        u_ie0_e_17                                                    |prim_subreg__parameterized3_26      |     2|
|74    |        u_ie0_e_18                                                    |prim_subreg__parameterized3_27      |     1|
|75    |        u_ie0_e_19                                                    |prim_subreg__parameterized3_28      |     6|
|76    |        u_ie0_e_2                                                     |prim_subreg__parameterized3_29      |     1|
|77    |        u_ie0_e_20                                                    |prim_subreg__parameterized3_30      |     1|
|78    |        u_ie0_e_21                                                    |prim_subreg__parameterized3_31      |     1|
|79    |        u_ie0_e_22                                                    |prim_subreg__parameterized3_32      |     1|
|80    |        u_ie0_e_23                                                    |prim_subreg__parameterized3_33      |     1|
|81    |        u_ie0_e_24                                                    |prim_subreg__parameterized3_34      |     1|
|82    |        u_ie0_e_25                                                    |prim_subreg__parameterized3_35      |     1|
|83    |        u_ie0_e_26                                                    |prim_subreg__parameterized3_36      |     1|
|84    |        u_ie0_e_27                                                    |prim_subreg__parameterized3_37      |     1|
|85    |        u_ie0_e_28                                                    |prim_subreg__parameterized3_38      |     1|
|86    |        u_ie0_e_29                                                    |prim_subreg__parameterized3_39      |     1|
|87    |        u_ie0_e_3                                                     |prim_subreg__parameterized3_40      |     3|
|88    |        u_ie0_e_30                                                    |prim_subreg__parameterized3_41      |     1|
|89    |        u_ie0_e_31                                                    |prim_subreg__parameterized3_42      |     1|
|90    |        u_ie0_e_4                                                     |prim_subreg__parameterized3_43      |     1|
|91    |        u_ie0_e_5                                                     |prim_subreg__parameterized3_44      |     2|
|92    |        u_ie0_e_6                                                     |prim_subreg__parameterized3_45      |     1|
|93    |        u_ie0_e_7                                                     |prim_subreg__parameterized3_46      |     2|
|94    |        u_ie0_e_8                                                     |prim_subreg__parameterized3_47      |     1|
|95    |        u_ie0_e_9                                                     |prim_subreg__parameterized3_48      |     2|
|96    |        u_ip_p_0                                                      |prim_subreg__parameterized2         |     1|
|97    |        u_ip_p_1                                                      |prim_subreg__parameterized2_49      |     1|
|98    |        u_ip_p_10                                                     |prim_subreg__parameterized2_50      |     1|
|99    |        u_ip_p_11                                                     |prim_subreg__parameterized2_51      |     1|
|100   |        u_ip_p_12                                                     |prim_subreg__parameterized2_52      |     1|
|101   |        u_ip_p_13                                                     |prim_subreg__parameterized2_53      |     1|
|102   |        u_ip_p_14                                                     |prim_subreg__parameterized2_54      |     1|
|103   |        u_ip_p_15                                                     |prim_subreg__parameterized2_55      |     1|
|104   |        u_ip_p_16                                                     |prim_subreg__parameterized2_56      |     1|
|105   |        u_ip_p_17                                                     |prim_subreg__parameterized2_57      |     1|
|106   |        u_ip_p_18                                                     |prim_subreg__parameterized2_58      |     1|
|107   |        u_ip_p_19                                                     |prim_subreg__parameterized2_59      |     1|
|108   |        u_ip_p_2                                                      |prim_subreg__parameterized2_60      |     1|
|109   |        u_ip_p_3                                                      |prim_subreg__parameterized2_61      |     1|
|110   |        u_ip_p_4                                                      |prim_subreg__parameterized2_62      |     1|
|111   |        u_ip_p_5                                                      |prim_subreg__parameterized2_63      |     1|
|112   |        u_ip_p_6                                                      |prim_subreg__parameterized2_64      |     1|
|113   |        u_ip_p_7                                                      |prim_subreg__parameterized2_65      |     1|
|114   |        u_ip_p_8                                                      |prim_subreg__parameterized2_66      |     1|
|115   |        u_ip_p_9                                                      |prim_subreg__parameterized2_67      |     1|
|116   |        u_le_le_0                                                     |prim_subreg__parameterized3_68      |     1|
|117   |        u_le_le_1                                                     |prim_subreg__parameterized3_69      |     1|
|118   |        u_le_le_10                                                    |prim_subreg__parameterized3_70      |     1|
|119   |        u_le_le_11                                                    |prim_subreg__parameterized3_71      |     1|
|120   |        u_le_le_12                                                    |prim_subreg__parameterized3_72      |     1|
|121   |        u_le_le_13                                                    |prim_subreg__parameterized3_73      |     1|
|122   |        u_le_le_14                                                    |prim_subreg__parameterized3_74      |     1|
|123   |        u_le_le_15                                                    |prim_subreg__parameterized3_75      |     1|
|124   |        u_le_le_16                                                    |prim_subreg__parameterized3_76      |     1|
|125   |        u_le_le_17                                                    |prim_subreg__parameterized3_77      |     1|
|126   |        u_le_le_18                                                    |prim_subreg__parameterized3_78      |     1|
|127   |        u_le_le_19                                                    |prim_subreg__parameterized3_79      |     1|
|128   |        u_le_le_2                                                     |prim_subreg__parameterized3_80      |     1|
|129   |        u_le_le_20                                                    |prim_subreg__parameterized3_81      |     1|
|130   |        u_le_le_21                                                    |prim_subreg__parameterized3_82      |     1|
|131   |        u_le_le_22                                                    |prim_subreg__parameterized3_83      |     1|
|132   |        u_le_le_23                                                    |prim_subreg__parameterized3_84      |     1|
|133   |        u_le_le_24                                                    |prim_subreg__parameterized3_85      |     1|
|134   |        u_le_le_25                                                    |prim_subreg__parameterized3_86      |     1|
|135   |        u_le_le_26                                                    |prim_subreg__parameterized3_87      |     1|
|136   |        u_le_le_27                                                    |prim_subreg__parameterized3_88      |     1|
|137   |        u_le_le_28                                                    |prim_subreg__parameterized3_89      |     1|
|138   |        u_le_le_29                                                    |prim_subreg__parameterized3_90      |     1|
|139   |        u_le_le_3                                                     |prim_subreg__parameterized3_91      |     1|
|140   |        u_le_le_30                                                    |prim_subreg__parameterized3_92      |     1|
|141   |        u_le_le_31                                                    |prim_subreg__parameterized3_93      |     1|
|142   |        u_le_le_4                                                     |prim_subreg__parameterized3_94      |     1|
|143   |        u_le_le_5                                                     |prim_subreg__parameterized3_95      |     1|
|144   |        u_le_le_6                                                     |prim_subreg__parameterized3_96      |     1|
|145   |        u_le_le_7                                                     |prim_subreg__parameterized3_97      |     1|
|146   |        u_le_le_8                                                     |prim_subreg__parameterized3_98      |     1|
|147   |        u_le_le_9                                                     |prim_subreg__parameterized3_99      |     1|
|148   |        u_msip0                                                       |prim_subreg__parameterized3_100     |     1|
|149   |        u_prio0                                                       |prim_subreg__parameterized4         |     3|
|150   |        u_prio1                                                       |prim_subreg__parameterized4_101     |     8|
|151   |        u_prio10                                                      |prim_subreg__parameterized4_102     |     3|
|152   |        u_prio11                                                      |prim_subreg__parameterized4_103     |    14|
|153   |        u_prio12                                                      |prim_subreg__parameterized4_104     |     3|
|154   |        u_prio13                                                      |prim_subreg__parameterized4_105     |     8|
|155   |        u_prio14                                                      |prim_subreg__parameterized4_106     |     3|
|156   |        u_prio15                                                      |prim_subreg__parameterized4_107     |    29|
|157   |        u_prio16                                                      |prim_subreg__parameterized4_108     |     3|
|158   |        u_prio17                                                      |prim_subreg__parameterized4_109     |     8|
|159   |        u_prio18                                                      |prim_subreg__parameterized4_110     |     3|
|160   |        u_prio19                                                      |prim_subreg__parameterized4_111     |    19|
|161   |        u_prio2                                                       |prim_subreg__parameterized4_112     |     3|
|162   |        u_prio20                                                      |prim_subreg__parameterized4_113     |     3|
|163   |        u_prio21                                                      |prim_subreg__parameterized4_114     |     3|
|164   |        u_prio22                                                      |prim_subreg__parameterized4_115     |     3|
|165   |        u_prio23                                                      |prim_subreg__parameterized4_116     |     3|
|166   |        u_prio24                                                      |prim_subreg__parameterized4_117     |     3|
|167   |        u_prio25                                                      |prim_subreg__parameterized4_118     |     3|
|168   |        u_prio26                                                      |prim_subreg__parameterized4_119     |     3|
|169   |        u_prio27                                                      |prim_subreg__parameterized4_120     |     3|
|170   |        u_prio28                                                      |prim_subreg__parameterized4_121     |     3|
|171   |        u_prio29                                                      |prim_subreg__parameterized4_122     |     3|
|172   |        u_prio3                                                       |prim_subreg__parameterized4_123     |    14|
|173   |        u_prio30                                                      |prim_subreg__parameterized4_124     |     3|
|174   |        u_prio31                                                      |prim_subreg__parameterized4_125     |     3|
|175   |        u_prio4                                                       |prim_subreg__parameterized4_126     |     3|
|176   |        u_prio5                                                       |prim_subreg__parameterized4_127     |     8|
|177   |        u_prio6                                                       |prim_subreg__parameterized4_128     |     3|
|178   |        u_prio7                                                       |prim_subreg__parameterized4_129     |    21|
|179   |        u_prio8                                                       |prim_subreg__parameterized4_130     |     3|
|180   |        u_prio9                                                       |prim_subreg__parameterized4_131     |     8|
|181   |        u_reg_if                                                      |tlul_adapter_reg__parameterized0    |    68|
|182   |        u_threshold0                                                  |prim_subreg__parameterized4_132     |    10|
|183   |    main_swith                                                        |tl_xbar_main                        |   356|
|184   |      DCCM                                                            |tlul_socket_m1__parameterized0      |     3|
|185   |        \gen_arb_ppc.u_reqarb                                         |prim_arbiter_ppc__parameterized0_17 |     3|
|186   |      DEBUG_ROM                                                       |tlul_socket_m1__parameterized0_9    |     2|
|187   |        \gen_arb_ppc.u_reqarb                                         |prim_arbiter_ppc__parameterized0_16 |     2|
|188   |      ICCM                                                            |tlul_socket_m1                      |     3|
|189   |        \gen_arb_ppc.u_reqarb                                         |prim_arbiter_ppc                    |     3|
|190   |      PLIC                                                            |tlul_socket_m1__parameterized0_10   |     2|
|191   |        \gen_arb_ppc.u_reqarb                                         |prim_arbiter_ppc__parameterized0_15 |     2|
|192   |      XBAR_PERI                                                       |tlul_socket_m1__parameterized0_11   |     2|
|193   |        \gen_arb_ppc.u_reqarb                                         |prim_arbiter_ppc__parameterized0    |     2|
|194   |      host_1                                                          |tlul_socket_1n                      |    27|
|195   |        err_resp                                                      |tlul_err_resp_14                    |     3|
|196   |      host_2                                                          |tlul_socket_1n__parameterized0      |   155|
|197   |        err_resp                                                      |tlul_err_resp_13                    |    67|
|198   |      host_3                                                          |tlul_socket_1n__parameterized1      |   162|
|199   |        err_resp                                                      |tlul_err_resp_12                    |    44|
|200   |    periph_switch                                                     |xbar_periph                         |   108|
|201   |      u_s1n_14                                                        |tlul_socket_1n__parameterized2      |   108|
|202   |        err_resp                                                      |tlul_err_resp                       |    60|
|203   |    programmer                                                        |uart_rx                             |   127|
|204   |    reset_manager                                                     |rstmgr                              |    21|
|205   |    u_dut                                                             |iccm_controller                     |    53|
|206   |    u_top                                                             |brq_core_top                        |  7039|
|207   |      u_core                                                          |brq_core                            |  6741|
|208   |        core_clock_gate_i                                             |prim_clock_gating                   |     3|
|209   |          \gen_generic.u_impl_generic                                 |prim_generic_clock_gating           |     3|
|210   |        cs_registers_i                                                |brq_cs_registers                    |   619|
|211   |          \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr  |brq_csr                             |     1|
|212   |          \gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr    |brq_csr__parameterized0             |    57|
|213   |          \gen_trigger_regs.g_dbg_tmatch_reg[1].u_tmatch_control_csr  |brq_csr_0                           |     3|
|214   |          \gen_trigger_regs.g_dbg_tmatch_reg[1].u_tmatch_value_csr    |brq_csr__parameterized0_1           |    54|
|215   |          \gen_trigger_regs.u_tselect_csr                             |brq_csr__parameterized1             |     1|
|216   |          mcycle_counter_i                                            |brq_counter                         |    80|
|217   |          minstret_counter_i                                          |brq_counter_2                       |    80|
|218   |          u_dcsr_csr                                                  |brq_csr__parameterized6             |    19|
|219   |          u_depc_csr                                                  |brq_csr__parameterized0_3           |    44|
|220   |          u_dscratch0_csr                                             |brq_csr__parameterized0_4           |    53|
|221   |          u_dscratch1_csr                                             |brq_csr__parameterized0_5           |    45|
|222   |          u_mcause_csr                                                |brq_csr__parameterized4             |     6|
|223   |          u_mepc_csr                                                  |brq_csr__parameterized0_6           |    32|
|224   |          u_mie_csr                                                   |brq_csr__parameterized3             |    20|
|225   |          u_mscratch_csr                                              |brq_csr__parameterized0_7           |    34|
|226   |          u_mstatus_csr                                               |brq_csr__parameterized2             |     9|
|227   |          u_mtval_csr                                                 |brq_csr__parameterized0_8           |    49|
|228   |          u_mtvec_csr                                                 |brq_csr__parameterized5             |    25|
|229   |        ex_block_i                                                    |brq_exu                             |  1263|
|230   |          alu_i                                                       |brq_exu_alu                         |   882|
|231   |          \gen_multdiv_fast.multdiv_i                                 |brq_exu_multdiv_fast                |   381|
|232   |        \gen_regfile_ff.register_file_i                               |brq_register_file_ff                |  1895|
|233   |        id_stage_i                                                    |brq_idu                             |   365|
|234   |          controller_i                                                |brq_idu_controller                  |   264|
|235   |        if_stage_i                                                    |brq_ifu                             |  2429|
|236   |          \gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i              |brq_ifu_prefetch_buffer             |   905|
|237   |            fifo_i                                                    |brq_ifu_fifo                        |   800|
|238   |        load_store_unit_i                                             |brq_lsu                             |   162|
|239   |        wb_stage_i                                                    |brq_wbu                             |     2|
+------+----------------------------------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:03 ; elapsed = 00:06:23 . Memory (MB): peak = 1929.098 ; gain = 754.637 ; free physical = 299 ; free virtual = 5252
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 668 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:49 ; elapsed = 00:06:01 . Memory (MB): peak = 1929.098 ; gain = 360.301 ; free physical = 318 ; free virtual = 5309
Synthesis Optimization Complete : Time (s): cpu = 00:06:03 ; elapsed = 00:06:24 . Memory (MB): peak = 1929.105 ; gain = 754.637 ; free physical = 318 ; free virtual = 5309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
728 Infos, 420 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:08 ; elapsed = 00:06:27 . Memory (MB): peak = 1961.113 ; gain = 798.227 ; free physical = 376 ; free virtual = 5332
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/merl/github_repos/azadi/fpga/debug/debug.runs/synth_1/azadi_top_arty7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file azadi_top_arty7_utilization_synth.rpt -pb azadi_top_arty7_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1985.125 ; gain = 0.000 ; free physical = 367 ; free virtual = 5326
INFO: [Common 17-206] Exiting Vivado at Sat Apr  3 15:07:16 2021...
