
f437_fc_v4.3_megaloop_no_ejection.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013f1c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010c0  080140d0  080140d0  000240d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015190  08015190  0003021c  2**0
                  CONTENTS
  4 .ARM          00000008  08015190  08015190  00025190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015198  08015198  0003021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015198  08015198  00025198  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801519c  0801519c  0002519c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  080151a0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003021c  2**0
                  CONTENTS
 10 .bss          000016c8  20000220  20000220  00030220  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200018e8  200018e8  00030220  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00037d0d  00000000  00000000  0003024c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005016  00000000  00000000  00067f59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002690  00000000  00000000  0006cf70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000024e8  00000000  00000000  0006f600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029ed9  00000000  00000000  00071ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000266c0  00000000  00000000  0009b9c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f791d  00000000  00000000  000c2081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001b999e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000be08  00000000  00000000  001b99f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000220 	.word	0x20000220
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080140b4 	.word	0x080140b4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000224 	.word	0x20000224
 80001ec:	080140b4 	.word	0x080140b4

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a4 	b.w	8001008 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468c      	mov	ip, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f040 8083 	bne.w	8000e5a <__udivmoddi4+0x116>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d947      	bls.n	8000dea <__udivmoddi4+0xa6>
 8000d5a:	fab2 f282 	clz	r2, r2
 8000d5e:	b142      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	f1c2 0020 	rsb	r0, r2, #32
 8000d64:	fa24 f000 	lsr.w	r0, r4, r0
 8000d68:	4091      	lsls	r1, r2
 8000d6a:	4097      	lsls	r7, r2
 8000d6c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d70:	4094      	lsls	r4, r2
 8000d72:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbbc f6f8 	udiv	r6, ip, r8
 8000d7c:	fa1f fe87 	uxth.w	lr, r7
 8000d80:	fb08 c116 	mls	r1, r8, r6, ip
 8000d84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d88:	fb06 f10e 	mul.w	r1, r6, lr
 8000d8c:	4299      	cmp	r1, r3
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x60>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d96:	f080 8119 	bcs.w	8000fcc <__udivmoddi4+0x288>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 8116 	bls.w	8000fcc <__udivmoddi4+0x288>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dac:	fb08 3310 	mls	r3, r8, r0, r3
 8000db0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d909      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	f080 8105 	bcs.w	8000fd0 <__udivmoddi4+0x28c>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f240 8102 	bls.w	8000fd0 <__udivmoddi4+0x28c>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	443c      	add	r4, r7
 8000dd0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd4:	eba4 040e 	sub.w	r4, r4, lr
 8000dd8:	2600      	movs	r6, #0
 8000dda:	b11d      	cbz	r5, 8000de4 <__udivmoddi4+0xa0>
 8000ddc:	40d4      	lsrs	r4, r2
 8000dde:	2300      	movs	r3, #0
 8000de0:	e9c5 4300 	strd	r4, r3, [r5]
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xaa>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f282 	clz	r2, r2
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	d150      	bne.n	8000e98 <__udivmoddi4+0x154>
 8000df6:	1bcb      	subs	r3, r1, r7
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	fa1f f887 	uxth.w	r8, r7
 8000e00:	2601      	movs	r6, #1
 8000e02:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e06:	0c21      	lsrs	r1, r4, #16
 8000e08:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e10:	fb08 f30c 	mul.w	r3, r8, ip
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0xe4>
 8000e18:	1879      	adds	r1, r7, r1
 8000e1a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0xe2>
 8000e20:	428b      	cmp	r3, r1
 8000e22:	f200 80e9 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e26:	4684      	mov	ip, r0
 8000e28:	1ac9      	subs	r1, r1, r3
 8000e2a:	b2a3      	uxth	r3, r4
 8000e2c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e30:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e34:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e38:	fb08 f800 	mul.w	r8, r8, r0
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	d907      	bls.n	8000e50 <__udivmoddi4+0x10c>
 8000e40:	193c      	adds	r4, r7, r4
 8000e42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x10a>
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	f200 80d9 	bhi.w	8001000 <__udivmoddi4+0x2bc>
 8000e4e:	4618      	mov	r0, r3
 8000e50:	eba4 0408 	sub.w	r4, r4, r8
 8000e54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e58:	e7bf      	b.n	8000dda <__udivmoddi4+0x96>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x12e>
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	f000 80b1 	beq.w	8000fc6 <__udivmoddi4+0x282>
 8000e64:	2600      	movs	r6, #0
 8000e66:	e9c5 0100 	strd	r0, r1, [r5]
 8000e6a:	4630      	mov	r0, r6
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	fab3 f683 	clz	r6, r3
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d14a      	bne.n	8000f10 <__udivmoddi4+0x1cc>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d302      	bcc.n	8000e84 <__udivmoddi4+0x140>
 8000e7e:	4282      	cmp	r2, r0
 8000e80:	f200 80b8 	bhi.w	8000ff4 <__udivmoddi4+0x2b0>
 8000e84:	1a84      	subs	r4, r0, r2
 8000e86:	eb61 0103 	sbc.w	r1, r1, r3
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	468c      	mov	ip, r1
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	d0a8      	beq.n	8000de4 <__udivmoddi4+0xa0>
 8000e92:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e96:	e7a5      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f603 	lsr.w	r6, r0, r3
 8000ea0:	4097      	lsls	r7, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eaa:	40d9      	lsrs	r1, r3
 8000eac:	4330      	orrs	r0, r6
 8000eae:	0c03      	lsrs	r3, r0, #16
 8000eb0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000eb4:	fa1f f887 	uxth.w	r8, r7
 8000eb8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ebc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ec0:	fb06 f108 	mul.w	r1, r6, r8
 8000ec4:	4299      	cmp	r1, r3
 8000ec6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eca:	d909      	bls.n	8000ee0 <__udivmoddi4+0x19c>
 8000ecc:	18fb      	adds	r3, r7, r3
 8000ece:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ed2:	f080 808d 	bcs.w	8000ff0 <__udivmoddi4+0x2ac>
 8000ed6:	4299      	cmp	r1, r3
 8000ed8:	f240 808a 	bls.w	8000ff0 <__udivmoddi4+0x2ac>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	443b      	add	r3, r7
 8000ee0:	1a5b      	subs	r3, r3, r1
 8000ee2:	b281      	uxth	r1, r0
 8000ee4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef0:	fb00 f308 	mul.w	r3, r0, r8
 8000ef4:	428b      	cmp	r3, r1
 8000ef6:	d907      	bls.n	8000f08 <__udivmoddi4+0x1c4>
 8000ef8:	1879      	adds	r1, r7, r1
 8000efa:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efe:	d273      	bcs.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f00:	428b      	cmp	r3, r1
 8000f02:	d971      	bls.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4439      	add	r1, r7
 8000f08:	1acb      	subs	r3, r1, r3
 8000f0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f0e:	e778      	b.n	8000e02 <__udivmoddi4+0xbe>
 8000f10:	f1c6 0c20 	rsb	ip, r6, #32
 8000f14:	fa03 f406 	lsl.w	r4, r3, r6
 8000f18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f1c:	431c      	orrs	r4, r3
 8000f1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f22:	fa01 f306 	lsl.w	r3, r1, r6
 8000f26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f2e:	431f      	orrs	r7, r3
 8000f30:	0c3b      	lsrs	r3, r7, #16
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fa1f f884 	uxth.w	r8, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f42:	fb09 fa08 	mul.w	sl, r9, r8
 8000f46:	458a      	cmp	sl, r1
 8000f48:	fa02 f206 	lsl.w	r2, r2, r6
 8000f4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x220>
 8000f52:	1861      	adds	r1, r4, r1
 8000f54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f58:	d248      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000f5a:	458a      	cmp	sl, r1
 8000f5c:	d946      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000f5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f62:	4421      	add	r1, r4
 8000f64:	eba1 010a 	sub.w	r1, r1, sl
 8000f68:	b2bf      	uxth	r7, r7
 8000f6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f76:	fb00 f808 	mul.w	r8, r0, r8
 8000f7a:	45b8      	cmp	r8, r7
 8000f7c:	d907      	bls.n	8000f8e <__udivmoddi4+0x24a>
 8000f7e:	19e7      	adds	r7, r4, r7
 8000f80:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f84:	d22e      	bcs.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f86:	45b8      	cmp	r8, r7
 8000f88:	d92c      	bls.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f8a:	3802      	subs	r0, #2
 8000f8c:	4427      	add	r7, r4
 8000f8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f92:	eba7 0708 	sub.w	r7, r7, r8
 8000f96:	fba0 8902 	umull	r8, r9, r0, r2
 8000f9a:	454f      	cmp	r7, r9
 8000f9c:	46c6      	mov	lr, r8
 8000f9e:	4649      	mov	r1, r9
 8000fa0:	d31a      	bcc.n	8000fd8 <__udivmoddi4+0x294>
 8000fa2:	d017      	beq.n	8000fd4 <__udivmoddi4+0x290>
 8000fa4:	b15d      	cbz	r5, 8000fbe <__udivmoddi4+0x27a>
 8000fa6:	ebb3 020e 	subs.w	r2, r3, lr
 8000faa:	eb67 0701 	sbc.w	r7, r7, r1
 8000fae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fb2:	40f2      	lsrs	r2, r6
 8000fb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fb8:	40f7      	lsrs	r7, r6
 8000fba:	e9c5 2700 	strd	r2, r7, [r5]
 8000fbe:	2600      	movs	r6, #0
 8000fc0:	4631      	mov	r1, r6
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e70b      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e9      	b.n	8000da4 <__udivmoddi4+0x60>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6fd      	b.n	8000dd0 <__udivmoddi4+0x8c>
 8000fd4:	4543      	cmp	r3, r8
 8000fd6:	d2e5      	bcs.n	8000fa4 <__udivmoddi4+0x260>
 8000fd8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fdc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7df      	b.n	8000fa4 <__udivmoddi4+0x260>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e7d2      	b.n	8000f8e <__udivmoddi4+0x24a>
 8000fe8:	4660      	mov	r0, ip
 8000fea:	e78d      	b.n	8000f08 <__udivmoddi4+0x1c4>
 8000fec:	4681      	mov	r9, r0
 8000fee:	e7b9      	b.n	8000f64 <__udivmoddi4+0x220>
 8000ff0:	4666      	mov	r6, ip
 8000ff2:	e775      	b.n	8000ee0 <__udivmoddi4+0x19c>
 8000ff4:	4630      	mov	r0, r6
 8000ff6:	e74a      	b.n	8000e8e <__udivmoddi4+0x14a>
 8000ff8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ffc:	4439      	add	r1, r7
 8000ffe:	e713      	b.n	8000e28 <__udivmoddi4+0xe4>
 8001000:	3802      	subs	r0, #2
 8001002:	443c      	add	r4, r7
 8001004:	e724      	b.n	8000e50 <__udivmoddi4+0x10c>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <Max31855_Read_Temp>:
uint32_t sign=0;									  	// Sign bit
uint8_t DATARX[4];                                    	// Raw Data from MAX6675
//uint8_t DATATX = {0xFF, 0xFF, 0xFF, 0xFF};         	// Raw Data from MAX6675

// ------------------- Functions ----------------
float Max31855_Read_Temp(void) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_RESET); 	// Low State for SPI Communication
 8001012:	2200      	movs	r2, #0
 8001014:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001018:	482c      	ldr	r0, [pc, #176]	; (80010cc <Max31855_Read_Temp+0xc0>)
 800101a:	f005 fb27 	bl	800666c <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi4, DATARX, 4, 1000);         	// DATA Transfer
 800101e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001022:	2204      	movs	r2, #4
 8001024:	492a      	ldr	r1, [pc, #168]	; (80010d0 <Max31855_Read_Temp+0xc4>)
 8001026:	482b      	ldr	r0, [pc, #172]	; (80010d4 <Max31855_Read_Temp+0xc8>)
 8001028:	f007 fe98 	bl	8008d5c <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_SET);   	// High State for SPI Communication
 800102c:	2201      	movs	r2, #1
 800102e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001032:	4826      	ldr	r0, [pc, #152]	; (80010cc <Max31855_Read_Temp+0xc0>)
 8001034:	f005 fb1a 	bl	800666c <HAL_GPIO_WritePin>

	uint32_t v = DATARX[3] | (DATARX[2] << 8) | (DATARX[1] << 16) | (DATARX[0] << 24);
 8001038:	4b25      	ldr	r3, [pc, #148]	; (80010d0 <Max31855_Read_Temp+0xc4>)
 800103a:	78db      	ldrb	r3, [r3, #3]
 800103c:	461a      	mov	r2, r3
 800103e:	4b24      	ldr	r3, [pc, #144]	; (80010d0 <Max31855_Read_Temp+0xc4>)
 8001040:	789b      	ldrb	r3, [r3, #2]
 8001042:	021b      	lsls	r3, r3, #8
 8001044:	431a      	orrs	r2, r3
 8001046:	4b22      	ldr	r3, [pc, #136]	; (80010d0 <Max31855_Read_Temp+0xc4>)
 8001048:	785b      	ldrb	r3, [r3, #1]
 800104a:	041b      	lsls	r3, r3, #16
 800104c:	431a      	orrs	r2, r3
 800104e:	4b20      	ldr	r3, [pc, #128]	; (80010d0 <Max31855_Read_Temp+0xc4>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	061b      	lsls	r3, r3, #24
 8001054:	4313      	orrs	r3, r2
 8001056:	60fb      	str	r3, [r7, #12]

	Error = v & 0x07;								  	// Error Detection
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	b2db      	uxtb	r3, r3
 800105c:	f003 0307 	and.w	r3, r3, #7
 8001060:	b2da      	uxtb	r2, r3
 8001062:	4b1d      	ldr	r3, [pc, #116]	; (80010d8 <Max31855_Read_Temp+0xcc>)
 8001064:	701a      	strb	r2, [r3, #0]

	if (v & 0x7) {
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	f003 0307 	and.w	r3, r3, #7
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <Max31855_Read_Temp+0x68>
		// uh oh, a serious problem!
		return -99999;
 8001070:	4b1a      	ldr	r3, [pc, #104]	; (80010dc <Max31855_Read_Temp+0xd0>)
 8001072:	e024      	b.n	80010be <Max31855_Read_Temp+0xb2>
	}

	if (v & 0x80000000) {
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	2b00      	cmp	r3, #0
 8001078:	da07      	bge.n	800108a <Max31855_Read_Temp+0x7e>
		// Negative value, drop the lower 18 bits and explicitly extend sign bits.
		v = 0xFFFFC000 | ((v >> 18) & 0x00003FFF);
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	0c9b      	lsrs	r3, r3, #18
 800107e:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 8001082:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	e002      	b.n	8001090 <Max31855_Read_Temp+0x84>
	} else {
		// Positive value, just drop the lower 18 bits.
		v >>= 18;
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	0c9b      	lsrs	r3, r3, #18
 800108e:	60fb      	str	r3, [r7, #12]
	}

	double centigrade = v;
 8001090:	68f8      	ldr	r0, [r7, #12]
 8001092:	f7ff fa47 	bl	8000524 <__aeabi_ui2d>
 8001096:	4602      	mov	r2, r0
 8001098:	460b      	mov	r3, r1
 800109a:	e9c7 2300 	strd	r2, r3, [r7]

	// LSB = 0.25 degrees C
	centigrade *= 0.25;
 800109e:	f04f 0200 	mov.w	r2, #0
 80010a2:	4b0f      	ldr	r3, [pc, #60]	; (80010e0 <Max31855_Read_Temp+0xd4>)
 80010a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010a8:	f7ff fab6 	bl	8000618 <__aeabi_dmul>
 80010ac:	4602      	mov	r2, r0
 80010ae:	460b      	mov	r3, r1
 80010b0:	e9c7 2300 	strd	r2, r3, [r7]
	return centigrade;
 80010b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010b8:	f7ff fda6 	bl	8000c08 <__aeabi_d2f>
 80010bc:	4603      	mov	r3, r0
 80010be:	ee07 3a90 	vmov	s15, r3
}
 80010c2:	eeb0 0a67 	vmov.f32	s0, s15
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40021000 	.word	0x40021000
 80010d0:	20000664 	.word	0x20000664
 80010d4:	20000668 	.word	0x20000668
 80010d8:	2000023c 	.word	0x2000023c
 80010dc:	c7c34f80 	.word	0xc7c34f80
 80010e0:	3fd00000 	.word	0x3fd00000

080010e4 <lsm6dsl_init>:
                             uint16_t len);
static void platform_delay(uint32_t ms);

/* LSM6DSL Functions ---------------------------------------------------------*/

stmdev_ctx_t lsm6dsl_init(void){
 80010e4:	b590      	push	{r4, r7, lr}
 80010e6:	b087      	sub	sp, #28
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]

	stmdev_ctx_t dev_ctx_lsm6dsl;

	/* Initialize mems driver interface */
	dev_ctx_lsm6dsl.write_reg = lsm6dsl_write;
 80010ec:	4b2f      	ldr	r3, [pc, #188]	; (80011ac <lsm6dsl_init+0xc8>)
 80010ee:	60fb      	str	r3, [r7, #12]
	dev_ctx_lsm6dsl.read_reg = lsm6dsl_read;
 80010f0:	4b2f      	ldr	r3, [pc, #188]	; (80011b0 <lsm6dsl_init+0xcc>)
 80010f2:	613b      	str	r3, [r7, #16]
	dev_ctx_lsm6dsl.handle = &SENSOR_BUS;
 80010f4:	4b2f      	ldr	r3, [pc, #188]	; (80011b4 <lsm6dsl_init+0xd0>)
 80010f6:	617b      	str	r3, [r7, #20]

	/* Wait sensor boot time */
	platform_delay(BOOT_TIME);
 80010f8:	200a      	movs	r0, #10
 80010fa:	f000 f9e5 	bl	80014c8 <platform_delay>

	/* Check device ID */
	lsm6dsl_device_id_get(&dev_ctx_lsm6dsl, &whoamI_lsm6dsl);
 80010fe:	f107 030c 	add.w	r3, r7, #12
 8001102:	492d      	ldr	r1, [pc, #180]	; (80011b8 <lsm6dsl_init+0xd4>)
 8001104:	4618      	mov	r0, r3
 8001106:	f000 fd07 	bl	8001b18 <lsm6dsl_device_id_get>

	if (whoamI_lsm6dsl != LSM6DSL_ID){
 800110a:	4b2b      	ldr	r3, [pc, #172]	; (80011b8 <lsm6dsl_init+0xd4>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b6a      	cmp	r3, #106	; 0x6a
 8001110:	d005      	beq.n	800111e <lsm6dsl_init+0x3a>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001112:	2201      	movs	r2, #1
 8001114:	2102      	movs	r1, #2
 8001116:	4829      	ldr	r0, [pc, #164]	; (80011bc <lsm6dsl_init+0xd8>)
 8001118:	f005 faa8 	bl	800666c <HAL_GPIO_WritePin>
		__BKPT();
 800111c:	be00      	bkpt	0x0000
//		Error_Handler();
	}

	/* Restore default configuration */
	lsm6dsl_reset_set(&dev_ctx_lsm6dsl, PROPERTY_ENABLE);
 800111e:	f107 030c 	add.w	r3, r7, #12
 8001122:	2101      	movs	r1, #1
 8001124:	4618      	mov	r0, r3
 8001126:	f000 fd08 	bl	8001b3a <lsm6dsl_reset_set>

	do {
	lsm6dsl_reset_get(&dev_ctx_lsm6dsl, &rst_lsm6dsl);
 800112a:	f107 030c 	add.w	r3, r7, #12
 800112e:	4924      	ldr	r1, [pc, #144]	; (80011c0 <lsm6dsl_init+0xdc>)
 8001130:	4618      	mov	r0, r3
 8001132:	f000 fd28 	bl	8001b86 <lsm6dsl_reset_get>
	} while (rst_lsm6dsl);
 8001136:	4b22      	ldr	r3, [pc, #136]	; (80011c0 <lsm6dsl_init+0xdc>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d1f5      	bne.n	800112a <lsm6dsl_init+0x46>

	/* Enable Block Data Update */
	lsm6dsl_block_data_update_set(&dev_ctx_lsm6dsl, PROPERTY_ENABLE);
 800113e:	f107 030c 	add.w	r3, r7, #12
 8001142:	2101      	movs	r1, #1
 8001144:	4618      	mov	r0, r3
 8001146:	f000 fbf9 	bl	800193c <lsm6dsl_block_data_update_set>

	/* Set Output Data Rate */
	lsm6dsl_xl_data_rate_set(&dev_ctx_lsm6dsl, LSM6DSL_XL_ODR_104Hz);
 800114a:	f107 030c 	add.w	r3, r7, #12
 800114e:	2104      	movs	r1, #4
 8001150:	4618      	mov	r0, r3
 8001152:	f000 fb81 	bl	8001858 <lsm6dsl_xl_data_rate_set>
	lsm6dsl_gy_data_rate_set(&dev_ctx_lsm6dsl, LSM6DSL_GY_ODR_104Hz);
 8001156:	f107 030c 	add.w	r3, r7, #12
 800115a:	2104      	movs	r1, #4
 800115c:	4618      	mov	r0, r3
 800115e:	f000 fbc7 	bl	80018f0 <lsm6dsl_gy_data_rate_set>

	/* Set full scale */
	lsm6dsl_xl_full_scale_set(&dev_ctx_lsm6dsl, LSM6DSL_8g);
 8001162:	f107 030c 	add.w	r3, r7, #12
 8001166:	2103      	movs	r1, #3
 8001168:	4618      	mov	r0, r3
 800116a:	f000 fb4f 	bl	800180c <lsm6dsl_xl_full_scale_set>
	lsm6dsl_gy_full_scale_set(&dev_ctx_lsm6dsl, LSM6DSL_2000dps);
 800116e:	f107 030c 	add.w	r3, r7, #12
 8001172:	2106      	movs	r1, #6
 8001174:	4618      	mov	r0, r3
 8001176:	f000 fb95 	bl	80018a4 <lsm6dsl_gy_full_scale_set>

	/* Configure filtering chain(No aux interface)
	* Accelerometer - LPF1 + LPF2 path
	*/
	lsm6dsl_xl_lp2_bandwidth_set(&dev_ctx_lsm6dsl, LSM6DSL_XL_LOW_NOISE_LP_ODR_DIV_100);
 800117a:	f107 030c 	add.w	r3, r7, #12
 800117e:	2111      	movs	r1, #17
 8001180:	4618      	mov	r0, r3
 8001182:	f000 fd19 	bl	8001bb8 <lsm6dsl_xl_lp2_bandwidth_set>
	/* Accelerometer - High Pass / Slope path */
	//lsm6dsl_xl_reference_mode_set(&dev_ctx_lsm, PROPERTY_DISABLE);
	//lsm6dsl_xl_hp_bandwidth_set(&dev_ctx_lsm, LSM6DSL_XL_HP_ODR_DIV_100);
	/* Gyroscope - filtering chain */
	lsm6dsl_gy_band_pass_set(&dev_ctx_lsm6dsl, LSM6DSL_HP_260mHz_LP1_STRONG);
 8001186:	f107 030c 	add.w	r3, r7, #12
 800118a:	21a8      	movs	r1, #168	; 0xa8
 800118c:	4618      	mov	r0, r3
 800118e:	f000 fd4a 	bl	8001c26 <lsm6dsl_gy_band_pass_set>

	return dev_ctx_lsm6dsl;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	461c      	mov	r4, r3
 8001196:	f107 030c 	add.w	r3, r7, #12
 800119a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800119e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	371c      	adds	r7, #28
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd90      	pop	{r4, r7, pc}
 80011aa:	bf00      	nop
 80011ac:	080013e1 	.word	0x080013e1
 80011b0:	0800141b 	.word	0x0800141b
 80011b4:	200006c0 	.word	0x200006c0
 80011b8:	2000024e 	.word	0x2000024e
 80011bc:	40020800 	.word	0x40020800
 80011c0:	2000024f 	.word	0x2000024f

080011c4 <get_acceleration>:

void get_acceleration(stmdev_ctx_t dev_ctx_lsm6dsl, float *acceleration_mg){
 80011c4:	b590      	push	{r4, r7, lr}
 80011c6:	b087      	sub	sp, #28
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	1d3c      	adds	r4, r7, #4
 80011cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80011d0:	603b      	str	r3, [r7, #0]

	uint8_t reg;

	/* Read output only if new xl value is available */
	lsm6dsl_xl_flag_data_ready_get(&dev_ctx_lsm6dsl, &reg);
 80011d2:	f107 0217 	add.w	r2, r7, #23
 80011d6:	1d3b      	adds	r3, r7, #4
 80011d8:	4611      	mov	r1, r2
 80011da:	4618      	mov	r0, r3
 80011dc:	f000 fbd4 	bl	8001988 <lsm6dsl_xl_flag_data_ready_get>

	if (reg) {
 80011e0:	7dfb      	ldrb	r3, [r7, #23]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d02d      	beq.n	8001242 <get_acceleration+0x7e>
	  /* Read acceleration field data */
	  memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 80011e6:	2206      	movs	r2, #6
 80011e8:	2100      	movs	r1, #0
 80011ea:	4818      	ldr	r0, [pc, #96]	; (800124c <get_acceleration+0x88>)
 80011ec:	f00d fac8 	bl	800e780 <memset>
	  lsm6dsl_acceleration_raw_get(&dev_ctx_lsm6dsl, data_raw_acceleration);
 80011f0:	1d3b      	adds	r3, r7, #4
 80011f2:	4916      	ldr	r1, [pc, #88]	; (800124c <get_acceleration+0x88>)
 80011f4:	4618      	mov	r0, r3
 80011f6:	f000 fc44 	bl	8001a82 <lsm6dsl_acceleration_raw_get>
	  acceleration_mg[0] =
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[0]);
 80011fa:	4b14      	ldr	r3, [pc, #80]	; (800124c <get_acceleration+0x88>)
 80011fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001200:	4618      	mov	r0, r3
 8001202:	f000 fad3 	bl	80017ac <lsm6dsl_from_fs8g_to_mg>
 8001206:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[0] =
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	edc3 7a00 	vstr	s15, [r3]
	  acceleration_mg[1] =
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[1]);
 8001210:	4b0e      	ldr	r3, [pc, #56]	; (800124c <get_acceleration+0x88>)
 8001212:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
	  acceleration_mg[1] =
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	1d1c      	adds	r4, r3, #4
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[1]);
 800121a:	4610      	mov	r0, r2
 800121c:	f000 fac6 	bl	80017ac <lsm6dsl_from_fs8g_to_mg>
 8001220:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[1] =
 8001224:	edc4 7a00 	vstr	s15, [r4]
	  acceleration_mg[2] =
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[2]);
 8001228:	4b08      	ldr	r3, [pc, #32]	; (800124c <get_acceleration+0x88>)
 800122a:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
	  acceleration_mg[2] =
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	f103 0408 	add.w	r4, r3, #8
		lsm6dsl_from_fs8g_to_mg(data_raw_acceleration[2]);
 8001234:	4610      	mov	r0, r2
 8001236:	f000 fab9 	bl	80017ac <lsm6dsl_from_fs8g_to_mg>
 800123a:	eef0 7a40 	vmov.f32	s15, s0
	  acceleration_mg[2] =
 800123e:	edc4 7a00 	vstr	s15, [r4]
	}

}
 8001242:	bf00      	nop
 8001244:	371c      	adds	r7, #28
 8001246:	46bd      	mov	sp, r7
 8001248:	bd90      	pop	{r4, r7, pc}
 800124a:	bf00      	nop
 800124c:	20000240 	.word	0x20000240

08001250 <get_angvelocity>:

void get_angvelocity(stmdev_ctx_t dev_ctx_lsm6dsl, float *angular_rate_mdps){
 8001250:	b590      	push	{r4, r7, lr}
 8001252:	b087      	sub	sp, #28
 8001254:	af00      	add	r7, sp, #0
 8001256:	1d3c      	adds	r4, r7, #4
 8001258:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800125c:	603b      	str	r3, [r7, #0]
	uint8_t reg;

	/* Read output only if new gyro value is available*/
	lsm6dsl_gy_flag_data_ready_get(&dev_ctx_lsm6dsl, &reg);
 800125e:	f107 0217 	add.w	r2, r7, #23
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	4611      	mov	r1, r2
 8001266:	4618      	mov	r0, r3
 8001268:	f000 fba7 	bl	80019ba <lsm6dsl_gy_flag_data_ready_get>

	if (reg) {
 800126c:	7dfb      	ldrb	r3, [r7, #23]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d02d      	beq.n	80012ce <get_angvelocity+0x7e>
	  /* Read angular rate field data */
	  memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 8001272:	2206      	movs	r2, #6
 8001274:	2100      	movs	r1, #0
 8001276:	4818      	ldr	r0, [pc, #96]	; (80012d8 <get_angvelocity+0x88>)
 8001278:	f00d fa82 	bl	800e780 <memset>
	  lsm6dsl_angular_rate_raw_get(&dev_ctx_lsm6dsl, data_raw_angular_rate);
 800127c:	1d3b      	adds	r3, r7, #4
 800127e:	4916      	ldr	r1, [pc, #88]	; (80012d8 <get_angvelocity+0x88>)
 8001280:	4618      	mov	r0, r3
 8001282:	f000 fbb3 	bl	80019ec <lsm6dsl_angular_rate_raw_get>
	  angular_rate_mdps[0] =
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 8001286:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <get_angvelocity+0x88>)
 8001288:	f9b3 3000 	ldrsh.w	r3, [r3]
 800128c:	4618      	mov	r0, r3
 800128e:	f000 faa5 	bl	80017dc <lsm6dsl_from_fs2000dps_to_mdps>
 8001292:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[0] =
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	edc3 7a00 	vstr	s15, [r3]
	  angular_rate_mdps[1] =
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 800129c:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <get_angvelocity+0x88>)
 800129e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
	  angular_rate_mdps[1] =
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	1d1c      	adds	r4, r3, #4
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 80012a6:	4610      	mov	r0, r2
 80012a8:	f000 fa98 	bl	80017dc <lsm6dsl_from_fs2000dps_to_mdps>
 80012ac:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[1] =
 80012b0:	edc4 7a00 	vstr	s15, [r4]
	  angular_rate_mdps[2] =
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 80012b4:	4b08      	ldr	r3, [pc, #32]	; (80012d8 <get_angvelocity+0x88>)
 80012b6:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
	  angular_rate_mdps[2] =
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	f103 0408 	add.w	r4, r3, #8
		lsm6dsl_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 80012c0:	4610      	mov	r0, r2
 80012c2:	f000 fa8b 	bl	80017dc <lsm6dsl_from_fs2000dps_to_mdps>
 80012c6:	eef0 7a40 	vmov.f32	s15, s0
	  angular_rate_mdps[2] =
 80012ca:	edc4 7a00 	vstr	s15, [r4]
	}
}
 80012ce:	bf00      	nop
 80012d0:	371c      	adds	r7, #28
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd90      	pop	{r4, r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000248 	.word	0x20000248

080012dc <lps22hh_init>:

/* LPS22HH Functions ---------------------------------------------------------*/
stmdev_ctx_t lps22hh_init(void){
 80012dc:	b590      	push	{r4, r7, lr}
 80012de:	b087      	sub	sp, #28
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	stmdev_ctx_t dev_ctx_lps22hh;

	/* Initialize mems driver interface */
	dev_ctx_lps22hh.write_reg = lps22hh_write;
 80012e4:	4b22      	ldr	r3, [pc, #136]	; (8001370 <lps22hh_init+0x94>)
 80012e6:	60fb      	str	r3, [r7, #12]
	dev_ctx_lps22hh.read_reg = lps22hh_read;
 80012e8:	4b22      	ldr	r3, [pc, #136]	; (8001374 <lps22hh_init+0x98>)
 80012ea:	613b      	str	r3, [r7, #16]
	dev_ctx_lps22hh.handle = &SENSOR_BUS;
 80012ec:	4b22      	ldr	r3, [pc, #136]	; (8001378 <lps22hh_init+0x9c>)
 80012ee:	617b      	str	r3, [r7, #20]


	/* Wait sensor boot time */
	platform_delay(BOOT_TIME);
 80012f0:	200a      	movs	r0, #10
 80012f2:	f000 f8e9 	bl	80014c8 <platform_delay>

	/* Check device ID */
	whoamI_lps22hh = 0;
 80012f6:	4b21      	ldr	r3, [pc, #132]	; (800137c <lps22hh_init+0xa0>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	701a      	strb	r2, [r3, #0]
	lps22hh_device_id_get(&dev_ctx_lps22hh, &whoamI_lps22hh);
 80012fc:	f107 030c 	add.w	r3, r7, #12
 8001300:	491e      	ldr	r1, [pc, #120]	; (800137c <lps22hh_init+0xa0>)
 8001302:	4618      	mov	r0, r3
 8001304:	f000 f9d1 	bl	80016aa <lps22hh_device_id_get>

	if ( whoamI_lps22hh != LPS22HH_ID ){
 8001308:	4b1c      	ldr	r3, [pc, #112]	; (800137c <lps22hh_init+0xa0>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	2bb3      	cmp	r3, #179	; 0xb3
 800130e:	d007      	beq.n	8001320 <lps22hh_init+0x44>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001310:	2201      	movs	r2, #1
 8001312:	2104      	movs	r1, #4
 8001314:	481a      	ldr	r0, [pc, #104]	; (8001380 <lps22hh_init+0xa4>)
 8001316:	f005 f9a9 	bl	800666c <HAL_GPIO_WritePin>
		__BKPT();
 800131a:	be00      	bkpt	0x0000
		Error_Handler();
 800131c:	f002 f88a 	bl	8003434 <Error_Handler>
	}


	/* Restore default configuration */
	lps22hh_reset_set(&dev_ctx_lps22hh, PROPERTY_ENABLE);
 8001320:	f107 030c 	add.w	r3, r7, #12
 8001324:	2101      	movs	r1, #1
 8001326:	4618      	mov	r0, r3
 8001328:	f000 f9d0 	bl	80016cc <lps22hh_reset_set>

	do {
		lps22hh_reset_get(&dev_ctx_lps22hh, &rst_lps22hh);
 800132c:	f107 030c 	add.w	r3, r7, #12
 8001330:	4914      	ldr	r1, [pc, #80]	; (8001384 <lps22hh_init+0xa8>)
 8001332:	4618      	mov	r0, r3
 8001334:	f000 f9f0 	bl	8001718 <lps22hh_reset_get>
	} while (rst_lps22hh);
 8001338:	4b12      	ldr	r3, [pc, #72]	; (8001384 <lps22hh_init+0xa8>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d1f5      	bne.n	800132c <lps22hh_init+0x50>

	/* Enable Block Data Update */
	lps22hh_block_data_update_set(&dev_ctx_lps22hh, PROPERTY_ENABLE);
 8001340:	f107 030c 	add.w	r3, r7, #12
 8001344:	2101      	movs	r1, #1
 8001346:	4618      	mov	r0, r3
 8001348:	f000 f912 	bl	8001570 <lps22hh_block_data_update_set>

	/* Set Output Data Rate */
	lps22hh_data_rate_set(&dev_ctx_lps22hh, LPS22HH_200_Hz);
 800134c:	f107 030c 	add.w	r3, r7, #12
 8001350:	2107      	movs	r1, #7
 8001352:	4618      	mov	r0, r3
 8001354:	f000 f932 	bl	80015bc <lps22hh_data_rate_set>

	return dev_ctx_lps22hh;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	461c      	mov	r4, r3
 800135c:	f107 030c 	add.w	r3, r7, #12
 8001360:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001364:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	371c      	adds	r7, #28
 800136c:	46bd      	mov	sp, r7
 800136e:	bd90      	pop	{r4, r7, pc}
 8001370:	08001455 	.word	0x08001455
 8001374:	0800148f 	.word	0x0800148f
 8001378:	200006c0 	.word	0x200006c0
 800137c:	20000254 	.word	0x20000254
 8001380:	40020800 	.word	0x40020800
 8001384:	20000255 	.word	0x20000255

08001388 <get_pressure>:

void get_pressure(stmdev_ctx_t dev_ctx_lps22hh, float *pressure){
 8001388:	b590      	push	{r4, r7, lr}
 800138a:	b087      	sub	sp, #28
 800138c:	af00      	add	r7, sp, #0
 800138e:	1d3c      	adds	r4, r7, #4
 8001390:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001394:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	lps22hh_reg_t reg;
	lps22hh_read_reg(&dev_ctx_lps22hh, LPS22HH_STATUS, (uint8_t *)&reg, 1);
 8001396:	f107 0214 	add.w	r2, r7, #20
 800139a:	1d38      	adds	r0, r7, #4
 800139c:	2301      	movs	r3, #1
 800139e:	2127      	movs	r1, #39	; 0x27
 80013a0:	f000 f89d 	bl	80014de <lps22hh_read_reg>

	if (reg.status.p_da) {
 80013a4:	7d3b      	ldrb	r3, [r7, #20]
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d011      	beq.n	80013d4 <get_pressure+0x4c>
 80013b0:	4b0a      	ldr	r3, [pc, #40]	; (80013dc <get_pressure+0x54>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
	  memset(&data_raw_pressure, 0x00, sizeof(uint32_t));
	  lps22hh_pressure_raw_get(&dev_ctx_lps22hh, &data_raw_pressure);
 80013b6:	1d3b      	adds	r3, r7, #4
 80013b8:	4908      	ldr	r1, [pc, #32]	; (80013dc <get_pressure+0x54>)
 80013ba:	4618      	mov	r0, r3
 80013bc:	f000 f94c 	bl	8001658 <lps22hh_pressure_raw_get>
	  *pressure = lps22hh_from_lsb_to_hpa( data_raw_pressure);
 80013c0:	4b06      	ldr	r3, [pc, #24]	; (80013dc <get_pressure+0x54>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f000 f8bb 	bl	8001540 <lps22hh_from_lsb_to_hpa>
 80013ca:	eef0 7a40 	vmov.f32	s15, s0
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80013d4:	bf00      	nop
 80013d6:	371c      	adds	r7, #28
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd90      	pop	{r4, r7, pc}
 80013dc:	20000250 	.word	0x20000250

080013e0 <lsm6dsl_write>:
 *
 */
static int32_t lsm6dsl_write(void *handle, uint8_t reg,
                              uint8_t *bufp,
                              uint16_t len)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af04      	add	r7, sp, #16
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	607a      	str	r2, [r7, #4]
 80013ea:	461a      	mov	r2, r3
 80013ec:	460b      	mov	r3, r1
 80013ee:	72fb      	strb	r3, [r7, #11]
 80013f0:	4613      	mov	r3, r2
 80013f2:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Write(handle, LSM6DSL_I2C_ADD_L, reg,
 80013f4:	7afb      	ldrb	r3, [r7, #11]
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013fc:	9302      	str	r3, [sp, #8]
 80013fe:	893b      	ldrh	r3, [r7, #8]
 8001400:	9301      	str	r3, [sp, #4]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	9300      	str	r3, [sp, #0]
 8001406:	2301      	movs	r3, #1
 8001408:	21d5      	movs	r1, #213	; 0xd5
 800140a:	68f8      	ldr	r0, [r7, #12]
 800140c:	f005 fabe 	bl	800698c <HAL_I2C_Mem_Write>
                    I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 8001410:	2300      	movs	r3, #0
}
 8001412:	4618      	mov	r0, r3
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <lsm6dsl_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t lsm6dsl_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 800141a:	b580      	push	{r7, lr}
 800141c:	b088      	sub	sp, #32
 800141e:	af04      	add	r7, sp, #16
 8001420:	60f8      	str	r0, [r7, #12]
 8001422:	607a      	str	r2, [r7, #4]
 8001424:	461a      	mov	r2, r3
 8001426:	460b      	mov	r3, r1
 8001428:	72fb      	strb	r3, [r7, #11]
 800142a:	4613      	mov	r3, r2
 800142c:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Read(handle, LSM6DSL_I2C_ADD_L, reg,
 800142e:	7afb      	ldrb	r3, [r7, #11]
 8001430:	b29a      	uxth	r2, r3
 8001432:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001436:	9302      	str	r3, [sp, #8]
 8001438:	893b      	ldrh	r3, [r7, #8]
 800143a:	9301      	str	r3, [sp, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	9300      	str	r3, [sp, #0]
 8001440:	2301      	movs	r3, #1
 8001442:	21d5      	movs	r1, #213	; 0xd5
 8001444:	68f8      	ldr	r0, [r7, #12]
 8001446:	f005 fb9b 	bl	8006b80 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 800144a:	2300      	movs	r3, #0
}
 800144c:	4618      	mov	r0, r3
 800144e:	3710      	adds	r7, #16
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}

08001454 <lps22hh_write>:
 *
 */
static int32_t lps22hh_write(void *handle, uint8_t reg,
                              uint8_t *bufp,
                              uint16_t len)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b088      	sub	sp, #32
 8001458:	af04      	add	r7, sp, #16
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	607a      	str	r2, [r7, #4]
 800145e:	461a      	mov	r2, r3
 8001460:	460b      	mov	r3, r1
 8001462:	72fb      	strb	r3, [r7, #11]
 8001464:	4613      	mov	r3, r2
 8001466:	813b      	strh	r3, [r7, #8]

  HAL_I2C_Mem_Write(handle, LPS22HH_I2C_ADD_L, reg,
 8001468:	7afb      	ldrb	r3, [r7, #11]
 800146a:	b29a      	uxth	r2, r3
 800146c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001470:	9302      	str	r3, [sp, #8]
 8001472:	893b      	ldrh	r3, [r7, #8]
 8001474:	9301      	str	r3, [sp, #4]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	9300      	str	r3, [sp, #0]
 800147a:	2301      	movs	r3, #1
 800147c:	21b9      	movs	r1, #185	; 0xb9
 800147e:	68f8      	ldr	r0, [r7, #12]
 8001480:	f005 fa84 	bl	800698c <HAL_I2C_Mem_Write>
                    I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  return 0;
 8001484:	2300      	movs	r3, #0
}
 8001486:	4618      	mov	r0, r3
 8001488:	3710      	adds	r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <lps22hh_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t lps22hh_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	b088      	sub	sp, #32
 8001492:	af04      	add	r7, sp, #16
 8001494:	60f8      	str	r0, [r7, #12]
 8001496:	607a      	str	r2, [r7, #4]
 8001498:	461a      	mov	r2, r3
 800149a:	460b      	mov	r3, r1
 800149c:	72fb      	strb	r3, [r7, #11]
 800149e:	4613      	mov	r3, r2
 80014a0:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LPS22HH_I2C_ADD_L, reg,
 80014a2:	7afb      	ldrb	r3, [r7, #11]
 80014a4:	b29a      	uxth	r2, r3
 80014a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014aa:	9302      	str	r3, [sp, #8]
 80014ac:	893b      	ldrh	r3, [r7, #8]
 80014ae:	9301      	str	r3, [sp, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	9300      	str	r3, [sp, #0]
 80014b4:	2301      	movs	r3, #1
 80014b6:	21b9      	movs	r1, #185	; 0xb9
 80014b8:	68f8      	ldr	r0, [r7, #12]
 80014ba:	f005 fb61 	bl	8006b80 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);

  return 0;
 80014be:	2300      	movs	r3, #0
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <platform_delay>:
 *
 * @param  ms        delay in ms
 *
 */
static void platform_delay(uint32_t ms)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f004 f9b3 	bl	800583c <HAL_Delay>
}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80014de:	b590      	push	{r4, r7, lr}
 80014e0:	b087      	sub	sp, #28
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	60f8      	str	r0, [r7, #12]
 80014e6:	607a      	str	r2, [r7, #4]
 80014e8:	461a      	mov	r2, r3
 80014ea:	460b      	mov	r3, r1
 80014ec:	72fb      	strb	r3, [r7, #11]
 80014ee:	4613      	mov	r3, r2
 80014f0:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	685c      	ldr	r4, [r3, #4]
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	6898      	ldr	r0, [r3, #8]
 80014fa:	893b      	ldrh	r3, [r7, #8]
 80014fc:	7af9      	ldrb	r1, [r7, #11]
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	47a0      	blx	r4
 8001502:	6178      	str	r0, [r7, #20]

  return ret;
 8001504:	697b      	ldr	r3, [r7, #20]
}
 8001506:	4618      	mov	r0, r3
 8001508:	371c      	adds	r7, #28
 800150a:	46bd      	mov	sp, r7
 800150c:	bd90      	pop	{r4, r7, pc}

0800150e <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 800150e:	b590      	push	{r4, r7, lr}
 8001510:	b087      	sub	sp, #28
 8001512:	af00      	add	r7, sp, #0
 8001514:	60f8      	str	r0, [r7, #12]
 8001516:	607a      	str	r2, [r7, #4]
 8001518:	461a      	mov	r2, r3
 800151a:	460b      	mov	r3, r1
 800151c:	72fb      	strb	r3, [r7, #11]
 800151e:	4613      	mov	r3, r2
 8001520:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681c      	ldr	r4, [r3, #0]
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	6898      	ldr	r0, [r3, #8]
 800152a:	893b      	ldrh	r3, [r7, #8]
 800152c:	7af9      	ldrb	r1, [r7, #11]
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	47a0      	blx	r4
 8001532:	6178      	str	r0, [r7, #20]

  return ret;
 8001534:	697b      	ldr	r3, [r7, #20]
}
 8001536:	4618      	mov	r0, r3
 8001538:	371c      	adds	r7, #28
 800153a:	46bd      	mov	sp, r7
 800153c:	bd90      	pop	{r4, r7, pc}
	...

08001540 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	ee07 3a90 	vmov	s15, r3
 800154e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001552:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800156c <lps22hh_from_lsb_to_hpa+0x2c>
 8001556:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800155a:	eef0 7a66 	vmov.f32	s15, s13
}
 800155e:	eeb0 0a67 	vmov.f32	s0, s15
 8001562:	370c      	adds	r7, #12
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr
 800156c:	49800000 	.word	0x49800000

08001570 <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	460b      	mov	r3, r1
 800157a:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 800157c:	f107 0208 	add.w	r2, r7, #8
 8001580:	2301      	movs	r3, #1
 8001582:	2110      	movs	r1, #16
 8001584:	6878      	ldr	r0, [r7, #4]
 8001586:	f7ff ffaa 	bl	80014de <lps22hh_read_reg>
 800158a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d10f      	bne.n	80015b2 <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8001592:	78fb      	ldrb	r3, [r7, #3]
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	b2da      	uxtb	r2, r3
 800159a:	7a3b      	ldrb	r3, [r7, #8]
 800159c:	f362 0341 	bfi	r3, r2, #1, #1
 80015a0:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 80015a2:	f107 0208 	add.w	r2, r7, #8
 80015a6:	2301      	movs	r3, #1
 80015a8:	2110      	movs	r1, #16
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f7ff ffaf 	bl	800150e <lps22hh_write_reg>
 80015b0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80015b2:	68fb      	ldr	r3, [r7, #12]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3710      	adds	r7, #16
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	460b      	mov	r3, r1
 80015c6:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 80015c8:	f107 0210 	add.w	r2, r7, #16
 80015cc:	2301      	movs	r3, #1
 80015ce:	2110      	movs	r1, #16
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7ff ff84 	bl	80014de <lps22hh_read_reg>
 80015d6:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d107      	bne.n	80015ee <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 80015de:	f107 020c 	add.w	r2, r7, #12
 80015e2:	2301      	movs	r3, #1
 80015e4:	2111      	movs	r1, #17
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f7ff ff79 	bl	80014de <lps22hh_read_reg>
 80015ec:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d10f      	bne.n	8001614 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 80015f4:	78fb      	ldrb	r3, [r7, #3]
 80015f6:	f003 0307 	and.w	r3, r3, #7
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	7c3b      	ldrb	r3, [r7, #16]
 80015fe:	f362 1306 	bfi	r3, r2, #4, #3
 8001602:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8001604:	f107 0210 	add.w	r2, r7, #16
 8001608:	2301      	movs	r3, #1
 800160a:	2110      	movs	r1, #16
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f7ff ff7e 	bl	800150e <lps22hh_write_reg>
 8001612:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d119      	bne.n	800164e <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 800161a:	78fb      	ldrb	r3, [r7, #3]
 800161c:	091b      	lsrs	r3, r3, #4
 800161e:	f003 0301 	and.w	r3, r3, #1
 8001622:	b2da      	uxtb	r2, r3
 8001624:	7b3b      	ldrb	r3, [r7, #12]
 8001626:	f362 0341 	bfi	r3, r2, #1, #1
 800162a:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 800162c:	78fb      	ldrb	r3, [r7, #3]
 800162e:	08db      	lsrs	r3, r3, #3
 8001630:	f003 0301 	and.w	r3, r3, #1
 8001634:	b2da      	uxtb	r2, r3
 8001636:	7b3b      	ldrb	r3, [r7, #12]
 8001638:	f362 0300 	bfi	r3, r2, #0, #1
 800163c:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 800163e:	f107 020c 	add.w	r2, r7, #12
 8001642:	2301      	movs	r3, #1
 8001644:	2111      	movs	r1, #17
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f7ff ff61 	bl	800150e <lps22hh_write_reg>
 800164c:	6178      	str	r0, [r7, #20]
  }

  return ret;
 800164e:	697b      	ldr	r3, [r7, #20]
}
 8001650:	4618      	mov	r0, r3
 8001652:	3718      	adds	r7, #24
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 8001662:	f107 0208 	add.w	r2, r7, #8
 8001666:	2303      	movs	r3, #3
 8001668:	2128      	movs	r1, #40	; 0x28
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f7ff ff37 	bl	80014de <lps22hh_read_reg>
 8001670:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 8001672:	7abb      	ldrb	r3, [r7, #10]
 8001674:	461a      	mov	r2, r3
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	021b      	lsls	r3, r3, #8
 8001680:	7a7a      	ldrb	r2, [r7, #9]
 8001682:	441a      	add	r2, r3
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	021b      	lsls	r3, r3, #8
 800168e:	7a3a      	ldrb	r2, [r7, #8]
 8001690:	441a      	add	r2, r3
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	021a      	lsls	r2, r3, #8
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	601a      	str	r2, [r3, #0]

  return ret;
 80016a0:	68fb      	ldr	r3, [r7, #12]
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b084      	sub	sp, #16
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
 80016b2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 80016b4:	2301      	movs	r3, #1
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	210f      	movs	r1, #15
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f7ff ff0f 	bl	80014de <lps22hh_read_reg>
 80016c0:	60f8      	str	r0, [r7, #12]

  return ret;
 80016c2:	68fb      	ldr	r3, [r7, #12]
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	460b      	mov	r3, r1
 80016d6:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80016d8:	f107 0208 	add.w	r2, r7, #8
 80016dc:	2301      	movs	r3, #1
 80016de:	2111      	movs	r1, #17
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f7ff fefc 	bl	80014de <lps22hh_read_reg>
 80016e6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d10f      	bne.n	800170e <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 80016ee:	78fb      	ldrb	r3, [r7, #3]
 80016f0:	f003 0301 	and.w	r3, r3, #1
 80016f4:	b2da      	uxtb	r2, r3
 80016f6:	7a3b      	ldrb	r3, [r7, #8]
 80016f8:	f362 0382 	bfi	r3, r2, #2, #1
 80016fc:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80016fe:	f107 0208 	add.w	r2, r7, #8
 8001702:	2301      	movs	r3, #1
 8001704:	2111      	movs	r1, #17
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f7ff ff01 	bl	800150e <lps22hh_write_reg>
 800170c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800170e:	68fb      	ldr	r3, [r7, #12]
}
 8001710:	4618      	mov	r0, r3
 8001712:	3710      	adds	r7, #16
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8001722:	f107 0208 	add.w	r2, r7, #8
 8001726:	2301      	movs	r3, #1
 8001728:	2111      	movs	r1, #17
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f7ff fed7 	bl	80014de <lps22hh_read_reg>
 8001730:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 8001732:	7a3b      	ldrb	r3, [r7, #8]
 8001734:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001738:	b2db      	uxtb	r3, r3
 800173a:	461a      	mov	r2, r3
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	701a      	strb	r2, [r3, #0]

  return ret;
 8001740:	68fb      	ldr	r3, [r7, #12]
}
 8001742:	4618      	mov	r0, r3
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <lsm6dsl_read_reg>:
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 800174a:	b590      	push	{r4, r7, lr}
 800174c:	b087      	sub	sp, #28
 800174e:	af00      	add	r7, sp, #0
 8001750:	60f8      	str	r0, [r7, #12]
 8001752:	607a      	str	r2, [r7, #4]
 8001754:	461a      	mov	r2, r3
 8001756:	460b      	mov	r3, r1
 8001758:	72fb      	strb	r3, [r7, #11]
 800175a:	4613      	mov	r3, r2
 800175c:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	685c      	ldr	r4, [r3, #4]
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	6898      	ldr	r0, [r3, #8]
 8001766:	893b      	ldrh	r3, [r7, #8]
 8001768:	7af9      	ldrb	r1, [r7, #11]
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	47a0      	blx	r4
 800176e:	6178      	str	r0, [r7, #20]

  return ret;
 8001770:	697b      	ldr	r3, [r7, #20]
}
 8001772:	4618      	mov	r0, r3
 8001774:	371c      	adds	r7, #28
 8001776:	46bd      	mov	sp, r7
 8001778:	bd90      	pop	{r4, r7, pc}

0800177a <lsm6dsl_write_reg>:
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 800177a:	b590      	push	{r4, r7, lr}
 800177c:	b087      	sub	sp, #28
 800177e:	af00      	add	r7, sp, #0
 8001780:	60f8      	str	r0, [r7, #12]
 8001782:	607a      	str	r2, [r7, #4]
 8001784:	461a      	mov	r2, r3
 8001786:	460b      	mov	r3, r1
 8001788:	72fb      	strb	r3, [r7, #11]
 800178a:	4613      	mov	r3, r2
 800178c:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681c      	ldr	r4, [r3, #0]
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	6898      	ldr	r0, [r3, #8]
 8001796:	893b      	ldrh	r3, [r7, #8]
 8001798:	7af9      	ldrb	r1, [r7, #11]
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	47a0      	blx	r4
 800179e:	6178      	str	r0, [r7, #20]

  return ret;
 80017a0:	697b      	ldr	r3, [r7, #20]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	371c      	adds	r7, #28
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd90      	pop	{r4, r7, pc}
	...

080017ac <lsm6dsl_from_fs8g_to_mg>:
{
  return ((float_t)lsb * 0.122f);
}

float_t lsm6dsl_from_fs8g_to_mg(int16_t lsb)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.244f);
 80017b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017ba:	ee07 3a90 	vmov	s15, r3
 80017be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017c2:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80017d8 <lsm6dsl_from_fs8g_to_mg+0x2c>
 80017c6:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80017ca:	eeb0 0a67 	vmov.f32	s0, s15
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	3e79db23 	.word	0x3e79db23

080017dc <lsm6dsl_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsl_from_fs2000dps_to_mdps(int16_t lsb)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 80017e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017ea:	ee07 3a90 	vmov	s15, r3
 80017ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017f2:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001808 <lsm6dsl_from_fs2000dps_to_mdps+0x2c>
 80017f6:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80017fa:	eeb0 0a67 	vmov.f32	s0, s15
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	428c0000 	.word	0x428c0000

0800180c <lsm6dsl_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t val)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	460b      	mov	r3, r1
 8001816:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8001818:	f107 0208 	add.w	r2, r7, #8
 800181c:	2301      	movs	r3, #1
 800181e:	2110      	movs	r1, #16
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f7ff ff92 	bl	800174a <lsm6dsl_read_reg>
 8001826:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d10f      	bne.n	800184e <lsm6dsl_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t) val;
 800182e:	78fb      	ldrb	r3, [r7, #3]
 8001830:	f003 0303 	and.w	r3, r3, #3
 8001834:	b2da      	uxtb	r2, r3
 8001836:	7a3b      	ldrb	r3, [r7, #8]
 8001838:	f362 0383 	bfi	r3, r2, #2, #2
 800183c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 800183e:	f107 0208 	add.w	r2, r7, #8
 8001842:	2301      	movs	r3, #1
 8001844:	2110      	movs	r1, #16
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f7ff ff97 	bl	800177a <lsm6dsl_write_reg>
 800184c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800184e:	68fb      	ldr	r3, [r7, #12]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3710      	adds	r7, #16
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <lsm6dsl_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t val)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	460b      	mov	r3, r1
 8001862:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8001864:	f107 0208 	add.w	r2, r7, #8
 8001868:	2301      	movs	r3, #1
 800186a:	2110      	movs	r1, #16
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	f7ff ff6c 	bl	800174a <lsm6dsl_read_reg>
 8001872:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d10f      	bne.n	800189a <lsm6dsl_xl_data_rate_set+0x42>
  {
    ctrl1_xl.odr_xl = (uint8_t) val;
 800187a:	78fb      	ldrb	r3, [r7, #3]
 800187c:	f003 030f 	and.w	r3, r3, #15
 8001880:	b2da      	uxtb	r2, r3
 8001882:	7a3b      	ldrb	r3, [r7, #8]
 8001884:	f362 1307 	bfi	r3, r2, #4, #4
 8001888:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 800188a:	f107 0208 	add.w	r2, r7, #8
 800188e:	2301      	movs	r3, #1
 8001890:	2110      	movs	r1, #16
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff ff71 	bl	800177a <lsm6dsl_write_reg>
 8001898:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800189a:	68fb      	ldr	r3, [r7, #12]
}
 800189c:	4618      	mov	r0, r3
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <lsm6dsl_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t val)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	460b      	mov	r3, r1
 80018ae:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80018b0:	f107 0208 	add.w	r2, r7, #8
 80018b4:	2301      	movs	r3, #1
 80018b6:	2111      	movs	r1, #17
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff ff46 	bl	800174a <lsm6dsl_read_reg>
 80018be:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d10f      	bne.n	80018e6 <lsm6dsl_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t) val;
 80018c6:	78fb      	ldrb	r3, [r7, #3]
 80018c8:	f003 0307 	and.w	r3, r3, #7
 80018cc:	b2da      	uxtb	r2, r3
 80018ce:	7a3b      	ldrb	r3, [r7, #8]
 80018d0:	f362 0343 	bfi	r3, r2, #1, #3
 80018d4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80018d6:	f107 0208 	add.w	r2, r7, #8
 80018da:	2301      	movs	r3, #1
 80018dc:	2111      	movs	r1, #17
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f7ff ff4b 	bl	800177a <lsm6dsl_write_reg>
 80018e4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80018e6:	68fb      	ldr	r3, [r7, #12]
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3710      	adds	r7, #16
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <lsm6dsl_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_g_t val)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	460b      	mov	r3, r1
 80018fa:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80018fc:	f107 0208 	add.w	r2, r7, #8
 8001900:	2301      	movs	r3, #1
 8001902:	2111      	movs	r1, #17
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7ff ff20 	bl	800174a <lsm6dsl_read_reg>
 800190a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d10f      	bne.n	8001932 <lsm6dsl_gy_data_rate_set+0x42>
  {
    ctrl2_g.odr_g = (uint8_t) val;
 8001912:	78fb      	ldrb	r3, [r7, #3]
 8001914:	f003 030f 	and.w	r3, r3, #15
 8001918:	b2da      	uxtb	r2, r3
 800191a:	7a3b      	ldrb	r3, [r7, #8]
 800191c:	f362 1307 	bfi	r3, r2, #4, #4
 8001920:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8001922:	f107 0208 	add.w	r2, r7, #8
 8001926:	2301      	movs	r3, #1
 8001928:	2111      	movs	r1, #17
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f7ff ff25 	bl	800177a <lsm6dsl_write_reg>
 8001930:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001932:	68fb      	ldr	r3, [r7, #12]
}
 8001934:	4618      	mov	r0, r3
 8001936:	3710      	adds	r7, #16
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}

0800193c <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	460b      	mov	r3, r1
 8001946:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001948:	f107 0208 	add.w	r2, r7, #8
 800194c:	2301      	movs	r3, #1
 800194e:	2112      	movs	r1, #18
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f7ff fefa 	bl	800174a <lsm6dsl_read_reg>
 8001956:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d10f      	bne.n	800197e <lsm6dsl_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = val;
 800195e:	78fb      	ldrb	r3, [r7, #3]
 8001960:	f003 0301 	and.w	r3, r3, #1
 8001964:	b2da      	uxtb	r2, r3
 8001966:	7a3b      	ldrb	r3, [r7, #8]
 8001968:	f362 1386 	bfi	r3, r2, #6, #1
 800196c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800196e:	f107 0208 	add.w	r2, r7, #8
 8001972:	2301      	movs	r3, #1
 8001974:	2112      	movs	r1, #18
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7ff feff 	bl	800177a <lsm6dsl_write_reg>
 800197c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800197e:	68fb      	ldr	r3, [r7, #12]
}
 8001980:	4618      	mov	r0, r3
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}

08001988 <lsm6dsl_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
  lsm6dsl_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_STATUS_REG,
 8001992:	f107 0208 	add.w	r2, r7, #8
 8001996:	2301      	movs	r3, #1
 8001998:	211e      	movs	r1, #30
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f7ff fed5 	bl	800174a <lsm6dsl_read_reg>
 80019a0:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 80019a2:	7a3b      	ldrb	r3, [r7, #8]
 80019a4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	461a      	mov	r2, r3
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	701a      	strb	r2, [r3, #0]

  return ret;
 80019b0:	68fb      	ldr	r3, [r7, #12]
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3710      	adds	r7, #16
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <lsm6dsl_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b084      	sub	sp, #16
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
 80019c2:	6039      	str	r1, [r7, #0]
  lsm6dsl_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_STATUS_REG,
 80019c4:	f107 0208 	add.w	r2, r7, #8
 80019c8:	2301      	movs	r3, #1
 80019ca:	211e      	movs	r1, #30
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f7ff febc 	bl	800174a <lsm6dsl_read_reg>
 80019d2:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 80019d4:	7a3b      	ldrb	r3, [r7, #8]
 80019d6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	461a      	mov	r2, r3
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	701a      	strb	r2, [r3, #0]

  return ret;
 80019e2:	68fb      	ldr	r3, [r7, #12]
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3710      	adds	r7, #16
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <lsm6dsl_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_G, buff, 6);
 80019f6:	f107 020c 	add.w	r2, r7, #12
 80019fa:	2306      	movs	r3, #6
 80019fc:	2122      	movs	r1, #34	; 0x22
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f7ff fea3 	bl	800174a <lsm6dsl_read_reg>
 8001a04:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8001a06:	7b7b      	ldrb	r3, [r7, #13]
 8001a08:	b21a      	sxth	r2, r3
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	021b      	lsls	r3, r3, #8
 8001a18:	b29a      	uxth	r2, r3
 8001a1a:	7b3b      	ldrb	r3, [r7, #12]
 8001a1c:	b29b      	uxth	r3, r3
 8001a1e:	4413      	add	r3, r2
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	b21a      	sxth	r2, r3
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8001a28:	7bfa      	ldrb	r2, [r7, #15]
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	3302      	adds	r3, #2
 8001a2e:	b212      	sxth	r2, r2
 8001a30:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	3302      	adds	r3, #2
 8001a36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	021b      	lsls	r3, r3, #8
 8001a3e:	b29a      	uxth	r2, r3
 8001a40:	7bbb      	ldrb	r3, [r7, #14]
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	4413      	add	r3, r2
 8001a46:	b29a      	uxth	r2, r3
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	3302      	adds	r3, #2
 8001a4c:	b212      	sxth	r2, r2
 8001a4e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8001a50:	7c7a      	ldrb	r2, [r7, #17]
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	3304      	adds	r3, #4
 8001a56:	b212      	sxth	r2, r2
 8001a58:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	3304      	adds	r3, #4
 8001a5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	021b      	lsls	r3, r3, #8
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	7c3b      	ldrb	r3, [r7, #16]
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	4413      	add	r3, r2
 8001a6e:	b29a      	uxth	r2, r3
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	3304      	adds	r3, #4
 8001a74:	b212      	sxth	r2, r2
 8001a76:	801a      	strh	r2, [r3, #0]

  return ret;
 8001a78:	697b      	ldr	r3, [r7, #20]
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3718      	adds	r7, #24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b086      	sub	sp, #24
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
 8001a8a:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 8001a8c:	f107 020c 	add.w	r2, r7, #12
 8001a90:	2306      	movs	r3, #6
 8001a92:	2128      	movs	r1, #40	; 0x28
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff fe58 	bl	800174a <lsm6dsl_read_reg>
 8001a9a:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8001a9c:	7b7b      	ldrb	r3, [r7, #13]
 8001a9e:	b21a      	sxth	r2, r3
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	021b      	lsls	r3, r3, #8
 8001aae:	b29a      	uxth	r2, r3
 8001ab0:	7b3b      	ldrb	r3, [r7, #12]
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	4413      	add	r3, r2
 8001ab6:	b29b      	uxth	r3, r3
 8001ab8:	b21a      	sxth	r2, r3
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8001abe:	7bfa      	ldrb	r2, [r7, #15]
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	3302      	adds	r3, #2
 8001ac4:	b212      	sxth	r2, r2
 8001ac6:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	3302      	adds	r3, #2
 8001acc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	021b      	lsls	r3, r3, #8
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	7bbb      	ldrb	r3, [r7, #14]
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	4413      	add	r3, r2
 8001adc:	b29a      	uxth	r2, r3
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	3302      	adds	r3, #2
 8001ae2:	b212      	sxth	r2, r2
 8001ae4:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8001ae6:	7c7a      	ldrb	r2, [r7, #17]
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	3304      	adds	r3, #4
 8001aec:	b212      	sxth	r2, r2
 8001aee:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	3304      	adds	r3, #4
 8001af4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001af8:	b29b      	uxth	r3, r3
 8001afa:	021b      	lsls	r3, r3, #8
 8001afc:	b29a      	uxth	r2, r3
 8001afe:	7c3b      	ldrb	r3, [r7, #16]
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	4413      	add	r3, r2
 8001b04:	b29a      	uxth	r2, r3
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	3304      	adds	r3, #4
 8001b0a:	b212      	sxth	r2, r2
 8001b0c:	801a      	strh	r2, [r3, #0]

  return ret;
 8001b0e:	697b      	ldr	r3, [r7, #20]
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3718      	adds	r7, #24
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8001b22:	2301      	movs	r3, #1
 8001b24:	683a      	ldr	r2, [r7, #0]
 8001b26:	210f      	movs	r1, #15
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f7ff fe0e 	bl	800174a <lsm6dsl_read_reg>
 8001b2e:	60f8      	str	r0, [r7, #12]

  return ret;
 8001b30:	68fb      	ldr	r3, [r7, #12]
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <lsm6dsl_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b084      	sub	sp, #16
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
 8001b42:	460b      	mov	r3, r1
 8001b44:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001b46:	f107 0208 	add.w	r2, r7, #8
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	2112      	movs	r1, #18
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f7ff fdfb 	bl	800174a <lsm6dsl_read_reg>
 8001b54:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d10f      	bne.n	8001b7c <lsm6dsl_reset_set+0x42>
  {
    ctrl3_c.sw_reset = val;
 8001b5c:	78fb      	ldrb	r3, [r7, #3]
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	b2da      	uxtb	r2, r3
 8001b64:	7a3b      	ldrb	r3, [r7, #8]
 8001b66:	f362 0300 	bfi	r3, r2, #0, #1
 8001b6a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001b6c:	f107 0208 	add.w	r2, r7, #8
 8001b70:	2301      	movs	r3, #1
 8001b72:	2112      	movs	r1, #18
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f7ff fe00 	bl	800177a <lsm6dsl_write_reg>
 8001b7a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <lsm6dsl_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b084      	sub	sp, #16
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
 8001b8e:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001b90:	f107 0208 	add.w	r2, r7, #8
 8001b94:	2301      	movs	r3, #1
 8001b96:	2112      	movs	r1, #18
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f7ff fdd6 	bl	800174a <lsm6dsl_read_reg>
 8001b9e:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8001ba0:	7a3b      	ldrb	r3, [r7, #8]
 8001ba2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	461a      	mov	r2, r3
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	701a      	strb	r2, [r3, #0]

  return ret;
 8001bae:	68fb      	ldr	r3, [r7, #12]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3710      	adds	r7, #16
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <lsm6dsl_xl_lp2_bandwidth_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_lp2_bandwidth_set(stmdev_ctx_t *ctx,
                                     lsm6dsl_input_composite_t val)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl8_xl_t ctrl8_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL8_XL, (uint8_t *)&ctrl8_xl, 1);
 8001bc4:	f107 0208 	add.w	r2, r7, #8
 8001bc8:	2301      	movs	r3, #1
 8001bca:	2117      	movs	r1, #23
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f7ff fdbc 	bl	800174a <lsm6dsl_read_reg>
 8001bd2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d120      	bne.n	8001c1c <lsm6dsl_xl_lp2_bandwidth_set+0x64>
  {
    ctrl8_xl.input_composite = ((uint8_t) val & 0x10U) >> 4;
 8001bda:	78fb      	ldrb	r3, [r7, #3]
 8001bdc:	091b      	lsrs	r3, r3, #4
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	b2da      	uxtb	r2, r3
 8001be4:	7a3b      	ldrb	r3, [r7, #8]
 8001be6:	f362 03c3 	bfi	r3, r2, #3, #1
 8001bea:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hpcf_xl = (uint8_t) val & 0x03U;
 8001bec:	78fb      	ldrb	r3, [r7, #3]
 8001bee:	f003 0303 	and.w	r3, r3, #3
 8001bf2:	b2da      	uxtb	r2, r3
 8001bf4:	7a3b      	ldrb	r3, [r7, #8]
 8001bf6:	f362 1346 	bfi	r3, r2, #5, #2
 8001bfa:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.lpf2_xl_en = 1;
 8001bfc:	7a3b      	ldrb	r3, [r7, #8]
 8001bfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c02:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hp_slope_xl_en = 0;
 8001c04:	7a3b      	ldrb	r3, [r7, #8]
 8001c06:	f36f 0382 	bfc	r3, #2, #1
 8001c0a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL8_XL, (uint8_t *)&ctrl8_xl, 1);
 8001c0c:	f107 0208 	add.w	r2, r7, #8
 8001c10:	2301      	movs	r3, #1
 8001c12:	2117      	movs	r1, #23
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f7ff fdb0 	bl	800177a <lsm6dsl_write_reg>
 8001c1a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <lsm6dsl_gy_band_pass_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_band_pass_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_lpf1_sel_g_t val)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
 8001c2e:	460b      	mov	r3, r1
 8001c30:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl4_c_t ctrl4_c;
  lsm6dsl_ctrl6_c_t ctrl6_c;
  lsm6dsl_ctrl7_g_t ctrl7_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 8001c32:	f107 0208 	add.w	r2, r7, #8
 8001c36:	2301      	movs	r3, #1
 8001c38:	2116      	movs	r1, #22
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f7ff fd85 	bl	800174a <lsm6dsl_read_reg>
 8001c40:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d157      	bne.n	8001cf8 <lsm6dsl_gy_band_pass_set+0xd2>
  {
    ctrl7_g.hpm_g  = ((uint8_t)val & 0x30U) >> 4;
 8001c48:	78fb      	ldrb	r3, [r7, #3]
 8001c4a:	091b      	lsrs	r3, r3, #4
 8001c4c:	f003 0303 	and.w	r3, r3, #3
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	7a3b      	ldrb	r3, [r7, #8]
 8001c54:	f362 1305 	bfi	r3, r2, #4, #2
 8001c58:	723b      	strb	r3, [r7, #8]
    ctrl7_g.hp_en_g = ((uint8_t)val & 0x80U) >> 7;
 8001c5a:	78fb      	ldrb	r3, [r7, #3]
 8001c5c:	09db      	lsrs	r3, r3, #7
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	f003 0301 	and.w	r3, r3, #1
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	7a3b      	ldrb	r3, [r7, #8]
 8001c68:	f362 1386 	bfi	r3, r2, #6, #1
 8001c6c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 8001c6e:	f107 0208 	add.w	r2, r7, #8
 8001c72:	2301      	movs	r3, #1
 8001c74:	2116      	movs	r1, #22
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f7ff fd7f 	bl	800177a <lsm6dsl_write_reg>
 8001c7c:	6178      	str	r0, [r7, #20]

    if (ret == 0)
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d139      	bne.n	8001cf8 <lsm6dsl_gy_band_pass_set+0xd2>
    {
      ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL6_C, (uint8_t *)&ctrl6_c, 1);
 8001c84:	f107 020c 	add.w	r2, r7, #12
 8001c88:	2301      	movs	r3, #1
 8001c8a:	2115      	movs	r1, #21
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f7ff fd5c 	bl	800174a <lsm6dsl_read_reg>
 8001c92:	6178      	str	r0, [r7, #20]

      if (ret == 0)
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d12e      	bne.n	8001cf8 <lsm6dsl_gy_band_pass_set+0xd2>
      {
        ctrl6_c.ftype = (uint8_t)val & 0x03U;
 8001c9a:	78fb      	ldrb	r3, [r7, #3]
 8001c9c:	f003 0303 	and.w	r3, r3, #3
 8001ca0:	b2da      	uxtb	r2, r3
 8001ca2:	7b3b      	ldrb	r3, [r7, #12]
 8001ca4:	f362 0301 	bfi	r3, r2, #0, #2
 8001ca8:	733b      	strb	r3, [r7, #12]
        ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL6_C, (uint8_t *)&ctrl6_c, 1);
 8001caa:	f107 020c 	add.w	r2, r7, #12
 8001cae:	2301      	movs	r3, #1
 8001cb0:	2115      	movs	r1, #21
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f7ff fd61 	bl	800177a <lsm6dsl_write_reg>
 8001cb8:	6178      	str	r0, [r7, #20]

        if (ret == 0)
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d11b      	bne.n	8001cf8 <lsm6dsl_gy_band_pass_set+0xd2>
        {
          ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C,
 8001cc0:	f107 0210 	add.w	r2, r7, #16
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	2113      	movs	r1, #19
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f7ff fd3e 	bl	800174a <lsm6dsl_read_reg>
 8001cce:	6178      	str	r0, [r7, #20]
                                 (uint8_t *)&ctrl4_c, 1);

          if (ret == 0)
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d110      	bne.n	8001cf8 <lsm6dsl_gy_band_pass_set+0xd2>
          {
            ctrl4_c.lpf1_sel_g = ((uint8_t)val & 0x08U) >> 3;
 8001cd6:	78fb      	ldrb	r3, [r7, #3]
 8001cd8:	08db      	lsrs	r3, r3, #3
 8001cda:	f003 0301 	and.w	r3, r3, #1
 8001cde:	b2da      	uxtb	r2, r3
 8001ce0:	7c3b      	ldrb	r3, [r7, #16]
 8001ce2:	f362 0341 	bfi	r3, r2, #1, #1
 8001ce6:	743b      	strb	r3, [r7, #16]
            ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C,
 8001ce8:	f107 0210 	add.w	r2, r7, #16
 8001cec:	2301      	movs	r3, #1
 8001cee:	2113      	movs	r1, #19
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f7ff fd42 	bl	800177a <lsm6dsl_write_reg>
 8001cf6:	6178      	str	r0, [r7, #20]
        }
      }
    }
  }

  return ret;
 8001cf8:	697b      	ldr	r3, [r7, #20]
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3718      	adds	r7, #24
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
	...

08001d04 <radio_tx>:
	#ifdef DEBUG
	HAL_UART_Transmit(&huart8, msg_buffer, size, HAL_MAX_DELAY);
	#endif
}
#else // SRADio
void radio_tx(uint8_t *msg_buffer, uint16_t size) {
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	807b      	strh	r3, [r7, #2]
	TxProtocol(msg_buffer, size);
 8001d10:	887b      	ldrh	r3, [r7, #2]
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	4619      	mov	r1, r3
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f002 fb3e 	bl	8004398 <TxProtocol>

	#ifdef DEBUG
	HAL_UART_Transmit(&huart8, msg_buffer, size, HAL_MAX_DELAY);
 8001d1c:	887a      	ldrh	r2, [r7, #2]
 8001d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d22:	6879      	ldr	r1, [r7, #4]
 8001d24:	4803      	ldr	r0, [pc, #12]	; (8001d34 <radio_tx+0x30>)
 8001d26:	f008 fb7c 	bl	800a422 <HAL_UART_Transmit>
	#endif
}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000d3c 	.word	0x20000d3c

08001d38 <tone>:
#endif

// helper functions for buzzing
void tone(uint32_t duration, uint32_t repeats) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < repeats; i++) {
 8001d42:	2300      	movs	r3, #0
 8001d44:	60fb      	str	r3, [r7, #12]
 8001d46:	e013      	b.n	8001d70 <tone+0x38>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001d48:	2108      	movs	r1, #8
 8001d4a:	480e      	ldr	r0, [pc, #56]	; (8001d84 <tone+0x4c>)
 8001d4c:	f007 fc22 	bl	8009594 <HAL_TIM_PWM_Start>
		HAL_Delay(duration);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f003 fd73 	bl	800583c <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8001d56:	2108      	movs	r1, #8
 8001d58:	480a      	ldr	r0, [pc, #40]	; (8001d84 <tone+0x4c>)
 8001d5a:	f007 fc59 	bl	8009610 <HAL_TIM_PWM_Stop>
		if (repeats > 1)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d902      	bls.n	8001d6a <tone+0x32>
			HAL_Delay(duration);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f003 fd69 	bl	800583c <HAL_Delay>
	for (uint32_t i = 0; i < repeats; i++) {
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	60fb      	str	r3, [r7, #12]
 8001d70:	68fa      	ldr	r2, [r7, #12]
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d3e7      	bcc.n	8001d48 <tone+0x10>
	}
}
 8001d78:	bf00      	nop
 8001d7a:	bf00      	nop
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000dc8 	.word	0x20000dc8

08001d88 <buzz_success>:
void buzz_success() { tone(BUZZ_SUCCESS_DURATION, BUZZ_SUCCESS_REPEATS); };
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	2101      	movs	r1, #1
 8001d8e:	2032      	movs	r0, #50	; 0x32
 8001d90:	f7ff ffd2 	bl	8001d38 <tone>
 8001d94:	bf00      	nop
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <buzz_failure>:
void buzz_failure() { tone(BUZZ_FAILURE_DURATION, BUZZ_FAILURE_REPEATS); };
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	2101      	movs	r1, #1
 8001d9e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001da2:	f7ff ffc9 	bl	8001d38 <tone>
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
	...

08001dac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001db0:	b0ad      	sub	sp, #180	; 0xb4
 8001db2:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001db4:	f003 fcd0 	bl	8005758 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001db8:	f000 fc46 	bl	8002648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dbc:	f000 ffd6 	bl	8002d6c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001dc0:	f000 fcc4 	bl	800274c <MX_ADC1_Init>
  MX_I2C2_Init();
 8001dc4:	f000 fd14 	bl	80027f0 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001dc8:	f000 fd52 	bl	8002870 <MX_I2C3_Init>
  MX_SPI2_Init();
 8001dcc:	f000 fdea 	bl	80029a4 <MX_SPI2_Init>
  MX_SPI4_Init();
 8001dd0:	f000 fe1e 	bl	8002a10 <MX_SPI4_Init>
  MX_SPI5_Init();
 8001dd4:	f000 fe52 	bl	8002a7c <MX_SPI5_Init>
  MX_TIM2_Init();
 8001dd8:	f000 fe86 	bl	8002ae8 <MX_TIM2_Init>
  MX_UART8_Init();
 8001ddc:	f000 ff48 	bl	8002c70 <MX_UART8_Init>
  MX_USART3_UART_Init();
 8001de0:	f000 ff70 	bl	8002cc4 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001de4:	f000 ff98 	bl	8002d18 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8001de8:	f009 f9da 	bl	800b1a0 <MX_FATFS_Init>
  MX_RTC_Init();
 8001dec:	f000 fd80 	bl	80028f0 <MX_RTC_Init>
  MX_TIM4_Init();
 8001df0:	f000 fef0 	bl	8002bd4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  // FLASH set CS, WP and IO3 pins high
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, SET);
 8001df4:	2201      	movs	r2, #1
 8001df6:	2140      	movs	r1, #64	; 0x40
 8001df8:	4867      	ldr	r0, [pc, #412]	; (8001f98 <main+0x1ec>)
 8001dfa:	f004 fc37 	bl	800666c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FLASH_WP_GPIO_Port, FLASH_WP_Pin, SET);
 8001dfe:	2201      	movs	r2, #1
 8001e00:	2120      	movs	r1, #32
 8001e02:	4865      	ldr	r0, [pc, #404]	; (8001f98 <main+0x1ec>)
 8001e04:	f004 fc32 	bl	800666c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FLASH_IO3_GPIO_Port, FLASH_IO3_Pin, SET);
 8001e08:	2201      	movs	r2, #1
 8001e0a:	2110      	movs	r1, #16
 8001e0c:	4862      	ldr	r0, [pc, #392]	; (8001f98 <main+0x1ec>)
 8001e0e:	f004 fc2d 	bl	800666c <HAL_GPIO_WritePin>

  // reset LEDs
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 8001e12:	2200      	movs	r2, #0
 8001e14:	2102      	movs	r1, #2
 8001e16:	4861      	ldr	r0, [pc, #388]	; (8001f9c <main+0x1f0>)
 8001e18:	f004 fc28 	bl	800666c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	2104      	movs	r1, #4
 8001e20:	485e      	ldr	r0, [pc, #376]	; (8001f9c <main+0x1f0>)
 8001e22:	f004 fc23 	bl	800666c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, RESET);
 8001e26:	2200      	movs	r2, #0
 8001e28:	2108      	movs	r1, #8
 8001e2a:	485c      	ldr	r0, [pc, #368]	; (8001f9c <main+0x1f0>)
 8001e2c:	f004 fc1e 	bl	800666c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LEDF_GPIO_Port, LEDF_Pin, RESET);
 8001e30:	2200      	movs	r2, #0
 8001e32:	2108      	movs	r1, #8
 8001e34:	485a      	ldr	r0, [pc, #360]	; (8001fa0 <main+0x1f4>)
 8001e36:	f004 fc19 	bl	800666c <HAL_GPIO_WritePin>

  // reset recovery pyro pins
  HAL_GPIO_WritePin(Rcov_Arm_GPIO_Port, Rcov_Arm_Pin, SET);
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e40:	4858      	ldr	r0, [pc, #352]	; (8001fa4 <main+0x1f8>)
 8001e42:	f004 fc13 	bl	800666c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Rcov_Gate_Drogue_GPIO_Port, Rcov_Gate_Drogue_Pin, RESET);
 8001e46:	2200      	movs	r2, #0
 8001e48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e4c:	4855      	ldr	r0, [pc, #340]	; (8001fa4 <main+0x1f8>)
 8001e4e:	f004 fc0d 	bl	800666c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Rcov_Gate_Main_GPIO_Port, Rcov_Gate_Main_Pin, RESET);
 8001e52:	2200      	movs	r2, #0
 8001e54:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001e58:	4852      	ldr	r0, [pc, #328]	; (8001fa4 <main+0x1f8>)
 8001e5a:	f004 fc07 	bl	800666c <HAL_GPIO_WritePin>

  // reset prop pyro pins
  HAL_GPIO_WritePin(Prop_Pyro_Arming_GPIO_Port, Prop_Pyro_Arming_Pin, RESET);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2102      	movs	r1, #2
 8001e62:	4850      	ldr	r0, [pc, #320]	; (8001fa4 <main+0x1f8>)
 8001e64:	f004 fc02 	bl	800666c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Prop_Gate_1_GPIO_Port, Prop_Gate_1_Pin, RESET);
 8001e68:	2200      	movs	r2, #0
 8001e6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e6e:	484e      	ldr	r0, [pc, #312]	; (8001fa8 <main+0x1fc>)
 8001e70:	f004 fbfc 	bl	800666c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Prop_Gate_2_GPIO_Port, Prop_Gate_2_Pin, RESET);
 8001e74:	2200      	movs	r2, #0
 8001e76:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e7a:	484b      	ldr	r0, [pc, #300]	; (8001fa8 <main+0x1fc>)
 8001e7c:	f004 fbf6 	bl	800666c <HAL_GPIO_WritePin>

  // reset 12 V buck converter enable pin (disable converter)
  HAL_GPIO_WritePin(PM_12V_EN_GPIO_Port, PM_12V_EN_Pin, RESET);
 8001e80:	2200      	movs	r2, #0
 8001e82:	2104      	movs	r1, #4
 8001e84:	4849      	ldr	r0, [pc, #292]	; (8001fac <main+0x200>)
 8001e86:	f004 fbf1 	bl	800666c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Vent_Valve_EN_GPIO_Port, Vent_Valve_EN_Pin, RESET);
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	2180      	movs	r1, #128	; 0x80
 8001e8e:	4847      	ldr	r0, [pc, #284]	; (8001fac <main+0x200>)
 8001e90:	f004 fbec 	bl	800666c <HAL_GPIO_WritePin>

  // reset payload EN signal
  HAL_GPIO_WritePin(Payload_EN_GPIO_Port, Payload_EN_Pin, RESET);
 8001e94:	2200      	movs	r2, #0
 8001e96:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e9a:	4844      	ldr	r0, [pc, #272]	; (8001fac <main+0x200>)
 8001e9c:	f004 fbe6 	bl	800666c <HAL_GPIO_WritePin>

  // set CS pin for thermocouple chip high (SPI idle CS is high)
  HAL_GPIO_WritePin(TH_CS_GPIO_Port, TH_CS_Pin, SET);
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ea6:	4841      	ldr	r0, [pc, #260]	; (8001fac <main+0x200>)
 8001ea8:	f004 fbe0 	bl	800666c <HAL_GPIO_WritePin>

  // set power off for VR
  HAL_GPIO_WritePin(VR_CTRL_PWR_GPIO_Port, VR_CTRL_PWR_Pin, RESET);
 8001eac:	2200      	movs	r2, #0
 8001eae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001eb2:	483c      	ldr	r0, [pc, #240]	; (8001fa4 <main+0x1f8>)
 8001eb4:	f004 fbda 	bl	800666c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(VR_CTRL_REC_GPIO_Port, VR_CTRL_REC_Pin, RESET);
 8001eb8:	2200      	movs	r2, #0
 8001eba:	2180      	movs	r1, #128	; 0x80
 8001ebc:	4836      	ldr	r0, [pc, #216]	; (8001f98 <main+0x1ec>)
 8001ebe:	f004 fbd5 	bl	800666c <HAL_GPIO_WritePin>


#ifndef USING_XTEND
  set_hspi(hspi2);
 8001ec2:	4c3b      	ldr	r4, [pc, #236]	; (8001fb0 <main+0x204>)
 8001ec4:	4668      	mov	r0, sp
 8001ec6:	f104 0310 	add.w	r3, r4, #16
 8001eca:	2248      	movs	r2, #72	; 0x48
 8001ecc:	4619      	mov	r1, r3
 8001ece:	f00c fc49 	bl	800e764 <memcpy>
 8001ed2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ed6:	f002 f933 	bl	8004140 <set_hspi>
  set_NSS_pin(SX_NSS_GPIO_Port, SX_NSS_Pin);
 8001eda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ede:	4835      	ldr	r0, [pc, #212]	; (8001fb4 <main+0x208>)
 8001ee0:	f002 f8d6 	bl	8004090 <set_NSS_pin>
  set_BUSY_pin(SX_BUSY_GPIO_Port, SX_BUSY_Pin);
 8001ee4:	2108      	movs	r1, #8
 8001ee6:	482f      	ldr	r0, [pc, #188]	; (8001fa4 <main+0x1f8>)
 8001ee8:	f002 f8e8 	bl	80040bc <set_BUSY_pin>
  set_NRESET_pin(SX_RST_GPIO_Port, SX_RST_Pin);
 8001eec:	2104      	movs	r1, #4
 8001eee:	482d      	ldr	r0, [pc, #180]	; (8001fa4 <main+0x1f8>)
 8001ef0:	f002 f8fa 	bl	80040e8 <set_NRESET_pin>
  set_DIO1_pin(SX_DIO_GPIO_Port, SX_DIO_Pin);
 8001ef4:	2110      	movs	r1, #16
 8001ef6:	482b      	ldr	r0, [pc, #172]	; (8001fa4 <main+0x1f8>)
 8001ef8:	f002 f90c 	bl	8004114 <set_DIO1_pin>
  Tx_setup();
 8001efc:	f002 f938 	bl	8004170 <Tx_setup>
#endif

  // init i2c sensors and data storage
  dev_ctx_lsm = lsm6dsl_init();
 8001f00:	4c2d      	ldr	r4, [pc, #180]	; (8001fb8 <main+0x20c>)
 8001f02:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff f8ec 	bl	80010e4 <lsm6dsl_init>
 8001f0c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f10:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001f14:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  buzz_success();
 8001f18:	f7ff ff36 	bl	8001d88 <buzz_success>
  HAL_Delay(500);
 8001f1c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001f20:	f003 fc8c 	bl	800583c <HAL_Delay>

  dev_ctx_lps = lps22hh_init();
 8001f24:	4c25      	ldr	r4, [pc, #148]	; (8001fbc <main+0x210>)
 8001f26:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff f9d6 	bl	80012dc <lps22hh_init>
 8001f30:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f34:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001f38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  buzz_success();
 8001f3c:	f7ff ff24 	bl	8001d88 <buzz_success>
  HAL_Delay(500);
 8001f40:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001f44:	f003 fc7a 	bl	800583c <HAL_Delay>

  // init FLASH
  if (!W25qxx_Init()) Error_Handler();
 8001f48:	f003 f81c 	bl	8004f84 <W25qxx_Init>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	f083 0301 	eor.w	r3, r3, #1
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <main+0x1b0>
 8001f58:	f001 fa6c 	bl	8003434 <Error_Handler>
  buzz_success();
 8001f5c:	f7ff ff14 	bl	8001d88 <buzz_success>

  // init sd card with dynamic filename
  fres = sd_init_dynamic_filename("FC", sd_file_header, filename);
 8001f60:	4a17      	ldr	r2, [pc, #92]	; (8001fc0 <main+0x214>)
 8001f62:	4918      	ldr	r1, [pc, #96]	; (8001fc4 <main+0x218>)
 8001f64:	4818      	ldr	r0, [pc, #96]	; (8001fc8 <main+0x21c>)
 8001f66:	f001 fa8b 	bl	8003480 <sd_init_dynamic_filename>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	4b17      	ldr	r3, [pc, #92]	; (8001fcc <main+0x220>)
 8001f70:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK) {
 8001f72:	4b16      	ldr	r3, [pc, #88]	; (8001fcc <main+0x220>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <main+0x1d2>
  		Error_Handler();
 8001f7a:	f001 fa5b 	bl	8003434 <Error_Handler>
  }

  // check if flash empty and write to sd card if not
  int save_flash = save_flash_to_sd();
 8001f7e:	f001 f933 	bl	80031e8 <save_flash_to_sd>
 8001f82:	6538      	str	r0, [r7, #80]	; 0x50
  if (save_flash) {
 8001f84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <main+0x1e2>
	  buzz_failure();
 8001f8a:	f7ff ff05 	bl	8001d98 <buzz_failure>
//	  HAL_Delay(1000000);
//	  VR_Stop_Rec();
//	  buzz_success();

  // get ground altitude
  for (uint8_t i = 0; i < 100; i++) {
 8001f8e:	2300      	movs	r3, #0
 8001f90:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8001f94:	e02d      	b.n	8001ff2 <main+0x246>
 8001f96:	bf00      	nop
 8001f98:	40020c00 	.word	0x40020c00
 8001f9c:	40020800 	.word	0x40020800
 8001fa0:	40020000 	.word	0x40020000
 8001fa4:	40021800 	.word	0x40021800
 8001fa8:	40021400 	.word	0x40021400
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	20000714 	.word	0x20000714
 8001fb4:	40020400 	.word	0x40020400
 8001fb8:	20000e08 	.word	0x20000e08
 8001fbc:	20000e14 	.word	0x20000e14
 8001fc0:	2000045c 	.word	0x2000045c
 8001fc4:	08014ba8 	.word	0x08014ba8
 8001fc8:	080140d0 	.word	0x080140d0
 8001fcc:	20000e20 	.word	0x20000e20
	  alt_ground += getAltitude();
 8001fd0:	f001 f8ba 	bl	8003148 <getAltitude>
 8001fd4:	eeb0 7a40 	vmov.f32	s14, s0
 8001fd8:	4b96      	ldr	r3, [pc, #600]	; (8002234 <main+0x488>)
 8001fda:	edd3 7a00 	vldr	s15, [r3]
 8001fde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe2:	4b94      	ldr	r3, [pc, #592]	; (8002234 <main+0x488>)
 8001fe4:	edc3 7a00 	vstr	s15, [r3]
  for (uint8_t i = 0; i < 100; i++) {
 8001fe8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001fec:	3301      	adds	r3, #1
 8001fee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8001ff2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001ff6:	2b63      	cmp	r3, #99	; 0x63
 8001ff8:	d9ea      	bls.n	8001fd0 <main+0x224>
  }
  alt_ground /= 100.0;
 8001ffa:	4b8e      	ldr	r3, [pc, #568]	; (8002234 <main+0x488>)
 8001ffc:	ed93 7a00 	vldr	s14, [r3]
 8002000:	eddf 6a8d 	vldr	s13, [pc, #564]	; 8002238 <main+0x48c>
 8002004:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002008:	4b8a      	ldr	r3, [pc, #552]	; (8002234 <main+0x488>)
 800200a:	edc3 7a00 	vstr	s15, [r3]
  alt_current = alt_ground;
 800200e:	4b89      	ldr	r3, [pc, #548]	; (8002234 <main+0x488>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a8a      	ldr	r2, [pc, #552]	; (800223c <main+0x490>)
 8002014:	6013      	str	r3, [r2, #0]

  // arming pyro channels
  HAL_GPIO_WritePin(Rcov_Arm_GPIO_Port, Rcov_Arm_Pin, SET);
 8002016:	2201      	movs	r2, #1
 8002018:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800201c:	4888      	ldr	r0, [pc, #544]	; (8002240 <main+0x494>)
 800201e:	f004 fb25 	bl	800666c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Prop_Pyro_Arming_GPIO_Port, Prop_Pyro_Arming_Pin, SET);
 8002022:	2201      	movs	r2, #1
 8002024:	2102      	movs	r1, #2
 8002026:	4886      	ldr	r0, [pc, #536]	; (8002240 <main+0x494>)
 8002028:	f004 fb20 	bl	800666c <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    uint32_t start_tick = HAL_GetTick();
 800202c:	f003 fbfa 	bl	8005824 <HAL_GetTick>
 8002030:	64f8      	str	r0, [r7, #76]	; 0x4c
	    uint32_t end_tick = 0; 	// polled later
 8002032:	2300      	movs	r3, #0
 8002034:	64bb      	str	r3, [r7, #72]	; 0x48
	    uint32_t loop_duration; // end_tick - start_tick

	    buzz_success();
 8002036:	f7ff fea7 	bl	8001d88 <buzz_success>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, SET);
 800203a:	2201      	movs	r2, #1
 800203c:	2102      	movs	r1, #2
 800203e:	4881      	ldr	r0, [pc, #516]	; (8002244 <main+0x498>)
 8002040:	f004 fb14 	bl	800666c <HAL_GPIO_WritePin>

		// -----  GATHER AVIONICS TELEMETRY ----- //
		// lsm6dsl data
		get_acceleration(dev_ctx_lsm, acceleration_mg);
 8002044:	4a80      	ldr	r2, [pc, #512]	; (8002248 <main+0x49c>)
 8002046:	4b81      	ldr	r3, [pc, #516]	; (800224c <main+0x4a0>)
 8002048:	ca07      	ldmia	r2, {r0, r1, r2}
 800204a:	f7ff f8bb 	bl	80011c4 <get_acceleration>
		get_angvelocity(dev_ctx_lsm, angular_rate_mdps);
 800204e:	4a7e      	ldr	r2, [pc, #504]	; (8002248 <main+0x49c>)
 8002050:	4b7f      	ldr	r3, [pc, #508]	; (8002250 <main+0x4a4>)
 8002052:	ca07      	ldmia	r2, {r0, r1, r2}
 8002054:	f7ff f8fc 	bl	8001250 <get_angvelocity>

		// lps22hh data
		alt_current = getAltitude(); // calls get_pressure();
 8002058:	f001 f876 	bl	8003148 <getAltitude>
 800205c:	eef0 7a40 	vmov.f32	s15, s0
 8002060:	4b76      	ldr	r3, [pc, #472]	; (800223c <main+0x490>)
 8002062:	edc3 7a00 	vstr	s15, [r3]
//		get_temperature(dev_ctx_lps, &temperature_degC);

		// rtc data
		HAL_RTC_GetTime(&hrtc, &stimeget, RTC_FORMAT_BIN);
 8002066:	2200      	movs	r2, #0
 8002068:	497a      	ldr	r1, [pc, #488]	; (8002254 <main+0x4a8>)
 800206a:	487b      	ldr	r0, [pc, #492]	; (8002258 <main+0x4ac>)
 800206c:	f006 fafa 	bl	8008664 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sdateget, RTC_FORMAT_BIN); // have to call GetDate for the time to be correct
 8002070:	2200      	movs	r2, #0
 8002072:	497a      	ldr	r1, [pc, #488]	; (800225c <main+0x4b0>)
 8002074:	4878      	ldr	r0, [pc, #480]	; (8002258 <main+0x4ac>)
 8002076:	f006 fbfa 	bl	800886e <HAL_RTC_GetDate>

		// continuity on pyro channels
		continuity = get_continuity();
 800207a:	f001 f96f 	bl	800335c <get_continuity>
 800207e:	4603      	mov	r3, r0
 8002080:	461a      	mov	r2, r3
 8002082:	4b77      	ldr	r3, [pc, #476]	; (8002260 <main+0x4b4>)
 8002084:	701a      	strb	r2, [r3, #0]

		// gps
//		GPS_Poll(&latitude, &longitude, &time);

		// propulsion data (not needed after apogee)
		if (state < FLIGHT_STATE_PRE_MAIN) {
 8002086:	4b77      	ldr	r3, [pc, #476]	; (8002264 <main+0x4b8>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	b2db      	uxtb	r3, r3
 800208c:	2b01      	cmp	r3, #1
 800208e:	d83b      	bhi.n	8002108 <main+0x35c>
			tank_temperature = Max31855_Read_Temp();
 8002090:	f7fe ffbc 	bl	800100c <Max31855_Read_Temp>
 8002094:	eef0 7a40 	vmov.f32	s15, s0
 8002098:	4b73      	ldr	r3, [pc, #460]	; (8002268 <main+0x4bc>)
 800209a:	edc3 7a00 	vstr	s15, [r3]
			tank_pressure = prop_poll_pressure_transducer();
 800209e:	f001 f997 	bl	80033d0 <prop_poll_pressure_transducer>
 80020a2:	eef0 7a40 	vmov.f32	s15, s0
 80020a6:	4b71      	ldr	r3, [pc, #452]	; (800226c <main+0x4c0>)
 80020a8:	edc3 7a00 	vstr	s15, [r3]
			valve_state = HAL_GPIO_ReadPin(IN_Prop_ActuatedVent_Feedback_GPIO_Port, IN_Prop_ActuatedVent_Feedback_Pin);
 80020ac:	2102      	movs	r1, #2
 80020ae:	4870      	ldr	r0, [pc, #448]	; (8002270 <main+0x4c4>)
 80020b0:	f004 fac4 	bl	800663c <HAL_GPIO_ReadPin>
 80020b4:	4603      	mov	r3, r0
 80020b6:	461a      	mov	r2, r3
 80020b8:	4b6e      	ldr	r3, [pc, #440]	; (8002274 <main+0x4c8>)
 80020ba:	701a      	strb	r2, [r3, #0]

			sprintf((char*) msg_buffer_pr, "P,%03.2f,%03.2f,%d,%02d,%02d,%lu,E\r\n",
 80020bc:	4b6b      	ldr	r3, [pc, #428]	; (800226c <main+0x4c0>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7fe fa51 	bl	8000568 <__aeabi_f2d>
 80020c6:	4604      	mov	r4, r0
 80020c8:	460d      	mov	r5, r1
 80020ca:	4b67      	ldr	r3, [pc, #412]	; (8002268 <main+0x4bc>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7fe fa4a 	bl	8000568 <__aeabi_f2d>
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	4966      	ldr	r1, [pc, #408]	; (8002274 <main+0x4c8>)
 80020da:	7809      	ldrb	r1, [r1, #0]
 80020dc:	4608      	mov	r0, r1
					tank_pressure, tank_temperature, valve_state, stimeget.Minutes,
 80020de:	495d      	ldr	r1, [pc, #372]	; (8002254 <main+0x4a8>)
 80020e0:	7849      	ldrb	r1, [r1, #1]
			sprintf((char*) msg_buffer_pr, "P,%03.2f,%03.2f,%d,%02d,%02d,%lu,E\r\n",
 80020e2:	460e      	mov	r6, r1
					stimeget.Seconds, stimeget.SubSeconds);
 80020e4:	495b      	ldr	r1, [pc, #364]	; (8002254 <main+0x4a8>)
 80020e6:	7889      	ldrb	r1, [r1, #2]
			sprintf((char*) msg_buffer_pr, "P,%03.2f,%03.2f,%d,%02d,%02d,%lu,E\r\n",
 80020e8:	62b9      	str	r1, [r7, #40]	; 0x28
 80020ea:	495a      	ldr	r1, [pc, #360]	; (8002254 <main+0x4a8>)
 80020ec:	6849      	ldr	r1, [r1, #4]
 80020ee:	9105      	str	r1, [sp, #20]
 80020f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80020f2:	9104      	str	r1, [sp, #16]
 80020f4:	9603      	str	r6, [sp, #12]
 80020f6:	9002      	str	r0, [sp, #8]
 80020f8:	e9cd 2300 	strd	r2, r3, [sp]
 80020fc:	4622      	mov	r2, r4
 80020fe:	462b      	mov	r3, r5
 8002100:	495d      	ldr	r1, [pc, #372]	; (8002278 <main+0x4cc>)
 8002102:	485e      	ldr	r0, [pc, #376]	; (800227c <main+0x4d0>)
 8002104:	f00d fb0c 	bl	800f720 <siprintf>
		// -----  FORMATTING TELEMETRY ----- //

		// avionics message
		sprintf((char*) msg_buffer_av,
				"S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E\r\n",
				acceleration_mg[0], acceleration_mg[1], acceleration_mg[2],
 8002108:	4b50      	ldr	r3, [pc, #320]	; (800224c <main+0x4a0>)
 800210a:	681b      	ldr	r3, [r3, #0]
		sprintf((char*) msg_buffer_av,
 800210c:	4618      	mov	r0, r3
 800210e:	f7fe fa2b 	bl	8000568 <__aeabi_f2d>
 8002112:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
				acceleration_mg[0], acceleration_mg[1], acceleration_mg[2],
 8002116:	4b4d      	ldr	r3, [pc, #308]	; (800224c <main+0x4a0>)
 8002118:	685b      	ldr	r3, [r3, #4]
		sprintf((char*) msg_buffer_av,
 800211a:	4618      	mov	r0, r3
 800211c:	f7fe fa24 	bl	8000568 <__aeabi_f2d>
 8002120:	e9c7 0108 	strd	r0, r1, [r7, #32]
				acceleration_mg[0], acceleration_mg[1], acceleration_mg[2],
 8002124:	4b49      	ldr	r3, [pc, #292]	; (800224c <main+0x4a0>)
 8002126:	689b      	ldr	r3, [r3, #8]
		sprintf((char*) msg_buffer_av,
 8002128:	4618      	mov	r0, r3
 800212a:	f7fe fa1d 	bl	8000568 <__aeabi_f2d>
 800212e:	e9c7 0106 	strd	r0, r1, [r7, #24]
				angular_rate_mdps[0], angular_rate_mdps[1],
 8002132:	4b47      	ldr	r3, [pc, #284]	; (8002250 <main+0x4a4>)
 8002134:	681b      	ldr	r3, [r3, #0]
		sprintf((char*) msg_buffer_av,
 8002136:	4618      	mov	r0, r3
 8002138:	f7fe fa16 	bl	8000568 <__aeabi_f2d>
 800213c:	e9c7 0104 	strd	r0, r1, [r7, #16]
				angular_rate_mdps[0], angular_rate_mdps[1],
 8002140:	4b43      	ldr	r3, [pc, #268]	; (8002250 <main+0x4a4>)
 8002142:	685b      	ldr	r3, [r3, #4]
		sprintf((char*) msg_buffer_av,
 8002144:	4618      	mov	r0, r3
 8002146:	f7fe fa0f 	bl	8000568 <__aeabi_f2d>
 800214a:	e9c7 0102 	strd	r0, r1, [r7, #8]
				angular_rate_mdps[2], pressure_hPa, latitude, longitude,
 800214e:	4b40      	ldr	r3, [pc, #256]	; (8002250 <main+0x4a4>)
 8002150:	689b      	ldr	r3, [r3, #8]
		sprintf((char*) msg_buffer_av,
 8002152:	4618      	mov	r0, r3
 8002154:	f7fe fa08 	bl	8000568 <__aeabi_f2d>
 8002158:	4605      	mov	r5, r0
 800215a:	460e      	mov	r6, r1
 800215c:	4b48      	ldr	r3, [pc, #288]	; (8002280 <main+0x4d4>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4618      	mov	r0, r3
 8002162:	f7fe fa01 	bl	8000568 <__aeabi_f2d>
 8002166:	4682      	mov	sl, r0
 8002168:	468b      	mov	fp, r1
 800216a:	4b46      	ldr	r3, [pc, #280]	; (8002284 <main+0x4d8>)
 800216c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002170:	4b45      	ldr	r3, [pc, #276]	; (8002288 <main+0x4dc>)
 8002172:	e9d3 0100 	ldrd	r0, r1, [r3]
				stimeget.Minutes, stimeget.Seconds, stimeget.SubSeconds,
 8002176:	4b37      	ldr	r3, [pc, #220]	; (8002254 <main+0x4a8>)
 8002178:	785b      	ldrb	r3, [r3, #1]
		sprintf((char*) msg_buffer_av,
 800217a:	607b      	str	r3, [r7, #4]
				stimeget.Minutes, stimeget.Seconds, stimeget.SubSeconds,
 800217c:	4b35      	ldr	r3, [pc, #212]	; (8002254 <main+0x4a8>)
 800217e:	789b      	ldrb	r3, [r3, #2]
		sprintf((char*) msg_buffer_av,
 8002180:	603b      	str	r3, [r7, #0]
 8002182:	4b34      	ldr	r3, [pc, #208]	; (8002254 <main+0x4a8>)
 8002184:	685c      	ldr	r4, [r3, #4]
 8002186:	4b36      	ldr	r3, [pc, #216]	; (8002260 <main+0x4b4>)
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	b2db      	uxtb	r3, r3
 800218c:	461a      	mov	r2, r3
 800218e:	4b35      	ldr	r3, [pc, #212]	; (8002264 <main+0x4b8>)
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	b2db      	uxtb	r3, r3
 8002194:	9314      	str	r3, [sp, #80]	; 0x50
 8002196:	9213      	str	r2, [sp, #76]	; 0x4c
 8002198:	9412      	str	r4, [sp, #72]	; 0x48
 800219a:	683c      	ldr	r4, [r7, #0]
 800219c:	9411      	str	r4, [sp, #68]	; 0x44
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	9310      	str	r3, [sp, #64]	; 0x40
 80021a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80021a6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 80021aa:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80021ae:	e9cd 5608 	strd	r5, r6, [sp, #32]
 80021b2:	ed97 7b02 	vldr	d7, [r7, #8]
 80021b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80021ba:	ed97 7b04 	vldr	d7, [r7, #16]
 80021be:	ed8d 7b04 	vstr	d7, [sp, #16]
 80021c2:	ed97 7b06 	vldr	d7, [r7, #24]
 80021c6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80021ca:	ed97 7b08 	vldr	d7, [r7, #32]
 80021ce:	ed8d 7b00 	vstr	d7, [sp]
 80021d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80021d6:	492d      	ldr	r1, [pc, #180]	; (800228c <main+0x4e0>)
 80021d8:	482d      	ldr	r0, [pc, #180]	; (8002290 <main+0x4e4>)
 80021da:	f00d faa1 	bl	800f720 <siprintf>
				continuity, state);

		// save to sd and flash
		fres = sd_open_file(filename);
 80021de:	482d      	ldr	r0, [pc, #180]	; (8002294 <main+0x4e8>)
 80021e0:	f001 f9cc 	bl	800357c <sd_open_file>
 80021e4:	4603      	mov	r3, r0
 80021e6:	461a      	mov	r2, r3
 80021e8:	4b2b      	ldr	r3, [pc, #172]	; (8002298 <main+0x4ec>)
 80021ea:	701a      	strb	r2, [r3, #0]
		sd_write(&fil, msg_buffer_av);
 80021ec:	4928      	ldr	r1, [pc, #160]	; (8002290 <main+0x4e4>)
 80021ee:	482b      	ldr	r0, [pc, #172]	; (800229c <main+0x4f0>)
 80021f0:	f001 f9dc 	bl	80035ac <sd_write>
		if (state < FLIGHT_STATE_PRE_MAIN) {
 80021f4:	4b1b      	ldr	r3, [pc, #108]	; (8002264 <main+0x4b8>)
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d803      	bhi.n	8002206 <main+0x45a>
			sd_write(&fil, msg_buffer_pr);
 80021fe:	491f      	ldr	r1, [pc, #124]	; (800227c <main+0x4d0>)
 8002200:	4826      	ldr	r0, [pc, #152]	; (800229c <main+0x4f0>)
 8002202:	f001 f9d3 	bl	80035ac <sd_write>
		}
		f_close(&fil);
 8002206:	4825      	ldr	r0, [pc, #148]	; (800229c <main+0x4f0>)
 8002208:	f00b ff0d 	bl	800e026 <f_close>
//			debug_tx_uart(msg_buffer_av);
//			debug_tx_uart(msg_buffer_pr);
		#endif

		// radio transmission
		switch (state) {
 800220c:	4b15      	ldr	r3, [pc, #84]	; (8002264 <main+0x4b8>)
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	b2db      	uxtb	r3, r3
 8002212:	2b04      	cmp	r3, #4
 8002214:	f200 8209 	bhi.w	800262a <main+0x87e>
 8002218:	a201      	add	r2, pc, #4	; (adr r2, 8002220 <main+0x474>)
 800221a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800221e:	bf00      	nop
 8002220:	080022a1 	.word	0x080022a1
 8002224:	08002351 	.word	0x08002351
 8002228:	08002409 	.word	0x08002409
 800222c:	080024a5 	.word	0x080024a5
 8002230:	080025c9 	.word	0x080025c9
 8002234:	2000046c 	.word	0x2000046c
 8002238:	42c80000 	.word	0x42c80000
 800223c:	20000470 	.word	0x20000470
 8002240:	40021800 	.word	0x40021800
 8002244:	40020800 	.word	0x40020800
 8002248:	20000e08 	.word	0x20000e08
 800224c:	20000258 	.word	0x20000258
 8002250:	20000264 	.word	0x20000264
 8002254:	20000280 	.word	0x20000280
 8002258:	20000c10 	.word	0x20000c10
 800225c:	20000294 	.word	0x20000294
 8002260:	20000257 	.word	0x20000257
 8002264:	20000469 	.word	0x20000469
 8002268:	20000274 	.word	0x20000274
 800226c:	20000278 	.word	0x20000278
 8002270:	40020400 	.word	0x40020400
 8002274:	2000027c 	.word	0x2000027c
 8002278:	080140d4 	.word	0x080140d4
 800227c:	20000428 	.word	0x20000428
 8002280:	20000270 	.word	0x20000270
 8002284:	20000dc0 	.word	0x20000dc0
 8002288:	20000c30 	.word	0x20000c30
 800228c:	080140fc 	.word	0x080140fc
 8002290:	20000360 	.word	0x20000360
 8002294:	2000045c 	.word	0x2000045c
 8002298:	20000e20 	.word	0x20000e20
 800229c:	20000e24 	.word	0x20000e24
		case FLIGHT_STATE_PAD: // launch pad, waiting. prioritize prop data

			// check current state
			if (alt_current - alt_ground > LAUNCH_ALT_CHANGE_THRESHOLD) { // launched
 80022a0:	4bb4      	ldr	r3, [pc, #720]	; (8002574 <main+0x7c8>)
 80022a2:	ed93 7a00 	vldr	s14, [r3]
 80022a6:	4bb4      	ldr	r3, [pc, #720]	; (8002578 <main+0x7cc>)
 80022a8:	edd3 7a00 	vldr	s15, [r3]
 80022ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022b0:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 800257c <main+0x7d0>
 80022b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022bc:	dd16      	ble.n	80022ec <main+0x540>
				state = FLIGHT_STATE_PRE_APOGEE;
 80022be:	4bb0      	ldr	r3, [pc, #704]	; (8002580 <main+0x7d4>)
 80022c0:	2201      	movs	r2, #1
 80022c2:	701a      	strb	r2, [r3, #0]

				HAL_GPIO_WritePin(Prop_Gate_1_GPIO_Port, Prop_Gate_1_Pin, SET);
 80022c4:	2201      	movs	r2, #1
 80022c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022ca:	48ae      	ldr	r0, [pc, #696]	; (8002584 <main+0x7d8>)
 80022cc:	f004 f9ce 	bl	800666c <HAL_GPIO_WritePin>
				fres = sd_open_file(filename);
 80022d0:	48ad      	ldr	r0, [pc, #692]	; (8002588 <main+0x7dc>)
 80022d2:	f001 f953 	bl	800357c <sd_open_file>
 80022d6:	4603      	mov	r3, r0
 80022d8:	461a      	mov	r2, r3
 80022da:	4bac      	ldr	r3, [pc, #688]	; (800258c <main+0x7e0>)
 80022dc:	701a      	strb	r2, [r3, #0]
				sd_write(&fil, "launched\r\n");
 80022de:	49ac      	ldr	r1, [pc, #688]	; (8002590 <main+0x7e4>)
 80022e0:	48ac      	ldr	r0, [pc, #688]	; (8002594 <main+0x7e8>)
 80022e2:	f001 f963 	bl	80035ac <sd_write>
				f_close(&fil);
 80022e6:	48ab      	ldr	r0, [pc, #684]	; (8002594 <main+0x7e8>)
 80022e8:	f00b fe9d 	bl	800e026 <f_close>
			}

			// send prop
//			HAL_UART_Transmit(&huart3, msg_buffer_pr, strlen((char*) msg_buffer_pr), HAL_MAX_DELAY);
			radio_tx(msg_buffer_pr, strlen((char *)msg_buffer_pr));
 80022ec:	48aa      	ldr	r0, [pc, #680]	; (8002598 <main+0x7ec>)
 80022ee:	f7fd ff7f 	bl	80001f0 <strlen>
 80022f2:	4603      	mov	r3, r0
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	4619      	mov	r1, r3
 80022f8:	48a7      	ldr	r0, [pc, #668]	; (8002598 <main+0x7ec>)
 80022fa:	f7ff fd03 	bl	8001d04 <radio_tx>
//			TxProtocol("test\n", 5);

			if (num_radio_transmissions % 1 == 0) {
				// send av
//				HAL_UART_Transmit(&huart3, msg_buffer_av, strlen((char*) msg_buffer_av), HAL_MAX_DELAY);
				radio_tx(msg_buffer_av, strlen((char *)msg_buffer_av));
 80022fe:	48a7      	ldr	r0, [pc, #668]	; (800259c <main+0x7f0>)
 8002300:	f7fd ff76 	bl	80001f0 <strlen>
 8002304:	4603      	mov	r3, r0
 8002306:	b29b      	uxth	r3, r3
 8002308:	4619      	mov	r1, r3
 800230a:	48a4      	ldr	r0, [pc, #656]	; (800259c <main+0x7f0>)
 800230c:	f7ff fcfa 	bl	8001d04 <radio_tx>
			}

			num_radio_transmissions++;
 8002310:	4ba3      	ldr	r3, [pc, #652]	; (80025a0 <main+0x7f4>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	3301      	adds	r3, #1
 8002316:	b2da      	uxtb	r2, r3
 8002318:	4ba1      	ldr	r3, [pc, #644]	; (80025a0 <main+0x7f4>)
 800231a:	701a      	strb	r2, [r3, #0]
			if (num_radio_transmissions == 10) {
 800231c:	4ba0      	ldr	r3, [pc, #640]	; (80025a0 <main+0x7f4>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	2b0a      	cmp	r3, #10
 8002322:	d102      	bne.n	800232a <main+0x57e>
				num_radio_transmissions = 0;
 8002324:	4b9e      	ldr	r3, [pc, #632]	; (80025a0 <main+0x7f4>)
 8002326:	2200      	movs	r2, #0
 8002328:	701a      	strb	r2, [r3, #0]
			}

			// loop timing calculation
			end_tick = HAL_GetTick();
 800232a:	f003 fa7b 	bl	8005824 <HAL_GetTick>
 800232e:	64b8      	str	r0, [r7, #72]	; 0x48
			loop_duration = end_tick - start_tick;
 8002330:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002332:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	647b      	str	r3, [r7, #68]	; 0x44
			if (loop_duration < LOOP_DURATION_PAD) { // ticks in ms, hopefully loop runs at 10 Hz
 8002338:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800233a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800233e:	f080 816f 	bcs.w	8002620 <main+0x874>
				HAL_Delay(LOOP_DURATION_PAD - loop_duration);
 8002342:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002344:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8002348:	4618      	mov	r0, r3
 800234a:	f003 fa77 	bl	800583c <HAL_Delay>
			} // else just go straight back to top of loop

			break;
 800234e:	e167      	b.n	8002620 <main+0x874>

		case FLIGHT_STATE_PRE_APOGEE: // pre-apogee

			// check current state
			if (alt_current > alt_apogee) {
 8002350:	4b88      	ldr	r3, [pc, #544]	; (8002574 <main+0x7c8>)
 8002352:	ed93 7a00 	vldr	s14, [r3]
 8002356:	4b93      	ldr	r3, [pc, #588]	; (80025a4 <main+0x7f8>)
 8002358:	edd3 7a00 	vldr	s15, [r3]
 800235c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002364:	dd07      	ble.n	8002376 <main+0x5ca>
				alt_apogee = alt_current;
 8002366:	4b83      	ldr	r3, [pc, #524]	; (8002574 <main+0x7c8>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a8e      	ldr	r2, [pc, #568]	; (80025a4 <main+0x7f8>)
 800236c:	6013      	str	r3, [r2, #0]
				num_descending_samples = 0;
 800236e:	4b8e      	ldr	r3, [pc, #568]	; (80025a8 <main+0x7fc>)
 8002370:	2200      	movs	r2, #0
 8002372:	701a      	strb	r2, [r3, #0]
 8002374:	e023      	b.n	80023be <main+0x612>
			} else {
				num_descending_samples++;
 8002376:	4b8c      	ldr	r3, [pc, #560]	; (80025a8 <main+0x7fc>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	3301      	adds	r3, #1
 800237c:	b2da      	uxtb	r2, r3
 800237e:	4b8a      	ldr	r3, [pc, #552]	; (80025a8 <main+0x7fc>)
 8002380:	701a      	strb	r2, [r3, #0]

				if (num_descending_samples > APOGEE_NUM_DESCENDING_SAMPLES) {
 8002382:	4b89      	ldr	r3, [pc, #548]	; (80025a8 <main+0x7fc>)
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	2b1e      	cmp	r3, #30
 8002388:	d919      	bls.n	80023be <main+0x612>
					state = FLIGHT_STATE_PRE_MAIN; // passed apogee
 800238a:	4b7d      	ldr	r3, [pc, #500]	; (8002580 <main+0x7d4>)
 800238c:	2202      	movs	r2, #2
 800238e:	701a      	strb	r2, [r3, #0]
					num_descending_samples = 0;
 8002390:	4b85      	ldr	r3, [pc, #532]	; (80025a8 <main+0x7fc>)
 8002392:	2200      	movs	r2, #0
 8002394:	701a      	strb	r2, [r3, #0]

					HAL_GPIO_WritePin(Prop_Gate_2_GPIO_Port, Prop_Gate_2_Pin, SET);
 8002396:	2201      	movs	r2, #1
 8002398:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800239c:	4879      	ldr	r0, [pc, #484]	; (8002584 <main+0x7d8>)
 800239e:	f004 f965 	bl	800666c <HAL_GPIO_WritePin>

					fres = sd_open_file(filename);
 80023a2:	4879      	ldr	r0, [pc, #484]	; (8002588 <main+0x7dc>)
 80023a4:	f001 f8ea 	bl	800357c <sd_open_file>
 80023a8:	4603      	mov	r3, r0
 80023aa:	461a      	mov	r2, r3
 80023ac:	4b77      	ldr	r3, [pc, #476]	; (800258c <main+0x7e0>)
 80023ae:	701a      	strb	r2, [r3, #0]
					sd_write(&fil, "apogee\r\n");
 80023b0:	497e      	ldr	r1, [pc, #504]	; (80025ac <main+0x800>)
 80023b2:	4878      	ldr	r0, [pc, #480]	; (8002594 <main+0x7e8>)
 80023b4:	f001 f8fa 	bl	80035ac <sd_write>
					f_close(&fil);
 80023b8:	4876      	ldr	r0, [pc, #472]	; (8002594 <main+0x7e8>)
 80023ba:	f00b fe34 	bl	800e026 <f_close>
			}

			// transmit avionics and prop at equal priority
//			HAL_UART_Transmit(&huart3, msg_buffer_av, strlen((char*) msg_buffer_av), HAL_MAX_DELAY);
//			HAL_UART_Transmit(&huart3, msg_buffer_pr, strlen((char*) msg_buffer_pr), HAL_MAX_DELAY);
			radio_tx(msg_buffer_av, strlen((char *)msg_buffer_av));
 80023be:	4877      	ldr	r0, [pc, #476]	; (800259c <main+0x7f0>)
 80023c0:	f7fd ff16 	bl	80001f0 <strlen>
 80023c4:	4603      	mov	r3, r0
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	4619      	mov	r1, r3
 80023ca:	4874      	ldr	r0, [pc, #464]	; (800259c <main+0x7f0>)
 80023cc:	f7ff fc9a 	bl	8001d04 <radio_tx>
			radio_tx(msg_buffer_pr, strlen((char *)msg_buffer_pr));
 80023d0:	4871      	ldr	r0, [pc, #452]	; (8002598 <main+0x7ec>)
 80023d2:	f7fd ff0d 	bl	80001f0 <strlen>
 80023d6:	4603      	mov	r3, r0
 80023d8:	b29b      	uxth	r3, r3
 80023da:	4619      	mov	r1, r3
 80023dc:	486e      	ldr	r0, [pc, #440]	; (8002598 <main+0x7ec>)
 80023de:	f7ff fc91 	bl	8001d04 <radio_tx>

			// loop timing calculation
			end_tick = HAL_GetTick();
 80023e2:	f003 fa1f 	bl	8005824 <HAL_GetTick>
 80023e6:	64b8      	str	r0, [r7, #72]	; 0x48
			loop_duration = end_tick - start_tick;
 80023e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80023ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	647b      	str	r3, [r7, #68]	; 0x44
			if (loop_duration < LOOP_DURATION_PRE_APOGEE) {
 80023f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023f2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80023f6:	f080 8115 	bcs.w	8002624 <main+0x878>
				HAL_Delay(LOOP_DURATION_PRE_APOGEE - loop_duration);
 80023fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023fc:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8002400:	4618      	mov	r0, r3
 8002402:	f003 fa1b 	bl	800583c <HAL_Delay>
			} // else just go straight back to top of loop

			break;
 8002406:	e10d      	b.n	8002624 <main+0x878>

		case FLIGHT_STATE_PRE_MAIN: // post-apogee

			// check current state
			if (alt_current < MAIN_DEPLOY_ALTITUDE) {
 8002408:	4b5a      	ldr	r3, [pc, #360]	; (8002574 <main+0x7c8>)
 800240a:	edd3 7a00 	vldr	s15, [r3]
 800240e:	ed9f 7a68 	vldr	s14, [pc, #416]	; 80025b0 <main+0x804>
 8002412:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800241a:	d528      	bpl.n	800246e <main+0x6c2>
				num_descending_samples++;
 800241c:	4b62      	ldr	r3, [pc, #392]	; (80025a8 <main+0x7fc>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	3301      	adds	r3, #1
 8002422:	b2da      	uxtb	r2, r3
 8002424:	4b60      	ldr	r3, [pc, #384]	; (80025a8 <main+0x7fc>)
 8002426:	701a      	strb	r2, [r3, #0]

				if (num_descending_samples > MAIN_NUM_DESCENDING_SAMPLES) {
 8002428:	4b5f      	ldr	r3, [pc, #380]	; (80025a8 <main+0x7fc>)
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	2b0a      	cmp	r3, #10
 800242e:	d921      	bls.n	8002474 <main+0x6c8>
					state = FLIGHT_STATE_PRE_LANDED;
 8002430:	4b53      	ldr	r3, [pc, #332]	; (8002580 <main+0x7d4>)
 8002432:	2203      	movs	r2, #3
 8002434:	701a      	strb	r2, [r3, #0]
					alt_prev = alt_current; // in next stage we need to know the previous altitude
 8002436:	4b4f      	ldr	r3, [pc, #316]	; (8002574 <main+0x7c8>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a5e      	ldr	r2, [pc, #376]	; (80025b4 <main+0x808>)
 800243c:	6013      	str	r3, [r2, #0]
					num_descending_samples = 0;
 800243e:	4b5a      	ldr	r3, [pc, #360]	; (80025a8 <main+0x7fc>)
 8002440:	2200      	movs	r2, #0
 8002442:	701a      	strb	r2, [r3, #0]

					HAL_GPIO_WritePin(Rcov_Gate_Drogue_GPIO_Port, Rcov_Gate_Drogue_Pin, SET);
 8002444:	2201      	movs	r2, #1
 8002446:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800244a:	485b      	ldr	r0, [pc, #364]	; (80025b8 <main+0x80c>)
 800244c:	f004 f90e 	bl	800666c <HAL_GPIO_WritePin>
					fres = sd_open_file(filename);
 8002450:	484d      	ldr	r0, [pc, #308]	; (8002588 <main+0x7dc>)
 8002452:	f001 f893 	bl	800357c <sd_open_file>
 8002456:	4603      	mov	r3, r0
 8002458:	461a      	mov	r2, r3
 800245a:	4b4c      	ldr	r3, [pc, #304]	; (800258c <main+0x7e0>)
 800245c:	701a      	strb	r2, [r3, #0]
					sd_write(&fil, "main deployed\r\n");
 800245e:	4957      	ldr	r1, [pc, #348]	; (80025bc <main+0x810>)
 8002460:	484c      	ldr	r0, [pc, #304]	; (8002594 <main+0x7e8>)
 8002462:	f001 f8a3 	bl	80035ac <sd_write>
					f_close(&fil);
 8002466:	484b      	ldr	r0, [pc, #300]	; (8002594 <main+0x7e8>)
 8002468:	f00b fddd 	bl	800e026 <f_close>
 800246c:	e002      	b.n	8002474 <main+0x6c8>
				}
			} else {
				num_descending_samples = 0;
 800246e:	4b4e      	ldr	r3, [pc, #312]	; (80025a8 <main+0x7fc>)
 8002470:	2200      	movs	r2, #0
 8002472:	701a      	strb	r2, [r3, #0]
			}

			// transmit avionics only
//			HAL_UART_Transmit(&huart3, msg_buffer_av, strlen((char*) msg_buffer_av), HAL_MAX_DELAY);
			radio_tx(msg_buffer_av, strlen((char *)msg_buffer_av));
 8002474:	4849      	ldr	r0, [pc, #292]	; (800259c <main+0x7f0>)
 8002476:	f7fd febb 	bl	80001f0 <strlen>
 800247a:	4603      	mov	r3, r0
 800247c:	b29b      	uxth	r3, r3
 800247e:	4619      	mov	r1, r3
 8002480:	4846      	ldr	r0, [pc, #280]	; (800259c <main+0x7f0>)
 8002482:	f7ff fc3f 	bl	8001d04 <radio_tx>

			// loop timing calculation
			loop_duration = end_tick - start_tick;
 8002486:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002488:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	647b      	str	r3, [r7, #68]	; 0x44
			if (loop_duration < LOOP_DURATION_PRE_MAIN) {
 800248e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002490:	2bf9      	cmp	r3, #249	; 0xf9
 8002492:	f200 80c9 	bhi.w	8002628 <main+0x87c>
				HAL_Delay(LOOP_DURATION_PRE_MAIN - loop_duration);
 8002496:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002498:	f1c3 03fa 	rsb	r3, r3, #250	; 0xfa
 800249c:	4618      	mov	r0, r3
 800249e:	f003 f9cd 	bl	800583c <HAL_Delay>
			} // else just go straight back to top of loop

			break;
 80024a2:	e0c1      	b.n	8002628 <main+0x87c>

		case FLIGHT_STATE_PRE_LANDED:
			// post main deploy, want to transmit data fast to maximize possibility of getting good GPS coordinates

			// check current state
			alt_diff = alt_current - alt_prev;
 80024a4:	4b33      	ldr	r3, [pc, #204]	; (8002574 <main+0x7c8>)
 80024a6:	ed93 7a00 	vldr	s14, [r3]
 80024aa:	4b42      	ldr	r3, [pc, #264]	; (80025b4 <main+0x808>)
 80024ac:	edd3 7a00 	vldr	s15, [r3]
 80024b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024b4:	4b42      	ldr	r3, [pc, #264]	; (80025c0 <main+0x814>)
 80024b6:	edc3 7a00 	vstr	s15, [r3]
			if (alt_diff < 0) {
 80024ba:	4b41      	ldr	r3, [pc, #260]	; (80025c0 <main+0x814>)
 80024bc:	edd3 7a00 	vldr	s15, [r3]
 80024c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024c8:	d507      	bpl.n	80024da <main+0x72e>
				alt_diff *= -1; // absolute value
 80024ca:	4b3d      	ldr	r3, [pc, #244]	; (80025c0 <main+0x814>)
 80024cc:	edd3 7a00 	vldr	s15, [r3]
 80024d0:	eef1 7a67 	vneg.f32	s15, s15
 80024d4:	4b3a      	ldr	r3, [pc, #232]	; (80025c0 <main+0x814>)
 80024d6:	edc3 7a00 	vstr	s15, [r3]
			}

			if (alt_diff < LANDING_ALT_CHANGE_THRESHOLD) {
 80024da:	4b39      	ldr	r3, [pc, #228]	; (80025c0 <main+0x814>)
 80024dc:	edd3 7a00 	vldr	s15, [r3]
 80024e0:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80024e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ec:	d524      	bpl.n	8002538 <main+0x78c>
				num_descending_samples++;
 80024ee:	4b2e      	ldr	r3, [pc, #184]	; (80025a8 <main+0x7fc>)
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	3301      	adds	r3, #1
 80024f4:	b2da      	uxtb	r2, r3
 80024f6:	4b2c      	ldr	r3, [pc, #176]	; (80025a8 <main+0x7fc>)
 80024f8:	701a      	strb	r2, [r3, #0]

				if (num_descending_samples > LANDING_NUM_DESCENDING_SAMPLES) {
 80024fa:	4b2b      	ldr	r3, [pc, #172]	; (80025a8 <main+0x7fc>)
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	2b14      	cmp	r3, #20
 8002500:	d91d      	bls.n	800253e <main+0x792>
					state = FLIGHT_STATE_LANDED;
 8002502:	4b1f      	ldr	r3, [pc, #124]	; (8002580 <main+0x7d4>)
 8002504:	2204      	movs	r2, #4
 8002506:	701a      	strb	r2, [r3, #0]
					num_descending_samples = 0;
 8002508:	4b27      	ldr	r3, [pc, #156]	; (80025a8 <main+0x7fc>)
 800250a:	2200      	movs	r2, #0
 800250c:	701a      	strb	r2, [r3, #0]

					HAL_GPIO_WritePin(Rcov_Gate_Main_GPIO_Port, Rcov_Gate_Main_Pin, SET);
 800250e:	2201      	movs	r2, #1
 8002510:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002514:	4828      	ldr	r0, [pc, #160]	; (80025b8 <main+0x80c>)
 8002516:	f004 f8a9 	bl	800666c <HAL_GPIO_WritePin>
					fres = sd_open_file(filename);
 800251a:	481b      	ldr	r0, [pc, #108]	; (8002588 <main+0x7dc>)
 800251c:	f001 f82e 	bl	800357c <sd_open_file>
 8002520:	4603      	mov	r3, r0
 8002522:	461a      	mov	r2, r3
 8002524:	4b19      	ldr	r3, [pc, #100]	; (800258c <main+0x7e0>)
 8002526:	701a      	strb	r2, [r3, #0]
					sd_write(&fil, "landed\r\n");
 8002528:	4926      	ldr	r1, [pc, #152]	; (80025c4 <main+0x818>)
 800252a:	481a      	ldr	r0, [pc, #104]	; (8002594 <main+0x7e8>)
 800252c:	f001 f83e 	bl	80035ac <sd_write>
					f_close(&fil);
 8002530:	4818      	ldr	r0, [pc, #96]	; (8002594 <main+0x7e8>)
 8002532:	f00b fd78 	bl	800e026 <f_close>
 8002536:	e002      	b.n	800253e <main+0x792>
				}
			} else {
				num_descending_samples = 0;
 8002538:	4b1b      	ldr	r3, [pc, #108]	; (80025a8 <main+0x7fc>)
 800253a:	2200      	movs	r2, #0
 800253c:	701a      	strb	r2, [r3, #0]
			}

			// transmit avionics only
//			HAL_UART_Transmit(&huart3, msg_buffer_av, strlen((char*) msg_buffer_av), HAL_MAX_DELAY);
			radio_tx(msg_buffer_av, strlen((char *)msg_buffer_av));
 800253e:	4817      	ldr	r0, [pc, #92]	; (800259c <main+0x7f0>)
 8002540:	f7fd fe56 	bl	80001f0 <strlen>
 8002544:	4603      	mov	r3, r0
 8002546:	b29b      	uxth	r3, r3
 8002548:	4619      	mov	r1, r3
 800254a:	4814      	ldr	r0, [pc, #80]	; (800259c <main+0x7f0>)
 800254c:	f7ff fbda 	bl	8001d04 <radio_tx>

			// loop timing calculation
			loop_duration = end_tick - start_tick;
 8002550:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002552:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	647b      	str	r3, [r7, #68]	; 0x44
			if (loop_duration < LOOP_DURATION_PRE_LANDED) {
 8002558:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800255a:	2b63      	cmp	r3, #99	; 0x63
 800255c:	d805      	bhi.n	800256a <main+0x7be>
				HAL_Delay(LOOP_DURATION_PRE_LANDED - loop_duration);
 800255e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002560:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8002564:	4618      	mov	r0, r3
 8002566:	f003 f969 	bl	800583c <HAL_Delay>
			} // else just go straight back to top of loop

			alt_prev = alt_current;
 800256a:	4b02      	ldr	r3, [pc, #8]	; (8002574 <main+0x7c8>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a11      	ldr	r2, [pc, #68]	; (80025b4 <main+0x808>)
 8002570:	6013      	str	r3, [r2, #0]
			break;
 8002572:	e05a      	b.n	800262a <main+0x87e>
 8002574:	20000470 	.word	0x20000470
 8002578:	2000046c 	.word	0x2000046c
 800257c:	42960000 	.word	0x42960000
 8002580:	20000469 	.word	0x20000469
 8002584:	40021400 	.word	0x40021400
 8002588:	2000045c 	.word	0x2000045c
 800258c:	20000e20 	.word	0x20000e20
 8002590:	08014158 	.word	0x08014158
 8002594:	20000e24 	.word	0x20000e24
 8002598:	20000428 	.word	0x20000428
 800259c:	20000360 	.word	0x20000360
 80025a0:	2000046a 	.word	0x2000046a
 80025a4:	2000047c 	.word	0x2000047c
 80025a8:	20000480 	.word	0x20000480
 80025ac:	08014164 	.word	0x08014164
 80025b0:	44bb8000 	.word	0x44bb8000
 80025b4:	20000474 	.word	0x20000474
 80025b8:	40021800 	.word	0x40021800
 80025bc:	08014170 	.word	0x08014170
 80025c0:	20000478 	.word	0x20000478
 80025c4:	08014180 	.word	0x08014180
		case FLIGHT_STATE_LANDED: // landed
			// reduce transmission rate to save power. no need to check state anymore

			// transmit avionics only
//			HAL_UART_Transmit(&huart3, msg_buffer_av, strlen((char*) msg_buffer_av), HAL_MAX_DELAY);
			radio_tx(msg_buffer_av, strlen((char *)msg_buffer_av));
 80025c8:	481b      	ldr	r0, [pc, #108]	; (8002638 <main+0x88c>)
 80025ca:	f7fd fe11 	bl	80001f0 <strlen>
 80025ce:	4603      	mov	r3, r0
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	4619      	mov	r1, r3
 80025d4:	4818      	ldr	r0, [pc, #96]	; (8002638 <main+0x88c>)
 80025d6:	f7ff fb95 	bl	8001d04 <radio_tx>

			// loop timing calculation
			loop_duration = end_tick - start_tick;
 80025da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80025dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	647b      	str	r3, [r7, #68]	; 0x44
			if (loop_duration < LOOP_DURATION_LANDED) {
 80025e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025e8:	d205      	bcs.n	80025f6 <main+0x84a>
				HAL_Delay(LOOP_DURATION_LANDED - loop_duration);
 80025ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025ec:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 80025f0:	4618      	mov	r0, r3
 80025f2:	f003 f923 	bl	800583c <HAL_Delay>
			} // else just go straight back to top of loop

			HAL_GPIO_TogglePin(Rcov_Gate_Main_GPIO_Port, Rcov_Gate_Main_Pin);
 80025f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80025fa:	4810      	ldr	r0, [pc, #64]	; (800263c <main+0x890>)
 80025fc:	f004 f84f 	bl	800669e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(Rcov_Gate_Drogue_GPIO_Port, Rcov_Gate_Drogue_Pin);
 8002600:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002604:	480d      	ldr	r0, [pc, #52]	; (800263c <main+0x890>)
 8002606:	f004 f84a 	bl	800669e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(Prop_Gate_1_GPIO_Port, Prop_Gate_1_Pin);
 800260a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800260e:	480c      	ldr	r0, [pc, #48]	; (8002640 <main+0x894>)
 8002610:	f004 f845 	bl	800669e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(Prop_Gate_2_GPIO_Port, Prop_Gate_2_Pin);
 8002614:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002618:	4809      	ldr	r0, [pc, #36]	; (8002640 <main+0x894>)
 800261a:	f004 f840 	bl	800669e <HAL_GPIO_TogglePin>

			break;
 800261e:	e004      	b.n	800262a <main+0x87e>
			break;
 8002620:	bf00      	nop
 8002622:	e002      	b.n	800262a <main+0x87e>
			break;
 8002624:	bf00      	nop
 8002626:	e000      	b.n	800262a <main+0x87e>
			break;
 8002628:	bf00      	nop
		}

		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 800262a:	2200      	movs	r2, #0
 800262c:	2102      	movs	r1, #2
 800262e:	4805      	ldr	r0, [pc, #20]	; (8002644 <main+0x898>)
 8002630:	f004 f81c 	bl	800666c <HAL_GPIO_WritePin>
  {
 8002634:	e4fa      	b.n	800202c <main+0x280>
 8002636:	bf00      	nop
 8002638:	20000360 	.word	0x20000360
 800263c:	40021800 	.word	0x40021800
 8002640:	40021400 	.word	0x40021400
 8002644:	40020800 	.word	0x40020800

08002648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b0a0      	sub	sp, #128	; 0x80
 800264c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800264e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002652:	2230      	movs	r2, #48	; 0x30
 8002654:	2100      	movs	r1, #0
 8002656:	4618      	mov	r0, r3
 8002658:	f00c f892 	bl	800e780 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800265c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	605a      	str	r2, [r3, #4]
 8002666:	609a      	str	r2, [r3, #8]
 8002668:	60da      	str	r2, [r3, #12]
 800266a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800266c:	f107 030c 	add.w	r3, r7, #12
 8002670:	2230      	movs	r2, #48	; 0x30
 8002672:	2100      	movs	r1, #0
 8002674:	4618      	mov	r0, r3
 8002676:	f00c f883 	bl	800e780 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	60bb      	str	r3, [r7, #8]
 800267e:	4b31      	ldr	r3, [pc, #196]	; (8002744 <SystemClock_Config+0xfc>)
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	4a30      	ldr	r2, [pc, #192]	; (8002744 <SystemClock_Config+0xfc>)
 8002684:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002688:	6413      	str	r3, [r2, #64]	; 0x40
 800268a:	4b2e      	ldr	r3, [pc, #184]	; (8002744 <SystemClock_Config+0xfc>)
 800268c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002692:	60bb      	str	r3, [r7, #8]
 8002694:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002696:	2300      	movs	r3, #0
 8002698:	607b      	str	r3, [r7, #4]
 800269a:	4b2b      	ldr	r3, [pc, #172]	; (8002748 <SystemClock_Config+0x100>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80026a2:	4a29      	ldr	r2, [pc, #164]	; (8002748 <SystemClock_Config+0x100>)
 80026a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026a8:	6013      	str	r3, [r2, #0]
 80026aa:	4b27      	ldr	r3, [pc, #156]	; (8002748 <SystemClock_Config+0x100>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80026b2:	607b      	str	r3, [r7, #4]
 80026b4:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80026b6:	2309      	movs	r3, #9
 80026b8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026be:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80026c0:	2301      	movs	r3, #1
 80026c2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026c4:	2302      	movs	r3, #2
 80026c6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026c8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80026cc:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80026ce:	2308      	movs	r3, #8
 80026d0:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 72;
 80026d2:	2348      	movs	r3, #72	; 0x48
 80026d4:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80026d6:	2302      	movs	r3, #2
 80026d8:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80026da:	2304      	movs	r3, #4
 80026dc:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026de:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80026e2:	4618      	mov	r0, r3
 80026e4:	f005 f848 	bl	8007778 <HAL_RCC_OscConfig>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80026ee:	f000 fea1 	bl	8003434 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026f2:	230f      	movs	r3, #15
 80026f4:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026f6:	2302      	movs	r3, #2
 80026f8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026fa:	2300      	movs	r3, #0
 80026fc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80026fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002702:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002704:	2300      	movs	r3, #0
 8002706:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002708:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800270c:	2102      	movs	r1, #2
 800270e:	4618      	mov	r0, r3
 8002710:	f005 faa2 	bl	8007c58 <HAL_RCC_ClockConfig>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800271a:	f000 fe8b 	bl	8003434 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800271e:	2320      	movs	r3, #32
 8002720:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002722:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002726:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002728:	f107 030c 	add.w	r3, r7, #12
 800272c:	4618      	mov	r0, r3
 800272e:	f005 fc8d 	bl	800804c <HAL_RCCEx_PeriphCLKConfig>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8002738:	f000 fe7c 	bl	8003434 <Error_Handler>
  }
}
 800273c:	bf00      	nop
 800273e:	3780      	adds	r7, #128	; 0x80
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40023800 	.word	0x40023800
 8002748:	40007000 	.word	0x40007000

0800274c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002752:	463b      	mov	r3, r7
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	605a      	str	r2, [r3, #4]
 800275a:	609a      	str	r2, [r3, #8]
 800275c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800275e:	4b21      	ldr	r3, [pc, #132]	; (80027e4 <MX_ADC1_Init+0x98>)
 8002760:	4a21      	ldr	r2, [pc, #132]	; (80027e8 <MX_ADC1_Init+0x9c>)
 8002762:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002764:	4b1f      	ldr	r3, [pc, #124]	; (80027e4 <MX_ADC1_Init+0x98>)
 8002766:	2200      	movs	r2, #0
 8002768:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800276a:	4b1e      	ldr	r3, [pc, #120]	; (80027e4 <MX_ADC1_Init+0x98>)
 800276c:	2200      	movs	r2, #0
 800276e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002770:	4b1c      	ldr	r3, [pc, #112]	; (80027e4 <MX_ADC1_Init+0x98>)
 8002772:	2200      	movs	r2, #0
 8002774:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002776:	4b1b      	ldr	r3, [pc, #108]	; (80027e4 <MX_ADC1_Init+0x98>)
 8002778:	2200      	movs	r2, #0
 800277a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800277c:	4b19      	ldr	r3, [pc, #100]	; (80027e4 <MX_ADC1_Init+0x98>)
 800277e:	2200      	movs	r2, #0
 8002780:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002784:	4b17      	ldr	r3, [pc, #92]	; (80027e4 <MX_ADC1_Init+0x98>)
 8002786:	2200      	movs	r2, #0
 8002788:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800278a:	4b16      	ldr	r3, [pc, #88]	; (80027e4 <MX_ADC1_Init+0x98>)
 800278c:	4a17      	ldr	r2, [pc, #92]	; (80027ec <MX_ADC1_Init+0xa0>)
 800278e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002790:	4b14      	ldr	r3, [pc, #80]	; (80027e4 <MX_ADC1_Init+0x98>)
 8002792:	2200      	movs	r2, #0
 8002794:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002796:	4b13      	ldr	r3, [pc, #76]	; (80027e4 <MX_ADC1_Init+0x98>)
 8002798:	2201      	movs	r2, #1
 800279a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800279c:	4b11      	ldr	r3, [pc, #68]	; (80027e4 <MX_ADC1_Init+0x98>)
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80027a4:	4b0f      	ldr	r3, [pc, #60]	; (80027e4 <MX_ADC1_Init+0x98>)
 80027a6:	2201      	movs	r2, #1
 80027a8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80027aa:	480e      	ldr	r0, [pc, #56]	; (80027e4 <MX_ADC1_Init+0x98>)
 80027ac:	f003 f86a 	bl	8005884 <HAL_ADC_Init>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80027b6:	f000 fe3d 	bl	8003434 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80027ba:	2306      	movs	r3, #6
 80027bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80027be:	2301      	movs	r3, #1
 80027c0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80027c2:	2307      	movs	r3, #7
 80027c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027c6:	463b      	mov	r3, r7
 80027c8:	4619      	mov	r1, r3
 80027ca:	4806      	ldr	r0, [pc, #24]	; (80027e4 <MX_ADC1_Init+0x98>)
 80027cc:	f003 fa28 	bl	8005c20 <HAL_ADC_ConfigChannel>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80027d6:	f000 fe2d 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80027da:	bf00      	nop
 80027dc:	3710      	adds	r7, #16
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	20000ac8 	.word	0x20000ac8
 80027e8:	40012000 	.word	0x40012000
 80027ec:	0f000001 	.word	0x0f000001

080027f0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80027f4:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <MX_I2C2_Init+0x74>)
 80027f6:	4a1c      	ldr	r2, [pc, #112]	; (8002868 <MX_I2C2_Init+0x78>)
 80027f8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80027fa:	4b1a      	ldr	r3, [pc, #104]	; (8002864 <MX_I2C2_Init+0x74>)
 80027fc:	4a1b      	ldr	r2, [pc, #108]	; (800286c <MX_I2C2_Init+0x7c>)
 80027fe:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002800:	4b18      	ldr	r3, [pc, #96]	; (8002864 <MX_I2C2_Init+0x74>)
 8002802:	2200      	movs	r2, #0
 8002804:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002806:	4b17      	ldr	r3, [pc, #92]	; (8002864 <MX_I2C2_Init+0x74>)
 8002808:	2200      	movs	r2, #0
 800280a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800280c:	4b15      	ldr	r3, [pc, #84]	; (8002864 <MX_I2C2_Init+0x74>)
 800280e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002812:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002814:	4b13      	ldr	r3, [pc, #76]	; (8002864 <MX_I2C2_Init+0x74>)
 8002816:	2200      	movs	r2, #0
 8002818:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800281a:	4b12      	ldr	r3, [pc, #72]	; (8002864 <MX_I2C2_Init+0x74>)
 800281c:	2200      	movs	r2, #0
 800281e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002820:	4b10      	ldr	r3, [pc, #64]	; (8002864 <MX_I2C2_Init+0x74>)
 8002822:	2200      	movs	r2, #0
 8002824:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002826:	4b0f      	ldr	r3, [pc, #60]	; (8002864 <MX_I2C2_Init+0x74>)
 8002828:	2200      	movs	r2, #0
 800282a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800282c:	480d      	ldr	r0, [pc, #52]	; (8002864 <MX_I2C2_Init+0x74>)
 800282e:	f003 ff69 	bl	8006704 <HAL_I2C_Init>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002838:	f000 fdfc 	bl	8003434 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800283c:	2100      	movs	r1, #0
 800283e:	4809      	ldr	r0, [pc, #36]	; (8002864 <MX_I2C2_Init+0x74>)
 8002840:	f004 ff1f 	bl	8007682 <HAL_I2CEx_ConfigAnalogFilter>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800284a:	f000 fdf3 	bl	8003434 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800284e:	2100      	movs	r1, #0
 8002850:	4804      	ldr	r0, [pc, #16]	; (8002864 <MX_I2C2_Init+0x74>)
 8002852:	f004 ff52 	bl	80076fa <HAL_I2CEx_ConfigDigitalFilter>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 800285c:	f000 fdea 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002860:	bf00      	nop
 8002862:	bd80      	pop	{r7, pc}
 8002864:	20000a74 	.word	0x20000a74
 8002868:	40005800 	.word	0x40005800
 800286c:	000186a0 	.word	0x000186a0

08002870 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002874:	4b1b      	ldr	r3, [pc, #108]	; (80028e4 <MX_I2C3_Init+0x74>)
 8002876:	4a1c      	ldr	r2, [pc, #112]	; (80028e8 <MX_I2C3_Init+0x78>)
 8002878:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800287a:	4b1a      	ldr	r3, [pc, #104]	; (80028e4 <MX_I2C3_Init+0x74>)
 800287c:	4a1b      	ldr	r2, [pc, #108]	; (80028ec <MX_I2C3_Init+0x7c>)
 800287e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002880:	4b18      	ldr	r3, [pc, #96]	; (80028e4 <MX_I2C3_Init+0x74>)
 8002882:	2200      	movs	r2, #0
 8002884:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8002886:	4b17      	ldr	r3, [pc, #92]	; (80028e4 <MX_I2C3_Init+0x74>)
 8002888:	2200      	movs	r2, #0
 800288a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800288c:	4b15      	ldr	r3, [pc, #84]	; (80028e4 <MX_I2C3_Init+0x74>)
 800288e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002892:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002894:	4b13      	ldr	r3, [pc, #76]	; (80028e4 <MX_I2C3_Init+0x74>)
 8002896:	2200      	movs	r2, #0
 8002898:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800289a:	4b12      	ldr	r3, [pc, #72]	; (80028e4 <MX_I2C3_Init+0x74>)
 800289c:	2200      	movs	r2, #0
 800289e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028a0:	4b10      	ldr	r3, [pc, #64]	; (80028e4 <MX_I2C3_Init+0x74>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028a6:	4b0f      	ldr	r3, [pc, #60]	; (80028e4 <MX_I2C3_Init+0x74>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80028ac:	480d      	ldr	r0, [pc, #52]	; (80028e4 <MX_I2C3_Init+0x74>)
 80028ae:	f003 ff29 	bl	8006704 <HAL_I2C_Init>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80028b8:	f000 fdbc 	bl	8003434 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80028bc:	2100      	movs	r1, #0
 80028be:	4809      	ldr	r0, [pc, #36]	; (80028e4 <MX_I2C3_Init+0x74>)
 80028c0:	f004 fedf 	bl	8007682 <HAL_I2CEx_ConfigAnalogFilter>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80028ca:	f000 fdb3 	bl	8003434 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80028ce:	2100      	movs	r1, #0
 80028d0:	4804      	ldr	r0, [pc, #16]	; (80028e4 <MX_I2C3_Init+0x74>)
 80028d2:	f004 ff12 	bl	80076fa <HAL_I2CEx_ConfigDigitalFilter>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80028dc:	f000 fdaa 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80028e0:	bf00      	nop
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	200006c0 	.word	0x200006c0
 80028e8:	40005c00 	.word	0x40005c00
 80028ec:	000186a0 	.word	0x000186a0

080028f0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80028f6:	1d3b      	adds	r3, r7, #4
 80028f8:	2200      	movs	r2, #0
 80028fa:	601a      	str	r2, [r3, #0]
 80028fc:	605a      	str	r2, [r3, #4]
 80028fe:	609a      	str	r2, [r3, #8]
 8002900:	60da      	str	r2, [r3, #12]
 8002902:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002904:	2300      	movs	r3, #0
 8002906:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002908:	4b24      	ldr	r3, [pc, #144]	; (800299c <MX_RTC_Init+0xac>)
 800290a:	4a25      	ldr	r2, [pc, #148]	; (80029a0 <MX_RTC_Init+0xb0>)
 800290c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800290e:	4b23      	ldr	r3, [pc, #140]	; (800299c <MX_RTC_Init+0xac>)
 8002910:	2200      	movs	r2, #0
 8002912:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002914:	4b21      	ldr	r3, [pc, #132]	; (800299c <MX_RTC_Init+0xac>)
 8002916:	227f      	movs	r2, #127	; 0x7f
 8002918:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800291a:	4b20      	ldr	r3, [pc, #128]	; (800299c <MX_RTC_Init+0xac>)
 800291c:	22ff      	movs	r2, #255	; 0xff
 800291e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002920:	4b1e      	ldr	r3, [pc, #120]	; (800299c <MX_RTC_Init+0xac>)
 8002922:	2200      	movs	r2, #0
 8002924:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002926:	4b1d      	ldr	r3, [pc, #116]	; (800299c <MX_RTC_Init+0xac>)
 8002928:	2200      	movs	r2, #0
 800292a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800292c:	4b1b      	ldr	r3, [pc, #108]	; (800299c <MX_RTC_Init+0xac>)
 800292e:	2200      	movs	r2, #0
 8002930:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002932:	481a      	ldr	r0, [pc, #104]	; (800299c <MX_RTC_Init+0xac>)
 8002934:	f005 fd48 	bl	80083c8 <HAL_RTC_Init>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800293e:	f000 fd79 	bl	8003434 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x10;
 8002942:	2310      	movs	r3, #16
 8002944:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x20;
 8002946:	2320      	movs	r3, #32
 8002948:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x30;
 800294a:	2330      	movs	r3, #48	; 0x30
 800294c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800294e:	2300      	movs	r3, #0
 8002950:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002952:	2300      	movs	r3, #0
 8002954:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002956:	1d3b      	adds	r3, r7, #4
 8002958:	2201      	movs	r2, #1
 800295a:	4619      	mov	r1, r3
 800295c:	480f      	ldr	r0, [pc, #60]	; (800299c <MX_RTC_Init+0xac>)
 800295e:	f005 fdc4 	bl	80084ea <HAL_RTC_SetTime>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002968:	f000 fd64 	bl	8003434 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800296c:	2301      	movs	r3, #1
 800296e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_FEBRUARY;
 8002970:	2302      	movs	r3, #2
 8002972:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x12;
 8002974:	2312      	movs	r3, #18
 8002976:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x21;
 8002978:	2321      	movs	r3, #33	; 0x21
 800297a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800297c:	463b      	mov	r3, r7
 800297e:	2201      	movs	r2, #1
 8002980:	4619      	mov	r1, r3
 8002982:	4806      	ldr	r0, [pc, #24]	; (800299c <MX_RTC_Init+0xac>)
 8002984:	f005 fecc 	bl	8008720 <HAL_RTC_SetDate>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800298e:	f000 fd51 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002992:	bf00      	nop
 8002994:	3718      	adds	r7, #24
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	20000c10 	.word	0x20000c10
 80029a0:	40002800 	.word	0x40002800

080029a4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80029a8:	4b17      	ldr	r3, [pc, #92]	; (8002a08 <MX_SPI2_Init+0x64>)
 80029aa:	4a18      	ldr	r2, [pc, #96]	; (8002a0c <MX_SPI2_Init+0x68>)
 80029ac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80029ae:	4b16      	ldr	r3, [pc, #88]	; (8002a08 <MX_SPI2_Init+0x64>)
 80029b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80029b4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80029b6:	4b14      	ldr	r3, [pc, #80]	; (8002a08 <MX_SPI2_Init+0x64>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80029bc:	4b12      	ldr	r3, [pc, #72]	; (8002a08 <MX_SPI2_Init+0x64>)
 80029be:	2200      	movs	r2, #0
 80029c0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80029c2:	4b11      	ldr	r3, [pc, #68]	; (8002a08 <MX_SPI2_Init+0x64>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80029c8:	4b0f      	ldr	r3, [pc, #60]	; (8002a08 <MX_SPI2_Init+0x64>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80029ce:	4b0e      	ldr	r3, [pc, #56]	; (8002a08 <MX_SPI2_Init+0x64>)
 80029d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029d4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029d6:	4b0c      	ldr	r3, [pc, #48]	; (8002a08 <MX_SPI2_Init+0x64>)
 80029d8:	2200      	movs	r2, #0
 80029da:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80029dc:	4b0a      	ldr	r3, [pc, #40]	; (8002a08 <MX_SPI2_Init+0x64>)
 80029de:	2200      	movs	r2, #0
 80029e0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80029e2:	4b09      	ldr	r3, [pc, #36]	; (8002a08 <MX_SPI2_Init+0x64>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029e8:	4b07      	ldr	r3, [pc, #28]	; (8002a08 <MX_SPI2_Init+0x64>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80029ee:	4b06      	ldr	r3, [pc, #24]	; (8002a08 <MX_SPI2_Init+0x64>)
 80029f0:	220a      	movs	r2, #10
 80029f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80029f4:	4804      	ldr	r0, [pc, #16]	; (8002a08 <MX_SPI2_Init+0x64>)
 80029f6:	f006 f819 	bl	8008a2c <HAL_SPI_Init>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d001      	beq.n	8002a04 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002a00:	f000 fd18 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002a04:	bf00      	nop
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	20000714 	.word	0x20000714
 8002a0c:	40003800 	.word	0x40003800

08002a10 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8002a14:	4b17      	ldr	r3, [pc, #92]	; (8002a74 <MX_SPI4_Init+0x64>)
 8002a16:	4a18      	ldr	r2, [pc, #96]	; (8002a78 <MX_SPI4_Init+0x68>)
 8002a18:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002a1a:	4b16      	ldr	r3, [pc, #88]	; (8002a74 <MX_SPI4_Init+0x64>)
 8002a1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a20:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002a22:	4b14      	ldr	r3, [pc, #80]	; (8002a74 <MX_SPI4_Init+0x64>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a28:	4b12      	ldr	r3, [pc, #72]	; (8002a74 <MX_SPI4_Init+0x64>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a2e:	4b11      	ldr	r3, [pc, #68]	; (8002a74 <MX_SPI4_Init+0x64>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a34:	4b0f      	ldr	r3, [pc, #60]	; (8002a74 <MX_SPI4_Init+0x64>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002a3a:	4b0e      	ldr	r3, [pc, #56]	; (8002a74 <MX_SPI4_Init+0x64>)
 8002a3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a40:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002a42:	4b0c      	ldr	r3, [pc, #48]	; (8002a74 <MX_SPI4_Init+0x64>)
 8002a44:	2228      	movs	r2, #40	; 0x28
 8002a46:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a48:	4b0a      	ldr	r3, [pc, #40]	; (8002a74 <MX_SPI4_Init+0x64>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a4e:	4b09      	ldr	r3, [pc, #36]	; (8002a74 <MX_SPI4_Init+0x64>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a54:	4b07      	ldr	r3, [pc, #28]	; (8002a74 <MX_SPI4_Init+0x64>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8002a5a:	4b06      	ldr	r3, [pc, #24]	; (8002a74 <MX_SPI4_Init+0x64>)
 8002a5c:	220a      	movs	r2, #10
 8002a5e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002a60:	4804      	ldr	r0, [pc, #16]	; (8002a74 <MX_SPI4_Init+0x64>)
 8002a62:	f005 ffe3 	bl	8008a2c <HAL_SPI_Init>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d001      	beq.n	8002a70 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8002a6c:	f000 fce2 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002a70:	bf00      	nop
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	20000668 	.word	0x20000668
 8002a78:	40013400 	.word	0x40013400

08002a7c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002a80:	4b17      	ldr	r3, [pc, #92]	; (8002ae0 <MX_SPI5_Init+0x64>)
 8002a82:	4a18      	ldr	r2, [pc, #96]	; (8002ae4 <MX_SPI5_Init+0x68>)
 8002a84:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002a86:	4b16      	ldr	r3, [pc, #88]	; (8002ae0 <MX_SPI5_Init+0x64>)
 8002a88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002a8c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002a8e:	4b14      	ldr	r3, [pc, #80]	; (8002ae0 <MX_SPI5_Init+0x64>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a94:	4b12      	ldr	r3, [pc, #72]	; (8002ae0 <MX_SPI5_Init+0x64>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a9a:	4b11      	ldr	r3, [pc, #68]	; (8002ae0 <MX_SPI5_Init+0x64>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002aa0:	4b0f      	ldr	r3, [pc, #60]	; (8002ae0 <MX_SPI5_Init+0x64>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8002aa6:	4b0e      	ldr	r3, [pc, #56]	; (8002ae0 <MX_SPI5_Init+0x64>)
 8002aa8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002aac:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002aae:	4b0c      	ldr	r3, [pc, #48]	; (8002ae0 <MX_SPI5_Init+0x64>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ab4:	4b0a      	ldr	r3, [pc, #40]	; (8002ae0 <MX_SPI5_Init+0x64>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002aba:	4b09      	ldr	r3, [pc, #36]	; (8002ae0 <MX_SPI5_Init+0x64>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ac0:	4b07      	ldr	r3, [pc, #28]	; (8002ae0 <MX_SPI5_Init+0x64>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8002ac6:	4b06      	ldr	r3, [pc, #24]	; (8002ae0 <MX_SPI5_Init+0x64>)
 8002ac8:	220a      	movs	r2, #10
 8002aca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002acc:	4804      	ldr	r0, [pc, #16]	; (8002ae0 <MX_SPI5_Init+0x64>)
 8002ace:	f005 ffad 	bl	8008a2c <HAL_SPI_Init>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8002ad8:	f000 fcac 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002adc:	bf00      	nop
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	2000076c 	.word	0x2000076c
 8002ae4:	40015000 	.word	0x40015000

08002ae8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b08e      	sub	sp, #56	; 0x38
 8002aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002aee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002af2:	2200      	movs	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]
 8002af6:	605a      	str	r2, [r3, #4]
 8002af8:	609a      	str	r2, [r3, #8]
 8002afa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002afc:	f107 0320 	add.w	r3, r7, #32
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]
 8002b04:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b06:	1d3b      	adds	r3, r7, #4
 8002b08:	2200      	movs	r2, #0
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	605a      	str	r2, [r3, #4]
 8002b0e:	609a      	str	r2, [r3, #8]
 8002b10:	60da      	str	r2, [r3, #12]
 8002b12:	611a      	str	r2, [r3, #16]
 8002b14:	615a      	str	r2, [r3, #20]
 8002b16:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002b18:	4b2d      	ldr	r3, [pc, #180]	; (8002bd0 <MX_TIM2_Init+0xe8>)
 8002b1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b1e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8002b20:	4b2b      	ldr	r3, [pc, #172]	; (8002bd0 <MX_TIM2_Init+0xe8>)
 8002b22:	2259      	movs	r2, #89	; 0x59
 8002b24:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b26:	4b2a      	ldr	r3, [pc, #168]	; (8002bd0 <MX_TIM2_Init+0xe8>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 400-1;
 8002b2c:	4b28      	ldr	r3, [pc, #160]	; (8002bd0 <MX_TIM2_Init+0xe8>)
 8002b2e:	f240 128f 	movw	r2, #399	; 0x18f
 8002b32:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b34:	4b26      	ldr	r3, [pc, #152]	; (8002bd0 <MX_TIM2_Init+0xe8>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b3a:	4b25      	ldr	r3, [pc, #148]	; (8002bd0 <MX_TIM2_Init+0xe8>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002b40:	4823      	ldr	r0, [pc, #140]	; (8002bd0 <MX_TIM2_Init+0xe8>)
 8002b42:	f006 fcc7 	bl	80094d4 <HAL_TIM_Base_Init>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002b4c:	f000 fc72 	bl	8003434 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b54:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002b56:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	481c      	ldr	r0, [pc, #112]	; (8002bd0 <MX_TIM2_Init+0xe8>)
 8002b5e:	f006 ff7d 	bl	8009a5c <HAL_TIM_ConfigClockSource>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002b68:	f000 fc64 	bl	8003434 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002b6c:	4818      	ldr	r0, [pc, #96]	; (8002bd0 <MX_TIM2_Init+0xe8>)
 8002b6e:	f006 fcdc 	bl	800952a <HAL_TIM_PWM_Init>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d001      	beq.n	8002b7c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002b78:	f000 fc5c 	bl	8003434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002b7c:	2320      	movs	r3, #32
 8002b7e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b80:	2300      	movs	r3, #0
 8002b82:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b84:	f107 0320 	add.w	r3, r7, #32
 8002b88:	4619      	mov	r1, r3
 8002b8a:	4811      	ldr	r0, [pc, #68]	; (8002bd0 <MX_TIM2_Init+0xe8>)
 8002b8c:	f007 fb6c 	bl	800a268 <HAL_TIMEx_MasterConfigSynchronization>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002b96:	f000 fc4d 	bl	8003434 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b9a:	2360      	movs	r3, #96	; 0x60
 8002b9c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 8002b9e:	2364      	movs	r3, #100	; 0x64
 8002ba0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002baa:	1d3b      	adds	r3, r7, #4
 8002bac:	2208      	movs	r2, #8
 8002bae:	4619      	mov	r1, r3
 8002bb0:	4807      	ldr	r0, [pc, #28]	; (8002bd0 <MX_TIM2_Init+0xe8>)
 8002bb2:	f006 fe8d 	bl	80098d0 <HAL_TIM_PWM_ConfigChannel>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002bbc:	f000 fc3a 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002bc0:	4803      	ldr	r0, [pc, #12]	; (8002bd0 <MX_TIM2_Init+0xe8>)
 8002bc2:	f001 f897 	bl	8003cf4 <HAL_TIM_MspPostInit>

}
 8002bc6:	bf00      	nop
 8002bc8:	3738      	adds	r7, #56	; 0x38
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	20000dc8 	.word	0x20000dc8

08002bd4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bda:	f107 0308 	add.w	r3, r7, #8
 8002bde:	2200      	movs	r2, #0
 8002be0:	601a      	str	r2, [r3, #0]
 8002be2:	605a      	str	r2, [r3, #4]
 8002be4:	609a      	str	r2, [r3, #8]
 8002be6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002be8:	463b      	mov	r3, r7
 8002bea:	2200      	movs	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]
 8002bee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002bf0:	4b1d      	ldr	r3, [pc, #116]	; (8002c68 <MX_TIM4_Init+0x94>)
 8002bf2:	4a1e      	ldr	r2, [pc, #120]	; (8002c6c <MX_TIM4_Init+0x98>)
 8002bf4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 9000-1;
 8002bf6:	4b1c      	ldr	r3, [pc, #112]	; (8002c68 <MX_TIM4_Init+0x94>)
 8002bf8:	f242 3227 	movw	r2, #8999	; 0x2327
 8002bfc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bfe:	4b1a      	ldr	r3, [pc, #104]	; (8002c68 <MX_TIM4_Init+0x94>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8002c04:	4b18      	ldr	r3, [pc, #96]	; (8002c68 <MX_TIM4_Init+0x94>)
 8002c06:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002c0a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c0c:	4b16      	ldr	r3, [pc, #88]	; (8002c68 <MX_TIM4_Init+0x94>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c12:	4b15      	ldr	r3, [pc, #84]	; (8002c68 <MX_TIM4_Init+0x94>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002c18:	4813      	ldr	r0, [pc, #76]	; (8002c68 <MX_TIM4_Init+0x94>)
 8002c1a:	f006 fc5b 	bl	80094d4 <HAL_TIM_Base_Init>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002c24:	f000 fc06 	bl	8003434 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c2c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002c2e:	f107 0308 	add.w	r3, r7, #8
 8002c32:	4619      	mov	r1, r3
 8002c34:	480c      	ldr	r0, [pc, #48]	; (8002c68 <MX_TIM4_Init+0x94>)
 8002c36:	f006 ff11 	bl	8009a5c <HAL_TIM_ConfigClockSource>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002c40:	f000 fbf8 	bl	8003434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002c44:	2320      	movs	r3, #32
 8002c46:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002c4c:	463b      	mov	r3, r7
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4805      	ldr	r0, [pc, #20]	; (8002c68 <MX_TIM4_Init+0x94>)
 8002c52:	f007 fb09 	bl	800a268 <HAL_TIMEx_MasterConfigSynchronization>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002c5c:	f000 fbea 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002c60:	bf00      	nop
 8002c62:	3718      	adds	r7, #24
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	200007c4 	.word	0x200007c4
 8002c6c:	40000800 	.word	0x40000800

08002c70 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8002c74:	4b11      	ldr	r3, [pc, #68]	; (8002cbc <MX_UART8_Init+0x4c>)
 8002c76:	4a12      	ldr	r2, [pc, #72]	; (8002cc0 <MX_UART8_Init+0x50>)
 8002c78:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 9600;
 8002c7a:	4b10      	ldr	r3, [pc, #64]	; (8002cbc <MX_UART8_Init+0x4c>)
 8002c7c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002c80:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8002c82:	4b0e      	ldr	r3, [pc, #56]	; (8002cbc <MX_UART8_Init+0x4c>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8002c88:	4b0c      	ldr	r3, [pc, #48]	; (8002cbc <MX_UART8_Init+0x4c>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8002c8e:	4b0b      	ldr	r3, [pc, #44]	; (8002cbc <MX_UART8_Init+0x4c>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8002c94:	4b09      	ldr	r3, [pc, #36]	; (8002cbc <MX_UART8_Init+0x4c>)
 8002c96:	220c      	movs	r2, #12
 8002c98:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c9a:	4b08      	ldr	r3, [pc, #32]	; (8002cbc <MX_UART8_Init+0x4c>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ca0:	4b06      	ldr	r3, [pc, #24]	; (8002cbc <MX_UART8_Init+0x4c>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8002ca6:	4805      	ldr	r0, [pc, #20]	; (8002cbc <MX_UART8_Init+0x4c>)
 8002ca8:	f007 fb6e 	bl	800a388 <HAL_UART_Init>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <MX_UART8_Init+0x46>
  {
    Error_Handler();
 8002cb2:	f000 fbbf 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8002cb6:	bf00      	nop
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	20000d3c 	.word	0x20000d3c
 8002cc0:	40007c00 	.word	0x40007c00

08002cc4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002cc8:	4b11      	ldr	r3, [pc, #68]	; (8002d10 <MX_USART3_UART_Init+0x4c>)
 8002cca:	4a12      	ldr	r2, [pc, #72]	; (8002d14 <MX_USART3_UART_Init+0x50>)
 8002ccc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002cce:	4b10      	ldr	r3, [pc, #64]	; (8002d10 <MX_USART3_UART_Init+0x4c>)
 8002cd0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002cd4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002cd6:	4b0e      	ldr	r3, [pc, #56]	; (8002d10 <MX_USART3_UART_Init+0x4c>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002cdc:	4b0c      	ldr	r3, [pc, #48]	; (8002d10 <MX_USART3_UART_Init+0x4c>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002ce2:	4b0b      	ldr	r3, [pc, #44]	; (8002d10 <MX_USART3_UART_Init+0x4c>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002ce8:	4b09      	ldr	r3, [pc, #36]	; (8002d10 <MX_USART3_UART_Init+0x4c>)
 8002cea:	220c      	movs	r2, #12
 8002cec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cee:	4b08      	ldr	r3, [pc, #32]	; (8002d10 <MX_USART3_UART_Init+0x4c>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cf4:	4b06      	ldr	r3, [pc, #24]	; (8002d10 <MX_USART3_UART_Init+0x4c>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002cfa:	4805      	ldr	r0, [pc, #20]	; (8002d10 <MX_USART3_UART_Init+0x4c>)
 8002cfc:	f007 fb44 	bl	800a388 <HAL_UART_Init>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002d06:	f000 fb95 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002d0a:	bf00      	nop
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	20000804 	.word	0x20000804
 8002d14:	40004800 	.word	0x40004800

08002d18 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002d1c:	4b11      	ldr	r3, [pc, #68]	; (8002d64 <MX_USART6_UART_Init+0x4c>)
 8002d1e:	4a12      	ldr	r2, [pc, #72]	; (8002d68 <MX_USART6_UART_Init+0x50>)
 8002d20:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8002d22:	4b10      	ldr	r3, [pc, #64]	; (8002d64 <MX_USART6_UART_Init+0x4c>)
 8002d24:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002d28:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002d2a:	4b0e      	ldr	r3, [pc, #56]	; (8002d64 <MX_USART6_UART_Init+0x4c>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002d30:	4b0c      	ldr	r3, [pc, #48]	; (8002d64 <MX_USART6_UART_Init+0x4c>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002d36:	4b0b      	ldr	r3, [pc, #44]	; (8002d64 <MX_USART6_UART_Init+0x4c>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002d3c:	4b09      	ldr	r3, [pc, #36]	; (8002d64 <MX_USART6_UART_Init+0x4c>)
 8002d3e:	220c      	movs	r2, #12
 8002d40:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d42:	4b08      	ldr	r3, [pc, #32]	; (8002d64 <MX_USART6_UART_Init+0x4c>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d48:	4b06      	ldr	r3, [pc, #24]	; (8002d64 <MX_USART6_UART_Init+0x4c>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002d4e:	4805      	ldr	r0, [pc, #20]	; (8002d64 <MX_USART6_UART_Init+0x4c>)
 8002d50:	f007 fb1a 	bl	800a388 <HAL_UART_Init>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002d5a:	f000 fb6b 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002d5e:	bf00      	nop
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	20000d7c 	.word	0x20000d7c
 8002d68:	40011400 	.word	0x40011400

08002d6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b08e      	sub	sp, #56	; 0x38
 8002d70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d76:	2200      	movs	r2, #0
 8002d78:	601a      	str	r2, [r3, #0]
 8002d7a:	605a      	str	r2, [r3, #4]
 8002d7c:	609a      	str	r2, [r3, #8]
 8002d7e:	60da      	str	r2, [r3, #12]
 8002d80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d82:	2300      	movs	r3, #0
 8002d84:	623b      	str	r3, [r7, #32]
 8002d86:	4bb5      	ldr	r3, [pc, #724]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8a:	4ab4      	ldr	r2, [pc, #720]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002d8c:	f043 0310 	orr.w	r3, r3, #16
 8002d90:	6313      	str	r3, [r2, #48]	; 0x30
 8002d92:	4bb2      	ldr	r3, [pc, #712]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d96:	f003 0310 	and.w	r3, r3, #16
 8002d9a:	623b      	str	r3, [r7, #32]
 8002d9c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d9e:	2300      	movs	r3, #0
 8002da0:	61fb      	str	r3, [r7, #28]
 8002da2:	4bae      	ldr	r3, [pc, #696]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da6:	4aad      	ldr	r2, [pc, #692]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002da8:	f043 0304 	orr.w	r3, r3, #4
 8002dac:	6313      	str	r3, [r2, #48]	; 0x30
 8002dae:	4bab      	ldr	r3, [pc, #684]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	f003 0304 	and.w	r3, r3, #4
 8002db6:	61fb      	str	r3, [r7, #28]
 8002db8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002dba:	2300      	movs	r3, #0
 8002dbc:	61bb      	str	r3, [r7, #24]
 8002dbe:	4ba7      	ldr	r3, [pc, #668]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc2:	4aa6      	ldr	r2, [pc, #664]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002dc4:	f043 0320 	orr.w	r3, r3, #32
 8002dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dca:	4ba4      	ldr	r3, [pc, #656]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dce:	f003 0320 	and.w	r3, r3, #32
 8002dd2:	61bb      	str	r3, [r7, #24]
 8002dd4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	617b      	str	r3, [r7, #20]
 8002dda:	4ba0      	ldr	r3, [pc, #640]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dde:	4a9f      	ldr	r2, [pc, #636]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002de0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002de4:	6313      	str	r3, [r2, #48]	; 0x30
 8002de6:	4b9d      	ldr	r3, [pc, #628]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dee:	617b      	str	r3, [r7, #20]
 8002df0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002df2:	2300      	movs	r3, #0
 8002df4:	613b      	str	r3, [r7, #16]
 8002df6:	4b99      	ldr	r3, [pc, #612]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfa:	4a98      	ldr	r2, [pc, #608]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002dfc:	f043 0301 	orr.w	r3, r3, #1
 8002e00:	6313      	str	r3, [r2, #48]	; 0x30
 8002e02:	4b96      	ldr	r3, [pc, #600]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	613b      	str	r3, [r7, #16]
 8002e0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60fb      	str	r3, [r7, #12]
 8002e12:	4b92      	ldr	r3, [pc, #584]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	4a91      	ldr	r2, [pc, #580]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002e18:	f043 0302 	orr.w	r3, r3, #2
 8002e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e1e:	4b8f      	ldr	r3, [pc, #572]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	60fb      	str	r3, [r7, #12]
 8002e28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	60bb      	str	r3, [r7, #8]
 8002e2e:	4b8b      	ldr	r3, [pc, #556]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e32:	4a8a      	ldr	r2, [pc, #552]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002e34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e38:	6313      	str	r3, [r2, #48]	; 0x30
 8002e3a:	4b88      	ldr	r3, [pc, #544]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e42:	60bb      	str	r3, [r7, #8]
 8002e44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e46:	2300      	movs	r3, #0
 8002e48:	607b      	str	r3, [r7, #4]
 8002e4a:	4b84      	ldr	r3, [pc, #528]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4e:	4a83      	ldr	r2, [pc, #524]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002e50:	f043 0308 	orr.w	r3, r3, #8
 8002e54:	6313      	str	r3, [r2, #48]	; 0x30
 8002e56:	4b81      	ldr	r3, [pc, #516]	; (800305c <MX_GPIO_Init+0x2f0>)
 8002e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5a:	f003 0308 	and.w	r3, r3, #8
 8002e5e:	607b      	str	r3, [r7, #4]
 8002e60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, PM_12V_EN_Pin|Vent_Valve_EN_Pin|TH_CS_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 8002e62:	2200      	movs	r2, #0
 8002e64:	f248 4184 	movw	r1, #33924	; 0x8484
 8002e68:	487d      	ldr	r0, [pc, #500]	; (8003060 <MX_GPIO_Init+0x2f4>)
 8002e6a:	f003 fbff 	bl	800666c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e74:	487b      	ldr	r0, [pc, #492]	; (8003064 <MX_GPIO_Init+0x2f8>)
 8002e76:	f003 fbf9 	bl	800666c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8002e80:	4879      	ldr	r0, [pc, #484]	; (8003068 <MX_GPIO_Init+0x2fc>)
 8002e82:	f003 fbf3 	bl	800666c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEDF_GPIO_Port, LEDF_Pin, GPIO_PIN_RESET);
 8002e86:	2200      	movs	r2, #0
 8002e88:	2108      	movs	r1, #8
 8002e8a:	4878      	ldr	r0, [pc, #480]	; (800306c <MX_GPIO_Init+0x300>)
 8002e8c:	f003 fbee 	bl	800666c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Prop_Gate_2_Pin|Prop_Gate_1_Pin, GPIO_PIN_RESET);
 8002e90:	2200      	movs	r2, #0
 8002e92:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8002e96:	4873      	ldr	r0, [pc, #460]	; (8003064 <MX_GPIO_Init+0x2f8>)
 8002e98:	f003 fbe8 	bl	800666c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, Prop_Pyro_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|VR_CTRL_PWR_Pin
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f645 2126 	movw	r1, #23078	; 0x5a26
 8002ea2:	4873      	ldr	r0, [pc, #460]	; (8003070 <MX_GPIO_Init+0x304>)
 8002ea4:	f003 fbe2 	bl	800666c <HAL_GPIO_WritePin>
                          |Rcov_Gate_Main_Pin|Rcov_Gate_Drogue_Pin|Rcov_Arm_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SX_NSS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f44f 5198 	mov.w	r1, #4864	; 0x1300
 8002eae:	4871      	ldr	r0, [pc, #452]	; (8003074 <MX_GPIO_Init+0x308>)
 8002eb0:	f003 fbdc 	bl	800666c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f44f 41f9 	mov.w	r1, #31872	; 0x7c80
 8002eba:	486f      	ldr	r0, [pc, #444]	; (8003078 <MX_GPIO_Init+0x30c>)
 8002ebc:	f003 fbd6 	bl	800666c <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|VR_CTRL_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, FLASH_IO3_Pin|FLASH_WP_Pin|FLASH_CS_Pin, GPIO_PIN_SET);
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	2170      	movs	r1, #112	; 0x70
 8002ec4:	486c      	ldr	r0, [pc, #432]	; (8003078 <MX_GPIO_Init+0x30c>)
 8002ec6:	f003 fbd1 	bl	800666c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PM_12V_EN_Pin Vent_Valve_EN_Pin TH_CS_Pin Iridium_RST_Pin */
  GPIO_InitStruct.Pin = PM_12V_EN_Pin|Vent_Valve_EN_Pin|TH_CS_Pin|Iridium_RST_Pin;
 8002eca:	f248 4384 	movw	r3, #33924	; 0x8484
 8002ece:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002edc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	485f      	ldr	r0, [pc, #380]	; (8003060 <MX_GPIO_Init+0x2f4>)
 8002ee4:	f003 f9fe 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8002ee8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002eec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8002efa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002efe:	4619      	mov	r1, r3
 8002f00:	4858      	ldr	r0, [pc, #352]	; (8003064 <MX_GPIO_Init+0x2f8>)
 8002f02:	f003 f9ef 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Button_Pin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 8002f06:	2301      	movs	r3, #1
 8002f08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f0a:	4b5c      	ldr	r3, [pc, #368]	; (800307c <MX_GPIO_Init+0x310>)
 8002f0c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 8002f12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f16:	4619      	mov	r1, r3
 8002f18:	4853      	ldr	r0, [pc, #332]	; (8003068 <MX_GPIO_Init+0x2fc>)
 8002f1a:	f003 f9e3 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin SX_AMPLIFIER_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|SX_AMPLIFIER_Pin;
 8002f1e:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8002f22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f24:	2301      	movs	r3, #1
 8002f26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f34:	4619      	mov	r1, r3
 8002f36:	484c      	ldr	r0, [pc, #304]	; (8003068 <MX_GPIO_Init+0x2fc>)
 8002f38:	f003 f9d4 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEDF_Pin */
  GPIO_InitStruct.Pin = LEDF_Pin;
 8002f3c:	2308      	movs	r3, #8
 8002f3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f40:	2301      	movs	r3, #1
 8002f42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f44:	2300      	movs	r3, #0
 8002f46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LEDF_GPIO_Port, &GPIO_InitStruct);
 8002f4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f50:	4619      	mov	r1, r3
 8002f52:	4846      	ldr	r0, [pc, #280]	; (800306c <MX_GPIO_Init+0x300>)
 8002f54:	f003 f9c6 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_Prop_PyroTurboValve_LimitSwitch_Pin IN_SD_CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin|IN_SD_CARD_DETECT_Pin;
 8002f58:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 8002f5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f62:	2300      	movs	r3, #0
 8002f64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	483e      	ldr	r0, [pc, #248]	; (8003068 <MX_GPIO_Init+0x2fc>)
 8002f6e:	f003 f9b9 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Prop_ActuatedVent_Feedback_Pin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 8002f72:	2302      	movs	r3, #2
 8002f74:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f76:	2300      	movs	r3, #0
 8002f78:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 8002f7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f82:	4619      	mov	r1, r3
 8002f84:	483b      	ldr	r0, [pc, #236]	; (8003074 <MX_GPIO_Init+0x308>)
 8002f86:	f003 f9ad 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Prop_Cont_2_Pin */
  GPIO_InitStruct.Pin = Prop_Cont_2_Pin;
 8002f8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f90:	2300      	movs	r3, #0
 8002f92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f94:	2300      	movs	r3, #0
 8002f96:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Prop_Cont_2_GPIO_Port, &GPIO_InitStruct);
 8002f98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4831      	ldr	r0, [pc, #196]	; (8003064 <MX_GPIO_Init+0x2f8>)
 8002fa0:	f003 f9a0 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Prop_Gate_2_Pin Prop_Gate_1_Pin */
  GPIO_InitStruct.Pin = Prop_Gate_2_Pin|Prop_Gate_1_Pin;
 8002fa4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002fa8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002faa:	2301      	movs	r3, #1
 8002fac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002fb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fba:	4619      	mov	r1, r3
 8002fbc:	4829      	ldr	r0, [pc, #164]	; (8003064 <MX_GPIO_Init+0x2f8>)
 8002fbe:	f003 f991 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Prop_Cont_1_Pin SX_BUSY_Pin SX_DIO_Pin Rcov_Cont_Main_Pin
                           Rcov_Cont_Drogue_Pin */
  GPIO_InitStruct.Pin = Prop_Cont_1_Pin|SX_BUSY_Pin|SX_DIO_Pin|Rcov_Cont_Main_Pin
 8002fc2:	f242 4319 	movw	r3, #9241	; 0x2419
 8002fc6:	627b      	str	r3, [r7, #36]	; 0x24
                          |Rcov_Cont_Drogue_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002fd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	4826      	ldr	r0, [pc, #152]	; (8003070 <MX_GPIO_Init+0x304>)
 8002fd8:	f003 f984 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Prop_Pyro_Arming_Pin SX_RST_Pin SX_RF_SW_Pin VR_CTRL_PWR_Pin
                           Rcov_Gate_Main_Pin Rcov_Gate_Drogue_Pin Rcov_Arm_Pin */
  GPIO_InitStruct.Pin = Prop_Pyro_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|VR_CTRL_PWR_Pin
 8002fdc:	f645 2326 	movw	r3, #23078	; 0x5a26
 8002fe0:	627b      	str	r3, [r7, #36]	; 0x24
                          |Rcov_Gate_Main_Pin|Rcov_Gate_Drogue_Pin|Rcov_Arm_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fea:	2300      	movs	r3, #0
 8002fec:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002fee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	481e      	ldr	r0, [pc, #120]	; (8003070 <MX_GPIO_Init+0x304>)
 8002ff6:	f003 f975 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Payload_EN_Pin IN_XTend_Continuity_Pin */
  GPIO_InitStruct.Pin = Payload_EN_Pin|IN_XTend_Continuity_Pin;
 8002ffa:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8002ffe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003000:	2300      	movs	r3, #0
 8003002:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003004:	2300      	movs	r3, #0
 8003006:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003008:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800300c:	4619      	mov	r1, r3
 800300e:	4814      	ldr	r0, [pc, #80]	; (8003060 <MX_GPIO_Init+0x2f4>)
 8003010:	f003 f968 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_NSS_Pin */
  GPIO_InitStruct.Pin = SX_NSS_Pin;
 8003014:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003018:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800301a:	2301      	movs	r3, #1
 800301c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800301e:	2301      	movs	r3, #1
 8003020:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003022:	2300      	movs	r3, #0
 8003024:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SX_NSS_GPIO_Port, &GPIO_InitStruct);
 8003026:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800302a:	4619      	mov	r1, r3
 800302c:	4811      	ldr	r0, [pc, #68]	; (8003074 <MX_GPIO_Init+0x308>)
 800302e:	f003 f959 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : XTend_CTS_Pin XTend_RTS_Pin XTend_SLEEP_Pin XTend_RX_LED_Pin
                           XTend_TX_PWR_Pin VR_CTRL_REC_Pin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8003032:	f44f 43f9 	mov.w	r3, #31872	; 0x7c80
 8003036:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|VR_CTRL_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003038:	2301      	movs	r3, #1
 800303a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800303c:	2300      	movs	r3, #0
 800303e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003040:	2300      	movs	r3, #0
 8003042:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003044:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003048:	4619      	mov	r1, r3
 800304a:	480b      	ldr	r0, [pc, #44]	; (8003078 <MX_GPIO_Init+0x30c>)
 800304c:	f003 f94a 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_BANDPASS_FILTER_Pin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 8003050:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003054:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003056:	2300      	movs	r3, #0
 8003058:	e012      	b.n	8003080 <MX_GPIO_Init+0x314>
 800305a:	bf00      	nop
 800305c:	40023800 	.word	0x40023800
 8003060:	40021000 	.word	0x40021000
 8003064:	40021400 	.word	0x40021400
 8003068:	40020800 	.word	0x40020800
 800306c:	40020000 	.word	0x40020000
 8003070:	40021800 	.word	0x40021800
 8003074:	40020400 	.word	0x40020400
 8003078:	40020c00 	.word	0x40020c00
 800307c:	10110000 	.word	0x10110000
 8003080:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003082:	2300      	movs	r3, #0
 8003084:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 8003086:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800308a:	4619      	mov	r1, r3
 800308c:	481c      	ldr	r0, [pc, #112]	; (8003100 <MX_GPIO_Init+0x394>)
 800308e:	f003 f929 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI_LPS22HH_DRDY_Pin EXTI_ISM330DCL_INT2_Pin EXTI_ISM330DLC_INT1_Pin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_ISM330DLC_INT1_Pin;
 8003092:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8003096:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003098:	4b1a      	ldr	r3, [pc, #104]	; (8003104 <MX_GPIO_Init+0x398>)
 800309a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800309c:	2300      	movs	r3, #0
 800309e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80030a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030a4:	4619      	mov	r1, r3
 80030a6:	4818      	ldr	r0, [pc, #96]	; (8003108 <MX_GPIO_Init+0x39c>)
 80030a8:	f003 f91c 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : FLASH_IO3_Pin FLASH_WP_Pin FLASH_CS_Pin */
  GPIO_InitStruct.Pin = FLASH_IO3_Pin|FLASH_WP_Pin|FLASH_CS_Pin;
 80030ac:	2370      	movs	r3, #112	; 0x70
 80030ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030b0:	2301      	movs	r3, #1
 80030b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030b4:	2301      	movs	r3, #1
 80030b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030b8:	2302      	movs	r3, #2
 80030ba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030c0:	4619      	mov	r1, r3
 80030c2:	480f      	ldr	r0, [pc, #60]	; (8003100 <MX_GPIO_Init+0x394>)
 80030c4:	f003 f90e 	bl	80062e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80030c8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80030cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030ce:	2301      	movs	r3, #1
 80030d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d2:	2300      	movs	r3, #0
 80030d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030d6:	2300      	movs	r3, #0
 80030d8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030de:	4619      	mov	r1, r3
 80030e0:	480a      	ldr	r0, [pc, #40]	; (800310c <MX_GPIO_Init+0x3a0>)
 80030e2:	f003 f8ff 	bl	80062e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80030e6:	2200      	movs	r2, #0
 80030e8:	2100      	movs	r1, #0
 80030ea:	2006      	movs	r0, #6
 80030ec:	f003 f8a1 	bl	8006232 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80030f0:	2006      	movs	r0, #6
 80030f2:	f003 f8ba 	bl	800626a <HAL_NVIC_EnableIRQ>

}
 80030f6:	bf00      	nop
 80030f8:	3738      	adds	r7, #56	; 0x38
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	40020c00 	.word	0x40020c00
 8003104:	10110000 	.word	0x10110000
 8003108:	40021800 	.word	0x40021800
 800310c:	40020400 	.word	0x40020400

08003110 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	4603      	mov	r3, r0
 8003118:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == IN_Button_Pin)
 800311a:	88fb      	ldrh	r3, [r7, #6]
 800311c:	2b01      	cmp	r3, #1
 800311e:	d109      	bne.n	8003134 <HAL_GPIO_EXTI_Callback+0x24>
	{
		button_pressed = 1;
 8003120:	4b07      	ldr	r3, [pc, #28]	; (8003140 <HAL_GPIO_EXTI_Callback+0x30>)
 8003122:	2201      	movs	r2, #1
 8003124:	701a      	strb	r2, [r3, #0]
		state++;
 8003126:	4b07      	ldr	r3, [pc, #28]	; (8003144 <HAL_GPIO_EXTI_Callback+0x34>)
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	b2db      	uxtb	r3, r3
 800312c:	3301      	adds	r3, #1
 800312e:	b2da      	uxtb	r2, r3
 8003130:	4b04      	ldr	r3, [pc, #16]	; (8003144 <HAL_GPIO_EXTI_Callback+0x34>)
 8003132:	701a      	strb	r2, [r3, #0]
	}
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr
 8003140:	20000256 	.word	0x20000256
 8003144:	20000469 	.word	0x20000469

08003148 <getAltitude>:

float getAltitude() {
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
	get_pressure(dev_ctx_lps, &pressure_hPa);
 800314e:	4a22      	ldr	r2, [pc, #136]	; (80031d8 <getAltitude+0x90>)
 8003150:	4b22      	ldr	r3, [pc, #136]	; (80031dc <getAltitude+0x94>)
 8003152:	ca07      	ldmia	r2, {r0, r1, r2}
 8003154:	f7fe f918 	bl	8001388 <get_pressure>
	uint32_t altitude = 145442.1609 * (1.0 - pow(pressure_hPa/local_pressure, 0.190266436));
 8003158:	4b20      	ldr	r3, [pc, #128]	; (80031dc <getAltitude+0x94>)
 800315a:	ed93 7a00 	vldr	s14, [r3]
 800315e:	4b20      	ldr	r3, [pc, #128]	; (80031e0 <getAltitude+0x98>)
 8003160:	edd3 7a00 	vldr	s15, [r3]
 8003164:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003168:	ee16 0a90 	vmov	r0, s13
 800316c:	f7fd f9fc 	bl	8000568 <__aeabi_f2d>
 8003170:	4602      	mov	r2, r0
 8003172:	460b      	mov	r3, r1
 8003174:	ed9f 1b14 	vldr	d1, [pc, #80]	; 80031c8 <getAltitude+0x80>
 8003178:	ec43 2b10 	vmov	d0, r2, r3
 800317c:	f00f fff0 	bl	8013160 <pow>
 8003180:	ec53 2b10 	vmov	r2, r3, d0
 8003184:	f04f 0000 	mov.w	r0, #0
 8003188:	4916      	ldr	r1, [pc, #88]	; (80031e4 <getAltitude+0x9c>)
 800318a:	f7fd f88d 	bl	80002a8 <__aeabi_dsub>
 800318e:	4602      	mov	r2, r0
 8003190:	460b      	mov	r3, r1
 8003192:	4610      	mov	r0, r2
 8003194:	4619      	mov	r1, r3
 8003196:	a30e      	add	r3, pc, #56	; (adr r3, 80031d0 <getAltitude+0x88>)
 8003198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800319c:	f7fd fa3c 	bl	8000618 <__aeabi_dmul>
 80031a0:	4602      	mov	r2, r0
 80031a2:	460b      	mov	r3, r1
 80031a4:	4610      	mov	r0, r2
 80031a6:	4619      	mov	r1, r3
 80031a8:	f7fd fd0e 	bl	8000bc8 <__aeabi_d2uiz>
 80031ac:	4603      	mov	r3, r0
 80031ae:	607b      	str	r3, [r7, #4]
	return altitude;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	ee07 3a90 	vmov	s15, r3
 80031b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 80031ba:	eeb0 0a67 	vmov.f32	s0, s15
 80031be:	3708      	adds	r7, #8
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	f3af 8000 	nop.w
 80031c8:	8c12bfc3 	.word	0x8c12bfc3
 80031cc:	3fc85aa6 	.word	0x3fc85aa6
 80031d0:	4985f06f 	.word	0x4985f06f
 80031d4:	4101c111 	.word	0x4101c111
 80031d8:	20000e14 	.word	0x20000e14
 80031dc:	20000270 	.word	0x20000270
 80031e0:	20000000 	.word	0x20000000
 80031e4:	3ff00000 	.word	0x3ff00000

080031e8 <save_flash_to_sd>:
 *
 * assumes f_mount has already been run.
 * this function does not close the file system.
 * opens a file "datalog.txt" and closes it when finished.
 */
int save_flash_to_sd(void) {
 80031e8:	b5b0      	push	{r4, r5, r7, lr}
 80031ea:	b088      	sub	sp, #32
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	466b      	mov	r3, sp
 80031f0:	461d      	mov	r5, r3
	// FLASH variables
	uint32_t page_num = 0;
 80031f2:	2300      	movs	r3, #0
 80031f4:	61bb      	str	r3, [r7, #24]
	uint16_t page_bytes = w25qxx.PageSize; // 256 bytes saved per page
 80031f6:	4b51      	ldr	r3, [pc, #324]	; (800333c <save_flash_to_sd+0x154>)
 80031f8:	895b      	ldrh	r3, [r3, #10]
 80031fa:	82fb      	strh	r3, [r7, #22]
	uint8_t readBuf[page_bytes];
 80031fc:	8afc      	ldrh	r4, [r7, #22]
 80031fe:	4623      	mov	r3, r4
 8003200:	3b01      	subs	r3, #1
 8003202:	613b      	str	r3, [r7, #16]
 8003204:	b2a0      	uxth	r0, r4
 8003206:	f04f 0100 	mov.w	r1, #0
 800320a:	f04f 0200 	mov.w	r2, #0
 800320e:	f04f 0300 	mov.w	r3, #0
 8003212:	00cb      	lsls	r3, r1, #3
 8003214:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8003218:	00c2      	lsls	r2, r0, #3
 800321a:	b2a0      	uxth	r0, r4
 800321c:	f04f 0100 	mov.w	r1, #0
 8003220:	f04f 0200 	mov.w	r2, #0
 8003224:	f04f 0300 	mov.w	r3, #0
 8003228:	00cb      	lsls	r3, r1, #3
 800322a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800322e:	00c2      	lsls	r2, r0, #3
 8003230:	4623      	mov	r3, r4
 8003232:	3307      	adds	r3, #7
 8003234:	08db      	lsrs	r3, r3, #3
 8003236:	00db      	lsls	r3, r3, #3
 8003238:	ebad 0d03 	sub.w	sp, sp, r3
 800323c:	466b      	mov	r3, sp
 800323e:	3300      	adds	r3, #0
 8003240:	60fb      	str	r3, [r7, #12]

	// write to file
	fres = f_open(&fil, "flashlog.txt", FA_WRITE | FA_OPEN_ALWAYS);
 8003242:	2212      	movs	r2, #18
 8003244:	493e      	ldr	r1, [pc, #248]	; (8003340 <save_flash_to_sd+0x158>)
 8003246:	483f      	ldr	r0, [pc, #252]	; (8003344 <save_flash_to_sd+0x15c>)
 8003248:	f00a fb3c 	bl	800d8c4 <f_open>
 800324c:	4603      	mov	r3, r0
 800324e:	461a      	mov	r2, r3
 8003250:	4b3d      	ldr	r3, [pc, #244]	; (8003348 <save_flash_to_sd+0x160>)
 8003252:	701a      	strb	r2, [r3, #0]
	if (fres != FR_OK) {
 8003254:	4b3c      	ldr	r3, [pc, #240]	; (8003348 <save_flash_to_sd+0x160>)
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d008      	beq.n	800326e <save_flash_to_sd+0x86>
		myprintf("f_open error (%i)\r\n", fres);
 800325c:	4b3a      	ldr	r3, [pc, #232]	; (8003348 <save_flash_to_sd+0x160>)
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	4619      	mov	r1, r3
 8003262:	483a      	ldr	r0, [pc, #232]	; (800334c <save_flash_to_sd+0x164>)
 8003264:	f000 f8f4 	bl	8003450 <myprintf>
		return -1;
 8003268:	f04f 33ff 	mov.w	r3, #4294967295
 800326c:	e061      	b.n	8003332 <save_flash_to_sd+0x14a>
	}

	// set pointer to end of file
	f_lseek(&fil, f_size(&fil));
 800326e:	4b35      	ldr	r3, [pc, #212]	; (8003344 <save_flash_to_sd+0x15c>)
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	4619      	mov	r1, r3
 8003274:	4833      	ldr	r0, [pc, #204]	; (8003344 <save_flash_to_sd+0x15c>)
 8003276:	f00a ff00 	bl	800e07a <f_lseek>

	// print string to indicate new log session
	sprintf((char *)msg_buffer, "\n--- new logging session! ---\r\n");
 800327a:	4935      	ldr	r1, [pc, #212]	; (8003350 <save_flash_to_sd+0x168>)
 800327c:	4835      	ldr	r0, [pc, #212]	; (8003354 <save_flash_to_sd+0x16c>)
 800327e:	f00c fa4f 	bl	800f720 <siprintf>
	sd_write(&fil, msg_buffer);
 8003282:	4934      	ldr	r1, [pc, #208]	; (8003354 <save_flash_to_sd+0x16c>)
 8003284:	482f      	ldr	r0, [pc, #188]	; (8003344 <save_flash_to_sd+0x15c>)
 8003286:	f000 f991 	bl	80035ac <sd_write>

	for (page_num = 0; page_num < w25qxx.PageCount; page_num++) {
 800328a:	2300      	movs	r3, #0
 800328c:	61bb      	str	r3, [r7, #24]
 800328e:	e024      	b.n	80032da <save_flash_to_sd+0xf2>

		if (!W25qxx_IsEmptyPage(page_num, 0, page_bytes)) {
 8003290:	8afb      	ldrh	r3, [r7, #22]
 8003292:	461a      	mov	r2, r3
 8003294:	2100      	movs	r1, #0
 8003296:	69b8      	ldr	r0, [r7, #24]
 8003298:	f002 f850 	bl	800533c <W25qxx_IsEmptyPage>
 800329c:	4603      	mov	r3, r0
 800329e:	f083 0301 	eor.w	r3, r3, #1
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d01e      	beq.n	80032e6 <save_flash_to_sd+0xfe>

			// page not empty, read page out of flash
			W25qxx_ReadPage(readBuf, page_num, 0, page_bytes);
 80032a8:	68f8      	ldr	r0, [r7, #12]
 80032aa:	8afb      	ldrh	r3, [r7, #22]
 80032ac:	2200      	movs	r2, #0
 80032ae:	69b9      	ldr	r1, [r7, #24]
 80032b0:	f002 f966 	bl	8005580 <W25qxx_ReadPage>

			// save to SD
			int8_t status = sd_write(&fil, readBuf);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	4619      	mov	r1, r3
 80032b8:	4822      	ldr	r0, [pc, #136]	; (8003344 <save_flash_to_sd+0x15c>)
 80032ba:	f000 f977 	bl	80035ac <sd_write>
 80032be:	4603      	mov	r3, r0
 80032c0:	72fb      	strb	r3, [r7, #11]
			if (status <= 0) {
 80032c2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	dc04      	bgt.n	80032d4 <save_flash_to_sd+0xec>
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, SET); // failed
 80032ca:	2201      	movs	r2, #1
 80032cc:	2102      	movs	r1, #2
 80032ce:	4822      	ldr	r0, [pc, #136]	; (8003358 <save_flash_to_sd+0x170>)
 80032d0:	f003 f9cc 	bl	800666c <HAL_GPIO_WritePin>
	for (page_num = 0; page_num < w25qxx.PageCount; page_num++) {
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	3301      	adds	r3, #1
 80032d8:	61bb      	str	r3, [r7, #24]
 80032da:	4b18      	ldr	r3, [pc, #96]	; (800333c <save_flash_to_sd+0x154>)
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	69ba      	ldr	r2, [r7, #24]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d3d5      	bcc.n	8003290 <save_flash_to_sd+0xa8>
 80032e4:	e000      	b.n	80032e8 <save_flash_to_sd+0x100>
			}
		}
		else break; // page empty, no need to continue
 80032e6:	bf00      	nop
	}

	// close file
	f_close(&fil);
 80032e8:	4816      	ldr	r0, [pc, #88]	; (8003344 <save_flash_to_sd+0x15c>)
 80032ea:	f00a fe9c 	bl	800e026 <f_close>

	if (page_num == 0) { // nothing saved
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d104      	bne.n	80032fe <save_flash_to_sd+0x116>
		tone(50, 5);
 80032f4:	2105      	movs	r1, #5
 80032f6:	2032      	movs	r0, #50	; 0x32
 80032f8:	f7fe fd1e 	bl	8001d38 <tone>
 80032fc:	e018      	b.n	8003330 <save_flash_to_sd+0x148>
	}
	else {
		// wait for button press to erase
		tone(250, 3);
 80032fe:	2103      	movs	r1, #3
 8003300:	20fa      	movs	r0, #250	; 0xfa
 8003302:	f7fe fd19 	bl	8001d38 <tone>

		// clear the blocks with data
		uint32_t blocks_to_clear = W25qxx_PageToBlock(page_num);
 8003306:	69b8      	ldr	r0, [r7, #24]
 8003308:	f002 f802 	bl	8005310 <W25qxx_PageToBlock>
 800330c:	6078      	str	r0, [r7, #4]
		for (uint32_t block = 0; block <= blocks_to_clear; block++) {
 800330e:	2300      	movs	r3, #0
 8003310:	61fb      	str	r3, [r7, #28]
 8003312:	e005      	b.n	8003320 <save_flash_to_sd+0x138>
			W25qxx_EraseBlock(block);
 8003314:	69f8      	ldr	r0, [r7, #28]
 8003316:	f001 ff87 	bl	8005228 <W25qxx_EraseBlock>
		for (uint32_t block = 0; block <= blocks_to_clear; block++) {
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	3301      	adds	r3, #1
 800331e:	61fb      	str	r3, [r7, #28]
 8003320:	69fa      	ldr	r2, [r7, #28]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	429a      	cmp	r2, r3
 8003326:	d9f5      	bls.n	8003314 <save_flash_to_sd+0x12c>
		}

		tone(50, 3);
 8003328:	2103      	movs	r1, #3
 800332a:	2032      	movs	r0, #50	; 0x32
 800332c:	f7fe fd04 	bl	8001d38 <tone>
	}

	return 0;
 8003330:	2300      	movs	r3, #0
 8003332:	46ad      	mov	sp, r5
}
 8003334:	4618      	mov	r0, r3
 8003336:	3720      	adds	r7, #32
 8003338:	46bd      	mov	sp, r7
 800333a:	bdb0      	pop	{r4, r5, r7, pc}
 800333c:	2000143c 	.word	0x2000143c
 8003340:	0801418c 	.word	0x0801418c
 8003344:	20000e24 	.word	0x20000e24
 8003348:	20000e20 	.word	0x20000e20
 800334c:	0801419c 	.word	0x0801419c
 8003350:	080141b0 	.word	0x080141b0
 8003354:	20000298 	.word	0x20000298
 8003358:	40020800 	.word	0x40020800

0800335c <get_continuity>:

uint8_t get_continuity() {
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
	// read pins
	GPIO_PinState drogue = HAL_GPIO_ReadPin(Rcov_Cont_Drogue_GPIO_Port, Rcov_Cont_Drogue_Pin);
 8003362:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003366:	4817      	ldr	r0, [pc, #92]	; (80033c4 <get_continuity+0x68>)
 8003368:	f003 f968 	bl	800663c <HAL_GPIO_ReadPin>
 800336c:	4603      	mov	r3, r0
 800336e:	71fb      	strb	r3, [r7, #7]
	GPIO_PinState main = HAL_GPIO_ReadPin(Rcov_Cont_Main_GPIO_Port, Rcov_Cont_Main_Pin);
 8003370:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003374:	4813      	ldr	r0, [pc, #76]	; (80033c4 <get_continuity+0x68>)
 8003376:	f003 f961 	bl	800663c <HAL_GPIO_ReadPin>
 800337a:	4603      	mov	r3, r0
 800337c:	71bb      	strb	r3, [r7, #6]
	GPIO_PinState prop_1 = HAL_GPIO_ReadPin(Prop_Cont_1_GPIO_Port, Prop_Cont_1_Pin);
 800337e:	2101      	movs	r1, #1
 8003380:	4810      	ldr	r0, [pc, #64]	; (80033c4 <get_continuity+0x68>)
 8003382:	f003 f95b 	bl	800663c <HAL_GPIO_ReadPin>
 8003386:	4603      	mov	r3, r0
 8003388:	717b      	strb	r3, [r7, #5]
	GPIO_PinState prop_2 = HAL_GPIO_ReadPin(Prop_Cont_2_GPIO_Port, Prop_Cont_2_Pin);
 800338a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800338e:	480e      	ldr	r0, [pc, #56]	; (80033c8 <get_continuity+0x6c>)
 8003390:	f003 f954 	bl	800663c <HAL_GPIO_ReadPin>
 8003394:	4603      	mov	r3, r0
 8003396:	713b      	strb	r3, [r7, #4]

	// assign one-hot encoded result (apparently you can multiply enums?)
	uint8_t continuity = (drogue) + (main * 2) + (prop_1 * 4) + (prop_2 * 8);
 8003398:	793b      	ldrb	r3, [r7, #4]
 800339a:	005b      	lsls	r3, r3, #1
 800339c:	b2da      	uxtb	r2, r3
 800339e:	797b      	ldrb	r3, [r7, #5]
 80033a0:	4413      	add	r3, r2
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	b2da      	uxtb	r2, r3
 80033a8:	79bb      	ldrb	r3, [r7, #6]
 80033aa:	4413      	add	r3, r2
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	005b      	lsls	r3, r3, #1
 80033b0:	b2da      	uxtb	r2, r3
 80033b2:	79fb      	ldrb	r3, [r7, #7]
 80033b4:	4413      	add	r3, r2
 80033b6:	70fb      	strb	r3, [r7, #3]
	return continuity;
 80033b8:	78fb      	ldrb	r3, [r7, #3]
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	40021800 	.word	0x40021800
 80033c8:	40021400 	.word	0x40021400
 80033cc:	00000000 	.word	0x00000000

080033d0 <prop_poll_pressure_transducer>:

float prop_poll_pressure_transducer(void) {
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
	// reading adc
	HAL_ADC_Start(&hadc1);
 80033d6:	4816      	ldr	r0, [pc, #88]	; (8003430 <prop_poll_pressure_transducer+0x60>)
 80033d8:	f002 fa98 	bl	800590c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 80033dc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80033e0:	4813      	ldr	r0, [pc, #76]	; (8003430 <prop_poll_pressure_transducer+0x60>)
 80033e2:	f002 fb8c 	bl	8005afe <HAL_ADC_PollForConversion>
	uint32_t pressure_sensor_raw = HAL_ADC_GetValue(&hadc1);
 80033e6:	4812      	ldr	r0, [pc, #72]	; (8003430 <prop_poll_pressure_transducer+0x60>)
 80033e8:	f002 fc0d 	bl	8005c06 <HAL_ADC_GetValue>
 80033ec:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop(&hadc1);
 80033ee:	4810      	ldr	r0, [pc, #64]	; (8003430 <prop_poll_pressure_transducer+0x60>)
 80033f0:	f002 fb52 	bl	8005a98 <HAL_ADC_Stop>

	float voltage = (float) (pressure_sensor_raw / 4095.0); // assuming 12 bits
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f7fd f895 	bl	8000524 <__aeabi_ui2d>
 80033fa:	a30b      	add	r3, pc, #44	; (adr r3, 8003428 <prop_poll_pressure_transducer+0x58>)
 80033fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003400:	f7fd fa34 	bl	800086c <__aeabi_ddiv>
 8003404:	4602      	mov	r2, r0
 8003406:	460b      	mov	r3, r1
 8003408:	4610      	mov	r0, r2
 800340a:	4619      	mov	r1, r3
 800340c:	f7fd fbfc 	bl	8000c08 <__aeabi_d2f>
 8003410:	4603      	mov	r3, r0
 8003412:	603b      	str	r3, [r7, #0]

	// convert using transfer function
	// TODO

	return voltage;
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	ee07 3a90 	vmov	s15, r3
}
 800341a:	eeb0 0a67 	vmov.f32	s0, s15
 800341e:	3708      	adds	r7, #8
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	f3af 8000 	nop.w
 8003428:	00000000 	.word	0x00000000
 800342c:	40affe00 	.word	0x40affe00
 8003430:	20000ac8 	.word	0x20000ac8

08003434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8003438:	2201      	movs	r2, #1
 800343a:	2104      	movs	r1, #4
 800343c:	4803      	ldr	r0, [pc, #12]	; (800344c <Error_Handler+0x18>)
 800343e:	f003 f915 	bl	800666c <HAL_GPIO_WritePin>
	buzz_failure();
 8003442:	f7fe fca9 	bl	8001d98 <buzz_failure>
	__BKPT();
 8003446:	be00      	bkpt	0x0000
  /* USER CODE END Error_Handler_Debug */
}
 8003448:	bf00      	nop
 800344a:	bd80      	pop	{r7, pc}
 800344c:	40020800 	.word	0x40020800

08003450 <myprintf>:
extern FIL fil;
uint8_t msg_buffer[1000];


// private functions
void myprintf(const char *fmt, ...) { // currently does nothing, was copied from a tutorial to make the code work
 8003450:	b40f      	push	{r0, r1, r2, r3}
 8003452:	b580      	push	{r7, lr}
 8003454:	b082      	sub	sp, #8
 8003456:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 8003458:	f107 0314 	add.w	r3, r7, #20
 800345c:	607b      	str	r3, [r7, #4]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	693a      	ldr	r2, [r7, #16]
 8003462:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003466:	4805      	ldr	r0, [pc, #20]	; (800347c <myprintf+0x2c>)
 8003468:	f00d f8c2 	bl	80105f0 <vsniprintf>
  va_end(args);

//  int len = strlen(buffer);
//  HAL_UART_Transmit(&huart8, (uint8_t*)buffer, len, -1);

}
 800346c:	bf00      	nop
 800346e:	3708      	adds	r7, #8
 8003470:	46bd      	mov	sp, r7
 8003472:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003476:	b004      	add	sp, #16
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	20000484 	.word	0x20000484

08003480 <sd_init_dynamic_filename>:
 * creates new file of form "[prefix][number].txt"
 * where the string composed of "[prefix][number]" is 8 characters long.
 *
 */
FRESULT sd_init_dynamic_filename(char *prefix, char *header_text, char* return_filename)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b08a      	sub	sp, #40	; 0x28
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	607a      	str	r2, [r7, #4]
	FRESULT fres = f_mount(&FatFs, "", 1);
 800348c:	2201      	movs	r2, #1
 800348e:	4932      	ldr	r1, [pc, #200]	; (8003558 <sd_init_dynamic_filename+0xd8>)
 8003490:	4832      	ldr	r0, [pc, #200]	; (800355c <sd_init_dynamic_filename+0xdc>)
 8003492:	f00a f9d1 	bl	800d838 <f_mount>
 8003496:	4603      	mov	r3, r0
 8003498:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (fres != FR_OK) {
 800349c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d008      	beq.n	80034b6 <sd_init_dynamic_filename+0x36>
		myprintf("f_mount error (%i)\r\n", fres);
 80034a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80034a8:	4619      	mov	r1, r3
 80034aa:	482d      	ldr	r0, [pc, #180]	; (8003560 <sd_init_dynamic_filename+0xe0>)
 80034ac:	f7ff ffd0 	bl	8003450 <myprintf>
		return fres;
 80034b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80034b4:	e04b      	b.n	800354e <sd_init_dynamic_filename+0xce>
	}

	// scan files on drive to figure out what suffix number is appropriate
	uint32_t max_used_value = 0;
 80034b6:	2300      	movs	r3, #0
 80034b8:	623b      	str	r3, [r7, #32]
	fres = scan_files("", prefix, &max_used_value);
 80034ba:	f107 0320 	add.w	r3, r7, #32
 80034be:	461a      	mov	r2, r3
 80034c0:	68f9      	ldr	r1, [r7, #12]
 80034c2:	4825      	ldr	r0, [pc, #148]	; (8003558 <sd_init_dynamic_filename+0xd8>)
 80034c4:	f000 f89c 	bl	8003600 <scan_files>
 80034c8:	4603      	mov	r3, r0
 80034ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// create filename (max filename length in char array is 13 without LFN)
	char filename[13];
	sprintf(filename, "fc%06lu.txt", max_used_value + 1);
 80034ce:	6a3b      	ldr	r3, [r7, #32]
 80034d0:	1c5a      	adds	r2, r3, #1
 80034d2:	f107 0310 	add.w	r3, r7, #16
 80034d6:	4923      	ldr	r1, [pc, #140]	; (8003564 <sd_init_dynamic_filename+0xe4>)
 80034d8:	4618      	mov	r0, r3
 80034da:	f00c f921 	bl	800f720 <siprintf>
	return_filename = strcpy(return_filename, filename); // needed so that other functions can open the file!
 80034de:	f107 0310 	add.w	r3, r7, #16
 80034e2:	4619      	mov	r1, r3
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f00c f97e 	bl	800f7e6 <strcpy>
 80034ea:	6078      	str	r0, [r7, #4]

	// open file (create file) on SD card
	fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 80034ec:	f107 0310 	add.w	r3, r7, #16
 80034f0:	221a      	movs	r2, #26
 80034f2:	4619      	mov	r1, r3
 80034f4:	481c      	ldr	r0, [pc, #112]	; (8003568 <sd_init_dynamic_filename+0xe8>)
 80034f6:	f00a f9e5 	bl	800d8c4 <f_open>
 80034fa:	4603      	mov	r3, r0
 80034fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (fres == FR_OK) {
 8003500:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003504:	2b00      	cmp	r3, #0
 8003506:	d11a      	bne.n	800353e <sd_init_dynamic_filename+0xbe>
		myprintf("I was able to open filename.txt for writing\r\n");
 8003508:	4818      	ldr	r0, [pc, #96]	; (800356c <sd_init_dynamic_filename+0xec>)
 800350a:	f7ff ffa1 	bl	8003450 <myprintf>
	} else {
		myprintf("f_open error (%i)\r\n", fres);
		return fres;
	}
	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 800350e:	4b16      	ldr	r3, [pc, #88]	; (8003568 <sd_init_dynamic_filename+0xe8>)
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	4619      	mov	r1, r3
 8003514:	4814      	ldr	r0, [pc, #80]	; (8003568 <sd_init_dynamic_filename+0xe8>)
 8003516:	f00a fdb0 	bl	800e07a <f_lseek>

	// save indicate start of new log session
	sprintf((char *)msg_buffer, "--- new logging session! ---\r\n");
 800351a:	4915      	ldr	r1, [pc, #84]	; (8003570 <sd_init_dynamic_filename+0xf0>)
 800351c:	4815      	ldr	r0, [pc, #84]	; (8003574 <sd_init_dynamic_filename+0xf4>)
 800351e:	f00c f8ff 	bl	800f720 <siprintf>
	sd_write(&fil, msg_buffer);
 8003522:	4914      	ldr	r1, [pc, #80]	; (8003574 <sd_init_dynamic_filename+0xf4>)
 8003524:	4810      	ldr	r0, [pc, #64]	; (8003568 <sd_init_dynamic_filename+0xe8>)
 8003526:	f000 f841 	bl	80035ac <sd_write>

	// save header row to indicate what the data is
	sd_write(&fil, (uint8_t *)header_text);
 800352a:	68b9      	ldr	r1, [r7, #8]
 800352c:	480e      	ldr	r0, [pc, #56]	; (8003568 <sd_init_dynamic_filename+0xe8>)
 800352e:	f000 f83d 	bl	80035ac <sd_write>
	f_close(&fil);
 8003532:	480d      	ldr	r0, [pc, #52]	; (8003568 <sd_init_dynamic_filename+0xe8>)
 8003534:	f00a fd77 	bl	800e026 <f_close>

	return fres;
 8003538:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800353c:	e007      	b.n	800354e <sd_init_dynamic_filename+0xce>
		myprintf("f_open error (%i)\r\n", fres);
 800353e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003542:	4619      	mov	r1, r3
 8003544:	480c      	ldr	r0, [pc, #48]	; (8003578 <sd_init_dynamic_filename+0xf8>)
 8003546:	f7ff ff83 	bl	8003450 <myprintf>
		return fres;
 800354a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800354e:	4618      	mov	r0, r3
 8003550:	3728      	adds	r7, #40	; 0x28
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	080141d0 	.word	0x080141d0
 800355c:	20000844 	.word	0x20000844
 8003560:	080141d4 	.word	0x080141d4
 8003564:	08014250 	.word	0x08014250
 8003568:	20000e24 	.word	0x20000e24
 800356c:	080141ec 	.word	0x080141ec
 8003570:	08014230 	.word	0x08014230
 8003574:	20001054 	.word	0x20001054
 8003578:	0801421c 	.word	0x0801421c

0800357c <sd_open_file>:

/*
 * always open in mode FA_WRITE | FA_OPEN_ALWAYS and then appends.
 */
FRESULT sd_open_file(char *filename)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
	// write start to SD card
	FRESULT fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS);
 8003584:	2212      	movs	r2, #18
 8003586:	6879      	ldr	r1, [r7, #4]
 8003588:	4807      	ldr	r0, [pc, #28]	; (80035a8 <sd_open_file+0x2c>)
 800358a:	f00a f99b 	bl	800d8c4 <f_open>
 800358e:	4603      	mov	r3, r0
 8003590:	73fb      	strb	r3, [r7, #15]

	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 8003592:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <sd_open_file+0x2c>)
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	4619      	mov	r1, r3
 8003598:	4803      	ldr	r0, [pc, #12]	; (80035a8 <sd_open_file+0x2c>)
 800359a:	f00a fd6e 	bl	800e07a <f_lseek>

	return fres;
 800359e:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3710      	adds	r7, #16
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	20000e24 	.word	0x20000e24

080035ac <sd_write>:
 * @brief  write buffer to file on sd card.
 * @param  fp 		file to save to
 * @param  buffer	data to write to file
 */
int8_t sd_write(FIL* fp, uint8_t* buffer)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
	UINT bytesWrote;
	FRESULT fres = f_write(fp, buffer, strlen((char const *)buffer), &bytesWrote);
 80035b6:	6838      	ldr	r0, [r7, #0]
 80035b8:	f7fc fe1a 	bl	80001f0 <strlen>
 80035bc:	4602      	mov	r2, r0
 80035be:	f107 0308 	add.w	r3, r7, #8
 80035c2:	6839      	ldr	r1, [r7, #0]
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f00a fb3b 	bl	800dc40 <f_write>
 80035ca:	4603      	mov	r3, r0
 80035cc:	73fb      	strb	r3, [r7, #15]
	if (fres == FR_OK) {
 80035ce:	7bfb      	ldrb	r3, [r7, #15]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d107      	bne.n	80035e4 <sd_write+0x38>
		myprintf("Wrote %i bytes to 'write.txt'!\r\n", bytesWrote);
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	4619      	mov	r1, r3
 80035d8:	4807      	ldr	r0, [pc, #28]	; (80035f8 <sd_write+0x4c>)
 80035da:	f7ff ff39 	bl	8003450 <myprintf>
		return bytesWrote;
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	b25b      	sxtb	r3, r3
 80035e2:	e004      	b.n	80035ee <sd_write+0x42>
	} else {
		myprintf("f_write error (%i)\r\n");
 80035e4:	4805      	ldr	r0, [pc, #20]	; (80035fc <sd_write+0x50>)
 80035e6:	f7ff ff33 	bl	8003450 <myprintf>
		return -1;
 80035ea:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	0801425c 	.word	0x0801425c
 80035fc:	08014280 	.word	0x08014280

08003600 <scan_files>:
FRESULT scan_files (
    char* path,        /* Start node to be scanned (***also used as work area***) */
	char* prefix,	   /* prefix in the filename for our datafiles */
	uint32_t* max_used_value
)
{
 8003600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003602:	b099      	sub	sp, #100	; 0x64
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
 800360c:	466b      	mov	r3, sp
 800360e:	461d      	mov	r5, r3
    DIR dir;
//    UINT i;
    static FILINFO fno;

    // does not change so make it static
    uint8_t len_prefix = strlen(prefix);
 8003610:	68b8      	ldr	r0, [r7, #8]
 8003612:	f7fc fded 	bl	80001f0 <strlen>
 8003616:	4603      	mov	r3, r0
 8003618:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    char prefix_upper[len_prefix];
 800361c:	f897 405e 	ldrb.w	r4, [r7, #94]	; 0x5e
 8003620:	4623      	mov	r3, r4
 8003622:	3b01      	subs	r3, #1
 8003624:	65bb      	str	r3, [r7, #88]	; 0x58
 8003626:	b2e0      	uxtb	r0, r4
 8003628:	f04f 0100 	mov.w	r1, #0
 800362c:	f04f 0200 	mov.w	r2, #0
 8003630:	f04f 0300 	mov.w	r3, #0
 8003634:	00cb      	lsls	r3, r1, #3
 8003636:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800363a:	00c2      	lsls	r2, r0, #3
 800363c:	b2e0      	uxtb	r0, r4
 800363e:	f04f 0100 	mov.w	r1, #0
 8003642:	f04f 0200 	mov.w	r2, #0
 8003646:	f04f 0300 	mov.w	r3, #0
 800364a:	00cb      	lsls	r3, r1, #3
 800364c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8003650:	00c2      	lsls	r2, r0, #3
 8003652:	4623      	mov	r3, r4
 8003654:	3307      	adds	r3, #7
 8003656:	08db      	lsrs	r3, r3, #3
 8003658:	00db      	lsls	r3, r3, #3
 800365a:	ebad 0d03 	sub.w	sp, sp, r3
 800365e:	466b      	mov	r3, sp
 8003660:	3300      	adds	r3, #0
 8003662:	657b      	str	r3, [r7, #84]	; 0x54
	str2upper(prefix, prefix_upper);
 8003664:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003666:	4619      	mov	r1, r3
 8003668:	68b8      	ldr	r0, [r7, #8]
 800366a:	f000 f8ff 	bl	800386c <str2upper>

	*max_used_value = 0; // initialize to known minimum value
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	601a      	str	r2, [r3, #0]
	uint32_t num_files_fc = 0; // suffix on the files containing fc data already on sd card
 8003674:	2300      	movs	r3, #0
 8003676:	617b      	str	r3, [r7, #20]

    res = f_opendir(&dir, path);                       /* Open the directory */
 8003678:	f107 0318 	add.w	r3, r7, #24
 800367c:	68f9      	ldr	r1, [r7, #12]
 800367e:	4618      	mov	r0, r3
 8003680:	f00a ff04 	bl	800e48c <f_opendir>
 8003684:	4603      	mov	r3, r0
 8003686:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (res == FR_OK) {
 800368a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800368e:	2b00      	cmp	r3, #0
 8003690:	d16c      	bne.n	800376c <scan_files+0x16c>
        for (;;) {
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8003692:	f107 0318 	add.w	r3, r7, #24
 8003696:	4939      	ldr	r1, [pc, #228]	; (800377c <scan_files+0x17c>)
 8003698:	4618      	mov	r0, r3
 800369a:	f00a ff90 	bl	800e5be <f_readdir>
 800369e:	4603      	mov	r3, r0
 80036a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
            if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 80036a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d15a      	bne.n	8003762 <scan_files+0x162>
 80036ac:	4b33      	ldr	r3, [pc, #204]	; (800377c <scan_files+0x17c>)
 80036ae:	7a5b      	ldrb	r3, [r3, #9]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d056      	beq.n	8003762 <scan_files+0x162>
            if (fno.fattrib & AM_DIR) {                    /* It is a directory */
 80036b4:	4b31      	ldr	r3, [pc, #196]	; (800377c <scan_files+0x17c>)
 80036b6:	7a1b      	ldrb	r3, [r3, #8]
 80036b8:	f003 0310 	and.w	r3, r3, #16
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d14e      	bne.n	800375e <scan_files+0x15e>
//                i = strlen(path);
//                sprintf(&path[i], "/%s", fno.fname);
//                res = scan_files(path, prefix, max_used_value);    /* Enter the directory */
//                if (res != FR_OK) break;
//                path[i] = 0;
            } else {                                       /* It is a file. */
 80036c0:	466b      	mov	r3, sp
 80036c2:	461e      	mov	r6, r3
//                printf("%s/%s\n", path, fno.fname);

            	// check if filename contains parts of our standard prefix "FC000000.txt"
            	// but first convert to uppercase to make case insensitive

            	char fname_upper[strlen((char *)fno.fname)];
 80036c4:	482e      	ldr	r0, [pc, #184]	; (8003780 <scan_files+0x180>)
 80036c6:	f7fc fd93 	bl	80001f0 <strlen>
 80036ca:	4604      	mov	r4, r0
 80036cc:	4623      	mov	r3, r4
 80036ce:	3b01      	subs	r3, #1
 80036d0:	653b      	str	r3, [r7, #80]	; 0x50
 80036d2:	4620      	mov	r0, r4
 80036d4:	f04f 0100 	mov.w	r1, #0
 80036d8:	f04f 0200 	mov.w	r2, #0
 80036dc:	f04f 0300 	mov.w	r3, #0
 80036e0:	00cb      	lsls	r3, r1, #3
 80036e2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80036e6:	00c2      	lsls	r2, r0, #3
 80036e8:	4620      	mov	r0, r4
 80036ea:	f04f 0100 	mov.w	r1, #0
 80036ee:	f04f 0200 	mov.w	r2, #0
 80036f2:	f04f 0300 	mov.w	r3, #0
 80036f6:	00cb      	lsls	r3, r1, #3
 80036f8:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80036fc:	00c2      	lsls	r2, r0, #3
 80036fe:	1de3      	adds	r3, r4, #7
 8003700:	08db      	lsrs	r3, r3, #3
 8003702:	00db      	lsls	r3, r3, #3
 8003704:	ebad 0d03 	sub.w	sp, sp, r3
 8003708:	466b      	mov	r3, sp
 800370a:	3300      	adds	r3, #0
 800370c:	64fb      	str	r3, [r7, #76]	; 0x4c
            	str2upper((char *)fno.fname, fname_upper);
 800370e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003710:	4619      	mov	r1, r3
 8003712:	481b      	ldr	r0, [pc, #108]	; (8003780 <scan_files+0x180>)
 8003714:	f000 f8aa 	bl	800386c <str2upper>

            	int8_t contains_prefix = strncmp(fno.fname, prefix_upper, len_prefix);
 8003718:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800371a:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800371e:	4619      	mov	r1, r3
 8003720:	4817      	ldr	r0, [pc, #92]	; (8003780 <scan_files+0x180>)
 8003722:	f00c f868 	bl	800f7f6 <strncmp>
 8003726:	4603      	mov	r3, r0
 8003728:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

            	if (contains_prefix == 0)
 800372c:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8003730:	2b00      	cmp	r3, #0
 8003732:	d112      	bne.n	800375a <scan_files+0x15a>
            	{
            		// can do error checking with status if desired
            		uint8_t status = extract_filename_suffix(fname_upper, len_prefix, &num_files_fc);
 8003734:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003736:	f107 0214 	add.w	r2, r7, #20
 800373a:	f897 105e 	ldrb.w	r1, [r7, #94]	; 0x5e
 800373e:	4618      	mov	r0, r3
 8003740:	f000 f820 	bl	8003784 <extract_filename_suffix>
 8003744:	4603      	mov	r3, r0
 8003746:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a

            		if (num_files_fc > *max_used_value)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	429a      	cmp	r2, r3
 8003752:	d202      	bcs.n	800375a <scan_files+0x15a>
            		{
            			*max_used_value = num_files_fc;
 8003754:	697a      	ldr	r2, [r7, #20]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	601a      	str	r2, [r3, #0]
 800375a:	46b5      	mov	sp, r6
 800375c:	e799      	b.n	8003692 <scan_files+0x92>
            	continue; // don't enter directory
 800375e:	bf00      	nop
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8003760:	e797      	b.n	8003692 <scan_files+0x92>
            		}
            	}
            }
        }

        f_closedir(&dir);
 8003762:	f107 0318 	add.w	r3, r7, #24
 8003766:	4618      	mov	r0, r3
 8003768:	f00a ff03 	bl	800e572 <f_closedir>
    }

    return res;
 800376c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003770:	46ad      	mov	sp, r5
}
 8003772:	4618      	mov	r0, r3
 8003774:	3764      	adds	r7, #100	; 0x64
 8003776:	46bd      	mov	sp, r7
 8003778:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800377a:	bf00      	nop
 800377c:	20000584 	.word	0x20000584
 8003780:	2000058d 	.word	0x2000058d

08003784 <extract_filename_suffix>:
 * which is assumed to be .txt. assumes that filename contains prefix.
 *
 * returns integer indicating success/fail: 0 = success, 1 = fail
 */
uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value)
{
 8003784:	b5b0      	push	{r4, r5, r7, lr}
 8003786:	b088      	sub	sp, #32
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	460b      	mov	r3, r1
 800378e:	607a      	str	r2, [r7, #4]
 8003790:	72fb      	strb	r3, [r7, #11]
 8003792:	466b      	mov	r3, sp
 8003794:	461d      	mov	r5, r3
	uint8_t len_filename = strlen(filename);
 8003796:	68f8      	ldr	r0, [r7, #12]
 8003798:	f7fc fd2a 	bl	80001f0 <strlen>
 800379c:	4603      	mov	r3, r0
 800379e:	77bb      	strb	r3, [r7, #30]

	// add characters between prefix and filename extension to buffer
	uint8_t len_buf = 8;
 80037a0:	2308      	movs	r3, #8
 80037a2:	777b      	strb	r3, [r7, #29]
	char buf[len_buf]; // filenames can't be longer than 8 characters total
 80037a4:	7f7c      	ldrb	r4, [r7, #29]
 80037a6:	4623      	mov	r3, r4
 80037a8:	3b01      	subs	r3, #1
 80037aa:	61bb      	str	r3, [r7, #24]
 80037ac:	b2e0      	uxtb	r0, r4
 80037ae:	f04f 0100 	mov.w	r1, #0
 80037b2:	f04f 0200 	mov.w	r2, #0
 80037b6:	f04f 0300 	mov.w	r3, #0
 80037ba:	00cb      	lsls	r3, r1, #3
 80037bc:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80037c0:	00c2      	lsls	r2, r0, #3
 80037c2:	b2e0      	uxtb	r0, r4
 80037c4:	f04f 0100 	mov.w	r1, #0
 80037c8:	f04f 0200 	mov.w	r2, #0
 80037cc:	f04f 0300 	mov.w	r3, #0
 80037d0:	00cb      	lsls	r3, r1, #3
 80037d2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80037d6:	00c2      	lsls	r2, r0, #3
 80037d8:	4623      	mov	r3, r4
 80037da:	3307      	adds	r3, #7
 80037dc:	08db      	lsrs	r3, r3, #3
 80037de:	00db      	lsls	r3, r3, #3
 80037e0:	ebad 0d03 	sub.w	sp, sp, r3
 80037e4:	466b      	mov	r3, sp
 80037e6:	3300      	adds	r3, #0
 80037e8:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < len_buf; i++)
 80037ea:	2300      	movs	r3, #0
 80037ec:	77fb      	strb	r3, [r7, #31]
 80037ee:	e014      	b.n	800381a <extract_filename_suffix+0x96>
	{
		if (len_prefix - 1 + i < len_filename - 1) // go to end of filename
 80037f0:	7afb      	ldrb	r3, [r7, #11]
 80037f2:	1e5a      	subs	r2, r3, #1
 80037f4:	7ffb      	ldrb	r3, [r7, #31]
 80037f6:	441a      	add	r2, r3
 80037f8:	7fbb      	ldrb	r3, [r7, #30]
 80037fa:	3b01      	subs	r3, #1
 80037fc:	429a      	cmp	r2, r3
 80037fe:	da11      	bge.n	8003824 <extract_filename_suffix+0xa0>
		{
			buf[i] = filename[len_prefix + i];
 8003800:	7afa      	ldrb	r2, [r7, #11]
 8003802:	7ffb      	ldrb	r3, [r7, #31]
 8003804:	4413      	add	r3, r2
 8003806:	461a      	mov	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	441a      	add	r2, r3
 800380c:	7ffb      	ldrb	r3, [r7, #31]
 800380e:	7811      	ldrb	r1, [r2, #0]
 8003810:	697a      	ldr	r2, [r7, #20]
 8003812:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < len_buf; i++)
 8003814:	7ffb      	ldrb	r3, [r7, #31]
 8003816:	3301      	adds	r3, #1
 8003818:	77fb      	strb	r3, [r7, #31]
 800381a:	7ffa      	ldrb	r2, [r7, #31]
 800381c:	7f7b      	ldrb	r3, [r7, #29]
 800381e:	429a      	cmp	r2, r3
 8003820:	d3e6      	bcc.n	80037f0 <extract_filename_suffix+0x6c>
 8003822:	e000      	b.n	8003826 <extract_filename_suffix+0xa2>
		}
		else break;
 8003824:	bf00      	nop
	}

	// change chars to integer, strtol will strip out the .txt
	char *ptr;
	*num_value = strtol(buf, &ptr, 10);
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	f107 0110 	add.w	r1, r7, #16
 800382c:	220a      	movs	r2, #10
 800382e:	4618      	mov	r0, r3
 8003830:	f00c fea8 	bl	8010584 <strtol>
 8003834:	4603      	mov	r3, r0
 8003836:	461a      	mov	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	601a      	str	r2, [r3, #0]

	if (ptr == buf || *num_value == LONG_MIN || *num_value == LONG_MAX)
 800383c:	697a      	ldr	r2, [r7, #20]
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	429a      	cmp	r2, r3
 8003842:	d00a      	beq.n	800385a <extract_filename_suffix+0xd6>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800384c:	d005      	beq.n	800385a <extract_filename_suffix+0xd6>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8003856:	4293      	cmp	r3, r2
 8003858:	d101      	bne.n	800385e <extract_filename_suffix+0xda>
	{
		return 1;
 800385a:	2301      	movs	r3, #1
 800385c:	e000      	b.n	8003860 <extract_filename_suffix+0xdc>
	}

	return 0;
 800385e:	2300      	movs	r3, #0
 8003860:	46ad      	mov	sp, r5
}
 8003862:	4618      	mov	r0, r3
 8003864:	3720      	adds	r7, #32
 8003866:	46bd      	mov	sp, r7
 8003868:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800386c <str2upper>:
/**
 * assumes that upper has enough characters in the array
 * to store the uppercase version.
 */
void str2upper(char* string, char* upper)
{
 800386c:	b590      	push	{r4, r7, lr}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 8003876:	2300      	movs	r3, #0
 8003878:	73fb      	strb	r3, [r7, #15]
 800387a:	e019      	b.n	80038b0 <str2upper+0x44>
	{
		upper[i] = toupper(string[i]);
 800387c:	7bfb      	ldrb	r3, [r7, #15]
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	4413      	add	r3, r2
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	73bb      	strb	r3, [r7, #14]
 8003886:	7bbb      	ldrb	r3, [r7, #14]
 8003888:	3301      	adds	r3, #1
 800388a:	4a0f      	ldr	r2, [pc, #60]	; (80038c8 <str2upper+0x5c>)
 800388c:	4413      	add	r3, r2
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	f003 0303 	and.w	r3, r3, #3
 8003894:	2b02      	cmp	r3, #2
 8003896:	d102      	bne.n	800389e <str2upper+0x32>
 8003898:	7bbb      	ldrb	r3, [r7, #14]
 800389a:	3b20      	subs	r3, #32
 800389c:	e000      	b.n	80038a0 <str2upper+0x34>
 800389e:	7bbb      	ldrb	r3, [r7, #14]
 80038a0:	7bfa      	ldrb	r2, [r7, #15]
 80038a2:	6839      	ldr	r1, [r7, #0]
 80038a4:	440a      	add	r2, r1
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	7013      	strb	r3, [r2, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 80038aa:	7bfb      	ldrb	r3, [r7, #15]
 80038ac:	3301      	adds	r3, #1
 80038ae:	73fb      	strb	r3, [r7, #15]
 80038b0:	7bfc      	ldrb	r4, [r7, #15]
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f7fc fc9c 	bl	80001f0 <strlen>
 80038b8:	4603      	mov	r3, r0
 80038ba:	429c      	cmp	r4, r3
 80038bc:	d3de      	bcc.n	800387c <str2upper+0x10>
	}
}
 80038be:	bf00      	nop
 80038c0:	bf00      	nop
 80038c2:	3714      	adds	r7, #20
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd90      	pop	{r4, r7, pc}
 80038c8:	08014c90 	.word	0x08014c90

080038cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038d2:	2300      	movs	r3, #0
 80038d4:	607b      	str	r3, [r7, #4]
 80038d6:	4b10      	ldr	r3, [pc, #64]	; (8003918 <HAL_MspInit+0x4c>)
 80038d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038da:	4a0f      	ldr	r2, [pc, #60]	; (8003918 <HAL_MspInit+0x4c>)
 80038dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038e0:	6453      	str	r3, [r2, #68]	; 0x44
 80038e2:	4b0d      	ldr	r3, [pc, #52]	; (8003918 <HAL_MspInit+0x4c>)
 80038e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038ea:	607b      	str	r3, [r7, #4]
 80038ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038ee:	2300      	movs	r3, #0
 80038f0:	603b      	str	r3, [r7, #0]
 80038f2:	4b09      	ldr	r3, [pc, #36]	; (8003918 <HAL_MspInit+0x4c>)
 80038f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f6:	4a08      	ldr	r2, [pc, #32]	; (8003918 <HAL_MspInit+0x4c>)
 80038f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038fc:	6413      	str	r3, [r2, #64]	; 0x40
 80038fe:	4b06      	ldr	r3, [pc, #24]	; (8003918 <HAL_MspInit+0x4c>)
 8003900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003906:	603b      	str	r3, [r7, #0]
 8003908:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800390a:	bf00      	nop
 800390c:	370c      	adds	r7, #12
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	40023800 	.word	0x40023800

0800391c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b08a      	sub	sp, #40	; 0x28
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003924:	f107 0314 	add.w	r3, r7, #20
 8003928:	2200      	movs	r2, #0
 800392a:	601a      	str	r2, [r3, #0]
 800392c:	605a      	str	r2, [r3, #4]
 800392e:	609a      	str	r2, [r3, #8]
 8003930:	60da      	str	r2, [r3, #12]
 8003932:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a17      	ldr	r2, [pc, #92]	; (8003998 <HAL_ADC_MspInit+0x7c>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d127      	bne.n	800398e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800393e:	2300      	movs	r3, #0
 8003940:	613b      	str	r3, [r7, #16]
 8003942:	4b16      	ldr	r3, [pc, #88]	; (800399c <HAL_ADC_MspInit+0x80>)
 8003944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003946:	4a15      	ldr	r2, [pc, #84]	; (800399c <HAL_ADC_MspInit+0x80>)
 8003948:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800394c:	6453      	str	r3, [r2, #68]	; 0x44
 800394e:	4b13      	ldr	r3, [pc, #76]	; (800399c <HAL_ADC_MspInit+0x80>)
 8003950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003956:	613b      	str	r3, [r7, #16]
 8003958:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800395a:	2300      	movs	r3, #0
 800395c:	60fb      	str	r3, [r7, #12]
 800395e:	4b0f      	ldr	r3, [pc, #60]	; (800399c <HAL_ADC_MspInit+0x80>)
 8003960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003962:	4a0e      	ldr	r2, [pc, #56]	; (800399c <HAL_ADC_MspInit+0x80>)
 8003964:	f043 0301 	orr.w	r3, r3, #1
 8003968:	6313      	str	r3, [r2, #48]	; 0x30
 800396a:	4b0c      	ldr	r3, [pc, #48]	; (800399c <HAL_ADC_MspInit+0x80>)
 800396c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 8003976:	2340      	movs	r3, #64	; 0x40
 8003978:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800397a:	2303      	movs	r3, #3
 800397c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800397e:	2300      	movs	r3, #0
 8003980:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 8003982:	f107 0314 	add.w	r3, r7, #20
 8003986:	4619      	mov	r1, r3
 8003988:	4805      	ldr	r0, [pc, #20]	; (80039a0 <HAL_ADC_MspInit+0x84>)
 800398a:	f002 fcab 	bl	80062e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800398e:	bf00      	nop
 8003990:	3728      	adds	r7, #40	; 0x28
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
 8003996:	bf00      	nop
 8003998:	40012000 	.word	0x40012000
 800399c:	40023800 	.word	0x40023800
 80039a0:	40020000 	.word	0x40020000

080039a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b08c      	sub	sp, #48	; 0x30
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039ac:	f107 031c 	add.w	r3, r7, #28
 80039b0:	2200      	movs	r2, #0
 80039b2:	601a      	str	r2, [r3, #0]
 80039b4:	605a      	str	r2, [r3, #4]
 80039b6:	609a      	str	r2, [r3, #8]
 80039b8:	60da      	str	r2, [r3, #12]
 80039ba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a42      	ldr	r2, [pc, #264]	; (8003acc <HAL_I2C_MspInit+0x128>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d12d      	bne.n	8003a22 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039c6:	2300      	movs	r3, #0
 80039c8:	61bb      	str	r3, [r7, #24]
 80039ca:	4b41      	ldr	r3, [pc, #260]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 80039cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ce:	4a40      	ldr	r2, [pc, #256]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 80039d0:	f043 0302 	orr.w	r3, r3, #2
 80039d4:	6313      	str	r3, [r2, #48]	; 0x30
 80039d6:	4b3e      	ldr	r3, [pc, #248]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 80039d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039da:	f003 0302 	and.w	r3, r3, #2
 80039de:	61bb      	str	r3, [r7, #24]
 80039e0:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80039e2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80039e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039e8:	2312      	movs	r3, #18
 80039ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039ec:	2301      	movs	r3, #1
 80039ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039f0:	2303      	movs	r3, #3
 80039f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80039f4:	2304      	movs	r3, #4
 80039f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039f8:	f107 031c 	add.w	r3, r7, #28
 80039fc:	4619      	mov	r1, r3
 80039fe:	4835      	ldr	r0, [pc, #212]	; (8003ad4 <HAL_I2C_MspInit+0x130>)
 8003a00:	f002 fc70 	bl	80062e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003a04:	2300      	movs	r3, #0
 8003a06:	617b      	str	r3, [r7, #20]
 8003a08:	4b31      	ldr	r3, [pc, #196]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 8003a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0c:	4a30      	ldr	r2, [pc, #192]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 8003a0e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a12:	6413      	str	r3, [r2, #64]	; 0x40
 8003a14:	4b2e      	ldr	r3, [pc, #184]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 8003a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a1c:	617b      	str	r3, [r7, #20]
 8003a1e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003a20:	e050      	b.n	8003ac4 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a2c      	ldr	r2, [pc, #176]	; (8003ad8 <HAL_I2C_MspInit+0x134>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d14b      	bne.n	8003ac4 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	613b      	str	r3, [r7, #16]
 8003a30:	4b27      	ldr	r3, [pc, #156]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 8003a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a34:	4a26      	ldr	r2, [pc, #152]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 8003a36:	f043 0304 	orr.w	r3, r3, #4
 8003a3a:	6313      	str	r3, [r2, #48]	; 0x30
 8003a3c:	4b24      	ldr	r3, [pc, #144]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 8003a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a40:	f003 0304 	and.w	r3, r3, #4
 8003a44:	613b      	str	r3, [r7, #16]
 8003a46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a48:	2300      	movs	r3, #0
 8003a4a:	60fb      	str	r3, [r7, #12]
 8003a4c:	4b20      	ldr	r3, [pc, #128]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 8003a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a50:	4a1f      	ldr	r2, [pc, #124]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 8003a52:	f043 0301 	orr.w	r3, r3, #1
 8003a56:	6313      	str	r3, [r2, #48]	; 0x30
 8003a58:	4b1d      	ldr	r3, [pc, #116]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 8003a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	60fb      	str	r3, [r7, #12]
 8003a62:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003a64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a6a:	2312      	movs	r3, #18
 8003a6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a72:	2303      	movs	r3, #3
 8003a74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003a76:	2304      	movs	r3, #4
 8003a78:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a7a:	f107 031c 	add.w	r3, r7, #28
 8003a7e:	4619      	mov	r1, r3
 8003a80:	4816      	ldr	r0, [pc, #88]	; (8003adc <HAL_I2C_MspInit+0x138>)
 8003a82:	f002 fc2f 	bl	80062e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003a86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a8c:	2312      	movs	r3, #18
 8003a8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a90:	2301      	movs	r3, #1
 8003a92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a94:	2303      	movs	r3, #3
 8003a96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003a98:	2304      	movs	r3, #4
 8003a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a9c:	f107 031c 	add.w	r3, r7, #28
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	480f      	ldr	r0, [pc, #60]	; (8003ae0 <HAL_I2C_MspInit+0x13c>)
 8003aa4:	f002 fc1e 	bl	80062e4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	60bb      	str	r3, [r7, #8]
 8003aac:	4b08      	ldr	r3, [pc, #32]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 8003aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab0:	4a07      	ldr	r2, [pc, #28]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 8003ab2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003ab6:	6413      	str	r3, [r2, #64]	; 0x40
 8003ab8:	4b05      	ldr	r3, [pc, #20]	; (8003ad0 <HAL_I2C_MspInit+0x12c>)
 8003aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ac0:	60bb      	str	r3, [r7, #8]
 8003ac2:	68bb      	ldr	r3, [r7, #8]
}
 8003ac4:	bf00      	nop
 8003ac6:	3730      	adds	r7, #48	; 0x30
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	40005800 	.word	0x40005800
 8003ad0:	40023800 	.word	0x40023800
 8003ad4:	40020400 	.word	0x40020400
 8003ad8:	40005c00 	.word	0x40005c00
 8003adc:	40020800 	.word	0x40020800
 8003ae0:	40020000 	.word	0x40020000

08003ae4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a05      	ldr	r2, [pc, #20]	; (8003b08 <HAL_RTC_MspInit+0x24>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d102      	bne.n	8003afc <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003af6:	4b05      	ldr	r3, [pc, #20]	; (8003b0c <HAL_RTC_MspInit+0x28>)
 8003af8:	2201      	movs	r2, #1
 8003afa:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr
 8003b08:	40002800 	.word	0x40002800
 8003b0c:	42470e3c 	.word	0x42470e3c

08003b10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b08e      	sub	sp, #56	; 0x38
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	601a      	str	r2, [r3, #0]
 8003b20:	605a      	str	r2, [r3, #4]
 8003b22:	609a      	str	r2, [r3, #8]
 8003b24:	60da      	str	r2, [r3, #12]
 8003b26:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a4c      	ldr	r2, [pc, #304]	; (8003c60 <HAL_SPI_MspInit+0x150>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d12d      	bne.n	8003b8e <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003b32:	2300      	movs	r3, #0
 8003b34:	623b      	str	r3, [r7, #32]
 8003b36:	4b4b      	ldr	r3, [pc, #300]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3a:	4a4a      	ldr	r2, [pc, #296]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003b3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b40:	6413      	str	r3, [r2, #64]	; 0x40
 8003b42:	4b48      	ldr	r3, [pc, #288]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b4a:	623b      	str	r3, [r7, #32]
 8003b4c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b4e:	2300      	movs	r3, #0
 8003b50:	61fb      	str	r3, [r7, #28]
 8003b52:	4b44      	ldr	r3, [pc, #272]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b56:	4a43      	ldr	r2, [pc, #268]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003b58:	f043 0302 	orr.w	r3, r3, #2
 8003b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b5e:	4b41      	ldr	r3, [pc, #260]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	61fb      	str	r3, [r7, #28]
 8003b68:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003b6a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003b6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b70:	2302      	movs	r3, #2
 8003b72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b74:	2301      	movs	r3, #1
 8003b76:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003b7c:	2305      	movs	r3, #5
 8003b7e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b84:	4619      	mov	r1, r3
 8003b86:	4838      	ldr	r0, [pc, #224]	; (8003c68 <HAL_SPI_MspInit+0x158>)
 8003b88:	f002 fbac 	bl	80062e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8003b8c:	e064      	b.n	8003c58 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI4)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a36      	ldr	r2, [pc, #216]	; (8003c6c <HAL_SPI_MspInit+0x15c>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d12d      	bne.n	8003bf4 <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003b98:	2300      	movs	r3, #0
 8003b9a:	61bb      	str	r3, [r7, #24]
 8003b9c:	4b31      	ldr	r3, [pc, #196]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ba0:	4a30      	ldr	r2, [pc, #192]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003ba2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003ba6:	6453      	str	r3, [r2, #68]	; 0x44
 8003ba8:	4b2e      	ldr	r3, [pc, #184]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003bb0:	61bb      	str	r3, [r7, #24]
 8003bb2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	617b      	str	r3, [r7, #20]
 8003bb8:	4b2a      	ldr	r3, [pc, #168]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bbc:	4a29      	ldr	r2, [pc, #164]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003bbe:	f043 0310 	orr.w	r3, r3, #16
 8003bc2:	6313      	str	r3, [r2, #48]	; 0x30
 8003bc4:	4b27      	ldr	r3, [pc, #156]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc8:	f003 0310 	and.w	r3, r3, #16
 8003bcc:	617b      	str	r3, [r7, #20]
 8003bce:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8003bd0:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8003bd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bd6:	2302      	movs	r3, #2
 8003bd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bde:	2303      	movs	r3, #3
 8003be0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003be2:	2305      	movs	r3, #5
 8003be4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003be6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003bea:	4619      	mov	r1, r3
 8003bec:	4820      	ldr	r0, [pc, #128]	; (8003c70 <HAL_SPI_MspInit+0x160>)
 8003bee:	f002 fb79 	bl	80062e4 <HAL_GPIO_Init>
}
 8003bf2:	e031      	b.n	8003c58 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a1e      	ldr	r2, [pc, #120]	; (8003c74 <HAL_SPI_MspInit+0x164>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d12c      	bne.n	8003c58 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003bfe:	2300      	movs	r3, #0
 8003c00:	613b      	str	r3, [r7, #16]
 8003c02:	4b18      	ldr	r3, [pc, #96]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c06:	4a17      	ldr	r2, [pc, #92]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003c08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c0c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c0e:	4b15      	ldr	r3, [pc, #84]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c16:	613b      	str	r3, [r7, #16]
 8003c18:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	60fb      	str	r3, [r7, #12]
 8003c1e:	4b11      	ldr	r3, [pc, #68]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c22:	4a10      	ldr	r2, [pc, #64]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003c24:	f043 0320 	orr.w	r3, r3, #32
 8003c28:	6313      	str	r3, [r2, #48]	; 0x30
 8003c2a:	4b0e      	ldr	r3, [pc, #56]	; (8003c64 <HAL_SPI_MspInit+0x154>)
 8003c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c2e:	f003 0320 	and.w	r3, r3, #32
 8003c32:	60fb      	str	r3, [r7, #12]
 8003c34:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003c36:	f44f 7360 	mov.w	r3, #896	; 0x380
 8003c3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c40:	2301      	movs	r3, #1
 8003c42:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c44:	2303      	movs	r3, #3
 8003c46:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003c48:	2305      	movs	r3, #5
 8003c4a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003c4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c50:	4619      	mov	r1, r3
 8003c52:	4809      	ldr	r0, [pc, #36]	; (8003c78 <HAL_SPI_MspInit+0x168>)
 8003c54:	f002 fb46 	bl	80062e4 <HAL_GPIO_Init>
}
 8003c58:	bf00      	nop
 8003c5a:	3738      	adds	r7, #56	; 0x38
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	40003800 	.word	0x40003800
 8003c64:	40023800 	.word	0x40023800
 8003c68:	40020400 	.word	0x40020400
 8003c6c:	40013400 	.word	0x40013400
 8003c70:	40021000 	.word	0x40021000
 8003c74:	40015000 	.word	0x40015000
 8003c78:	40021400 	.word	0x40021400

08003c7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c8c:	d10e      	bne.n	8003cac <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003c8e:	2300      	movs	r3, #0
 8003c90:	60fb      	str	r3, [r7, #12]
 8003c92:	4b16      	ldr	r3, [pc, #88]	; (8003cec <HAL_TIM_Base_MspInit+0x70>)
 8003c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c96:	4a15      	ldr	r2, [pc, #84]	; (8003cec <HAL_TIM_Base_MspInit+0x70>)
 8003c98:	f043 0301 	orr.w	r3, r3, #1
 8003c9c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c9e:	4b13      	ldr	r3, [pc, #76]	; (8003cec <HAL_TIM_Base_MspInit+0x70>)
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	60fb      	str	r3, [r7, #12]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003caa:	e01a      	b.n	8003ce2 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM4)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a0f      	ldr	r2, [pc, #60]	; (8003cf0 <HAL_TIM_Base_MspInit+0x74>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d115      	bne.n	8003ce2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	60bb      	str	r3, [r7, #8]
 8003cba:	4b0c      	ldr	r3, [pc, #48]	; (8003cec <HAL_TIM_Base_MspInit+0x70>)
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbe:	4a0b      	ldr	r2, [pc, #44]	; (8003cec <HAL_TIM_Base_MspInit+0x70>)
 8003cc0:	f043 0304 	orr.w	r3, r3, #4
 8003cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8003cc6:	4b09      	ldr	r3, [pc, #36]	; (8003cec <HAL_TIM_Base_MspInit+0x70>)
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cca:	f003 0304 	and.w	r3, r3, #4
 8003cce:	60bb      	str	r3, [r7, #8]
 8003cd0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	201e      	movs	r0, #30
 8003cd8:	f002 faab 	bl	8006232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003cdc:	201e      	movs	r0, #30
 8003cde:	f002 fac4 	bl	800626a <HAL_NVIC_EnableIRQ>
}
 8003ce2:	bf00      	nop
 8003ce4:	3710      	adds	r7, #16
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop
 8003cec:	40023800 	.word	0x40023800
 8003cf0:	40000800 	.word	0x40000800

08003cf4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b088      	sub	sp, #32
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cfc:	f107 030c 	add.w	r3, r7, #12
 8003d00:	2200      	movs	r2, #0
 8003d02:	601a      	str	r2, [r3, #0]
 8003d04:	605a      	str	r2, [r3, #4]
 8003d06:	609a      	str	r2, [r3, #8]
 8003d08:	60da      	str	r2, [r3, #12]
 8003d0a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d14:	d11d      	bne.n	8003d52 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d16:	2300      	movs	r3, #0
 8003d18:	60bb      	str	r3, [r7, #8]
 8003d1a:	4b10      	ldr	r3, [pc, #64]	; (8003d5c <HAL_TIM_MspPostInit+0x68>)
 8003d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1e:	4a0f      	ldr	r2, [pc, #60]	; (8003d5c <HAL_TIM_MspPostInit+0x68>)
 8003d20:	f043 0301 	orr.w	r3, r3, #1
 8003d24:	6313      	str	r3, [r2, #48]	; 0x30
 8003d26:	4b0d      	ldr	r3, [pc, #52]	; (8003d5c <HAL_TIM_MspPostInit+0x68>)
 8003d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2a:	f003 0301 	and.w	r3, r3, #1
 8003d2e:	60bb      	str	r3, [r7, #8]
 8003d30:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8003d32:	2304      	movs	r3, #4
 8003d34:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d36:	2302      	movs	r3, #2
 8003d38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003d42:	2301      	movs	r3, #1
 8003d44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8003d46:	f107 030c 	add.w	r3, r7, #12
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	4804      	ldr	r0, [pc, #16]	; (8003d60 <HAL_TIM_MspPostInit+0x6c>)
 8003d4e:	f002 fac9 	bl	80062e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003d52:	bf00      	nop
 8003d54:	3720      	adds	r7, #32
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	40023800 	.word	0x40023800
 8003d60:	40020000 	.word	0x40020000

08003d64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b08e      	sub	sp, #56	; 0x38
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d70:	2200      	movs	r2, #0
 8003d72:	601a      	str	r2, [r3, #0]
 8003d74:	605a      	str	r2, [r3, #4]
 8003d76:	609a      	str	r2, [r3, #8]
 8003d78:	60da      	str	r2, [r3, #12]
 8003d7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART8)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a4f      	ldr	r2, [pc, #316]	; (8003ec0 <HAL_UART_MspInit+0x15c>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d12c      	bne.n	8003de0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 8003d86:	2300      	movs	r3, #0
 8003d88:	623b      	str	r3, [r7, #32]
 8003d8a:	4b4e      	ldr	r3, [pc, #312]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8e:	4a4d      	ldr	r2, [pc, #308]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003d90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003d94:	6413      	str	r3, [r2, #64]	; 0x40
 8003d96:	4b4b      	ldr	r3, [pc, #300]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003d9e:	623b      	str	r3, [r7, #32]
 8003da0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003da2:	2300      	movs	r3, #0
 8003da4:	61fb      	str	r3, [r7, #28]
 8003da6:	4b47      	ldr	r3, [pc, #284]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003daa:	4a46      	ldr	r2, [pc, #280]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003dac:	f043 0310 	orr.w	r3, r3, #16
 8003db0:	6313      	str	r3, [r2, #48]	; 0x30
 8003db2:	4b44      	ldr	r3, [pc, #272]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db6:	f003 0310 	and.w	r3, r3, #16
 8003dba:	61fb      	str	r3, [r7, #28]
 8003dbc:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dc2:	2302      	movs	r3, #2
 8003dc4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8003dce:	2308      	movs	r3, #8
 8003dd0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003dd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	483b      	ldr	r0, [pc, #236]	; (8003ec8 <HAL_UART_MspInit+0x164>)
 8003dda:	f002 fa83 	bl	80062e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003dde:	e06b      	b.n	8003eb8 <HAL_UART_MspInit+0x154>
  else if(huart->Instance==USART3)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a39      	ldr	r2, [pc, #228]	; (8003ecc <HAL_UART_MspInit+0x168>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d12d      	bne.n	8003e46 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003dea:	2300      	movs	r3, #0
 8003dec:	61bb      	str	r3, [r7, #24]
 8003dee:	4b35      	ldr	r3, [pc, #212]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df2:	4a34      	ldr	r2, [pc, #208]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003df4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003df8:	6413      	str	r3, [r2, #64]	; 0x40
 8003dfa:	4b32      	ldr	r3, [pc, #200]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e02:	61bb      	str	r3, [r7, #24]
 8003e04:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e06:	2300      	movs	r3, #0
 8003e08:	617b      	str	r3, [r7, #20]
 8003e0a:	4b2e      	ldr	r3, [pc, #184]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0e:	4a2d      	ldr	r2, [pc, #180]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003e10:	f043 0308 	orr.w	r3, r3, #8
 8003e14:	6313      	str	r3, [r2, #48]	; 0x30
 8003e16:	4b2b      	ldr	r3, [pc, #172]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e1a:	f003 0308 	and.w	r3, r3, #8
 8003e1e:	617b      	str	r3, [r7, #20]
 8003e20:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 8003e22:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003e26:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e28:	2302      	movs	r3, #2
 8003e2a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e30:	2303      	movs	r3, #3
 8003e32:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003e34:	2307      	movs	r3, #7
 8003e36:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	4824      	ldr	r0, [pc, #144]	; (8003ed0 <HAL_UART_MspInit+0x16c>)
 8003e40:	f002 fa50 	bl	80062e4 <HAL_GPIO_Init>
}
 8003e44:	e038      	b.n	8003eb8 <HAL_UART_MspInit+0x154>
  else if(huart->Instance==USART6)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a22      	ldr	r2, [pc, #136]	; (8003ed4 <HAL_UART_MspInit+0x170>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d133      	bne.n	8003eb8 <HAL_UART_MspInit+0x154>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003e50:	2300      	movs	r3, #0
 8003e52:	613b      	str	r3, [r7, #16]
 8003e54:	4b1b      	ldr	r3, [pc, #108]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e58:	4a1a      	ldr	r2, [pc, #104]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003e5a:	f043 0320 	orr.w	r3, r3, #32
 8003e5e:	6453      	str	r3, [r2, #68]	; 0x44
 8003e60:	4b18      	ldr	r3, [pc, #96]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e64:	f003 0320 	and.w	r3, r3, #32
 8003e68:	613b      	str	r3, [r7, #16]
 8003e6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	60fb      	str	r3, [r7, #12]
 8003e70:	4b14      	ldr	r3, [pc, #80]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e74:	4a13      	ldr	r2, [pc, #76]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003e76:	f043 0304 	orr.w	r3, r3, #4
 8003e7a:	6313      	str	r3, [r2, #48]	; 0x30
 8003e7c:	4b11      	ldr	r3, [pc, #68]	; (8003ec4 <HAL_UART_MspInit+0x160>)
 8003e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e80:	f003 0304 	and.w	r3, r3, #4
 8003e84:	60fb      	str	r3, [r7, #12]
 8003e86:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 8003e88:	23c0      	movs	r3, #192	; 0xc0
 8003e8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e8c:	2302      	movs	r3, #2
 8003e8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e90:	2300      	movs	r3, #0
 8003e92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e94:	2303      	movs	r3, #3
 8003e96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003e98:	2308      	movs	r3, #8
 8003e9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	480d      	ldr	r0, [pc, #52]	; (8003ed8 <HAL_UART_MspInit+0x174>)
 8003ea4:	f002 fa1e 	bl	80062e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	2100      	movs	r1, #0
 8003eac:	2047      	movs	r0, #71	; 0x47
 8003eae:	f002 f9c0 	bl	8006232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003eb2:	2047      	movs	r0, #71	; 0x47
 8003eb4:	f002 f9d9 	bl	800626a <HAL_NVIC_EnableIRQ>
}
 8003eb8:	bf00      	nop
 8003eba:	3738      	adds	r7, #56	; 0x38
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	40007c00 	.word	0x40007c00
 8003ec4:	40023800 	.word	0x40023800
 8003ec8:	40021000 	.word	0x40021000
 8003ecc:	40004800 	.word	0x40004800
 8003ed0:	40020c00 	.word	0x40020c00
 8003ed4:	40011400 	.word	0x40011400
 8003ed8:	40020800 	.word	0x40020800

08003edc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003ee0:	bf00      	nop
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr

08003eea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003eea:	b480      	push	{r7}
 8003eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003eee:	e7fe      	b.n	8003eee <HardFault_Handler+0x4>

08003ef0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ef4:	e7fe      	b.n	8003ef4 <MemManage_Handler+0x4>

08003ef6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003efa:	e7fe      	b.n	8003efa <BusFault_Handler+0x4>

08003efc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003efc:	b480      	push	{r7}
 8003efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f00:	e7fe      	b.n	8003f00 <UsageFault_Handler+0x4>

08003f02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f02:	b480      	push	{r7}
 8003f04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f06:	bf00      	nop
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f10:	b480      	push	{r7}
 8003f12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f14:	bf00      	nop
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr

08003f1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f1e:	b480      	push	{r7}
 8003f20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f22:	bf00      	nop
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f30:	f001 fc64 	bl	80057fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f34:	bf00      	nop
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003f3c:	2001      	movs	r0, #1
 8003f3e:	f002 fbc9 	bl	80066d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003f42:	bf00      	nop
 8003f44:	bd80      	pop	{r7, pc}
	...

08003f48 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003f4c:	4802      	ldr	r0, [pc, #8]	; (8003f58 <TIM4_IRQHandler+0x10>)
 8003f4e:	f005 fbb7 	bl	80096c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003f52:	bf00      	nop
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	200007c4 	.word	0x200007c4

08003f5c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003f60:	4802      	ldr	r0, [pc, #8]	; (8003f6c <USART6_IRQHandler+0x10>)
 8003f62:	f006 faf7 	bl	800a554 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8003f66:	bf00      	nop
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	20000d7c 	.word	0x20000d7c

08003f70 <sx126x_hal_write>:
 * @returns Operation status
 */


sx126x_hal_status_t sx126x_hal_write( const void* hspi, const uint8_t* command, const uint16_t command_length,
                                      const uint8_t* data, const uint16_t data_length ){
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	603b      	str	r3, [r7, #0]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    while(HAL_GPIO_ReadPin(BUSY_GPIO,BUSY) == GPIO_PIN_SET);
 8003f80:	bf00      	nop
 8003f82:	4b18      	ldr	r3, [pc, #96]	; (8003fe4 <sx126x_hal_write+0x74>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a18      	ldr	r2, [pc, #96]	; (8003fe8 <sx126x_hal_write+0x78>)
 8003f88:	8812      	ldrh	r2, [r2, #0]
 8003f8a:	4611      	mov	r1, r2
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f002 fb55 	bl	800663c <HAL_GPIO_ReadPin>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d0f4      	beq.n	8003f82 <sx126x_hal_write+0x12>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 8003f98:	4b14      	ldr	r3, [pc, #80]	; (8003fec <sx126x_hal_write+0x7c>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a14      	ldr	r2, [pc, #80]	; (8003ff0 <sx126x_hal_write+0x80>)
 8003f9e:	8811      	ldrh	r1, [r2, #0]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f002 fb62 	bl	800666c <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(hspi, command, command_length, 100);
 8003fa8:	88fa      	ldrh	r2, [r7, #6]
 8003faa:	2364      	movs	r3, #100	; 0x64
 8003fac:	68b9      	ldr	r1, [r7, #8]
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f004 fda0 	bl	8008af4 <HAL_SPI_Transmit>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	75fb      	strb	r3, [r7, #23]
    status = HAL_SPI_Transmit(hspi, data, data_length, 100);
 8003fb8:	8c3a      	ldrh	r2, [r7, #32]
 8003fba:	2364      	movs	r3, #100	; 0x64
 8003fbc:	6839      	ldr	r1, [r7, #0]
 8003fbe:	68f8      	ldr	r0, [r7, #12]
 8003fc0:	f004 fd98 	bl	8008af4 <HAL_SPI_Transmit>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
 8003fc8:	4b08      	ldr	r3, [pc, #32]	; (8003fec <sx126x_hal_write+0x7c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a08      	ldr	r2, [pc, #32]	; (8003ff0 <sx126x_hal_write+0x80>)
 8003fce:	8811      	ldrh	r1, [r2, #0]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f002 fb4a 	bl	800666c <HAL_GPIO_WritePin>
    return status;
 8003fd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3718      	adds	r7, #24
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	200005b0 	.word	0x200005b0
 8003fe8:	200005ac 	.word	0x200005ac
 8003fec:	200005a0 	.word	0x200005a0
 8003ff0:	2000059c 	.word	0x2000059c

08003ff4 <sx126x_hal_read>:
 * @param [in] data_length      Buffer size to be received
 *
 * @returns Operation status
 */
sx126x_hal_status_t sx126x_hal_read( const void* hspi, const uint8_t* command, const uint16_t command_length,
                                     uint8_t* data, const uint8_t offset ){
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b088      	sub	sp, #32
 8003ff8:	af02      	add	r7, sp, #8
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	603b      	str	r3, [r7, #0]
 8004000:	4613      	mov	r3, r2
 8004002:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    while(HAL_GPIO_ReadPin(BUSY_GPIO, BUSY) == GPIO_PIN_SET);
 8004004:	bf00      	nop
 8004006:	4b1e      	ldr	r3, [pc, #120]	; (8004080 <sx126x_hal_read+0x8c>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a1e      	ldr	r2, [pc, #120]	; (8004084 <sx126x_hal_read+0x90>)
 800400c:	8812      	ldrh	r2, [r2, #0]
 800400e:	4611      	mov	r1, r2
 8004010:	4618      	mov	r0, r3
 8004012:	f002 fb13 	bl	800663c <HAL_GPIO_ReadPin>
 8004016:	4603      	mov	r3, r0
 8004018:	2b01      	cmp	r3, #1
 800401a:	d0f4      	beq.n	8004006 <sx126x_hal_read+0x12>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 800401c:	4b1a      	ldr	r3, [pc, #104]	; (8004088 <sx126x_hal_read+0x94>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a1a      	ldr	r2, [pc, #104]	; (800408c <sx126x_hal_read+0x98>)
 8004022:	8811      	ldrh	r1, [r2, #0]
 8004024:	2200      	movs	r2, #0
 8004026:	4618      	mov	r0, r3
 8004028:	f002 fb20 	bl	800666c <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(hspi, command, offset, 100);
 800402c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004030:	b29a      	uxth	r2, r3
 8004032:	2364      	movs	r3, #100	; 0x64
 8004034:	68b9      	ldr	r1, [r7, #8]
 8004036:	68f8      	ldr	r0, [r7, #12]
 8004038:	f004 fd5c 	bl	8008af4 <HAL_SPI_Transmit>
 800403c:	4603      	mov	r3, r0
 800403e:	75fb      	strb	r3, [r7, #23]
    status = HAL_SPI_TransmitReceive(hspi, command+offset, data, command_length-offset, 100);
 8004040:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004044:	68ba      	ldr	r2, [r7, #8]
 8004046:	18d1      	adds	r1, r2, r3
 8004048:	f897 3020 	ldrb.w	r3, [r7, #32]
 800404c:	b29b      	uxth	r3, r3
 800404e:	88fa      	ldrh	r2, [r7, #6]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	b29b      	uxth	r3, r3
 8004054:	2264      	movs	r2, #100	; 0x64
 8004056:	9200      	str	r2, [sp, #0]
 8004058:	683a      	ldr	r2, [r7, #0]
 800405a:	68f8      	ldr	r0, [r7, #12]
 800405c:	f004 ff87 	bl	8008f6e <HAL_SPI_TransmitReceive>
 8004060:	4603      	mov	r3, r0
 8004062:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
 8004064:	4b08      	ldr	r3, [pc, #32]	; (8004088 <sx126x_hal_read+0x94>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a08      	ldr	r2, [pc, #32]	; (800408c <sx126x_hal_read+0x98>)
 800406a:	8811      	ldrh	r1, [r2, #0]
 800406c:	2201      	movs	r2, #1
 800406e:	4618      	mov	r0, r3
 8004070:	f002 fafc 	bl	800666c <HAL_GPIO_WritePin>
    return status;
 8004074:	7dfb      	ldrb	r3, [r7, #23]
}
 8004076:	4618      	mov	r0, r3
 8004078:	3718      	adds	r7, #24
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	200005b0 	.word	0x200005b0
 8004084:	200005ac 	.word	0x200005ac
 8004088:	200005a0 	.word	0x200005a0
 800408c:	2000059c 	.word	0x2000059c

08004090 <set_NSS_pin>:
    status = HAL_SPI_TransmitReceive(&hspi, (uint8_t*)params, (uint8_t*)response, numOfParams, 100);
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
    return status;
}

void set_NSS_pin(GPIO_TypeDef* _NSS_GPIO, uint16_t _NSS){
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	460b      	mov	r3, r1
 800409a:	807b      	strh	r3, [r7, #2]
    NSS = _NSS;
 800409c:	4a05      	ldr	r2, [pc, #20]	; (80040b4 <set_NSS_pin+0x24>)
 800409e:	887b      	ldrh	r3, [r7, #2]
 80040a0:	8013      	strh	r3, [r2, #0]
    NSS_GPIO = _NSS_GPIO;
 80040a2:	4a05      	ldr	r2, [pc, #20]	; (80040b8 <set_NSS_pin+0x28>)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6013      	str	r3, [r2, #0]
}
 80040a8:	bf00      	nop
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr
 80040b4:	2000059c 	.word	0x2000059c
 80040b8:	200005a0 	.word	0x200005a0

080040bc <set_BUSY_pin>:

void set_BUSY_pin(GPIO_TypeDef* _BUSY_GPIO, uint16_t _BUSY){
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	460b      	mov	r3, r1
 80040c6:	807b      	strh	r3, [r7, #2]
    BUSY = _BUSY;
 80040c8:	4a05      	ldr	r2, [pc, #20]	; (80040e0 <set_BUSY_pin+0x24>)
 80040ca:	887b      	ldrh	r3, [r7, #2]
 80040cc:	8013      	strh	r3, [r2, #0]
    BUSY_GPIO = _BUSY_GPIO;
 80040ce:	4a05      	ldr	r2, [pc, #20]	; (80040e4 <set_BUSY_pin+0x28>)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6013      	str	r3, [r2, #0]
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr
 80040e0:	200005ac 	.word	0x200005ac
 80040e4:	200005b0 	.word	0x200005b0

080040e8 <set_NRESET_pin>:

void set_NRESET_pin(GPIO_TypeDef* _NRESET_GPIO, uint16_t _NRESET){
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	460b      	mov	r3, r1
 80040f2:	807b      	strh	r3, [r7, #2]
    NRESET = _NRESET;
 80040f4:	4a05      	ldr	r2, [pc, #20]	; (800410c <set_NRESET_pin+0x24>)
 80040f6:	887b      	ldrh	r3, [r7, #2]
 80040f8:	8013      	strh	r3, [r2, #0]
    NRESET_GPIO = _NRESET_GPIO;
 80040fa:	4a05      	ldr	r2, [pc, #20]	; (8004110 <set_NRESET_pin+0x28>)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6013      	str	r3, [r2, #0]
}
 8004100:	bf00      	nop
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr
 800410c:	200005a4 	.word	0x200005a4
 8004110:	200005a8 	.word	0x200005a8

08004114 <set_DIO1_pin>:

void set_DIO1_pin(GPIO_TypeDef* _DIO1_GPIO, uint16_t _DIO1){
 8004114:	b480      	push	{r7}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	460b      	mov	r3, r1
 800411e:	807b      	strh	r3, [r7, #2]
    DIO1 = _DIO1;
 8004120:	4a05      	ldr	r2, [pc, #20]	; (8004138 <set_DIO1_pin+0x24>)
 8004122:	887b      	ldrh	r3, [r7, #2]
 8004124:	8013      	strh	r3, [r2, #0]
    DIO1_GPIO = _DIO1_GPIO;
 8004126:	4a05      	ldr	r2, [pc, #20]	; (800413c <set_DIO1_pin+0x28>)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6013      	str	r3, [r2, #0]
}
 800412c:	bf00      	nop
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr
 8004138:	200005b4 	.word	0x200005b4
 800413c:	200005b8 	.word	0x200005b8

08004140 <set_hspi>:
void set_DIO3_pin(GPIO_TypeDef* _DIO3_GPIO, uint16_t _DIO3){
    DIO3 = _DIO3;
    DIO3_GPIO = _DIO3_GPIO;
}

void set_hspi(SPI_HandleTypeDef _hspi){
 8004140:	b084      	sub	sp, #16
 8004142:	b580      	push	{r7, lr}
 8004144:	af00      	add	r7, sp, #0
 8004146:	f107 0c08 	add.w	ip, r7, #8
 800414a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    hspi = _hspi;
 800414e:	4b07      	ldr	r3, [pc, #28]	; (800416c <set_hspi+0x2c>)
 8004150:	4618      	mov	r0, r3
 8004152:	f107 0308 	add.w	r3, r7, #8
 8004156:	2258      	movs	r2, #88	; 0x58
 8004158:	4619      	mov	r1, r3
 800415a:	f00a fb03 	bl	800e764 <memcpy>
}
 800415e:	bf00      	nop
 8004160:	46bd      	mov	sp, r7
 8004162:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004166:	b004      	add	sp, #16
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	200005bc 	.word	0x200005bc

08004170 <Tx_setup>:

void Tx_setup(){
 8004170:	b580      	push	{r7, lr}
 8004172:	b086      	sub	sp, #24
 8004174:	af02      	add	r7, sp, #8
    //NEED TO ADD COMMAND ERROR HANDLING
    HAL_GPIO_WritePin(NRESET_GPIO, NRESET, GPIO_PIN_SET);
 8004176:	4b66      	ldr	r3, [pc, #408]	; (8004310 <Tx_setup+0x1a0>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a66      	ldr	r2, [pc, #408]	; (8004314 <Tx_setup+0x1a4>)
 800417c:	8811      	ldrh	r1, [r2, #0]
 800417e:	2201      	movs	r2, #1
 8004180:	4618      	mov	r0, r3
 8004182:	f002 fa73 	bl	800666c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 8004186:	4b64      	ldr	r3, [pc, #400]	; (8004318 <Tx_setup+0x1a8>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a64      	ldr	r2, [pc, #400]	; (800431c <Tx_setup+0x1ac>)
 800418c:	8811      	ldrh	r1, [r2, #0]
 800418e:	2200      	movs	r2, #0
 8004190:	4618      	mov	r0, r3
 8004192:	f002 fa6b 	bl	800666c <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8004196:	2032      	movs	r0, #50	; 0x32
 8004198:	f001 fb50 	bl	800583c <HAL_Delay>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);             //make sure chip select is off
 800419c:	4b5e      	ldr	r3, [pc, #376]	; (8004318 <Tx_setup+0x1a8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a5e      	ldr	r2, [pc, #376]	; (800431c <Tx_setup+0x1ac>)
 80041a2:	8811      	ldrh	r1, [r2, #0]
 80041a4:	2201      	movs	r2, #1
 80041a6:	4618      	mov	r0, r3
 80041a8:	f002 fa60 	bl	800666c <HAL_GPIO_WritePin>

    //set to standby for setup
    sx126x_set_standby(&hspi, 0);
 80041ac:	2100      	movs	r1, #0
 80041ae:	485c      	ldr	r0, [pc, #368]	; (8004320 <Tx_setup+0x1b0>)
 80041b0:	f000 f92e 	bl	8004410 <sx126x_set_standby>

    //set general parameters
    sx126x_set_rf_freq(&hspi, frequency);                       //set rf frequency
 80041b4:	4b5b      	ldr	r3, [pc, #364]	; (8004324 <Tx_setup+0x1b4>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4619      	mov	r1, r3
 80041ba:	4859      	ldr	r0, [pc, #356]	; (8004320 <Tx_setup+0x1b0>)
 80041bc:	f000 fb96 	bl	80048ec <sx126x_set_rf_freq>
    sx126x_set_pkt_type(&hspi, packet_type);                    //set packet type
 80041c0:	4b59      	ldr	r3, [pc, #356]	; (8004328 <Tx_setup+0x1b8>)
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	4619      	mov	r1, r3
 80041c6:	4856      	ldr	r0, [pc, #344]	; (8004320 <Tx_setup+0x1b0>)
 80041c8:	f000 fbca 	bl	8004960 <sx126x_set_pkt_type>
    sx126x_set_rx_tx_fallback_mode(&hspi, fallback_mode);       //set rx tx fallback mode
 80041cc:	4b57      	ldr	r3, [pc, #348]	; (800432c <Tx_setup+0x1bc>)
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	4619      	mov	r1, r3
 80041d2:	4853      	ldr	r0, [pc, #332]	; (8004320 <Tx_setup+0x1b0>)
 80041d4:	f000 fa1f 	bl	8004616 <sx126x_set_rx_tx_fallback_mode>
    sx126x_set_dio2_as_rf_sw_ctrl(&hspi, 1);                    //set dio2 as rf sw -> 1 is to activate it 0 would be to have it as regular irq
 80041d8:	2101      	movs	r1, #1
 80041da:	4851      	ldr	r0, [pc, #324]	; (8004320 <Tx_setup+0x1b0>)
 80041dc:	f000 fb44 	bl	8004868 <sx126x_set_dio2_as_rf_sw_ctrl>
    sx126x_set_dio3_as_tcxo_ctrl(&hspi, tcxo_voltage_ctrl, 100);//set dio3 as tcxo ctrl, 100 is for the delay in ms
 80041e0:	4b53      	ldr	r3, [pc, #332]	; (8004330 <Tx_setup+0x1c0>)
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	2264      	movs	r2, #100	; 0x64
 80041e6:	4619      	mov	r1, r3
 80041e8:	484d      	ldr	r0, [pc, #308]	; (8004320 <Tx_setup+0x1b0>)
 80041ea:	f000 fb57 	bl	800489c <sx126x_set_dio3_as_tcxo_ctrl>

    //calibrate functions
    sx126x_cal(&hspi, cal_mask);                                //calibrate radio, mask chooses what to calibrate
 80041ee:	4b51      	ldr	r3, [pc, #324]	; (8004334 <Tx_setup+0x1c4>)
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	4619      	mov	r1, r3
 80041f4:	484a      	ldr	r0, [pc, #296]	; (8004320 <Tx_setup+0x1b0>)
 80041f6:	f000 f9ab 	bl	8004550 <sx126x_cal>
    HAL_Delay(50);
 80041fa:	2032      	movs	r0, #50	; 0x32
 80041fc:	f001 fb1e 	bl	800583c <HAL_Delay>
    sx126x_set_reg_mode(&hspi, regulator_mode);                 //ldo or dc-dc
 8004200:	4b4d      	ldr	r3, [pc, #308]	; (8004338 <Tx_setup+0x1c8>)
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	4619      	mov	r1, r3
 8004206:	4846      	ldr	r0, [pc, #280]	; (8004320 <Tx_setup+0x1b0>)
 8004208:	f000 f988 	bl	800451c <sx126x_set_reg_mode>
    sx126x_cal_img_hex(&hspi, cal_low_freq, cal_hi_freq);       //image calibration frequencies
 800420c:	4b4b      	ldr	r3, [pc, #300]	; (800433c <Tx_setup+0x1cc>)
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	4a4b      	ldr	r2, [pc, #300]	; (8004340 <Tx_setup+0x1d0>)
 8004212:	7812      	ldrb	r2, [r2, #0]
 8004214:	4619      	mov	r1, r3
 8004216:	4842      	ldr	r0, [pc, #264]	; (8004320 <Tx_setup+0x1b0>)
 8004218:	f000 f9b4 	bl	8004584 <sx126x_cal_img_hex>

    //set pa config
    struct sx126x_pa_cfg_params_s *params = malloc(sizeof(sx126x_pa_cfg_params_t));
 800421c:	2004      	movs	r0, #4
 800421e:	f00a fa91 	bl	800e744 <malloc>
 8004222:	4603      	mov	r3, r0
 8004224:	60fb      	str	r3, [r7, #12]
    params->pa_duty_cycle=pa_duty_cyc;
 8004226:	4b47      	ldr	r3, [pc, #284]	; (8004344 <Tx_setup+0x1d4>)
 8004228:	781a      	ldrb	r2, [r3, #0]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	701a      	strb	r2, [r3, #0]
    params->hp_max=pa_hp_max;
 800422e:	4b46      	ldr	r3, [pc, #280]	; (8004348 <Tx_setup+0x1d8>)
 8004230:	781a      	ldrb	r2, [r3, #0]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	705a      	strb	r2, [r3, #1]
    params->device_sel=pa_device_sel;
 8004236:	4b45      	ldr	r3, [pc, #276]	; (800434c <Tx_setup+0x1dc>)
 8004238:	781a      	ldrb	r2, [r3, #0]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	709a      	strb	r2, [r3, #2]
    params->pa_lut=pa_lut;
 800423e:	4b44      	ldr	r3, [pc, #272]	; (8004350 <Tx_setup+0x1e0>)
 8004240:	781a      	ldrb	r2, [r3, #0]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	70da      	strb	r2, [r3, #3]
    sx126x_set_pa_cfg(&hspi, params);
 8004246:	68f9      	ldr	r1, [r7, #12]
 8004248:	4835      	ldr	r0, [pc, #212]	; (8004320 <Tx_setup+0x1b0>)
 800424a:	f000 f9bf 	bl	80045cc <sx126x_set_pa_cfg>
    free(params);
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f00a fa80 	bl	800e754 <free>

    //set transmission parameters
    sx126x_set_tx_params(&hspi, tx_power, ramp_time);
 8004254:	4b3f      	ldr	r3, [pc, #252]	; (8004354 <Tx_setup+0x1e4>)
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	b25b      	sxtb	r3, r3
 800425a:	4a3f      	ldr	r2, [pc, #252]	; (8004358 <Tx_setup+0x1e8>)
 800425c:	7812      	ldrb	r2, [r2, #0]
 800425e:	4619      	mov	r1, r3
 8004260:	482f      	ldr	r0, [pc, #188]	; (8004320 <Tx_setup+0x1b0>)
 8004262:	f000 fb97 	bl	8004994 <sx126x_set_tx_params>
    sx126x_set_buffer_base_address(&hspi, tx_address_base, rx_address_base);
 8004266:	4b3d      	ldr	r3, [pc, #244]	; (800435c <Tx_setup+0x1ec>)
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	4a3d      	ldr	r2, [pc, #244]	; (8004360 <Tx_setup+0x1f0>)
 800426c:	7812      	ldrb	r2, [r2, #0]
 800426e:	4619      	mov	r1, r3
 8004270:	482b      	ldr	r0, [pc, #172]	; (8004320 <Tx_setup+0x1b0>)
 8004272:	f000 fc4d 	bl	8004b10 <sx126x_set_buffer_base_address>

    //set modulation parameters
    struct sx126x_mod_params_lora_s *mod_params = malloc(sizeof(sx126x_mod_params_lora_t));
 8004276:	2004      	movs	r0, #4
 8004278:	f00a fa64 	bl	800e744 <malloc>
 800427c:	4603      	mov	r3, r0
 800427e:	60bb      	str	r3, [r7, #8]
    mod_params->sf=lora_sf;
 8004280:	4b38      	ldr	r3, [pc, #224]	; (8004364 <Tx_setup+0x1f4>)
 8004282:	781a      	ldrb	r2, [r3, #0]
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	701a      	strb	r2, [r3, #0]
    mod_params->bw=lora_bw;
 8004288:	4b37      	ldr	r3, [pc, #220]	; (8004368 <Tx_setup+0x1f8>)
 800428a:	781a      	ldrb	r2, [r3, #0]
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	705a      	strb	r2, [r3, #1]
    mod_params->cr=lora_cr;
 8004290:	4b36      	ldr	r3, [pc, #216]	; (800436c <Tx_setup+0x1fc>)
 8004292:	781a      	ldrb	r2, [r3, #0]
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	709a      	strb	r2, [r3, #2]
    mod_params->ldro=lora_ldro;
 8004298:	4b35      	ldr	r3, [pc, #212]	; (8004370 <Tx_setup+0x200>)
 800429a:	781a      	ldrb	r2, [r3, #0]
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	70da      	strb	r2, [r3, #3]
    sx126x_set_lora_mod_params(&hspi, mod_params);
 80042a0:	68b9      	ldr	r1, [r7, #8]
 80042a2:	481f      	ldr	r0, [pc, #124]	; (8004320 <Tx_setup+0x1b0>)
 80042a4:	f000 fb9a 	bl	80049dc <sx126x_set_lora_mod_params>
    free(mod_params);
 80042a8:	68b8      	ldr	r0, [r7, #8]
 80042aa:	f00a fa53 	bl	800e754 <free>

    //set lora packet params
    struct sx126x_pkt_params_lora_s *lora_params = malloc(sizeof(sx126x_pkt_params_lora_t));
 80042ae:	2006      	movs	r0, #6
 80042b0:	f00a fa48 	bl	800e744 <malloc>
 80042b4:	4603      	mov	r3, r0
 80042b6:	607b      	str	r3, [r7, #4]
    lora_params->preamble_len_in_symb=pkt_preamble_len;
 80042b8:	4b2e      	ldr	r3, [pc, #184]	; (8004374 <Tx_setup+0x204>)
 80042ba:	881a      	ldrh	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	801a      	strh	r2, [r3, #0]
    lora_params->header_type=header_type;
 80042c0:	4b2d      	ldr	r3, [pc, #180]	; (8004378 <Tx_setup+0x208>)
 80042c2:	781a      	ldrb	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	709a      	strb	r2, [r3, #2]
    lora_params->pld_len_in_bytes=payload_len;
 80042c8:	4b2c      	ldr	r3, [pc, #176]	; (800437c <Tx_setup+0x20c>)
 80042ca:	781a      	ldrb	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	70da      	strb	r2, [r3, #3]
    lora_params->crc_is_on=crc_is_on;
 80042d0:	4b2b      	ldr	r3, [pc, #172]	; (8004380 <Tx_setup+0x210>)
 80042d2:	781a      	ldrb	r2, [r3, #0]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	711a      	strb	r2, [r3, #4]
    lora_params->invert_iq_is_on=invert_iq_is_on;
 80042d8:	4b2a      	ldr	r3, [pc, #168]	; (8004384 <Tx_setup+0x214>)
 80042da:	781a      	ldrb	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	715a      	strb	r2, [r3, #5]
    sx126x_set_lora_pkt_params(&hspi, lora_params);
 80042e0:	6879      	ldr	r1, [r7, #4]
 80042e2:	480f      	ldr	r0, [pc, #60]	; (8004320 <Tx_setup+0x1b0>)
 80042e4:	f000 fba6 	bl	8004a34 <sx126x_set_lora_pkt_params>
    free(lora_params);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f00a fa33 	bl	800e754 <free>

    //set dio and irq parameters
    sx126x_set_dio_irq_params(&hspi, irq_mask, dio1_mask, dio2_mask, dio3_mask);
 80042ee:	4b26      	ldr	r3, [pc, #152]	; (8004388 <Tx_setup+0x218>)
 80042f0:	8819      	ldrh	r1, [r3, #0]
 80042f2:	4b26      	ldr	r3, [pc, #152]	; (800438c <Tx_setup+0x21c>)
 80042f4:	881a      	ldrh	r2, [r3, #0]
 80042f6:	4b26      	ldr	r3, [pc, #152]	; (8004390 <Tx_setup+0x220>)
 80042f8:	8818      	ldrh	r0, [r3, #0]
 80042fa:	4b26      	ldr	r3, [pc, #152]	; (8004394 <Tx_setup+0x224>)
 80042fc:	881b      	ldrh	r3, [r3, #0]
 80042fe:	9300      	str	r3, [sp, #0]
 8004300:	4603      	mov	r3, r0
 8004302:	4807      	ldr	r0, [pc, #28]	; (8004320 <Tx_setup+0x1b0>)
 8004304:	f000 fa13 	bl	800472e <sx126x_set_dio_irq_params>

}
 8004308:	bf00      	nop
 800430a:	3710      	adds	r7, #16
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}
 8004310:	200005a8 	.word	0x200005a8
 8004314:	200005a4 	.word	0x200005a4
 8004318:	200005a0 	.word	0x200005a0
 800431c:	2000059c 	.word	0x2000059c
 8004320:	200005bc 	.word	0x200005bc
 8004324:	20000004 	.word	0x20000004
 8004328:	20000008 	.word	0x20000008
 800432c:	20000009 	.word	0x20000009
 8004330:	2000000a 	.word	0x2000000a
 8004334:	2000000c 	.word	0x2000000c
 8004338:	2000000b 	.word	0x2000000b
 800433c:	2000000d 	.word	0x2000000d
 8004340:	2000000e 	.word	0x2000000e
 8004344:	2000000f 	.word	0x2000000f
 8004348:	20000010 	.word	0x20000010
 800434c:	20000614 	.word	0x20000614
 8004350:	20000011 	.word	0x20000011
 8004354:	20000012 	.word	0x20000012
 8004358:	20000013 	.word	0x20000013
 800435c:	20000615 	.word	0x20000615
 8004360:	20000616 	.word	0x20000616
 8004364:	20000014 	.word	0x20000014
 8004368:	20000015 	.word	0x20000015
 800436c:	20000016 	.word	0x20000016
 8004370:	20000617 	.word	0x20000617
 8004374:	20000018 	.word	0x20000018
 8004378:	20000618 	.word	0x20000618
 800437c:	2000001a 	.word	0x2000001a
 8004380:	2000001b 	.word	0x2000001b
 8004384:	20000619 	.word	0x20000619
 8004388:	2000001c 	.word	0x2000001c
 800438c:	2000001e 	.word	0x2000001e
 8004390:	2000061a 	.word	0x2000061a
 8004394:	2000061c 	.word	0x2000061c

08004398 <TxProtocol>:

void TxProtocol(uint8_t data[], uint8_t data_length){
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	460b      	mov	r3, r1
 80043a2:	70fb      	strb	r3, [r7, #3]

    HAL_StatusTypeDef command_status;
    command_status = sx126x_clear_irq_status(&hspi, dio1_mask);
 80043a4:	4b18      	ldr	r3, [pc, #96]	; (8004408 <TxProtocol+0x70>)
 80043a6:	881b      	ldrh	r3, [r3, #0]
 80043a8:	4619      	mov	r1, r3
 80043aa:	4818      	ldr	r0, [pc, #96]	; (800440c <TxProtocol+0x74>)
 80043ac:	f000 fa36 	bl	800481c <sx126x_clear_irq_status>
 80043b0:	4603      	mov	r3, r0
 80043b2:	73fb      	strb	r3, [r7, #15]
    command_status = sx126x_write_buffer(&hspi, 0, data, data_length); // 0 is the offset
 80043b4:	78fb      	ldrb	r3, [r7, #3]
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	2100      	movs	r1, #0
 80043ba:	4814      	ldr	r0, [pc, #80]	; (800440c <TxProtocol+0x74>)
 80043bc:	f000 f998 	bl	80046f0 <sx126x_write_buffer>
 80043c0:	4603      	mov	r3, r0
 80043c2:	73fb      	strb	r3, [r7, #15]
    command_status = sx126x_set_tx(&hspi, 6000, data_length);
 80043c4:	78fb      	ldrb	r3, [r7, #3]
 80043c6:	461a      	mov	r2, r3
 80043c8:	f241 7170 	movw	r1, #6000	; 0x1770
 80043cc:	480f      	ldr	r0, [pc, #60]	; (800440c <TxProtocol+0x74>)
 80043ce:	f000 f839 	bl	8004444 <sx126x_set_tx>
 80043d2:	4603      	mov	r3, r0
 80043d4:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(100);
 80043d6:	2064      	movs	r0, #100	; 0x64
 80043d8:	f001 fa30 	bl	800583c <HAL_Delay>

    sx126x_irq_mask_t irq;
    do {
        command_status = sx126x_get_irq_status(&hspi, &irq); //reading the irq into irq
 80043dc:	f107 030c 	add.w	r3, r7, #12
 80043e0:	4619      	mov	r1, r3
 80043e2:	480a      	ldr	r0, [pc, #40]	; (800440c <TxProtocol+0x74>)
 80043e4:	f000 f9e8 	bl	80047b8 <sx126x_get_irq_status>
 80043e8:	4603      	mov	r3, r0
 80043ea:	73fb      	strb	r3, [r7, #15]
    } while ( (!(irq & SX126X_IRQ_TX_DONE)) && (!(irq & SX126X_IRQ_TIMEOUT)) );
 80043ec:	89bb      	ldrh	r3, [r7, #12]
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d104      	bne.n	8004400 <TxProtocol+0x68>
 80043f6:	89bb      	ldrh	r3, [r7, #12]
 80043f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d0ed      	beq.n	80043dc <TxProtocol+0x44>
}
 8004400:	bf00      	nop
 8004402:	3710      	adds	r7, #16
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	2000001e 	.word	0x2000001e
 800440c:	200005bc 	.word	0x200005bc

08004410 <sx126x_set_standby>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_SLEEP, 0, 0 );
}

sx126x_status_t sx126x_set_standby( const void* context, const sx126x_standby_cfg_t cfg )
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af02      	add	r7, sp, #8
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	460b      	mov	r3, r1
 800441a:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_STANDBY] = { 0 };
 800441c:	2300      	movs	r3, #0
 800441e:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_STANDBY;
 8004420:	2380      	movs	r3, #128	; 0x80
 8004422:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) cfg;
 8004424:	78fb      	ldrb	r3, [r7, #3]
 8004426:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_STANDBY, 0, 0 );
 8004428:	f107 010c 	add.w	r1, r7, #12
 800442c:	2300      	movs	r3, #0
 800442e:	9300      	str	r3, [sp, #0]
 8004430:	2300      	movs	r3, #0
 8004432:	2202      	movs	r2, #2
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f7ff fd9b 	bl	8003f70 <sx126x_hal_write>
 800443a:	4603      	mov	r3, r0
}
 800443c:	4618      	mov	r0, r3
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <sx126x_set_tx>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_FS, 0, 0 );
}

sx126x_status_t sx126x_set_tx( const void* context, const uint32_t timeout_in_ms , uint8_t lora_data_length)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	4613      	mov	r3, r2
 8004450:	71fb      	strb	r3, [r7, #7]
    if (packet_type == SX126X_PKT_TYPE_LORA) {
 8004452:	4b1b      	ldr	r3, [pc, #108]	; (80044c0 <sx126x_set_tx+0x7c>)
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d11e      	bne.n	8004498 <sx126x_set_tx+0x54>
        struct sx126x_pkt_params_lora_s *lora_params = malloc(sizeof(sx126x_pkt_params_lora_t));
 800445a:	2006      	movs	r0, #6
 800445c:	f00a f972 	bl	800e744 <malloc>
 8004460:	4603      	mov	r3, r0
 8004462:	617b      	str	r3, [r7, #20]
        lora_params->preamble_len_in_symb=pkt_preamble_len;
 8004464:	4b17      	ldr	r3, [pc, #92]	; (80044c4 <sx126x_set_tx+0x80>)
 8004466:	881a      	ldrh	r2, [r3, #0]
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	801a      	strh	r2, [r3, #0]
        lora_params->header_type=header_type;
 800446c:	4b16      	ldr	r3, [pc, #88]	; (80044c8 <sx126x_set_tx+0x84>)
 800446e:	781a      	ldrb	r2, [r3, #0]
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	709a      	strb	r2, [r3, #2]
        lora_params->pld_len_in_bytes=lora_data_length;
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	79fa      	ldrb	r2, [r7, #7]
 8004478:	70da      	strb	r2, [r3, #3]
        lora_params->crc_is_on=crc_is_on;
 800447a:	4b14      	ldr	r3, [pc, #80]	; (80044cc <sx126x_set_tx+0x88>)
 800447c:	781a      	ldrb	r2, [r3, #0]
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	711a      	strb	r2, [r3, #4]
        lora_params->invert_iq_is_on=invert_iq_is_on;
 8004482:	4b13      	ldr	r3, [pc, #76]	; (80044d0 <sx126x_set_tx+0x8c>)
 8004484:	781a      	ldrb	r2, [r3, #0]
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	715a      	strb	r2, [r3, #5]
        sx126x_set_lora_pkt_params(&hspi, lora_params);
 800448a:	6979      	ldr	r1, [r7, #20]
 800448c:	4811      	ldr	r0, [pc, #68]	; (80044d4 <sx126x_set_tx+0x90>)
 800448e:	f000 fad1 	bl	8004a34 <sx126x_set_lora_pkt_params>
        free(lora_params);
 8004492:	6978      	ldr	r0, [r7, #20]
 8004494:	f00a f95e 	bl	800e754 <free>
    }

    if( timeout_in_ms > SX126X_MAX_TIMEOUT_IN_MS )
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800449e:	d301      	bcc.n	80044a4 <sx126x_set_tx+0x60>
    {
        return SX126X_STATUS_UNKNOWN_VALUE;
 80044a0:	2302      	movs	r3, #2
 80044a2:	e008      	b.n	80044b6 <sx126x_set_tx+0x72>
    }

    const uint32_t timeout_in_rtc_step = sx126x_convert_timeout_in_ms_to_rtc_step( timeout_in_ms );
 80044a4:	68b8      	ldr	r0, [r7, #8]
 80044a6:	f000 fb7d 	bl	8004ba4 <sx126x_convert_timeout_in_ms_to_rtc_step>
 80044aa:	6138      	str	r0, [r7, #16]

    return sx126x_set_tx_with_timeout_in_rtc_step( context, timeout_in_rtc_step );
 80044ac:	6939      	ldr	r1, [r7, #16]
 80044ae:	68f8      	ldr	r0, [r7, #12]
 80044b0:	f000 f812 	bl	80044d8 <sx126x_set_tx_with_timeout_in_rtc_step>
 80044b4:	4603      	mov	r3, r0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3718      	adds	r7, #24
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	20000008 	.word	0x20000008
 80044c4:	20000018 	.word	0x20000018
 80044c8:	20000618 	.word	0x20000618
 80044cc:	2000001b 	.word	0x2000001b
 80044d0:	20000619 	.word	0x20000619
 80044d4:	200005bc 	.word	0x200005bc

080044d8 <sx126x_set_tx_with_timeout_in_rtc_step>:

sx126x_status_t sx126x_set_tx_with_timeout_in_rtc_step( const void* context, const uint32_t timeout_in_rtc_step )
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b086      	sub	sp, #24
 80044dc:	af02      	add	r7, sp, #8
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_TX] = { 0 };
 80044e2:	2300      	movs	r3, #0
 80044e4:	60fb      	str	r3, [r7, #12]

    buf[0] = SX126X_SET_TX;
 80044e6:	2383      	movs	r3, #131	; 0x83
 80044e8:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t )( timeout_in_rtc_step >> 16 );
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	0c1b      	lsrs	r3, r3, #16
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout_in_rtc_step >> 8 );
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	0a1b      	lsrs	r3, r3, #8
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout_in_rtc_step >> 0 );
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	73fb      	strb	r3, [r7, #15]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX, 0, 0 );
 8004500:	f107 010c 	add.w	r1, r7, #12
 8004504:	2300      	movs	r3, #0
 8004506:	9300      	str	r3, [sp, #0]
 8004508:	2300      	movs	r3, #0
 800450a:	2204      	movs	r2, #4
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f7ff fd2f 	bl	8003f70 <sx126x_hal_write>
 8004512:	4603      	mov	r3, r0
}
 8004514:	4618      	mov	r0, r3
 8004516:	3710      	adds	r7, #16
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <sx126x_set_reg_mode>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_INFINITE_PREAMBLE, 0, 0 );
}

sx126x_status_t sx126x_set_reg_mode( const void* context, const sx126x_reg_mod_t mode )
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b086      	sub	sp, #24
 8004520:	af02      	add	r7, sp, #8
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	460b      	mov	r3, r1
 8004526:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_REGULATOR_MODE] = { 0 };
 8004528:	2300      	movs	r3, #0
 800452a:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_REGULATOR_MODE;
 800452c:	2396      	movs	r3, #150	; 0x96
 800452e:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) mode;
 8004530:	78fb      	ldrb	r3, [r7, #3]
 8004532:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_REGULATOR_MODE, 0, 0 );
 8004534:	f107 010c 	add.w	r1, r7, #12
 8004538:	2300      	movs	r3, #0
 800453a:	9300      	str	r3, [sp, #0]
 800453c:	2300      	movs	r3, #0
 800453e:	2202      	movs	r2, #2
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f7ff fd15 	bl	8003f70 <sx126x_hal_write>
 8004546:	4603      	mov	r3, r0
}
 8004548:	4618      	mov	r0, r3
 800454a:	3710      	adds	r7, #16
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <sx126x_cal>:

sx126x_status_t sx126x_cal( const void* context, const sx126x_cal_mask_t param )
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b086      	sub	sp, #24
 8004554:	af02      	add	r7, sp, #8
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	460b      	mov	r3, r1
 800455a:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_CALIBRATE] = { 0 };
 800455c:	2300      	movs	r3, #0
 800455e:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_CALIBRATE;
 8004560:	2389      	movs	r3, #137	; 0x89
 8004562:	733b      	strb	r3, [r7, #12]

    buf[1] = param;
 8004564:	78fb      	ldrb	r3, [r7, #3]
 8004566:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE, 0, 0 );
 8004568:	f107 010c 	add.w	r1, r7, #12
 800456c:	2300      	movs	r3, #0
 800456e:	9300      	str	r3, [sp, #0]
 8004570:	2300      	movs	r3, #0
 8004572:	2202      	movs	r2, #2
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f7ff fcfb 	bl	8003f70 <sx126x_hal_write>
 800457a:	4603      	mov	r3, r0
}
 800457c:	4618      	mov	r0, r3
 800457e:	3710      	adds	r7, #16
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <sx126x_cal_img_hex>:

sx126x_status_t sx126x_cal_img_hex( const void* context, const uint8_t low_freq, const uint8_t high_freq)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b086      	sub	sp, #24
 8004588:	af02      	add	r7, sp, #8
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	460b      	mov	r3, r1
 800458e:	70fb      	strb	r3, [r7, #3]
 8004590:	4613      	mov	r3, r2
 8004592:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_CALIBRATE_IMAGE] = { 0 };
 8004594:	4b0c      	ldr	r3, [pc, #48]	; (80045c8 <sx126x_cal_img_hex+0x44>)
 8004596:	881b      	ldrh	r3, [r3, #0]
 8004598:	81bb      	strh	r3, [r7, #12]
 800459a:	2300      	movs	r3, #0
 800459c:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_CALIBRATE_IMAGE;
 800459e:	2398      	movs	r3, #152	; 0x98
 80045a0:	733b      	strb	r3, [r7, #12]
    buf[1] = low_freq;
 80045a2:	78fb      	ldrb	r3, [r7, #3]
 80045a4:	737b      	strb	r3, [r7, #13]
    buf[2] = high_freq;
 80045a6:	78bb      	ldrb	r3, [r7, #2]
 80045a8:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE_IMAGE, 0, 0 );
 80045aa:	f107 010c 	add.w	r1, r7, #12
 80045ae:	2300      	movs	r3, #0
 80045b0:	9300      	str	r3, [sp, #0]
 80045b2:	2300      	movs	r3, #0
 80045b4:	2203      	movs	r2, #3
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f7ff fcda 	bl	8003f70 <sx126x_hal_write>
 80045bc:	4603      	mov	r3, r0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	08014314 	.word	0x08014314

080045cc <sx126x_set_pa_cfg>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE_IMAGE, 0, 0 );
}

sx126x_status_t sx126x_set_pa_cfg( const void* context, const sx126x_pa_cfg_params_t* params )
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af02      	add	r7, sp, #8
 80045d2:	6078      	str	r0, [r7, #4]
 80045d4:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_PA_CFG] = { 0 };
 80045d6:	2300      	movs	r3, #0
 80045d8:	60bb      	str	r3, [r7, #8]
 80045da:	2300      	movs	r3, #0
 80045dc:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_PA_CFG;
 80045de:	2395      	movs	r3, #149	; 0x95
 80045e0:	723b      	strb	r3, [r7, #8]
    buf[1] = params->pa_duty_cycle;
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	727b      	strb	r3, [r7, #9]
    buf[2] = params->hp_max;
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	785b      	ldrb	r3, [r3, #1]
 80045ec:	72bb      	strb	r3, [r7, #10]
    buf[3] = params->device_sel;
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	789b      	ldrb	r3, [r3, #2]
 80045f2:	72fb      	strb	r3, [r7, #11]
    buf[4] = params->pa_lut;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	78db      	ldrb	r3, [r3, #3]
 80045f8:	733b      	strb	r3, [r7, #12]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PA_CFG, 0, 0 );
 80045fa:	f107 0108 	add.w	r1, r7, #8
 80045fe:	2300      	movs	r3, #0
 8004600:	9300      	str	r3, [sp, #0]
 8004602:	2300      	movs	r3, #0
 8004604:	2205      	movs	r2, #5
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f7ff fcb2 	bl	8003f70 <sx126x_hal_write>
 800460c:	4603      	mov	r3, r0
}
 800460e:	4618      	mov	r0, r3
 8004610:	3710      	adds	r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}

08004616 <sx126x_set_rx_tx_fallback_mode>:

sx126x_status_t sx126x_set_rx_tx_fallback_mode( const void* context, const sx126x_fallback_modes_t fallback_mode )
{
 8004616:	b580      	push	{r7, lr}
 8004618:	b086      	sub	sp, #24
 800461a:	af02      	add	r7, sp, #8
 800461c:	6078      	str	r0, [r7, #4]
 800461e:	460b      	mov	r3, r1
 8004620:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_RX_TX_FALLBACK_MODE] = { 0 };
 8004622:	2300      	movs	r3, #0
 8004624:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_RX_TX_FALLBACK_MODE;
 8004626:	2393      	movs	r3, #147	; 0x93
 8004628:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) fallback_mode;
 800462a:	78fb      	ldrb	r3, [r7, #3]
 800462c:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RX_TX_FALLBACK_MODE, 0, 0 );
 800462e:	f107 010c 	add.w	r1, r7, #12
 8004632:	2300      	movs	r3, #0
 8004634:	9300      	str	r3, [sp, #0]
 8004636:	2300      	movs	r3, #0
 8004638:	2202      	movs	r2, #2
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f7ff fc98 	bl	8003f70 <sx126x_hal_write>
 8004640:	4603      	mov	r3, r0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}
	...

0800464c <sx126x_write_register>:
// Registers and buffer Access
//

sx126x_status_t sx126x_write_register( const void* context, const uint16_t address, const uint8_t* buffer,
                                       const uint8_t size )
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b088      	sub	sp, #32
 8004650:	af02      	add	r7, sp, #8
 8004652:	60f8      	str	r0, [r7, #12]
 8004654:	607a      	str	r2, [r7, #4]
 8004656:	461a      	mov	r2, r3
 8004658:	460b      	mov	r3, r1
 800465a:	817b      	strh	r3, [r7, #10]
 800465c:	4613      	mov	r3, r2
 800465e:	727b      	strb	r3, [r7, #9]
    uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = { 0 };
 8004660:	4b0e      	ldr	r3, [pc, #56]	; (800469c <sx126x_write_register+0x50>)
 8004662:	881b      	ldrh	r3, [r3, #0]
 8004664:	82bb      	strh	r3, [r7, #20]
 8004666:	2300      	movs	r3, #0
 8004668:	75bb      	strb	r3, [r7, #22]

    buf[0] = SX126X_WRITE_REGISTER;
 800466a:	230d      	movs	r3, #13
 800466c:	753b      	strb	r3, [r7, #20]

    buf[1] = ( uint8_t )( address >> 8 );
 800466e:	897b      	ldrh	r3, [r7, #10]
 8004670:	0a1b      	lsrs	r3, r3, #8
 8004672:	b29b      	uxth	r3, r3
 8004674:	b2db      	uxtb	r3, r3
 8004676:	757b      	strb	r3, [r7, #21]
    buf[2] = ( uint8_t )( address >> 0 );
 8004678:	897b      	ldrh	r3, [r7, #10]
 800467a:	b2db      	uxtb	r3, r3
 800467c:	75bb      	strb	r3, [r7, #22]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_REGISTER, buffer, size );
 800467e:	7a7b      	ldrb	r3, [r7, #9]
 8004680:	b29b      	uxth	r3, r3
 8004682:	f107 0114 	add.w	r1, r7, #20
 8004686:	9300      	str	r3, [sp, #0]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2203      	movs	r2, #3
 800468c:	68f8      	ldr	r0, [r7, #12]
 800468e:	f7ff fc6f 	bl	8003f70 <sx126x_hal_write>
 8004692:	4603      	mov	r3, r0
}
 8004694:	4618      	mov	r0, r3
 8004696:	3718      	adds	r7, #24
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}
 800469c:	08014314 	.word	0x08014314

080046a0 <sx126x_read_register>:

sx126x_status_t sx126x_read_register( const void* context, const uint16_t address, uint8_t* buffer, const uint8_t size )
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b088      	sub	sp, #32
 80046a4:	af02      	add	r7, sp, #8
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	607a      	str	r2, [r7, #4]
 80046aa:	461a      	mov	r2, r3
 80046ac:	460b      	mov	r3, r1
 80046ae:	817b      	strh	r3, [r7, #10]
 80046b0:	4613      	mov	r3, r2
 80046b2:	727b      	strb	r3, [r7, #9]
    uint8_t         buf[SX126X_SIZE_READ_REGISTER] = { 0 };
 80046b4:	2300      	movs	r3, #0
 80046b6:	613b      	str	r3, [r7, #16]
    sx126x_status_t status                         = SX126X_STATUS_ERROR;
 80046b8:	2303      	movs	r3, #3
 80046ba:	75fb      	strb	r3, [r7, #23]

    buf[0] = SX126X_READ_REGISTER;
 80046bc:	231d      	movs	r3, #29
 80046be:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t )( address >> 8 );
 80046c0:	897b      	ldrh	r3, [r7, #10]
 80046c2:	0a1b      	lsrs	r3, r3, #8
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( address >> 0 );
 80046ca:	897b      	ldrh	r3, [r7, #10]
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	74bb      	strb	r3, [r7, #18]

    status = ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_READ_REGISTER, buffer, size );
 80046d0:	f107 0110 	add.w	r1, r7, #16
 80046d4:	7a7b      	ldrb	r3, [r7, #9]
 80046d6:	9300      	str	r3, [sp, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2204      	movs	r2, #4
 80046dc:	68f8      	ldr	r0, [r7, #12]
 80046de:	f7ff fc89 	bl	8003ff4 <sx126x_hal_read>
 80046e2:	4603      	mov	r3, r0
 80046e4:	75fb      	strb	r3, [r7, #23]

    return status;
 80046e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3718      	adds	r7, #24
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <sx126x_write_buffer>:

sx126x_status_t sx126x_write_buffer( const void* context, const uint8_t buffer_offset, const uint8_t* buffer,
                                     const uint8_t size )
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b088      	sub	sp, #32
 80046f4:	af02      	add	r7, sp, #8
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	607a      	str	r2, [r7, #4]
 80046fa:	461a      	mov	r2, r3
 80046fc:	460b      	mov	r3, r1
 80046fe:	72fb      	strb	r3, [r7, #11]
 8004700:	4613      	mov	r3, r2
 8004702:	72bb      	strb	r3, [r7, #10]
    uint8_t buf[SX126X_SIZE_WRITE_BUFFER] = { 0 };
 8004704:	2300      	movs	r3, #0
 8004706:	82bb      	strh	r3, [r7, #20]

    buf[0] = SX126X_WRITE_BUFFER;
 8004708:	230e      	movs	r3, #14
 800470a:	753b      	strb	r3, [r7, #20]

    buf[1] = buffer_offset;
 800470c:	7afb      	ldrb	r3, [r7, #11]
 800470e:	757b      	strb	r3, [r7, #21]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_BUFFER, buffer, size );
 8004710:	7abb      	ldrb	r3, [r7, #10]
 8004712:	b29b      	uxth	r3, r3
 8004714:	f107 0114 	add.w	r1, r7, #20
 8004718:	9300      	str	r3, [sp, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2202      	movs	r2, #2
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f7ff fc26 	bl	8003f70 <sx126x_hal_write>
 8004724:	4603      	mov	r3, r0
}
 8004726:	4618      	mov	r0, r3
 8004728:	3718      	adds	r7, #24
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}

0800472e <sx126x_set_dio_irq_params>:
//
// DIO and IRQ Control Functions
//
sx126x_status_t sx126x_set_dio_irq_params( const void* context, const uint16_t irq_mask, const uint16_t dio1_mask,
                                           const uint16_t dio2_mask, const uint16_t dio3_mask )
{
 800472e:	b580      	push	{r7, lr}
 8004730:	b08a      	sub	sp, #40	; 0x28
 8004732:	af02      	add	r7, sp, #8
 8004734:	60f8      	str	r0, [r7, #12]
 8004736:	4608      	mov	r0, r1
 8004738:	4611      	mov	r1, r2
 800473a:	461a      	mov	r2, r3
 800473c:	4603      	mov	r3, r0
 800473e:	817b      	strh	r3, [r7, #10]
 8004740:	460b      	mov	r3, r1
 8004742:	813b      	strh	r3, [r7, #8]
 8004744:	4613      	mov	r3, r2
 8004746:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = { 0 };
 8004748:	2300      	movs	r3, #0
 800474a:	617b      	str	r3, [r7, #20]
 800474c:	f107 0318 	add.w	r3, r7, #24
 8004750:	2200      	movs	r2, #0
 8004752:	601a      	str	r2, [r3, #0]
 8004754:	711a      	strb	r2, [r3, #4]

    buf[0] = SX126X_SET_DIO_IRQ_PARAMS;
 8004756:	2308      	movs	r3, #8
 8004758:	753b      	strb	r3, [r7, #20]

    buf[1] = ( uint8_t )( irq_mask >> 8 );
 800475a:	897b      	ldrh	r3, [r7, #10]
 800475c:	0a1b      	lsrs	r3, r3, #8
 800475e:	b29b      	uxth	r3, r3
 8004760:	b2db      	uxtb	r3, r3
 8004762:	757b      	strb	r3, [r7, #21]
    buf[2] = ( uint8_t )( irq_mask >> 0 );
 8004764:	897b      	ldrh	r3, [r7, #10]
 8004766:	b2db      	uxtb	r3, r3
 8004768:	75bb      	strb	r3, [r7, #22]

    buf[3] = ( uint8_t )( dio1_mask >> 8 );
 800476a:	893b      	ldrh	r3, [r7, #8]
 800476c:	0a1b      	lsrs	r3, r3, #8
 800476e:	b29b      	uxth	r3, r3
 8004770:	b2db      	uxtb	r3, r3
 8004772:	75fb      	strb	r3, [r7, #23]
    buf[4] = ( uint8_t )( dio1_mask >> 0 );
 8004774:	893b      	ldrh	r3, [r7, #8]
 8004776:	b2db      	uxtb	r3, r3
 8004778:	763b      	strb	r3, [r7, #24]

    buf[5] = ( uint8_t )( dio2_mask >> 8 );
 800477a:	88fb      	ldrh	r3, [r7, #6]
 800477c:	0a1b      	lsrs	r3, r3, #8
 800477e:	b29b      	uxth	r3, r3
 8004780:	b2db      	uxtb	r3, r3
 8004782:	767b      	strb	r3, [r7, #25]
    buf[6] = ( uint8_t )( dio2_mask >> 0 );
 8004784:	88fb      	ldrh	r3, [r7, #6]
 8004786:	b2db      	uxtb	r3, r3
 8004788:	76bb      	strb	r3, [r7, #26]

    buf[7] = ( uint8_t )( dio3_mask >> 8 );
 800478a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800478c:	0a1b      	lsrs	r3, r3, #8
 800478e:	b29b      	uxth	r3, r3
 8004790:	b2db      	uxtb	r3, r3
 8004792:	76fb      	strb	r3, [r7, #27]
    buf[8] = ( uint8_t )( dio3_mask >> 0 );
 8004794:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004796:	b2db      	uxtb	r3, r3
 8004798:	773b      	strb	r3, [r7, #28]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO_IRQ_PARAMS, 0, 0 );
 800479a:	f107 0114 	add.w	r1, r7, #20
 800479e:	2300      	movs	r3, #0
 80047a0:	9300      	str	r3, [sp, #0]
 80047a2:	2300      	movs	r3, #0
 80047a4:	2209      	movs	r2, #9
 80047a6:	68f8      	ldr	r0, [r7, #12]
 80047a8:	f7ff fbe2 	bl	8003f70 <sx126x_hal_write>
 80047ac:	4603      	mov	r3, r0
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3720      	adds	r7, #32
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
	...

080047b8 <sx126x_get_irq_status>:

sx126x_status_t sx126x_get_irq_status( const void* context, sx126x_irq_mask_t* irq )
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b088      	sub	sp, #32
 80047bc:	af02      	add	r7, sp, #8
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
    uint8_t         buf[SX126X_SIZE_GET_IRQ_STATUS]             = { 0x00 }; //0x00 is no operational, its just so that theyre equal
 80047c2:	2300      	movs	r3, #0
 80047c4:	613b      	str	r3, [r7, #16]
    uint8_t         received_buf[sizeof( sx126x_irq_mask_t )+1] = { 0x00 };
 80047c6:	4b14      	ldr	r3, [pc, #80]	; (8004818 <sx126x_get_irq_status+0x60>)
 80047c8:	881b      	ldrh	r3, [r3, #0]
 80047ca:	81bb      	strh	r3, [r7, #12]
 80047cc:	2300      	movs	r3, #0
 80047ce:	73bb      	strb	r3, [r7, #14]
    sx126x_status_t status                                      = SX126X_STATUS_ERROR;
 80047d0:	2303      	movs	r3, #3
 80047d2:	75fb      	strb	r3, [r7, #23]

    buf[0] = SX126X_GET_IRQ_STATUS;
 80047d4:	2312      	movs	r3, #18
 80047d6:	743b      	strb	r3, [r7, #16]

    status = ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_GET_IRQ_STATUS, received_buf,
 80047d8:	f107 030c 	add.w	r3, r7, #12
 80047dc:	f107 0110 	add.w	r1, r7, #16
 80047e0:	2201      	movs	r2, #1
 80047e2:	9200      	str	r2, [sp, #0]
 80047e4:	2204      	movs	r2, #4
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f7ff fc04 	bl	8003ff4 <sx126x_hal_read>
 80047ec:	4603      	mov	r3, r0
 80047ee:	75fb      	strb	r3, [r7, #23]
                                                  SX126X_OFFSET_GET_IRQ_STATUS );

    if( status == SX126X_STATUS_OK )
 80047f0:	7dfb      	ldrb	r3, [r7, #23]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d10b      	bne.n	800480e <sx126x_get_irq_status+0x56>
    {
        *irq = ( ( sx126x_irq_mask_t ) received_buf[1] << 8 ) | ( ( sx126x_irq_mask_t ) received_buf[2] << 0 );
 80047f6:	7b7b      	ldrb	r3, [r7, #13]
 80047f8:	021b      	lsls	r3, r3, #8
 80047fa:	b21a      	sxth	r2, r3
 80047fc:	7bbb      	ldrb	r3, [r7, #14]
 80047fe:	b21b      	sxth	r3, r3
 8004800:	4313      	orrs	r3, r2
 8004802:	b21b      	sxth	r3, r3
 8004804:	b29a      	uxth	r2, r3
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	801a      	strh	r2, [r3, #0]
        status = received_buf[0]; //its the status
 800480a:	7b3b      	ldrb	r3, [r7, #12]
 800480c:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800480e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004810:	4618      	mov	r0, r3
 8004812:	3718      	adds	r7, #24
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}
 8004818:	08014314 	.word	0x08014314

0800481c <sx126x_clear_irq_status>:

sx126x_status_t sx126x_clear_irq_status( const void* context, const sx126x_irq_mask_t irq_mask )
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b086      	sub	sp, #24
 8004820:	af02      	add	r7, sp, #8
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	460b      	mov	r3, r1
 8004826:	807b      	strh	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_CLR_IRQ_STATUS] = { 0 };
 8004828:	4b0e      	ldr	r3, [pc, #56]	; (8004864 <sx126x_clear_irq_status+0x48>)
 800482a:	881b      	ldrh	r3, [r3, #0]
 800482c:	81bb      	strh	r3, [r7, #12]
 800482e:	2300      	movs	r3, #0
 8004830:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_CLR_IRQ_STATUS;
 8004832:	2302      	movs	r3, #2
 8004834:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t )( irq_mask >> 8 );
 8004836:	887b      	ldrh	r3, [r7, #2]
 8004838:	0a1b      	lsrs	r3, r3, #8
 800483a:	b29b      	uxth	r3, r3
 800483c:	b2db      	uxtb	r3, r3
 800483e:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( irq_mask >> 0 );
 8004840:	887b      	ldrh	r3, [r7, #2]
 8004842:	b2db      	uxtb	r3, r3
 8004844:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CLR_IRQ_STATUS, 0, 0 );
 8004846:	f107 010c 	add.w	r1, r7, #12
 800484a:	2300      	movs	r3, #0
 800484c:	9300      	str	r3, [sp, #0]
 800484e:	2300      	movs	r3, #0
 8004850:	2203      	movs	r2, #3
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f7ff fb8c 	bl	8003f70 <sx126x_hal_write>
 8004858:	4603      	mov	r3, r0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	08014314 	.word	0x08014314

08004868 <sx126x_set_dio2_as_rf_sw_ctrl>:
    }
    return status;
}

sx126x_status_t sx126x_set_dio2_as_rf_sw_ctrl( const void* context, const bool enable )
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b086      	sub	sp, #24
 800486c:	af02      	add	r7, sp, #8
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	460b      	mov	r3, r1
 8004872:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL] = { 0 };
 8004874:	2300      	movs	r3, #0
 8004876:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_DIO2_AS_RF_SWITCH_CTRL;
 8004878:	239d      	movs	r3, #157	; 0x9d
 800487a:	733b      	strb	r3, [r7, #12]

    buf[1] = ( enable == true ) ? 1 : 0;
 800487c:	78fb      	ldrb	r3, [r7, #3]
 800487e:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL, 0, 0 );
 8004880:	f107 010c 	add.w	r1, r7, #12
 8004884:	2300      	movs	r3, #0
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	2300      	movs	r3, #0
 800488a:	2202      	movs	r2, #2
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f7ff fb6f 	bl	8003f70 <sx126x_hal_write>
 8004892:	4603      	mov	r3, r0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3710      	adds	r7, #16
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <sx126x_set_dio3_as_tcxo_ctrl>:

sx126x_status_t sx126x_set_dio3_as_tcxo_ctrl( const void* context, const sx126x_tcxo_ctrl_voltages_t tcxo_voltage,
                                              const uint32_t timeout )
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b088      	sub	sp, #32
 80048a0:	af02      	add	r7, sp, #8
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	460b      	mov	r3, r1
 80048a6:	607a      	str	r2, [r7, #4]
 80048a8:	72fb      	strb	r3, [r7, #11]
    uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = { 0 };
 80048aa:	2300      	movs	r3, #0
 80048ac:	613b      	str	r3, [r7, #16]
 80048ae:	2300      	movs	r3, #0
 80048b0:	753b      	strb	r3, [r7, #20]

    buf[0] = SX126X_SET_DIO3_AS_TCXO_CTRL;
 80048b2:	2397      	movs	r3, #151	; 0x97
 80048b4:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t ) tcxo_voltage;
 80048b6:	7afb      	ldrb	r3, [r7, #11]
 80048b8:	747b      	strb	r3, [r7, #17]

    buf[2] = ( uint8_t )( timeout >> 16 );
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	0c1b      	lsrs	r3, r3, #16
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( timeout >> 8 );
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	0a1b      	lsrs	r3, r3, #8
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	74fb      	strb	r3, [r7, #19]
    buf[4] = ( uint8_t )( timeout >> 0 );
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	753b      	strb	r3, [r7, #20]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL, 0, 0 );
 80048d0:	f107 0110 	add.w	r1, r7, #16
 80048d4:	2300      	movs	r3, #0
 80048d6:	9300      	str	r3, [sp, #0]
 80048d8:	2300      	movs	r3, #0
 80048da:	2205      	movs	r2, #5
 80048dc:	68f8      	ldr	r0, [r7, #12]
 80048de:	f7ff fb47 	bl	8003f70 <sx126x_hal_write>
 80048e2:	4603      	mov	r3, r0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3718      	adds	r7, #24
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}

080048ec <sx126x_set_rf_freq>:
//
// RF Modulation and Packet-Related Functions
//

sx126x_status_t sx126x_set_rf_freq( const void* context, const uint32_t freq_in_hz )
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	6039      	str	r1, [r7, #0]
    const uint32_t freq = sx126x_convert_freq_in_hz_to_pll_step( freq_in_hz );
 80048f6:	6838      	ldr	r0, [r7, #0]
 80048f8:	f000 f92e 	bl	8004b58 <sx126x_convert_freq_in_hz_to_pll_step>
 80048fc:	60f8      	str	r0, [r7, #12]

    return sx126x_set_rf_freq_in_pll_steps( context, freq );
 80048fe:	68f9      	ldr	r1, [r7, #12]
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f000 f805 	bl	8004910 <sx126x_set_rf_freq_in_pll_steps>
 8004906:	4603      	mov	r3, r0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3710      	adds	r7, #16
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}

08004910 <sx126x_set_rf_freq_in_pll_steps>:

sx126x_status_t sx126x_set_rf_freq_in_pll_steps( const void* context, const uint32_t freq )
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b086      	sub	sp, #24
 8004914:	af02      	add	r7, sp, #8
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = { 0 };
 800491a:	2300      	movs	r3, #0
 800491c:	60bb      	str	r3, [r7, #8]
 800491e:	2300      	movs	r3, #0
 8004920:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_RF_FREQUENCY;
 8004922:	2386      	movs	r3, #134	; 0x86
 8004924:	723b      	strb	r3, [r7, #8]

    buf[1] = ( uint8_t )( freq >> 24 );
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	0e1b      	lsrs	r3, r3, #24
 800492a:	b2db      	uxtb	r3, r3
 800492c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( freq >> 16 );
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	0c1b      	lsrs	r3, r3, #16
 8004932:	b2db      	uxtb	r3, r3
 8004934:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( freq >> 8 );
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	0a1b      	lsrs	r3, r3, #8
 800493a:	b2db      	uxtb	r3, r3
 800493c:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( freq >> 0 );
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	b2db      	uxtb	r3, r3
 8004942:	733b      	strb	r3, [r7, #12]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RF_FREQUENCY, 0, 0 );
 8004944:	f107 0108 	add.w	r1, r7, #8
 8004948:	2300      	movs	r3, #0
 800494a:	9300      	str	r3, [sp, #0]
 800494c:	2300      	movs	r3, #0
 800494e:	2205      	movs	r2, #5
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f7ff fb0d 	bl	8003f70 <sx126x_hal_write>
 8004956:	4603      	mov	r3, r0
}
 8004958:	4618      	mov	r0, r3
 800495a:	3710      	adds	r7, #16
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <sx126x_set_pkt_type>:

sx126x_status_t sx126x_set_pkt_type( const void* context, const sx126x_pkt_type_t pkt_type )
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b086      	sub	sp, #24
 8004964:	af02      	add	r7, sp, #8
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	460b      	mov	r3, r1
 800496a:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_PKT_TYPE] = { 0 };
 800496c:	2300      	movs	r3, #0
 800496e:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_PKT_TYPE;
 8004970:	238a      	movs	r3, #138	; 0x8a
 8004972:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) pkt_type;
 8004974:	78fb      	ldrb	r3, [r7, #3]
 8004976:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_TYPE, 0, 0 );
 8004978:	f107 010c 	add.w	r1, r7, #12
 800497c:	2300      	movs	r3, #0
 800497e:	9300      	str	r3, [sp, #0]
 8004980:	2300      	movs	r3, #0
 8004982:	2202      	movs	r2, #2
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f7ff faf3 	bl	8003f70 <sx126x_hal_write>
 800498a:	4603      	mov	r3, r0
}
 800498c:	4618      	mov	r0, r3
 800498e:	3710      	adds	r7, #16
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}

08004994 <sx126x_set_tx_params>:

    return status;
}

sx126x_status_t sx126x_set_tx_params( const void* context, const int8_t pwr_in_dbm, const sx126x_ramp_time_t ramp_time )
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b086      	sub	sp, #24
 8004998:	af02      	add	r7, sp, #8
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	460b      	mov	r3, r1
 800499e:	70fb      	strb	r3, [r7, #3]
 80049a0:	4613      	mov	r3, r2
 80049a2:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_SET_TX_PARAMS] = { 0 };
 80049a4:	4b0c      	ldr	r3, [pc, #48]	; (80049d8 <sx126x_set_tx_params+0x44>)
 80049a6:	881b      	ldrh	r3, [r3, #0]
 80049a8:	81bb      	strh	r3, [r7, #12]
 80049aa:	2300      	movs	r3, #0
 80049ac:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_SET_TX_PARAMS;
 80049ae:	238e      	movs	r3, #142	; 0x8e
 80049b0:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) pwr_in_dbm;
 80049b2:	78fb      	ldrb	r3, [r7, #3]
 80049b4:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t ) ramp_time;
 80049b6:	78bb      	ldrb	r3, [r7, #2]
 80049b8:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_PARAMS, 0, 0 );
 80049ba:	f107 010c 	add.w	r1, r7, #12
 80049be:	2300      	movs	r3, #0
 80049c0:	9300      	str	r3, [sp, #0]
 80049c2:	2300      	movs	r3, #0
 80049c4:	2203      	movs	r2, #3
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f7ff fad2 	bl	8003f70 <sx126x_hal_write>
 80049cc:	4603      	mov	r3, r0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3710      	adds	r7, #16
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	08014314 	.word	0x08014314

080049dc <sx126x_set_lora_mod_params>:
    }
    return status;
}

sx126x_status_t sx126x_set_lora_mod_params( const void* context, const sx126x_mod_params_lora_t* params )
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b086      	sub	sp, #24
 80049e0:	af02      	add	r7, sp, #8
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
    sx126x_status_t status = SX126X_STATUS_ERROR;
 80049e6:	2303      	movs	r3, #3
 80049e8:	73fb      	strb	r3, [r7, #15]

    uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = { 0 };
 80049ea:	2300      	movs	r3, #0
 80049ec:	60bb      	str	r3, [r7, #8]
 80049ee:	2300      	movs	r3, #0
 80049f0:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_MODULATION_PARAMS;
 80049f2:	238b      	movs	r3, #139	; 0x8b
 80049f4:	723b      	strb	r3, [r7, #8]

    buf[1] = ( uint8_t )( params->sf );
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( params->bw );
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	785b      	ldrb	r3, [r3, #1]
 8004a00:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( params->cr );
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	789b      	ldrb	r3, [r3, #2]
 8004a06:	72fb      	strb	r3, [r7, #11]
    buf[4] = params->ldro & 0x01;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	78db      	ldrb	r3, [r3, #3]
 8004a0c:	f003 0301 	and.w	r3, r3, #1
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	733b      	strb	r3, [r7, #12]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_MODULATION_PARAMS_LORA, 0, 0 );
 8004a14:	f107 0108 	add.w	r1, r7, #8
 8004a18:	2300      	movs	r3, #0
 8004a1a:	9300      	str	r3, [sp, #0]
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	2205      	movs	r2, #5
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f7ff faa5 	bl	8003f70 <sx126x_hal_write>
 8004a26:	4603      	mov	r3, r0
 8004a28:	73fb      	strb	r3, [r7, #15]
        status = sx126x_tx_modulation_workaround( context, SX126X_PKT_TYPE_LORA, params->bw );
        // WORKAROUND END
    }
    */

    return status;
 8004a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3710      	adds	r7, #16
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <sx126x_set_lora_pkt_params>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_GFSK, 0, 0 );
}

sx126x_status_t sx126x_set_lora_pkt_params( const void* context, const sx126x_pkt_params_lora_t* params )
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b088      	sub	sp, #32
 8004a38:	af02      	add	r7, sp, #8
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
    sx126x_status_t status = SX126X_STATUS_ERROR;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	75fb      	strb	r3, [r7, #23]

    uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = { 0 };
 8004a42:	2300      	movs	r3, #0
 8004a44:	613b      	str	r3, [r7, #16]
 8004a46:	f107 0314 	add.w	r3, r7, #20
 8004a4a:	2100      	movs	r1, #0
 8004a4c:	460a      	mov	r2, r1
 8004a4e:	801a      	strh	r2, [r3, #0]
 8004a50:	460a      	mov	r2, r1
 8004a52:	709a      	strb	r2, [r3, #2]

    buf[0] = SX126X_SET_PKT_PARAMS;
 8004a54:	238c      	movs	r3, #140	; 0x8c
 8004a56:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t )( params->preamble_len_in_symb >> 8 );
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	881b      	ldrh	r3, [r3, #0]
 8004a5c:	0a1b      	lsrs	r3, r3, #8
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( params->preamble_len_in_symb >> 0 );
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	881b      	ldrh	r3, [r3, #0]
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( params->header_type );
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	789b      	ldrb	r3, [r3, #2]
 8004a70:	74fb      	strb	r3, [r7, #19]
    buf[4] = params->pld_len_in_bytes;
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	78db      	ldrb	r3, [r3, #3]
 8004a76:	753b      	strb	r3, [r7, #20]
    buf[5] = ( uint8_t )( params->crc_is_on ? 1 : 0 );
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	791b      	ldrb	r3, [r3, #4]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d001      	beq.n	8004a84 <sx126x_set_lora_pkt_params+0x50>
 8004a80:	2301      	movs	r3, #1
 8004a82:	e000      	b.n	8004a86 <sx126x_set_lora_pkt_params+0x52>
 8004a84:	2300      	movs	r3, #0
 8004a86:	757b      	strb	r3, [r7, #21]
    buf[6] = ( uint8_t )( params->invert_iq_is_on ? 1 : 0 );
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	795b      	ldrb	r3, [r3, #5]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d001      	beq.n	8004a94 <sx126x_set_lora_pkt_params+0x60>
 8004a90:	2301      	movs	r3, #1
 8004a92:	e000      	b.n	8004a96 <sx126x_set_lora_pkt_params+0x62>
 8004a94:	2300      	movs	r3, #0
 8004a96:	75bb      	strb	r3, [r7, #22]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_LORA, 0, 0 );
 8004a98:	f107 0110 	add.w	r1, r7, #16
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	9300      	str	r3, [sp, #0]
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	2207      	movs	r2, #7
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f7ff fa63 	bl	8003f70 <sx126x_hal_write>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	75fb      	strb	r3, [r7, #23]

    // WORKAROUND - Optimizing the Inverted IQ Operation, see datasheet DS_SX1261-2_V1.2 §15.4
    if( status == SX126X_STATUS_OK )
 8004aae:	7dfb      	ldrb	r3, [r7, #23]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d127      	bne.n	8004b04 <sx126x_set_lora_pkt_params+0xd0>
    {
        uint8_t reg_value = 0;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	73fb      	strb	r3, [r7, #15]

        status = sx126x_read_register( context, SX126X_REG_IRQ_POLARITY, &reg_value, 1 );
 8004ab8:	f107 020f 	add.w	r2, r7, #15
 8004abc:	2301      	movs	r3, #1
 8004abe:	f240 7136 	movw	r1, #1846	; 0x736
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f7ff fdec 	bl	80046a0 <sx126x_read_register>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	75fb      	strb	r3, [r7, #23]
        if( status == SX126X_STATUS_OK )
 8004acc:	7dfb      	ldrb	r3, [r7, #23]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d118      	bne.n	8004b04 <sx126x_set_lora_pkt_params+0xd0>
        {
            if( params->invert_iq_is_on == true )
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	795b      	ldrb	r3, [r3, #5]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d005      	beq.n	8004ae6 <sx126x_set_lora_pkt_params+0xb2>
            {
                reg_value &= ~( 1 << 2 );  // Bit 2 set to 0 when using inverted IQ polarity
 8004ada:	7bfb      	ldrb	r3, [r7, #15]
 8004adc:	f023 0304 	bic.w	r3, r3, #4
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	73fb      	strb	r3, [r7, #15]
 8004ae4:	e004      	b.n	8004af0 <sx126x_set_lora_pkt_params+0xbc>
            }
            else
            {
                reg_value |= ( 1 << 2 );  // Bit 2 set to 1 when using standard IQ polarity
 8004ae6:	7bfb      	ldrb	r3, [r7, #15]
 8004ae8:	f043 0304 	orr.w	r3, r3, #4
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	73fb      	strb	r3, [r7, #15]
            }
            status = sx126x_write_register( context, SX126X_REG_IRQ_POLARITY, &reg_value, 1 );
 8004af0:	f107 020f 	add.w	r2, r7, #15
 8004af4:	2301      	movs	r3, #1
 8004af6:	f240 7136 	movw	r1, #1846	; 0x736
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f7ff fda6 	bl	800464c <sx126x_write_register>
 8004b00:	4603      	mov	r3, r0
 8004b02:	75fb      	strb	r3, [r7, #23]
        }
    }
    // WORKAROUND END

    return status;
 8004b04:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3718      	adds	r7, #24
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
	...

08004b10 <sx126x_set_buffer_base_address>:
    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_CAD_PARAMS, 0, 0 );
}

sx126x_status_t sx126x_set_buffer_base_address( const void* context, const uint8_t tx_base_address,
                                                const uint8_t rx_base_address )
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b086      	sub	sp, #24
 8004b14:	af02      	add	r7, sp, #8
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	460b      	mov	r3, r1
 8004b1a:	70fb      	strb	r3, [r7, #3]
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_SET_BUFFER_BASE_ADDRESS] = { 0 };
 8004b20:	4b0c      	ldr	r3, [pc, #48]	; (8004b54 <sx126x_set_buffer_base_address+0x44>)
 8004b22:	881b      	ldrh	r3, [r3, #0]
 8004b24:	81bb      	strh	r3, [r7, #12]
 8004b26:	2300      	movs	r3, #0
 8004b28:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_SET_BUFFER_BASE_ADDRESS;
 8004b2a:	238f      	movs	r3, #143	; 0x8f
 8004b2c:	733b      	strb	r3, [r7, #12]

    buf[1] = tx_base_address;
 8004b2e:	78fb      	ldrb	r3, [r7, #3]
 8004b30:	737b      	strb	r3, [r7, #13]
    buf[2] = rx_base_address;
 8004b32:	78bb      	ldrb	r3, [r7, #2]
 8004b34:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_BUFFER_BASE_ADDRESS, 0, 0 );
 8004b36:	f107 010c 	add.w	r1, r7, #12
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	9300      	str	r3, [sp, #0]
 8004b3e:	2300      	movs	r3, #0
 8004b40:	2203      	movs	r2, #3
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f7ff fa14 	bl	8003f70 <sx126x_hal_write>
 8004b48:	4603      	mov	r3, r0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3710      	adds	r7, #16
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	08014314 	.word	0x08014314

08004b58 <sx126x_convert_freq_in_hz_to_pll_step>:

    return status;
}

uint32_t sx126x_convert_freq_in_hz_to_pll_step( uint32_t freq_in_hz )
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
    uint32_t steps_int;
    uint32_t steps_frac;

    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    steps_int  = freq_in_hz / SX126X_PLL_STEP_SCALED;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a0f      	ldr	r2, [pc, #60]	; (8004ba0 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 8004b64:	fba2 2303 	umull	r2, r3, r2, r3
 8004b68:	0b1b      	lsrs	r3, r3, #12
 8004b6a:	60fb      	str	r3, [r7, #12]
    steps_frac = freq_in_hz - ( steps_int * SX126X_PLL_STEP_SCALED );
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f643 5209 	movw	r2, #15625	; 0x3d09
 8004b72:	fb02 f303 	mul.w	r3, r2, r3
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	60bb      	str	r3, [r7, #8]

    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	039a      	lsls	r2, r3, #14
           ( ( ( steps_frac << SX126X_PLL_STEP_SHIFT_AMOUNT ) + ( SX126X_PLL_STEP_SCALED >> 1 ) ) /
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	039b      	lsls	r3, r3, #14
 8004b84:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 8004b88:	3304      	adds	r3, #4
 8004b8a:	4905      	ldr	r1, [pc, #20]	; (8004ba0 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 8004b8c:	fba1 1303 	umull	r1, r3, r1, r3
 8004b90:	0b1b      	lsrs	r3, r3, #12
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 8004b92:	4413      	add	r3, r2
             SX126X_PLL_STEP_SCALED );
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	3714      	adds	r7, #20
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr
 8004ba0:	431bde83 	.word	0x431bde83

08004ba4 <sx126x_convert_timeout_in_ms_to_rtc_step>:

uint32_t sx126x_convert_timeout_in_ms_to_rtc_step( uint32_t timeout_in_ms )
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
    return ( uint32_t )( timeout_in_ms * ( SX126X_RTC_FREQ_IN_HZ / 1000 ) );
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	019b      	lsls	r3, r3, #6
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	af00      	add	r7, sp, #0
	return 1;
 8004bc0:	2301      	movs	r3, #1
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <_kill>:

int _kill(int pid, int sig)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
 8004bd4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004bd6:	f009 fd8b 	bl	800e6f0 <__errno>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2216      	movs	r2, #22
 8004bde:	601a      	str	r2, [r3, #0]
	return -1;
 8004be0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3708      	adds	r7, #8
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <_exit>:

void _exit (int status)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f7ff ffe7 	bl	8004bcc <_kill>
	while (1) {}		/* Make sure we hang here */
 8004bfe:	e7fe      	b.n	8004bfe <_exit+0x12>

08004c00 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b086      	sub	sp, #24
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	617b      	str	r3, [r7, #20]
 8004c10:	e00a      	b.n	8004c28 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004c12:	f3af 8000 	nop.w
 8004c16:	4601      	mov	r1, r0
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	1c5a      	adds	r2, r3, #1
 8004c1c:	60ba      	str	r2, [r7, #8]
 8004c1e:	b2ca      	uxtb	r2, r1
 8004c20:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	3301      	adds	r3, #1
 8004c26:	617b      	str	r3, [r7, #20]
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	dbf0      	blt.n	8004c12 <_read+0x12>
	}

return len;
 8004c30:	687b      	ldr	r3, [r7, #4]
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3718      	adds	r7, #24
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}

08004c3a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004c3a:	b580      	push	{r7, lr}
 8004c3c:	b086      	sub	sp, #24
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	60f8      	str	r0, [r7, #12]
 8004c42:	60b9      	str	r1, [r7, #8]
 8004c44:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c46:	2300      	movs	r3, #0
 8004c48:	617b      	str	r3, [r7, #20]
 8004c4a:	e009      	b.n	8004c60 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004c4c:	68bb      	ldr	r3, [r7, #8]
 8004c4e:	1c5a      	adds	r2, r3, #1
 8004c50:	60ba      	str	r2, [r7, #8]
 8004c52:	781b      	ldrb	r3, [r3, #0]
 8004c54:	4618      	mov	r0, r3
 8004c56:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	617b      	str	r3, [r7, #20]
 8004c60:	697a      	ldr	r2, [r7, #20]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	429a      	cmp	r2, r3
 8004c66:	dbf1      	blt.n	8004c4c <_write+0x12>
	}
	return len;
 8004c68:	687b      	ldr	r3, [r7, #4]
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3718      	adds	r7, #24
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <_close>:

int _close(int file)
{
 8004c72:	b480      	push	{r7}
 8004c74:	b083      	sub	sp, #12
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
	return -1;
 8004c7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	370c      	adds	r7, #12
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr

08004c8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	b083      	sub	sp, #12
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
 8004c92:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c9a:	605a      	str	r2, [r3, #4]
	return 0;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	370c      	adds	r7, #12
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr

08004caa <_isatty>:

int _isatty(int file)
{
 8004caa:	b480      	push	{r7}
 8004cac:	b083      	sub	sp, #12
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
	return 1;
 8004cb2:	2301      	movs	r3, #1
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b085      	sub	sp, #20
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
	return 0;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3714      	adds	r7, #20
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd8:	4770      	bx	lr
	...

08004cdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b086      	sub	sp, #24
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ce4:	4a14      	ldr	r2, [pc, #80]	; (8004d38 <_sbrk+0x5c>)
 8004ce6:	4b15      	ldr	r3, [pc, #84]	; (8004d3c <_sbrk+0x60>)
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004cf0:	4b13      	ldr	r3, [pc, #76]	; (8004d40 <_sbrk+0x64>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d102      	bne.n	8004cfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004cf8:	4b11      	ldr	r3, [pc, #68]	; (8004d40 <_sbrk+0x64>)
 8004cfa:	4a12      	ldr	r2, [pc, #72]	; (8004d44 <_sbrk+0x68>)
 8004cfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004cfe:	4b10      	ldr	r3, [pc, #64]	; (8004d40 <_sbrk+0x64>)
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4413      	add	r3, r2
 8004d06:	693a      	ldr	r2, [r7, #16]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d207      	bcs.n	8004d1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004d0c:	f009 fcf0 	bl	800e6f0 <__errno>
 8004d10:	4603      	mov	r3, r0
 8004d12:	220c      	movs	r2, #12
 8004d14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004d16:	f04f 33ff 	mov.w	r3, #4294967295
 8004d1a:	e009      	b.n	8004d30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004d1c:	4b08      	ldr	r3, [pc, #32]	; (8004d40 <_sbrk+0x64>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004d22:	4b07      	ldr	r3, [pc, #28]	; (8004d40 <_sbrk+0x64>)
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4413      	add	r3, r2
 8004d2a:	4a05      	ldr	r2, [pc, #20]	; (8004d40 <_sbrk+0x64>)
 8004d2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3718      	adds	r7, #24
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	20030000 	.word	0x20030000
 8004d3c:	00000400 	.word	0x00000400
 8004d40:	20000620 	.word	0x20000620
 8004d44:	200018e8 	.word	0x200018e8

08004d48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004d4c:	4b08      	ldr	r3, [pc, #32]	; (8004d70 <SystemInit+0x28>)
 8004d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d52:	4a07      	ldr	r2, [pc, #28]	; (8004d70 <SystemInit+0x28>)
 8004d54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004d58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004d5c:	4b04      	ldr	r3, [pc, #16]	; (8004d70 <SystemInit+0x28>)
 8004d5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004d62:	609a      	str	r2, [r3, #8]
#endif
}
 8004d64:	bf00      	nop
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr
 8004d6e:	bf00      	nop
 8004d70:	e000ed00 	.word	0xe000ed00

08004d74 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b086      	sub	sp, #24
 8004d78:	af02      	add	r7, sp, #8
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8004d7e:	f107 020f 	add.w	r2, r7, #15
 8004d82:	1df9      	adds	r1, r7, #7
 8004d84:	2364      	movs	r3, #100	; 0x64
 8004d86:	9300      	str	r3, [sp, #0]
 8004d88:	2301      	movs	r3, #1
 8004d8a:	4804      	ldr	r0, [pc, #16]	; (8004d9c <W25qxx_Spi+0x28>)
 8004d8c:	f004 f8ef 	bl	8008f6e <HAL_SPI_TransmitReceive>
	return ret;
 8004d90:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3710      	adds	r7, #16
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	2000076c 	.word	0x2000076c

08004da0 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8004da6:	2300      	movs	r3, #0
 8004da8:	60fb      	str	r3, [r7, #12]
 8004daa:	2300      	movs	r3, #0
 8004dac:	60bb      	str	r3, [r7, #8]
 8004dae:	2300      	movs	r3, #0
 8004db0:	607b      	str	r3, [r7, #4]
 8004db2:	2300      	movs	r3, #0
 8004db4:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004db6:	2200      	movs	r2, #0
 8004db8:	2140      	movs	r1, #64	; 0x40
 8004dba:	4813      	ldr	r0, [pc, #76]	; (8004e08 <W25qxx_ReadID+0x68>)
 8004dbc:	f001 fc56 	bl	800666c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8004dc0:	209f      	movs	r0, #159	; 0x9f
 8004dc2:	f7ff ffd7 	bl	8004d74 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004dc6:	20a5      	movs	r0, #165	; 0xa5
 8004dc8:	f7ff ffd4 	bl	8004d74 <W25qxx_Spi>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004dd0:	20a5      	movs	r0, #165	; 0xa5
 8004dd2:	f7ff ffcf 	bl	8004d74 <W25qxx_Spi>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004dda:	20a5      	movs	r0, #165	; 0xa5
 8004ddc:	f7ff ffca 	bl	8004d74 <W25qxx_Spi>
 8004de0:	4603      	mov	r3, r0
 8004de2:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004de4:	2201      	movs	r2, #1
 8004de6:	2140      	movs	r1, #64	; 0x40
 8004de8:	4807      	ldr	r0, [pc, #28]	; (8004e08 <W25qxx_ReadID+0x68>)
 8004dea:	f001 fc3f 	bl	800666c <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	041a      	lsls	r2, r3, #16
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	021b      	lsls	r3, r3, #8
 8004df6:	4313      	orrs	r3, r2
 8004df8:	683a      	ldr	r2, [r7, #0]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	60fb      	str	r3, [r7, #12]
	return Temp;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3710      	adds	r7, #16
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	40020c00 	.word	0x40020c00

08004e0c <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8004e0c:	b590      	push	{r4, r7, lr}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004e12:	2200      	movs	r2, #0
 8004e14:	2140      	movs	r1, #64	; 0x40
 8004e16:	4816      	ldr	r0, [pc, #88]	; (8004e70 <W25qxx_ReadUniqID+0x64>)
 8004e18:	f001 fc28 	bl	800666c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 8004e1c:	204b      	movs	r0, #75	; 0x4b
 8004e1e:	f7ff ffa9 	bl	8004d74 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8004e22:	2300      	movs	r3, #0
 8004e24:	71fb      	strb	r3, [r7, #7]
 8004e26:	e005      	b.n	8004e34 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004e28:	20a5      	movs	r0, #165	; 0xa5
 8004e2a:	f7ff ffa3 	bl	8004d74 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8004e2e:	79fb      	ldrb	r3, [r7, #7]
 8004e30:	3301      	adds	r3, #1
 8004e32:	71fb      	strb	r3, [r7, #7]
 8004e34:	79fb      	ldrb	r3, [r7, #7]
 8004e36:	2b03      	cmp	r3, #3
 8004e38:	d9f6      	bls.n	8004e28 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	71bb      	strb	r3, [r7, #6]
 8004e3e:	e00b      	b.n	8004e58 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004e40:	79bc      	ldrb	r4, [r7, #6]
 8004e42:	20a5      	movs	r0, #165	; 0xa5
 8004e44:	f7ff ff96 	bl	8004d74 <W25qxx_Spi>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	4b09      	ldr	r3, [pc, #36]	; (8004e74 <W25qxx_ReadUniqID+0x68>)
 8004e4e:	4423      	add	r3, r4
 8004e50:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 8004e52:	79bb      	ldrb	r3, [r7, #6]
 8004e54:	3301      	adds	r3, #1
 8004e56:	71bb      	strb	r3, [r7, #6]
 8004e58:	79bb      	ldrb	r3, [r7, #6]
 8004e5a:	2b07      	cmp	r3, #7
 8004e5c:	d9f0      	bls.n	8004e40 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004e5e:	2201      	movs	r2, #1
 8004e60:	2140      	movs	r1, #64	; 0x40
 8004e62:	4803      	ldr	r0, [pc, #12]	; (8004e70 <W25qxx_ReadUniqID+0x64>)
 8004e64:	f001 fc02 	bl	800666c <HAL_GPIO_WritePin>
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd90      	pop	{r4, r7, pc}
 8004e70:	40020c00 	.word	0x40020c00
 8004e74:	2000143c 	.word	0x2000143c

08004e78 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	2140      	movs	r1, #64	; 0x40
 8004e80:	4807      	ldr	r0, [pc, #28]	; (8004ea0 <W25qxx_WriteEnable+0x28>)
 8004e82:	f001 fbf3 	bl	800666c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8004e86:	2006      	movs	r0, #6
 8004e88:	f7ff ff74 	bl	8004d74 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	2140      	movs	r1, #64	; 0x40
 8004e90:	4803      	ldr	r0, [pc, #12]	; (8004ea0 <W25qxx_WriteEnable+0x28>)
 8004e92:	f001 fbeb 	bl	800666c <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8004e96:	2001      	movs	r0, #1
 8004e98:	f000 fcd0 	bl	800583c <HAL_Delay>
}
 8004e9c:	bf00      	nop
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	40020c00 	.word	0x40020c00

08004ea4 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	4603      	mov	r3, r0
 8004eac:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	2140      	movs	r1, #64	; 0x40
 8004eb6:	481c      	ldr	r0, [pc, #112]	; (8004f28 <W25qxx_ReadStatusRegister+0x84>)
 8004eb8:	f001 fbd8 	bl	800666c <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8004ebc:	79fb      	ldrb	r3, [r7, #7]
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d10c      	bne.n	8004edc <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 8004ec2:	2005      	movs	r0, #5
 8004ec4:	f7ff ff56 	bl	8004d74 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004ec8:	20a5      	movs	r0, #165	; 0xa5
 8004eca:	f7ff ff53 	bl	8004d74 <W25qxx_Spi>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 8004ed2:	4a16      	ldr	r2, [pc, #88]	; (8004f2c <W25qxx_ReadStatusRegister+0x88>)
 8004ed4:	7bfb      	ldrb	r3, [r7, #15]
 8004ed6:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 8004eda:	e01b      	b.n	8004f14 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8004edc:	79fb      	ldrb	r3, [r7, #7]
 8004ede:	2b02      	cmp	r3, #2
 8004ee0:	d10c      	bne.n	8004efc <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 8004ee2:	2035      	movs	r0, #53	; 0x35
 8004ee4:	f7ff ff46 	bl	8004d74 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004ee8:	20a5      	movs	r0, #165	; 0xa5
 8004eea:	f7ff ff43 	bl	8004d74 <W25qxx_Spi>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 8004ef2:	4a0e      	ldr	r2, [pc, #56]	; (8004f2c <W25qxx_ReadStatusRegister+0x88>)
 8004ef4:	7bfb      	ldrb	r3, [r7, #15]
 8004ef6:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 8004efa:	e00b      	b.n	8004f14 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8004efc:	2015      	movs	r0, #21
 8004efe:	f7ff ff39 	bl	8004d74 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004f02:	20a5      	movs	r0, #165	; 0xa5
 8004f04:	f7ff ff36 	bl	8004d74 <W25qxx_Spi>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8004f0c:	4a07      	ldr	r2, [pc, #28]	; (8004f2c <W25qxx_ReadStatusRegister+0x88>)
 8004f0e:	7bfb      	ldrb	r3, [r7, #15]
 8004f10:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004f14:	2201      	movs	r2, #1
 8004f16:	2140      	movs	r1, #64	; 0x40
 8004f18:	4803      	ldr	r0, [pc, #12]	; (8004f28 <W25qxx_ReadStatusRegister+0x84>)
 8004f1a:	f001 fba7 	bl	800666c <HAL_GPIO_WritePin>
	return status;
 8004f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3710      	adds	r7, #16
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	40020c00 	.word	0x40020c00
 8004f2c:	2000143c 	.word	0x2000143c

08004f30 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8004f34:	2001      	movs	r0, #1
 8004f36:	f000 fc81 	bl	800583c <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	2140      	movs	r1, #64	; 0x40
 8004f3e:	480f      	ldr	r0, [pc, #60]	; (8004f7c <W25qxx_WaitForWriteEnd+0x4c>)
 8004f40:	f001 fb94 	bl	800666c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8004f44:	2005      	movs	r0, #5
 8004f46:	f7ff ff15 	bl	8004d74 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004f4a:	20a5      	movs	r0, #165	; 0xa5
 8004f4c:	f7ff ff12 	bl	8004d74 <W25qxx_Spi>
 8004f50:	4603      	mov	r3, r0
 8004f52:	461a      	mov	r2, r3
 8004f54:	4b0a      	ldr	r3, [pc, #40]	; (8004f80 <W25qxx_WaitForWriteEnd+0x50>)
 8004f56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8004f5a:	2001      	movs	r0, #1
 8004f5c:	f000 fc6e 	bl	800583c <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8004f60:	4b07      	ldr	r3, [pc, #28]	; (8004f80 <W25qxx_WaitForWriteEnd+0x50>)
 8004f62:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d1ed      	bne.n	8004f4a <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004f6e:	2201      	movs	r2, #1
 8004f70:	2140      	movs	r1, #64	; 0x40
 8004f72:	4802      	ldr	r0, [pc, #8]	; (8004f7c <W25qxx_WaitForWriteEnd+0x4c>)
 8004f74:	f001 fb7a 	bl	800666c <HAL_GPIO_WritePin>
}
 8004f78:	bf00      	nop
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	40020c00 	.word	0x40020c00
 8004f80:	2000143c 	.word	0x2000143c

08004f84 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b082      	sub	sp, #8
 8004f88:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8004f8a:	4b90      	ldr	r3, [pc, #576]	; (80051cc <W25qxx_Init+0x248>)
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 8004f92:	e002      	b.n	8004f9a <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8004f94:	2001      	movs	r0, #1
 8004f96:	f000 fc51 	bl	800583c <HAL_Delay>
	while (HAL_GetTick() < 100)
 8004f9a:	f000 fc43 	bl	8005824 <HAL_GetTick>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b63      	cmp	r3, #99	; 0x63
 8004fa2:	d9f7      	bls.n	8004f94 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	2140      	movs	r1, #64	; 0x40
 8004fa8:	4889      	ldr	r0, [pc, #548]	; (80051d0 <W25qxx_Init+0x24c>)
 8004faa:	f001 fb5f 	bl	800666c <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8004fae:	2064      	movs	r0, #100	; 0x64
 8004fb0:	f000 fc44 	bl	800583c <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
 8004fb4:	4887      	ldr	r0, [pc, #540]	; (80051d4 <W25qxx_Init+0x250>)
 8004fb6:	f00a fb95 	bl	800f6e4 <puts>
#endif
	id = W25qxx_ReadID();
 8004fba:	f7ff fef1 	bl	8004da0 <W25qxx_ReadID>
 8004fbe:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
 8004fc0:	6879      	ldr	r1, [r7, #4]
 8004fc2:	4885      	ldr	r0, [pc, #532]	; (80051d8 <W25qxx_Init+0x254>)
 8004fc4:	f00a fb08 	bl	800f5d8 <iprintf>
#endif
	switch (id & 0x000000FF)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	3b11      	subs	r3, #17
 8004fce:	2b0f      	cmp	r3, #15
 8004fd0:	f200 808b 	bhi.w	80050ea <W25qxx_Init+0x166>
 8004fd4:	a201      	add	r2, pc, #4	; (adr r2, 8004fdc <W25qxx_Init+0x58>)
 8004fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fda:	bf00      	nop
 8004fdc:	080050d7 	.word	0x080050d7
 8004fe0:	080050c3 	.word	0x080050c3
 8004fe4:	080050af 	.word	0x080050af
 8004fe8:	0800509b 	.word	0x0800509b
 8004fec:	08005087 	.word	0x08005087
 8004ff0:	08005073 	.word	0x08005073
 8004ff4:	0800505f 	.word	0x0800505f
 8004ff8:	08005049 	.word	0x08005049
 8004ffc:	08005033 	.word	0x08005033
 8005000:	080050eb 	.word	0x080050eb
 8005004:	080050eb 	.word	0x080050eb
 8005008:	080050eb 	.word	0x080050eb
 800500c:	080050eb 	.word	0x080050eb
 8005010:	080050eb 	.word	0x080050eb
 8005014:	080050eb 	.word	0x080050eb
 8005018:	0800501d 	.word	0x0800501d
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 800501c:	4b6b      	ldr	r3, [pc, #428]	; (80051cc <W25qxx_Init+0x248>)
 800501e:	220a      	movs	r2, #10
 8005020:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 8005022:	4b6a      	ldr	r3, [pc, #424]	; (80051cc <W25qxx_Init+0x248>)
 8005024:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005028:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
 800502a:	486c      	ldr	r0, [pc, #432]	; (80051dc <W25qxx_Init+0x258>)
 800502c:	f00a fb5a 	bl	800f6e4 <puts>
#endif
		break;
 8005030:	e064      	b.n	80050fc <W25qxx_Init+0x178>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8005032:	4b66      	ldr	r3, [pc, #408]	; (80051cc <W25qxx_Init+0x248>)
 8005034:	2209      	movs	r2, #9
 8005036:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8005038:	4b64      	ldr	r3, [pc, #400]	; (80051cc <W25qxx_Init+0x248>)
 800503a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800503e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
 8005040:	4867      	ldr	r0, [pc, #412]	; (80051e0 <W25qxx_Init+0x25c>)
 8005042:	f00a fb4f 	bl	800f6e4 <puts>
#endif
		break;
 8005046:	e059      	b.n	80050fc <W25qxx_Init+0x178>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8005048:	4b60      	ldr	r3, [pc, #384]	; (80051cc <W25qxx_Init+0x248>)
 800504a:	2208      	movs	r2, #8
 800504c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 800504e:	4b5f      	ldr	r3, [pc, #380]	; (80051cc <W25qxx_Init+0x248>)
 8005050:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005054:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
 8005056:	4863      	ldr	r0, [pc, #396]	; (80051e4 <W25qxx_Init+0x260>)
 8005058:	f00a fb44 	bl	800f6e4 <puts>
#endif
		break;
 800505c:	e04e      	b.n	80050fc <W25qxx_Init+0x178>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 800505e:	4b5b      	ldr	r3, [pc, #364]	; (80051cc <W25qxx_Init+0x248>)
 8005060:	2207      	movs	r2, #7
 8005062:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 8005064:	4b59      	ldr	r3, [pc, #356]	; (80051cc <W25qxx_Init+0x248>)
 8005066:	2280      	movs	r2, #128	; 0x80
 8005068:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
 800506a:	485f      	ldr	r0, [pc, #380]	; (80051e8 <W25qxx_Init+0x264>)
 800506c:	f00a fb3a 	bl	800f6e4 <puts>
#endif
		break;
 8005070:	e044      	b.n	80050fc <W25qxx_Init+0x178>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8005072:	4b56      	ldr	r3, [pc, #344]	; (80051cc <W25qxx_Init+0x248>)
 8005074:	2206      	movs	r2, #6
 8005076:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8005078:	4b54      	ldr	r3, [pc, #336]	; (80051cc <W25qxx_Init+0x248>)
 800507a:	2240      	movs	r2, #64	; 0x40
 800507c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
 800507e:	485b      	ldr	r0, [pc, #364]	; (80051ec <W25qxx_Init+0x268>)
 8005080:	f00a fb30 	bl	800f6e4 <puts>
#endif
		break;
 8005084:	e03a      	b.n	80050fc <W25qxx_Init+0x178>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8005086:	4b51      	ldr	r3, [pc, #324]	; (80051cc <W25qxx_Init+0x248>)
 8005088:	2205      	movs	r2, #5
 800508a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 800508c:	4b4f      	ldr	r3, [pc, #316]	; (80051cc <W25qxx_Init+0x248>)
 800508e:	2220      	movs	r2, #32
 8005090:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
 8005092:	4857      	ldr	r0, [pc, #348]	; (80051f0 <W25qxx_Init+0x26c>)
 8005094:	f00a fb26 	bl	800f6e4 <puts>
#endif
		break;
 8005098:	e030      	b.n	80050fc <W25qxx_Init+0x178>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 800509a:	4b4c      	ldr	r3, [pc, #304]	; (80051cc <W25qxx_Init+0x248>)
 800509c:	2204      	movs	r2, #4
 800509e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 80050a0:	4b4a      	ldr	r3, [pc, #296]	; (80051cc <W25qxx_Init+0x248>)
 80050a2:	2210      	movs	r2, #16
 80050a4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
 80050a6:	4853      	ldr	r0, [pc, #332]	; (80051f4 <W25qxx_Init+0x270>)
 80050a8:	f00a fb1c 	bl	800f6e4 <puts>
#endif
		break;
 80050ac:	e026      	b.n	80050fc <W25qxx_Init+0x178>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 80050ae:	4b47      	ldr	r3, [pc, #284]	; (80051cc <W25qxx_Init+0x248>)
 80050b0:	2203      	movs	r2, #3
 80050b2:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 80050b4:	4b45      	ldr	r3, [pc, #276]	; (80051cc <W25qxx_Init+0x248>)
 80050b6:	2208      	movs	r2, #8
 80050b8:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
 80050ba:	484f      	ldr	r0, [pc, #316]	; (80051f8 <W25qxx_Init+0x274>)
 80050bc:	f00a fb12 	bl	800f6e4 <puts>
#endif
		break;
 80050c0:	e01c      	b.n	80050fc <W25qxx_Init+0x178>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 80050c2:	4b42      	ldr	r3, [pc, #264]	; (80051cc <W25qxx_Init+0x248>)
 80050c4:	2202      	movs	r2, #2
 80050c6:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 80050c8:	4b40      	ldr	r3, [pc, #256]	; (80051cc <W25qxx_Init+0x248>)
 80050ca:	2204      	movs	r2, #4
 80050cc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
 80050ce:	484b      	ldr	r0, [pc, #300]	; (80051fc <W25qxx_Init+0x278>)
 80050d0:	f00a fb08 	bl	800f6e4 <puts>
#endif
		break;
 80050d4:	e012      	b.n	80050fc <W25qxx_Init+0x178>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 80050d6:	4b3d      	ldr	r3, [pc, #244]	; (80051cc <W25qxx_Init+0x248>)
 80050d8:	2201      	movs	r2, #1
 80050da:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 80050dc:	4b3b      	ldr	r3, [pc, #236]	; (80051cc <W25qxx_Init+0x248>)
 80050de:	2202      	movs	r2, #2
 80050e0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
 80050e2:	4847      	ldr	r0, [pc, #284]	; (8005200 <W25qxx_Init+0x27c>)
 80050e4:	f00a fafe 	bl	800f6e4 <puts>
#endif
		break;
 80050e8:	e008      	b.n	80050fc <W25qxx_Init+0x178>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
 80050ea:	4846      	ldr	r0, [pc, #280]	; (8005204 <W25qxx_Init+0x280>)
 80050ec:	f00a fafa 	bl	800f6e4 <puts>
#endif
		w25qxx.Lock = 0;
 80050f0:	4b36      	ldr	r3, [pc, #216]	; (80051cc <W25qxx_Init+0x248>)
 80050f2:	2200      	movs	r2, #0
 80050f4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 80050f8:	2300      	movs	r3, #0
 80050fa:	e063      	b.n	80051c4 <W25qxx_Init+0x240>
	}
	w25qxx.PageSize = 256;
 80050fc:	4b33      	ldr	r3, [pc, #204]	; (80051cc <W25qxx_Init+0x248>)
 80050fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005102:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8005104:	4b31      	ldr	r3, [pc, #196]	; (80051cc <W25qxx_Init+0x248>)
 8005106:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800510a:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 800510c:	4b2f      	ldr	r3, [pc, #188]	; (80051cc <W25qxx_Init+0x248>)
 800510e:	69db      	ldr	r3, [r3, #28]
 8005110:	011b      	lsls	r3, r3, #4
 8005112:	4a2e      	ldr	r2, [pc, #184]	; (80051cc <W25qxx_Init+0x248>)
 8005114:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8005116:	4b2d      	ldr	r3, [pc, #180]	; (80051cc <W25qxx_Init+0x248>)
 8005118:	695b      	ldr	r3, [r3, #20]
 800511a:	4a2c      	ldr	r2, [pc, #176]	; (80051cc <W25qxx_Init+0x248>)
 800511c:	6912      	ldr	r2, [r2, #16]
 800511e:	fb02 f303 	mul.w	r3, r2, r3
 8005122:	4a2a      	ldr	r2, [pc, #168]	; (80051cc <W25qxx_Init+0x248>)
 8005124:	8952      	ldrh	r2, [r2, #10]
 8005126:	fbb3 f3f2 	udiv	r3, r3, r2
 800512a:	4a28      	ldr	r2, [pc, #160]	; (80051cc <W25qxx_Init+0x248>)
 800512c:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 800512e:	4b27      	ldr	r3, [pc, #156]	; (80051cc <W25qxx_Init+0x248>)
 8005130:	691b      	ldr	r3, [r3, #16]
 8005132:	011b      	lsls	r3, r3, #4
 8005134:	4a25      	ldr	r2, [pc, #148]	; (80051cc <W25qxx_Init+0x248>)
 8005136:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8005138:	4b24      	ldr	r3, [pc, #144]	; (80051cc <W25qxx_Init+0x248>)
 800513a:	695b      	ldr	r3, [r3, #20]
 800513c:	4a23      	ldr	r2, [pc, #140]	; (80051cc <W25qxx_Init+0x248>)
 800513e:	6912      	ldr	r2, [r2, #16]
 8005140:	fb02 f303 	mul.w	r3, r2, r3
 8005144:	0a9b      	lsrs	r3, r3, #10
 8005146:	4a21      	ldr	r2, [pc, #132]	; (80051cc <W25qxx_Init+0x248>)
 8005148:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 800514a:	f7ff fe5f 	bl	8004e0c <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 800514e:	2001      	movs	r0, #1
 8005150:	f7ff fea8 	bl	8004ea4 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8005154:	2002      	movs	r0, #2
 8005156:	f7ff fea5 	bl	8004ea4 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 800515a:	2003      	movs	r0, #3
 800515c:	f7ff fea2 	bl	8004ea4 <W25qxx_ReadStatusRegister>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Page Size: %d Bytes\r\n", w25qxx.PageSize);
 8005160:	4b1a      	ldr	r3, [pc, #104]	; (80051cc <W25qxx_Init+0x248>)
 8005162:	895b      	ldrh	r3, [r3, #10]
 8005164:	4619      	mov	r1, r3
 8005166:	4828      	ldr	r0, [pc, #160]	; (8005208 <W25qxx_Init+0x284>)
 8005168:	f00a fa36 	bl	800f5d8 <iprintf>
	printf("w25qxx Page Count: %d\r\n", w25qxx.PageCount);
 800516c:	4b17      	ldr	r3, [pc, #92]	; (80051cc <W25qxx_Init+0x248>)
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	4619      	mov	r1, r3
 8005172:	4826      	ldr	r0, [pc, #152]	; (800520c <W25qxx_Init+0x288>)
 8005174:	f00a fa30 	bl	800f5d8 <iprintf>
	printf("w25qxx Sector Size: %d Bytes\r\n", w25qxx.SectorSize);
 8005178:	4b14      	ldr	r3, [pc, #80]	; (80051cc <W25qxx_Init+0x248>)
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	4619      	mov	r1, r3
 800517e:	4824      	ldr	r0, [pc, #144]	; (8005210 <W25qxx_Init+0x28c>)
 8005180:	f00a fa2a 	bl	800f5d8 <iprintf>
	printf("w25qxx Sector Count: %d\r\n", w25qxx.SectorCount);
 8005184:	4b11      	ldr	r3, [pc, #68]	; (80051cc <W25qxx_Init+0x248>)
 8005186:	695b      	ldr	r3, [r3, #20]
 8005188:	4619      	mov	r1, r3
 800518a:	4822      	ldr	r0, [pc, #136]	; (8005214 <W25qxx_Init+0x290>)
 800518c:	f00a fa24 	bl	800f5d8 <iprintf>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
 8005190:	4b0e      	ldr	r3, [pc, #56]	; (80051cc <W25qxx_Init+0x248>)
 8005192:	699b      	ldr	r3, [r3, #24]
 8005194:	4619      	mov	r1, r3
 8005196:	4820      	ldr	r0, [pc, #128]	; (8005218 <W25qxx_Init+0x294>)
 8005198:	f00a fa1e 	bl	800f5d8 <iprintf>
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
 800519c:	4b0b      	ldr	r3, [pc, #44]	; (80051cc <W25qxx_Init+0x248>)
 800519e:	69db      	ldr	r3, [r3, #28]
 80051a0:	4619      	mov	r1, r3
 80051a2:	481e      	ldr	r0, [pc, #120]	; (800521c <W25qxx_Init+0x298>)
 80051a4:	f00a fa18 	bl	800f5d8 <iprintf>
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
 80051a8:	4b08      	ldr	r3, [pc, #32]	; (80051cc <W25qxx_Init+0x248>)
 80051aa:	6a1b      	ldr	r3, [r3, #32]
 80051ac:	4619      	mov	r1, r3
 80051ae:	481c      	ldr	r0, [pc, #112]	; (8005220 <W25qxx_Init+0x29c>)
 80051b0:	f00a fa12 	bl	800f5d8 <iprintf>
	printf("w25qxx Init Done\r\n");
 80051b4:	481b      	ldr	r0, [pc, #108]	; (8005224 <W25qxx_Init+0x2a0>)
 80051b6:	f00a fa95 	bl	800f6e4 <puts>
#endif
	w25qxx.Lock = 0;
 80051ba:	4b04      	ldr	r3, [pc, #16]	; (80051cc <W25qxx_Init+0x248>)
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 80051c2:	2301      	movs	r3, #1
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3708      	adds	r7, #8
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	2000143c 	.word	0x2000143c
 80051d0:	40020c00 	.word	0x40020c00
 80051d4:	08014318 	.word	0x08014318
 80051d8:	08014330 	.word	0x08014330
 80051dc:	08014344 	.word	0x08014344
 80051e0:	0801435c 	.word	0x0801435c
 80051e4:	08014374 	.word	0x08014374
 80051e8:	0801438c 	.word	0x0801438c
 80051ec:	080143a4 	.word	0x080143a4
 80051f0:	080143bc 	.word	0x080143bc
 80051f4:	080143d4 	.word	0x080143d4
 80051f8:	080143ec 	.word	0x080143ec
 80051fc:	08014404 	.word	0x08014404
 8005200:	0801441c 	.word	0x0801441c
 8005204:	08014434 	.word	0x08014434
 8005208:	08014448 	.word	0x08014448
 800520c:	08014468 	.word	0x08014468
 8005210:	08014480 	.word	0x08014480
 8005214:	080144a0 	.word	0x080144a0
 8005218:	080144bc 	.word	0x080144bc
 800521c:	080144dc 	.word	0x080144dc
 8005220:	080144f8 	.word	0x080144f8
 8005224:	08014518 	.word	0x08014518

08005228 <W25qxx_EraseBlock>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseBlock(uint32_t BlockAddr)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b084      	sub	sp, #16
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8005230:	e002      	b.n	8005238 <W25qxx_EraseBlock+0x10>
		W25qxx_Delay(1);
 8005232:	2001      	movs	r0, #1
 8005234:	f000 fb02 	bl	800583c <HAL_Delay>
	while (w25qxx.Lock == 1)
 8005238:	4b31      	ldr	r3, [pc, #196]	; (8005300 <W25qxx_EraseBlock+0xd8>)
 800523a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800523e:	2b01      	cmp	r3, #1
 8005240:	d0f7      	beq.n	8005232 <W25qxx_EraseBlock+0xa>
	w25qxx.Lock = 1;
 8005242:	4b2f      	ldr	r3, [pc, #188]	; (8005300 <W25qxx_EraseBlock+0xd8>)
 8005244:	2201      	movs	r2, #1
 8005246:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseBlock %d Begin...\r\n", BlockAddr);
 800524a:	6879      	ldr	r1, [r7, #4]
 800524c:	482d      	ldr	r0, [pc, #180]	; (8005304 <W25qxx_EraseBlock+0xdc>)
 800524e:	f00a f9c3 	bl	800f5d8 <iprintf>
	W25qxx_Delay(100);
 8005252:	2064      	movs	r0, #100	; 0x64
 8005254:	f000 faf2 	bl	800583c <HAL_Delay>
	uint32_t StartTime = HAL_GetTick();
 8005258:	f000 fae4 	bl	8005824 <HAL_GetTick>
 800525c:	60f8      	str	r0, [r7, #12]
#endif
	W25qxx_WaitForWriteEnd();
 800525e:	f7ff fe67 	bl	8004f30 <W25qxx_WaitForWriteEnd>
	BlockAddr = BlockAddr * w25qxx.SectorSize * 16;
 8005262:	4b27      	ldr	r3, [pc, #156]	; (8005300 <W25qxx_EraseBlock+0xd8>)
 8005264:	691b      	ldr	r3, [r3, #16]
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	fb02 f303 	mul.w	r3, r2, r3
 800526c:	011b      	lsls	r3, r3, #4
 800526e:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8005270:	f7ff fe02 	bl	8004e78 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8005274:	2200      	movs	r2, #0
 8005276:	2140      	movs	r1, #64	; 0x40
 8005278:	4823      	ldr	r0, [pc, #140]	; (8005308 <W25qxx_EraseBlock+0xe0>)
 800527a:	f001 f9f7 	bl	800666c <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 800527e:	4b20      	ldr	r3, [pc, #128]	; (8005300 <W25qxx_EraseBlock+0xd8>)
 8005280:	781b      	ldrb	r3, [r3, #0]
 8005282:	2b08      	cmp	r3, #8
 8005284:	d909      	bls.n	800529a <W25qxx_EraseBlock+0x72>
	{
		W25qxx_Spi(0xDC);
 8005286:	20dc      	movs	r0, #220	; 0xdc
 8005288:	f7ff fd74 	bl	8004d74 <W25qxx_Spi>
		W25qxx_Spi((BlockAddr & 0xFF000000) >> 24);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	0e1b      	lsrs	r3, r3, #24
 8005290:	b2db      	uxtb	r3, r3
 8005292:	4618      	mov	r0, r3
 8005294:	f7ff fd6e 	bl	8004d74 <W25qxx_Spi>
 8005298:	e002      	b.n	80052a0 <W25qxx_EraseBlock+0x78>
	}
	else
	{
		W25qxx_Spi(0xD8);
 800529a:	20d8      	movs	r0, #216	; 0xd8
 800529c:	f7ff fd6a 	bl	8004d74 <W25qxx_Spi>
	}
	W25qxx_Spi((BlockAddr & 0xFF0000) >> 16);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	0c1b      	lsrs	r3, r3, #16
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	4618      	mov	r0, r3
 80052a8:	f7ff fd64 	bl	8004d74 <W25qxx_Spi>
	W25qxx_Spi((BlockAddr & 0xFF00) >> 8);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	0a1b      	lsrs	r3, r3, #8
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7ff fd5e 	bl	8004d74 <W25qxx_Spi>
	W25qxx_Spi(BlockAddr & 0xFF);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	4618      	mov	r0, r3
 80052be:	f7ff fd59 	bl	8004d74 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80052c2:	2201      	movs	r2, #1
 80052c4:	2140      	movs	r1, #64	; 0x40
 80052c6:	4810      	ldr	r0, [pc, #64]	; (8005308 <W25qxx_EraseBlock+0xe0>)
 80052c8:	f001 f9d0 	bl	800666c <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80052cc:	f7ff fe30 	bl	8004f30 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseBlock done after %d ms\r\n", HAL_GetTick() - StartTime);
 80052d0:	f000 faa8 	bl	8005824 <HAL_GetTick>
 80052d4:	4602      	mov	r2, r0
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	1ad3      	subs	r3, r2, r3
 80052da:	4619      	mov	r1, r3
 80052dc:	480b      	ldr	r0, [pc, #44]	; (800530c <W25qxx_EraseBlock+0xe4>)
 80052de:	f00a f97b 	bl	800f5d8 <iprintf>
	W25qxx_Delay(100);
 80052e2:	2064      	movs	r0, #100	; 0x64
 80052e4:	f000 faaa 	bl	800583c <HAL_Delay>
#endif
	W25qxx_Delay(1);
 80052e8:	2001      	movs	r0, #1
 80052ea:	f000 faa7 	bl	800583c <HAL_Delay>
	w25qxx.Lock = 0;
 80052ee:	4b04      	ldr	r3, [pc, #16]	; (8005300 <W25qxx_EraseBlock+0xd8>)
 80052f0:	2200      	movs	r2, #0
 80052f2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80052f6:	bf00      	nop
 80052f8:	3710      	adds	r7, #16
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	2000143c 	.word	0x2000143c
 8005304:	080145bc 	.word	0x080145bc
 8005308:	40020c00 	.word	0x40020c00
 800530c:	080145dc 	.word	0x080145dc

08005310 <W25qxx_PageToBlock>:
{
	return ((PageAddress * w25qxx.PageSize) / w25qxx.SectorSize);
}
//###################################################################################################################
uint32_t W25qxx_PageToBlock(uint32_t PageAddress)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
	return ((PageAddress * w25qxx.PageSize) / w25qxx.BlockSize);
 8005318:	4b07      	ldr	r3, [pc, #28]	; (8005338 <W25qxx_PageToBlock+0x28>)
 800531a:	895b      	ldrh	r3, [r3, #10]
 800531c:	461a      	mov	r2, r3
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	fb03 f202 	mul.w	r2, r3, r2
 8005324:	4b04      	ldr	r3, [pc, #16]	; (8005338 <W25qxx_PageToBlock+0x28>)
 8005326:	699b      	ldr	r3, [r3, #24]
 8005328:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800532c:	4618      	mov	r0, r3
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr
 8005338:	2000143c 	.word	0x2000143c

0800533c <W25qxx_IsEmptyPage>:
{
	return (BlockAddress * w25qxx.BlockSize) / w25qxx.PageSize;
}
//###################################################################################################################
bool W25qxx_IsEmptyPage(uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToCheck_up_to_PageSize)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b090      	sub	sp, #64	; 0x40
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	607a      	str	r2, [r7, #4]
	while (w25qxx.Lock == 1)
 8005348:	e002      	b.n	8005350 <W25qxx_IsEmptyPage+0x14>
		W25qxx_Delay(1);
 800534a:	2001      	movs	r0, #1
 800534c:	f000 fa76 	bl	800583c <HAL_Delay>
	while (w25qxx.Lock == 1)
 8005350:	4b85      	ldr	r3, [pc, #532]	; (8005568 <W25qxx_IsEmptyPage+0x22c>)
 8005352:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8005356:	2b01      	cmp	r3, #1
 8005358:	d0f7      	beq.n	800534a <W25qxx_IsEmptyPage+0xe>
	w25qxx.Lock = 1;
 800535a:	4b83      	ldr	r3, [pc, #524]	; (8005568 <W25qxx_IsEmptyPage+0x22c>)
 800535c:	2201      	movs	r2, #1
 800535e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToCheck_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToCheck_up_to_PageSize == 0))
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	4413      	add	r3, r2
 8005368:	4a7f      	ldr	r2, [pc, #508]	; (8005568 <W25qxx_IsEmptyPage+0x22c>)
 800536a:	8952      	ldrh	r2, [r2, #10]
 800536c:	4293      	cmp	r3, r2
 800536e:	d802      	bhi.n	8005376 <W25qxx_IsEmptyPage+0x3a>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d105      	bne.n	8005382 <W25qxx_IsEmptyPage+0x46>
		NumByteToCheck_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8005376:	4b7c      	ldr	r3, [pc, #496]	; (8005568 <W25qxx_IsEmptyPage+0x22c>)
 8005378:	895b      	ldrh	r3, [r3, #10]
 800537a:	461a      	mov	r2, r3
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	1ad3      	subs	r3, r2, r3
 8005380:	607b      	str	r3, [r7, #4]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx CheckPage:%d, Offset:%d, Bytes:%d begin...\r\n", Page_Address, OffsetInByte, NumByteToCheck_up_to_PageSize);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	68ba      	ldr	r2, [r7, #8]
 8005386:	68f9      	ldr	r1, [r7, #12]
 8005388:	4878      	ldr	r0, [pc, #480]	; (800556c <W25qxx_IsEmptyPage+0x230>)
 800538a:	f00a f925 	bl	800f5d8 <iprintf>
	W25qxx_Delay(100);
 800538e:	2064      	movs	r0, #100	; 0x64
 8005390:	f000 fa54 	bl	800583c <HAL_Delay>
	uint32_t StartTime = HAL_GetTick();
 8005394:	f000 fa46 	bl	8005824 <HAL_GetTick>
 8005398:	6378      	str	r0, [r7, #52]	; 0x34
#endif
	uint8_t pBuffer[32];
	uint32_t WorkAddress;
	uint32_t i;
	for (i = OffsetInByte; i < w25qxx.PageSize; i += sizeof(pBuffer))
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800539e:	e057      	b.n	8005450 <W25qxx_IsEmptyPage+0x114>
	{
		HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80053a0:	2200      	movs	r2, #0
 80053a2:	2140      	movs	r1, #64	; 0x40
 80053a4:	4872      	ldr	r0, [pc, #456]	; (8005570 <W25qxx_IsEmptyPage+0x234>)
 80053a6:	f001 f961 	bl	800666c <HAL_GPIO_WritePin>
		WorkAddress = (i + Page_Address * w25qxx.PageSize);
 80053aa:	4b6f      	ldr	r3, [pc, #444]	; (8005568 <W25qxx_IsEmptyPage+0x22c>)
 80053ac:	895b      	ldrh	r3, [r3, #10]
 80053ae:	461a      	mov	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	fb03 f302 	mul.w	r3, r3, r2
 80053b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80053b8:	4413      	add	r3, r2
 80053ba:	633b      	str	r3, [r7, #48]	; 0x30
		if (w25qxx.ID >= W25Q256)
 80053bc:	4b6a      	ldr	r3, [pc, #424]	; (8005568 <W25qxx_IsEmptyPage+0x22c>)
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	2b08      	cmp	r3, #8
 80053c2:	d909      	bls.n	80053d8 <W25qxx_IsEmptyPage+0x9c>
		{
			W25qxx_Spi(0x0C);
 80053c4:	200c      	movs	r0, #12
 80053c6:	f7ff fcd5 	bl	8004d74 <W25qxx_Spi>
			W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 80053ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053cc:	0e1b      	lsrs	r3, r3, #24
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	4618      	mov	r0, r3
 80053d2:	f7ff fccf 	bl	8004d74 <W25qxx_Spi>
 80053d6:	e002      	b.n	80053de <W25qxx_IsEmptyPage+0xa2>
		}
		else
		{
			W25qxx_Spi(0x0B);
 80053d8:	200b      	movs	r0, #11
 80053da:	f7ff fccb 	bl	8004d74 <W25qxx_Spi>
		}
		W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 80053de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053e0:	0c1b      	lsrs	r3, r3, #16
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	4618      	mov	r0, r3
 80053e6:	f7ff fcc5 	bl	8004d74 <W25qxx_Spi>
		W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 80053ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ec:	0a1b      	lsrs	r3, r3, #8
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	4618      	mov	r0, r3
 80053f2:	f7ff fcbf 	bl	8004d74 <W25qxx_Spi>
		W25qxx_Spi(WorkAddress & 0xFF);
 80053f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	4618      	mov	r0, r3
 80053fc:	f7ff fcba 	bl	8004d74 <W25qxx_Spi>
		W25qxx_Spi(0);
 8005400:	2000      	movs	r0, #0
 8005402:	f7ff fcb7 	bl	8004d74 <W25qxx_Spi>
		HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, sizeof(pBuffer), 100);
 8005406:	f107 0110 	add.w	r1, r7, #16
 800540a:	2364      	movs	r3, #100	; 0x64
 800540c:	2220      	movs	r2, #32
 800540e:	4859      	ldr	r0, [pc, #356]	; (8005574 <W25qxx_IsEmptyPage+0x238>)
 8005410:	f003 fca4 	bl	8008d5c <HAL_SPI_Receive>
		HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8005414:	2201      	movs	r2, #1
 8005416:	2140      	movs	r1, #64	; 0x40
 8005418:	4855      	ldr	r0, [pc, #340]	; (8005570 <W25qxx_IsEmptyPage+0x234>)
 800541a:	f001 f927 	bl	800666c <HAL_GPIO_WritePin>
		for (uint8_t x = 0; x < sizeof(pBuffer); x++)
 800541e:	2300      	movs	r3, #0
 8005420:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005424:	e00d      	b.n	8005442 <W25qxx_IsEmptyPage+0x106>
		{
			if (pBuffer[x] != 0xFF)
 8005426:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800542a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800542e:	4413      	add	r3, r2
 8005430:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8005434:	2bff      	cmp	r3, #255	; 0xff
 8005436:	d17e      	bne.n	8005536 <W25qxx_IsEmptyPage+0x1fa>
		for (uint8_t x = 0; x < sizeof(pBuffer); x++)
 8005438:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800543c:	3301      	adds	r3, #1
 800543e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8005442:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8005446:	2b1f      	cmp	r3, #31
 8005448:	d9ed      	bls.n	8005426 <W25qxx_IsEmptyPage+0xea>
	for (i = OffsetInByte; i < w25qxx.PageSize; i += sizeof(pBuffer))
 800544a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800544c:	3320      	adds	r3, #32
 800544e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005450:	4b45      	ldr	r3, [pc, #276]	; (8005568 <W25qxx_IsEmptyPage+0x22c>)
 8005452:	895b      	ldrh	r3, [r3, #10]
 8005454:	461a      	mov	r2, r3
 8005456:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005458:	4293      	cmp	r3, r2
 800545a:	d3a1      	bcc.n	80053a0 <W25qxx_IsEmptyPage+0x64>
				goto NOT_EMPTY;
		}
	}
	if ((w25qxx.PageSize + OffsetInByte) % sizeof(pBuffer) != 0)
 800545c:	4b42      	ldr	r3, [pc, #264]	; (8005568 <W25qxx_IsEmptyPage+0x22c>)
 800545e:	895b      	ldrh	r3, [r3, #10]
 8005460:	461a      	mov	r2, r3
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	4413      	add	r3, r2
 8005466:	f003 031f 	and.w	r3, r3, #31
 800546a:	2b00      	cmp	r3, #0
 800546c:	d051      	beq.n	8005512 <W25qxx_IsEmptyPage+0x1d6>
	{
		i -= sizeof(pBuffer);
 800546e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005470:	3b20      	subs	r3, #32
 8005472:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (; i < w25qxx.PageSize; i++)
 8005474:	e047      	b.n	8005506 <W25qxx_IsEmptyPage+0x1ca>
		{
			HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8005476:	2200      	movs	r2, #0
 8005478:	2140      	movs	r1, #64	; 0x40
 800547a:	483d      	ldr	r0, [pc, #244]	; (8005570 <W25qxx_IsEmptyPage+0x234>)
 800547c:	f001 f8f6 	bl	800666c <HAL_GPIO_WritePin>
			WorkAddress = (i + Page_Address * w25qxx.PageSize);
 8005480:	4b39      	ldr	r3, [pc, #228]	; (8005568 <W25qxx_IsEmptyPage+0x22c>)
 8005482:	895b      	ldrh	r3, [r3, #10]
 8005484:	461a      	mov	r2, r3
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	fb03 f302 	mul.w	r3, r3, r2
 800548c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800548e:	4413      	add	r3, r2
 8005490:	633b      	str	r3, [r7, #48]	; 0x30
			W25qxx_Spi(0x0B);
 8005492:	200b      	movs	r0, #11
 8005494:	f7ff fc6e 	bl	8004d74 <W25qxx_Spi>
			if (w25qxx.ID >= W25Q256)
 8005498:	4b33      	ldr	r3, [pc, #204]	; (8005568 <W25qxx_IsEmptyPage+0x22c>)
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	2b08      	cmp	r3, #8
 800549e:	d909      	bls.n	80054b4 <W25qxx_IsEmptyPage+0x178>
			{
				W25qxx_Spi(0x0C);
 80054a0:	200c      	movs	r0, #12
 80054a2:	f7ff fc67 	bl	8004d74 <W25qxx_Spi>
				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 80054a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054a8:	0e1b      	lsrs	r3, r3, #24
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	4618      	mov	r0, r3
 80054ae:	f7ff fc61 	bl	8004d74 <W25qxx_Spi>
 80054b2:	e002      	b.n	80054ba <W25qxx_IsEmptyPage+0x17e>
			}
			else
			{
				W25qxx_Spi(0x0B);
 80054b4:	200b      	movs	r0, #11
 80054b6:	f7ff fc5d 	bl	8004d74 <W25qxx_Spi>
			}
			W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 80054ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054bc:	0c1b      	lsrs	r3, r3, #16
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7ff fc57 	bl	8004d74 <W25qxx_Spi>
			W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 80054c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054c8:	0a1b      	lsrs	r3, r3, #8
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	4618      	mov	r0, r3
 80054ce:	f7ff fc51 	bl	8004d74 <W25qxx_Spi>
			W25qxx_Spi(WorkAddress & 0xFF);
 80054d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7ff fc4c 	bl	8004d74 <W25qxx_Spi>
			W25qxx_Spi(0);
 80054dc:	2000      	movs	r0, #0
 80054de:	f7ff fc49 	bl	8004d74 <W25qxx_Spi>
			HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, 1, 100);
 80054e2:	f107 0110 	add.w	r1, r7, #16
 80054e6:	2364      	movs	r3, #100	; 0x64
 80054e8:	2201      	movs	r2, #1
 80054ea:	4822      	ldr	r0, [pc, #136]	; (8005574 <W25qxx_IsEmptyPage+0x238>)
 80054ec:	f003 fc36 	bl	8008d5c <HAL_SPI_Receive>
			HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80054f0:	2201      	movs	r2, #1
 80054f2:	2140      	movs	r1, #64	; 0x40
 80054f4:	481e      	ldr	r0, [pc, #120]	; (8005570 <W25qxx_IsEmptyPage+0x234>)
 80054f6:	f001 f8b9 	bl	800666c <HAL_GPIO_WritePin>
			if (pBuffer[0] != 0xFF)
 80054fa:	7c3b      	ldrb	r3, [r7, #16]
 80054fc:	2bff      	cmp	r3, #255	; 0xff
 80054fe:	d11c      	bne.n	800553a <W25qxx_IsEmptyPage+0x1fe>
		for (; i < w25qxx.PageSize; i++)
 8005500:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005502:	3301      	adds	r3, #1
 8005504:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005506:	4b18      	ldr	r3, [pc, #96]	; (8005568 <W25qxx_IsEmptyPage+0x22c>)
 8005508:	895b      	ldrh	r3, [r3, #10]
 800550a:	461a      	mov	r2, r3
 800550c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800550e:	4293      	cmp	r3, r2
 8005510:	d3b1      	bcc.n	8005476 <W25qxx_IsEmptyPage+0x13a>
				goto NOT_EMPTY;
		}
	}
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx CheckPage is Empty in %d ms\r\n", HAL_GetTick() - StartTime);
 8005512:	f000 f987 	bl	8005824 <HAL_GetTick>
 8005516:	4602      	mov	r2, r0
 8005518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800551a:	1ad3      	subs	r3, r2, r3
 800551c:	4619      	mov	r1, r3
 800551e:	4816      	ldr	r0, [pc, #88]	; (8005578 <W25qxx_IsEmptyPage+0x23c>)
 8005520:	f00a f85a 	bl	800f5d8 <iprintf>
	W25qxx_Delay(100);
 8005524:	2064      	movs	r0, #100	; 0x64
 8005526:	f000 f989 	bl	800583c <HAL_Delay>
#endif
	w25qxx.Lock = 0;
 800552a:	4b0f      	ldr	r3, [pc, #60]	; (8005568 <W25qxx_IsEmptyPage+0x22c>)
 800552c:	2200      	movs	r2, #0
 800552e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8005532:	2301      	movs	r3, #1
 8005534:	e013      	b.n	800555e <W25qxx_IsEmptyPage+0x222>
				goto NOT_EMPTY;
 8005536:	bf00      	nop
 8005538:	e000      	b.n	800553c <W25qxx_IsEmptyPage+0x200>
				goto NOT_EMPTY;
 800553a:	bf00      	nop
NOT_EMPTY:
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx CheckPage is Not Empty in %d ms\r\n", HAL_GetTick() - StartTime);
 800553c:	f000 f972 	bl	8005824 <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	4619      	mov	r1, r3
 8005548:	480c      	ldr	r0, [pc, #48]	; (800557c <W25qxx_IsEmptyPage+0x240>)
 800554a:	f00a f845 	bl	800f5d8 <iprintf>
	W25qxx_Delay(100);
 800554e:	2064      	movs	r0, #100	; 0x64
 8005550:	f000 f974 	bl	800583c <HAL_Delay>
#endif
	w25qxx.Lock = 0;
 8005554:	4b04      	ldr	r3, [pc, #16]	; (8005568 <W25qxx_IsEmptyPage+0x22c>)
 8005556:	2200      	movs	r2, #0
 8005558:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return false;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3740      	adds	r7, #64	; 0x40
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	2000143c 	.word	0x2000143c
 800556c:	08014604 	.word	0x08014604
 8005570:	40020c00 	.word	0x40020c00
 8005574:	2000076c 	.word	0x2000076c
 8005578:	08014638 	.word	0x08014638
 800557c:	08014660 	.word	0x08014660

08005580 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b086      	sub	sp, #24
 8005584:	af00      	add	r7, sp, #0
 8005586:	60f8      	str	r0, [r7, #12]
 8005588:	60b9      	str	r1, [r7, #8]
 800558a:	607a      	str	r2, [r7, #4]
 800558c:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 800558e:	e002      	b.n	8005596 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8005590:	2001      	movs	r0, #1
 8005592:	f000 f953 	bl	800583c <HAL_Delay>
	while (w25qxx.Lock == 1)
 8005596:	4b54      	ldr	r3, [pc, #336]	; (80056e8 <W25qxx_ReadPage+0x168>)
 8005598:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800559c:	2b01      	cmp	r3, #1
 800559e:	d0f7      	beq.n	8005590 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 80055a0:	4b51      	ldr	r3, [pc, #324]	; (80056e8 <W25qxx_ReadPage+0x168>)
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 80055a8:	4b4f      	ldr	r3, [pc, #316]	; (80056e8 <W25qxx_ReadPage+0x168>)
 80055aa:	895b      	ldrh	r3, [r3, #10]
 80055ac:	461a      	mov	r2, r3
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d802      	bhi.n	80055ba <W25qxx_ReadPage+0x3a>
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d102      	bne.n	80055c0 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 80055ba:	4b4b      	ldr	r3, [pc, #300]	; (80056e8 <W25qxx_ReadPage+0x168>)
 80055bc:	895b      	ldrh	r3, [r3, #10]
 80055be:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	4413      	add	r3, r2
 80055c6:	4a48      	ldr	r2, [pc, #288]	; (80056e8 <W25qxx_ReadPage+0x168>)
 80055c8:	8952      	ldrh	r2, [r2, #10]
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d905      	bls.n	80055da <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80055ce:	4b46      	ldr	r3, [pc, #280]	; (80056e8 <W25qxx_ReadPage+0x168>)
 80055d0:	895b      	ldrh	r3, [r3, #10]
 80055d2:	461a      	mov	r2, r3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	68b9      	ldr	r1, [r7, #8]
 80055e0:	4842      	ldr	r0, [pc, #264]	; (80056ec <W25qxx_ReadPage+0x16c>)
 80055e2:	f009 fff9 	bl	800f5d8 <iprintf>
	W25qxx_Delay(100);
 80055e6:	2064      	movs	r0, #100	; 0x64
 80055e8:	f000 f928 	bl	800583c <HAL_Delay>
	uint32_t StartTime = HAL_GetTick();
 80055ec:	f000 f91a 	bl	8005824 <HAL_GetTick>
 80055f0:	6138      	str	r0, [r7, #16]
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 80055f2:	4b3d      	ldr	r3, [pc, #244]	; (80056e8 <W25qxx_ReadPage+0x168>)
 80055f4:	895b      	ldrh	r3, [r3, #10]
 80055f6:	461a      	mov	r2, r3
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	fb03 f302 	mul.w	r3, r3, r2
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	4413      	add	r3, r2
 8005602:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8005604:	2200      	movs	r2, #0
 8005606:	2140      	movs	r1, #64	; 0x40
 8005608:	4839      	ldr	r0, [pc, #228]	; (80056f0 <W25qxx_ReadPage+0x170>)
 800560a:	f001 f82f 	bl	800666c <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 800560e:	4b36      	ldr	r3, [pc, #216]	; (80056e8 <W25qxx_ReadPage+0x168>)
 8005610:	781b      	ldrb	r3, [r3, #0]
 8005612:	2b08      	cmp	r3, #8
 8005614:	d909      	bls.n	800562a <W25qxx_ReadPage+0xaa>
	{
		W25qxx_Spi(0x0C);
 8005616:	200c      	movs	r0, #12
 8005618:	f7ff fbac 	bl	8004d74 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	0e1b      	lsrs	r3, r3, #24
 8005620:	b2db      	uxtb	r3, r3
 8005622:	4618      	mov	r0, r3
 8005624:	f7ff fba6 	bl	8004d74 <W25qxx_Spi>
 8005628:	e002      	b.n	8005630 <W25qxx_ReadPage+0xb0>
	}
	else
	{
		W25qxx_Spi(0x0B);
 800562a:	200b      	movs	r0, #11
 800562c:	f7ff fba2 	bl	8004d74 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	0c1b      	lsrs	r3, r3, #16
 8005634:	b2db      	uxtb	r3, r3
 8005636:	4618      	mov	r0, r3
 8005638:	f7ff fb9c 	bl	8004d74 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	0a1b      	lsrs	r3, r3, #8
 8005640:	b2db      	uxtb	r3, r3
 8005642:	4618      	mov	r0, r3
 8005644:	f7ff fb96 	bl	8004d74 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	b2db      	uxtb	r3, r3
 800564c:	4618      	mov	r0, r3
 800564e:	f7ff fb91 	bl	8004d74 <W25qxx_Spi>
	W25qxx_Spi(0);
 8005652:	2000      	movs	r0, #0
 8005654:	f7ff fb8e 	bl	8004d74 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	b29a      	uxth	r2, r3
 800565c:	2364      	movs	r3, #100	; 0x64
 800565e:	68f9      	ldr	r1, [r7, #12]
 8005660:	4824      	ldr	r0, [pc, #144]	; (80056f4 <W25qxx_ReadPage+0x174>)
 8005662:	f003 fb7b 	bl	8008d5c <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8005666:	2201      	movs	r2, #1
 8005668:	2140      	movs	r1, #64	; 0x40
 800566a:	4821      	ldr	r0, [pc, #132]	; (80056f0 <W25qxx_ReadPage+0x170>)
 800566c:	f000 fffe 	bl	800666c <HAL_GPIO_WritePin>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 8005670:	f000 f8d8 	bl	8005824 <HAL_GetTick>
 8005674:	4602      	mov	r2, r0
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 800567c:	2300      	movs	r3, #0
 800567e:	617b      	str	r3, [r7, #20]
 8005680:	e018      	b.n	80056b4 <W25qxx_ReadPage+0x134>
	{
		if ((i % 8 == 0) && (i > 2))
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	f003 0307 	and.w	r3, r3, #7
 8005688:	2b00      	cmp	r3, #0
 800568a:	d108      	bne.n	800569e <W25qxx_ReadPage+0x11e>
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	2b02      	cmp	r3, #2
 8005690:	d905      	bls.n	800569e <W25qxx_ReadPage+0x11e>
		{
			printf("\r\n");
 8005692:	4819      	ldr	r0, [pc, #100]	; (80056f8 <W25qxx_ReadPage+0x178>)
 8005694:	f00a f826 	bl	800f6e4 <puts>
			W25qxx_Delay(10);
 8005698:	200a      	movs	r0, #10
 800569a:	f000 f8cf 	bl	800583c <HAL_Delay>
		}
		printf("0x%02X,", pBuffer[i]);
 800569e:	68fa      	ldr	r2, [r7, #12]
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	4413      	add	r3, r2
 80056a4:	781b      	ldrb	r3, [r3, #0]
 80056a6:	4619      	mov	r1, r3
 80056a8:	4814      	ldr	r0, [pc, #80]	; (80056fc <W25qxx_ReadPage+0x17c>)
 80056aa:	f009 ff95 	bl	800f5d8 <iprintf>
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	3301      	adds	r3, #1
 80056b2:	617b      	str	r3, [r7, #20]
 80056b4:	697a      	ldr	r2, [r7, #20]
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d3e2      	bcc.n	8005682 <W25qxx_ReadPage+0x102>
	}
	printf("\r\n");
 80056bc:	480e      	ldr	r0, [pc, #56]	; (80056f8 <W25qxx_ReadPage+0x178>)
 80056be:	f00a f811 	bl	800f6e4 <puts>
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
 80056c2:	6939      	ldr	r1, [r7, #16]
 80056c4:	480e      	ldr	r0, [pc, #56]	; (8005700 <W25qxx_ReadPage+0x180>)
 80056c6:	f009 ff87 	bl	800f5d8 <iprintf>
	W25qxx_Delay(100);
 80056ca:	2064      	movs	r0, #100	; 0x64
 80056cc:	f000 f8b6 	bl	800583c <HAL_Delay>
#endif
	W25qxx_Delay(1);
 80056d0:	2001      	movs	r0, #1
 80056d2:	f000 f8b3 	bl	800583c <HAL_Delay>
	w25qxx.Lock = 0;
 80056d6:	4b04      	ldr	r3, [pc, #16]	; (80056e8 <W25qxx_ReadPage+0x168>)
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80056de:	bf00      	nop
 80056e0:	3718      	adds	r7, #24
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	2000143c 	.word	0x2000143c
 80056ec:	08014a10 	.word	0x08014a10
 80056f0:	40020c00 	.word	0x40020c00
 80056f4:	2000076c 	.word	0x2000076c
 80056f8:	08014834 	.word	0x08014834
 80056fc:	08014838 	.word	0x08014838
 8005700:	08014a4c 	.word	0x08014a4c

08005704 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005704:	f8df d034 	ldr.w	sp, [pc, #52]	; 800573c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005708:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800570a:	e003      	b.n	8005714 <LoopCopyDataInit>

0800570c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800570c:	4b0c      	ldr	r3, [pc, #48]	; (8005740 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800570e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005710:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005712:	3104      	adds	r1, #4

08005714 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005714:	480b      	ldr	r0, [pc, #44]	; (8005744 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005716:	4b0c      	ldr	r3, [pc, #48]	; (8005748 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005718:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800571a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800571c:	d3f6      	bcc.n	800570c <CopyDataInit>
  ldr  r2, =_sbss
 800571e:	4a0b      	ldr	r2, [pc, #44]	; (800574c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005720:	e002      	b.n	8005728 <LoopFillZerobss>

08005722 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005722:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005724:	f842 3b04 	str.w	r3, [r2], #4

08005728 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005728:	4b09      	ldr	r3, [pc, #36]	; (8005750 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800572a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800572c:	d3f9      	bcc.n	8005722 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800572e:	f7ff fb0b 	bl	8004d48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005732:	f008 ffe3 	bl	800e6fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005736:	f7fc fb39 	bl	8001dac <main>
  bx  lr    
 800573a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800573c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8005740:	080151a0 	.word	0x080151a0
  ldr  r0, =_sdata
 8005744:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005748:	2000021c 	.word	0x2000021c
  ldr  r2, =_sbss
 800574c:	20000220 	.word	0x20000220
  ldr  r3, = _ebss
 8005750:	200018e8 	.word	0x200018e8

08005754 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005754:	e7fe      	b.n	8005754 <ADC_IRQHandler>
	...

08005758 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800575c:	4b0e      	ldr	r3, [pc, #56]	; (8005798 <HAL_Init+0x40>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a0d      	ldr	r2, [pc, #52]	; (8005798 <HAL_Init+0x40>)
 8005762:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005766:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005768:	4b0b      	ldr	r3, [pc, #44]	; (8005798 <HAL_Init+0x40>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a0a      	ldr	r2, [pc, #40]	; (8005798 <HAL_Init+0x40>)
 800576e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005772:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005774:	4b08      	ldr	r3, [pc, #32]	; (8005798 <HAL_Init+0x40>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a07      	ldr	r2, [pc, #28]	; (8005798 <HAL_Init+0x40>)
 800577a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800577e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005780:	2003      	movs	r0, #3
 8005782:	f000 fd4b 	bl	800621c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005786:	2000      	movs	r0, #0
 8005788:	f000 f808 	bl	800579c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800578c:	f7fe f89e 	bl	80038cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	40023c00 	.word	0x40023c00

0800579c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80057a4:	4b12      	ldr	r3, [pc, #72]	; (80057f0 <HAL_InitTick+0x54>)
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	4b12      	ldr	r3, [pc, #72]	; (80057f4 <HAL_InitTick+0x58>)
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	4619      	mov	r1, r3
 80057ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80057b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80057b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ba:	4618      	mov	r0, r3
 80057bc:	f000 fd63 	bl	8006286 <HAL_SYSTICK_Config>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d001      	beq.n	80057ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e00e      	b.n	80057e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2b0f      	cmp	r3, #15
 80057ce:	d80a      	bhi.n	80057e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80057d0:	2200      	movs	r2, #0
 80057d2:	6879      	ldr	r1, [r7, #4]
 80057d4:	f04f 30ff 	mov.w	r0, #4294967295
 80057d8:	f000 fd2b 	bl	8006232 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80057dc:	4a06      	ldr	r2, [pc, #24]	; (80057f8 <HAL_InitTick+0x5c>)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80057e2:	2300      	movs	r3, #0
 80057e4:	e000      	b.n	80057e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3708      	adds	r7, #8
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	20000020 	.word	0x20000020
 80057f4:	20000028 	.word	0x20000028
 80057f8:	20000024 	.word	0x20000024

080057fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80057fc:	b480      	push	{r7}
 80057fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005800:	4b06      	ldr	r3, [pc, #24]	; (800581c <HAL_IncTick+0x20>)
 8005802:	781b      	ldrb	r3, [r3, #0]
 8005804:	461a      	mov	r2, r3
 8005806:	4b06      	ldr	r3, [pc, #24]	; (8005820 <HAL_IncTick+0x24>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4413      	add	r3, r2
 800580c:	4a04      	ldr	r2, [pc, #16]	; (8005820 <HAL_IncTick+0x24>)
 800580e:	6013      	str	r3, [r2, #0]
}
 8005810:	bf00      	nop
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	20000028 	.word	0x20000028
 8005820:	20001464 	.word	0x20001464

08005824 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005824:	b480      	push	{r7}
 8005826:	af00      	add	r7, sp, #0
  return uwTick;
 8005828:	4b03      	ldr	r3, [pc, #12]	; (8005838 <HAL_GetTick+0x14>)
 800582a:	681b      	ldr	r3, [r3, #0]
}
 800582c:	4618      	mov	r0, r3
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr
 8005836:	bf00      	nop
 8005838:	20001464 	.word	0x20001464

0800583c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b084      	sub	sp, #16
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005844:	f7ff ffee 	bl	8005824 <HAL_GetTick>
 8005848:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005854:	d005      	beq.n	8005862 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005856:	4b0a      	ldr	r3, [pc, #40]	; (8005880 <HAL_Delay+0x44>)
 8005858:	781b      	ldrb	r3, [r3, #0]
 800585a:	461a      	mov	r2, r3
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	4413      	add	r3, r2
 8005860:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005862:	bf00      	nop
 8005864:	f7ff ffde 	bl	8005824 <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	429a      	cmp	r2, r3
 8005872:	d8f7      	bhi.n	8005864 <HAL_Delay+0x28>
  {
  }
}
 8005874:	bf00      	nop
 8005876:	bf00      	nop
 8005878:	3710      	adds	r7, #16
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop
 8005880:	20000028 	.word	0x20000028

08005884 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800588c:	2300      	movs	r3, #0
 800588e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d101      	bne.n	800589a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e033      	b.n	8005902 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d109      	bne.n	80058b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f7fe f83a 	bl	800391c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ba:	f003 0310 	and.w	r3, r3, #16
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d118      	bne.n	80058f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80058ca:	f023 0302 	bic.w	r3, r3, #2
 80058ce:	f043 0202 	orr.w	r2, r3, #2
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f000 fad4 	bl	8005e84 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e6:	f023 0303 	bic.w	r3, r3, #3
 80058ea:	f043 0201 	orr.w	r2, r3, #1
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	641a      	str	r2, [r3, #64]	; 0x40
 80058f2:	e001      	b.n	80058f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005900:	7bfb      	ldrb	r3, [r7, #15]
}
 8005902:	4618      	mov	r0, r3
 8005904:	3710      	adds	r7, #16
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
	...

0800590c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800590c:	b480      	push	{r7}
 800590e:	b085      	sub	sp, #20
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005914:	2300      	movs	r3, #0
 8005916:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800591e:	2b01      	cmp	r3, #1
 8005920:	d101      	bne.n	8005926 <HAL_ADC_Start+0x1a>
 8005922:	2302      	movs	r3, #2
 8005924:	e0a5      	b.n	8005a72 <HAL_ADC_Start+0x166>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	f003 0301 	and.w	r3, r3, #1
 8005938:	2b01      	cmp	r3, #1
 800593a:	d018      	beq.n	800596e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	689a      	ldr	r2, [r3, #8]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f042 0201 	orr.w	r2, r2, #1
 800594a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800594c:	4b4c      	ldr	r3, [pc, #304]	; (8005a80 <HAL_ADC_Start+0x174>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a4c      	ldr	r2, [pc, #304]	; (8005a84 <HAL_ADC_Start+0x178>)
 8005952:	fba2 2303 	umull	r2, r3, r2, r3
 8005956:	0c9a      	lsrs	r2, r3, #18
 8005958:	4613      	mov	r3, r2
 800595a:	005b      	lsls	r3, r3, #1
 800595c:	4413      	add	r3, r2
 800595e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005960:	e002      	b.n	8005968 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	3b01      	subs	r3, #1
 8005966:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d1f9      	bne.n	8005962 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f003 0301 	and.w	r3, r3, #1
 8005978:	2b01      	cmp	r3, #1
 800597a:	d179      	bne.n	8005a70 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005980:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005984:	f023 0301 	bic.w	r3, r3, #1
 8005988:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800599a:	2b00      	cmp	r3, #0
 800599c:	d007      	beq.n	80059ae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80059a6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80059b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ba:	d106      	bne.n	80059ca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059c0:	f023 0206 	bic.w	r2, r3, #6
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	645a      	str	r2, [r3, #68]	; 0x44
 80059c8:	e002      	b.n	80059d0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80059d8:	4b2b      	ldr	r3, [pc, #172]	; (8005a88 <HAL_ADC_Start+0x17c>)
 80059da:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80059e4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	f003 031f 	and.w	r3, r3, #31
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d12a      	bne.n	8005a48 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a25      	ldr	r2, [pc, #148]	; (8005a8c <HAL_ADC_Start+0x180>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d015      	beq.n	8005a28 <HAL_ADC_Start+0x11c>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a23      	ldr	r2, [pc, #140]	; (8005a90 <HAL_ADC_Start+0x184>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d105      	bne.n	8005a12 <HAL_ADC_Start+0x106>
 8005a06:	4b20      	ldr	r3, [pc, #128]	; (8005a88 <HAL_ADC_Start+0x17c>)
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	f003 031f 	and.w	r3, r3, #31
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00a      	beq.n	8005a28 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a1f      	ldr	r2, [pc, #124]	; (8005a94 <HAL_ADC_Start+0x188>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d129      	bne.n	8005a70 <HAL_ADC_Start+0x164>
 8005a1c:	4b1a      	ldr	r3, [pc, #104]	; (8005a88 <HAL_ADC_Start+0x17c>)
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f003 0310 	and.w	r3, r3, #16
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d123      	bne.n	8005a70 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d11c      	bne.n	8005a70 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	689a      	ldr	r2, [r3, #8]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005a44:	609a      	str	r2, [r3, #8]
 8005a46:	e013      	b.n	8005a70 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a0f      	ldr	r2, [pc, #60]	; (8005a8c <HAL_ADC_Start+0x180>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d10e      	bne.n	8005a70 <HAL_ADC_Start+0x164>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d107      	bne.n	8005a70 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689a      	ldr	r2, [r3, #8]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005a6e:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8005a70:	2300      	movs	r3, #0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3714      	adds	r7, #20
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr
 8005a7e:	bf00      	nop
 8005a80:	20000020 	.word	0x20000020
 8005a84:	431bde83 	.word	0x431bde83
 8005a88:	40012300 	.word	0x40012300
 8005a8c:	40012000 	.word	0x40012000
 8005a90:	40012100 	.word	0x40012100
 8005a94:	40012200 	.word	0x40012200

08005a98 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d101      	bne.n	8005aae <HAL_ADC_Stop+0x16>
 8005aaa:	2302      	movs	r3, #2
 8005aac:	e021      	b.n	8005af2 <HAL_ADC_Stop+0x5a>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	689a      	ldr	r2, [r3, #8]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f022 0201 	bic.w	r2, r2, #1
 8005ac4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	f003 0301 	and.w	r3, r3, #1
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d109      	bne.n	8005ae8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005adc:	f023 0301 	bic.w	r3, r3, #1
 8005ae0:	f043 0201 	orr.w	r2, r3, #1
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	370c      	adds	r7, #12
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr

08005afe <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005afe:	b580      	push	{r7, lr}
 8005b00:	b084      	sub	sp, #16
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	6078      	str	r0, [r7, #4]
 8005b06:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b1a:	d113      	bne.n	8005b44 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005b26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b2a:	d10b      	bne.n	8005b44 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b30:	f043 0220 	orr.w	r2, r3, #32
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e05c      	b.n	8005bfe <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005b44:	f7ff fe6e 	bl	8005824 <HAL_GetTick>
 8005b48:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005b4a:	e01a      	b.n	8005b82 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b52:	d016      	beq.n	8005b82 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d007      	beq.n	8005b6a <HAL_ADC_PollForConversion+0x6c>
 8005b5a:	f7ff fe63 	bl	8005824 <HAL_GetTick>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	683a      	ldr	r2, [r7, #0]
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d20b      	bcs.n	8005b82 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b6e:	f043 0204 	orr.w	r2, r3, #4
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8005b7e:	2303      	movs	r3, #3
 8005b80:	e03d      	b.n	8005bfe <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 0302 	and.w	r3, r3, #2
 8005b8c:	2b02      	cmp	r3, #2
 8005b8e:	d1dd      	bne.n	8005b4c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f06f 0212 	mvn.w	r2, #18
 8005b98:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d123      	bne.n	8005bfc <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d11f      	bne.n	8005bfc <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bc2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d006      	beq.n	8005bd8 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d111      	bne.n	8005bfc <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bdc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d105      	bne.n	8005bfc <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf4:	f043 0201 	orr.w	r2, r3, #1
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3710      	adds	r7, #16
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}

08005c06 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005c06:	b480      	push	{r7}
 8005c08:	b083      	sub	sp, #12
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	370c      	adds	r7, #12
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d101      	bne.n	8005c3c <HAL_ADC_ConfigChannel+0x1c>
 8005c38:	2302      	movs	r3, #2
 8005c3a:	e113      	b.n	8005e64 <HAL_ADC_ConfigChannel+0x244>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2b09      	cmp	r3, #9
 8005c4a:	d925      	bls.n	8005c98 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68d9      	ldr	r1, [r3, #12]
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	461a      	mov	r2, r3
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	005b      	lsls	r3, r3, #1
 8005c5e:	4413      	add	r3, r2
 8005c60:	3b1e      	subs	r3, #30
 8005c62:	2207      	movs	r2, #7
 8005c64:	fa02 f303 	lsl.w	r3, r2, r3
 8005c68:	43da      	mvns	r2, r3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	400a      	ands	r2, r1
 8005c70:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68d9      	ldr	r1, [r3, #12]
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	689a      	ldr	r2, [r3, #8]
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	4618      	mov	r0, r3
 8005c84:	4603      	mov	r3, r0
 8005c86:	005b      	lsls	r3, r3, #1
 8005c88:	4403      	add	r3, r0
 8005c8a:	3b1e      	subs	r3, #30
 8005c8c:	409a      	lsls	r2, r3
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	430a      	orrs	r2, r1
 8005c94:	60da      	str	r2, [r3, #12]
 8005c96:	e022      	b.n	8005cde <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	6919      	ldr	r1, [r3, #16]
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	b29b      	uxth	r3, r3
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	4613      	mov	r3, r2
 8005ca8:	005b      	lsls	r3, r3, #1
 8005caa:	4413      	add	r3, r2
 8005cac:	2207      	movs	r2, #7
 8005cae:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb2:	43da      	mvns	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	400a      	ands	r2, r1
 8005cba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	6919      	ldr	r1, [r3, #16]
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	689a      	ldr	r2, [r3, #8]
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	4618      	mov	r0, r3
 8005cce:	4603      	mov	r3, r0
 8005cd0:	005b      	lsls	r3, r3, #1
 8005cd2:	4403      	add	r3, r0
 8005cd4:	409a      	lsls	r2, r3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	430a      	orrs	r2, r1
 8005cdc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	2b06      	cmp	r3, #6
 8005ce4:	d824      	bhi.n	8005d30 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	685a      	ldr	r2, [r3, #4]
 8005cf0:	4613      	mov	r3, r2
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	4413      	add	r3, r2
 8005cf6:	3b05      	subs	r3, #5
 8005cf8:	221f      	movs	r2, #31
 8005cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005cfe:	43da      	mvns	r2, r3
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	400a      	ands	r2, r1
 8005d06:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	4618      	mov	r0, r3
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	685a      	ldr	r2, [r3, #4]
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	009b      	lsls	r3, r3, #2
 8005d1e:	4413      	add	r3, r2
 8005d20:	3b05      	subs	r3, #5
 8005d22:	fa00 f203 	lsl.w	r2, r0, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	430a      	orrs	r2, r1
 8005d2c:	635a      	str	r2, [r3, #52]	; 0x34
 8005d2e:	e04c      	b.n	8005dca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	2b0c      	cmp	r3, #12
 8005d36:	d824      	bhi.n	8005d82 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	685a      	ldr	r2, [r3, #4]
 8005d42:	4613      	mov	r3, r2
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	4413      	add	r3, r2
 8005d48:	3b23      	subs	r3, #35	; 0x23
 8005d4a:	221f      	movs	r2, #31
 8005d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d50:	43da      	mvns	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	400a      	ands	r2, r1
 8005d58:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	4618      	mov	r0, r3
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	685a      	ldr	r2, [r3, #4]
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	4413      	add	r3, r2
 8005d72:	3b23      	subs	r3, #35	; 0x23
 8005d74:	fa00 f203 	lsl.w	r2, r0, r3
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	430a      	orrs	r2, r1
 8005d7e:	631a      	str	r2, [r3, #48]	; 0x30
 8005d80:	e023      	b.n	8005dca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	4613      	mov	r3, r2
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	4413      	add	r3, r2
 8005d92:	3b41      	subs	r3, #65	; 0x41
 8005d94:	221f      	movs	r2, #31
 8005d96:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9a:	43da      	mvns	r2, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	400a      	ands	r2, r1
 8005da2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	4618      	mov	r0, r3
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	685a      	ldr	r2, [r3, #4]
 8005db6:	4613      	mov	r3, r2
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	4413      	add	r3, r2
 8005dbc:	3b41      	subs	r3, #65	; 0x41
 8005dbe:	fa00 f203 	lsl.w	r2, r0, r3
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005dca:	4b29      	ldr	r3, [pc, #164]	; (8005e70 <HAL_ADC_ConfigChannel+0x250>)
 8005dcc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a28      	ldr	r2, [pc, #160]	; (8005e74 <HAL_ADC_ConfigChannel+0x254>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d10f      	bne.n	8005df8 <HAL_ADC_ConfigChannel+0x1d8>
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2b12      	cmp	r3, #18
 8005dde:	d10b      	bne.n	8005df8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a1d      	ldr	r2, [pc, #116]	; (8005e74 <HAL_ADC_ConfigChannel+0x254>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d12b      	bne.n	8005e5a <HAL_ADC_ConfigChannel+0x23a>
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a1c      	ldr	r2, [pc, #112]	; (8005e78 <HAL_ADC_ConfigChannel+0x258>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d003      	beq.n	8005e14 <HAL_ADC_ConfigChannel+0x1f4>
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	2b11      	cmp	r3, #17
 8005e12:	d122      	bne.n	8005e5a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a11      	ldr	r2, [pc, #68]	; (8005e78 <HAL_ADC_ConfigChannel+0x258>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d111      	bne.n	8005e5a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005e36:	4b11      	ldr	r3, [pc, #68]	; (8005e7c <HAL_ADC_ConfigChannel+0x25c>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a11      	ldr	r2, [pc, #68]	; (8005e80 <HAL_ADC_ConfigChannel+0x260>)
 8005e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e40:	0c9a      	lsrs	r2, r3, #18
 8005e42:	4613      	mov	r3, r2
 8005e44:	009b      	lsls	r3, r3, #2
 8005e46:	4413      	add	r3, r2
 8005e48:	005b      	lsls	r3, r3, #1
 8005e4a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005e4c:	e002      	b.n	8005e54 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	3b01      	subs	r3, #1
 8005e52:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d1f9      	bne.n	8005e4e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005e62:	2300      	movs	r3, #0
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3714      	adds	r7, #20
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr
 8005e70:	40012300 	.word	0x40012300
 8005e74:	40012000 	.word	0x40012000
 8005e78:	10000012 	.word	0x10000012
 8005e7c:	20000020 	.word	0x20000020
 8005e80:	431bde83 	.word	0x431bde83

08005e84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b085      	sub	sp, #20
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005e8c:	4b79      	ldr	r3, [pc, #484]	; (8006074 <ADC_Init+0x1f0>)
 8005e8e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	685a      	ldr	r2, [r3, #4]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	431a      	orrs	r2, r3
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	685a      	ldr	r2, [r3, #4]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005eb8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	6859      	ldr	r1, [r3, #4]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	691b      	ldr	r3, [r3, #16]
 8005ec4:	021a      	lsls	r2, r3, #8
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	430a      	orrs	r2, r1
 8005ecc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005edc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	6859      	ldr	r1, [r3, #4]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	689a      	ldr	r2, [r3, #8]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	430a      	orrs	r2, r1
 8005eee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	689a      	ldr	r2, [r3, #8]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005efe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	6899      	ldr	r1, [r3, #8]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	68da      	ldr	r2, [r3, #12]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f16:	4a58      	ldr	r2, [pc, #352]	; (8006078 <ADC_Init+0x1f4>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d022      	beq.n	8005f62 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	689a      	ldr	r2, [r3, #8]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005f2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	6899      	ldr	r1, [r3, #8]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	430a      	orrs	r2, r1
 8005f3c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	689a      	ldr	r2, [r3, #8]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005f4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	6899      	ldr	r1, [r3, #8]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	430a      	orrs	r2, r1
 8005f5e:	609a      	str	r2, [r3, #8]
 8005f60:	e00f      	b.n	8005f82 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	689a      	ldr	r2, [r3, #8]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005f70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	689a      	ldr	r2, [r3, #8]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005f80:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	689a      	ldr	r2, [r3, #8]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f022 0202 	bic.w	r2, r2, #2
 8005f90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	6899      	ldr	r1, [r3, #8]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	7e1b      	ldrb	r3, [r3, #24]
 8005f9c:	005a      	lsls	r2, r3, #1
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	430a      	orrs	r2, r1
 8005fa4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d01b      	beq.n	8005fe8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	685a      	ldr	r2, [r3, #4]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005fbe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	685a      	ldr	r2, [r3, #4]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005fce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	6859      	ldr	r1, [r3, #4]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	035a      	lsls	r2, r3, #13
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	430a      	orrs	r2, r1
 8005fe4:	605a      	str	r2, [r3, #4]
 8005fe6:	e007      	b.n	8005ff8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	685a      	ldr	r2, [r3, #4]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ff6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006006:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	69db      	ldr	r3, [r3, #28]
 8006012:	3b01      	subs	r3, #1
 8006014:	051a      	lsls	r2, r3, #20
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	430a      	orrs	r2, r1
 800601c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	689a      	ldr	r2, [r3, #8]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800602c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	6899      	ldr	r1, [r3, #8]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800603a:	025a      	lsls	r2, r3, #9
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	430a      	orrs	r2, r1
 8006042:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	689a      	ldr	r2, [r3, #8]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006052:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	6899      	ldr	r1, [r3, #8]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	695b      	ldr	r3, [r3, #20]
 800605e:	029a      	lsls	r2, r3, #10
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	430a      	orrs	r2, r1
 8006066:	609a      	str	r2, [r3, #8]
}
 8006068:	bf00      	nop
 800606a:	3714      	adds	r7, #20
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr
 8006074:	40012300 	.word	0x40012300
 8006078:	0f000001 	.word	0x0f000001

0800607c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800607c:	b480      	push	{r7}
 800607e:	b085      	sub	sp, #20
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f003 0307 	and.w	r3, r3, #7
 800608a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800608c:	4b0c      	ldr	r3, [pc, #48]	; (80060c0 <__NVIC_SetPriorityGrouping+0x44>)
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006092:	68ba      	ldr	r2, [r7, #8]
 8006094:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006098:	4013      	ands	r3, r2
 800609a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80060a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80060a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80060ae:	4a04      	ldr	r2, [pc, #16]	; (80060c0 <__NVIC_SetPriorityGrouping+0x44>)
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	60d3      	str	r3, [r2, #12]
}
 80060b4:	bf00      	nop
 80060b6:	3714      	adds	r7, #20
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr
 80060c0:	e000ed00 	.word	0xe000ed00

080060c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80060c4:	b480      	push	{r7}
 80060c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80060c8:	4b04      	ldr	r3, [pc, #16]	; (80060dc <__NVIC_GetPriorityGrouping+0x18>)
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	0a1b      	lsrs	r3, r3, #8
 80060ce:	f003 0307 	and.w	r3, r3, #7
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr
 80060dc:	e000ed00 	.word	0xe000ed00

080060e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	4603      	mov	r3, r0
 80060e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80060ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	db0b      	blt.n	800610a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80060f2:	79fb      	ldrb	r3, [r7, #7]
 80060f4:	f003 021f 	and.w	r2, r3, #31
 80060f8:	4907      	ldr	r1, [pc, #28]	; (8006118 <__NVIC_EnableIRQ+0x38>)
 80060fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060fe:	095b      	lsrs	r3, r3, #5
 8006100:	2001      	movs	r0, #1
 8006102:	fa00 f202 	lsl.w	r2, r0, r2
 8006106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800610a:	bf00      	nop
 800610c:	370c      	adds	r7, #12
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr
 8006116:	bf00      	nop
 8006118:	e000e100 	.word	0xe000e100

0800611c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	4603      	mov	r3, r0
 8006124:	6039      	str	r1, [r7, #0]
 8006126:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800612c:	2b00      	cmp	r3, #0
 800612e:	db0a      	blt.n	8006146 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	b2da      	uxtb	r2, r3
 8006134:	490c      	ldr	r1, [pc, #48]	; (8006168 <__NVIC_SetPriority+0x4c>)
 8006136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800613a:	0112      	lsls	r2, r2, #4
 800613c:	b2d2      	uxtb	r2, r2
 800613e:	440b      	add	r3, r1
 8006140:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006144:	e00a      	b.n	800615c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	b2da      	uxtb	r2, r3
 800614a:	4908      	ldr	r1, [pc, #32]	; (800616c <__NVIC_SetPriority+0x50>)
 800614c:	79fb      	ldrb	r3, [r7, #7]
 800614e:	f003 030f 	and.w	r3, r3, #15
 8006152:	3b04      	subs	r3, #4
 8006154:	0112      	lsls	r2, r2, #4
 8006156:	b2d2      	uxtb	r2, r2
 8006158:	440b      	add	r3, r1
 800615a:	761a      	strb	r2, [r3, #24]
}
 800615c:	bf00      	nop
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr
 8006168:	e000e100 	.word	0xe000e100
 800616c:	e000ed00 	.word	0xe000ed00

08006170 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006170:	b480      	push	{r7}
 8006172:	b089      	sub	sp, #36	; 0x24
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f003 0307 	and.w	r3, r3, #7
 8006182:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	f1c3 0307 	rsb	r3, r3, #7
 800618a:	2b04      	cmp	r3, #4
 800618c:	bf28      	it	cs
 800618e:	2304      	movcs	r3, #4
 8006190:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	3304      	adds	r3, #4
 8006196:	2b06      	cmp	r3, #6
 8006198:	d902      	bls.n	80061a0 <NVIC_EncodePriority+0x30>
 800619a:	69fb      	ldr	r3, [r7, #28]
 800619c:	3b03      	subs	r3, #3
 800619e:	e000      	b.n	80061a2 <NVIC_EncodePriority+0x32>
 80061a0:	2300      	movs	r3, #0
 80061a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061a4:	f04f 32ff 	mov.w	r2, #4294967295
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	fa02 f303 	lsl.w	r3, r2, r3
 80061ae:	43da      	mvns	r2, r3
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	401a      	ands	r2, r3
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80061b8:	f04f 31ff 	mov.w	r1, #4294967295
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	fa01 f303 	lsl.w	r3, r1, r3
 80061c2:	43d9      	mvns	r1, r3
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061c8:	4313      	orrs	r3, r2
         );
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3724      	adds	r7, #36	; 0x24
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr
	...

080061d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b082      	sub	sp, #8
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	3b01      	subs	r3, #1
 80061e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80061e8:	d301      	bcc.n	80061ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80061ea:	2301      	movs	r3, #1
 80061ec:	e00f      	b.n	800620e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80061ee:	4a0a      	ldr	r2, [pc, #40]	; (8006218 <SysTick_Config+0x40>)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	3b01      	subs	r3, #1
 80061f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80061f6:	210f      	movs	r1, #15
 80061f8:	f04f 30ff 	mov.w	r0, #4294967295
 80061fc:	f7ff ff8e 	bl	800611c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006200:	4b05      	ldr	r3, [pc, #20]	; (8006218 <SysTick_Config+0x40>)
 8006202:	2200      	movs	r2, #0
 8006204:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006206:	4b04      	ldr	r3, [pc, #16]	; (8006218 <SysTick_Config+0x40>)
 8006208:	2207      	movs	r2, #7
 800620a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3708      	adds	r7, #8
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	e000e010 	.word	0xe000e010

0800621c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b082      	sub	sp, #8
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f7ff ff29 	bl	800607c <__NVIC_SetPriorityGrouping>
}
 800622a:	bf00      	nop
 800622c:	3708      	adds	r7, #8
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}

08006232 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006232:	b580      	push	{r7, lr}
 8006234:	b086      	sub	sp, #24
 8006236:	af00      	add	r7, sp, #0
 8006238:	4603      	mov	r3, r0
 800623a:	60b9      	str	r1, [r7, #8]
 800623c:	607a      	str	r2, [r7, #4]
 800623e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006240:	2300      	movs	r3, #0
 8006242:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006244:	f7ff ff3e 	bl	80060c4 <__NVIC_GetPriorityGrouping>
 8006248:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800624a:	687a      	ldr	r2, [r7, #4]
 800624c:	68b9      	ldr	r1, [r7, #8]
 800624e:	6978      	ldr	r0, [r7, #20]
 8006250:	f7ff ff8e 	bl	8006170 <NVIC_EncodePriority>
 8006254:	4602      	mov	r2, r0
 8006256:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800625a:	4611      	mov	r1, r2
 800625c:	4618      	mov	r0, r3
 800625e:	f7ff ff5d 	bl	800611c <__NVIC_SetPriority>
}
 8006262:	bf00      	nop
 8006264:	3718      	adds	r7, #24
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}

0800626a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800626a:	b580      	push	{r7, lr}
 800626c:	b082      	sub	sp, #8
 800626e:	af00      	add	r7, sp, #0
 8006270:	4603      	mov	r3, r0
 8006272:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006278:	4618      	mov	r0, r3
 800627a:	f7ff ff31 	bl	80060e0 <__NVIC_EnableIRQ>
}
 800627e:	bf00      	nop
 8006280:	3708      	adds	r7, #8
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}

08006286 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006286:	b580      	push	{r7, lr}
 8006288:	b082      	sub	sp, #8
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f7ff ffa2 	bl	80061d8 <SysTick_Config>
 8006294:	4603      	mov	r3, r0
}
 8006296:	4618      	mov	r0, r3
 8006298:	3708      	adds	r7, #8
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}

0800629e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800629e:	b480      	push	{r7}
 80062a0:	b083      	sub	sp, #12
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	2b02      	cmp	r3, #2
 80062b0:	d004      	beq.n	80062bc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2280      	movs	r2, #128	; 0x80
 80062b6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e00c      	b.n	80062d6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2205      	movs	r2, #5
 80062c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f022 0201 	bic.w	r2, r2, #1
 80062d2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80062d4:	2300      	movs	r3, #0
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	370c      	adds	r7, #12
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr
	...

080062e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b089      	sub	sp, #36	; 0x24
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80062ee:	2300      	movs	r3, #0
 80062f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80062f2:	2300      	movs	r3, #0
 80062f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80062f6:	2300      	movs	r3, #0
 80062f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80062fa:	2300      	movs	r3, #0
 80062fc:	61fb      	str	r3, [r7, #28]
 80062fe:	e177      	b.n	80065f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006300:	2201      	movs	r2, #1
 8006302:	69fb      	ldr	r3, [r7, #28]
 8006304:	fa02 f303 	lsl.w	r3, r2, r3
 8006308:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	697a      	ldr	r2, [r7, #20]
 8006310:	4013      	ands	r3, r2
 8006312:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006314:	693a      	ldr	r2, [r7, #16]
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	429a      	cmp	r2, r3
 800631a:	f040 8166 	bne.w	80065ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	2b01      	cmp	r3, #1
 8006324:	d00b      	beq.n	800633e <HAL_GPIO_Init+0x5a>
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	2b02      	cmp	r3, #2
 800632c:	d007      	beq.n	800633e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006332:	2b11      	cmp	r3, #17
 8006334:	d003      	beq.n	800633e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	2b12      	cmp	r3, #18
 800633c:	d130      	bne.n	80063a0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006344:	69fb      	ldr	r3, [r7, #28]
 8006346:	005b      	lsls	r3, r3, #1
 8006348:	2203      	movs	r2, #3
 800634a:	fa02 f303 	lsl.w	r3, r2, r3
 800634e:	43db      	mvns	r3, r3
 8006350:	69ba      	ldr	r2, [r7, #24]
 8006352:	4013      	ands	r3, r2
 8006354:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	68da      	ldr	r2, [r3, #12]
 800635a:	69fb      	ldr	r3, [r7, #28]
 800635c:	005b      	lsls	r3, r3, #1
 800635e:	fa02 f303 	lsl.w	r3, r2, r3
 8006362:	69ba      	ldr	r2, [r7, #24]
 8006364:	4313      	orrs	r3, r2
 8006366:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	69ba      	ldr	r2, [r7, #24]
 800636c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006374:	2201      	movs	r2, #1
 8006376:	69fb      	ldr	r3, [r7, #28]
 8006378:	fa02 f303 	lsl.w	r3, r2, r3
 800637c:	43db      	mvns	r3, r3
 800637e:	69ba      	ldr	r2, [r7, #24]
 8006380:	4013      	ands	r3, r2
 8006382:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	091b      	lsrs	r3, r3, #4
 800638a:	f003 0201 	and.w	r2, r3, #1
 800638e:	69fb      	ldr	r3, [r7, #28]
 8006390:	fa02 f303 	lsl.w	r3, r2, r3
 8006394:	69ba      	ldr	r2, [r7, #24]
 8006396:	4313      	orrs	r3, r2
 8006398:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	69ba      	ldr	r2, [r7, #24]
 800639e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	68db      	ldr	r3, [r3, #12]
 80063a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	005b      	lsls	r3, r3, #1
 80063aa:	2203      	movs	r2, #3
 80063ac:	fa02 f303 	lsl.w	r3, r2, r3
 80063b0:	43db      	mvns	r3, r3
 80063b2:	69ba      	ldr	r2, [r7, #24]
 80063b4:	4013      	ands	r3, r2
 80063b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	689a      	ldr	r2, [r3, #8]
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	005b      	lsls	r3, r3, #1
 80063c0:	fa02 f303 	lsl.w	r3, r2, r3
 80063c4:	69ba      	ldr	r2, [r7, #24]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	69ba      	ldr	r2, [r7, #24]
 80063ce:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	2b02      	cmp	r3, #2
 80063d6:	d003      	beq.n	80063e0 <HAL_GPIO_Init+0xfc>
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	2b12      	cmp	r3, #18
 80063de:	d123      	bne.n	8006428 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	08da      	lsrs	r2, r3, #3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	3208      	adds	r2, #8
 80063e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	f003 0307 	and.w	r3, r3, #7
 80063f4:	009b      	lsls	r3, r3, #2
 80063f6:	220f      	movs	r2, #15
 80063f8:	fa02 f303 	lsl.w	r3, r2, r3
 80063fc:	43db      	mvns	r3, r3
 80063fe:	69ba      	ldr	r2, [r7, #24]
 8006400:	4013      	ands	r3, r2
 8006402:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	691a      	ldr	r2, [r3, #16]
 8006408:	69fb      	ldr	r3, [r7, #28]
 800640a:	f003 0307 	and.w	r3, r3, #7
 800640e:	009b      	lsls	r3, r3, #2
 8006410:	fa02 f303 	lsl.w	r3, r2, r3
 8006414:	69ba      	ldr	r2, [r7, #24]
 8006416:	4313      	orrs	r3, r2
 8006418:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800641a:	69fb      	ldr	r3, [r7, #28]
 800641c:	08da      	lsrs	r2, r3, #3
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	3208      	adds	r2, #8
 8006422:	69b9      	ldr	r1, [r7, #24]
 8006424:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800642e:	69fb      	ldr	r3, [r7, #28]
 8006430:	005b      	lsls	r3, r3, #1
 8006432:	2203      	movs	r2, #3
 8006434:	fa02 f303 	lsl.w	r3, r2, r3
 8006438:	43db      	mvns	r3, r3
 800643a:	69ba      	ldr	r2, [r7, #24]
 800643c:	4013      	ands	r3, r2
 800643e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	f003 0203 	and.w	r2, r3, #3
 8006448:	69fb      	ldr	r3, [r7, #28]
 800644a:	005b      	lsls	r3, r3, #1
 800644c:	fa02 f303 	lsl.w	r3, r2, r3
 8006450:	69ba      	ldr	r2, [r7, #24]
 8006452:	4313      	orrs	r3, r2
 8006454:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	69ba      	ldr	r2, [r7, #24]
 800645a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006464:	2b00      	cmp	r3, #0
 8006466:	f000 80c0 	beq.w	80065ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800646a:	2300      	movs	r3, #0
 800646c:	60fb      	str	r3, [r7, #12]
 800646e:	4b66      	ldr	r3, [pc, #408]	; (8006608 <HAL_GPIO_Init+0x324>)
 8006470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006472:	4a65      	ldr	r2, [pc, #404]	; (8006608 <HAL_GPIO_Init+0x324>)
 8006474:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006478:	6453      	str	r3, [r2, #68]	; 0x44
 800647a:	4b63      	ldr	r3, [pc, #396]	; (8006608 <HAL_GPIO_Init+0x324>)
 800647c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800647e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006482:	60fb      	str	r3, [r7, #12]
 8006484:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006486:	4a61      	ldr	r2, [pc, #388]	; (800660c <HAL_GPIO_Init+0x328>)
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	089b      	lsrs	r3, r3, #2
 800648c:	3302      	adds	r3, #2
 800648e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006492:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006494:	69fb      	ldr	r3, [r7, #28]
 8006496:	f003 0303 	and.w	r3, r3, #3
 800649a:	009b      	lsls	r3, r3, #2
 800649c:	220f      	movs	r2, #15
 800649e:	fa02 f303 	lsl.w	r3, r2, r3
 80064a2:	43db      	mvns	r3, r3
 80064a4:	69ba      	ldr	r2, [r7, #24]
 80064a6:	4013      	ands	r3, r2
 80064a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	4a58      	ldr	r2, [pc, #352]	; (8006610 <HAL_GPIO_Init+0x32c>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d037      	beq.n	8006522 <HAL_GPIO_Init+0x23e>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4a57      	ldr	r2, [pc, #348]	; (8006614 <HAL_GPIO_Init+0x330>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d031      	beq.n	800651e <HAL_GPIO_Init+0x23a>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	4a56      	ldr	r2, [pc, #344]	; (8006618 <HAL_GPIO_Init+0x334>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d02b      	beq.n	800651a <HAL_GPIO_Init+0x236>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a55      	ldr	r2, [pc, #340]	; (800661c <HAL_GPIO_Init+0x338>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d025      	beq.n	8006516 <HAL_GPIO_Init+0x232>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a54      	ldr	r2, [pc, #336]	; (8006620 <HAL_GPIO_Init+0x33c>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d01f      	beq.n	8006512 <HAL_GPIO_Init+0x22e>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	4a53      	ldr	r2, [pc, #332]	; (8006624 <HAL_GPIO_Init+0x340>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d019      	beq.n	800650e <HAL_GPIO_Init+0x22a>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	4a52      	ldr	r2, [pc, #328]	; (8006628 <HAL_GPIO_Init+0x344>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d013      	beq.n	800650a <HAL_GPIO_Init+0x226>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	4a51      	ldr	r2, [pc, #324]	; (800662c <HAL_GPIO_Init+0x348>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d00d      	beq.n	8006506 <HAL_GPIO_Init+0x222>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a50      	ldr	r2, [pc, #320]	; (8006630 <HAL_GPIO_Init+0x34c>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d007      	beq.n	8006502 <HAL_GPIO_Init+0x21e>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a4f      	ldr	r2, [pc, #316]	; (8006634 <HAL_GPIO_Init+0x350>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d101      	bne.n	80064fe <HAL_GPIO_Init+0x21a>
 80064fa:	2309      	movs	r3, #9
 80064fc:	e012      	b.n	8006524 <HAL_GPIO_Init+0x240>
 80064fe:	230a      	movs	r3, #10
 8006500:	e010      	b.n	8006524 <HAL_GPIO_Init+0x240>
 8006502:	2308      	movs	r3, #8
 8006504:	e00e      	b.n	8006524 <HAL_GPIO_Init+0x240>
 8006506:	2307      	movs	r3, #7
 8006508:	e00c      	b.n	8006524 <HAL_GPIO_Init+0x240>
 800650a:	2306      	movs	r3, #6
 800650c:	e00a      	b.n	8006524 <HAL_GPIO_Init+0x240>
 800650e:	2305      	movs	r3, #5
 8006510:	e008      	b.n	8006524 <HAL_GPIO_Init+0x240>
 8006512:	2304      	movs	r3, #4
 8006514:	e006      	b.n	8006524 <HAL_GPIO_Init+0x240>
 8006516:	2303      	movs	r3, #3
 8006518:	e004      	b.n	8006524 <HAL_GPIO_Init+0x240>
 800651a:	2302      	movs	r3, #2
 800651c:	e002      	b.n	8006524 <HAL_GPIO_Init+0x240>
 800651e:	2301      	movs	r3, #1
 8006520:	e000      	b.n	8006524 <HAL_GPIO_Init+0x240>
 8006522:	2300      	movs	r3, #0
 8006524:	69fa      	ldr	r2, [r7, #28]
 8006526:	f002 0203 	and.w	r2, r2, #3
 800652a:	0092      	lsls	r2, r2, #2
 800652c:	4093      	lsls	r3, r2
 800652e:	69ba      	ldr	r2, [r7, #24]
 8006530:	4313      	orrs	r3, r2
 8006532:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006534:	4935      	ldr	r1, [pc, #212]	; (800660c <HAL_GPIO_Init+0x328>)
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	089b      	lsrs	r3, r3, #2
 800653a:	3302      	adds	r3, #2
 800653c:	69ba      	ldr	r2, [r7, #24]
 800653e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006542:	4b3d      	ldr	r3, [pc, #244]	; (8006638 <HAL_GPIO_Init+0x354>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	43db      	mvns	r3, r3
 800654c:	69ba      	ldr	r2, [r7, #24]
 800654e:	4013      	ands	r3, r2
 8006550:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d003      	beq.n	8006566 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800655e:	69ba      	ldr	r2, [r7, #24]
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	4313      	orrs	r3, r2
 8006564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006566:	4a34      	ldr	r2, [pc, #208]	; (8006638 <HAL_GPIO_Init+0x354>)
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800656c:	4b32      	ldr	r3, [pc, #200]	; (8006638 <HAL_GPIO_Init+0x354>)
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	43db      	mvns	r3, r3
 8006576:	69ba      	ldr	r2, [r7, #24]
 8006578:	4013      	ands	r3, r2
 800657a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006584:	2b00      	cmp	r3, #0
 8006586:	d003      	beq.n	8006590 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006588:	69ba      	ldr	r2, [r7, #24]
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	4313      	orrs	r3, r2
 800658e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006590:	4a29      	ldr	r2, [pc, #164]	; (8006638 <HAL_GPIO_Init+0x354>)
 8006592:	69bb      	ldr	r3, [r7, #24]
 8006594:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006596:	4b28      	ldr	r3, [pc, #160]	; (8006638 <HAL_GPIO_Init+0x354>)
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	43db      	mvns	r3, r3
 80065a0:	69ba      	ldr	r2, [r7, #24]
 80065a2:	4013      	ands	r3, r2
 80065a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d003      	beq.n	80065ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80065b2:	69ba      	ldr	r2, [r7, #24]
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80065ba:	4a1f      	ldr	r2, [pc, #124]	; (8006638 <HAL_GPIO_Init+0x354>)
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80065c0:	4b1d      	ldr	r3, [pc, #116]	; (8006638 <HAL_GPIO_Init+0x354>)
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	43db      	mvns	r3, r3
 80065ca:	69ba      	ldr	r2, [r7, #24]
 80065cc:	4013      	ands	r3, r2
 80065ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d003      	beq.n	80065e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80065dc:	69ba      	ldr	r2, [r7, #24]
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	4313      	orrs	r3, r2
 80065e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80065e4:	4a14      	ldr	r2, [pc, #80]	; (8006638 <HAL_GPIO_Init+0x354>)
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	3301      	adds	r3, #1
 80065ee:	61fb      	str	r3, [r7, #28]
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	2b0f      	cmp	r3, #15
 80065f4:	f67f ae84 	bls.w	8006300 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80065f8:	bf00      	nop
 80065fa:	bf00      	nop
 80065fc:	3724      	adds	r7, #36	; 0x24
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	40023800 	.word	0x40023800
 800660c:	40013800 	.word	0x40013800
 8006610:	40020000 	.word	0x40020000
 8006614:	40020400 	.word	0x40020400
 8006618:	40020800 	.word	0x40020800
 800661c:	40020c00 	.word	0x40020c00
 8006620:	40021000 	.word	0x40021000
 8006624:	40021400 	.word	0x40021400
 8006628:	40021800 	.word	0x40021800
 800662c:	40021c00 	.word	0x40021c00
 8006630:	40022000 	.word	0x40022000
 8006634:	40022400 	.word	0x40022400
 8006638:	40013c00 	.word	0x40013c00

0800663c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800663c:	b480      	push	{r7}
 800663e:	b085      	sub	sp, #20
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	460b      	mov	r3, r1
 8006646:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	691a      	ldr	r2, [r3, #16]
 800664c:	887b      	ldrh	r3, [r7, #2]
 800664e:	4013      	ands	r3, r2
 8006650:	2b00      	cmp	r3, #0
 8006652:	d002      	beq.n	800665a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006654:	2301      	movs	r3, #1
 8006656:	73fb      	strb	r3, [r7, #15]
 8006658:	e001      	b.n	800665e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800665a:	2300      	movs	r3, #0
 800665c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800665e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006660:	4618      	mov	r0, r3
 8006662:	3714      	adds	r7, #20
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr

0800666c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800666c:	b480      	push	{r7}
 800666e:	b083      	sub	sp, #12
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
 8006674:	460b      	mov	r3, r1
 8006676:	807b      	strh	r3, [r7, #2]
 8006678:	4613      	mov	r3, r2
 800667a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800667c:	787b      	ldrb	r3, [r7, #1]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d003      	beq.n	800668a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006682:	887a      	ldrh	r2, [r7, #2]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006688:	e003      	b.n	8006692 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800668a:	887b      	ldrh	r3, [r7, #2]
 800668c:	041a      	lsls	r2, r3, #16
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	619a      	str	r2, [r3, #24]
}
 8006692:	bf00      	nop
 8006694:	370c      	adds	r7, #12
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr

0800669e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800669e:	b480      	push	{r7}
 80066a0:	b083      	sub	sp, #12
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
 80066a6:	460b      	mov	r3, r1
 80066a8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	695a      	ldr	r2, [r3, #20]
 80066ae:	887b      	ldrh	r3, [r7, #2]
 80066b0:	401a      	ands	r2, r3
 80066b2:	887b      	ldrh	r3, [r7, #2]
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d104      	bne.n	80066c2 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80066b8:	887b      	ldrh	r3, [r7, #2]
 80066ba:	041a      	lsls	r2, r3, #16
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80066c0:	e002      	b.n	80066c8 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80066c2:	887a      	ldrh	r2, [r7, #2]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	619a      	str	r2, [r3, #24]
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b082      	sub	sp, #8
 80066d8:	af00      	add	r7, sp, #0
 80066da:	4603      	mov	r3, r0
 80066dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80066de:	4b08      	ldr	r3, [pc, #32]	; (8006700 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80066e0:	695a      	ldr	r2, [r3, #20]
 80066e2:	88fb      	ldrh	r3, [r7, #6]
 80066e4:	4013      	ands	r3, r2
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d006      	beq.n	80066f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80066ea:	4a05      	ldr	r2, [pc, #20]	; (8006700 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80066ec:	88fb      	ldrh	r3, [r7, #6]
 80066ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80066f0:	88fb      	ldrh	r3, [r7, #6]
 80066f2:	4618      	mov	r0, r3
 80066f4:	f7fc fd0c 	bl	8003110 <HAL_GPIO_EXTI_Callback>
  }
}
 80066f8:	bf00      	nop
 80066fa:	3708      	adds	r7, #8
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	40013c00 	.word	0x40013c00

08006704 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b084      	sub	sp, #16
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d101      	bne.n	8006716 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006712:	2301      	movs	r3, #1
 8006714:	e12b      	b.n	800696e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800671c:	b2db      	uxtb	r3, r3
 800671e:	2b00      	cmp	r3, #0
 8006720:	d106      	bne.n	8006730 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f7fd f93a 	bl	80039a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2224      	movs	r2, #36	; 0x24
 8006734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f022 0201 	bic.w	r2, r2, #1
 8006746:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006756:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006766:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006768:	f001 fc48 	bl	8007ffc <HAL_RCC_GetPCLK1Freq>
 800676c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	4a81      	ldr	r2, [pc, #516]	; (8006978 <HAL_I2C_Init+0x274>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d807      	bhi.n	8006788 <HAL_I2C_Init+0x84>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	4a80      	ldr	r2, [pc, #512]	; (800697c <HAL_I2C_Init+0x278>)
 800677c:	4293      	cmp	r3, r2
 800677e:	bf94      	ite	ls
 8006780:	2301      	movls	r3, #1
 8006782:	2300      	movhi	r3, #0
 8006784:	b2db      	uxtb	r3, r3
 8006786:	e006      	b.n	8006796 <HAL_I2C_Init+0x92>
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	4a7d      	ldr	r2, [pc, #500]	; (8006980 <HAL_I2C_Init+0x27c>)
 800678c:	4293      	cmp	r3, r2
 800678e:	bf94      	ite	ls
 8006790:	2301      	movls	r3, #1
 8006792:	2300      	movhi	r3, #0
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b00      	cmp	r3, #0
 8006798:	d001      	beq.n	800679e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800679a:	2301      	movs	r3, #1
 800679c:	e0e7      	b.n	800696e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	4a78      	ldr	r2, [pc, #480]	; (8006984 <HAL_I2C_Init+0x280>)
 80067a2:	fba2 2303 	umull	r2, r3, r2, r3
 80067a6:	0c9b      	lsrs	r3, r3, #18
 80067a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	68ba      	ldr	r2, [r7, #8]
 80067ba:	430a      	orrs	r2, r1
 80067bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	6a1b      	ldr	r3, [r3, #32]
 80067c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	4a6a      	ldr	r2, [pc, #424]	; (8006978 <HAL_I2C_Init+0x274>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d802      	bhi.n	80067d8 <HAL_I2C_Init+0xd4>
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	3301      	adds	r3, #1
 80067d6:	e009      	b.n	80067ec <HAL_I2C_Init+0xe8>
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80067de:	fb02 f303 	mul.w	r3, r2, r3
 80067e2:	4a69      	ldr	r2, [pc, #420]	; (8006988 <HAL_I2C_Init+0x284>)
 80067e4:	fba2 2303 	umull	r2, r3, r2, r3
 80067e8:	099b      	lsrs	r3, r3, #6
 80067ea:	3301      	adds	r3, #1
 80067ec:	687a      	ldr	r2, [r7, #4]
 80067ee:	6812      	ldr	r2, [r2, #0]
 80067f0:	430b      	orrs	r3, r1
 80067f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	69db      	ldr	r3, [r3, #28]
 80067fa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80067fe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	495c      	ldr	r1, [pc, #368]	; (8006978 <HAL_I2C_Init+0x274>)
 8006808:	428b      	cmp	r3, r1
 800680a:	d819      	bhi.n	8006840 <HAL_I2C_Init+0x13c>
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	1e59      	subs	r1, r3, #1
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	005b      	lsls	r3, r3, #1
 8006816:	fbb1 f3f3 	udiv	r3, r1, r3
 800681a:	1c59      	adds	r1, r3, #1
 800681c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006820:	400b      	ands	r3, r1
 8006822:	2b00      	cmp	r3, #0
 8006824:	d00a      	beq.n	800683c <HAL_I2C_Init+0x138>
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	1e59      	subs	r1, r3, #1
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	005b      	lsls	r3, r3, #1
 8006830:	fbb1 f3f3 	udiv	r3, r1, r3
 8006834:	3301      	adds	r3, #1
 8006836:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800683a:	e051      	b.n	80068e0 <HAL_I2C_Init+0x1dc>
 800683c:	2304      	movs	r3, #4
 800683e:	e04f      	b.n	80068e0 <HAL_I2C_Init+0x1dc>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d111      	bne.n	800686c <HAL_I2C_Init+0x168>
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	1e58      	subs	r0, r3, #1
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6859      	ldr	r1, [r3, #4]
 8006850:	460b      	mov	r3, r1
 8006852:	005b      	lsls	r3, r3, #1
 8006854:	440b      	add	r3, r1
 8006856:	fbb0 f3f3 	udiv	r3, r0, r3
 800685a:	3301      	adds	r3, #1
 800685c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006860:	2b00      	cmp	r3, #0
 8006862:	bf0c      	ite	eq
 8006864:	2301      	moveq	r3, #1
 8006866:	2300      	movne	r3, #0
 8006868:	b2db      	uxtb	r3, r3
 800686a:	e012      	b.n	8006892 <HAL_I2C_Init+0x18e>
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	1e58      	subs	r0, r3, #1
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6859      	ldr	r1, [r3, #4]
 8006874:	460b      	mov	r3, r1
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	440b      	add	r3, r1
 800687a:	0099      	lsls	r1, r3, #2
 800687c:	440b      	add	r3, r1
 800687e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006882:	3301      	adds	r3, #1
 8006884:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006888:	2b00      	cmp	r3, #0
 800688a:	bf0c      	ite	eq
 800688c:	2301      	moveq	r3, #1
 800688e:	2300      	movne	r3, #0
 8006890:	b2db      	uxtb	r3, r3
 8006892:	2b00      	cmp	r3, #0
 8006894:	d001      	beq.n	800689a <HAL_I2C_Init+0x196>
 8006896:	2301      	movs	r3, #1
 8006898:	e022      	b.n	80068e0 <HAL_I2C_Init+0x1dc>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d10e      	bne.n	80068c0 <HAL_I2C_Init+0x1bc>
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	1e58      	subs	r0, r3, #1
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6859      	ldr	r1, [r3, #4]
 80068aa:	460b      	mov	r3, r1
 80068ac:	005b      	lsls	r3, r3, #1
 80068ae:	440b      	add	r3, r1
 80068b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80068b4:	3301      	adds	r3, #1
 80068b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068be:	e00f      	b.n	80068e0 <HAL_I2C_Init+0x1dc>
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	1e58      	subs	r0, r3, #1
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6859      	ldr	r1, [r3, #4]
 80068c8:	460b      	mov	r3, r1
 80068ca:	009b      	lsls	r3, r3, #2
 80068cc:	440b      	add	r3, r1
 80068ce:	0099      	lsls	r1, r3, #2
 80068d0:	440b      	add	r3, r1
 80068d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80068d6:	3301      	adds	r3, #1
 80068d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80068e0:	6879      	ldr	r1, [r7, #4]
 80068e2:	6809      	ldr	r1, [r1, #0]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	69da      	ldr	r2, [r3, #28]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6a1b      	ldr	r3, [r3, #32]
 80068fa:	431a      	orrs	r2, r3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	430a      	orrs	r2, r1
 8006902:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800690e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	6911      	ldr	r1, [r2, #16]
 8006916:	687a      	ldr	r2, [r7, #4]
 8006918:	68d2      	ldr	r2, [r2, #12]
 800691a:	4311      	orrs	r1, r2
 800691c:	687a      	ldr	r2, [r7, #4]
 800691e:	6812      	ldr	r2, [r2, #0]
 8006920:	430b      	orrs	r3, r1
 8006922:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	68db      	ldr	r3, [r3, #12]
 800692a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	695a      	ldr	r2, [r3, #20]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	699b      	ldr	r3, [r3, #24]
 8006936:	431a      	orrs	r2, r3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	430a      	orrs	r2, r1
 800693e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f042 0201 	orr.w	r2, r2, #1
 800694e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2220      	movs	r2, #32
 800695a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3710      	adds	r7, #16
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}
 8006976:	bf00      	nop
 8006978:	000186a0 	.word	0x000186a0
 800697c:	001e847f 	.word	0x001e847f
 8006980:	003d08ff 	.word	0x003d08ff
 8006984:	431bde83 	.word	0x431bde83
 8006988:	10624dd3 	.word	0x10624dd3

0800698c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b088      	sub	sp, #32
 8006990:	af02      	add	r7, sp, #8
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	4608      	mov	r0, r1
 8006996:	4611      	mov	r1, r2
 8006998:	461a      	mov	r2, r3
 800699a:	4603      	mov	r3, r0
 800699c:	817b      	strh	r3, [r7, #10]
 800699e:	460b      	mov	r3, r1
 80069a0:	813b      	strh	r3, [r7, #8]
 80069a2:	4613      	mov	r3, r2
 80069a4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80069a6:	f7fe ff3d 	bl	8005824 <HAL_GetTick>
 80069aa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069b2:	b2db      	uxtb	r3, r3
 80069b4:	2b20      	cmp	r3, #32
 80069b6:	f040 80d9 	bne.w	8006b6c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	9300      	str	r3, [sp, #0]
 80069be:	2319      	movs	r3, #25
 80069c0:	2201      	movs	r2, #1
 80069c2:	496d      	ldr	r1, [pc, #436]	; (8006b78 <HAL_I2C_Mem_Write+0x1ec>)
 80069c4:	68f8      	ldr	r0, [r7, #12]
 80069c6:	f000 fc7f 	bl	80072c8 <I2C_WaitOnFlagUntilTimeout>
 80069ca:	4603      	mov	r3, r0
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d001      	beq.n	80069d4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80069d0:	2302      	movs	r3, #2
 80069d2:	e0cc      	b.n	8006b6e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d101      	bne.n	80069e2 <HAL_I2C_Mem_Write+0x56>
 80069de:	2302      	movs	r3, #2
 80069e0:	e0c5      	b.n	8006b6e <HAL_I2C_Mem_Write+0x1e2>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2201      	movs	r2, #1
 80069e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f003 0301 	and.w	r3, r3, #1
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d007      	beq.n	8006a08 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f042 0201 	orr.w	r2, r2, #1
 8006a06:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	681a      	ldr	r2, [r3, #0]
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006a16:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2221      	movs	r2, #33	; 0x21
 8006a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	2240      	movs	r2, #64	; 0x40
 8006a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6a3a      	ldr	r2, [r7, #32]
 8006a32:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006a38:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a3e:	b29a      	uxth	r2, r3
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	4a4d      	ldr	r2, [pc, #308]	; (8006b7c <HAL_I2C_Mem_Write+0x1f0>)
 8006a48:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a4a:	88f8      	ldrh	r0, [r7, #6]
 8006a4c:	893a      	ldrh	r2, [r7, #8]
 8006a4e:	8979      	ldrh	r1, [r7, #10]
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	9301      	str	r3, [sp, #4]
 8006a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a56:	9300      	str	r3, [sp, #0]
 8006a58:	4603      	mov	r3, r0
 8006a5a:	68f8      	ldr	r0, [r7, #12]
 8006a5c:	f000 fab6 	bl	8006fcc <I2C_RequestMemoryWrite>
 8006a60:	4603      	mov	r3, r0
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d052      	beq.n	8006b0c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e081      	b.n	8006b6e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a6a:	697a      	ldr	r2, [r7, #20]
 8006a6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a6e:	68f8      	ldr	r0, [r7, #12]
 8006a70:	f000 fd00 	bl	8007474 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a74:	4603      	mov	r3, r0
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00d      	beq.n	8006a96 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a7e:	2b04      	cmp	r3, #4
 8006a80:	d107      	bne.n	8006a92 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a90:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006a92:	2301      	movs	r3, #1
 8006a94:	e06b      	b.n	8006b6e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a9a:	781a      	ldrb	r2, [r3, #0]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aa6:	1c5a      	adds	r2, r3, #1
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ab0:	3b01      	subs	r3, #1
 8006ab2:	b29a      	uxth	r2, r3
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	b29a      	uxth	r2, r3
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	695b      	ldr	r3, [r3, #20]
 8006acc:	f003 0304 	and.w	r3, r3, #4
 8006ad0:	2b04      	cmp	r3, #4
 8006ad2:	d11b      	bne.n	8006b0c <HAL_I2C_Mem_Write+0x180>
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d017      	beq.n	8006b0c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae0:	781a      	ldrb	r2, [r3, #0]
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aec:	1c5a      	adds	r2, r3, #1
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006af6:	3b01      	subs	r3, #1
 8006af8:	b29a      	uxth	r2, r3
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	3b01      	subs	r3, #1
 8006b06:	b29a      	uxth	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d1aa      	bne.n	8006a6a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b14:	697a      	ldr	r2, [r7, #20]
 8006b16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006b18:	68f8      	ldr	r0, [r7, #12]
 8006b1a:	f000 fcec 	bl	80074f6 <I2C_WaitOnBTFFlagUntilTimeout>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d00d      	beq.n	8006b40 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b28:	2b04      	cmp	r3, #4
 8006b2a:	d107      	bne.n	8006b3c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b3a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e016      	b.n	8006b6e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2220      	movs	r2, #32
 8006b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	e000      	b.n	8006b6e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006b6c:	2302      	movs	r3, #2
  }
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3718      	adds	r7, #24
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	00100002 	.word	0x00100002
 8006b7c:	ffff0000 	.word	0xffff0000

08006b80 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b08c      	sub	sp, #48	; 0x30
 8006b84:	af02      	add	r7, sp, #8
 8006b86:	60f8      	str	r0, [r7, #12]
 8006b88:	4608      	mov	r0, r1
 8006b8a:	4611      	mov	r1, r2
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	4603      	mov	r3, r0
 8006b90:	817b      	strh	r3, [r7, #10]
 8006b92:	460b      	mov	r3, r1
 8006b94:	813b      	strh	r3, [r7, #8]
 8006b96:	4613      	mov	r3, r2
 8006b98:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006b9a:	f7fe fe43 	bl	8005824 <HAL_GetTick>
 8006b9e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ba6:	b2db      	uxtb	r3, r3
 8006ba8:	2b20      	cmp	r3, #32
 8006baa:	f040 8208 	bne.w	8006fbe <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bb0:	9300      	str	r3, [sp, #0]
 8006bb2:	2319      	movs	r3, #25
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	497b      	ldr	r1, [pc, #492]	; (8006da4 <HAL_I2C_Mem_Read+0x224>)
 8006bb8:	68f8      	ldr	r0, [r7, #12]
 8006bba:	f000 fb85 	bl	80072c8 <I2C_WaitOnFlagUntilTimeout>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d001      	beq.n	8006bc8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006bc4:	2302      	movs	r3, #2
 8006bc6:	e1fb      	b.n	8006fc0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bce:	2b01      	cmp	r3, #1
 8006bd0:	d101      	bne.n	8006bd6 <HAL_I2C_Mem_Read+0x56>
 8006bd2:	2302      	movs	r3, #2
 8006bd4:	e1f4      	b.n	8006fc0 <HAL_I2C_Mem_Read+0x440>
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2201      	movs	r2, #1
 8006bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 0301 	and.w	r3, r3, #1
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d007      	beq.n	8006bfc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f042 0201 	orr.w	r2, r2, #1
 8006bfa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006c0a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	2222      	movs	r2, #34	; 0x22
 8006c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2240      	movs	r2, #64	; 0x40
 8006c18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c26:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006c2c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c32:	b29a      	uxth	r2, r3
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	4a5b      	ldr	r2, [pc, #364]	; (8006da8 <HAL_I2C_Mem_Read+0x228>)
 8006c3c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c3e:	88f8      	ldrh	r0, [r7, #6]
 8006c40:	893a      	ldrh	r2, [r7, #8]
 8006c42:	8979      	ldrh	r1, [r7, #10]
 8006c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c46:	9301      	str	r3, [sp, #4]
 8006c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c4a:	9300      	str	r3, [sp, #0]
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	68f8      	ldr	r0, [r7, #12]
 8006c50:	f000 fa52 	bl	80070f8 <I2C_RequestMemoryRead>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d001      	beq.n	8006c5e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e1b0      	b.n	8006fc0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d113      	bne.n	8006c8e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c66:	2300      	movs	r3, #0
 8006c68:	623b      	str	r3, [r7, #32]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	695b      	ldr	r3, [r3, #20]
 8006c70:	623b      	str	r3, [r7, #32]
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	699b      	ldr	r3, [r3, #24]
 8006c78:	623b      	str	r3, [r7, #32]
 8006c7a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	681a      	ldr	r2, [r3, #0]
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c8a:	601a      	str	r2, [r3, #0]
 8006c8c:	e184      	b.n	8006f98 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d11b      	bne.n	8006cce <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	681a      	ldr	r2, [r3, #0]
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ca4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	61fb      	str	r3, [r7, #28]
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	695b      	ldr	r3, [r3, #20]
 8006cb0:	61fb      	str	r3, [r7, #28]
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	699b      	ldr	r3, [r3, #24]
 8006cb8:	61fb      	str	r3, [r7, #28]
 8006cba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cca:	601a      	str	r2, [r3, #0]
 8006ccc:	e164      	b.n	8006f98 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	d11b      	bne.n	8006d0e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ce4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cf4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	61bb      	str	r3, [r7, #24]
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	695b      	ldr	r3, [r3, #20]
 8006d00:	61bb      	str	r3, [r7, #24]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	699b      	ldr	r3, [r3, #24]
 8006d08:	61bb      	str	r3, [r7, #24]
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	e144      	b.n	8006f98 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d0e:	2300      	movs	r3, #0
 8006d10:	617b      	str	r3, [r7, #20]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	695b      	ldr	r3, [r3, #20]
 8006d18:	617b      	str	r3, [r7, #20]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	699b      	ldr	r3, [r3, #24]
 8006d20:	617b      	str	r3, [r7, #20]
 8006d22:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006d24:	e138      	b.n	8006f98 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d2a:	2b03      	cmp	r3, #3
 8006d2c:	f200 80f1 	bhi.w	8006f12 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d123      	bne.n	8006d80 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d3a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006d3c:	68f8      	ldr	r0, [r7, #12]
 8006d3e:	f000 fc1b 	bl	8007578 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d001      	beq.n	8006d4c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e139      	b.n	8006fc0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	691a      	ldr	r2, [r3, #16]
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d56:	b2d2      	uxtb	r2, r2
 8006d58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d5e:	1c5a      	adds	r2, r3, #1
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d68:	3b01      	subs	r3, #1
 8006d6a:	b29a      	uxth	r2, r3
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d74:	b29b      	uxth	r3, r3
 8006d76:	3b01      	subs	r3, #1
 8006d78:	b29a      	uxth	r2, r3
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d7e:	e10b      	b.n	8006f98 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d84:	2b02      	cmp	r3, #2
 8006d86:	d14e      	bne.n	8006e26 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d8a:	9300      	str	r3, [sp, #0]
 8006d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d8e:	2200      	movs	r2, #0
 8006d90:	4906      	ldr	r1, [pc, #24]	; (8006dac <HAL_I2C_Mem_Read+0x22c>)
 8006d92:	68f8      	ldr	r0, [r7, #12]
 8006d94:	f000 fa98 	bl	80072c8 <I2C_WaitOnFlagUntilTimeout>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d008      	beq.n	8006db0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e10e      	b.n	8006fc0 <HAL_I2C_Mem_Read+0x440>
 8006da2:	bf00      	nop
 8006da4:	00100002 	.word	0x00100002
 8006da8:	ffff0000 	.word	0xffff0000
 8006dac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	691a      	ldr	r2, [r3, #16]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dca:	b2d2      	uxtb	r2, r2
 8006dcc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd2:	1c5a      	adds	r2, r3, #1
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ddc:	3b01      	subs	r3, #1
 8006dde:	b29a      	uxth	r2, r3
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	3b01      	subs	r3, #1
 8006dec:	b29a      	uxth	r2, r3
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	691a      	ldr	r2, [r3, #16]
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dfc:	b2d2      	uxtb	r2, r2
 8006dfe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e04:	1c5a      	adds	r2, r3, #1
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e0e:	3b01      	subs	r3, #1
 8006e10:	b29a      	uxth	r2, r3
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	3b01      	subs	r3, #1
 8006e1e:	b29a      	uxth	r2, r3
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006e24:	e0b8      	b.n	8006f98 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	4966      	ldr	r1, [pc, #408]	; (8006fc8 <HAL_I2C_Mem_Read+0x448>)
 8006e30:	68f8      	ldr	r0, [r7, #12]
 8006e32:	f000 fa49 	bl	80072c8 <I2C_WaitOnFlagUntilTimeout>
 8006e36:	4603      	mov	r3, r0
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d001      	beq.n	8006e40 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	e0bf      	b.n	8006fc0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	691a      	ldr	r2, [r3, #16]
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e5a:	b2d2      	uxtb	r2, r2
 8006e5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e62:	1c5a      	adds	r2, r3, #1
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e6c:	3b01      	subs	r3, #1
 8006e6e:	b29a      	uxth	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e78:	b29b      	uxth	r3, r3
 8006e7a:	3b01      	subs	r3, #1
 8006e7c:	b29a      	uxth	r2, r3
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e84:	9300      	str	r3, [sp, #0]
 8006e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e88:	2200      	movs	r2, #0
 8006e8a:	494f      	ldr	r1, [pc, #316]	; (8006fc8 <HAL_I2C_Mem_Read+0x448>)
 8006e8c:	68f8      	ldr	r0, [r7, #12]
 8006e8e:	f000 fa1b 	bl	80072c8 <I2C_WaitOnFlagUntilTimeout>
 8006e92:	4603      	mov	r3, r0
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d001      	beq.n	8006e9c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e091      	b.n	8006fc0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006eaa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	691a      	ldr	r2, [r3, #16]
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb6:	b2d2      	uxtb	r2, r2
 8006eb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ebe:	1c5a      	adds	r2, r3, #1
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ec8:	3b01      	subs	r3, #1
 8006eca:	b29a      	uxth	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	3b01      	subs	r3, #1
 8006ed8:	b29a      	uxth	r2, r3
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	691a      	ldr	r2, [r3, #16]
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ee8:	b2d2      	uxtb	r2, r2
 8006eea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ef0:	1c5a      	adds	r2, r3, #1
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006efa:	3b01      	subs	r3, #1
 8006efc:	b29a      	uxth	r2, r3
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	3b01      	subs	r3, #1
 8006f0a:	b29a      	uxth	r2, r3
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006f10:	e042      	b.n	8006f98 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f14:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006f16:	68f8      	ldr	r0, [r7, #12]
 8006f18:	f000 fb2e 	bl	8007578 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d001      	beq.n	8006f26 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e04c      	b.n	8006fc0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	691a      	ldr	r2, [r3, #16]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f30:	b2d2      	uxtb	r2, r2
 8006f32:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f38:	1c5a      	adds	r2, r3, #1
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f42:	3b01      	subs	r3, #1
 8006f44:	b29a      	uxth	r2, r3
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	3b01      	subs	r3, #1
 8006f52:	b29a      	uxth	r2, r3
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	f003 0304 	and.w	r3, r3, #4
 8006f62:	2b04      	cmp	r3, #4
 8006f64:	d118      	bne.n	8006f98 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	691a      	ldr	r2, [r3, #16]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f70:	b2d2      	uxtb	r2, r2
 8006f72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f78:	1c5a      	adds	r2, r3, #1
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f82:	3b01      	subs	r3, #1
 8006f84:	b29a      	uxth	r2, r3
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f8e:	b29b      	uxth	r3, r3
 8006f90:	3b01      	subs	r3, #1
 8006f92:	b29a      	uxth	r2, r3
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	f47f aec2 	bne.w	8006d26 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2220      	movs	r2, #32
 8006fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	e000      	b.n	8006fc0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006fbe:	2302      	movs	r3, #2
  }
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3728      	adds	r7, #40	; 0x28
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}
 8006fc8:	00010004 	.word	0x00010004

08006fcc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b088      	sub	sp, #32
 8006fd0:	af02      	add	r7, sp, #8
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	4608      	mov	r0, r1
 8006fd6:	4611      	mov	r1, r2
 8006fd8:	461a      	mov	r2, r3
 8006fda:	4603      	mov	r3, r0
 8006fdc:	817b      	strh	r3, [r7, #10]
 8006fde:	460b      	mov	r3, r1
 8006fe0:	813b      	strh	r3, [r7, #8]
 8006fe2:	4613      	mov	r3, r2
 8006fe4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ff4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff8:	9300      	str	r3, [sp, #0]
 8006ffa:	6a3b      	ldr	r3, [r7, #32]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007002:	68f8      	ldr	r0, [r7, #12]
 8007004:	f000 f960 	bl	80072c8 <I2C_WaitOnFlagUntilTimeout>
 8007008:	4603      	mov	r3, r0
 800700a:	2b00      	cmp	r3, #0
 800700c:	d00d      	beq.n	800702a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007018:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800701c:	d103      	bne.n	8007026 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007024:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007026:	2303      	movs	r3, #3
 8007028:	e05f      	b.n	80070ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800702a:	897b      	ldrh	r3, [r7, #10]
 800702c:	b2db      	uxtb	r3, r3
 800702e:	461a      	mov	r2, r3
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007038:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800703a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800703c:	6a3a      	ldr	r2, [r7, #32]
 800703e:	492d      	ldr	r1, [pc, #180]	; (80070f4 <I2C_RequestMemoryWrite+0x128>)
 8007040:	68f8      	ldr	r0, [r7, #12]
 8007042:	f000 f998 	bl	8007376 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007046:	4603      	mov	r3, r0
 8007048:	2b00      	cmp	r3, #0
 800704a:	d001      	beq.n	8007050 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	e04c      	b.n	80070ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007050:	2300      	movs	r3, #0
 8007052:	617b      	str	r3, [r7, #20]
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	695b      	ldr	r3, [r3, #20]
 800705a:	617b      	str	r3, [r7, #20]
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	699b      	ldr	r3, [r3, #24]
 8007062:	617b      	str	r3, [r7, #20]
 8007064:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007066:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007068:	6a39      	ldr	r1, [r7, #32]
 800706a:	68f8      	ldr	r0, [r7, #12]
 800706c:	f000 fa02 	bl	8007474 <I2C_WaitOnTXEFlagUntilTimeout>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d00d      	beq.n	8007092 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800707a:	2b04      	cmp	r3, #4
 800707c:	d107      	bne.n	800708e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800708c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	e02b      	b.n	80070ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007092:	88fb      	ldrh	r3, [r7, #6]
 8007094:	2b01      	cmp	r3, #1
 8007096:	d105      	bne.n	80070a4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007098:	893b      	ldrh	r3, [r7, #8]
 800709a:	b2da      	uxtb	r2, r3
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	611a      	str	r2, [r3, #16]
 80070a2:	e021      	b.n	80070e8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80070a4:	893b      	ldrh	r3, [r7, #8]
 80070a6:	0a1b      	lsrs	r3, r3, #8
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	b2da      	uxtb	r2, r3
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80070b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070b4:	6a39      	ldr	r1, [r7, #32]
 80070b6:	68f8      	ldr	r0, [r7, #12]
 80070b8:	f000 f9dc 	bl	8007474 <I2C_WaitOnTXEFlagUntilTimeout>
 80070bc:	4603      	mov	r3, r0
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d00d      	beq.n	80070de <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c6:	2b04      	cmp	r3, #4
 80070c8:	d107      	bne.n	80070da <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	681a      	ldr	r2, [r3, #0]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070d8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e005      	b.n	80070ea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80070de:	893b      	ldrh	r3, [r7, #8]
 80070e0:	b2da      	uxtb	r2, r3
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3718      	adds	r7, #24
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}
 80070f2:	bf00      	nop
 80070f4:	00010002 	.word	0x00010002

080070f8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b088      	sub	sp, #32
 80070fc:	af02      	add	r7, sp, #8
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	4608      	mov	r0, r1
 8007102:	4611      	mov	r1, r2
 8007104:	461a      	mov	r2, r3
 8007106:	4603      	mov	r3, r0
 8007108:	817b      	strh	r3, [r7, #10]
 800710a:	460b      	mov	r3, r1
 800710c:	813b      	strh	r3, [r7, #8]
 800710e:	4613      	mov	r3, r2
 8007110:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007120:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007130:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007134:	9300      	str	r3, [sp, #0]
 8007136:	6a3b      	ldr	r3, [r7, #32]
 8007138:	2200      	movs	r2, #0
 800713a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800713e:	68f8      	ldr	r0, [r7, #12]
 8007140:	f000 f8c2 	bl	80072c8 <I2C_WaitOnFlagUntilTimeout>
 8007144:	4603      	mov	r3, r0
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00d      	beq.n	8007166 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007154:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007158:	d103      	bne.n	8007162 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007160:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007162:	2303      	movs	r3, #3
 8007164:	e0aa      	b.n	80072bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007166:	897b      	ldrh	r3, [r7, #10]
 8007168:	b2db      	uxtb	r3, r3
 800716a:	461a      	mov	r2, r3
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007174:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007178:	6a3a      	ldr	r2, [r7, #32]
 800717a:	4952      	ldr	r1, [pc, #328]	; (80072c4 <I2C_RequestMemoryRead+0x1cc>)
 800717c:	68f8      	ldr	r0, [r7, #12]
 800717e:	f000 f8fa 	bl	8007376 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007182:	4603      	mov	r3, r0
 8007184:	2b00      	cmp	r3, #0
 8007186:	d001      	beq.n	800718c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	e097      	b.n	80072bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800718c:	2300      	movs	r3, #0
 800718e:	617b      	str	r3, [r7, #20]
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	695b      	ldr	r3, [r3, #20]
 8007196:	617b      	str	r3, [r7, #20]
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	699b      	ldr	r3, [r3, #24]
 800719e:	617b      	str	r3, [r7, #20]
 80071a0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071a4:	6a39      	ldr	r1, [r7, #32]
 80071a6:	68f8      	ldr	r0, [r7, #12]
 80071a8:	f000 f964 	bl	8007474 <I2C_WaitOnTXEFlagUntilTimeout>
 80071ac:	4603      	mov	r3, r0
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d00d      	beq.n	80071ce <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b6:	2b04      	cmp	r3, #4
 80071b8:	d107      	bne.n	80071ca <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	681a      	ldr	r2, [r3, #0]
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071c8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e076      	b.n	80072bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80071ce:	88fb      	ldrh	r3, [r7, #6]
 80071d0:	2b01      	cmp	r3, #1
 80071d2:	d105      	bne.n	80071e0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80071d4:	893b      	ldrh	r3, [r7, #8]
 80071d6:	b2da      	uxtb	r2, r3
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	611a      	str	r2, [r3, #16]
 80071de:	e021      	b.n	8007224 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80071e0:	893b      	ldrh	r3, [r7, #8]
 80071e2:	0a1b      	lsrs	r3, r3, #8
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	b2da      	uxtb	r2, r3
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071f0:	6a39      	ldr	r1, [r7, #32]
 80071f2:	68f8      	ldr	r0, [r7, #12]
 80071f4:	f000 f93e 	bl	8007474 <I2C_WaitOnTXEFlagUntilTimeout>
 80071f8:	4603      	mov	r3, r0
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d00d      	beq.n	800721a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007202:	2b04      	cmp	r3, #4
 8007204:	d107      	bne.n	8007216 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	681a      	ldr	r2, [r3, #0]
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007214:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007216:	2301      	movs	r3, #1
 8007218:	e050      	b.n	80072bc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800721a:	893b      	ldrh	r3, [r7, #8]
 800721c:	b2da      	uxtb	r2, r3
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007224:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007226:	6a39      	ldr	r1, [r7, #32]
 8007228:	68f8      	ldr	r0, [r7, #12]
 800722a:	f000 f923 	bl	8007474 <I2C_WaitOnTXEFlagUntilTimeout>
 800722e:	4603      	mov	r3, r0
 8007230:	2b00      	cmp	r3, #0
 8007232:	d00d      	beq.n	8007250 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007238:	2b04      	cmp	r3, #4
 800723a:	d107      	bne.n	800724c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800724a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e035      	b.n	80072bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800725e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007262:	9300      	str	r3, [sp, #0]
 8007264:	6a3b      	ldr	r3, [r7, #32]
 8007266:	2200      	movs	r2, #0
 8007268:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800726c:	68f8      	ldr	r0, [r7, #12]
 800726e:	f000 f82b 	bl	80072c8 <I2C_WaitOnFlagUntilTimeout>
 8007272:	4603      	mov	r3, r0
 8007274:	2b00      	cmp	r3, #0
 8007276:	d00d      	beq.n	8007294 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007282:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007286:	d103      	bne.n	8007290 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800728e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007290:	2303      	movs	r3, #3
 8007292:	e013      	b.n	80072bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007294:	897b      	ldrh	r3, [r7, #10]
 8007296:	b2db      	uxtb	r3, r3
 8007298:	f043 0301 	orr.w	r3, r3, #1
 800729c:	b2da      	uxtb	r2, r3
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80072a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a6:	6a3a      	ldr	r2, [r7, #32]
 80072a8:	4906      	ldr	r1, [pc, #24]	; (80072c4 <I2C_RequestMemoryRead+0x1cc>)
 80072aa:	68f8      	ldr	r0, [r7, #12]
 80072ac:	f000 f863 	bl	8007376 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80072b0:	4603      	mov	r3, r0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d001      	beq.n	80072ba <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80072b6:	2301      	movs	r3, #1
 80072b8:	e000      	b.n	80072bc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80072ba:	2300      	movs	r3, #0
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3718      	adds	r7, #24
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}
 80072c4:	00010002 	.word	0x00010002

080072c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b084      	sub	sp, #16
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	60f8      	str	r0, [r7, #12]
 80072d0:	60b9      	str	r1, [r7, #8]
 80072d2:	603b      	str	r3, [r7, #0]
 80072d4:	4613      	mov	r3, r2
 80072d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80072d8:	e025      	b.n	8007326 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072e0:	d021      	beq.n	8007326 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072e2:	f7fe fa9f 	bl	8005824 <HAL_GetTick>
 80072e6:	4602      	mov	r2, r0
 80072e8:	69bb      	ldr	r3, [r7, #24]
 80072ea:	1ad3      	subs	r3, r2, r3
 80072ec:	683a      	ldr	r2, [r7, #0]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d302      	bcc.n	80072f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d116      	bne.n	8007326 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2200      	movs	r2, #0
 80072fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2220      	movs	r2, #32
 8007302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2200      	movs	r2, #0
 800730a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007312:	f043 0220 	orr.w	r2, r3, #32
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	e023      	b.n	800736e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	0c1b      	lsrs	r3, r3, #16
 800732a:	b2db      	uxtb	r3, r3
 800732c:	2b01      	cmp	r3, #1
 800732e:	d10d      	bne.n	800734c <I2C_WaitOnFlagUntilTimeout+0x84>
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	695b      	ldr	r3, [r3, #20]
 8007336:	43da      	mvns	r2, r3
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	4013      	ands	r3, r2
 800733c:	b29b      	uxth	r3, r3
 800733e:	2b00      	cmp	r3, #0
 8007340:	bf0c      	ite	eq
 8007342:	2301      	moveq	r3, #1
 8007344:	2300      	movne	r3, #0
 8007346:	b2db      	uxtb	r3, r3
 8007348:	461a      	mov	r2, r3
 800734a:	e00c      	b.n	8007366 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	699b      	ldr	r3, [r3, #24]
 8007352:	43da      	mvns	r2, r3
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	4013      	ands	r3, r2
 8007358:	b29b      	uxth	r3, r3
 800735a:	2b00      	cmp	r3, #0
 800735c:	bf0c      	ite	eq
 800735e:	2301      	moveq	r3, #1
 8007360:	2300      	movne	r3, #0
 8007362:	b2db      	uxtb	r3, r3
 8007364:	461a      	mov	r2, r3
 8007366:	79fb      	ldrb	r3, [r7, #7]
 8007368:	429a      	cmp	r2, r3
 800736a:	d0b6      	beq.n	80072da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800736c:	2300      	movs	r3, #0
}
 800736e:	4618      	mov	r0, r3
 8007370:	3710      	adds	r7, #16
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}

08007376 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007376:	b580      	push	{r7, lr}
 8007378:	b084      	sub	sp, #16
 800737a:	af00      	add	r7, sp, #0
 800737c:	60f8      	str	r0, [r7, #12]
 800737e:	60b9      	str	r1, [r7, #8]
 8007380:	607a      	str	r2, [r7, #4]
 8007382:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007384:	e051      	b.n	800742a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	695b      	ldr	r3, [r3, #20]
 800738c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007390:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007394:	d123      	bne.n	80073de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073a4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80073ae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2200      	movs	r2, #0
 80073b4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2220      	movs	r2, #32
 80073ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2200      	movs	r2, #0
 80073c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073ca:	f043 0204 	orr.w	r2, r3, #4
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80073da:	2301      	movs	r3, #1
 80073dc:	e046      	b.n	800746c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e4:	d021      	beq.n	800742a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073e6:	f7fe fa1d 	bl	8005824 <HAL_GetTick>
 80073ea:	4602      	mov	r2, r0
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	1ad3      	subs	r3, r2, r3
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	429a      	cmp	r2, r3
 80073f4:	d302      	bcc.n	80073fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d116      	bne.n	800742a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2200      	movs	r2, #0
 8007400:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2220      	movs	r2, #32
 8007406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2200      	movs	r2, #0
 800740e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007416:	f043 0220 	orr.w	r2, r3, #32
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2200      	movs	r2, #0
 8007422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	e020      	b.n	800746c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	0c1b      	lsrs	r3, r3, #16
 800742e:	b2db      	uxtb	r3, r3
 8007430:	2b01      	cmp	r3, #1
 8007432:	d10c      	bne.n	800744e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	695b      	ldr	r3, [r3, #20]
 800743a:	43da      	mvns	r2, r3
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	4013      	ands	r3, r2
 8007440:	b29b      	uxth	r3, r3
 8007442:	2b00      	cmp	r3, #0
 8007444:	bf14      	ite	ne
 8007446:	2301      	movne	r3, #1
 8007448:	2300      	moveq	r3, #0
 800744a:	b2db      	uxtb	r3, r3
 800744c:	e00b      	b.n	8007466 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	699b      	ldr	r3, [r3, #24]
 8007454:	43da      	mvns	r2, r3
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	4013      	ands	r3, r2
 800745a:	b29b      	uxth	r3, r3
 800745c:	2b00      	cmp	r3, #0
 800745e:	bf14      	ite	ne
 8007460:	2301      	movne	r3, #1
 8007462:	2300      	moveq	r3, #0
 8007464:	b2db      	uxtb	r3, r3
 8007466:	2b00      	cmp	r3, #0
 8007468:	d18d      	bne.n	8007386 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800746a:	2300      	movs	r3, #0
}
 800746c:	4618      	mov	r0, r3
 800746e:	3710      	adds	r7, #16
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}

08007474 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b084      	sub	sp, #16
 8007478:	af00      	add	r7, sp, #0
 800747a:	60f8      	str	r0, [r7, #12]
 800747c:	60b9      	str	r1, [r7, #8]
 800747e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007480:	e02d      	b.n	80074de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007482:	68f8      	ldr	r0, [r7, #12]
 8007484:	f000 f8ce 	bl	8007624 <I2C_IsAcknowledgeFailed>
 8007488:	4603      	mov	r3, r0
 800748a:	2b00      	cmp	r3, #0
 800748c:	d001      	beq.n	8007492 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800748e:	2301      	movs	r3, #1
 8007490:	e02d      	b.n	80074ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007498:	d021      	beq.n	80074de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800749a:	f7fe f9c3 	bl	8005824 <HAL_GetTick>
 800749e:	4602      	mov	r2, r0
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	1ad3      	subs	r3, r2, r3
 80074a4:	68ba      	ldr	r2, [r7, #8]
 80074a6:	429a      	cmp	r2, r3
 80074a8:	d302      	bcc.n	80074b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d116      	bne.n	80074de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2200      	movs	r2, #0
 80074b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2220      	movs	r2, #32
 80074ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ca:	f043 0220 	orr.w	r2, r3, #32
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2200      	movs	r2, #0
 80074d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80074da:	2301      	movs	r3, #1
 80074dc:	e007      	b.n	80074ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	695b      	ldr	r3, [r3, #20]
 80074e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074e8:	2b80      	cmp	r3, #128	; 0x80
 80074ea:	d1ca      	bne.n	8007482 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80074ec:	2300      	movs	r3, #0
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3710      	adds	r7, #16
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}

080074f6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b084      	sub	sp, #16
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	60f8      	str	r0, [r7, #12]
 80074fe:	60b9      	str	r1, [r7, #8]
 8007500:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007502:	e02d      	b.n	8007560 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007504:	68f8      	ldr	r0, [r7, #12]
 8007506:	f000 f88d 	bl	8007624 <I2C_IsAcknowledgeFailed>
 800750a:	4603      	mov	r3, r0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d001      	beq.n	8007514 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007510:	2301      	movs	r3, #1
 8007512:	e02d      	b.n	8007570 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800751a:	d021      	beq.n	8007560 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800751c:	f7fe f982 	bl	8005824 <HAL_GetTick>
 8007520:	4602      	mov	r2, r0
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	1ad3      	subs	r3, r2, r3
 8007526:	68ba      	ldr	r2, [r7, #8]
 8007528:	429a      	cmp	r2, r3
 800752a:	d302      	bcc.n	8007532 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d116      	bne.n	8007560 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2200      	movs	r2, #0
 8007536:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2220      	movs	r2, #32
 800753c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2200      	movs	r2, #0
 8007544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800754c:	f043 0220 	orr.w	r2, r3, #32
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2200      	movs	r2, #0
 8007558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800755c:	2301      	movs	r3, #1
 800755e:	e007      	b.n	8007570 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	695b      	ldr	r3, [r3, #20]
 8007566:	f003 0304 	and.w	r3, r3, #4
 800756a:	2b04      	cmp	r3, #4
 800756c:	d1ca      	bne.n	8007504 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800756e:	2300      	movs	r3, #0
}
 8007570:	4618      	mov	r0, r3
 8007572:	3710      	adds	r7, #16
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b084      	sub	sp, #16
 800757c:	af00      	add	r7, sp, #0
 800757e:	60f8      	str	r0, [r7, #12]
 8007580:	60b9      	str	r1, [r7, #8]
 8007582:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007584:	e042      	b.n	800760c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	695b      	ldr	r3, [r3, #20]
 800758c:	f003 0310 	and.w	r3, r3, #16
 8007590:	2b10      	cmp	r3, #16
 8007592:	d119      	bne.n	80075c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f06f 0210 	mvn.w	r2, #16
 800759c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2200      	movs	r2, #0
 80075a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2220      	movs	r2, #32
 80075a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2200      	movs	r2, #0
 80075b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	2200      	movs	r2, #0
 80075c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80075c4:	2301      	movs	r3, #1
 80075c6:	e029      	b.n	800761c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075c8:	f7fe f92c 	bl	8005824 <HAL_GetTick>
 80075cc:	4602      	mov	r2, r0
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	1ad3      	subs	r3, r2, r3
 80075d2:	68ba      	ldr	r2, [r7, #8]
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d302      	bcc.n	80075de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d116      	bne.n	800760c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2200      	movs	r2, #0
 80075e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2220      	movs	r2, #32
 80075e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	2200      	movs	r2, #0
 80075f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f8:	f043 0220 	orr.w	r2, r3, #32
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2200      	movs	r2, #0
 8007604:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007608:	2301      	movs	r3, #1
 800760a:	e007      	b.n	800761c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	695b      	ldr	r3, [r3, #20]
 8007612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007616:	2b40      	cmp	r3, #64	; 0x40
 8007618:	d1b5      	bne.n	8007586 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800761a:	2300      	movs	r3, #0
}
 800761c:	4618      	mov	r0, r3
 800761e:	3710      	adds	r7, #16
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007624:	b480      	push	{r7}
 8007626:	b083      	sub	sp, #12
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	695b      	ldr	r3, [r3, #20]
 8007632:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007636:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800763a:	d11b      	bne.n	8007674 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007644:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2200      	movs	r2, #0
 800764a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2220      	movs	r2, #32
 8007650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2200      	movs	r2, #0
 8007658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007660:	f043 0204 	orr.w	r2, r3, #4
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2200      	movs	r2, #0
 800766c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007670:	2301      	movs	r3, #1
 8007672:	e000      	b.n	8007676 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007674:	2300      	movs	r3, #0
}
 8007676:	4618      	mov	r0, r3
 8007678:	370c      	adds	r7, #12
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr

08007682 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007682:	b480      	push	{r7}
 8007684:	b083      	sub	sp, #12
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
 800768a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007692:	b2db      	uxtb	r3, r3
 8007694:	2b20      	cmp	r3, #32
 8007696:	d129      	bne.n	80076ec <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2224      	movs	r2, #36	; 0x24
 800769c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f022 0201 	bic.w	r2, r2, #1
 80076ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f022 0210 	bic.w	r2, r2, #16
 80076be:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	683a      	ldr	r2, [r7, #0]
 80076cc:	430a      	orrs	r2, r1
 80076ce:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	681a      	ldr	r2, [r3, #0]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f042 0201 	orr.w	r2, r2, #1
 80076de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2220      	movs	r2, #32
 80076e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80076e8:	2300      	movs	r3, #0
 80076ea:	e000      	b.n	80076ee <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80076ec:	2302      	movs	r3, #2
  }
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	370c      	adds	r7, #12
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr

080076fa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80076fa:	b480      	push	{r7}
 80076fc:	b085      	sub	sp, #20
 80076fe:	af00      	add	r7, sp, #0
 8007700:	6078      	str	r0, [r7, #4]
 8007702:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8007704:	2300      	movs	r3, #0
 8007706:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800770e:	b2db      	uxtb	r3, r3
 8007710:	2b20      	cmp	r3, #32
 8007712:	d12a      	bne.n	800776a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2224      	movs	r2, #36	; 0x24
 8007718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	681a      	ldr	r2, [r3, #0]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f022 0201 	bic.w	r2, r2, #1
 800772a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007732:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8007734:	89fb      	ldrh	r3, [r7, #14]
 8007736:	f023 030f 	bic.w	r3, r3, #15
 800773a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	b29a      	uxth	r2, r3
 8007740:	89fb      	ldrh	r3, [r7, #14]
 8007742:	4313      	orrs	r3, r2
 8007744:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	89fa      	ldrh	r2, [r7, #14]
 800774c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f042 0201 	orr.w	r2, r2, #1
 800775c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2220      	movs	r2, #32
 8007762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007766:	2300      	movs	r3, #0
 8007768:	e000      	b.n	800776c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800776a:	2302      	movs	r3, #2
  }
}
 800776c:	4618      	mov	r0, r3
 800776e:	3714      	adds	r7, #20
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr

08007778 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b086      	sub	sp, #24
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d101      	bne.n	800778a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007786:	2301      	movs	r3, #1
 8007788:	e25b      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f003 0301 	and.w	r3, r3, #1
 8007792:	2b00      	cmp	r3, #0
 8007794:	d075      	beq.n	8007882 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007796:	4ba3      	ldr	r3, [pc, #652]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 8007798:	689b      	ldr	r3, [r3, #8]
 800779a:	f003 030c 	and.w	r3, r3, #12
 800779e:	2b04      	cmp	r3, #4
 80077a0:	d00c      	beq.n	80077bc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80077a2:	4ba0      	ldr	r3, [pc, #640]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80077aa:	2b08      	cmp	r3, #8
 80077ac:	d112      	bne.n	80077d4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80077ae:	4b9d      	ldr	r3, [pc, #628]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80077b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80077ba:	d10b      	bne.n	80077d4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077bc:	4b99      	ldr	r3, [pc, #612]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d05b      	beq.n	8007880 <HAL_RCC_OscConfig+0x108>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d157      	bne.n	8007880 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80077d0:	2301      	movs	r3, #1
 80077d2:	e236      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077dc:	d106      	bne.n	80077ec <HAL_RCC_OscConfig+0x74>
 80077de:	4b91      	ldr	r3, [pc, #580]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	4a90      	ldr	r2, [pc, #576]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80077e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077e8:	6013      	str	r3, [r2, #0]
 80077ea:	e01d      	b.n	8007828 <HAL_RCC_OscConfig+0xb0>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80077f4:	d10c      	bne.n	8007810 <HAL_RCC_OscConfig+0x98>
 80077f6:	4b8b      	ldr	r3, [pc, #556]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a8a      	ldr	r2, [pc, #552]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80077fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007800:	6013      	str	r3, [r2, #0]
 8007802:	4b88      	ldr	r3, [pc, #544]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	4a87      	ldr	r2, [pc, #540]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 8007808:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800780c:	6013      	str	r3, [r2, #0]
 800780e:	e00b      	b.n	8007828 <HAL_RCC_OscConfig+0xb0>
 8007810:	4b84      	ldr	r3, [pc, #528]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4a83      	ldr	r2, [pc, #524]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 8007816:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800781a:	6013      	str	r3, [r2, #0]
 800781c:	4b81      	ldr	r3, [pc, #516]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a80      	ldr	r2, [pc, #512]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 8007822:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007826:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d013      	beq.n	8007858 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007830:	f7fd fff8 	bl	8005824 <HAL_GetTick>
 8007834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007836:	e008      	b.n	800784a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007838:	f7fd fff4 	bl	8005824 <HAL_GetTick>
 800783c:	4602      	mov	r2, r0
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	1ad3      	subs	r3, r2, r3
 8007842:	2b64      	cmp	r3, #100	; 0x64
 8007844:	d901      	bls.n	800784a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007846:	2303      	movs	r3, #3
 8007848:	e1fb      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800784a:	4b76      	ldr	r3, [pc, #472]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007852:	2b00      	cmp	r3, #0
 8007854:	d0f0      	beq.n	8007838 <HAL_RCC_OscConfig+0xc0>
 8007856:	e014      	b.n	8007882 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007858:	f7fd ffe4 	bl	8005824 <HAL_GetTick>
 800785c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800785e:	e008      	b.n	8007872 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007860:	f7fd ffe0 	bl	8005824 <HAL_GetTick>
 8007864:	4602      	mov	r2, r0
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	1ad3      	subs	r3, r2, r3
 800786a:	2b64      	cmp	r3, #100	; 0x64
 800786c:	d901      	bls.n	8007872 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800786e:	2303      	movs	r3, #3
 8007870:	e1e7      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007872:	4b6c      	ldr	r3, [pc, #432]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800787a:	2b00      	cmp	r3, #0
 800787c:	d1f0      	bne.n	8007860 <HAL_RCC_OscConfig+0xe8>
 800787e:	e000      	b.n	8007882 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007880:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f003 0302 	and.w	r3, r3, #2
 800788a:	2b00      	cmp	r3, #0
 800788c:	d063      	beq.n	8007956 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800788e:	4b65      	ldr	r3, [pc, #404]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	f003 030c 	and.w	r3, r3, #12
 8007896:	2b00      	cmp	r3, #0
 8007898:	d00b      	beq.n	80078b2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800789a:	4b62      	ldr	r3, [pc, #392]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80078a2:	2b08      	cmp	r3, #8
 80078a4:	d11c      	bne.n	80078e0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80078a6:	4b5f      	ldr	r3, [pc, #380]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d116      	bne.n	80078e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80078b2:	4b5c      	ldr	r3, [pc, #368]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f003 0302 	and.w	r3, r3, #2
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d005      	beq.n	80078ca <HAL_RCC_OscConfig+0x152>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	68db      	ldr	r3, [r3, #12]
 80078c2:	2b01      	cmp	r3, #1
 80078c4:	d001      	beq.n	80078ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80078c6:	2301      	movs	r3, #1
 80078c8:	e1bb      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078ca:	4b56      	ldr	r3, [pc, #344]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	691b      	ldr	r3, [r3, #16]
 80078d6:	00db      	lsls	r3, r3, #3
 80078d8:	4952      	ldr	r1, [pc, #328]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80078da:	4313      	orrs	r3, r2
 80078dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80078de:	e03a      	b.n	8007956 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	68db      	ldr	r3, [r3, #12]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d020      	beq.n	800792a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80078e8:	4b4f      	ldr	r3, [pc, #316]	; (8007a28 <HAL_RCC_OscConfig+0x2b0>)
 80078ea:	2201      	movs	r2, #1
 80078ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078ee:	f7fd ff99 	bl	8005824 <HAL_GetTick>
 80078f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078f4:	e008      	b.n	8007908 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80078f6:	f7fd ff95 	bl	8005824 <HAL_GetTick>
 80078fa:	4602      	mov	r2, r0
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	1ad3      	subs	r3, r2, r3
 8007900:	2b02      	cmp	r3, #2
 8007902:	d901      	bls.n	8007908 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007904:	2303      	movs	r3, #3
 8007906:	e19c      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007908:	4b46      	ldr	r3, [pc, #280]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f003 0302 	and.w	r3, r3, #2
 8007910:	2b00      	cmp	r3, #0
 8007912:	d0f0      	beq.n	80078f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007914:	4b43      	ldr	r3, [pc, #268]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	691b      	ldr	r3, [r3, #16]
 8007920:	00db      	lsls	r3, r3, #3
 8007922:	4940      	ldr	r1, [pc, #256]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 8007924:	4313      	orrs	r3, r2
 8007926:	600b      	str	r3, [r1, #0]
 8007928:	e015      	b.n	8007956 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800792a:	4b3f      	ldr	r3, [pc, #252]	; (8007a28 <HAL_RCC_OscConfig+0x2b0>)
 800792c:	2200      	movs	r2, #0
 800792e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007930:	f7fd ff78 	bl	8005824 <HAL_GetTick>
 8007934:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007936:	e008      	b.n	800794a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007938:	f7fd ff74 	bl	8005824 <HAL_GetTick>
 800793c:	4602      	mov	r2, r0
 800793e:	693b      	ldr	r3, [r7, #16]
 8007940:	1ad3      	subs	r3, r2, r3
 8007942:	2b02      	cmp	r3, #2
 8007944:	d901      	bls.n	800794a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007946:	2303      	movs	r3, #3
 8007948:	e17b      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800794a:	4b36      	ldr	r3, [pc, #216]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f003 0302 	and.w	r3, r3, #2
 8007952:	2b00      	cmp	r3, #0
 8007954:	d1f0      	bne.n	8007938 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f003 0308 	and.w	r3, r3, #8
 800795e:	2b00      	cmp	r3, #0
 8007960:	d030      	beq.n	80079c4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	695b      	ldr	r3, [r3, #20]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d016      	beq.n	8007998 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800796a:	4b30      	ldr	r3, [pc, #192]	; (8007a2c <HAL_RCC_OscConfig+0x2b4>)
 800796c:	2201      	movs	r2, #1
 800796e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007970:	f7fd ff58 	bl	8005824 <HAL_GetTick>
 8007974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007976:	e008      	b.n	800798a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007978:	f7fd ff54 	bl	8005824 <HAL_GetTick>
 800797c:	4602      	mov	r2, r0
 800797e:	693b      	ldr	r3, [r7, #16]
 8007980:	1ad3      	subs	r3, r2, r3
 8007982:	2b02      	cmp	r3, #2
 8007984:	d901      	bls.n	800798a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007986:	2303      	movs	r3, #3
 8007988:	e15b      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800798a:	4b26      	ldr	r3, [pc, #152]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 800798c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800798e:	f003 0302 	and.w	r3, r3, #2
 8007992:	2b00      	cmp	r3, #0
 8007994:	d0f0      	beq.n	8007978 <HAL_RCC_OscConfig+0x200>
 8007996:	e015      	b.n	80079c4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007998:	4b24      	ldr	r3, [pc, #144]	; (8007a2c <HAL_RCC_OscConfig+0x2b4>)
 800799a:	2200      	movs	r2, #0
 800799c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800799e:	f7fd ff41 	bl	8005824 <HAL_GetTick>
 80079a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80079a4:	e008      	b.n	80079b8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80079a6:	f7fd ff3d 	bl	8005824 <HAL_GetTick>
 80079aa:	4602      	mov	r2, r0
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	1ad3      	subs	r3, r2, r3
 80079b0:	2b02      	cmp	r3, #2
 80079b2:	d901      	bls.n	80079b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80079b4:	2303      	movs	r3, #3
 80079b6:	e144      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80079b8:	4b1a      	ldr	r3, [pc, #104]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80079ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079bc:	f003 0302 	and.w	r3, r3, #2
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d1f0      	bne.n	80079a6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 0304 	and.w	r3, r3, #4
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	f000 80a0 	beq.w	8007b12 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80079d2:	2300      	movs	r3, #0
 80079d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80079d6:	4b13      	ldr	r3, [pc, #76]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80079d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d10f      	bne.n	8007a02 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80079e2:	2300      	movs	r3, #0
 80079e4:	60bb      	str	r3, [r7, #8]
 80079e6:	4b0f      	ldr	r3, [pc, #60]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80079e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ea:	4a0e      	ldr	r2, [pc, #56]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80079ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079f0:	6413      	str	r3, [r2, #64]	; 0x40
 80079f2:	4b0c      	ldr	r3, [pc, #48]	; (8007a24 <HAL_RCC_OscConfig+0x2ac>)
 80079f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079fa:	60bb      	str	r3, [r7, #8]
 80079fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80079fe:	2301      	movs	r3, #1
 8007a00:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a02:	4b0b      	ldr	r3, [pc, #44]	; (8007a30 <HAL_RCC_OscConfig+0x2b8>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d121      	bne.n	8007a52 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007a0e:	4b08      	ldr	r3, [pc, #32]	; (8007a30 <HAL_RCC_OscConfig+0x2b8>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a07      	ldr	r2, [pc, #28]	; (8007a30 <HAL_RCC_OscConfig+0x2b8>)
 8007a14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007a1a:	f7fd ff03 	bl	8005824 <HAL_GetTick>
 8007a1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a20:	e011      	b.n	8007a46 <HAL_RCC_OscConfig+0x2ce>
 8007a22:	bf00      	nop
 8007a24:	40023800 	.word	0x40023800
 8007a28:	42470000 	.word	0x42470000
 8007a2c:	42470e80 	.word	0x42470e80
 8007a30:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a34:	f7fd fef6 	bl	8005824 <HAL_GetTick>
 8007a38:	4602      	mov	r2, r0
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	1ad3      	subs	r3, r2, r3
 8007a3e:	2b02      	cmp	r3, #2
 8007a40:	d901      	bls.n	8007a46 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007a42:	2303      	movs	r3, #3
 8007a44:	e0fd      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a46:	4b81      	ldr	r3, [pc, #516]	; (8007c4c <HAL_RCC_OscConfig+0x4d4>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d0f0      	beq.n	8007a34 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	689b      	ldr	r3, [r3, #8]
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d106      	bne.n	8007a68 <HAL_RCC_OscConfig+0x2f0>
 8007a5a:	4b7d      	ldr	r3, [pc, #500]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007a5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a5e:	4a7c      	ldr	r2, [pc, #496]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007a60:	f043 0301 	orr.w	r3, r3, #1
 8007a64:	6713      	str	r3, [r2, #112]	; 0x70
 8007a66:	e01c      	b.n	8007aa2 <HAL_RCC_OscConfig+0x32a>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	2b05      	cmp	r3, #5
 8007a6e:	d10c      	bne.n	8007a8a <HAL_RCC_OscConfig+0x312>
 8007a70:	4b77      	ldr	r3, [pc, #476]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a74:	4a76      	ldr	r2, [pc, #472]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007a76:	f043 0304 	orr.w	r3, r3, #4
 8007a7a:	6713      	str	r3, [r2, #112]	; 0x70
 8007a7c:	4b74      	ldr	r3, [pc, #464]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a80:	4a73      	ldr	r2, [pc, #460]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007a82:	f043 0301 	orr.w	r3, r3, #1
 8007a86:	6713      	str	r3, [r2, #112]	; 0x70
 8007a88:	e00b      	b.n	8007aa2 <HAL_RCC_OscConfig+0x32a>
 8007a8a:	4b71      	ldr	r3, [pc, #452]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007a8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a8e:	4a70      	ldr	r2, [pc, #448]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007a90:	f023 0301 	bic.w	r3, r3, #1
 8007a94:	6713      	str	r3, [r2, #112]	; 0x70
 8007a96:	4b6e      	ldr	r3, [pc, #440]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007a98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a9a:	4a6d      	ldr	r2, [pc, #436]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007a9c:	f023 0304 	bic.w	r3, r3, #4
 8007aa0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	689b      	ldr	r3, [r3, #8]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d015      	beq.n	8007ad6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007aaa:	f7fd febb 	bl	8005824 <HAL_GetTick>
 8007aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ab0:	e00a      	b.n	8007ac8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007ab2:	f7fd feb7 	bl	8005824 <HAL_GetTick>
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	1ad3      	subs	r3, r2, r3
 8007abc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d901      	bls.n	8007ac8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007ac4:	2303      	movs	r3, #3
 8007ac6:	e0bc      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ac8:	4b61      	ldr	r3, [pc, #388]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007acc:	f003 0302 	and.w	r3, r3, #2
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d0ee      	beq.n	8007ab2 <HAL_RCC_OscConfig+0x33a>
 8007ad4:	e014      	b.n	8007b00 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007ad6:	f7fd fea5 	bl	8005824 <HAL_GetTick>
 8007ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007adc:	e00a      	b.n	8007af4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007ade:	f7fd fea1 	bl	8005824 <HAL_GetTick>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	1ad3      	subs	r3, r2, r3
 8007ae8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d901      	bls.n	8007af4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007af0:	2303      	movs	r3, #3
 8007af2:	e0a6      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007af4:	4b56      	ldr	r3, [pc, #344]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007af8:	f003 0302 	and.w	r3, r3, #2
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d1ee      	bne.n	8007ade <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007b00:	7dfb      	ldrb	r3, [r7, #23]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	d105      	bne.n	8007b12 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b06:	4b52      	ldr	r3, [pc, #328]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b0a:	4a51      	ldr	r2, [pc, #324]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007b0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b10:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	699b      	ldr	r3, [r3, #24]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f000 8092 	beq.w	8007c40 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007b1c:	4b4c      	ldr	r3, [pc, #304]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	f003 030c 	and.w	r3, r3, #12
 8007b24:	2b08      	cmp	r3, #8
 8007b26:	d05c      	beq.n	8007be2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	699b      	ldr	r3, [r3, #24]
 8007b2c:	2b02      	cmp	r3, #2
 8007b2e:	d141      	bne.n	8007bb4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b30:	4b48      	ldr	r3, [pc, #288]	; (8007c54 <HAL_RCC_OscConfig+0x4dc>)
 8007b32:	2200      	movs	r2, #0
 8007b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b36:	f7fd fe75 	bl	8005824 <HAL_GetTick>
 8007b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b3c:	e008      	b.n	8007b50 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b3e:	f7fd fe71 	bl	8005824 <HAL_GetTick>
 8007b42:	4602      	mov	r2, r0
 8007b44:	693b      	ldr	r3, [r7, #16]
 8007b46:	1ad3      	subs	r3, r2, r3
 8007b48:	2b02      	cmp	r3, #2
 8007b4a:	d901      	bls.n	8007b50 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007b4c:	2303      	movs	r3, #3
 8007b4e:	e078      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b50:	4b3f      	ldr	r3, [pc, #252]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d1f0      	bne.n	8007b3e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	69da      	ldr	r2, [r3, #28]
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6a1b      	ldr	r3, [r3, #32]
 8007b64:	431a      	orrs	r2, r3
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b6a:	019b      	lsls	r3, r3, #6
 8007b6c:	431a      	orrs	r2, r3
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b72:	085b      	lsrs	r3, r3, #1
 8007b74:	3b01      	subs	r3, #1
 8007b76:	041b      	lsls	r3, r3, #16
 8007b78:	431a      	orrs	r2, r3
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b7e:	061b      	lsls	r3, r3, #24
 8007b80:	4933      	ldr	r1, [pc, #204]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007b82:	4313      	orrs	r3, r2
 8007b84:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007b86:	4b33      	ldr	r3, [pc, #204]	; (8007c54 <HAL_RCC_OscConfig+0x4dc>)
 8007b88:	2201      	movs	r2, #1
 8007b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b8c:	f7fd fe4a 	bl	8005824 <HAL_GetTick>
 8007b90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b92:	e008      	b.n	8007ba6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b94:	f7fd fe46 	bl	8005824 <HAL_GetTick>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	2b02      	cmp	r3, #2
 8007ba0:	d901      	bls.n	8007ba6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	e04d      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ba6:	4b2a      	ldr	r3, [pc, #168]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d0f0      	beq.n	8007b94 <HAL_RCC_OscConfig+0x41c>
 8007bb2:	e045      	b.n	8007c40 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bb4:	4b27      	ldr	r3, [pc, #156]	; (8007c54 <HAL_RCC_OscConfig+0x4dc>)
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bba:	f7fd fe33 	bl	8005824 <HAL_GetTick>
 8007bbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007bc0:	e008      	b.n	8007bd4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007bc2:	f7fd fe2f 	bl	8005824 <HAL_GetTick>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	1ad3      	subs	r3, r2, r3
 8007bcc:	2b02      	cmp	r3, #2
 8007bce:	d901      	bls.n	8007bd4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007bd0:	2303      	movs	r3, #3
 8007bd2:	e036      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007bd4:	4b1e      	ldr	r3, [pc, #120]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d1f0      	bne.n	8007bc2 <HAL_RCC_OscConfig+0x44a>
 8007be0:	e02e      	b.n	8007c40 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	699b      	ldr	r3, [r3, #24]
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	d101      	bne.n	8007bee <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007bea:	2301      	movs	r3, #1
 8007bec:	e029      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007bee:	4b18      	ldr	r3, [pc, #96]	; (8007c50 <HAL_RCC_OscConfig+0x4d8>)
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	69db      	ldr	r3, [r3, #28]
 8007bfe:	429a      	cmp	r2, r3
 8007c00:	d11c      	bne.n	8007c3c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d115      	bne.n	8007c3c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007c10:	68fa      	ldr	r2, [r7, #12]
 8007c12:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007c16:	4013      	ands	r3, r2
 8007c18:	687a      	ldr	r2, [r7, #4]
 8007c1a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d10d      	bne.n	8007c3c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	d106      	bne.n	8007c3c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d001      	beq.n	8007c40 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	e000      	b.n	8007c42 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8007c40:	2300      	movs	r3, #0
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3718      	adds	r7, #24
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}
 8007c4a:	bf00      	nop
 8007c4c:	40007000 	.word	0x40007000
 8007c50:	40023800 	.word	0x40023800
 8007c54:	42470060 	.word	0x42470060

08007c58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d101      	bne.n	8007c6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007c68:	2301      	movs	r3, #1
 8007c6a:	e0cc      	b.n	8007e06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007c6c:	4b68      	ldr	r3, [pc, #416]	; (8007e10 <HAL_RCC_ClockConfig+0x1b8>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f003 030f 	and.w	r3, r3, #15
 8007c74:	683a      	ldr	r2, [r7, #0]
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d90c      	bls.n	8007c94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c7a:	4b65      	ldr	r3, [pc, #404]	; (8007e10 <HAL_RCC_ClockConfig+0x1b8>)
 8007c7c:	683a      	ldr	r2, [r7, #0]
 8007c7e:	b2d2      	uxtb	r2, r2
 8007c80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c82:	4b63      	ldr	r3, [pc, #396]	; (8007e10 <HAL_RCC_ClockConfig+0x1b8>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f003 030f 	and.w	r3, r3, #15
 8007c8a:	683a      	ldr	r2, [r7, #0]
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d001      	beq.n	8007c94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007c90:	2301      	movs	r3, #1
 8007c92:	e0b8      	b.n	8007e06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f003 0302 	and.w	r3, r3, #2
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d020      	beq.n	8007ce2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f003 0304 	and.w	r3, r3, #4
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d005      	beq.n	8007cb8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007cac:	4b59      	ldr	r3, [pc, #356]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	4a58      	ldr	r2, [pc, #352]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007cb2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007cb6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f003 0308 	and.w	r3, r3, #8
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d005      	beq.n	8007cd0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007cc4:	4b53      	ldr	r3, [pc, #332]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007cc6:	689b      	ldr	r3, [r3, #8]
 8007cc8:	4a52      	ldr	r2, [pc, #328]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007cca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007cce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007cd0:	4b50      	ldr	r3, [pc, #320]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	494d      	ldr	r1, [pc, #308]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f003 0301 	and.w	r3, r3, #1
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d044      	beq.n	8007d78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d107      	bne.n	8007d06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007cf6:	4b47      	ldr	r3, [pc, #284]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d119      	bne.n	8007d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	e07f      	b.n	8007e06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	2b02      	cmp	r3, #2
 8007d0c:	d003      	beq.n	8007d16 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007d12:	2b03      	cmp	r3, #3
 8007d14:	d107      	bne.n	8007d26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d16:	4b3f      	ldr	r3, [pc, #252]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d109      	bne.n	8007d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d22:	2301      	movs	r3, #1
 8007d24:	e06f      	b.n	8007e06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d26:	4b3b      	ldr	r3, [pc, #236]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f003 0302 	and.w	r3, r3, #2
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d101      	bne.n	8007d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007d32:	2301      	movs	r3, #1
 8007d34:	e067      	b.n	8007e06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007d36:	4b37      	ldr	r3, [pc, #220]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	f023 0203 	bic.w	r2, r3, #3
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	685b      	ldr	r3, [r3, #4]
 8007d42:	4934      	ldr	r1, [pc, #208]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007d44:	4313      	orrs	r3, r2
 8007d46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007d48:	f7fd fd6c 	bl	8005824 <HAL_GetTick>
 8007d4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d4e:	e00a      	b.n	8007d66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d50:	f7fd fd68 	bl	8005824 <HAL_GetTick>
 8007d54:	4602      	mov	r2, r0
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	1ad3      	subs	r3, r2, r3
 8007d5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d901      	bls.n	8007d66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007d62:	2303      	movs	r3, #3
 8007d64:	e04f      	b.n	8007e06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d66:	4b2b      	ldr	r3, [pc, #172]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	f003 020c 	and.w	r2, r3, #12
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	009b      	lsls	r3, r3, #2
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d1eb      	bne.n	8007d50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007d78:	4b25      	ldr	r3, [pc, #148]	; (8007e10 <HAL_RCC_ClockConfig+0x1b8>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f003 030f 	and.w	r3, r3, #15
 8007d80:	683a      	ldr	r2, [r7, #0]
 8007d82:	429a      	cmp	r2, r3
 8007d84:	d20c      	bcs.n	8007da0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d86:	4b22      	ldr	r3, [pc, #136]	; (8007e10 <HAL_RCC_ClockConfig+0x1b8>)
 8007d88:	683a      	ldr	r2, [r7, #0]
 8007d8a:	b2d2      	uxtb	r2, r2
 8007d8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d8e:	4b20      	ldr	r3, [pc, #128]	; (8007e10 <HAL_RCC_ClockConfig+0x1b8>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f003 030f 	and.w	r3, r3, #15
 8007d96:	683a      	ldr	r2, [r7, #0]
 8007d98:	429a      	cmp	r2, r3
 8007d9a:	d001      	beq.n	8007da0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	e032      	b.n	8007e06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f003 0304 	and.w	r3, r3, #4
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d008      	beq.n	8007dbe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007dac:	4b19      	ldr	r3, [pc, #100]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007dae:	689b      	ldr	r3, [r3, #8]
 8007db0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	68db      	ldr	r3, [r3, #12]
 8007db8:	4916      	ldr	r1, [pc, #88]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f003 0308 	and.w	r3, r3, #8
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d009      	beq.n	8007dde <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007dca:	4b12      	ldr	r3, [pc, #72]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	691b      	ldr	r3, [r3, #16]
 8007dd6:	00db      	lsls	r3, r3, #3
 8007dd8:	490e      	ldr	r1, [pc, #56]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007dde:	f000 f821 	bl	8007e24 <HAL_RCC_GetSysClockFreq>
 8007de2:	4602      	mov	r2, r0
 8007de4:	4b0b      	ldr	r3, [pc, #44]	; (8007e14 <HAL_RCC_ClockConfig+0x1bc>)
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	091b      	lsrs	r3, r3, #4
 8007dea:	f003 030f 	and.w	r3, r3, #15
 8007dee:	490a      	ldr	r1, [pc, #40]	; (8007e18 <HAL_RCC_ClockConfig+0x1c0>)
 8007df0:	5ccb      	ldrb	r3, [r1, r3]
 8007df2:	fa22 f303 	lsr.w	r3, r2, r3
 8007df6:	4a09      	ldr	r2, [pc, #36]	; (8007e1c <HAL_RCC_ClockConfig+0x1c4>)
 8007df8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007dfa:	4b09      	ldr	r3, [pc, #36]	; (8007e20 <HAL_RCC_ClockConfig+0x1c8>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f7fd fccc 	bl	800579c <HAL_InitTick>

  return HAL_OK;
 8007e04:	2300      	movs	r3, #0
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	3710      	adds	r7, #16
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}
 8007e0e:	bf00      	nop
 8007e10:	40023c00 	.word	0x40023c00
 8007e14:	40023800 	.word	0x40023800
 8007e18:	08014bf8 	.word	0x08014bf8
 8007e1c:	20000020 	.word	0x20000020
 8007e20:	20000024 	.word	0x20000024

08007e24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e24:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007e28:	b084      	sub	sp, #16
 8007e2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	607b      	str	r3, [r7, #4]
 8007e30:	2300      	movs	r3, #0
 8007e32:	60fb      	str	r3, [r7, #12]
 8007e34:	2300      	movs	r3, #0
 8007e36:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e3c:	4b67      	ldr	r3, [pc, #412]	; (8007fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007e3e:	689b      	ldr	r3, [r3, #8]
 8007e40:	f003 030c 	and.w	r3, r3, #12
 8007e44:	2b08      	cmp	r3, #8
 8007e46:	d00d      	beq.n	8007e64 <HAL_RCC_GetSysClockFreq+0x40>
 8007e48:	2b08      	cmp	r3, #8
 8007e4a:	f200 80bd 	bhi.w	8007fc8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d002      	beq.n	8007e58 <HAL_RCC_GetSysClockFreq+0x34>
 8007e52:	2b04      	cmp	r3, #4
 8007e54:	d003      	beq.n	8007e5e <HAL_RCC_GetSysClockFreq+0x3a>
 8007e56:	e0b7      	b.n	8007fc8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007e58:	4b61      	ldr	r3, [pc, #388]	; (8007fe0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007e5a:	60bb      	str	r3, [r7, #8]
       break;
 8007e5c:	e0b7      	b.n	8007fce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007e5e:	4b60      	ldr	r3, [pc, #384]	; (8007fe0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007e60:	60bb      	str	r3, [r7, #8]
      break;
 8007e62:	e0b4      	b.n	8007fce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007e64:	4b5d      	ldr	r3, [pc, #372]	; (8007fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e6c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007e6e:	4b5b      	ldr	r3, [pc, #364]	; (8007fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d04d      	beq.n	8007f16 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e7a:	4b58      	ldr	r3, [pc, #352]	; (8007fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	099b      	lsrs	r3, r3, #6
 8007e80:	461a      	mov	r2, r3
 8007e82:	f04f 0300 	mov.w	r3, #0
 8007e86:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007e8a:	f04f 0100 	mov.w	r1, #0
 8007e8e:	ea02 0800 	and.w	r8, r2, r0
 8007e92:	ea03 0901 	and.w	r9, r3, r1
 8007e96:	4640      	mov	r0, r8
 8007e98:	4649      	mov	r1, r9
 8007e9a:	f04f 0200 	mov.w	r2, #0
 8007e9e:	f04f 0300 	mov.w	r3, #0
 8007ea2:	014b      	lsls	r3, r1, #5
 8007ea4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007ea8:	0142      	lsls	r2, r0, #5
 8007eaa:	4610      	mov	r0, r2
 8007eac:	4619      	mov	r1, r3
 8007eae:	ebb0 0008 	subs.w	r0, r0, r8
 8007eb2:	eb61 0109 	sbc.w	r1, r1, r9
 8007eb6:	f04f 0200 	mov.w	r2, #0
 8007eba:	f04f 0300 	mov.w	r3, #0
 8007ebe:	018b      	lsls	r3, r1, #6
 8007ec0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007ec4:	0182      	lsls	r2, r0, #6
 8007ec6:	1a12      	subs	r2, r2, r0
 8007ec8:	eb63 0301 	sbc.w	r3, r3, r1
 8007ecc:	f04f 0000 	mov.w	r0, #0
 8007ed0:	f04f 0100 	mov.w	r1, #0
 8007ed4:	00d9      	lsls	r1, r3, #3
 8007ed6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007eda:	00d0      	lsls	r0, r2, #3
 8007edc:	4602      	mov	r2, r0
 8007ede:	460b      	mov	r3, r1
 8007ee0:	eb12 0208 	adds.w	r2, r2, r8
 8007ee4:	eb43 0309 	adc.w	r3, r3, r9
 8007ee8:	f04f 0000 	mov.w	r0, #0
 8007eec:	f04f 0100 	mov.w	r1, #0
 8007ef0:	0299      	lsls	r1, r3, #10
 8007ef2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007ef6:	0290      	lsls	r0, r2, #10
 8007ef8:	4602      	mov	r2, r0
 8007efa:	460b      	mov	r3, r1
 8007efc:	4610      	mov	r0, r2
 8007efe:	4619      	mov	r1, r3
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	461a      	mov	r2, r3
 8007f04:	f04f 0300 	mov.w	r3, #0
 8007f08:	f7f8 fece 	bl	8000ca8 <__aeabi_uldivmod>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	460b      	mov	r3, r1
 8007f10:	4613      	mov	r3, r2
 8007f12:	60fb      	str	r3, [r7, #12]
 8007f14:	e04a      	b.n	8007fac <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f16:	4b31      	ldr	r3, [pc, #196]	; (8007fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007f18:	685b      	ldr	r3, [r3, #4]
 8007f1a:	099b      	lsrs	r3, r3, #6
 8007f1c:	461a      	mov	r2, r3
 8007f1e:	f04f 0300 	mov.w	r3, #0
 8007f22:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007f26:	f04f 0100 	mov.w	r1, #0
 8007f2a:	ea02 0400 	and.w	r4, r2, r0
 8007f2e:	ea03 0501 	and.w	r5, r3, r1
 8007f32:	4620      	mov	r0, r4
 8007f34:	4629      	mov	r1, r5
 8007f36:	f04f 0200 	mov.w	r2, #0
 8007f3a:	f04f 0300 	mov.w	r3, #0
 8007f3e:	014b      	lsls	r3, r1, #5
 8007f40:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007f44:	0142      	lsls	r2, r0, #5
 8007f46:	4610      	mov	r0, r2
 8007f48:	4619      	mov	r1, r3
 8007f4a:	1b00      	subs	r0, r0, r4
 8007f4c:	eb61 0105 	sbc.w	r1, r1, r5
 8007f50:	f04f 0200 	mov.w	r2, #0
 8007f54:	f04f 0300 	mov.w	r3, #0
 8007f58:	018b      	lsls	r3, r1, #6
 8007f5a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007f5e:	0182      	lsls	r2, r0, #6
 8007f60:	1a12      	subs	r2, r2, r0
 8007f62:	eb63 0301 	sbc.w	r3, r3, r1
 8007f66:	f04f 0000 	mov.w	r0, #0
 8007f6a:	f04f 0100 	mov.w	r1, #0
 8007f6e:	00d9      	lsls	r1, r3, #3
 8007f70:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007f74:	00d0      	lsls	r0, r2, #3
 8007f76:	4602      	mov	r2, r0
 8007f78:	460b      	mov	r3, r1
 8007f7a:	1912      	adds	r2, r2, r4
 8007f7c:	eb45 0303 	adc.w	r3, r5, r3
 8007f80:	f04f 0000 	mov.w	r0, #0
 8007f84:	f04f 0100 	mov.w	r1, #0
 8007f88:	0299      	lsls	r1, r3, #10
 8007f8a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007f8e:	0290      	lsls	r0, r2, #10
 8007f90:	4602      	mov	r2, r0
 8007f92:	460b      	mov	r3, r1
 8007f94:	4610      	mov	r0, r2
 8007f96:	4619      	mov	r1, r3
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	f04f 0300 	mov.w	r3, #0
 8007fa0:	f7f8 fe82 	bl	8000ca8 <__aeabi_uldivmod>
 8007fa4:	4602      	mov	r2, r0
 8007fa6:	460b      	mov	r3, r1
 8007fa8:	4613      	mov	r3, r2
 8007faa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007fac:	4b0b      	ldr	r3, [pc, #44]	; (8007fdc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	0c1b      	lsrs	r3, r3, #16
 8007fb2:	f003 0303 	and.w	r3, r3, #3
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	005b      	lsls	r3, r3, #1
 8007fba:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007fbc:	68fa      	ldr	r2, [r7, #12]
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fc4:	60bb      	str	r3, [r7, #8]
      break;
 8007fc6:	e002      	b.n	8007fce <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007fc8:	4b05      	ldr	r3, [pc, #20]	; (8007fe0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007fca:	60bb      	str	r3, [r7, #8]
      break;
 8007fcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007fce:	68bb      	ldr	r3, [r7, #8]
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3710      	adds	r7, #16
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007fda:	bf00      	nop
 8007fdc:	40023800 	.word	0x40023800
 8007fe0:	00f42400 	.word	0x00f42400

08007fe4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007fe8:	4b03      	ldr	r3, [pc, #12]	; (8007ff8 <HAL_RCC_GetHCLKFreq+0x14>)
 8007fea:	681b      	ldr	r3, [r3, #0]
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr
 8007ff6:	bf00      	nop
 8007ff8:	20000020 	.word	0x20000020

08007ffc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008000:	f7ff fff0 	bl	8007fe4 <HAL_RCC_GetHCLKFreq>
 8008004:	4602      	mov	r2, r0
 8008006:	4b05      	ldr	r3, [pc, #20]	; (800801c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	0a9b      	lsrs	r3, r3, #10
 800800c:	f003 0307 	and.w	r3, r3, #7
 8008010:	4903      	ldr	r1, [pc, #12]	; (8008020 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008012:	5ccb      	ldrb	r3, [r1, r3]
 8008014:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008018:	4618      	mov	r0, r3
 800801a:	bd80      	pop	{r7, pc}
 800801c:	40023800 	.word	0x40023800
 8008020:	08014c08 	.word	0x08014c08

08008024 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008028:	f7ff ffdc 	bl	8007fe4 <HAL_RCC_GetHCLKFreq>
 800802c:	4602      	mov	r2, r0
 800802e:	4b05      	ldr	r3, [pc, #20]	; (8008044 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008030:	689b      	ldr	r3, [r3, #8]
 8008032:	0b5b      	lsrs	r3, r3, #13
 8008034:	f003 0307 	and.w	r3, r3, #7
 8008038:	4903      	ldr	r1, [pc, #12]	; (8008048 <HAL_RCC_GetPCLK2Freq+0x24>)
 800803a:	5ccb      	ldrb	r3, [r1, r3]
 800803c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008040:	4618      	mov	r0, r3
 8008042:	bd80      	pop	{r7, pc}
 8008044:	40023800 	.word	0x40023800
 8008048:	08014c08 	.word	0x08014c08

0800804c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b086      	sub	sp, #24
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008054:	2300      	movs	r3, #0
 8008056:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008058:	2300      	movs	r3, #0
 800805a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f003 0301 	and.w	r3, r3, #1
 8008064:	2b00      	cmp	r3, #0
 8008066:	d10b      	bne.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008070:	2b00      	cmp	r3, #0
 8008072:	d105      	bne.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800807c:	2b00      	cmp	r3, #0
 800807e:	d075      	beq.n	800816c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008080:	4bad      	ldr	r3, [pc, #692]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8008082:	2200      	movs	r2, #0
 8008084:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008086:	f7fd fbcd 	bl	8005824 <HAL_GetTick>
 800808a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800808c:	e008      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800808e:	f7fd fbc9 	bl	8005824 <HAL_GetTick>
 8008092:	4602      	mov	r2, r0
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	1ad3      	subs	r3, r2, r3
 8008098:	2b02      	cmp	r3, #2
 800809a:	d901      	bls.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800809c:	2303      	movs	r3, #3
 800809e:	e18b      	b.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80080a0:	4ba6      	ldr	r3, [pc, #664]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d1f0      	bne.n	800808e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f003 0301 	and.w	r3, r3, #1
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d009      	beq.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	019a      	lsls	r2, r3, #6
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	689b      	ldr	r3, [r3, #8]
 80080c2:	071b      	lsls	r3, r3, #28
 80080c4:	499d      	ldr	r1, [pc, #628]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80080c6:	4313      	orrs	r3, r2
 80080c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f003 0302 	and.w	r3, r3, #2
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d01f      	beq.n	8008118 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80080d8:	4b98      	ldr	r3, [pc, #608]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80080da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80080de:	0f1b      	lsrs	r3, r3, #28
 80080e0:	f003 0307 	and.w	r3, r3, #7
 80080e4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	019a      	lsls	r2, r3, #6
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	68db      	ldr	r3, [r3, #12]
 80080f0:	061b      	lsls	r3, r3, #24
 80080f2:	431a      	orrs	r2, r3
 80080f4:	693b      	ldr	r3, [r7, #16]
 80080f6:	071b      	lsls	r3, r3, #28
 80080f8:	4990      	ldr	r1, [pc, #576]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80080fa:	4313      	orrs	r3, r2
 80080fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008100:	4b8e      	ldr	r3, [pc, #568]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008102:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008106:	f023 021f 	bic.w	r2, r3, #31
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	69db      	ldr	r3, [r3, #28]
 800810e:	3b01      	subs	r3, #1
 8008110:	498a      	ldr	r1, [pc, #552]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008112:	4313      	orrs	r3, r2
 8008114:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00d      	beq.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	019a      	lsls	r2, r3, #6
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	68db      	ldr	r3, [r3, #12]
 800812e:	061b      	lsls	r3, r3, #24
 8008130:	431a      	orrs	r2, r3
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	689b      	ldr	r3, [r3, #8]
 8008136:	071b      	lsls	r3, r3, #28
 8008138:	4980      	ldr	r1, [pc, #512]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800813a:	4313      	orrs	r3, r2
 800813c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008140:	4b7d      	ldr	r3, [pc, #500]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8008142:	2201      	movs	r2, #1
 8008144:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008146:	f7fd fb6d 	bl	8005824 <HAL_GetTick>
 800814a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800814c:	e008      	b.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800814e:	f7fd fb69 	bl	8005824 <HAL_GetTick>
 8008152:	4602      	mov	r2, r0
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	1ad3      	subs	r3, r2, r3
 8008158:	2b02      	cmp	r3, #2
 800815a:	d901      	bls.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800815c:	2303      	movs	r3, #3
 800815e:	e12b      	b.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008160:	4b76      	ldr	r3, [pc, #472]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008168:	2b00      	cmp	r3, #0
 800816a:	d0f0      	beq.n	800814e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f003 0304 	and.w	r3, r3, #4
 8008174:	2b00      	cmp	r3, #0
 8008176:	d105      	bne.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8008180:	2b00      	cmp	r3, #0
 8008182:	d079      	beq.n	8008278 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008184:	4b6e      	ldr	r3, [pc, #440]	; (8008340 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8008186:	2200      	movs	r2, #0
 8008188:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800818a:	f7fd fb4b 	bl	8005824 <HAL_GetTick>
 800818e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008190:	e008      	b.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008192:	f7fd fb47 	bl	8005824 <HAL_GetTick>
 8008196:	4602      	mov	r2, r0
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	1ad3      	subs	r3, r2, r3
 800819c:	2b02      	cmp	r3, #2
 800819e:	d901      	bls.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80081a0:	2303      	movs	r3, #3
 80081a2:	e109      	b.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80081a4:	4b65      	ldr	r3, [pc, #404]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80081ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80081b0:	d0ef      	beq.n	8008192 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f003 0304 	and.w	r3, r3, #4
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d020      	beq.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80081be:	4b5f      	ldr	r3, [pc, #380]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80081c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081c4:	0f1b      	lsrs	r3, r3, #28
 80081c6:	f003 0307 	and.w	r3, r3, #7
 80081ca:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	691b      	ldr	r3, [r3, #16]
 80081d0:	019a      	lsls	r2, r3, #6
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	695b      	ldr	r3, [r3, #20]
 80081d6:	061b      	lsls	r3, r3, #24
 80081d8:	431a      	orrs	r2, r3
 80081da:	693b      	ldr	r3, [r7, #16]
 80081dc:	071b      	lsls	r3, r3, #28
 80081de:	4957      	ldr	r1, [pc, #348]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80081e0:	4313      	orrs	r3, r2
 80081e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80081e6:	4b55      	ldr	r3, [pc, #340]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80081e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80081ec:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6a1b      	ldr	r3, [r3, #32]
 80081f4:	3b01      	subs	r3, #1
 80081f6:	021b      	lsls	r3, r3, #8
 80081f8:	4950      	ldr	r1, [pc, #320]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80081fa:	4313      	orrs	r3, r2
 80081fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f003 0308 	and.w	r3, r3, #8
 8008208:	2b00      	cmp	r3, #0
 800820a:	d01e      	beq.n	800824a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800820c:	4b4b      	ldr	r3, [pc, #300]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800820e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008212:	0e1b      	lsrs	r3, r3, #24
 8008214:	f003 030f 	and.w	r3, r3, #15
 8008218:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	691b      	ldr	r3, [r3, #16]
 800821e:	019a      	lsls	r2, r3, #6
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	061b      	lsls	r3, r3, #24
 8008224:	431a      	orrs	r2, r3
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	699b      	ldr	r3, [r3, #24]
 800822a:	071b      	lsls	r3, r3, #28
 800822c:	4943      	ldr	r1, [pc, #268]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800822e:	4313      	orrs	r3, r2
 8008230:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008234:	4b41      	ldr	r3, [pc, #260]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008236:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800823a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008242:	493e      	ldr	r1, [pc, #248]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008244:	4313      	orrs	r3, r2
 8008246:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800824a:	4b3d      	ldr	r3, [pc, #244]	; (8008340 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800824c:	2201      	movs	r2, #1
 800824e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008250:	f7fd fae8 	bl	8005824 <HAL_GetTick>
 8008254:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008256:	e008      	b.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8008258:	f7fd fae4 	bl	8005824 <HAL_GetTick>
 800825c:	4602      	mov	r2, r0
 800825e:	697b      	ldr	r3, [r7, #20]
 8008260:	1ad3      	subs	r3, r2, r3
 8008262:	2b02      	cmp	r3, #2
 8008264:	d901      	bls.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008266:	2303      	movs	r3, #3
 8008268:	e0a6      	b.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800826a:	4b34      	ldr	r3, [pc, #208]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008272:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008276:	d1ef      	bne.n	8008258 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f003 0320 	and.w	r3, r3, #32
 8008280:	2b00      	cmp	r3, #0
 8008282:	f000 808d 	beq.w	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008286:	2300      	movs	r3, #0
 8008288:	60fb      	str	r3, [r7, #12]
 800828a:	4b2c      	ldr	r3, [pc, #176]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800828c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800828e:	4a2b      	ldr	r2, [pc, #172]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008290:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008294:	6413      	str	r3, [r2, #64]	; 0x40
 8008296:	4b29      	ldr	r3, [pc, #164]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800829a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800829e:	60fb      	str	r3, [r7, #12]
 80082a0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80082a2:	4b28      	ldr	r3, [pc, #160]	; (8008344 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4a27      	ldr	r2, [pc, #156]	; (8008344 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80082a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082ac:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80082ae:	f7fd fab9 	bl	8005824 <HAL_GetTick>
 80082b2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80082b4:	e008      	b.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80082b6:	f7fd fab5 	bl	8005824 <HAL_GetTick>
 80082ba:	4602      	mov	r2, r0
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	1ad3      	subs	r3, r2, r3
 80082c0:	2b02      	cmp	r3, #2
 80082c2:	d901      	bls.n	80082c8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 80082c4:	2303      	movs	r3, #3
 80082c6:	e077      	b.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80082c8:	4b1e      	ldr	r3, [pc, #120]	; (8008344 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d0f0      	beq.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80082d4:	4b19      	ldr	r3, [pc, #100]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80082d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082dc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d039      	beq.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082ec:	693a      	ldr	r2, [r7, #16]
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d032      	beq.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80082f2:	4b12      	ldr	r3, [pc, #72]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80082f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082fa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80082fc:	4b12      	ldr	r3, [pc, #72]	; (8008348 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80082fe:	2201      	movs	r2, #1
 8008300:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008302:	4b11      	ldr	r3, [pc, #68]	; (8008348 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8008304:	2200      	movs	r2, #0
 8008306:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008308:	4a0c      	ldr	r2, [pc, #48]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800830e:	4b0b      	ldr	r3, [pc, #44]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8008310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008312:	f003 0301 	and.w	r3, r3, #1
 8008316:	2b01      	cmp	r3, #1
 8008318:	d11e      	bne.n	8008358 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800831a:	f7fd fa83 	bl	8005824 <HAL_GetTick>
 800831e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008320:	e014      	b.n	800834c <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008322:	f7fd fa7f 	bl	8005824 <HAL_GetTick>
 8008326:	4602      	mov	r2, r0
 8008328:	697b      	ldr	r3, [r7, #20]
 800832a:	1ad3      	subs	r3, r2, r3
 800832c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008330:	4293      	cmp	r3, r2
 8008332:	d90b      	bls.n	800834c <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8008334:	2303      	movs	r3, #3
 8008336:	e03f      	b.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8008338:	42470068 	.word	0x42470068
 800833c:	40023800 	.word	0x40023800
 8008340:	42470070 	.word	0x42470070
 8008344:	40007000 	.word	0x40007000
 8008348:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800834c:	4b1c      	ldr	r3, [pc, #112]	; (80083c0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800834e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008350:	f003 0302 	and.w	r3, r3, #2
 8008354:	2b00      	cmp	r3, #0
 8008356:	d0e4      	beq.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800835c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008360:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008364:	d10d      	bne.n	8008382 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8008366:	4b16      	ldr	r3, [pc, #88]	; (80083c0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008372:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008376:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800837a:	4911      	ldr	r1, [pc, #68]	; (80083c0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800837c:	4313      	orrs	r3, r2
 800837e:	608b      	str	r3, [r1, #8]
 8008380:	e005      	b.n	800838e <HAL_RCCEx_PeriphCLKConfig+0x342>
 8008382:	4b0f      	ldr	r3, [pc, #60]	; (80083c0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	4a0e      	ldr	r2, [pc, #56]	; (80083c0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008388:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800838c:	6093      	str	r3, [r2, #8]
 800838e:	4b0c      	ldr	r3, [pc, #48]	; (80083c0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008390:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008396:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800839a:	4909      	ldr	r1, [pc, #36]	; (80083c0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800839c:	4313      	orrs	r3, r2
 800839e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f003 0310 	and.w	r3, r3, #16
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d004      	beq.n	80083b6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80083b2:	4b04      	ldr	r3, [pc, #16]	; (80083c4 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80083b4:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80083b6:	2300      	movs	r3, #0
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3718      	adds	r7, #24
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}
 80083c0:	40023800 	.word	0x40023800
 80083c4:	424711e0 	.word	0x424711e0

080083c8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b082      	sub	sp, #8
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d101      	bne.n	80083da <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80083d6:	2301      	movs	r3, #1
 80083d8:	e083      	b.n	80084e2 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	7f5b      	ldrb	r3, [r3, #29]
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d105      	bne.n	80083f0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2200      	movs	r2, #0
 80083e8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f7fb fb7a 	bl	8003ae4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2202      	movs	r2, #2
 80083f4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	22ca      	movs	r2, #202	; 0xca
 80083fc:	625a      	str	r2, [r3, #36]	; 0x24
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	2253      	movs	r2, #83	; 0x53
 8008404:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 faa8 	bl	800895c <RTC_EnterInitMode>
 800840c:	4603      	mov	r3, r0
 800840e:	2b00      	cmp	r3, #0
 8008410:	d008      	beq.n	8008424 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	22ff      	movs	r2, #255	; 0xff
 8008418:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2204      	movs	r2, #4
 800841e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8008420:	2301      	movs	r3, #1
 8008422:	e05e      	b.n	80084e2 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	689b      	ldr	r3, [r3, #8]
 800842a:	687a      	ldr	r2, [r7, #4]
 800842c:	6812      	ldr	r2, [r2, #0]
 800842e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008432:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008436:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	6899      	ldr	r1, [r3, #8]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	685a      	ldr	r2, [r3, #4]
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	691b      	ldr	r3, [r3, #16]
 8008446:	431a      	orrs	r2, r3
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	695b      	ldr	r3, [r3, #20]
 800844c:	431a      	orrs	r2, r3
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	430a      	orrs	r2, r1
 8008454:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	687a      	ldr	r2, [r7, #4]
 800845c:	68d2      	ldr	r2, [r2, #12]
 800845e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	6919      	ldr	r1, [r3, #16]
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	689b      	ldr	r3, [r3, #8]
 800846a:	041a      	lsls	r2, r3, #16
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	430a      	orrs	r2, r1
 8008472:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	68da      	ldr	r2, [r3, #12]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008482:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	689b      	ldr	r3, [r3, #8]
 800848a:	f003 0320 	and.w	r3, r3, #32
 800848e:	2b00      	cmp	r3, #0
 8008490:	d10e      	bne.n	80084b0 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 fa3a 	bl	800890c <HAL_RTC_WaitForSynchro>
 8008498:	4603      	mov	r3, r0
 800849a:	2b00      	cmp	r3, #0
 800849c:	d008      	beq.n	80084b0 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	22ff      	movs	r2, #255	; 0xff
 80084a4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2204      	movs	r2, #4
 80084aa:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80084ac:	2301      	movs	r3, #1
 80084ae:	e018      	b.n	80084e2 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80084be:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	699a      	ldr	r2, [r3, #24]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	430a      	orrs	r2, r1
 80084d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	22ff      	movs	r2, #255	; 0xff
 80084d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2201      	movs	r2, #1
 80084de:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80084e0:	2300      	movs	r3, #0
  }
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3708      	adds	r7, #8
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}

080084ea <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80084ea:	b590      	push	{r4, r7, lr}
 80084ec:	b087      	sub	sp, #28
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	60f8      	str	r0, [r7, #12]
 80084f2:	60b9      	str	r1, [r7, #8]
 80084f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80084f6:	2300      	movs	r3, #0
 80084f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	7f1b      	ldrb	r3, [r3, #28]
 80084fe:	2b01      	cmp	r3, #1
 8008500:	d101      	bne.n	8008506 <HAL_RTC_SetTime+0x1c>
 8008502:	2302      	movs	r3, #2
 8008504:	e0aa      	b.n	800865c <HAL_RTC_SetTime+0x172>
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2201      	movs	r2, #1
 800850a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2202      	movs	r2, #2
 8008510:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d126      	bne.n	8008566 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008522:	2b00      	cmp	r3, #0
 8008524:	d102      	bne.n	800852c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	2200      	movs	r2, #0
 800852a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	781b      	ldrb	r3, [r3, #0]
 8008530:	4618      	mov	r0, r3
 8008532:	f000 fa3f 	bl	80089b4 <RTC_ByteToBcd2>
 8008536:	4603      	mov	r3, r0
 8008538:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	785b      	ldrb	r3, [r3, #1]
 800853e:	4618      	mov	r0, r3
 8008540:	f000 fa38 	bl	80089b4 <RTC_ByteToBcd2>
 8008544:	4603      	mov	r3, r0
 8008546:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8008548:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	789b      	ldrb	r3, [r3, #2]
 800854e:	4618      	mov	r0, r3
 8008550:	f000 fa30 	bl	80089b4 <RTC_ByteToBcd2>
 8008554:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8008556:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	78db      	ldrb	r3, [r3, #3]
 800855e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8008560:	4313      	orrs	r3, r2
 8008562:	617b      	str	r3, [r7, #20]
 8008564:	e018      	b.n	8008598 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008570:	2b00      	cmp	r3, #0
 8008572:	d102      	bne.n	800857a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	2200      	movs	r2, #0
 8008578:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	785b      	ldrb	r3, [r3, #1]
 8008584:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008586:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8008588:	68ba      	ldr	r2, [r7, #8]
 800858a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800858c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	78db      	ldrb	r3, [r3, #3]
 8008592:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8008594:	4313      	orrs	r3, r2
 8008596:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	22ca      	movs	r2, #202	; 0xca
 800859e:	625a      	str	r2, [r3, #36]	; 0x24
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	2253      	movs	r2, #83	; 0x53
 80085a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80085a8:	68f8      	ldr	r0, [r7, #12]
 80085aa:	f000 f9d7 	bl	800895c <RTC_EnterInitMode>
 80085ae:	4603      	mov	r3, r0
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d00b      	beq.n	80085cc <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	22ff      	movs	r2, #255	; 0xff
 80085ba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	2204      	movs	r2, #4
 80085c0:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	2200      	movs	r2, #0
 80085c6:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	e047      	b.n	800865c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80085d6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80085da:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	689a      	ldr	r2, [r3, #8]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80085ea:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	6899      	ldr	r1, [r3, #8]
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	68da      	ldr	r2, [r3, #12]
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	691b      	ldr	r3, [r3, #16]
 80085fa:	431a      	orrs	r2, r3
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	430a      	orrs	r2, r1
 8008602:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	68da      	ldr	r2, [r3, #12]
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008612:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	f003 0320 	and.w	r3, r3, #32
 800861e:	2b00      	cmp	r3, #0
 8008620:	d111      	bne.n	8008646 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008622:	68f8      	ldr	r0, [r7, #12]
 8008624:	f000 f972 	bl	800890c <HAL_RTC_WaitForSynchro>
 8008628:	4603      	mov	r3, r0
 800862a:	2b00      	cmp	r3, #0
 800862c:	d00b      	beq.n	8008646 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	22ff      	movs	r2, #255	; 0xff
 8008634:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2204      	movs	r2, #4
 800863a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	2200      	movs	r2, #0
 8008640:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008642:	2301      	movs	r3, #1
 8008644:	e00a      	b.n	800865c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	22ff      	movs	r2, #255	; 0xff
 800864c:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	2201      	movs	r2, #1
 8008652:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2200      	movs	r2, #0
 8008658:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800865a:	2300      	movs	r3, #0
  }
}
 800865c:	4618      	mov	r0, r3
 800865e:	371c      	adds	r7, #28
 8008660:	46bd      	mov	sp, r7
 8008662:	bd90      	pop	{r4, r7, pc}

08008664 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b086      	sub	sp, #24
 8008668:	af00      	add	r7, sp, #0
 800866a:	60f8      	str	r0, [r7, #12]
 800866c:	60b9      	str	r1, [r7, #8]
 800866e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008670:	2300      	movs	r3, #0
 8008672:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	691b      	ldr	r3, [r3, #16]
 8008684:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8008696:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800869a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	0c1b      	lsrs	r3, r3, #16
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80086a6:	b2da      	uxtb	r2, r3
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	0a1b      	lsrs	r3, r3, #8
 80086b0:	b2db      	uxtb	r3, r3
 80086b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086b6:	b2da      	uxtb	r2, r3
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086c4:	b2da      	uxtb	r2, r3
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	0c1b      	lsrs	r3, r3, #16
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086d4:	b2da      	uxtb	r2, r3
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d11a      	bne.n	8008716 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	781b      	ldrb	r3, [r3, #0]
 80086e4:	4618      	mov	r0, r3
 80086e6:	f000 f983 	bl	80089f0 <RTC_Bcd2ToByte>
 80086ea:	4603      	mov	r3, r0
 80086ec:	461a      	mov	r2, r3
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	785b      	ldrb	r3, [r3, #1]
 80086f6:	4618      	mov	r0, r3
 80086f8:	f000 f97a 	bl	80089f0 <RTC_Bcd2ToByte>
 80086fc:	4603      	mov	r3, r0
 80086fe:	461a      	mov	r2, r3
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	789b      	ldrb	r3, [r3, #2]
 8008708:	4618      	mov	r0, r3
 800870a:	f000 f971 	bl	80089f0 <RTC_Bcd2ToByte>
 800870e:	4603      	mov	r3, r0
 8008710:	461a      	mov	r2, r3
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008716:	2300      	movs	r3, #0
}
 8008718:	4618      	mov	r0, r3
 800871a:	3718      	adds	r7, #24
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008720:	b590      	push	{r4, r7, lr}
 8008722:	b087      	sub	sp, #28
 8008724:	af00      	add	r7, sp, #0
 8008726:	60f8      	str	r0, [r7, #12]
 8008728:	60b9      	str	r1, [r7, #8]
 800872a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800872c:	2300      	movs	r3, #0
 800872e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	7f1b      	ldrb	r3, [r3, #28]
 8008734:	2b01      	cmp	r3, #1
 8008736:	d101      	bne.n	800873c <HAL_RTC_SetDate+0x1c>
 8008738:	2302      	movs	r3, #2
 800873a:	e094      	b.n	8008866 <HAL_RTC_SetDate+0x146>
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2201      	movs	r2, #1
 8008740:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	2202      	movs	r2, #2
 8008746:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d10e      	bne.n	800876c <HAL_RTC_SetDate+0x4c>
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	785b      	ldrb	r3, [r3, #1]
 8008752:	f003 0310 	and.w	r3, r3, #16
 8008756:	2b00      	cmp	r3, #0
 8008758:	d008      	beq.n	800876c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	785b      	ldrb	r3, [r3, #1]
 800875e:	f023 0310 	bic.w	r3, r3, #16
 8008762:	b2db      	uxtb	r3, r3
 8008764:	330a      	adds	r3, #10
 8008766:	b2da      	uxtb	r2, r3
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d11c      	bne.n	80087ac <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	78db      	ldrb	r3, [r3, #3]
 8008776:	4618      	mov	r0, r3
 8008778:	f000 f91c 	bl	80089b4 <RTC_ByteToBcd2>
 800877c:	4603      	mov	r3, r0
 800877e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	785b      	ldrb	r3, [r3, #1]
 8008784:	4618      	mov	r0, r3
 8008786:	f000 f915 	bl	80089b4 <RTC_ByteToBcd2>
 800878a:	4603      	mov	r3, r0
 800878c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800878e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	789b      	ldrb	r3, [r3, #2]
 8008794:	4618      	mov	r0, r3
 8008796:	f000 f90d 	bl	80089b4 <RTC_ByteToBcd2>
 800879a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800879c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	781b      	ldrb	r3, [r3, #0]
 80087a4:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80087a6:	4313      	orrs	r3, r2
 80087a8:	617b      	str	r3, [r7, #20]
 80087aa:	e00e      	b.n	80087ca <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	78db      	ldrb	r3, [r3, #3]
 80087b0:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	785b      	ldrb	r3, [r3, #1]
 80087b6:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80087b8:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80087ba:	68ba      	ldr	r2, [r7, #8]
 80087bc:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80087be:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	781b      	ldrb	r3, [r3, #0]
 80087c4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80087c6:	4313      	orrs	r3, r2
 80087c8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	22ca      	movs	r2, #202	; 0xca
 80087d0:	625a      	str	r2, [r3, #36]	; 0x24
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	2253      	movs	r2, #83	; 0x53
 80087d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80087da:	68f8      	ldr	r0, [r7, #12]
 80087dc:	f000 f8be 	bl	800895c <RTC_EnterInitMode>
 80087e0:	4603      	mov	r3, r0
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d00b      	beq.n	80087fe <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	22ff      	movs	r2, #255	; 0xff
 80087ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2204      	movs	r2, #4
 80087f2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2200      	movs	r2, #0
 80087f8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	e033      	b.n	8008866 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681a      	ldr	r2, [r3, #0]
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008808:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800880c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	68da      	ldr	r2, [r3, #12]
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800881c:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	689b      	ldr	r3, [r3, #8]
 8008824:	f003 0320 	and.w	r3, r3, #32
 8008828:	2b00      	cmp	r3, #0
 800882a:	d111      	bne.n	8008850 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800882c:	68f8      	ldr	r0, [r7, #12]
 800882e:	f000 f86d 	bl	800890c <HAL_RTC_WaitForSynchro>
 8008832:	4603      	mov	r3, r0
 8008834:	2b00      	cmp	r3, #0
 8008836:	d00b      	beq.n	8008850 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	22ff      	movs	r2, #255	; 0xff
 800883e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2204      	movs	r2, #4
 8008844:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	2200      	movs	r2, #0
 800884a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800884c:	2301      	movs	r3, #1
 800884e:	e00a      	b.n	8008866 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	22ff      	movs	r2, #255	; 0xff
 8008856:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	2201      	movs	r2, #1
 800885c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2200      	movs	r2, #0
 8008862:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8008864:	2300      	movs	r3, #0
  }
}
 8008866:	4618      	mov	r0, r3
 8008868:	371c      	adds	r7, #28
 800886a:	46bd      	mov	sp, r7
 800886c:	bd90      	pop	{r4, r7, pc}

0800886e <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800886e:	b580      	push	{r7, lr}
 8008870:	b086      	sub	sp, #24
 8008872:	af00      	add	r7, sp, #0
 8008874:	60f8      	str	r0, [r7, #12]
 8008876:	60b9      	str	r1, [r7, #8]
 8008878:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800887a:	2300      	movs	r3, #0
 800887c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	685b      	ldr	r3, [r3, #4]
 8008884:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008888:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800888c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	0c1b      	lsrs	r3, r3, #16
 8008892:	b2da      	uxtb	r2, r3
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8008898:	697b      	ldr	r3, [r7, #20]
 800889a:	0a1b      	lsrs	r3, r3, #8
 800889c:	b2db      	uxtb	r3, r3
 800889e:	f003 031f 	and.w	r3, r3, #31
 80088a2:	b2da      	uxtb	r2, r3
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80088b0:	b2da      	uxtb	r2, r3
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	0b5b      	lsrs	r3, r3, #13
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	f003 0307 	and.w	r3, r3, #7
 80088c0:	b2da      	uxtb	r2, r3
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d11a      	bne.n	8008902 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	78db      	ldrb	r3, [r3, #3]
 80088d0:	4618      	mov	r0, r3
 80088d2:	f000 f88d 	bl	80089f0 <RTC_Bcd2ToByte>
 80088d6:	4603      	mov	r3, r0
 80088d8:	461a      	mov	r2, r3
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	785b      	ldrb	r3, [r3, #1]
 80088e2:	4618      	mov	r0, r3
 80088e4:	f000 f884 	bl	80089f0 <RTC_Bcd2ToByte>
 80088e8:	4603      	mov	r3, r0
 80088ea:	461a      	mov	r2, r3
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	789b      	ldrb	r3, [r3, #2]
 80088f4:	4618      	mov	r0, r3
 80088f6:	f000 f87b 	bl	80089f0 <RTC_Bcd2ToByte>
 80088fa:	4603      	mov	r3, r0
 80088fc:	461a      	mov	r2, r3
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8008902:	2300      	movs	r3, #0
}
 8008904:	4618      	mov	r0, r3
 8008906:	3718      	adds	r7, #24
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}

0800890c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b084      	sub	sp, #16
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008914:	2300      	movs	r3, #0
 8008916:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	68da      	ldr	r2, [r3, #12]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008926:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008928:	f7fc ff7c 	bl	8005824 <HAL_GetTick>
 800892c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800892e:	e009      	b.n	8008944 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008930:	f7fc ff78 	bl	8005824 <HAL_GetTick>
 8008934:	4602      	mov	r2, r0
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	1ad3      	subs	r3, r2, r3
 800893a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800893e:	d901      	bls.n	8008944 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008940:	2303      	movs	r3, #3
 8008942:	e007      	b.n	8008954 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	68db      	ldr	r3, [r3, #12]
 800894a:	f003 0320 	and.w	r3, r3, #32
 800894e:	2b00      	cmp	r3, #0
 8008950:	d0ee      	beq.n	8008930 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008952:	2300      	movs	r3, #0
}
 8008954:	4618      	mov	r0, r3
 8008956:	3710      	adds	r7, #16
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}

0800895c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b084      	sub	sp, #16
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008964:	2300      	movs	r3, #0
 8008966:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	68db      	ldr	r3, [r3, #12]
 800896e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008972:	2b00      	cmp	r3, #0
 8008974:	d119      	bne.n	80089aa <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f04f 32ff 	mov.w	r2, #4294967295
 800897e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008980:	f7fc ff50 	bl	8005824 <HAL_GetTick>
 8008984:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008986:	e009      	b.n	800899c <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008988:	f7fc ff4c 	bl	8005824 <HAL_GetTick>
 800898c:	4602      	mov	r2, r0
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	1ad3      	subs	r3, r2, r3
 8008992:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008996:	d901      	bls.n	800899c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8008998:	2303      	movs	r3, #3
 800899a:	e007      	b.n	80089ac <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	68db      	ldr	r3, [r3, #12]
 80089a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d0ee      	beq.n	8008988 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80089aa:	2300      	movs	r3, #0
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3710      	adds	r7, #16
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}

080089b4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80089b4:	b480      	push	{r7}
 80089b6:	b085      	sub	sp, #20
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	4603      	mov	r3, r0
 80089bc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80089be:	2300      	movs	r3, #0
 80089c0:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80089c2:	e005      	b.n	80089d0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	3301      	adds	r3, #1
 80089c8:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80089ca:	79fb      	ldrb	r3, [r7, #7]
 80089cc:	3b0a      	subs	r3, #10
 80089ce:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80089d0:	79fb      	ldrb	r3, [r7, #7]
 80089d2:	2b09      	cmp	r3, #9
 80089d4:	d8f6      	bhi.n	80089c4 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	011b      	lsls	r3, r3, #4
 80089dc:	b2da      	uxtb	r2, r3
 80089de:	79fb      	ldrb	r3, [r7, #7]
 80089e0:	4313      	orrs	r3, r2
 80089e2:	b2db      	uxtb	r3, r3
}
 80089e4:	4618      	mov	r0, r3
 80089e6:	3714      	adds	r7, #20
 80089e8:	46bd      	mov	sp, r7
 80089ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ee:	4770      	bx	lr

080089f0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b085      	sub	sp, #20
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	4603      	mov	r3, r0
 80089f8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80089fa:	2300      	movs	r3, #0
 80089fc:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80089fe:	79fb      	ldrb	r3, [r7, #7]
 8008a00:	091b      	lsrs	r3, r3, #4
 8008a02:	b2db      	uxtb	r3, r3
 8008a04:	461a      	mov	r2, r3
 8008a06:	4613      	mov	r3, r2
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	4413      	add	r3, r2
 8008a0c:	005b      	lsls	r3, r3, #1
 8008a0e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8008a10:	79fb      	ldrb	r3, [r7, #7]
 8008a12:	f003 030f 	and.w	r3, r3, #15
 8008a16:	b2da      	uxtb	r2, r3
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	b2db      	uxtb	r3, r3
 8008a1c:	4413      	add	r3, r2
 8008a1e:	b2db      	uxtb	r3, r3
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	3714      	adds	r7, #20
 8008a24:	46bd      	mov	sp, r7
 8008a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2a:	4770      	bx	lr

08008a2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b082      	sub	sp, #8
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d101      	bne.n	8008a3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008a3a:	2301      	movs	r3, #1
 8008a3c:	e056      	b.n	8008aec <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2200      	movs	r2, #0
 8008a42:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008a4a:	b2db      	uxtb	r3, r3
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d106      	bne.n	8008a5e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2200      	movs	r2, #0
 8008a54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f7fb f859 	bl	8003b10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2202      	movs	r2, #2
 8008a62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	681a      	ldr	r2, [r3, #0]
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a74:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	685a      	ldr	r2, [r3, #4]
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	431a      	orrs	r2, r3
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	68db      	ldr	r3, [r3, #12]
 8008a84:	431a      	orrs	r2, r3
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	691b      	ldr	r3, [r3, #16]
 8008a8a:	431a      	orrs	r2, r3
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	695b      	ldr	r3, [r3, #20]
 8008a90:	431a      	orrs	r2, r3
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	699b      	ldr	r3, [r3, #24]
 8008a96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a9a:	431a      	orrs	r2, r3
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	69db      	ldr	r3, [r3, #28]
 8008aa0:	431a      	orrs	r2, r3
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6a1b      	ldr	r3, [r3, #32]
 8008aa6:	ea42 0103 	orr.w	r1, r2, r3
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	430a      	orrs	r2, r1
 8008ab4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	699b      	ldr	r3, [r3, #24]
 8008aba:	0c1b      	lsrs	r3, r3, #16
 8008abc:	f003 0104 	and.w	r1, r3, #4
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	430a      	orrs	r2, r1
 8008aca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	69da      	ldr	r2, [r3, #28]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008ada:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2201      	movs	r2, #1
 8008ae6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008aea:	2300      	movs	r3, #0
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3708      	adds	r7, #8
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b088      	sub	sp, #32
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	60f8      	str	r0, [r7, #12]
 8008afc:	60b9      	str	r1, [r7, #8]
 8008afe:	603b      	str	r3, [r7, #0]
 8008b00:	4613      	mov	r3, r2
 8008b02:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008b04:	2300      	movs	r3, #0
 8008b06:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008b0e:	2b01      	cmp	r3, #1
 8008b10:	d101      	bne.n	8008b16 <HAL_SPI_Transmit+0x22>
 8008b12:	2302      	movs	r3, #2
 8008b14:	e11e      	b.n	8008d54 <HAL_SPI_Transmit+0x260>
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	2201      	movs	r2, #1
 8008b1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b1e:	f7fc fe81 	bl	8005824 <HAL_GetTick>
 8008b22:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008b24:	88fb      	ldrh	r3, [r7, #6]
 8008b26:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008b2e:	b2db      	uxtb	r3, r3
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d002      	beq.n	8008b3a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008b34:	2302      	movs	r3, #2
 8008b36:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008b38:	e103      	b.n	8008d42 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d002      	beq.n	8008b46 <HAL_SPI_Transmit+0x52>
 8008b40:	88fb      	ldrh	r3, [r7, #6]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d102      	bne.n	8008b4c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008b46:	2301      	movs	r3, #1
 8008b48:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008b4a:	e0fa      	b.n	8008d42 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2203      	movs	r2, #3
 8008b50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	2200      	movs	r2, #0
 8008b58:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	68ba      	ldr	r2, [r7, #8]
 8008b5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	88fa      	ldrh	r2, [r7, #6]
 8008b64:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	88fa      	ldrh	r2, [r7, #6]
 8008b6a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	2200      	movs	r2, #0
 8008b76:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2200      	movs	r2, #0
 8008b82:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	2200      	movs	r2, #0
 8008b88:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	689b      	ldr	r3, [r3, #8]
 8008b8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b92:	d107      	bne.n	8008ba4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	681a      	ldr	r2, [r3, #0]
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ba2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bae:	2b40      	cmp	r3, #64	; 0x40
 8008bb0:	d007      	beq.n	8008bc2 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008bc0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	68db      	ldr	r3, [r3, #12]
 8008bc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bca:	d14b      	bne.n	8008c64 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d002      	beq.n	8008bda <HAL_SPI_Transmit+0xe6>
 8008bd4:	8afb      	ldrh	r3, [r7, #22]
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d13e      	bne.n	8008c58 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bde:	881a      	ldrh	r2, [r3, #0]
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bea:	1c9a      	adds	r2, r3, #2
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008bf4:	b29b      	uxth	r3, r3
 8008bf6:	3b01      	subs	r3, #1
 8008bf8:	b29a      	uxth	r2, r3
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008bfe:	e02b      	b.n	8008c58 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	689b      	ldr	r3, [r3, #8]
 8008c06:	f003 0302 	and.w	r3, r3, #2
 8008c0a:	2b02      	cmp	r3, #2
 8008c0c:	d112      	bne.n	8008c34 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c12:	881a      	ldrh	r2, [r3, #0]
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c1e:	1c9a      	adds	r2, r3, #2
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008c28:	b29b      	uxth	r3, r3
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	b29a      	uxth	r2, r3
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	86da      	strh	r2, [r3, #54]	; 0x36
 8008c32:	e011      	b.n	8008c58 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c34:	f7fc fdf6 	bl	8005824 <HAL_GetTick>
 8008c38:	4602      	mov	r2, r0
 8008c3a:	69bb      	ldr	r3, [r7, #24]
 8008c3c:	1ad3      	subs	r3, r2, r3
 8008c3e:	683a      	ldr	r2, [r7, #0]
 8008c40:	429a      	cmp	r2, r3
 8008c42:	d803      	bhi.n	8008c4c <HAL_SPI_Transmit+0x158>
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c4a:	d102      	bne.n	8008c52 <HAL_SPI_Transmit+0x15e>
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d102      	bne.n	8008c58 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8008c52:	2303      	movs	r3, #3
 8008c54:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008c56:	e074      	b.n	8008d42 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d1ce      	bne.n	8008c00 <HAL_SPI_Transmit+0x10c>
 8008c62:	e04c      	b.n	8008cfe <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	685b      	ldr	r3, [r3, #4]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d002      	beq.n	8008c72 <HAL_SPI_Transmit+0x17e>
 8008c6c:	8afb      	ldrh	r3, [r7, #22]
 8008c6e:	2b01      	cmp	r3, #1
 8008c70:	d140      	bne.n	8008cf4 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	330c      	adds	r3, #12
 8008c7c:	7812      	ldrb	r2, [r2, #0]
 8008c7e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c84:	1c5a      	adds	r2, r3, #1
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008c8e:	b29b      	uxth	r3, r3
 8008c90:	3b01      	subs	r3, #1
 8008c92:	b29a      	uxth	r2, r3
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008c98:	e02c      	b.n	8008cf4 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	689b      	ldr	r3, [r3, #8]
 8008ca0:	f003 0302 	and.w	r3, r3, #2
 8008ca4:	2b02      	cmp	r3, #2
 8008ca6:	d113      	bne.n	8008cd0 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	330c      	adds	r3, #12
 8008cb2:	7812      	ldrb	r2, [r2, #0]
 8008cb4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cba:	1c5a      	adds	r2, r3, #1
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cc4:	b29b      	uxth	r3, r3
 8008cc6:	3b01      	subs	r3, #1
 8008cc8:	b29a      	uxth	r2, r3
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	86da      	strh	r2, [r3, #54]	; 0x36
 8008cce:	e011      	b.n	8008cf4 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008cd0:	f7fc fda8 	bl	8005824 <HAL_GetTick>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	69bb      	ldr	r3, [r7, #24]
 8008cd8:	1ad3      	subs	r3, r2, r3
 8008cda:	683a      	ldr	r2, [r7, #0]
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d803      	bhi.n	8008ce8 <HAL_SPI_Transmit+0x1f4>
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce6:	d102      	bne.n	8008cee <HAL_SPI_Transmit+0x1fa>
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d102      	bne.n	8008cf4 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8008cee:	2303      	movs	r3, #3
 8008cf0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008cf2:	e026      	b.n	8008d42 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d1cd      	bne.n	8008c9a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008cfe:	69ba      	ldr	r2, [r7, #24]
 8008d00:	6839      	ldr	r1, [r7, #0]
 8008d02:	68f8      	ldr	r0, [r7, #12]
 8008d04:	f000 fba4 	bl	8009450 <SPI_EndRxTxTransaction>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d002      	beq.n	8008d14 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	2220      	movs	r2, #32
 8008d12:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	689b      	ldr	r3, [r3, #8]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d10a      	bne.n	8008d32 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	613b      	str	r3, [r7, #16]
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	68db      	ldr	r3, [r3, #12]
 8008d26:	613b      	str	r3, [r7, #16]
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	689b      	ldr	r3, [r3, #8]
 8008d2e:	613b      	str	r3, [r7, #16]
 8008d30:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d002      	beq.n	8008d40 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	77fb      	strb	r3, [r7, #31]
 8008d3e:	e000      	b.n	8008d42 <HAL_SPI_Transmit+0x24e>
  }

error:
 8008d40:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	2201      	movs	r2, #1
 8008d46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008d52:	7ffb      	ldrb	r3, [r7, #31]
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3720      	adds	r7, #32
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b088      	sub	sp, #32
 8008d60:	af02      	add	r7, sp, #8
 8008d62:	60f8      	str	r0, [r7, #12]
 8008d64:	60b9      	str	r1, [r7, #8]
 8008d66:	603b      	str	r3, [r7, #0]
 8008d68:	4613      	mov	r3, r2
 8008d6a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d78:	d112      	bne.n	8008da0 <HAL_SPI_Receive+0x44>
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	689b      	ldr	r3, [r3, #8]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d10e      	bne.n	8008da0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	2204      	movs	r2, #4
 8008d86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008d8a:	88fa      	ldrh	r2, [r7, #6]
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	9300      	str	r3, [sp, #0]
 8008d90:	4613      	mov	r3, r2
 8008d92:	68ba      	ldr	r2, [r7, #8]
 8008d94:	68b9      	ldr	r1, [r7, #8]
 8008d96:	68f8      	ldr	r0, [r7, #12]
 8008d98:	f000 f8e9 	bl	8008f6e <HAL_SPI_TransmitReceive>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	e0e2      	b.n	8008f66 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008da6:	2b01      	cmp	r3, #1
 8008da8:	d101      	bne.n	8008dae <HAL_SPI_Receive+0x52>
 8008daa:	2302      	movs	r3, #2
 8008dac:	e0db      	b.n	8008f66 <HAL_SPI_Receive+0x20a>
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2201      	movs	r2, #1
 8008db2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008db6:	f7fc fd35 	bl	8005824 <HAL_GetTick>
 8008dba:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008dc2:	b2db      	uxtb	r3, r3
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d002      	beq.n	8008dce <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008dc8:	2302      	movs	r3, #2
 8008dca:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008dcc:	e0c2      	b.n	8008f54 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d002      	beq.n	8008dda <HAL_SPI_Receive+0x7e>
 8008dd4:	88fb      	ldrh	r3, [r7, #6]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d102      	bne.n	8008de0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008dde:	e0b9      	b.n	8008f54 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	2204      	movs	r2, #4
 8008de4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2200      	movs	r2, #0
 8008dec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	68ba      	ldr	r2, [r7, #8]
 8008df2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	88fa      	ldrh	r2, [r7, #6]
 8008df8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	88fa      	ldrh	r2, [r7, #6]
 8008dfe:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2200      	movs	r2, #0
 8008e04:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	2200      	movs	r2, #0
 8008e16:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e26:	d107      	bne.n	8008e38 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	681a      	ldr	r2, [r3, #0]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008e36:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e42:	2b40      	cmp	r3, #64	; 0x40
 8008e44:	d007      	beq.n	8008e56 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e54:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d162      	bne.n	8008f24 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008e5e:	e02e      	b.n	8008ebe <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	689b      	ldr	r3, [r3, #8]
 8008e66:	f003 0301 	and.w	r3, r3, #1
 8008e6a:	2b01      	cmp	r3, #1
 8008e6c:	d115      	bne.n	8008e9a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f103 020c 	add.w	r2, r3, #12
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e7a:	7812      	ldrb	r2, [r2, #0]
 8008e7c:	b2d2      	uxtb	r2, r2
 8008e7e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e84:	1c5a      	adds	r2, r3, #1
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	3b01      	subs	r3, #1
 8008e92:	b29a      	uxth	r2, r3
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008e98:	e011      	b.n	8008ebe <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008e9a:	f7fc fcc3 	bl	8005824 <HAL_GetTick>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	1ad3      	subs	r3, r2, r3
 8008ea4:	683a      	ldr	r2, [r7, #0]
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	d803      	bhi.n	8008eb2 <HAL_SPI_Receive+0x156>
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eb0:	d102      	bne.n	8008eb8 <HAL_SPI_Receive+0x15c>
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d102      	bne.n	8008ebe <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8008eb8:	2303      	movs	r3, #3
 8008eba:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008ebc:	e04a      	b.n	8008f54 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ec2:	b29b      	uxth	r3, r3
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d1cb      	bne.n	8008e60 <HAL_SPI_Receive+0x104>
 8008ec8:	e031      	b.n	8008f2e <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	689b      	ldr	r3, [r3, #8]
 8008ed0:	f003 0301 	and.w	r3, r3, #1
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d113      	bne.n	8008f00 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	68da      	ldr	r2, [r3, #12]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ee2:	b292      	uxth	r2, r2
 8008ee4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eea:	1c9a      	adds	r2, r3, #2
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	3b01      	subs	r3, #1
 8008ef8:	b29a      	uxth	r2, r3
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008efe:	e011      	b.n	8008f24 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f00:	f7fc fc90 	bl	8005824 <HAL_GetTick>
 8008f04:	4602      	mov	r2, r0
 8008f06:	693b      	ldr	r3, [r7, #16]
 8008f08:	1ad3      	subs	r3, r2, r3
 8008f0a:	683a      	ldr	r2, [r7, #0]
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d803      	bhi.n	8008f18 <HAL_SPI_Receive+0x1bc>
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f16:	d102      	bne.n	8008f1e <HAL_SPI_Receive+0x1c2>
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d102      	bne.n	8008f24 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8008f1e:	2303      	movs	r3, #3
 8008f20:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008f22:	e017      	b.n	8008f54 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d1cd      	bne.n	8008eca <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008f2e:	693a      	ldr	r2, [r7, #16]
 8008f30:	6839      	ldr	r1, [r7, #0]
 8008f32:	68f8      	ldr	r0, [r7, #12]
 8008f34:	f000 fa27 	bl	8009386 <SPI_EndRxTransaction>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d002      	beq.n	8008f44 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	2220      	movs	r2, #32
 8008f42:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d002      	beq.n	8008f52 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	75fb      	strb	r3, [r7, #23]
 8008f50:	e000      	b.n	8008f54 <HAL_SPI_Receive+0x1f8>
  }

error :
 8008f52:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2201      	movs	r2, #1
 8008f58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008f64:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3718      	adds	r7, #24
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}

08008f6e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008f6e:	b580      	push	{r7, lr}
 8008f70:	b08c      	sub	sp, #48	; 0x30
 8008f72:	af00      	add	r7, sp, #0
 8008f74:	60f8      	str	r0, [r7, #12]
 8008f76:	60b9      	str	r1, [r7, #8]
 8008f78:	607a      	str	r2, [r7, #4]
 8008f7a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008f80:	2300      	movs	r3, #0
 8008f82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008f8c:	2b01      	cmp	r3, #1
 8008f8e:	d101      	bne.n	8008f94 <HAL_SPI_TransmitReceive+0x26>
 8008f90:	2302      	movs	r3, #2
 8008f92:	e18a      	b.n	80092aa <HAL_SPI_TransmitReceive+0x33c>
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	2201      	movs	r2, #1
 8008f98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f9c:	f7fc fc42 	bl	8005824 <HAL_GetTick>
 8008fa0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008fa8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008fb2:	887b      	ldrh	r3, [r7, #2]
 8008fb4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008fb6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	d00f      	beq.n	8008fde <HAL_SPI_TransmitReceive+0x70>
 8008fbe:	69fb      	ldr	r3, [r7, #28]
 8008fc0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008fc4:	d107      	bne.n	8008fd6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	689b      	ldr	r3, [r3, #8]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d103      	bne.n	8008fd6 <HAL_SPI_TransmitReceive+0x68>
 8008fce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008fd2:	2b04      	cmp	r3, #4
 8008fd4:	d003      	beq.n	8008fde <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008fd6:	2302      	movs	r3, #2
 8008fd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008fdc:	e15b      	b.n	8009296 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d005      	beq.n	8008ff0 <HAL_SPI_TransmitReceive+0x82>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d002      	beq.n	8008ff0 <HAL_SPI_TransmitReceive+0x82>
 8008fea:	887b      	ldrh	r3, [r7, #2]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d103      	bne.n	8008ff8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008ff6:	e14e      	b.n	8009296 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008ffe:	b2db      	uxtb	r3, r3
 8009000:	2b04      	cmp	r3, #4
 8009002:	d003      	beq.n	800900c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2205      	movs	r2, #5
 8009008:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2200      	movs	r2, #0
 8009010:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	687a      	ldr	r2, [r7, #4]
 8009016:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	887a      	ldrh	r2, [r7, #2]
 800901c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	887a      	ldrh	r2, [r7, #2]
 8009022:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	68ba      	ldr	r2, [r7, #8]
 8009028:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	887a      	ldrh	r2, [r7, #2]
 800902e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	887a      	ldrh	r2, [r7, #2]
 8009034:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2200      	movs	r2, #0
 800903a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	2200      	movs	r2, #0
 8009040:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800904c:	2b40      	cmp	r3, #64	; 0x40
 800904e:	d007      	beq.n	8009060 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	681a      	ldr	r2, [r3, #0]
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800905e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	68db      	ldr	r3, [r3, #12]
 8009064:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009068:	d178      	bne.n	800915c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d002      	beq.n	8009078 <HAL_SPI_TransmitReceive+0x10a>
 8009072:	8b7b      	ldrh	r3, [r7, #26]
 8009074:	2b01      	cmp	r3, #1
 8009076:	d166      	bne.n	8009146 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800907c:	881a      	ldrh	r2, [r3, #0]
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009088:	1c9a      	adds	r2, r3, #2
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009092:	b29b      	uxth	r3, r3
 8009094:	3b01      	subs	r3, #1
 8009096:	b29a      	uxth	r2, r3
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800909c:	e053      	b.n	8009146 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	689b      	ldr	r3, [r3, #8]
 80090a4:	f003 0302 	and.w	r3, r3, #2
 80090a8:	2b02      	cmp	r3, #2
 80090aa:	d11b      	bne.n	80090e4 <HAL_SPI_TransmitReceive+0x176>
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d016      	beq.n	80090e4 <HAL_SPI_TransmitReceive+0x176>
 80090b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d113      	bne.n	80090e4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090c0:	881a      	ldrh	r2, [r3, #0]
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090cc:	1c9a      	adds	r2, r3, #2
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80090d6:	b29b      	uxth	r3, r3
 80090d8:	3b01      	subs	r3, #1
 80090da:	b29a      	uxth	r2, r3
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80090e0:	2300      	movs	r3, #0
 80090e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	689b      	ldr	r3, [r3, #8]
 80090ea:	f003 0301 	and.w	r3, r3, #1
 80090ee:	2b01      	cmp	r3, #1
 80090f0:	d119      	bne.n	8009126 <HAL_SPI_TransmitReceive+0x1b8>
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d014      	beq.n	8009126 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	68da      	ldr	r2, [r3, #12]
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009106:	b292      	uxth	r2, r2
 8009108:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800910e:	1c9a      	adds	r2, r3, #2
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009118:	b29b      	uxth	r3, r3
 800911a:	3b01      	subs	r3, #1
 800911c:	b29a      	uxth	r2, r3
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009122:	2301      	movs	r3, #1
 8009124:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009126:	f7fc fb7d 	bl	8005824 <HAL_GetTick>
 800912a:	4602      	mov	r2, r0
 800912c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800912e:	1ad3      	subs	r3, r2, r3
 8009130:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009132:	429a      	cmp	r2, r3
 8009134:	d807      	bhi.n	8009146 <HAL_SPI_TransmitReceive+0x1d8>
 8009136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800913c:	d003      	beq.n	8009146 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800913e:	2303      	movs	r3, #3
 8009140:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009144:	e0a7      	b.n	8009296 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800914a:	b29b      	uxth	r3, r3
 800914c:	2b00      	cmp	r3, #0
 800914e:	d1a6      	bne.n	800909e <HAL_SPI_TransmitReceive+0x130>
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009154:	b29b      	uxth	r3, r3
 8009156:	2b00      	cmp	r3, #0
 8009158:	d1a1      	bne.n	800909e <HAL_SPI_TransmitReceive+0x130>
 800915a:	e07c      	b.n	8009256 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d002      	beq.n	800916a <HAL_SPI_TransmitReceive+0x1fc>
 8009164:	8b7b      	ldrh	r3, [r7, #26]
 8009166:	2b01      	cmp	r3, #1
 8009168:	d16b      	bne.n	8009242 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	330c      	adds	r3, #12
 8009174:	7812      	ldrb	r2, [r2, #0]
 8009176:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800917c:	1c5a      	adds	r2, r3, #1
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009186:	b29b      	uxth	r3, r3
 8009188:	3b01      	subs	r3, #1
 800918a:	b29a      	uxth	r2, r3
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009190:	e057      	b.n	8009242 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	689b      	ldr	r3, [r3, #8]
 8009198:	f003 0302 	and.w	r3, r3, #2
 800919c:	2b02      	cmp	r3, #2
 800919e:	d11c      	bne.n	80091da <HAL_SPI_TransmitReceive+0x26c>
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80091a4:	b29b      	uxth	r3, r3
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d017      	beq.n	80091da <HAL_SPI_TransmitReceive+0x26c>
 80091aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	d114      	bne.n	80091da <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	330c      	adds	r3, #12
 80091ba:	7812      	ldrb	r2, [r2, #0]
 80091bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091c2:	1c5a      	adds	r2, r3, #1
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80091cc:	b29b      	uxth	r3, r3
 80091ce:	3b01      	subs	r3, #1
 80091d0:	b29a      	uxth	r2, r3
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80091d6:	2300      	movs	r3, #0
 80091d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	689b      	ldr	r3, [r3, #8]
 80091e0:	f003 0301 	and.w	r3, r3, #1
 80091e4:	2b01      	cmp	r3, #1
 80091e6:	d119      	bne.n	800921c <HAL_SPI_TransmitReceive+0x2ae>
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091ec:	b29b      	uxth	r3, r3
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d014      	beq.n	800921c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	68da      	ldr	r2, [r3, #12]
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091fc:	b2d2      	uxtb	r2, r2
 80091fe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009204:	1c5a      	adds	r2, r3, #1
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800920e:	b29b      	uxth	r3, r3
 8009210:	3b01      	subs	r3, #1
 8009212:	b29a      	uxth	r2, r3
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009218:	2301      	movs	r3, #1
 800921a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800921c:	f7fc fb02 	bl	8005824 <HAL_GetTick>
 8009220:	4602      	mov	r2, r0
 8009222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009224:	1ad3      	subs	r3, r2, r3
 8009226:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009228:	429a      	cmp	r2, r3
 800922a:	d803      	bhi.n	8009234 <HAL_SPI_TransmitReceive+0x2c6>
 800922c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800922e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009232:	d102      	bne.n	800923a <HAL_SPI_TransmitReceive+0x2cc>
 8009234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009236:	2b00      	cmp	r3, #0
 8009238:	d103      	bne.n	8009242 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800923a:	2303      	movs	r3, #3
 800923c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009240:	e029      	b.n	8009296 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009246:	b29b      	uxth	r3, r3
 8009248:	2b00      	cmp	r3, #0
 800924a:	d1a2      	bne.n	8009192 <HAL_SPI_TransmitReceive+0x224>
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009250:	b29b      	uxth	r3, r3
 8009252:	2b00      	cmp	r3, #0
 8009254:	d19d      	bne.n	8009192 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009256:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009258:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800925a:	68f8      	ldr	r0, [r7, #12]
 800925c:	f000 f8f8 	bl	8009450 <SPI_EndRxTxTransaction>
 8009260:	4603      	mov	r3, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	d006      	beq.n	8009274 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8009266:	2301      	movs	r3, #1
 8009268:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	2220      	movs	r2, #32
 8009270:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009272:	e010      	b.n	8009296 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d10b      	bne.n	8009294 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800927c:	2300      	movs	r3, #0
 800927e:	617b      	str	r3, [r7, #20]
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	68db      	ldr	r3, [r3, #12]
 8009286:	617b      	str	r3, [r7, #20]
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	689b      	ldr	r3, [r3, #8]
 800928e:	617b      	str	r3, [r7, #20]
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	e000      	b.n	8009296 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009294:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2201      	movs	r2, #1
 800929a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2200      	movs	r2, #0
 80092a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80092a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	3730      	adds	r7, #48	; 0x30
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bd80      	pop	{r7, pc}

080092b2 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80092b2:	b580      	push	{r7, lr}
 80092b4:	b084      	sub	sp, #16
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	60f8      	str	r0, [r7, #12]
 80092ba:	60b9      	str	r1, [r7, #8]
 80092bc:	603b      	str	r3, [r7, #0]
 80092be:	4613      	mov	r3, r2
 80092c0:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80092c2:	e04c      	b.n	800935e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092ca:	d048      	beq.n	800935e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80092cc:	f7fc faaa 	bl	8005824 <HAL_GetTick>
 80092d0:	4602      	mov	r2, r0
 80092d2:	69bb      	ldr	r3, [r7, #24]
 80092d4:	1ad3      	subs	r3, r2, r3
 80092d6:	683a      	ldr	r2, [r7, #0]
 80092d8:	429a      	cmp	r2, r3
 80092da:	d902      	bls.n	80092e2 <SPI_WaitFlagStateUntilTimeout+0x30>
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d13d      	bne.n	800935e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	685a      	ldr	r2, [r3, #4]
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80092f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80092fa:	d111      	bne.n	8009320 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	689b      	ldr	r3, [r3, #8]
 8009300:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009304:	d004      	beq.n	8009310 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	689b      	ldr	r3, [r3, #8]
 800930a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800930e:	d107      	bne.n	8009320 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	681a      	ldr	r2, [r3, #0]
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800931e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009324:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009328:	d10f      	bne.n	800934a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	681a      	ldr	r2, [r3, #0]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009338:	601a      	str	r2, [r3, #0]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	681a      	ldr	r2, [r3, #0]
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009348:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	2201      	movs	r2, #1
 800934e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	2200      	movs	r2, #0
 8009356:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800935a:	2303      	movs	r3, #3
 800935c:	e00f      	b.n	800937e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	689a      	ldr	r2, [r3, #8]
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	4013      	ands	r3, r2
 8009368:	68ba      	ldr	r2, [r7, #8]
 800936a:	429a      	cmp	r2, r3
 800936c:	bf0c      	ite	eq
 800936e:	2301      	moveq	r3, #1
 8009370:	2300      	movne	r3, #0
 8009372:	b2db      	uxtb	r3, r3
 8009374:	461a      	mov	r2, r3
 8009376:	79fb      	ldrb	r3, [r7, #7]
 8009378:	429a      	cmp	r2, r3
 800937a:	d1a3      	bne.n	80092c4 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800937c:	2300      	movs	r3, #0
}
 800937e:	4618      	mov	r0, r3
 8009380:	3710      	adds	r7, #16
 8009382:	46bd      	mov	sp, r7
 8009384:	bd80      	pop	{r7, pc}

08009386 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009386:	b580      	push	{r7, lr}
 8009388:	b086      	sub	sp, #24
 800938a:	af02      	add	r7, sp, #8
 800938c:	60f8      	str	r0, [r7, #12]
 800938e:	60b9      	str	r1, [r7, #8]
 8009390:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800939a:	d111      	bne.n	80093c0 <SPI_EndRxTransaction+0x3a>
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	689b      	ldr	r3, [r3, #8]
 80093a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80093a4:	d004      	beq.n	80093b0 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	689b      	ldr	r3, [r3, #8]
 80093aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093ae:	d107      	bne.n	80093c0 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	681a      	ldr	r2, [r3, #0]
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80093be:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80093c8:	d12a      	bne.n	8009420 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	689b      	ldr	r3, [r3, #8]
 80093ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093d2:	d012      	beq.n	80093fa <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	9300      	str	r3, [sp, #0]
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	2200      	movs	r2, #0
 80093dc:	2180      	movs	r1, #128	; 0x80
 80093de:	68f8      	ldr	r0, [r7, #12]
 80093e0:	f7ff ff67 	bl	80092b2 <SPI_WaitFlagStateUntilTimeout>
 80093e4:	4603      	mov	r3, r0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d02d      	beq.n	8009446 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093ee:	f043 0220 	orr.w	r2, r3, #32
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80093f6:	2303      	movs	r3, #3
 80093f8:	e026      	b.n	8009448 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	9300      	str	r3, [sp, #0]
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	2200      	movs	r2, #0
 8009402:	2101      	movs	r1, #1
 8009404:	68f8      	ldr	r0, [r7, #12]
 8009406:	f7ff ff54 	bl	80092b2 <SPI_WaitFlagStateUntilTimeout>
 800940a:	4603      	mov	r3, r0
 800940c:	2b00      	cmp	r3, #0
 800940e:	d01a      	beq.n	8009446 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009414:	f043 0220 	orr.w	r2, r3, #32
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800941c:	2303      	movs	r3, #3
 800941e:	e013      	b.n	8009448 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	9300      	str	r3, [sp, #0]
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	2200      	movs	r2, #0
 8009428:	2101      	movs	r1, #1
 800942a:	68f8      	ldr	r0, [r7, #12]
 800942c:	f7ff ff41 	bl	80092b2 <SPI_WaitFlagStateUntilTimeout>
 8009430:	4603      	mov	r3, r0
 8009432:	2b00      	cmp	r3, #0
 8009434:	d007      	beq.n	8009446 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800943a:	f043 0220 	orr.w	r2, r3, #32
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009442:	2303      	movs	r3, #3
 8009444:	e000      	b.n	8009448 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009446:	2300      	movs	r3, #0
}
 8009448:	4618      	mov	r0, r3
 800944a:	3710      	adds	r7, #16
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b088      	sub	sp, #32
 8009454:	af02      	add	r7, sp, #8
 8009456:	60f8      	str	r0, [r7, #12]
 8009458:	60b9      	str	r1, [r7, #8]
 800945a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800945c:	4b1b      	ldr	r3, [pc, #108]	; (80094cc <SPI_EndRxTxTransaction+0x7c>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	4a1b      	ldr	r2, [pc, #108]	; (80094d0 <SPI_EndRxTxTransaction+0x80>)
 8009462:	fba2 2303 	umull	r2, r3, r2, r3
 8009466:	0d5b      	lsrs	r3, r3, #21
 8009468:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800946c:	fb02 f303 	mul.w	r3, r2, r3
 8009470:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	685b      	ldr	r3, [r3, #4]
 8009476:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800947a:	d112      	bne.n	80094a2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	9300      	str	r3, [sp, #0]
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	2200      	movs	r2, #0
 8009484:	2180      	movs	r1, #128	; 0x80
 8009486:	68f8      	ldr	r0, [r7, #12]
 8009488:	f7ff ff13 	bl	80092b2 <SPI_WaitFlagStateUntilTimeout>
 800948c:	4603      	mov	r3, r0
 800948e:	2b00      	cmp	r3, #0
 8009490:	d016      	beq.n	80094c0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009496:	f043 0220 	orr.w	r2, r3, #32
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800949e:	2303      	movs	r3, #3
 80094a0:	e00f      	b.n	80094c2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d00a      	beq.n	80094be <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80094a8:	697b      	ldr	r3, [r7, #20]
 80094aa:	3b01      	subs	r3, #1
 80094ac:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	689b      	ldr	r3, [r3, #8]
 80094b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094b8:	2b80      	cmp	r3, #128	; 0x80
 80094ba:	d0f2      	beq.n	80094a2 <SPI_EndRxTxTransaction+0x52>
 80094bc:	e000      	b.n	80094c0 <SPI_EndRxTxTransaction+0x70>
        break;
 80094be:	bf00      	nop
  }

  return HAL_OK;
 80094c0:	2300      	movs	r3, #0
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	3718      	adds	r7, #24
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}
 80094ca:	bf00      	nop
 80094cc:	20000020 	.word	0x20000020
 80094d0:	165e9f81 	.word	0x165e9f81

080094d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b082      	sub	sp, #8
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d101      	bne.n	80094e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80094e2:	2301      	movs	r3, #1
 80094e4:	e01d      	b.n	8009522 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80094ec:	b2db      	uxtb	r3, r3
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d106      	bne.n	8009500 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2200      	movs	r2, #0
 80094f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80094fa:	6878      	ldr	r0, [r7, #4]
 80094fc:	f7fa fbbe 	bl	8003c7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2202      	movs	r2, #2
 8009504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681a      	ldr	r2, [r3, #0]
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	3304      	adds	r3, #4
 8009510:	4619      	mov	r1, r3
 8009512:	4610      	mov	r0, r2
 8009514:	f000 fb98 	bl	8009c48 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2201      	movs	r2, #1
 800951c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009520:	2300      	movs	r3, #0
}
 8009522:	4618      	mov	r0, r3
 8009524:	3708      	adds	r7, #8
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}

0800952a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800952a:	b580      	push	{r7, lr}
 800952c:	b082      	sub	sp, #8
 800952e:	af00      	add	r7, sp, #0
 8009530:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d101      	bne.n	800953c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009538:	2301      	movs	r3, #1
 800953a:	e01d      	b.n	8009578 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009542:	b2db      	uxtb	r3, r3
 8009544:	2b00      	cmp	r3, #0
 8009546:	d106      	bne.n	8009556 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2200      	movs	r2, #0
 800954c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f000 f815 	bl	8009580 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2202      	movs	r2, #2
 800955a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681a      	ldr	r2, [r3, #0]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	3304      	adds	r3, #4
 8009566:	4619      	mov	r1, r3
 8009568:	4610      	mov	r0, r2
 800956a:	f000 fb6d 	bl	8009c48 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2201      	movs	r2, #1
 8009572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009576:	2300      	movs	r3, #0
}
 8009578:	4618      	mov	r0, r3
 800957a:	3708      	adds	r7, #8
 800957c:	46bd      	mov	sp, r7
 800957e:	bd80      	pop	{r7, pc}

08009580 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009580:	b480      	push	{r7}
 8009582:	b083      	sub	sp, #12
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009588:	bf00      	nop
 800958a:	370c      	adds	r7, #12
 800958c:	46bd      	mov	sp, r7
 800958e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009592:	4770      	bx	lr

08009594 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	2201      	movs	r2, #1
 80095a4:	6839      	ldr	r1, [r7, #0]
 80095a6:	4618      	mov	r0, r3
 80095a8:	f000 fe38 	bl	800a21c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4a15      	ldr	r2, [pc, #84]	; (8009608 <HAL_TIM_PWM_Start+0x74>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d004      	beq.n	80095c0 <HAL_TIM_PWM_Start+0x2c>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4a14      	ldr	r2, [pc, #80]	; (800960c <HAL_TIM_PWM_Start+0x78>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d101      	bne.n	80095c4 <HAL_TIM_PWM_Start+0x30>
 80095c0:	2301      	movs	r3, #1
 80095c2:	e000      	b.n	80095c6 <HAL_TIM_PWM_Start+0x32>
 80095c4:	2300      	movs	r3, #0
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d007      	beq.n	80095da <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80095d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	689b      	ldr	r3, [r3, #8]
 80095e0:	f003 0307 	and.w	r3, r3, #7
 80095e4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	2b06      	cmp	r3, #6
 80095ea:	d007      	beq.n	80095fc <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	681a      	ldr	r2, [r3, #0]
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f042 0201 	orr.w	r2, r2, #1
 80095fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80095fc:	2300      	movs	r3, #0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3710      	adds	r7, #16
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}
 8009606:	bf00      	nop
 8009608:	40010000 	.word	0x40010000
 800960c:	40010400 	.word	0x40010400

08009610 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b082      	sub	sp, #8
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	2200      	movs	r2, #0
 8009620:	6839      	ldr	r1, [r7, #0]
 8009622:	4618      	mov	r0, r3
 8009624:	f000 fdfa 	bl	800a21c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	4a22      	ldr	r2, [pc, #136]	; (80096b8 <HAL_TIM_PWM_Stop+0xa8>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d004      	beq.n	800963c <HAL_TIM_PWM_Stop+0x2c>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4a21      	ldr	r2, [pc, #132]	; (80096bc <HAL_TIM_PWM_Stop+0xac>)
 8009638:	4293      	cmp	r3, r2
 800963a:	d101      	bne.n	8009640 <HAL_TIM_PWM_Stop+0x30>
 800963c:	2301      	movs	r3, #1
 800963e:	e000      	b.n	8009642 <HAL_TIM_PWM_Stop+0x32>
 8009640:	2300      	movs	r3, #0
 8009642:	2b00      	cmp	r3, #0
 8009644:	d017      	beq.n	8009676 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	6a1a      	ldr	r2, [r3, #32]
 800964c:	f241 1311 	movw	r3, #4369	; 0x1111
 8009650:	4013      	ands	r3, r2
 8009652:	2b00      	cmp	r3, #0
 8009654:	d10f      	bne.n	8009676 <HAL_TIM_PWM_Stop+0x66>
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	6a1a      	ldr	r2, [r3, #32]
 800965c:	f240 4344 	movw	r3, #1092	; 0x444
 8009660:	4013      	ands	r3, r2
 8009662:	2b00      	cmp	r3, #0
 8009664:	d107      	bne.n	8009676 <HAL_TIM_PWM_Stop+0x66>
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009674:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	6a1a      	ldr	r2, [r3, #32]
 800967c:	f241 1311 	movw	r3, #4369	; 0x1111
 8009680:	4013      	ands	r3, r2
 8009682:	2b00      	cmp	r3, #0
 8009684:	d10f      	bne.n	80096a6 <HAL_TIM_PWM_Stop+0x96>
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	6a1a      	ldr	r2, [r3, #32]
 800968c:	f240 4344 	movw	r3, #1092	; 0x444
 8009690:	4013      	ands	r3, r2
 8009692:	2b00      	cmp	r3, #0
 8009694:	d107      	bne.n	80096a6 <HAL_TIM_PWM_Stop+0x96>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	681a      	ldr	r2, [r3, #0]
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f022 0201 	bic.w	r2, r2, #1
 80096a4:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2201      	movs	r2, #1
 80096aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80096ae:	2300      	movs	r3, #0
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3708      	adds	r7, #8
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}
 80096b8:	40010000 	.word	0x40010000
 80096bc:	40010400 	.word	0x40010400

080096c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b082      	sub	sp, #8
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	691b      	ldr	r3, [r3, #16]
 80096ce:	f003 0302 	and.w	r3, r3, #2
 80096d2:	2b02      	cmp	r3, #2
 80096d4:	d122      	bne.n	800971c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	68db      	ldr	r3, [r3, #12]
 80096dc:	f003 0302 	and.w	r3, r3, #2
 80096e0:	2b02      	cmp	r3, #2
 80096e2:	d11b      	bne.n	800971c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f06f 0202 	mvn.w	r2, #2
 80096ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2201      	movs	r2, #1
 80096f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	699b      	ldr	r3, [r3, #24]
 80096fa:	f003 0303 	and.w	r3, r3, #3
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d003      	beq.n	800970a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	f000 fa82 	bl	8009c0c <HAL_TIM_IC_CaptureCallback>
 8009708:	e005      	b.n	8009716 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f000 fa74 	bl	8009bf8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f000 fa85 	bl	8009c20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	2200      	movs	r2, #0
 800971a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	691b      	ldr	r3, [r3, #16]
 8009722:	f003 0304 	and.w	r3, r3, #4
 8009726:	2b04      	cmp	r3, #4
 8009728:	d122      	bne.n	8009770 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	68db      	ldr	r3, [r3, #12]
 8009730:	f003 0304 	and.w	r3, r3, #4
 8009734:	2b04      	cmp	r3, #4
 8009736:	d11b      	bne.n	8009770 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f06f 0204 	mvn.w	r2, #4
 8009740:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2202      	movs	r2, #2
 8009746:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	699b      	ldr	r3, [r3, #24]
 800974e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009752:	2b00      	cmp	r3, #0
 8009754:	d003      	beq.n	800975e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f000 fa58 	bl	8009c0c <HAL_TIM_IC_CaptureCallback>
 800975c:	e005      	b.n	800976a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f000 fa4a 	bl	8009bf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f000 fa5b 	bl	8009c20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2200      	movs	r2, #0
 800976e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	691b      	ldr	r3, [r3, #16]
 8009776:	f003 0308 	and.w	r3, r3, #8
 800977a:	2b08      	cmp	r3, #8
 800977c:	d122      	bne.n	80097c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	68db      	ldr	r3, [r3, #12]
 8009784:	f003 0308 	and.w	r3, r3, #8
 8009788:	2b08      	cmp	r3, #8
 800978a:	d11b      	bne.n	80097c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f06f 0208 	mvn.w	r2, #8
 8009794:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2204      	movs	r2, #4
 800979a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	69db      	ldr	r3, [r3, #28]
 80097a2:	f003 0303 	and.w	r3, r3, #3
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d003      	beq.n	80097b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f000 fa2e 	bl	8009c0c <HAL_TIM_IC_CaptureCallback>
 80097b0:	e005      	b.n	80097be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f000 fa20 	bl	8009bf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f000 fa31 	bl	8009c20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2200      	movs	r2, #0
 80097c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	691b      	ldr	r3, [r3, #16]
 80097ca:	f003 0310 	and.w	r3, r3, #16
 80097ce:	2b10      	cmp	r3, #16
 80097d0:	d122      	bne.n	8009818 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	68db      	ldr	r3, [r3, #12]
 80097d8:	f003 0310 	and.w	r3, r3, #16
 80097dc:	2b10      	cmp	r3, #16
 80097de:	d11b      	bne.n	8009818 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f06f 0210 	mvn.w	r2, #16
 80097e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2208      	movs	r2, #8
 80097ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	69db      	ldr	r3, [r3, #28]
 80097f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d003      	beq.n	8009806 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f000 fa04 	bl	8009c0c <HAL_TIM_IC_CaptureCallback>
 8009804:	e005      	b.n	8009812 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f000 f9f6 	bl	8009bf8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f000 fa07 	bl	8009c20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2200      	movs	r2, #0
 8009816:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	691b      	ldr	r3, [r3, #16]
 800981e:	f003 0301 	and.w	r3, r3, #1
 8009822:	2b01      	cmp	r3, #1
 8009824:	d10e      	bne.n	8009844 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	68db      	ldr	r3, [r3, #12]
 800982c:	f003 0301 	and.w	r3, r3, #1
 8009830:	2b01      	cmp	r3, #1
 8009832:	d107      	bne.n	8009844 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f06f 0201 	mvn.w	r2, #1
 800983c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 f9d0 	bl	8009be4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	691b      	ldr	r3, [r3, #16]
 800984a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800984e:	2b80      	cmp	r3, #128	; 0x80
 8009850:	d10e      	bne.n	8009870 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	68db      	ldr	r3, [r3, #12]
 8009858:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800985c:	2b80      	cmp	r3, #128	; 0x80
 800985e:	d107      	bne.n	8009870 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f000 fd82 	bl	800a374 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	691b      	ldr	r3, [r3, #16]
 8009876:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800987a:	2b40      	cmp	r3, #64	; 0x40
 800987c:	d10e      	bne.n	800989c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	68db      	ldr	r3, [r3, #12]
 8009884:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009888:	2b40      	cmp	r3, #64	; 0x40
 800988a:	d107      	bne.n	800989c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009896:	6878      	ldr	r0, [r7, #4]
 8009898:	f000 f9cc 	bl	8009c34 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	691b      	ldr	r3, [r3, #16]
 80098a2:	f003 0320 	and.w	r3, r3, #32
 80098a6:	2b20      	cmp	r3, #32
 80098a8:	d10e      	bne.n	80098c8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	68db      	ldr	r3, [r3, #12]
 80098b0:	f003 0320 	and.w	r3, r3, #32
 80098b4:	2b20      	cmp	r3, #32
 80098b6:	d107      	bne.n	80098c8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f06f 0220 	mvn.w	r2, #32
 80098c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f000 fd4c 	bl	800a360 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80098c8:	bf00      	nop
 80098ca:	3708      	adds	r7, #8
 80098cc:	46bd      	mov	sp, r7
 80098ce:	bd80      	pop	{r7, pc}

080098d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b084      	sub	sp, #16
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	60f8      	str	r0, [r7, #12]
 80098d8:	60b9      	str	r1, [r7, #8]
 80098da:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	d101      	bne.n	80098ea <HAL_TIM_PWM_ConfigChannel+0x1a>
 80098e6:	2302      	movs	r3, #2
 80098e8:	e0b4      	b.n	8009a54 <HAL_TIM_PWM_ConfigChannel+0x184>
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	2201      	movs	r2, #1
 80098ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2202      	movs	r2, #2
 80098f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2b0c      	cmp	r3, #12
 80098fe:	f200 809f 	bhi.w	8009a40 <HAL_TIM_PWM_ConfigChannel+0x170>
 8009902:	a201      	add	r2, pc, #4	; (adr r2, 8009908 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009908:	0800993d 	.word	0x0800993d
 800990c:	08009a41 	.word	0x08009a41
 8009910:	08009a41 	.word	0x08009a41
 8009914:	08009a41 	.word	0x08009a41
 8009918:	0800997d 	.word	0x0800997d
 800991c:	08009a41 	.word	0x08009a41
 8009920:	08009a41 	.word	0x08009a41
 8009924:	08009a41 	.word	0x08009a41
 8009928:	080099bf 	.word	0x080099bf
 800992c:	08009a41 	.word	0x08009a41
 8009930:	08009a41 	.word	0x08009a41
 8009934:	08009a41 	.word	0x08009a41
 8009938:	080099ff 	.word	0x080099ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	68b9      	ldr	r1, [r7, #8]
 8009942:	4618      	mov	r0, r3
 8009944:	f000 fa20 	bl	8009d88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	699a      	ldr	r2, [r3, #24]
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f042 0208 	orr.w	r2, r2, #8
 8009956:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	699a      	ldr	r2, [r3, #24]
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f022 0204 	bic.w	r2, r2, #4
 8009966:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	6999      	ldr	r1, [r3, #24]
 800996e:	68bb      	ldr	r3, [r7, #8]
 8009970:	691a      	ldr	r2, [r3, #16]
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	430a      	orrs	r2, r1
 8009978:	619a      	str	r2, [r3, #24]
      break;
 800997a:	e062      	b.n	8009a42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	68b9      	ldr	r1, [r7, #8]
 8009982:	4618      	mov	r0, r3
 8009984:	f000 fa70 	bl	8009e68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	699a      	ldr	r2, [r3, #24]
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009996:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	699a      	ldr	r2, [r3, #24]
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80099a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	6999      	ldr	r1, [r3, #24]
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	691b      	ldr	r3, [r3, #16]
 80099b2:	021a      	lsls	r2, r3, #8
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	430a      	orrs	r2, r1
 80099ba:	619a      	str	r2, [r3, #24]
      break;
 80099bc:	e041      	b.n	8009a42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	68b9      	ldr	r1, [r7, #8]
 80099c4:	4618      	mov	r0, r3
 80099c6:	f000 fac5 	bl	8009f54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	69da      	ldr	r2, [r3, #28]
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f042 0208 	orr.w	r2, r2, #8
 80099d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	69da      	ldr	r2, [r3, #28]
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	f022 0204 	bic.w	r2, r2, #4
 80099e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	69d9      	ldr	r1, [r3, #28]
 80099f0:	68bb      	ldr	r3, [r7, #8]
 80099f2:	691a      	ldr	r2, [r3, #16]
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	430a      	orrs	r2, r1
 80099fa:	61da      	str	r2, [r3, #28]
      break;
 80099fc:	e021      	b.n	8009a42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	68b9      	ldr	r1, [r7, #8]
 8009a04:	4618      	mov	r0, r3
 8009a06:	f000 fb19 	bl	800a03c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	69da      	ldr	r2, [r3, #28]
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009a18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	69da      	ldr	r2, [r3, #28]
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009a28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	69d9      	ldr	r1, [r3, #28]
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	691b      	ldr	r3, [r3, #16]
 8009a34:	021a      	lsls	r2, r3, #8
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	430a      	orrs	r2, r1
 8009a3c:	61da      	str	r2, [r3, #28]
      break;
 8009a3e:	e000      	b.n	8009a42 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8009a40:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	2201      	movs	r2, #1
 8009a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009a52:	2300      	movs	r3, #0
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	3710      	adds	r7, #16
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd80      	pop	{r7, pc}

08009a5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b084      	sub	sp, #16
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a6c:	2b01      	cmp	r3, #1
 8009a6e:	d101      	bne.n	8009a74 <HAL_TIM_ConfigClockSource+0x18>
 8009a70:	2302      	movs	r3, #2
 8009a72:	e0b3      	b.n	8009bdc <HAL_TIM_ConfigClockSource+0x180>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2201      	movs	r2, #1
 8009a78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2202      	movs	r2, #2
 8009a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	689b      	ldr	r3, [r3, #8]
 8009a8a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009a92:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009a9a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	68fa      	ldr	r2, [r7, #12]
 8009aa2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009aac:	d03e      	beq.n	8009b2c <HAL_TIM_ConfigClockSource+0xd0>
 8009aae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009ab2:	f200 8087 	bhi.w	8009bc4 <HAL_TIM_ConfigClockSource+0x168>
 8009ab6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009aba:	f000 8085 	beq.w	8009bc8 <HAL_TIM_ConfigClockSource+0x16c>
 8009abe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ac2:	d87f      	bhi.n	8009bc4 <HAL_TIM_ConfigClockSource+0x168>
 8009ac4:	2b70      	cmp	r3, #112	; 0x70
 8009ac6:	d01a      	beq.n	8009afe <HAL_TIM_ConfigClockSource+0xa2>
 8009ac8:	2b70      	cmp	r3, #112	; 0x70
 8009aca:	d87b      	bhi.n	8009bc4 <HAL_TIM_ConfigClockSource+0x168>
 8009acc:	2b60      	cmp	r3, #96	; 0x60
 8009ace:	d050      	beq.n	8009b72 <HAL_TIM_ConfigClockSource+0x116>
 8009ad0:	2b60      	cmp	r3, #96	; 0x60
 8009ad2:	d877      	bhi.n	8009bc4 <HAL_TIM_ConfigClockSource+0x168>
 8009ad4:	2b50      	cmp	r3, #80	; 0x50
 8009ad6:	d03c      	beq.n	8009b52 <HAL_TIM_ConfigClockSource+0xf6>
 8009ad8:	2b50      	cmp	r3, #80	; 0x50
 8009ada:	d873      	bhi.n	8009bc4 <HAL_TIM_ConfigClockSource+0x168>
 8009adc:	2b40      	cmp	r3, #64	; 0x40
 8009ade:	d058      	beq.n	8009b92 <HAL_TIM_ConfigClockSource+0x136>
 8009ae0:	2b40      	cmp	r3, #64	; 0x40
 8009ae2:	d86f      	bhi.n	8009bc4 <HAL_TIM_ConfigClockSource+0x168>
 8009ae4:	2b30      	cmp	r3, #48	; 0x30
 8009ae6:	d064      	beq.n	8009bb2 <HAL_TIM_ConfigClockSource+0x156>
 8009ae8:	2b30      	cmp	r3, #48	; 0x30
 8009aea:	d86b      	bhi.n	8009bc4 <HAL_TIM_ConfigClockSource+0x168>
 8009aec:	2b20      	cmp	r3, #32
 8009aee:	d060      	beq.n	8009bb2 <HAL_TIM_ConfigClockSource+0x156>
 8009af0:	2b20      	cmp	r3, #32
 8009af2:	d867      	bhi.n	8009bc4 <HAL_TIM_ConfigClockSource+0x168>
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d05c      	beq.n	8009bb2 <HAL_TIM_ConfigClockSource+0x156>
 8009af8:	2b10      	cmp	r3, #16
 8009afa:	d05a      	beq.n	8009bb2 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009afc:	e062      	b.n	8009bc4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6818      	ldr	r0, [r3, #0]
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	6899      	ldr	r1, [r3, #8]
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	685a      	ldr	r2, [r3, #4]
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	68db      	ldr	r3, [r3, #12]
 8009b0e:	f000 fb65 	bl	800a1dc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	689b      	ldr	r3, [r3, #8]
 8009b18:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009b20:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	68fa      	ldr	r2, [r7, #12]
 8009b28:	609a      	str	r2, [r3, #8]
      break;
 8009b2a:	e04e      	b.n	8009bca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	6818      	ldr	r0, [r3, #0]
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	6899      	ldr	r1, [r3, #8]
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	685a      	ldr	r2, [r3, #4]
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	68db      	ldr	r3, [r3, #12]
 8009b3c:	f000 fb4e 	bl	800a1dc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	689a      	ldr	r2, [r3, #8]
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009b4e:	609a      	str	r2, [r3, #8]
      break;
 8009b50:	e03b      	b.n	8009bca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6818      	ldr	r0, [r3, #0]
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	6859      	ldr	r1, [r3, #4]
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	68db      	ldr	r3, [r3, #12]
 8009b5e:	461a      	mov	r2, r3
 8009b60:	f000 fac2 	bl	800a0e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	2150      	movs	r1, #80	; 0x50
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	f000 fb1b 	bl	800a1a6 <TIM_ITRx_SetConfig>
      break;
 8009b70:	e02b      	b.n	8009bca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6818      	ldr	r0, [r3, #0]
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	6859      	ldr	r1, [r3, #4]
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	68db      	ldr	r3, [r3, #12]
 8009b7e:	461a      	mov	r2, r3
 8009b80:	f000 fae1 	bl	800a146 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	2160      	movs	r1, #96	; 0x60
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	f000 fb0b 	bl	800a1a6 <TIM_ITRx_SetConfig>
      break;
 8009b90:	e01b      	b.n	8009bca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6818      	ldr	r0, [r3, #0]
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	6859      	ldr	r1, [r3, #4]
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	68db      	ldr	r3, [r3, #12]
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	f000 faa2 	bl	800a0e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	2140      	movs	r1, #64	; 0x40
 8009baa:	4618      	mov	r0, r3
 8009bac:	f000 fafb 	bl	800a1a6 <TIM_ITRx_SetConfig>
      break;
 8009bb0:	e00b      	b.n	8009bca <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4619      	mov	r1, r3
 8009bbc:	4610      	mov	r0, r2
 8009bbe:	f000 faf2 	bl	800a1a6 <TIM_ITRx_SetConfig>
      break;
 8009bc2:	e002      	b.n	8009bca <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009bc4:	bf00      	nop
 8009bc6:	e000      	b.n	8009bca <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009bc8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2201      	movs	r2, #1
 8009bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009bda:	2300      	movs	r3, #0
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	3710      	adds	r7, #16
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}

08009be4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009be4:	b480      	push	{r7}
 8009be6:	b083      	sub	sp, #12
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009bec:	bf00      	nop
 8009bee:	370c      	adds	r7, #12
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf6:	4770      	bx	lr

08009bf8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b083      	sub	sp, #12
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009c00:	bf00      	nop
 8009c02:	370c      	adds	r7, #12
 8009c04:	46bd      	mov	sp, r7
 8009c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0a:	4770      	bx	lr

08009c0c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009c0c:	b480      	push	{r7}
 8009c0e:	b083      	sub	sp, #12
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009c14:	bf00      	nop
 8009c16:	370c      	adds	r7, #12
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1e:	4770      	bx	lr

08009c20 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009c20:	b480      	push	{r7}
 8009c22:	b083      	sub	sp, #12
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009c28:	bf00      	nop
 8009c2a:	370c      	adds	r7, #12
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr

08009c34 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b083      	sub	sp, #12
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009c3c:	bf00      	nop
 8009c3e:	370c      	adds	r7, #12
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr

08009c48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b085      	sub	sp, #20
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
 8009c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	4a40      	ldr	r2, [pc, #256]	; (8009d5c <TIM_Base_SetConfig+0x114>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d013      	beq.n	8009c88 <TIM_Base_SetConfig+0x40>
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c66:	d00f      	beq.n	8009c88 <TIM_Base_SetConfig+0x40>
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	4a3d      	ldr	r2, [pc, #244]	; (8009d60 <TIM_Base_SetConfig+0x118>)
 8009c6c:	4293      	cmp	r3, r2
 8009c6e:	d00b      	beq.n	8009c88 <TIM_Base_SetConfig+0x40>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	4a3c      	ldr	r2, [pc, #240]	; (8009d64 <TIM_Base_SetConfig+0x11c>)
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d007      	beq.n	8009c88 <TIM_Base_SetConfig+0x40>
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	4a3b      	ldr	r2, [pc, #236]	; (8009d68 <TIM_Base_SetConfig+0x120>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d003      	beq.n	8009c88 <TIM_Base_SetConfig+0x40>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	4a3a      	ldr	r2, [pc, #232]	; (8009d6c <TIM_Base_SetConfig+0x124>)
 8009c84:	4293      	cmp	r3, r2
 8009c86:	d108      	bne.n	8009c9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	685b      	ldr	r3, [r3, #4]
 8009c94:	68fa      	ldr	r2, [r7, #12]
 8009c96:	4313      	orrs	r3, r2
 8009c98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	4a2f      	ldr	r2, [pc, #188]	; (8009d5c <TIM_Base_SetConfig+0x114>)
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	d02b      	beq.n	8009cfa <TIM_Base_SetConfig+0xb2>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ca8:	d027      	beq.n	8009cfa <TIM_Base_SetConfig+0xb2>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	4a2c      	ldr	r2, [pc, #176]	; (8009d60 <TIM_Base_SetConfig+0x118>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d023      	beq.n	8009cfa <TIM_Base_SetConfig+0xb2>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	4a2b      	ldr	r2, [pc, #172]	; (8009d64 <TIM_Base_SetConfig+0x11c>)
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d01f      	beq.n	8009cfa <TIM_Base_SetConfig+0xb2>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	4a2a      	ldr	r2, [pc, #168]	; (8009d68 <TIM_Base_SetConfig+0x120>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d01b      	beq.n	8009cfa <TIM_Base_SetConfig+0xb2>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	4a29      	ldr	r2, [pc, #164]	; (8009d6c <TIM_Base_SetConfig+0x124>)
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d017      	beq.n	8009cfa <TIM_Base_SetConfig+0xb2>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	4a28      	ldr	r2, [pc, #160]	; (8009d70 <TIM_Base_SetConfig+0x128>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d013      	beq.n	8009cfa <TIM_Base_SetConfig+0xb2>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	4a27      	ldr	r2, [pc, #156]	; (8009d74 <TIM_Base_SetConfig+0x12c>)
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d00f      	beq.n	8009cfa <TIM_Base_SetConfig+0xb2>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	4a26      	ldr	r2, [pc, #152]	; (8009d78 <TIM_Base_SetConfig+0x130>)
 8009cde:	4293      	cmp	r3, r2
 8009ce0:	d00b      	beq.n	8009cfa <TIM_Base_SetConfig+0xb2>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	4a25      	ldr	r2, [pc, #148]	; (8009d7c <TIM_Base_SetConfig+0x134>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d007      	beq.n	8009cfa <TIM_Base_SetConfig+0xb2>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	4a24      	ldr	r2, [pc, #144]	; (8009d80 <TIM_Base_SetConfig+0x138>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d003      	beq.n	8009cfa <TIM_Base_SetConfig+0xb2>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	4a23      	ldr	r2, [pc, #140]	; (8009d84 <TIM_Base_SetConfig+0x13c>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d108      	bne.n	8009d0c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	68db      	ldr	r3, [r3, #12]
 8009d06:	68fa      	ldr	r2, [r7, #12]
 8009d08:	4313      	orrs	r3, r2
 8009d0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009d12:	683b      	ldr	r3, [r7, #0]
 8009d14:	695b      	ldr	r3, [r3, #20]
 8009d16:	4313      	orrs	r3, r2
 8009d18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	68fa      	ldr	r2, [r7, #12]
 8009d1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	689a      	ldr	r2, [r3, #8]
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	681a      	ldr	r2, [r3, #0]
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	4a0a      	ldr	r2, [pc, #40]	; (8009d5c <TIM_Base_SetConfig+0x114>)
 8009d34:	4293      	cmp	r3, r2
 8009d36:	d003      	beq.n	8009d40 <TIM_Base_SetConfig+0xf8>
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	4a0c      	ldr	r2, [pc, #48]	; (8009d6c <TIM_Base_SetConfig+0x124>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d103      	bne.n	8009d48 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	691a      	ldr	r2, [r3, #16]
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2201      	movs	r2, #1
 8009d4c:	615a      	str	r2, [r3, #20]
}
 8009d4e:	bf00      	nop
 8009d50:	3714      	adds	r7, #20
 8009d52:	46bd      	mov	sp, r7
 8009d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d58:	4770      	bx	lr
 8009d5a:	bf00      	nop
 8009d5c:	40010000 	.word	0x40010000
 8009d60:	40000400 	.word	0x40000400
 8009d64:	40000800 	.word	0x40000800
 8009d68:	40000c00 	.word	0x40000c00
 8009d6c:	40010400 	.word	0x40010400
 8009d70:	40014000 	.word	0x40014000
 8009d74:	40014400 	.word	0x40014400
 8009d78:	40014800 	.word	0x40014800
 8009d7c:	40001800 	.word	0x40001800
 8009d80:	40001c00 	.word	0x40001c00
 8009d84:	40002000 	.word	0x40002000

08009d88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b087      	sub	sp, #28
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
 8009d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6a1b      	ldr	r3, [r3, #32]
 8009d96:	f023 0201 	bic.w	r2, r3, #1
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6a1b      	ldr	r3, [r3, #32]
 8009da2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	699b      	ldr	r3, [r3, #24]
 8009dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f023 0303 	bic.w	r3, r3, #3
 8009dbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	68fa      	ldr	r2, [r7, #12]
 8009dc6:	4313      	orrs	r3, r2
 8009dc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009dca:	697b      	ldr	r3, [r7, #20]
 8009dcc:	f023 0302 	bic.w	r3, r3, #2
 8009dd0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	689b      	ldr	r3, [r3, #8]
 8009dd6:	697a      	ldr	r2, [r7, #20]
 8009dd8:	4313      	orrs	r3, r2
 8009dda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	4a20      	ldr	r2, [pc, #128]	; (8009e60 <TIM_OC1_SetConfig+0xd8>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d003      	beq.n	8009dec <TIM_OC1_SetConfig+0x64>
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	4a1f      	ldr	r2, [pc, #124]	; (8009e64 <TIM_OC1_SetConfig+0xdc>)
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d10c      	bne.n	8009e06 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	f023 0308 	bic.w	r3, r3, #8
 8009df2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	68db      	ldr	r3, [r3, #12]
 8009df8:	697a      	ldr	r2, [r7, #20]
 8009dfa:	4313      	orrs	r3, r2
 8009dfc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	f023 0304 	bic.w	r3, r3, #4
 8009e04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	4a15      	ldr	r2, [pc, #84]	; (8009e60 <TIM_OC1_SetConfig+0xd8>)
 8009e0a:	4293      	cmp	r3, r2
 8009e0c:	d003      	beq.n	8009e16 <TIM_OC1_SetConfig+0x8e>
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	4a14      	ldr	r2, [pc, #80]	; (8009e64 <TIM_OC1_SetConfig+0xdc>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d111      	bne.n	8009e3a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009e1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009e1e:	693b      	ldr	r3, [r7, #16]
 8009e20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009e24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	695b      	ldr	r3, [r3, #20]
 8009e2a:	693a      	ldr	r2, [r7, #16]
 8009e2c:	4313      	orrs	r3, r2
 8009e2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	699b      	ldr	r3, [r3, #24]
 8009e34:	693a      	ldr	r2, [r7, #16]
 8009e36:	4313      	orrs	r3, r2
 8009e38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	693a      	ldr	r2, [r7, #16]
 8009e3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	68fa      	ldr	r2, [r7, #12]
 8009e44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	685a      	ldr	r2, [r3, #4]
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	697a      	ldr	r2, [r7, #20]
 8009e52:	621a      	str	r2, [r3, #32]
}
 8009e54:	bf00      	nop
 8009e56:	371c      	adds	r7, #28
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5e:	4770      	bx	lr
 8009e60:	40010000 	.word	0x40010000
 8009e64:	40010400 	.word	0x40010400

08009e68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b087      	sub	sp, #28
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
 8009e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6a1b      	ldr	r3, [r3, #32]
 8009e76:	f023 0210 	bic.w	r2, r3, #16
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6a1b      	ldr	r3, [r3, #32]
 8009e82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	685b      	ldr	r3, [r3, #4]
 8009e88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	699b      	ldr	r3, [r3, #24]
 8009e8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009e9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	021b      	lsls	r3, r3, #8
 8009ea6:	68fa      	ldr	r2, [r7, #12]
 8009ea8:	4313      	orrs	r3, r2
 8009eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009eac:	697b      	ldr	r3, [r7, #20]
 8009eae:	f023 0320 	bic.w	r3, r3, #32
 8009eb2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	689b      	ldr	r3, [r3, #8]
 8009eb8:	011b      	lsls	r3, r3, #4
 8009eba:	697a      	ldr	r2, [r7, #20]
 8009ebc:	4313      	orrs	r3, r2
 8009ebe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	4a22      	ldr	r2, [pc, #136]	; (8009f4c <TIM_OC2_SetConfig+0xe4>)
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d003      	beq.n	8009ed0 <TIM_OC2_SetConfig+0x68>
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	4a21      	ldr	r2, [pc, #132]	; (8009f50 <TIM_OC2_SetConfig+0xe8>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d10d      	bne.n	8009eec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ed6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	68db      	ldr	r3, [r3, #12]
 8009edc:	011b      	lsls	r3, r3, #4
 8009ede:	697a      	ldr	r2, [r7, #20]
 8009ee0:	4313      	orrs	r3, r2
 8009ee2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009eea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	4a17      	ldr	r2, [pc, #92]	; (8009f4c <TIM_OC2_SetConfig+0xe4>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d003      	beq.n	8009efc <TIM_OC2_SetConfig+0x94>
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	4a16      	ldr	r2, [pc, #88]	; (8009f50 <TIM_OC2_SetConfig+0xe8>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d113      	bne.n	8009f24 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009efc:	693b      	ldr	r3, [r7, #16]
 8009efe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009f02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009f0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	695b      	ldr	r3, [r3, #20]
 8009f10:	009b      	lsls	r3, r3, #2
 8009f12:	693a      	ldr	r2, [r7, #16]
 8009f14:	4313      	orrs	r3, r2
 8009f16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	699b      	ldr	r3, [r3, #24]
 8009f1c:	009b      	lsls	r3, r3, #2
 8009f1e:	693a      	ldr	r2, [r7, #16]
 8009f20:	4313      	orrs	r3, r2
 8009f22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	693a      	ldr	r2, [r7, #16]
 8009f28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	68fa      	ldr	r2, [r7, #12]
 8009f2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	685a      	ldr	r2, [r3, #4]
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	697a      	ldr	r2, [r7, #20]
 8009f3c:	621a      	str	r2, [r3, #32]
}
 8009f3e:	bf00      	nop
 8009f40:	371c      	adds	r7, #28
 8009f42:	46bd      	mov	sp, r7
 8009f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f48:	4770      	bx	lr
 8009f4a:	bf00      	nop
 8009f4c:	40010000 	.word	0x40010000
 8009f50:	40010400 	.word	0x40010400

08009f54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b087      	sub	sp, #28
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
 8009f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	6a1b      	ldr	r3, [r3, #32]
 8009f62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6a1b      	ldr	r3, [r3, #32]
 8009f6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	685b      	ldr	r3, [r3, #4]
 8009f74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	69db      	ldr	r3, [r3, #28]
 8009f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f023 0303 	bic.w	r3, r3, #3
 8009f8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	68fa      	ldr	r2, [r7, #12]
 8009f92:	4313      	orrs	r3, r2
 8009f94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009f96:	697b      	ldr	r3, [r7, #20]
 8009f98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009f9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	689b      	ldr	r3, [r3, #8]
 8009fa2:	021b      	lsls	r3, r3, #8
 8009fa4:	697a      	ldr	r2, [r7, #20]
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	4a21      	ldr	r2, [pc, #132]	; (800a034 <TIM_OC3_SetConfig+0xe0>)
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d003      	beq.n	8009fba <TIM_OC3_SetConfig+0x66>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	4a20      	ldr	r2, [pc, #128]	; (800a038 <TIM_OC3_SetConfig+0xe4>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d10d      	bne.n	8009fd6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009fba:	697b      	ldr	r3, [r7, #20]
 8009fbc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009fc0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	68db      	ldr	r3, [r3, #12]
 8009fc6:	021b      	lsls	r3, r3, #8
 8009fc8:	697a      	ldr	r2, [r7, #20]
 8009fca:	4313      	orrs	r3, r2
 8009fcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009fce:	697b      	ldr	r3, [r7, #20]
 8009fd0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009fd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	4a16      	ldr	r2, [pc, #88]	; (800a034 <TIM_OC3_SetConfig+0xe0>)
 8009fda:	4293      	cmp	r3, r2
 8009fdc:	d003      	beq.n	8009fe6 <TIM_OC3_SetConfig+0x92>
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	4a15      	ldr	r2, [pc, #84]	; (800a038 <TIM_OC3_SetConfig+0xe4>)
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d113      	bne.n	800a00e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009fe6:	693b      	ldr	r3, [r7, #16]
 8009fe8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009fec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009fee:	693b      	ldr	r3, [r7, #16]
 8009ff0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009ff4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	695b      	ldr	r3, [r3, #20]
 8009ffa:	011b      	lsls	r3, r3, #4
 8009ffc:	693a      	ldr	r2, [r7, #16]
 8009ffe:	4313      	orrs	r3, r2
 800a000:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	699b      	ldr	r3, [r3, #24]
 800a006:	011b      	lsls	r3, r3, #4
 800a008:	693a      	ldr	r2, [r7, #16]
 800a00a:	4313      	orrs	r3, r2
 800a00c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	693a      	ldr	r2, [r7, #16]
 800a012:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	68fa      	ldr	r2, [r7, #12]
 800a018:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	685a      	ldr	r2, [r3, #4]
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	697a      	ldr	r2, [r7, #20]
 800a026:	621a      	str	r2, [r3, #32]
}
 800a028:	bf00      	nop
 800a02a:	371c      	adds	r7, #28
 800a02c:	46bd      	mov	sp, r7
 800a02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a032:	4770      	bx	lr
 800a034:	40010000 	.word	0x40010000
 800a038:	40010400 	.word	0x40010400

0800a03c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a03c:	b480      	push	{r7}
 800a03e:	b087      	sub	sp, #28
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
 800a044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6a1b      	ldr	r3, [r3, #32]
 800a04a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6a1b      	ldr	r3, [r3, #32]
 800a056:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	685b      	ldr	r3, [r3, #4]
 800a05c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	69db      	ldr	r3, [r3, #28]
 800a062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a06a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a072:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	021b      	lsls	r3, r3, #8
 800a07a:	68fa      	ldr	r2, [r7, #12]
 800a07c:	4313      	orrs	r3, r2
 800a07e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a086:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	689b      	ldr	r3, [r3, #8]
 800a08c:	031b      	lsls	r3, r3, #12
 800a08e:	693a      	ldr	r2, [r7, #16]
 800a090:	4313      	orrs	r3, r2
 800a092:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	4a12      	ldr	r2, [pc, #72]	; (800a0e0 <TIM_OC4_SetConfig+0xa4>)
 800a098:	4293      	cmp	r3, r2
 800a09a:	d003      	beq.n	800a0a4 <TIM_OC4_SetConfig+0x68>
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	4a11      	ldr	r2, [pc, #68]	; (800a0e4 <TIM_OC4_SetConfig+0xa8>)
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	d109      	bne.n	800a0b8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a0aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	695b      	ldr	r3, [r3, #20]
 800a0b0:	019b      	lsls	r3, r3, #6
 800a0b2:	697a      	ldr	r2, [r7, #20]
 800a0b4:	4313      	orrs	r3, r2
 800a0b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	697a      	ldr	r2, [r7, #20]
 800a0bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	68fa      	ldr	r2, [r7, #12]
 800a0c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a0c4:	683b      	ldr	r3, [r7, #0]
 800a0c6:	685a      	ldr	r2, [r3, #4]
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	693a      	ldr	r2, [r7, #16]
 800a0d0:	621a      	str	r2, [r3, #32]
}
 800a0d2:	bf00      	nop
 800a0d4:	371c      	adds	r7, #28
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0dc:	4770      	bx	lr
 800a0de:	bf00      	nop
 800a0e0:	40010000 	.word	0x40010000
 800a0e4:	40010400 	.word	0x40010400

0800a0e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a0e8:	b480      	push	{r7}
 800a0ea:	b087      	sub	sp, #28
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	60f8      	str	r0, [r7, #12]
 800a0f0:	60b9      	str	r1, [r7, #8]
 800a0f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	6a1b      	ldr	r3, [r3, #32]
 800a0f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	6a1b      	ldr	r3, [r3, #32]
 800a0fe:	f023 0201 	bic.w	r2, r3, #1
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	699b      	ldr	r3, [r3, #24]
 800a10a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a112:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	011b      	lsls	r3, r3, #4
 800a118:	693a      	ldr	r2, [r7, #16]
 800a11a:	4313      	orrs	r3, r2
 800a11c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a11e:	697b      	ldr	r3, [r7, #20]
 800a120:	f023 030a 	bic.w	r3, r3, #10
 800a124:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a126:	697a      	ldr	r2, [r7, #20]
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	4313      	orrs	r3, r2
 800a12c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	693a      	ldr	r2, [r7, #16]
 800a132:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	697a      	ldr	r2, [r7, #20]
 800a138:	621a      	str	r2, [r3, #32]
}
 800a13a:	bf00      	nop
 800a13c:	371c      	adds	r7, #28
 800a13e:	46bd      	mov	sp, r7
 800a140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a144:	4770      	bx	lr

0800a146 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a146:	b480      	push	{r7}
 800a148:	b087      	sub	sp, #28
 800a14a:	af00      	add	r7, sp, #0
 800a14c:	60f8      	str	r0, [r7, #12]
 800a14e:	60b9      	str	r1, [r7, #8]
 800a150:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	6a1b      	ldr	r3, [r3, #32]
 800a156:	f023 0210 	bic.w	r2, r3, #16
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	699b      	ldr	r3, [r3, #24]
 800a162:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	6a1b      	ldr	r3, [r3, #32]
 800a168:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a170:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	031b      	lsls	r3, r3, #12
 800a176:	697a      	ldr	r2, [r7, #20]
 800a178:	4313      	orrs	r3, r2
 800a17a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a17c:	693b      	ldr	r3, [r7, #16]
 800a17e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a182:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a184:	68bb      	ldr	r3, [r7, #8]
 800a186:	011b      	lsls	r3, r3, #4
 800a188:	693a      	ldr	r2, [r7, #16]
 800a18a:	4313      	orrs	r3, r2
 800a18c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	697a      	ldr	r2, [r7, #20]
 800a192:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	693a      	ldr	r2, [r7, #16]
 800a198:	621a      	str	r2, [r3, #32]
}
 800a19a:	bf00      	nop
 800a19c:	371c      	adds	r7, #28
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a4:	4770      	bx	lr

0800a1a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a1a6:	b480      	push	{r7}
 800a1a8:	b085      	sub	sp, #20
 800a1aa:	af00      	add	r7, sp, #0
 800a1ac:	6078      	str	r0, [r7, #4]
 800a1ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	689b      	ldr	r3, [r3, #8]
 800a1b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a1be:	683a      	ldr	r2, [r7, #0]
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	4313      	orrs	r3, r2
 800a1c4:	f043 0307 	orr.w	r3, r3, #7
 800a1c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	68fa      	ldr	r2, [r7, #12]
 800a1ce:	609a      	str	r2, [r3, #8]
}
 800a1d0:	bf00      	nop
 800a1d2:	3714      	adds	r7, #20
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1da:	4770      	bx	lr

0800a1dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b087      	sub	sp, #28
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	60f8      	str	r0, [r7, #12]
 800a1e4:	60b9      	str	r1, [r7, #8]
 800a1e6:	607a      	str	r2, [r7, #4]
 800a1e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	689b      	ldr	r3, [r3, #8]
 800a1ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a1f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	021a      	lsls	r2, r3, #8
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	431a      	orrs	r2, r3
 800a200:	68bb      	ldr	r3, [r7, #8]
 800a202:	4313      	orrs	r3, r2
 800a204:	697a      	ldr	r2, [r7, #20]
 800a206:	4313      	orrs	r3, r2
 800a208:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	697a      	ldr	r2, [r7, #20]
 800a20e:	609a      	str	r2, [r3, #8]
}
 800a210:	bf00      	nop
 800a212:	371c      	adds	r7, #28
 800a214:	46bd      	mov	sp, r7
 800a216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21a:	4770      	bx	lr

0800a21c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b087      	sub	sp, #28
 800a220:	af00      	add	r7, sp, #0
 800a222:	60f8      	str	r0, [r7, #12]
 800a224:	60b9      	str	r1, [r7, #8]
 800a226:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	f003 031f 	and.w	r3, r3, #31
 800a22e:	2201      	movs	r2, #1
 800a230:	fa02 f303 	lsl.w	r3, r2, r3
 800a234:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	6a1a      	ldr	r2, [r3, #32]
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	43db      	mvns	r3, r3
 800a23e:	401a      	ands	r2, r3
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	6a1a      	ldr	r2, [r3, #32]
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	f003 031f 	and.w	r3, r3, #31
 800a24e:	6879      	ldr	r1, [r7, #4]
 800a250:	fa01 f303 	lsl.w	r3, r1, r3
 800a254:	431a      	orrs	r2, r3
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	621a      	str	r2, [r3, #32]
}
 800a25a:	bf00      	nop
 800a25c:	371c      	adds	r7, #28
 800a25e:	46bd      	mov	sp, r7
 800a260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a264:	4770      	bx	lr
	...

0800a268 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a268:	b480      	push	{r7}
 800a26a:	b085      	sub	sp, #20
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
 800a270:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a278:	2b01      	cmp	r3, #1
 800a27a:	d101      	bne.n	800a280 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a27c:	2302      	movs	r3, #2
 800a27e:	e05a      	b.n	800a336 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2201      	movs	r2, #1
 800a284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2202      	movs	r2, #2
 800a28c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	685b      	ldr	r3, [r3, #4]
 800a296:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	689b      	ldr	r3, [r3, #8]
 800a29e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	68fa      	ldr	r2, [r7, #12]
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	68fa      	ldr	r2, [r7, #12]
 800a2b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	4a21      	ldr	r2, [pc, #132]	; (800a344 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a2c0:	4293      	cmp	r3, r2
 800a2c2:	d022      	beq.n	800a30a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2cc:	d01d      	beq.n	800a30a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	4a1d      	ldr	r2, [pc, #116]	; (800a348 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a2d4:	4293      	cmp	r3, r2
 800a2d6:	d018      	beq.n	800a30a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	4a1b      	ldr	r2, [pc, #108]	; (800a34c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	d013      	beq.n	800a30a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	4a1a      	ldr	r2, [pc, #104]	; (800a350 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d00e      	beq.n	800a30a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	4a18      	ldr	r2, [pc, #96]	; (800a354 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d009      	beq.n	800a30a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	4a17      	ldr	r2, [pc, #92]	; (800a358 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d004      	beq.n	800a30a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4a15      	ldr	r2, [pc, #84]	; (800a35c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d10c      	bne.n	800a324 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a30a:	68bb      	ldr	r3, [r7, #8]
 800a30c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a310:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	685b      	ldr	r3, [r3, #4]
 800a316:	68ba      	ldr	r2, [r7, #8]
 800a318:	4313      	orrs	r3, r2
 800a31a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	68ba      	ldr	r2, [r7, #8]
 800a322:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2201      	movs	r2, #1
 800a328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2200      	movs	r2, #0
 800a330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a334:	2300      	movs	r3, #0
}
 800a336:	4618      	mov	r0, r3
 800a338:	3714      	adds	r7, #20
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr
 800a342:	bf00      	nop
 800a344:	40010000 	.word	0x40010000
 800a348:	40000400 	.word	0x40000400
 800a34c:	40000800 	.word	0x40000800
 800a350:	40000c00 	.word	0x40000c00
 800a354:	40010400 	.word	0x40010400
 800a358:	40014000 	.word	0x40014000
 800a35c:	40001800 	.word	0x40001800

0800a360 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a360:	b480      	push	{r7}
 800a362:	b083      	sub	sp, #12
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a368:	bf00      	nop
 800a36a:	370c      	adds	r7, #12
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr

0800a374 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a374:	b480      	push	{r7}
 800a376:	b083      	sub	sp, #12
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a37c:	bf00      	nop
 800a37e:	370c      	adds	r7, #12
 800a380:	46bd      	mov	sp, r7
 800a382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a386:	4770      	bx	lr

0800a388 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b082      	sub	sp, #8
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d101      	bne.n	800a39a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a396:	2301      	movs	r3, #1
 800a398:	e03f      	b.n	800a41a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a3a0:	b2db      	uxtb	r3, r3
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d106      	bne.n	800a3b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	f7f9 fcd8 	bl	8003d64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2224      	movs	r2, #36	; 0x24
 800a3b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	68da      	ldr	r2, [r3, #12]
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a3ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f000 fb4b 	bl	800aa68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	691a      	ldr	r2, [r3, #16]
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a3e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	695a      	ldr	r2, [r3, #20]
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a3f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	68da      	ldr	r2, [r3, #12]
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a400:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2200      	movs	r2, #0
 800a406:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2220      	movs	r2, #32
 800a40c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2220      	movs	r2, #32
 800a414:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a418:	2300      	movs	r3, #0
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3708      	adds	r7, #8
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}

0800a422 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a422:	b580      	push	{r7, lr}
 800a424:	b088      	sub	sp, #32
 800a426:	af02      	add	r7, sp, #8
 800a428:	60f8      	str	r0, [r7, #12]
 800a42a:	60b9      	str	r1, [r7, #8]
 800a42c:	603b      	str	r3, [r7, #0]
 800a42e:	4613      	mov	r3, r2
 800a430:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800a432:	2300      	movs	r3, #0
 800a434:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a43c:	b2db      	uxtb	r3, r3
 800a43e:	2b20      	cmp	r3, #32
 800a440:	f040 8083 	bne.w	800a54a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d002      	beq.n	800a450 <HAL_UART_Transmit+0x2e>
 800a44a:	88fb      	ldrh	r3, [r7, #6]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d101      	bne.n	800a454 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800a450:	2301      	movs	r3, #1
 800a452:	e07b      	b.n	800a54c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a45a:	2b01      	cmp	r3, #1
 800a45c:	d101      	bne.n	800a462 <HAL_UART_Transmit+0x40>
 800a45e:	2302      	movs	r3, #2
 800a460:	e074      	b.n	800a54c <HAL_UART_Transmit+0x12a>
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	2201      	movs	r2, #1
 800a466:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	2200      	movs	r2, #0
 800a46e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	2221      	movs	r2, #33	; 0x21
 800a474:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a478:	f7fb f9d4 	bl	8005824 <HAL_GetTick>
 800a47c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	88fa      	ldrh	r2, [r7, #6]
 800a482:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	88fa      	ldrh	r2, [r7, #6]
 800a488:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2200      	movs	r2, #0
 800a48e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800a492:	e042      	b.n	800a51a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a498:	b29b      	uxth	r3, r3
 800a49a:	3b01      	subs	r3, #1
 800a49c:	b29a      	uxth	r2, r3
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	689b      	ldr	r3, [r3, #8]
 800a4a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4aa:	d122      	bne.n	800a4f2 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	9300      	str	r3, [sp, #0]
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	2180      	movs	r1, #128	; 0x80
 800a4b6:	68f8      	ldr	r0, [r7, #12]
 800a4b8:	f000 f96a 	bl	800a790 <UART_WaitOnFlagUntilTimeout>
 800a4bc:	4603      	mov	r3, r0
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d001      	beq.n	800a4c6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800a4c2:	2303      	movs	r3, #3
 800a4c4:	e042      	b.n	800a54c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	881b      	ldrh	r3, [r3, #0]
 800a4ce:	461a      	mov	r2, r3
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a4d8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	691b      	ldr	r3, [r3, #16]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d103      	bne.n	800a4ea <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	3302      	adds	r3, #2
 800a4e6:	60bb      	str	r3, [r7, #8]
 800a4e8:	e017      	b.n	800a51a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	3301      	adds	r3, #1
 800a4ee:	60bb      	str	r3, [r7, #8]
 800a4f0:	e013      	b.n	800a51a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	9300      	str	r3, [sp, #0]
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	2180      	movs	r1, #128	; 0x80
 800a4fc:	68f8      	ldr	r0, [r7, #12]
 800a4fe:	f000 f947 	bl	800a790 <UART_WaitOnFlagUntilTimeout>
 800a502:	4603      	mov	r3, r0
 800a504:	2b00      	cmp	r3, #0
 800a506:	d001      	beq.n	800a50c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800a508:	2303      	movs	r3, #3
 800a50a:	e01f      	b.n	800a54c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800a50c:	68bb      	ldr	r3, [r7, #8]
 800a50e:	1c5a      	adds	r2, r3, #1
 800a510:	60ba      	str	r2, [r7, #8]
 800a512:	781a      	ldrb	r2, [r3, #0]
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a51e:	b29b      	uxth	r3, r3
 800a520:	2b00      	cmp	r3, #0
 800a522:	d1b7      	bne.n	800a494 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a524:	683b      	ldr	r3, [r7, #0]
 800a526:	9300      	str	r3, [sp, #0]
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	2200      	movs	r2, #0
 800a52c:	2140      	movs	r1, #64	; 0x40
 800a52e:	68f8      	ldr	r0, [r7, #12]
 800a530:	f000 f92e 	bl	800a790 <UART_WaitOnFlagUntilTimeout>
 800a534:	4603      	mov	r3, r0
 800a536:	2b00      	cmp	r3, #0
 800a538:	d001      	beq.n	800a53e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800a53a:	2303      	movs	r3, #3
 800a53c:	e006      	b.n	800a54c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	2220      	movs	r2, #32
 800a542:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800a546:	2300      	movs	r3, #0
 800a548:	e000      	b.n	800a54c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800a54a:	2302      	movs	r3, #2
  }
}
 800a54c:	4618      	mov	r0, r3
 800a54e:	3718      	adds	r7, #24
 800a550:	46bd      	mov	sp, r7
 800a552:	bd80      	pop	{r7, pc}

0800a554 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b088      	sub	sp, #32
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	68db      	ldr	r3, [r3, #12]
 800a56a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	695b      	ldr	r3, [r3, #20]
 800a572:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800a574:	2300      	movs	r3, #0
 800a576:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800a578:	2300      	movs	r3, #0
 800a57a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a57c:	69fb      	ldr	r3, [r7, #28]
 800a57e:	f003 030f 	and.w	r3, r3, #15
 800a582:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d10d      	bne.n	800a5a6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a58a:	69fb      	ldr	r3, [r7, #28]
 800a58c:	f003 0320 	and.w	r3, r3, #32
 800a590:	2b00      	cmp	r3, #0
 800a592:	d008      	beq.n	800a5a6 <HAL_UART_IRQHandler+0x52>
 800a594:	69bb      	ldr	r3, [r7, #24]
 800a596:	f003 0320 	and.w	r3, r3, #32
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d003      	beq.n	800a5a6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800a59e:	6878      	ldr	r0, [r7, #4]
 800a5a0:	f000 f9e0 	bl	800a964 <UART_Receive_IT>
      return;
 800a5a4:	e0d0      	b.n	800a748 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a5a6:	693b      	ldr	r3, [r7, #16]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	f000 80b0 	beq.w	800a70e <HAL_UART_IRQHandler+0x1ba>
 800a5ae:	697b      	ldr	r3, [r7, #20]
 800a5b0:	f003 0301 	and.w	r3, r3, #1
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d105      	bne.n	800a5c4 <HAL_UART_IRQHandler+0x70>
 800a5b8:	69bb      	ldr	r3, [r7, #24]
 800a5ba:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	f000 80a5 	beq.w	800a70e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a5c4:	69fb      	ldr	r3, [r7, #28]
 800a5c6:	f003 0301 	and.w	r3, r3, #1
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d00a      	beq.n	800a5e4 <HAL_UART_IRQHandler+0x90>
 800a5ce:	69bb      	ldr	r3, [r7, #24]
 800a5d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d005      	beq.n	800a5e4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5dc:	f043 0201 	orr.w	r2, r3, #1
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a5e4:	69fb      	ldr	r3, [r7, #28]
 800a5e6:	f003 0304 	and.w	r3, r3, #4
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d00a      	beq.n	800a604 <HAL_UART_IRQHandler+0xb0>
 800a5ee:	697b      	ldr	r3, [r7, #20]
 800a5f0:	f003 0301 	and.w	r3, r3, #1
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d005      	beq.n	800a604 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5fc:	f043 0202 	orr.w	r2, r3, #2
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a604:	69fb      	ldr	r3, [r7, #28]
 800a606:	f003 0302 	and.w	r3, r3, #2
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d00a      	beq.n	800a624 <HAL_UART_IRQHandler+0xd0>
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	f003 0301 	and.w	r3, r3, #1
 800a614:	2b00      	cmp	r3, #0
 800a616:	d005      	beq.n	800a624 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a61c:	f043 0204 	orr.w	r2, r3, #4
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800a624:	69fb      	ldr	r3, [r7, #28]
 800a626:	f003 0308 	and.w	r3, r3, #8
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d00f      	beq.n	800a64e <HAL_UART_IRQHandler+0xfa>
 800a62e:	69bb      	ldr	r3, [r7, #24]
 800a630:	f003 0320 	and.w	r3, r3, #32
 800a634:	2b00      	cmp	r3, #0
 800a636:	d104      	bne.n	800a642 <HAL_UART_IRQHandler+0xee>
 800a638:	697b      	ldr	r3, [r7, #20]
 800a63a:	f003 0301 	and.w	r3, r3, #1
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d005      	beq.n	800a64e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a646:	f043 0208 	orr.w	r2, r3, #8
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a652:	2b00      	cmp	r3, #0
 800a654:	d077      	beq.n	800a746 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a656:	69fb      	ldr	r3, [r7, #28]
 800a658:	f003 0320 	and.w	r3, r3, #32
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d007      	beq.n	800a670 <HAL_UART_IRQHandler+0x11c>
 800a660:	69bb      	ldr	r3, [r7, #24]
 800a662:	f003 0320 	and.w	r3, r3, #32
 800a666:	2b00      	cmp	r3, #0
 800a668:	d002      	beq.n	800a670 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	f000 f97a 	bl	800a964 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	695b      	ldr	r3, [r3, #20]
 800a676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a67a:	2b40      	cmp	r3, #64	; 0x40
 800a67c:	bf0c      	ite	eq
 800a67e:	2301      	moveq	r3, #1
 800a680:	2300      	movne	r3, #0
 800a682:	b2db      	uxtb	r3, r3
 800a684:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a68a:	f003 0308 	and.w	r3, r3, #8
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d102      	bne.n	800a698 <HAL_UART_IRQHandler+0x144>
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d031      	beq.n	800a6fc <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	f000 f8c3 	bl	800a824 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	695b      	ldr	r3, [r3, #20]
 800a6a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6a8:	2b40      	cmp	r3, #64	; 0x40
 800a6aa:	d123      	bne.n	800a6f4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	695a      	ldr	r2, [r3, #20]
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a6ba:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d013      	beq.n	800a6ec <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6c8:	4a21      	ldr	r2, [pc, #132]	; (800a750 <HAL_UART_IRQHandler+0x1fc>)
 800a6ca:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f7fb fde4 	bl	800629e <HAL_DMA_Abort_IT>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d016      	beq.n	800a70a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a6e2:	687a      	ldr	r2, [r7, #4]
 800a6e4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a6e6:	4610      	mov	r0, r2
 800a6e8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6ea:	e00e      	b.n	800a70a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f000 f845 	bl	800a77c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6f2:	e00a      	b.n	800a70a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f000 f841 	bl	800a77c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6fa:	e006      	b.n	800a70a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f000 f83d 	bl	800a77c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2200      	movs	r2, #0
 800a706:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800a708:	e01d      	b.n	800a746 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a70a:	bf00      	nop
    return;
 800a70c:	e01b      	b.n	800a746 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a70e:	69fb      	ldr	r3, [r7, #28]
 800a710:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a714:	2b00      	cmp	r3, #0
 800a716:	d008      	beq.n	800a72a <HAL_UART_IRQHandler+0x1d6>
 800a718:	69bb      	ldr	r3, [r7, #24]
 800a71a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d003      	beq.n	800a72a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	f000 f8b0 	bl	800a888 <UART_Transmit_IT>
    return;
 800a728:	e00e      	b.n	800a748 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a72a:	69fb      	ldr	r3, [r7, #28]
 800a72c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a730:	2b00      	cmp	r3, #0
 800a732:	d009      	beq.n	800a748 <HAL_UART_IRQHandler+0x1f4>
 800a734:	69bb      	ldr	r3, [r7, #24]
 800a736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d004      	beq.n	800a748 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f000 f8f8 	bl	800a934 <UART_EndTransmit_IT>
    return;
 800a744:	e000      	b.n	800a748 <HAL_UART_IRQHandler+0x1f4>
    return;
 800a746:	bf00      	nop
  }
}
 800a748:	3720      	adds	r7, #32
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}
 800a74e:	bf00      	nop
 800a750:	0800a861 	.word	0x0800a861

0800a754 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a754:	b480      	push	{r7}
 800a756:	b083      	sub	sp, #12
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a75c:	bf00      	nop
 800a75e:	370c      	adds	r7, #12
 800a760:	46bd      	mov	sp, r7
 800a762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a766:	4770      	bx	lr

0800a768 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a768:	b480      	push	{r7}
 800a76a:	b083      	sub	sp, #12
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a770:	bf00      	nop
 800a772:	370c      	adds	r7, #12
 800a774:	46bd      	mov	sp, r7
 800a776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77a:	4770      	bx	lr

0800a77c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a77c:	b480      	push	{r7}
 800a77e:	b083      	sub	sp, #12
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a784:	bf00      	nop
 800a786:	370c      	adds	r7, #12
 800a788:	46bd      	mov	sp, r7
 800a78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78e:	4770      	bx	lr

0800a790 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a790:	b580      	push	{r7, lr}
 800a792:	b084      	sub	sp, #16
 800a794:	af00      	add	r7, sp, #0
 800a796:	60f8      	str	r0, [r7, #12]
 800a798:	60b9      	str	r1, [r7, #8]
 800a79a:	603b      	str	r3, [r7, #0]
 800a79c:	4613      	mov	r3, r2
 800a79e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7a0:	e02c      	b.n	800a7fc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a7a2:	69bb      	ldr	r3, [r7, #24]
 800a7a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7a8:	d028      	beq.n	800a7fc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a7aa:	69bb      	ldr	r3, [r7, #24]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d007      	beq.n	800a7c0 <UART_WaitOnFlagUntilTimeout+0x30>
 800a7b0:	f7fb f838 	bl	8005824 <HAL_GetTick>
 800a7b4:	4602      	mov	r2, r0
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	1ad3      	subs	r3, r2, r3
 800a7ba:	69ba      	ldr	r2, [r7, #24]
 800a7bc:	429a      	cmp	r2, r3
 800a7be:	d21d      	bcs.n	800a7fc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	68da      	ldr	r2, [r3, #12]
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a7ce:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	695a      	ldr	r2, [r3, #20]
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f022 0201 	bic.w	r2, r2, #1
 800a7de:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	2220      	movs	r2, #32
 800a7e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	2220      	movs	r2, #32
 800a7ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800a7f8:	2303      	movs	r3, #3
 800a7fa:	e00f      	b.n	800a81c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	681a      	ldr	r2, [r3, #0]
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	4013      	ands	r3, r2
 800a806:	68ba      	ldr	r2, [r7, #8]
 800a808:	429a      	cmp	r2, r3
 800a80a:	bf0c      	ite	eq
 800a80c:	2301      	moveq	r3, #1
 800a80e:	2300      	movne	r3, #0
 800a810:	b2db      	uxtb	r3, r3
 800a812:	461a      	mov	r2, r3
 800a814:	79fb      	ldrb	r3, [r7, #7]
 800a816:	429a      	cmp	r2, r3
 800a818:	d0c3      	beq.n	800a7a2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a81a:	2300      	movs	r3, #0
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	3710      	adds	r7, #16
 800a820:	46bd      	mov	sp, r7
 800a822:	bd80      	pop	{r7, pc}

0800a824 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a824:	b480      	push	{r7}
 800a826:	b083      	sub	sp, #12
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	68da      	ldr	r2, [r3, #12]
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a83a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	695a      	ldr	r2, [r3, #20]
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f022 0201 	bic.w	r2, r2, #1
 800a84a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2220      	movs	r2, #32
 800a850:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800a854:	bf00      	nop
 800a856:	370c      	adds	r7, #12
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr

0800a860 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b084      	sub	sp, #16
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a86c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	2200      	movs	r2, #0
 800a872:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	2200      	movs	r2, #0
 800a878:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a87a:	68f8      	ldr	r0, [r7, #12]
 800a87c:	f7ff ff7e 	bl	800a77c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a880:	bf00      	nop
 800a882:	3710      	adds	r7, #16
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}

0800a888 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a888:	b480      	push	{r7}
 800a88a:	b085      	sub	sp, #20
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a896:	b2db      	uxtb	r3, r3
 800a898:	2b21      	cmp	r3, #33	; 0x21
 800a89a:	d144      	bne.n	800a926 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	689b      	ldr	r3, [r3, #8]
 800a8a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a8a4:	d11a      	bne.n	800a8dc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6a1b      	ldr	r3, [r3, #32]
 800a8aa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	881b      	ldrh	r3, [r3, #0]
 800a8b0:	461a      	mov	r2, r3
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a8ba:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	691b      	ldr	r3, [r3, #16]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d105      	bne.n	800a8d0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	6a1b      	ldr	r3, [r3, #32]
 800a8c8:	1c9a      	adds	r2, r3, #2
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	621a      	str	r2, [r3, #32]
 800a8ce:	e00e      	b.n	800a8ee <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	6a1b      	ldr	r3, [r3, #32]
 800a8d4:	1c5a      	adds	r2, r3, #1
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	621a      	str	r2, [r3, #32]
 800a8da:	e008      	b.n	800a8ee <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6a1b      	ldr	r3, [r3, #32]
 800a8e0:	1c59      	adds	r1, r3, #1
 800a8e2:	687a      	ldr	r2, [r7, #4]
 800a8e4:	6211      	str	r1, [r2, #32]
 800a8e6:	781a      	ldrb	r2, [r3, #0]
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a8f2:	b29b      	uxth	r3, r3
 800a8f4:	3b01      	subs	r3, #1
 800a8f6:	b29b      	uxth	r3, r3
 800a8f8:	687a      	ldr	r2, [r7, #4]
 800a8fa:	4619      	mov	r1, r3
 800a8fc:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d10f      	bne.n	800a922 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	68da      	ldr	r2, [r3, #12]
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a910:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	68da      	ldr	r2, [r3, #12]
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a920:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a922:	2300      	movs	r3, #0
 800a924:	e000      	b.n	800a928 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a926:	2302      	movs	r3, #2
  }
}
 800a928:	4618      	mov	r0, r3
 800a92a:	3714      	adds	r7, #20
 800a92c:	46bd      	mov	sp, r7
 800a92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a932:	4770      	bx	lr

0800a934 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b082      	sub	sp, #8
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	68da      	ldr	r2, [r3, #12]
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a94a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2220      	movs	r2, #32
 800a950:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a954:	6878      	ldr	r0, [r7, #4]
 800a956:	f7ff fefd 	bl	800a754 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a95a:	2300      	movs	r3, #0
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	3708      	adds	r7, #8
 800a960:	46bd      	mov	sp, r7
 800a962:	bd80      	pop	{r7, pc}

0800a964 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b084      	sub	sp, #16
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a972:	b2db      	uxtb	r3, r3
 800a974:	2b22      	cmp	r3, #34	; 0x22
 800a976:	d171      	bne.n	800aa5c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	689b      	ldr	r3, [r3, #8]
 800a97c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a980:	d123      	bne.n	800a9ca <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a986:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	691b      	ldr	r3, [r3, #16]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d10e      	bne.n	800a9ae <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	685b      	ldr	r3, [r3, #4]
 800a996:	b29b      	uxth	r3, r3
 800a998:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a99c:	b29a      	uxth	r2, r3
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9a6:	1c9a      	adds	r2, r3, #2
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	629a      	str	r2, [r3, #40]	; 0x28
 800a9ac:	e029      	b.n	800aa02 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	685b      	ldr	r3, [r3, #4]
 800a9b4:	b29b      	uxth	r3, r3
 800a9b6:	b2db      	uxtb	r3, r3
 800a9b8:	b29a      	uxth	r2, r3
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9c2:	1c5a      	adds	r2, r3, #1
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	629a      	str	r2, [r3, #40]	; 0x28
 800a9c8:	e01b      	b.n	800aa02 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	691b      	ldr	r3, [r3, #16]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d10a      	bne.n	800a9e8 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	6858      	ldr	r0, [r3, #4]
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9dc:	1c59      	adds	r1, r3, #1
 800a9de:	687a      	ldr	r2, [r7, #4]
 800a9e0:	6291      	str	r1, [r2, #40]	; 0x28
 800a9e2:	b2c2      	uxtb	r2, r0
 800a9e4:	701a      	strb	r2, [r3, #0]
 800a9e6:	e00c      	b.n	800aa02 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	685b      	ldr	r3, [r3, #4]
 800a9ee:	b2da      	uxtb	r2, r3
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9f4:	1c58      	adds	r0, r3, #1
 800a9f6:	6879      	ldr	r1, [r7, #4]
 800a9f8:	6288      	str	r0, [r1, #40]	; 0x28
 800a9fa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a9fe:	b2d2      	uxtb	r2, r2
 800aa00:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800aa06:	b29b      	uxth	r3, r3
 800aa08:	3b01      	subs	r3, #1
 800aa0a:	b29b      	uxth	r3, r3
 800aa0c:	687a      	ldr	r2, [r7, #4]
 800aa0e:	4619      	mov	r1, r3
 800aa10:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d120      	bne.n	800aa58 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	68da      	ldr	r2, [r3, #12]
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	f022 0220 	bic.w	r2, r2, #32
 800aa24:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	68da      	ldr	r2, [r3, #12]
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800aa34:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	695a      	ldr	r2, [r3, #20]
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	f022 0201 	bic.w	r2, r2, #1
 800aa44:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	2220      	movs	r2, #32
 800aa4a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	f7ff fe8a 	bl	800a768 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800aa54:	2300      	movs	r3, #0
 800aa56:	e002      	b.n	800aa5e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800aa58:	2300      	movs	r3, #0
 800aa5a:	e000      	b.n	800aa5e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800aa5c:	2302      	movs	r3, #2
  }
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	3710      	adds	r7, #16
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
	...

0800aa68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aa68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa6c:	b0bd      	sub	sp, #244	; 0xf4
 800aa6e:	af00      	add	r7, sp, #0
 800aa70:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aa74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	691b      	ldr	r3, [r3, #16]
 800aa7c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800aa80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa84:	68d9      	ldr	r1, [r3, #12]
 800aa86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa8a:	681a      	ldr	r2, [r3, #0]
 800aa8c:	ea40 0301 	orr.w	r3, r0, r1
 800aa90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800aa92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa96:	689a      	ldr	r2, [r3, #8]
 800aa98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa9c:	691b      	ldr	r3, [r3, #16]
 800aa9e:	431a      	orrs	r2, r3
 800aaa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aaa4:	695b      	ldr	r3, [r3, #20]
 800aaa6:	431a      	orrs	r2, r3
 800aaa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aaac:	69db      	ldr	r3, [r3, #28]
 800aaae:	4313      	orrs	r3, r2
 800aab0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800aab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	68db      	ldr	r3, [r3, #12]
 800aabc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800aac0:	f021 010c 	bic.w	r1, r1, #12
 800aac4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aac8:	681a      	ldr	r2, [r3, #0]
 800aaca:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800aace:	430b      	orrs	r3, r1
 800aad0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800aad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	695b      	ldr	r3, [r3, #20]
 800aada:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800aade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aae2:	6999      	ldr	r1, [r3, #24]
 800aae4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aae8:	681a      	ldr	r2, [r3, #0]
 800aaea:	ea40 0301 	orr.w	r3, r0, r1
 800aaee:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aaf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aaf4:	69db      	ldr	r3, [r3, #28]
 800aaf6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aafa:	f040 81a5 	bne.w	800ae48 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800aafe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab02:	681a      	ldr	r2, [r3, #0]
 800ab04:	4bcd      	ldr	r3, [pc, #820]	; (800ae3c <UART_SetConfig+0x3d4>)
 800ab06:	429a      	cmp	r2, r3
 800ab08:	d006      	beq.n	800ab18 <UART_SetConfig+0xb0>
 800ab0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab0e:	681a      	ldr	r2, [r3, #0]
 800ab10:	4bcb      	ldr	r3, [pc, #812]	; (800ae40 <UART_SetConfig+0x3d8>)
 800ab12:	429a      	cmp	r2, r3
 800ab14:	f040 80cb 	bne.w	800acae <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ab18:	f7fd fa84 	bl	8008024 <HAL_RCC_GetPCLK2Freq>
 800ab1c:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ab20:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ab24:	461c      	mov	r4, r3
 800ab26:	f04f 0500 	mov.w	r5, #0
 800ab2a:	4622      	mov	r2, r4
 800ab2c:	462b      	mov	r3, r5
 800ab2e:	1891      	adds	r1, r2, r2
 800ab30:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800ab34:	415b      	adcs	r3, r3
 800ab36:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800ab3a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800ab3e:	1912      	adds	r2, r2, r4
 800ab40:	eb45 0303 	adc.w	r3, r5, r3
 800ab44:	f04f 0000 	mov.w	r0, #0
 800ab48:	f04f 0100 	mov.w	r1, #0
 800ab4c:	00d9      	lsls	r1, r3, #3
 800ab4e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ab52:	00d0      	lsls	r0, r2, #3
 800ab54:	4602      	mov	r2, r0
 800ab56:	460b      	mov	r3, r1
 800ab58:	1911      	adds	r1, r2, r4
 800ab5a:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800ab5e:	416b      	adcs	r3, r5
 800ab60:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800ab64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab68:	685b      	ldr	r3, [r3, #4]
 800ab6a:	461a      	mov	r2, r3
 800ab6c:	f04f 0300 	mov.w	r3, #0
 800ab70:	1891      	adds	r1, r2, r2
 800ab72:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800ab76:	415b      	adcs	r3, r3
 800ab78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ab7c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800ab80:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800ab84:	f7f6 f890 	bl	8000ca8 <__aeabi_uldivmod>
 800ab88:	4602      	mov	r2, r0
 800ab8a:	460b      	mov	r3, r1
 800ab8c:	4bad      	ldr	r3, [pc, #692]	; (800ae44 <UART_SetConfig+0x3dc>)
 800ab8e:	fba3 2302 	umull	r2, r3, r3, r2
 800ab92:	095b      	lsrs	r3, r3, #5
 800ab94:	011e      	lsls	r6, r3, #4
 800ab96:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ab9a:	461c      	mov	r4, r3
 800ab9c:	f04f 0500 	mov.w	r5, #0
 800aba0:	4622      	mov	r2, r4
 800aba2:	462b      	mov	r3, r5
 800aba4:	1891      	adds	r1, r2, r2
 800aba6:	67b9      	str	r1, [r7, #120]	; 0x78
 800aba8:	415b      	adcs	r3, r3
 800abaa:	67fb      	str	r3, [r7, #124]	; 0x7c
 800abac:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800abb0:	1912      	adds	r2, r2, r4
 800abb2:	eb45 0303 	adc.w	r3, r5, r3
 800abb6:	f04f 0000 	mov.w	r0, #0
 800abba:	f04f 0100 	mov.w	r1, #0
 800abbe:	00d9      	lsls	r1, r3, #3
 800abc0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800abc4:	00d0      	lsls	r0, r2, #3
 800abc6:	4602      	mov	r2, r0
 800abc8:	460b      	mov	r3, r1
 800abca:	1911      	adds	r1, r2, r4
 800abcc:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800abd0:	416b      	adcs	r3, r5
 800abd2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800abd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800abda:	685b      	ldr	r3, [r3, #4]
 800abdc:	461a      	mov	r2, r3
 800abde:	f04f 0300 	mov.w	r3, #0
 800abe2:	1891      	adds	r1, r2, r2
 800abe4:	6739      	str	r1, [r7, #112]	; 0x70
 800abe6:	415b      	adcs	r3, r3
 800abe8:	677b      	str	r3, [r7, #116]	; 0x74
 800abea:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800abee:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800abf2:	f7f6 f859 	bl	8000ca8 <__aeabi_uldivmod>
 800abf6:	4602      	mov	r2, r0
 800abf8:	460b      	mov	r3, r1
 800abfa:	4b92      	ldr	r3, [pc, #584]	; (800ae44 <UART_SetConfig+0x3dc>)
 800abfc:	fba3 1302 	umull	r1, r3, r3, r2
 800ac00:	095b      	lsrs	r3, r3, #5
 800ac02:	2164      	movs	r1, #100	; 0x64
 800ac04:	fb01 f303 	mul.w	r3, r1, r3
 800ac08:	1ad3      	subs	r3, r2, r3
 800ac0a:	00db      	lsls	r3, r3, #3
 800ac0c:	3332      	adds	r3, #50	; 0x32
 800ac0e:	4a8d      	ldr	r2, [pc, #564]	; (800ae44 <UART_SetConfig+0x3dc>)
 800ac10:	fba2 2303 	umull	r2, r3, r2, r3
 800ac14:	095b      	lsrs	r3, r3, #5
 800ac16:	005b      	lsls	r3, r3, #1
 800ac18:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ac1c:	441e      	add	r6, r3
 800ac1e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ac22:	4618      	mov	r0, r3
 800ac24:	f04f 0100 	mov.w	r1, #0
 800ac28:	4602      	mov	r2, r0
 800ac2a:	460b      	mov	r3, r1
 800ac2c:	1894      	adds	r4, r2, r2
 800ac2e:	66bc      	str	r4, [r7, #104]	; 0x68
 800ac30:	415b      	adcs	r3, r3
 800ac32:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ac34:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800ac38:	1812      	adds	r2, r2, r0
 800ac3a:	eb41 0303 	adc.w	r3, r1, r3
 800ac3e:	f04f 0400 	mov.w	r4, #0
 800ac42:	f04f 0500 	mov.w	r5, #0
 800ac46:	00dd      	lsls	r5, r3, #3
 800ac48:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ac4c:	00d4      	lsls	r4, r2, #3
 800ac4e:	4622      	mov	r2, r4
 800ac50:	462b      	mov	r3, r5
 800ac52:	1814      	adds	r4, r2, r0
 800ac54:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800ac58:	414b      	adcs	r3, r1
 800ac5a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800ac5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ac62:	685b      	ldr	r3, [r3, #4]
 800ac64:	461a      	mov	r2, r3
 800ac66:	f04f 0300 	mov.w	r3, #0
 800ac6a:	1891      	adds	r1, r2, r2
 800ac6c:	6639      	str	r1, [r7, #96]	; 0x60
 800ac6e:	415b      	adcs	r3, r3
 800ac70:	667b      	str	r3, [r7, #100]	; 0x64
 800ac72:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800ac76:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800ac7a:	f7f6 f815 	bl	8000ca8 <__aeabi_uldivmod>
 800ac7e:	4602      	mov	r2, r0
 800ac80:	460b      	mov	r3, r1
 800ac82:	4b70      	ldr	r3, [pc, #448]	; (800ae44 <UART_SetConfig+0x3dc>)
 800ac84:	fba3 1302 	umull	r1, r3, r3, r2
 800ac88:	095b      	lsrs	r3, r3, #5
 800ac8a:	2164      	movs	r1, #100	; 0x64
 800ac8c:	fb01 f303 	mul.w	r3, r1, r3
 800ac90:	1ad3      	subs	r3, r2, r3
 800ac92:	00db      	lsls	r3, r3, #3
 800ac94:	3332      	adds	r3, #50	; 0x32
 800ac96:	4a6b      	ldr	r2, [pc, #428]	; (800ae44 <UART_SetConfig+0x3dc>)
 800ac98:	fba2 2303 	umull	r2, r3, r2, r3
 800ac9c:	095b      	lsrs	r3, r3, #5
 800ac9e:	f003 0207 	and.w	r2, r3, #7
 800aca2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	4432      	add	r2, r6
 800acaa:	609a      	str	r2, [r3, #8]
 800acac:	e26d      	b.n	800b18a <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800acae:	f7fd f9a5 	bl	8007ffc <HAL_RCC_GetPCLK1Freq>
 800acb2:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800acb6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800acba:	461c      	mov	r4, r3
 800acbc:	f04f 0500 	mov.w	r5, #0
 800acc0:	4622      	mov	r2, r4
 800acc2:	462b      	mov	r3, r5
 800acc4:	1891      	adds	r1, r2, r2
 800acc6:	65b9      	str	r1, [r7, #88]	; 0x58
 800acc8:	415b      	adcs	r3, r3
 800acca:	65fb      	str	r3, [r7, #92]	; 0x5c
 800accc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800acd0:	1912      	adds	r2, r2, r4
 800acd2:	eb45 0303 	adc.w	r3, r5, r3
 800acd6:	f04f 0000 	mov.w	r0, #0
 800acda:	f04f 0100 	mov.w	r1, #0
 800acde:	00d9      	lsls	r1, r3, #3
 800ace0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ace4:	00d0      	lsls	r0, r2, #3
 800ace6:	4602      	mov	r2, r0
 800ace8:	460b      	mov	r3, r1
 800acea:	1911      	adds	r1, r2, r4
 800acec:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800acf0:	416b      	adcs	r3, r5
 800acf2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800acf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800acfa:	685b      	ldr	r3, [r3, #4]
 800acfc:	461a      	mov	r2, r3
 800acfe:	f04f 0300 	mov.w	r3, #0
 800ad02:	1891      	adds	r1, r2, r2
 800ad04:	6539      	str	r1, [r7, #80]	; 0x50
 800ad06:	415b      	adcs	r3, r3
 800ad08:	657b      	str	r3, [r7, #84]	; 0x54
 800ad0a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ad0e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800ad12:	f7f5 ffc9 	bl	8000ca8 <__aeabi_uldivmod>
 800ad16:	4602      	mov	r2, r0
 800ad18:	460b      	mov	r3, r1
 800ad1a:	4b4a      	ldr	r3, [pc, #296]	; (800ae44 <UART_SetConfig+0x3dc>)
 800ad1c:	fba3 2302 	umull	r2, r3, r3, r2
 800ad20:	095b      	lsrs	r3, r3, #5
 800ad22:	011e      	lsls	r6, r3, #4
 800ad24:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ad28:	461c      	mov	r4, r3
 800ad2a:	f04f 0500 	mov.w	r5, #0
 800ad2e:	4622      	mov	r2, r4
 800ad30:	462b      	mov	r3, r5
 800ad32:	1891      	adds	r1, r2, r2
 800ad34:	64b9      	str	r1, [r7, #72]	; 0x48
 800ad36:	415b      	adcs	r3, r3
 800ad38:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ad3a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800ad3e:	1912      	adds	r2, r2, r4
 800ad40:	eb45 0303 	adc.w	r3, r5, r3
 800ad44:	f04f 0000 	mov.w	r0, #0
 800ad48:	f04f 0100 	mov.w	r1, #0
 800ad4c:	00d9      	lsls	r1, r3, #3
 800ad4e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ad52:	00d0      	lsls	r0, r2, #3
 800ad54:	4602      	mov	r2, r0
 800ad56:	460b      	mov	r3, r1
 800ad58:	1911      	adds	r1, r2, r4
 800ad5a:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800ad5e:	416b      	adcs	r3, r5
 800ad60:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800ad64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	461a      	mov	r2, r3
 800ad6c:	f04f 0300 	mov.w	r3, #0
 800ad70:	1891      	adds	r1, r2, r2
 800ad72:	6439      	str	r1, [r7, #64]	; 0x40
 800ad74:	415b      	adcs	r3, r3
 800ad76:	647b      	str	r3, [r7, #68]	; 0x44
 800ad78:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800ad7c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800ad80:	f7f5 ff92 	bl	8000ca8 <__aeabi_uldivmod>
 800ad84:	4602      	mov	r2, r0
 800ad86:	460b      	mov	r3, r1
 800ad88:	4b2e      	ldr	r3, [pc, #184]	; (800ae44 <UART_SetConfig+0x3dc>)
 800ad8a:	fba3 1302 	umull	r1, r3, r3, r2
 800ad8e:	095b      	lsrs	r3, r3, #5
 800ad90:	2164      	movs	r1, #100	; 0x64
 800ad92:	fb01 f303 	mul.w	r3, r1, r3
 800ad96:	1ad3      	subs	r3, r2, r3
 800ad98:	00db      	lsls	r3, r3, #3
 800ad9a:	3332      	adds	r3, #50	; 0x32
 800ad9c:	4a29      	ldr	r2, [pc, #164]	; (800ae44 <UART_SetConfig+0x3dc>)
 800ad9e:	fba2 2303 	umull	r2, r3, r2, r3
 800ada2:	095b      	lsrs	r3, r3, #5
 800ada4:	005b      	lsls	r3, r3, #1
 800ada6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800adaa:	441e      	add	r6, r3
 800adac:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800adb0:	4618      	mov	r0, r3
 800adb2:	f04f 0100 	mov.w	r1, #0
 800adb6:	4602      	mov	r2, r0
 800adb8:	460b      	mov	r3, r1
 800adba:	1894      	adds	r4, r2, r2
 800adbc:	63bc      	str	r4, [r7, #56]	; 0x38
 800adbe:	415b      	adcs	r3, r3
 800adc0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800adc2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800adc6:	1812      	adds	r2, r2, r0
 800adc8:	eb41 0303 	adc.w	r3, r1, r3
 800adcc:	f04f 0400 	mov.w	r4, #0
 800add0:	f04f 0500 	mov.w	r5, #0
 800add4:	00dd      	lsls	r5, r3, #3
 800add6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800adda:	00d4      	lsls	r4, r2, #3
 800addc:	4622      	mov	r2, r4
 800adde:	462b      	mov	r3, r5
 800ade0:	1814      	adds	r4, r2, r0
 800ade2:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800ade6:	414b      	adcs	r3, r1
 800ade8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800adec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800adf0:	685b      	ldr	r3, [r3, #4]
 800adf2:	461a      	mov	r2, r3
 800adf4:	f04f 0300 	mov.w	r3, #0
 800adf8:	1891      	adds	r1, r2, r2
 800adfa:	6339      	str	r1, [r7, #48]	; 0x30
 800adfc:	415b      	adcs	r3, r3
 800adfe:	637b      	str	r3, [r7, #52]	; 0x34
 800ae00:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ae04:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800ae08:	f7f5 ff4e 	bl	8000ca8 <__aeabi_uldivmod>
 800ae0c:	4602      	mov	r2, r0
 800ae0e:	460b      	mov	r3, r1
 800ae10:	4b0c      	ldr	r3, [pc, #48]	; (800ae44 <UART_SetConfig+0x3dc>)
 800ae12:	fba3 1302 	umull	r1, r3, r3, r2
 800ae16:	095b      	lsrs	r3, r3, #5
 800ae18:	2164      	movs	r1, #100	; 0x64
 800ae1a:	fb01 f303 	mul.w	r3, r1, r3
 800ae1e:	1ad3      	subs	r3, r2, r3
 800ae20:	00db      	lsls	r3, r3, #3
 800ae22:	3332      	adds	r3, #50	; 0x32
 800ae24:	4a07      	ldr	r2, [pc, #28]	; (800ae44 <UART_SetConfig+0x3dc>)
 800ae26:	fba2 2303 	umull	r2, r3, r2, r3
 800ae2a:	095b      	lsrs	r3, r3, #5
 800ae2c:	f003 0207 	and.w	r2, r3, #7
 800ae30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	4432      	add	r2, r6
 800ae38:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800ae3a:	e1a6      	b.n	800b18a <UART_SetConfig+0x722>
 800ae3c:	40011000 	.word	0x40011000
 800ae40:	40011400 	.word	0x40011400
 800ae44:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ae48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae4c:	681a      	ldr	r2, [r3, #0]
 800ae4e:	4bd1      	ldr	r3, [pc, #836]	; (800b194 <UART_SetConfig+0x72c>)
 800ae50:	429a      	cmp	r2, r3
 800ae52:	d006      	beq.n	800ae62 <UART_SetConfig+0x3fa>
 800ae54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae58:	681a      	ldr	r2, [r3, #0]
 800ae5a:	4bcf      	ldr	r3, [pc, #828]	; (800b198 <UART_SetConfig+0x730>)
 800ae5c:	429a      	cmp	r2, r3
 800ae5e:	f040 80ca 	bne.w	800aff6 <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 800ae62:	f7fd f8df 	bl	8008024 <HAL_RCC_GetPCLK2Freq>
 800ae66:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ae6a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ae6e:	461c      	mov	r4, r3
 800ae70:	f04f 0500 	mov.w	r5, #0
 800ae74:	4622      	mov	r2, r4
 800ae76:	462b      	mov	r3, r5
 800ae78:	1891      	adds	r1, r2, r2
 800ae7a:	62b9      	str	r1, [r7, #40]	; 0x28
 800ae7c:	415b      	adcs	r3, r3
 800ae7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ae80:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ae84:	1912      	adds	r2, r2, r4
 800ae86:	eb45 0303 	adc.w	r3, r5, r3
 800ae8a:	f04f 0000 	mov.w	r0, #0
 800ae8e:	f04f 0100 	mov.w	r1, #0
 800ae92:	00d9      	lsls	r1, r3, #3
 800ae94:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ae98:	00d0      	lsls	r0, r2, #3
 800ae9a:	4602      	mov	r2, r0
 800ae9c:	460b      	mov	r3, r1
 800ae9e:	eb12 0a04 	adds.w	sl, r2, r4
 800aea2:	eb43 0b05 	adc.w	fp, r3, r5
 800aea6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aeaa:	685b      	ldr	r3, [r3, #4]
 800aeac:	4618      	mov	r0, r3
 800aeae:	f04f 0100 	mov.w	r1, #0
 800aeb2:	f04f 0200 	mov.w	r2, #0
 800aeb6:	f04f 0300 	mov.w	r3, #0
 800aeba:	008b      	lsls	r3, r1, #2
 800aebc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800aec0:	0082      	lsls	r2, r0, #2
 800aec2:	4650      	mov	r0, sl
 800aec4:	4659      	mov	r1, fp
 800aec6:	f7f5 feef 	bl	8000ca8 <__aeabi_uldivmod>
 800aeca:	4602      	mov	r2, r0
 800aecc:	460b      	mov	r3, r1
 800aece:	4bb3      	ldr	r3, [pc, #716]	; (800b19c <UART_SetConfig+0x734>)
 800aed0:	fba3 2302 	umull	r2, r3, r3, r2
 800aed4:	095b      	lsrs	r3, r3, #5
 800aed6:	011e      	lsls	r6, r3, #4
 800aed8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800aedc:	4618      	mov	r0, r3
 800aede:	f04f 0100 	mov.w	r1, #0
 800aee2:	4602      	mov	r2, r0
 800aee4:	460b      	mov	r3, r1
 800aee6:	1894      	adds	r4, r2, r2
 800aee8:	623c      	str	r4, [r7, #32]
 800aeea:	415b      	adcs	r3, r3
 800aeec:	627b      	str	r3, [r7, #36]	; 0x24
 800aeee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aef2:	1812      	adds	r2, r2, r0
 800aef4:	eb41 0303 	adc.w	r3, r1, r3
 800aef8:	f04f 0400 	mov.w	r4, #0
 800aefc:	f04f 0500 	mov.w	r5, #0
 800af00:	00dd      	lsls	r5, r3, #3
 800af02:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800af06:	00d4      	lsls	r4, r2, #3
 800af08:	4622      	mov	r2, r4
 800af0a:	462b      	mov	r3, r5
 800af0c:	1814      	adds	r4, r2, r0
 800af0e:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800af12:	414b      	adcs	r3, r1
 800af14:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800af18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af1c:	685b      	ldr	r3, [r3, #4]
 800af1e:	4618      	mov	r0, r3
 800af20:	f04f 0100 	mov.w	r1, #0
 800af24:	f04f 0200 	mov.w	r2, #0
 800af28:	f04f 0300 	mov.w	r3, #0
 800af2c:	008b      	lsls	r3, r1, #2
 800af2e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800af32:	0082      	lsls	r2, r0, #2
 800af34:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800af38:	f7f5 feb6 	bl	8000ca8 <__aeabi_uldivmod>
 800af3c:	4602      	mov	r2, r0
 800af3e:	460b      	mov	r3, r1
 800af40:	4b96      	ldr	r3, [pc, #600]	; (800b19c <UART_SetConfig+0x734>)
 800af42:	fba3 1302 	umull	r1, r3, r3, r2
 800af46:	095b      	lsrs	r3, r3, #5
 800af48:	2164      	movs	r1, #100	; 0x64
 800af4a:	fb01 f303 	mul.w	r3, r1, r3
 800af4e:	1ad3      	subs	r3, r2, r3
 800af50:	011b      	lsls	r3, r3, #4
 800af52:	3332      	adds	r3, #50	; 0x32
 800af54:	4a91      	ldr	r2, [pc, #580]	; (800b19c <UART_SetConfig+0x734>)
 800af56:	fba2 2303 	umull	r2, r3, r2, r3
 800af5a:	095b      	lsrs	r3, r3, #5
 800af5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800af60:	441e      	add	r6, r3
 800af62:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800af66:	4618      	mov	r0, r3
 800af68:	f04f 0100 	mov.w	r1, #0
 800af6c:	4602      	mov	r2, r0
 800af6e:	460b      	mov	r3, r1
 800af70:	1894      	adds	r4, r2, r2
 800af72:	61bc      	str	r4, [r7, #24]
 800af74:	415b      	adcs	r3, r3
 800af76:	61fb      	str	r3, [r7, #28]
 800af78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800af7c:	1812      	adds	r2, r2, r0
 800af7e:	eb41 0303 	adc.w	r3, r1, r3
 800af82:	f04f 0400 	mov.w	r4, #0
 800af86:	f04f 0500 	mov.w	r5, #0
 800af8a:	00dd      	lsls	r5, r3, #3
 800af8c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800af90:	00d4      	lsls	r4, r2, #3
 800af92:	4622      	mov	r2, r4
 800af94:	462b      	mov	r3, r5
 800af96:	1814      	adds	r4, r2, r0
 800af98:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800af9c:	414b      	adcs	r3, r1
 800af9e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800afa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afa6:	685b      	ldr	r3, [r3, #4]
 800afa8:	4618      	mov	r0, r3
 800afaa:	f04f 0100 	mov.w	r1, #0
 800afae:	f04f 0200 	mov.w	r2, #0
 800afb2:	f04f 0300 	mov.w	r3, #0
 800afb6:	008b      	lsls	r3, r1, #2
 800afb8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800afbc:	0082      	lsls	r2, r0, #2
 800afbe:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800afc2:	f7f5 fe71 	bl	8000ca8 <__aeabi_uldivmod>
 800afc6:	4602      	mov	r2, r0
 800afc8:	460b      	mov	r3, r1
 800afca:	4b74      	ldr	r3, [pc, #464]	; (800b19c <UART_SetConfig+0x734>)
 800afcc:	fba3 1302 	umull	r1, r3, r3, r2
 800afd0:	095b      	lsrs	r3, r3, #5
 800afd2:	2164      	movs	r1, #100	; 0x64
 800afd4:	fb01 f303 	mul.w	r3, r1, r3
 800afd8:	1ad3      	subs	r3, r2, r3
 800afda:	011b      	lsls	r3, r3, #4
 800afdc:	3332      	adds	r3, #50	; 0x32
 800afde:	4a6f      	ldr	r2, [pc, #444]	; (800b19c <UART_SetConfig+0x734>)
 800afe0:	fba2 2303 	umull	r2, r3, r2, r3
 800afe4:	095b      	lsrs	r3, r3, #5
 800afe6:	f003 020f 	and.w	r2, r3, #15
 800afea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	4432      	add	r2, r6
 800aff2:	609a      	str	r2, [r3, #8]
 800aff4:	e0c9      	b.n	800b18a <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800aff6:	f7fd f801 	bl	8007ffc <HAL_RCC_GetPCLK1Freq>
 800affa:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800affe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b002:	461c      	mov	r4, r3
 800b004:	f04f 0500 	mov.w	r5, #0
 800b008:	4622      	mov	r2, r4
 800b00a:	462b      	mov	r3, r5
 800b00c:	1891      	adds	r1, r2, r2
 800b00e:	6139      	str	r1, [r7, #16]
 800b010:	415b      	adcs	r3, r3
 800b012:	617b      	str	r3, [r7, #20]
 800b014:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b018:	1912      	adds	r2, r2, r4
 800b01a:	eb45 0303 	adc.w	r3, r5, r3
 800b01e:	f04f 0000 	mov.w	r0, #0
 800b022:	f04f 0100 	mov.w	r1, #0
 800b026:	00d9      	lsls	r1, r3, #3
 800b028:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b02c:	00d0      	lsls	r0, r2, #3
 800b02e:	4602      	mov	r2, r0
 800b030:	460b      	mov	r3, r1
 800b032:	eb12 0804 	adds.w	r8, r2, r4
 800b036:	eb43 0905 	adc.w	r9, r3, r5
 800b03a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b03e:	685b      	ldr	r3, [r3, #4]
 800b040:	4618      	mov	r0, r3
 800b042:	f04f 0100 	mov.w	r1, #0
 800b046:	f04f 0200 	mov.w	r2, #0
 800b04a:	f04f 0300 	mov.w	r3, #0
 800b04e:	008b      	lsls	r3, r1, #2
 800b050:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b054:	0082      	lsls	r2, r0, #2
 800b056:	4640      	mov	r0, r8
 800b058:	4649      	mov	r1, r9
 800b05a:	f7f5 fe25 	bl	8000ca8 <__aeabi_uldivmod>
 800b05e:	4602      	mov	r2, r0
 800b060:	460b      	mov	r3, r1
 800b062:	4b4e      	ldr	r3, [pc, #312]	; (800b19c <UART_SetConfig+0x734>)
 800b064:	fba3 2302 	umull	r2, r3, r3, r2
 800b068:	095b      	lsrs	r3, r3, #5
 800b06a:	011e      	lsls	r6, r3, #4
 800b06c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b070:	4618      	mov	r0, r3
 800b072:	f04f 0100 	mov.w	r1, #0
 800b076:	4602      	mov	r2, r0
 800b078:	460b      	mov	r3, r1
 800b07a:	1894      	adds	r4, r2, r2
 800b07c:	60bc      	str	r4, [r7, #8]
 800b07e:	415b      	adcs	r3, r3
 800b080:	60fb      	str	r3, [r7, #12]
 800b082:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b086:	1812      	adds	r2, r2, r0
 800b088:	eb41 0303 	adc.w	r3, r1, r3
 800b08c:	f04f 0400 	mov.w	r4, #0
 800b090:	f04f 0500 	mov.w	r5, #0
 800b094:	00dd      	lsls	r5, r3, #3
 800b096:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b09a:	00d4      	lsls	r4, r2, #3
 800b09c:	4622      	mov	r2, r4
 800b09e:	462b      	mov	r3, r5
 800b0a0:	1814      	adds	r4, r2, r0
 800b0a2:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800b0a6:	414b      	adcs	r3, r1
 800b0a8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b0ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b0b0:	685b      	ldr	r3, [r3, #4]
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f04f 0100 	mov.w	r1, #0
 800b0b8:	f04f 0200 	mov.w	r2, #0
 800b0bc:	f04f 0300 	mov.w	r3, #0
 800b0c0:	008b      	lsls	r3, r1, #2
 800b0c2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b0c6:	0082      	lsls	r2, r0, #2
 800b0c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b0cc:	f7f5 fdec 	bl	8000ca8 <__aeabi_uldivmod>
 800b0d0:	4602      	mov	r2, r0
 800b0d2:	460b      	mov	r3, r1
 800b0d4:	4b31      	ldr	r3, [pc, #196]	; (800b19c <UART_SetConfig+0x734>)
 800b0d6:	fba3 1302 	umull	r1, r3, r3, r2
 800b0da:	095b      	lsrs	r3, r3, #5
 800b0dc:	2164      	movs	r1, #100	; 0x64
 800b0de:	fb01 f303 	mul.w	r3, r1, r3
 800b0e2:	1ad3      	subs	r3, r2, r3
 800b0e4:	011b      	lsls	r3, r3, #4
 800b0e6:	3332      	adds	r3, #50	; 0x32
 800b0e8:	4a2c      	ldr	r2, [pc, #176]	; (800b19c <UART_SetConfig+0x734>)
 800b0ea:	fba2 2303 	umull	r2, r3, r2, r3
 800b0ee:	095b      	lsrs	r3, r3, #5
 800b0f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b0f4:	441e      	add	r6, r3
 800b0f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	f04f 0100 	mov.w	r1, #0
 800b100:	4602      	mov	r2, r0
 800b102:	460b      	mov	r3, r1
 800b104:	1894      	adds	r4, r2, r2
 800b106:	603c      	str	r4, [r7, #0]
 800b108:	415b      	adcs	r3, r3
 800b10a:	607b      	str	r3, [r7, #4]
 800b10c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b110:	1812      	adds	r2, r2, r0
 800b112:	eb41 0303 	adc.w	r3, r1, r3
 800b116:	f04f 0400 	mov.w	r4, #0
 800b11a:	f04f 0500 	mov.w	r5, #0
 800b11e:	00dd      	lsls	r5, r3, #3
 800b120:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b124:	00d4      	lsls	r4, r2, #3
 800b126:	4622      	mov	r2, r4
 800b128:	462b      	mov	r3, r5
 800b12a:	1814      	adds	r4, r2, r0
 800b12c:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800b130:	414b      	adcs	r3, r1
 800b132:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b13a:	685b      	ldr	r3, [r3, #4]
 800b13c:	4618      	mov	r0, r3
 800b13e:	f04f 0100 	mov.w	r1, #0
 800b142:	f04f 0200 	mov.w	r2, #0
 800b146:	f04f 0300 	mov.w	r3, #0
 800b14a:	008b      	lsls	r3, r1, #2
 800b14c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b150:	0082      	lsls	r2, r0, #2
 800b152:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800b156:	f7f5 fda7 	bl	8000ca8 <__aeabi_uldivmod>
 800b15a:	4602      	mov	r2, r0
 800b15c:	460b      	mov	r3, r1
 800b15e:	4b0f      	ldr	r3, [pc, #60]	; (800b19c <UART_SetConfig+0x734>)
 800b160:	fba3 1302 	umull	r1, r3, r3, r2
 800b164:	095b      	lsrs	r3, r3, #5
 800b166:	2164      	movs	r1, #100	; 0x64
 800b168:	fb01 f303 	mul.w	r3, r1, r3
 800b16c:	1ad3      	subs	r3, r2, r3
 800b16e:	011b      	lsls	r3, r3, #4
 800b170:	3332      	adds	r3, #50	; 0x32
 800b172:	4a0a      	ldr	r2, [pc, #40]	; (800b19c <UART_SetConfig+0x734>)
 800b174:	fba2 2303 	umull	r2, r3, r2, r3
 800b178:	095b      	lsrs	r3, r3, #5
 800b17a:	f003 020f 	and.w	r2, r3, #15
 800b17e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	4432      	add	r2, r6
 800b186:	609a      	str	r2, [r3, #8]
}
 800b188:	e7ff      	b.n	800b18a <UART_SetConfig+0x722>
 800b18a:	bf00      	nop
 800b18c:	37f4      	adds	r7, #244	; 0xf4
 800b18e:	46bd      	mov	sp, r7
 800b190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b194:	40011000 	.word	0x40011000
 800b198:	40011400 	.word	0x40011400
 800b19c:	51eb851f 	.word	0x51eb851f

0800b1a0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800b1a4:	4904      	ldr	r1, [pc, #16]	; (800b1b8 <MX_FATFS_Init+0x18>)
 800b1a6:	4805      	ldr	r0, [pc, #20]	; (800b1bc <MX_FATFS_Init+0x1c>)
 800b1a8:	f003 fa92 	bl	800e6d0 <FATFS_LinkDriver>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	461a      	mov	r2, r3
 800b1b0:	4b03      	ldr	r3, [pc, #12]	; (800b1c0 <MX_FATFS_Init+0x20>)
 800b1b2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b1b4:	bf00      	nop
 800b1b6:	bd80      	pop	{r7, pc}
 800b1b8:	20001468 	.word	0x20001468
 800b1bc:	2000002c 	.word	0x2000002c
 800b1c0:	2000146c 	.word	0x2000146c

0800b1c4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b1c8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d2:	4770      	bx	lr

0800b1d4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b082      	sub	sp, #8
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	4603      	mov	r3, r0
 800b1dc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800b1de:	79fb      	ldrb	r3, [r7, #7]
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	f000 f9dd 	bl	800b5a0 <USER_SPI_initialize>
 800b1e6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	3708      	adds	r7, #8
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	4603      	mov	r3, r0
 800b1f8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800b1fa:	79fb      	ldrb	r3, [r7, #7]
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	f000 fab9 	bl	800b774 <USER_SPI_status>
 800b202:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800b204:	4618      	mov	r0, r3
 800b206:	3708      	adds	r7, #8
 800b208:	46bd      	mov	sp, r7
 800b20a:	bd80      	pop	{r7, pc}

0800b20c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b084      	sub	sp, #16
 800b210:	af00      	add	r7, sp, #0
 800b212:	60b9      	str	r1, [r7, #8]
 800b214:	607a      	str	r2, [r7, #4]
 800b216:	603b      	str	r3, [r7, #0]
 800b218:	4603      	mov	r3, r0
 800b21a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 800b21c:	7bf8      	ldrb	r0, [r7, #15]
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	687a      	ldr	r2, [r7, #4]
 800b222:	68b9      	ldr	r1, [r7, #8]
 800b224:	f000 fabc 	bl	800b7a0 <USER_SPI_read>
 800b228:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800b22a:	4618      	mov	r0, r3
 800b22c:	3710      	adds	r7, #16
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}

0800b232 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800b232:	b580      	push	{r7, lr}
 800b234:	b084      	sub	sp, #16
 800b236:	af00      	add	r7, sp, #0
 800b238:	60b9      	str	r1, [r7, #8]
 800b23a:	607a      	str	r2, [r7, #4]
 800b23c:	603b      	str	r3, [r7, #0]
 800b23e:	4603      	mov	r3, r0
 800b240:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800b242:	7bf8      	ldrb	r0, [r7, #15]
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	687a      	ldr	r2, [r7, #4]
 800b248:	68b9      	ldr	r1, [r7, #8]
 800b24a:	f000 fb0f 	bl	800b86c <USER_SPI_write>
 800b24e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800b250:	4618      	mov	r0, r3
 800b252:	3710      	adds	r7, #16
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}

0800b258 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b082      	sub	sp, #8
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	4603      	mov	r3, r0
 800b260:	603a      	str	r2, [r7, #0]
 800b262:	71fb      	strb	r3, [r7, #7]
 800b264:	460b      	mov	r3, r1
 800b266:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800b268:	79b9      	ldrb	r1, [r7, #6]
 800b26a:	79fb      	ldrb	r3, [r7, #7]
 800b26c:	683a      	ldr	r2, [r7, #0]
 800b26e:	4618      	mov	r0, r3
 800b270:	f000 fb78 	bl	800b964 <USER_SPI_ioctl>
 800b274:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800b276:	4618      	mov	r0, r3
 800b278:	3708      	adds	r7, #8
 800b27a:	46bd      	mov	sp, r7
 800b27c:	bd80      	pop	{r7, pc}
	...

0800b280 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800b280:	b580      	push	{r7, lr}
 800b282:	b082      	sub	sp, #8
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800b288:	f7fa facc 	bl	8005824 <HAL_GetTick>
 800b28c:	4603      	mov	r3, r0
 800b28e:	4a04      	ldr	r2, [pc, #16]	; (800b2a0 <SPI_Timer_On+0x20>)
 800b290:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800b292:	4a04      	ldr	r2, [pc, #16]	; (800b2a4 <SPI_Timer_On+0x24>)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	6013      	str	r3, [r2, #0]
}
 800b298:	bf00      	nop
 800b29a:	3708      	adds	r7, #8
 800b29c:	46bd      	mov	sp, r7
 800b29e:	bd80      	pop	{r7, pc}
 800b2a0:	200018d0 	.word	0x200018d0
 800b2a4:	200018d4 	.word	0x200018d4

0800b2a8 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800b2ac:	f7fa faba 	bl	8005824 <HAL_GetTick>
 800b2b0:	4602      	mov	r2, r0
 800b2b2:	4b06      	ldr	r3, [pc, #24]	; (800b2cc <SPI_Timer_Status+0x24>)
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	1ad2      	subs	r2, r2, r3
 800b2b8:	4b05      	ldr	r3, [pc, #20]	; (800b2d0 <SPI_Timer_Status+0x28>)
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	429a      	cmp	r2, r3
 800b2be:	bf34      	ite	cc
 800b2c0:	2301      	movcc	r3, #1
 800b2c2:	2300      	movcs	r3, #0
 800b2c4:	b2db      	uxtb	r3, r3
}
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	bd80      	pop	{r7, pc}
 800b2ca:	bf00      	nop
 800b2cc:	200018d0 	.word	0x200018d0
 800b2d0:	200018d4 	.word	0x200018d4

0800b2d4 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b086      	sub	sp, #24
 800b2d8:	af02      	add	r7, sp, #8
 800b2da:	4603      	mov	r3, r0
 800b2dc:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800b2de:	f107 020f 	add.w	r2, r7, #15
 800b2e2:	1df9      	adds	r1, r7, #7
 800b2e4:	2332      	movs	r3, #50	; 0x32
 800b2e6:	9300      	str	r3, [sp, #0]
 800b2e8:	2301      	movs	r3, #1
 800b2ea:	4804      	ldr	r0, [pc, #16]	; (800b2fc <xchg_spi+0x28>)
 800b2ec:	f7fd fe3f 	bl	8008f6e <HAL_SPI_TransmitReceive>
    return rxDat;
 800b2f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	3710      	adds	r7, #16
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	bd80      	pop	{r7, pc}
 800b2fa:	bf00      	nop
 800b2fc:	2000076c 	.word	0x2000076c

0800b300 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800b300:	b590      	push	{r4, r7, lr}
 800b302:	b085      	sub	sp, #20
 800b304:	af00      	add	r7, sp, #0
 800b306:	6078      	str	r0, [r7, #4]
 800b308:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800b30a:	2300      	movs	r3, #0
 800b30c:	60fb      	str	r3, [r7, #12]
 800b30e:	e00a      	b.n	800b326 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800b310:	687a      	ldr	r2, [r7, #4]
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	18d4      	adds	r4, r2, r3
 800b316:	20ff      	movs	r0, #255	; 0xff
 800b318:	f7ff ffdc 	bl	800b2d4 <xchg_spi>
 800b31c:	4603      	mov	r3, r0
 800b31e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	3301      	adds	r3, #1
 800b324:	60fb      	str	r3, [r7, #12]
 800b326:	68fa      	ldr	r2, [r7, #12]
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	429a      	cmp	r2, r3
 800b32c:	d3f0      	bcc.n	800b310 <rcvr_spi_multi+0x10>
	}
}
 800b32e:	bf00      	nop
 800b330:	bf00      	nop
 800b332:	3714      	adds	r7, #20
 800b334:	46bd      	mov	sp, r7
 800b336:	bd90      	pop	{r4, r7, pc}

0800b338 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b084      	sub	sp, #16
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	6078      	str	r0, [r7, #4]
 800b340:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 800b342:	2300      	movs	r3, #0
 800b344:	60fb      	str	r3, [r7, #12]
 800b346:	e009      	b.n	800b35c <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 800b348:	687a      	ldr	r2, [r7, #4]
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	4413      	add	r3, r2
 800b34e:	781b      	ldrb	r3, [r3, #0]
 800b350:	4618      	mov	r0, r3
 800b352:	f7ff ffbf 	bl	800b2d4 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	3301      	adds	r3, #1
 800b35a:	60fb      	str	r3, [r7, #12]
 800b35c:	68fa      	ldr	r2, [r7, #12]
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	429a      	cmp	r2, r3
 800b362:	d3f1      	bcc.n	800b348 <xmit_spi_multi+0x10>
	}
}
 800b364:	bf00      	nop
 800b366:	bf00      	nop
 800b368:	3710      	adds	r7, #16
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}

0800b36e <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800b36e:	b580      	push	{r7, lr}
 800b370:	b086      	sub	sp, #24
 800b372:	af00      	add	r7, sp, #0
 800b374:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800b376:	f7fa fa55 	bl	8005824 <HAL_GetTick>
 800b37a:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800b380:	20ff      	movs	r0, #255	; 0xff
 800b382:	f7ff ffa7 	bl	800b2d4 <xchg_spi>
 800b386:	4603      	mov	r3, r0
 800b388:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800b38a:	7bfb      	ldrb	r3, [r7, #15]
 800b38c:	2bff      	cmp	r3, #255	; 0xff
 800b38e:	d007      	beq.n	800b3a0 <wait_ready+0x32>
 800b390:	f7fa fa48 	bl	8005824 <HAL_GetTick>
 800b394:	4602      	mov	r2, r0
 800b396:	697b      	ldr	r3, [r7, #20]
 800b398:	1ad3      	subs	r3, r2, r3
 800b39a:	693a      	ldr	r2, [r7, #16]
 800b39c:	429a      	cmp	r2, r3
 800b39e:	d8ef      	bhi.n	800b380 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800b3a0:	7bfb      	ldrb	r3, [r7, #15]
 800b3a2:	2bff      	cmp	r3, #255	; 0xff
 800b3a4:	bf0c      	ite	eq
 800b3a6:	2301      	moveq	r3, #1
 800b3a8:	2300      	movne	r3, #0
 800b3aa:	b2db      	uxtb	r3, r3
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	3718      	adds	r7, #24
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}

0800b3b4 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800b3b8:	2201      	movs	r2, #1
 800b3ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b3be:	4804      	ldr	r0, [pc, #16]	; (800b3d0 <despiselect+0x1c>)
 800b3c0:	f7fb f954 	bl	800666c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800b3c4:	20ff      	movs	r0, #255	; 0xff
 800b3c6:	f7ff ff85 	bl	800b2d4 <xchg_spi>

}
 800b3ca:	bf00      	nop
 800b3cc:	bd80      	pop	{r7, pc}
 800b3ce:	bf00      	nop
 800b3d0:	40021400 	.word	0x40021400

0800b3d4 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800b3d8:	2200      	movs	r2, #0
 800b3da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b3de:	480a      	ldr	r0, [pc, #40]	; (800b408 <spiselect+0x34>)
 800b3e0:	f7fb f944 	bl	800666c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800b3e4:	20ff      	movs	r0, #255	; 0xff
 800b3e6:	f7ff ff75 	bl	800b2d4 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800b3ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b3ee:	f7ff ffbe 	bl	800b36e <wait_ready>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d001      	beq.n	800b3fc <spiselect+0x28>
 800b3f8:	2301      	movs	r3, #1
 800b3fa:	e002      	b.n	800b402 <spiselect+0x2e>

	despiselect();
 800b3fc:	f7ff ffda 	bl	800b3b4 <despiselect>
	return 0;	/* Timeout */
 800b400:	2300      	movs	r3, #0
}
 800b402:	4618      	mov	r0, r3
 800b404:	bd80      	pop	{r7, pc}
 800b406:	bf00      	nop
 800b408:	40021400 	.word	0x40021400

0800b40c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b084      	sub	sp, #16
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
 800b414:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800b416:	20c8      	movs	r0, #200	; 0xc8
 800b418:	f7ff ff32 	bl	800b280 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800b41c:	20ff      	movs	r0, #255	; 0xff
 800b41e:	f7ff ff59 	bl	800b2d4 <xchg_spi>
 800b422:	4603      	mov	r3, r0
 800b424:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800b426:	7bfb      	ldrb	r3, [r7, #15]
 800b428:	2bff      	cmp	r3, #255	; 0xff
 800b42a:	d104      	bne.n	800b436 <rcvr_datablock+0x2a>
 800b42c:	f7ff ff3c 	bl	800b2a8 <SPI_Timer_Status>
 800b430:	4603      	mov	r3, r0
 800b432:	2b00      	cmp	r3, #0
 800b434:	d1f2      	bne.n	800b41c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800b436:	7bfb      	ldrb	r3, [r7, #15]
 800b438:	2bfe      	cmp	r3, #254	; 0xfe
 800b43a:	d001      	beq.n	800b440 <rcvr_datablock+0x34>
 800b43c:	2300      	movs	r3, #0
 800b43e:	e00a      	b.n	800b456 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800b440:	6839      	ldr	r1, [r7, #0]
 800b442:	6878      	ldr	r0, [r7, #4]
 800b444:	f7ff ff5c 	bl	800b300 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800b448:	20ff      	movs	r0, #255	; 0xff
 800b44a:	f7ff ff43 	bl	800b2d4 <xchg_spi>
 800b44e:	20ff      	movs	r0, #255	; 0xff
 800b450:	f7ff ff40 	bl	800b2d4 <xchg_spi>

	return 1;						/* Function succeeded */
 800b454:	2301      	movs	r3, #1
}
 800b456:	4618      	mov	r0, r3
 800b458:	3710      	adds	r7, #16
 800b45a:	46bd      	mov	sp, r7
 800b45c:	bd80      	pop	{r7, pc}

0800b45e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800b45e:	b580      	push	{r7, lr}
 800b460:	b084      	sub	sp, #16
 800b462:	af00      	add	r7, sp, #0
 800b464:	6078      	str	r0, [r7, #4]
 800b466:	460b      	mov	r3, r1
 800b468:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800b46a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b46e:	f7ff ff7e 	bl	800b36e <wait_ready>
 800b472:	4603      	mov	r3, r0
 800b474:	2b00      	cmp	r3, #0
 800b476:	d101      	bne.n	800b47c <xmit_datablock+0x1e>
 800b478:	2300      	movs	r3, #0
 800b47a:	e01e      	b.n	800b4ba <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800b47c:	78fb      	ldrb	r3, [r7, #3]
 800b47e:	4618      	mov	r0, r3
 800b480:	f7ff ff28 	bl	800b2d4 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800b484:	78fb      	ldrb	r3, [r7, #3]
 800b486:	2bfd      	cmp	r3, #253	; 0xfd
 800b488:	d016      	beq.n	800b4b8 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800b48a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b48e:	6878      	ldr	r0, [r7, #4]
 800b490:	f7ff ff52 	bl	800b338 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800b494:	20ff      	movs	r0, #255	; 0xff
 800b496:	f7ff ff1d 	bl	800b2d4 <xchg_spi>
 800b49a:	20ff      	movs	r0, #255	; 0xff
 800b49c:	f7ff ff1a 	bl	800b2d4 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800b4a0:	20ff      	movs	r0, #255	; 0xff
 800b4a2:	f7ff ff17 	bl	800b2d4 <xchg_spi>
 800b4a6:	4603      	mov	r3, r0
 800b4a8:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800b4aa:	7bfb      	ldrb	r3, [r7, #15]
 800b4ac:	f003 031f 	and.w	r3, r3, #31
 800b4b0:	2b05      	cmp	r3, #5
 800b4b2:	d001      	beq.n	800b4b8 <xmit_datablock+0x5a>
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	e000      	b.n	800b4ba <xmit_datablock+0x5c>
	}
	return 1;
 800b4b8:	2301      	movs	r3, #1
}
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	3710      	adds	r7, #16
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd80      	pop	{r7, pc}

0800b4c2 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800b4c2:	b580      	push	{r7, lr}
 800b4c4:	b084      	sub	sp, #16
 800b4c6:	af00      	add	r7, sp, #0
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	6039      	str	r1, [r7, #0]
 800b4cc:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800b4ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	da0e      	bge.n	800b4f4 <send_cmd+0x32>
		cmd &= 0x7F;
 800b4d6:	79fb      	ldrb	r3, [r7, #7]
 800b4d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b4dc:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800b4de:	2100      	movs	r1, #0
 800b4e0:	2037      	movs	r0, #55	; 0x37
 800b4e2:	f7ff ffee 	bl	800b4c2 <send_cmd>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800b4ea:	7bbb      	ldrb	r3, [r7, #14]
 800b4ec:	2b01      	cmp	r3, #1
 800b4ee:	d901      	bls.n	800b4f4 <send_cmd+0x32>
 800b4f0:	7bbb      	ldrb	r3, [r7, #14]
 800b4f2:	e051      	b.n	800b598 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800b4f4:	79fb      	ldrb	r3, [r7, #7]
 800b4f6:	2b0c      	cmp	r3, #12
 800b4f8:	d008      	beq.n	800b50c <send_cmd+0x4a>
		despiselect();
 800b4fa:	f7ff ff5b 	bl	800b3b4 <despiselect>
		if (!spiselect()) return 0xFF;
 800b4fe:	f7ff ff69 	bl	800b3d4 <spiselect>
 800b502:	4603      	mov	r3, r0
 800b504:	2b00      	cmp	r3, #0
 800b506:	d101      	bne.n	800b50c <send_cmd+0x4a>
 800b508:	23ff      	movs	r3, #255	; 0xff
 800b50a:	e045      	b.n	800b598 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800b50c:	79fb      	ldrb	r3, [r7, #7]
 800b50e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b512:	b2db      	uxtb	r3, r3
 800b514:	4618      	mov	r0, r3
 800b516:	f7ff fedd 	bl	800b2d4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800b51a:	683b      	ldr	r3, [r7, #0]
 800b51c:	0e1b      	lsrs	r3, r3, #24
 800b51e:	b2db      	uxtb	r3, r3
 800b520:	4618      	mov	r0, r3
 800b522:	f7ff fed7 	bl	800b2d4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	0c1b      	lsrs	r3, r3, #16
 800b52a:	b2db      	uxtb	r3, r3
 800b52c:	4618      	mov	r0, r3
 800b52e:	f7ff fed1 	bl	800b2d4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	0a1b      	lsrs	r3, r3, #8
 800b536:	b2db      	uxtb	r3, r3
 800b538:	4618      	mov	r0, r3
 800b53a:	f7ff fecb 	bl	800b2d4 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800b53e:	683b      	ldr	r3, [r7, #0]
 800b540:	b2db      	uxtb	r3, r3
 800b542:	4618      	mov	r0, r3
 800b544:	f7ff fec6 	bl	800b2d4 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800b548:	2301      	movs	r3, #1
 800b54a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800b54c:	79fb      	ldrb	r3, [r7, #7]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d101      	bne.n	800b556 <send_cmd+0x94>
 800b552:	2395      	movs	r3, #149	; 0x95
 800b554:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800b556:	79fb      	ldrb	r3, [r7, #7]
 800b558:	2b08      	cmp	r3, #8
 800b55a:	d101      	bne.n	800b560 <send_cmd+0x9e>
 800b55c:	2387      	movs	r3, #135	; 0x87
 800b55e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800b560:	7bfb      	ldrb	r3, [r7, #15]
 800b562:	4618      	mov	r0, r3
 800b564:	f7ff feb6 	bl	800b2d4 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800b568:	79fb      	ldrb	r3, [r7, #7]
 800b56a:	2b0c      	cmp	r3, #12
 800b56c:	d102      	bne.n	800b574 <send_cmd+0xb2>
 800b56e:	20ff      	movs	r0, #255	; 0xff
 800b570:	f7ff feb0 	bl	800b2d4 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800b574:	230a      	movs	r3, #10
 800b576:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800b578:	20ff      	movs	r0, #255	; 0xff
 800b57a:	f7ff feab 	bl	800b2d4 <xchg_spi>
 800b57e:	4603      	mov	r3, r0
 800b580:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800b582:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b586:	2b00      	cmp	r3, #0
 800b588:	da05      	bge.n	800b596 <send_cmd+0xd4>
 800b58a:	7bfb      	ldrb	r3, [r7, #15]
 800b58c:	3b01      	subs	r3, #1
 800b58e:	73fb      	strb	r3, [r7, #15]
 800b590:	7bfb      	ldrb	r3, [r7, #15]
 800b592:	2b00      	cmp	r3, #0
 800b594:	d1f0      	bne.n	800b578 <send_cmd+0xb6>

	return res;							/* Return received response */
 800b596:	7bbb      	ldrb	r3, [r7, #14]
}
 800b598:	4618      	mov	r0, r3
 800b59a:	3710      	adds	r7, #16
 800b59c:	46bd      	mov	sp, r7
 800b59e:	bd80      	pop	{r7, pc}

0800b5a0 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800b5a0:	b590      	push	{r4, r7, lr}
 800b5a2:	b085      	sub	sp, #20
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800b5aa:	79fb      	ldrb	r3, [r7, #7]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d001      	beq.n	800b5b4 <USER_SPI_initialize+0x14>
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	e0d4      	b.n	800b75e <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800b5b4:	4b6c      	ldr	r3, [pc, #432]	; (800b768 <USER_SPI_initialize+0x1c8>)
 800b5b6:	781b      	ldrb	r3, [r3, #0]
 800b5b8:	b2db      	uxtb	r3, r3
 800b5ba:	f003 0302 	and.w	r3, r3, #2
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d003      	beq.n	800b5ca <USER_SPI_initialize+0x2a>
 800b5c2:	4b69      	ldr	r3, [pc, #420]	; (800b768 <USER_SPI_initialize+0x1c8>)
 800b5c4:	781b      	ldrb	r3, [r3, #0]
 800b5c6:	b2db      	uxtb	r3, r3
 800b5c8:	e0c9      	b.n	800b75e <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 800b5ca:	4b68      	ldr	r3, [pc, #416]	; (800b76c <USER_SPI_initialize+0x1cc>)
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	681a      	ldr	r2, [r3, #0]
 800b5d0:	4b66      	ldr	r3, [pc, #408]	; (800b76c <USER_SPI_initialize+0x1cc>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 800b5d8:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800b5da:	230a      	movs	r3, #10
 800b5dc:	73fb      	strb	r3, [r7, #15]
 800b5de:	e005      	b.n	800b5ec <USER_SPI_initialize+0x4c>
 800b5e0:	20ff      	movs	r0, #255	; 0xff
 800b5e2:	f7ff fe77 	bl	800b2d4 <xchg_spi>
 800b5e6:	7bfb      	ldrb	r3, [r7, #15]
 800b5e8:	3b01      	subs	r3, #1
 800b5ea:	73fb      	strb	r3, [r7, #15]
 800b5ec:	7bfb      	ldrb	r3, [r7, #15]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d1f6      	bne.n	800b5e0 <USER_SPI_initialize+0x40>

	ty = 0;
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800b5f6:	2100      	movs	r1, #0
 800b5f8:	2000      	movs	r0, #0
 800b5fa:	f7ff ff62 	bl	800b4c2 <send_cmd>
 800b5fe:	4603      	mov	r3, r0
 800b600:	2b01      	cmp	r3, #1
 800b602:	f040 808b 	bne.w	800b71c <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800b606:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b60a:	f7ff fe39 	bl	800b280 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800b60e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b612:	2008      	movs	r0, #8
 800b614:	f7ff ff55 	bl	800b4c2 <send_cmd>
 800b618:	4603      	mov	r3, r0
 800b61a:	2b01      	cmp	r3, #1
 800b61c:	d151      	bne.n	800b6c2 <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800b61e:	2300      	movs	r3, #0
 800b620:	73fb      	strb	r3, [r7, #15]
 800b622:	e00d      	b.n	800b640 <USER_SPI_initialize+0xa0>
 800b624:	7bfc      	ldrb	r4, [r7, #15]
 800b626:	20ff      	movs	r0, #255	; 0xff
 800b628:	f7ff fe54 	bl	800b2d4 <xchg_spi>
 800b62c:	4603      	mov	r3, r0
 800b62e:	461a      	mov	r2, r3
 800b630:	f107 0310 	add.w	r3, r7, #16
 800b634:	4423      	add	r3, r4
 800b636:	f803 2c08 	strb.w	r2, [r3, #-8]
 800b63a:	7bfb      	ldrb	r3, [r7, #15]
 800b63c:	3301      	adds	r3, #1
 800b63e:	73fb      	strb	r3, [r7, #15]
 800b640:	7bfb      	ldrb	r3, [r7, #15]
 800b642:	2b03      	cmp	r3, #3
 800b644:	d9ee      	bls.n	800b624 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800b646:	7abb      	ldrb	r3, [r7, #10]
 800b648:	2b01      	cmp	r3, #1
 800b64a:	d167      	bne.n	800b71c <USER_SPI_initialize+0x17c>
 800b64c:	7afb      	ldrb	r3, [r7, #11]
 800b64e:	2baa      	cmp	r3, #170	; 0xaa
 800b650:	d164      	bne.n	800b71c <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800b652:	bf00      	nop
 800b654:	f7ff fe28 	bl	800b2a8 <SPI_Timer_Status>
 800b658:	4603      	mov	r3, r0
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d007      	beq.n	800b66e <USER_SPI_initialize+0xce>
 800b65e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b662:	20a9      	movs	r0, #169	; 0xa9
 800b664:	f7ff ff2d 	bl	800b4c2 <send_cmd>
 800b668:	4603      	mov	r3, r0
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d1f2      	bne.n	800b654 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800b66e:	f7ff fe1b 	bl	800b2a8 <SPI_Timer_Status>
 800b672:	4603      	mov	r3, r0
 800b674:	2b00      	cmp	r3, #0
 800b676:	d051      	beq.n	800b71c <USER_SPI_initialize+0x17c>
 800b678:	2100      	movs	r1, #0
 800b67a:	203a      	movs	r0, #58	; 0x3a
 800b67c:	f7ff ff21 	bl	800b4c2 <send_cmd>
 800b680:	4603      	mov	r3, r0
 800b682:	2b00      	cmp	r3, #0
 800b684:	d14a      	bne.n	800b71c <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800b686:	2300      	movs	r3, #0
 800b688:	73fb      	strb	r3, [r7, #15]
 800b68a:	e00d      	b.n	800b6a8 <USER_SPI_initialize+0x108>
 800b68c:	7bfc      	ldrb	r4, [r7, #15]
 800b68e:	20ff      	movs	r0, #255	; 0xff
 800b690:	f7ff fe20 	bl	800b2d4 <xchg_spi>
 800b694:	4603      	mov	r3, r0
 800b696:	461a      	mov	r2, r3
 800b698:	f107 0310 	add.w	r3, r7, #16
 800b69c:	4423      	add	r3, r4
 800b69e:	f803 2c08 	strb.w	r2, [r3, #-8]
 800b6a2:	7bfb      	ldrb	r3, [r7, #15]
 800b6a4:	3301      	adds	r3, #1
 800b6a6:	73fb      	strb	r3, [r7, #15]
 800b6a8:	7bfb      	ldrb	r3, [r7, #15]
 800b6aa:	2b03      	cmp	r3, #3
 800b6ac:	d9ee      	bls.n	800b68c <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800b6ae:	7a3b      	ldrb	r3, [r7, #8]
 800b6b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d001      	beq.n	800b6bc <USER_SPI_initialize+0x11c>
 800b6b8:	230c      	movs	r3, #12
 800b6ba:	e000      	b.n	800b6be <USER_SPI_initialize+0x11e>
 800b6bc:	2304      	movs	r3, #4
 800b6be:	737b      	strb	r3, [r7, #13]
 800b6c0:	e02c      	b.n	800b71c <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800b6c2:	2100      	movs	r1, #0
 800b6c4:	20a9      	movs	r0, #169	; 0xa9
 800b6c6:	f7ff fefc 	bl	800b4c2 <send_cmd>
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	2b01      	cmp	r3, #1
 800b6ce:	d804      	bhi.n	800b6da <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800b6d0:	2302      	movs	r3, #2
 800b6d2:	737b      	strb	r3, [r7, #13]
 800b6d4:	23a9      	movs	r3, #169	; 0xa9
 800b6d6:	73bb      	strb	r3, [r7, #14]
 800b6d8:	e003      	b.n	800b6e2 <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800b6da:	2301      	movs	r3, #1
 800b6dc:	737b      	strb	r3, [r7, #13]
 800b6de:	2301      	movs	r3, #1
 800b6e0:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800b6e2:	bf00      	nop
 800b6e4:	f7ff fde0 	bl	800b2a8 <SPI_Timer_Status>
 800b6e8:	4603      	mov	r3, r0
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d007      	beq.n	800b6fe <USER_SPI_initialize+0x15e>
 800b6ee:	7bbb      	ldrb	r3, [r7, #14]
 800b6f0:	2100      	movs	r1, #0
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	f7ff fee5 	bl	800b4c2 <send_cmd>
 800b6f8:	4603      	mov	r3, r0
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d1f2      	bne.n	800b6e4 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800b6fe:	f7ff fdd3 	bl	800b2a8 <SPI_Timer_Status>
 800b702:	4603      	mov	r3, r0
 800b704:	2b00      	cmp	r3, #0
 800b706:	d007      	beq.n	800b718 <USER_SPI_initialize+0x178>
 800b708:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b70c:	2010      	movs	r0, #16
 800b70e:	f7ff fed8 	bl	800b4c2 <send_cmd>
 800b712:	4603      	mov	r3, r0
 800b714:	2b00      	cmp	r3, #0
 800b716:	d001      	beq.n	800b71c <USER_SPI_initialize+0x17c>
				ty = 0;
 800b718:	2300      	movs	r3, #0
 800b71a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800b71c:	4a14      	ldr	r2, [pc, #80]	; (800b770 <USER_SPI_initialize+0x1d0>)
 800b71e:	7b7b      	ldrb	r3, [r7, #13]
 800b720:	7013      	strb	r3, [r2, #0]
	despiselect();
 800b722:	f7ff fe47 	bl	800b3b4 <despiselect>

	if (ty) {			/* OK */
 800b726:	7b7b      	ldrb	r3, [r7, #13]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d012      	beq.n	800b752 <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 800b72c:	4b0f      	ldr	r3, [pc, #60]	; (800b76c <USER_SPI_initialize+0x1cc>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800b736:	4b0d      	ldr	r3, [pc, #52]	; (800b76c <USER_SPI_initialize+0x1cc>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	f042 0220 	orr.w	r2, r2, #32
 800b73e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800b740:	4b09      	ldr	r3, [pc, #36]	; (800b768 <USER_SPI_initialize+0x1c8>)
 800b742:	781b      	ldrb	r3, [r3, #0]
 800b744:	b2db      	uxtb	r3, r3
 800b746:	f023 0301 	bic.w	r3, r3, #1
 800b74a:	b2da      	uxtb	r2, r3
 800b74c:	4b06      	ldr	r3, [pc, #24]	; (800b768 <USER_SPI_initialize+0x1c8>)
 800b74e:	701a      	strb	r2, [r3, #0]
 800b750:	e002      	b.n	800b758 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800b752:	4b05      	ldr	r3, [pc, #20]	; (800b768 <USER_SPI_initialize+0x1c8>)
 800b754:	2201      	movs	r2, #1
 800b756:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800b758:	4b03      	ldr	r3, [pc, #12]	; (800b768 <USER_SPI_initialize+0x1c8>)
 800b75a:	781b      	ldrb	r3, [r3, #0]
 800b75c:	b2db      	uxtb	r3, r3
}
 800b75e:	4618      	mov	r0, r3
 800b760:	3714      	adds	r7, #20
 800b762:	46bd      	mov	sp, r7
 800b764:	bd90      	pop	{r4, r7, pc}
 800b766:	bf00      	nop
 800b768:	20000040 	.word	0x20000040
 800b76c:	2000076c 	.word	0x2000076c
 800b770:	20000624 	.word	0x20000624

0800b774 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800b774:	b480      	push	{r7}
 800b776:	b083      	sub	sp, #12
 800b778:	af00      	add	r7, sp, #0
 800b77a:	4603      	mov	r3, r0
 800b77c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800b77e:	79fb      	ldrb	r3, [r7, #7]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d001      	beq.n	800b788 <USER_SPI_status+0x14>
 800b784:	2301      	movs	r3, #1
 800b786:	e002      	b.n	800b78e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800b788:	4b04      	ldr	r3, [pc, #16]	; (800b79c <USER_SPI_status+0x28>)
 800b78a:	781b      	ldrb	r3, [r3, #0]
 800b78c:	b2db      	uxtb	r3, r3
}
 800b78e:	4618      	mov	r0, r3
 800b790:	370c      	adds	r7, #12
 800b792:	46bd      	mov	sp, r7
 800b794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b798:	4770      	bx	lr
 800b79a:	bf00      	nop
 800b79c:	20000040 	.word	0x20000040

0800b7a0 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b084      	sub	sp, #16
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	60b9      	str	r1, [r7, #8]
 800b7a8:	607a      	str	r2, [r7, #4]
 800b7aa:	603b      	str	r3, [r7, #0]
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800b7b0:	7bfb      	ldrb	r3, [r7, #15]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d102      	bne.n	800b7bc <USER_SPI_read+0x1c>
 800b7b6:	683b      	ldr	r3, [r7, #0]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d101      	bne.n	800b7c0 <USER_SPI_read+0x20>
 800b7bc:	2304      	movs	r3, #4
 800b7be:	e04d      	b.n	800b85c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800b7c0:	4b28      	ldr	r3, [pc, #160]	; (800b864 <USER_SPI_read+0xc4>)
 800b7c2:	781b      	ldrb	r3, [r3, #0]
 800b7c4:	b2db      	uxtb	r3, r3
 800b7c6:	f003 0301 	and.w	r3, r3, #1
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d001      	beq.n	800b7d2 <USER_SPI_read+0x32>
 800b7ce:	2303      	movs	r3, #3
 800b7d0:	e044      	b.n	800b85c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800b7d2:	4b25      	ldr	r3, [pc, #148]	; (800b868 <USER_SPI_read+0xc8>)
 800b7d4:	781b      	ldrb	r3, [r3, #0]
 800b7d6:	f003 0308 	and.w	r3, r3, #8
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d102      	bne.n	800b7e4 <USER_SPI_read+0x44>
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	025b      	lsls	r3, r3, #9
 800b7e2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	2b01      	cmp	r3, #1
 800b7e8:	d111      	bne.n	800b80e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800b7ea:	6879      	ldr	r1, [r7, #4]
 800b7ec:	2011      	movs	r0, #17
 800b7ee:	f7ff fe68 	bl	800b4c2 <send_cmd>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d129      	bne.n	800b84c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800b7f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b7fc:	68b8      	ldr	r0, [r7, #8]
 800b7fe:	f7ff fe05 	bl	800b40c <rcvr_datablock>
 800b802:	4603      	mov	r3, r0
 800b804:	2b00      	cmp	r3, #0
 800b806:	d021      	beq.n	800b84c <USER_SPI_read+0xac>
			count = 0;
 800b808:	2300      	movs	r3, #0
 800b80a:	603b      	str	r3, [r7, #0]
 800b80c:	e01e      	b.n	800b84c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800b80e:	6879      	ldr	r1, [r7, #4]
 800b810:	2012      	movs	r0, #18
 800b812:	f7ff fe56 	bl	800b4c2 <send_cmd>
 800b816:	4603      	mov	r3, r0
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d117      	bne.n	800b84c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800b81c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b820:	68b8      	ldr	r0, [r7, #8]
 800b822:	f7ff fdf3 	bl	800b40c <rcvr_datablock>
 800b826:	4603      	mov	r3, r0
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d00a      	beq.n	800b842 <USER_SPI_read+0xa2>
				buff += 512;
 800b82c:	68bb      	ldr	r3, [r7, #8]
 800b82e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800b832:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	3b01      	subs	r3, #1
 800b838:	603b      	str	r3, [r7, #0]
 800b83a:	683b      	ldr	r3, [r7, #0]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d1ed      	bne.n	800b81c <USER_SPI_read+0x7c>
 800b840:	e000      	b.n	800b844 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800b842:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800b844:	2100      	movs	r1, #0
 800b846:	200c      	movs	r0, #12
 800b848:	f7ff fe3b 	bl	800b4c2 <send_cmd>
		}
	}
	despiselect();
 800b84c:	f7ff fdb2 	bl	800b3b4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	2b00      	cmp	r3, #0
 800b854:	bf14      	ite	ne
 800b856:	2301      	movne	r3, #1
 800b858:	2300      	moveq	r3, #0
 800b85a:	b2db      	uxtb	r3, r3
}
 800b85c:	4618      	mov	r0, r3
 800b85e:	3710      	adds	r7, #16
 800b860:	46bd      	mov	sp, r7
 800b862:	bd80      	pop	{r7, pc}
 800b864:	20000040 	.word	0x20000040
 800b868:	20000624 	.word	0x20000624

0800b86c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b084      	sub	sp, #16
 800b870:	af00      	add	r7, sp, #0
 800b872:	60b9      	str	r1, [r7, #8]
 800b874:	607a      	str	r2, [r7, #4]
 800b876:	603b      	str	r3, [r7, #0]
 800b878:	4603      	mov	r3, r0
 800b87a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800b87c:	7bfb      	ldrb	r3, [r7, #15]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d102      	bne.n	800b888 <USER_SPI_write+0x1c>
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d101      	bne.n	800b88c <USER_SPI_write+0x20>
 800b888:	2304      	movs	r3, #4
 800b88a:	e063      	b.n	800b954 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800b88c:	4b33      	ldr	r3, [pc, #204]	; (800b95c <USER_SPI_write+0xf0>)
 800b88e:	781b      	ldrb	r3, [r3, #0]
 800b890:	b2db      	uxtb	r3, r3
 800b892:	f003 0301 	and.w	r3, r3, #1
 800b896:	2b00      	cmp	r3, #0
 800b898:	d001      	beq.n	800b89e <USER_SPI_write+0x32>
 800b89a:	2303      	movs	r3, #3
 800b89c:	e05a      	b.n	800b954 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800b89e:	4b2f      	ldr	r3, [pc, #188]	; (800b95c <USER_SPI_write+0xf0>)
 800b8a0:	781b      	ldrb	r3, [r3, #0]
 800b8a2:	b2db      	uxtb	r3, r3
 800b8a4:	f003 0304 	and.w	r3, r3, #4
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d001      	beq.n	800b8b0 <USER_SPI_write+0x44>
 800b8ac:	2302      	movs	r3, #2
 800b8ae:	e051      	b.n	800b954 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800b8b0:	4b2b      	ldr	r3, [pc, #172]	; (800b960 <USER_SPI_write+0xf4>)
 800b8b2:	781b      	ldrb	r3, [r3, #0]
 800b8b4:	f003 0308 	and.w	r3, r3, #8
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d102      	bne.n	800b8c2 <USER_SPI_write+0x56>
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	025b      	lsls	r3, r3, #9
 800b8c0:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800b8c2:	683b      	ldr	r3, [r7, #0]
 800b8c4:	2b01      	cmp	r3, #1
 800b8c6:	d110      	bne.n	800b8ea <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800b8c8:	6879      	ldr	r1, [r7, #4]
 800b8ca:	2018      	movs	r0, #24
 800b8cc:	f7ff fdf9 	bl	800b4c2 <send_cmd>
 800b8d0:	4603      	mov	r3, r0
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d136      	bne.n	800b944 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800b8d6:	21fe      	movs	r1, #254	; 0xfe
 800b8d8:	68b8      	ldr	r0, [r7, #8]
 800b8da:	f7ff fdc0 	bl	800b45e <xmit_datablock>
 800b8de:	4603      	mov	r3, r0
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d02f      	beq.n	800b944 <USER_SPI_write+0xd8>
			count = 0;
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	603b      	str	r3, [r7, #0]
 800b8e8:	e02c      	b.n	800b944 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800b8ea:	4b1d      	ldr	r3, [pc, #116]	; (800b960 <USER_SPI_write+0xf4>)
 800b8ec:	781b      	ldrb	r3, [r3, #0]
 800b8ee:	f003 0306 	and.w	r3, r3, #6
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d003      	beq.n	800b8fe <USER_SPI_write+0x92>
 800b8f6:	6839      	ldr	r1, [r7, #0]
 800b8f8:	2097      	movs	r0, #151	; 0x97
 800b8fa:	f7ff fde2 	bl	800b4c2 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800b8fe:	6879      	ldr	r1, [r7, #4]
 800b900:	2019      	movs	r0, #25
 800b902:	f7ff fdde 	bl	800b4c2 <send_cmd>
 800b906:	4603      	mov	r3, r0
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d11b      	bne.n	800b944 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800b90c:	21fc      	movs	r1, #252	; 0xfc
 800b90e:	68b8      	ldr	r0, [r7, #8]
 800b910:	f7ff fda5 	bl	800b45e <xmit_datablock>
 800b914:	4603      	mov	r3, r0
 800b916:	2b00      	cmp	r3, #0
 800b918:	d00a      	beq.n	800b930 <USER_SPI_write+0xc4>
				buff += 512;
 800b91a:	68bb      	ldr	r3, [r7, #8]
 800b91c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800b920:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800b922:	683b      	ldr	r3, [r7, #0]
 800b924:	3b01      	subs	r3, #1
 800b926:	603b      	str	r3, [r7, #0]
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d1ee      	bne.n	800b90c <USER_SPI_write+0xa0>
 800b92e:	e000      	b.n	800b932 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800b930:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800b932:	21fd      	movs	r1, #253	; 0xfd
 800b934:	2000      	movs	r0, #0
 800b936:	f7ff fd92 	bl	800b45e <xmit_datablock>
 800b93a:	4603      	mov	r3, r0
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d101      	bne.n	800b944 <USER_SPI_write+0xd8>
 800b940:	2301      	movs	r3, #1
 800b942:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800b944:	f7ff fd36 	bl	800b3b4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800b948:	683b      	ldr	r3, [r7, #0]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	bf14      	ite	ne
 800b94e:	2301      	movne	r3, #1
 800b950:	2300      	moveq	r3, #0
 800b952:	b2db      	uxtb	r3, r3
}
 800b954:	4618      	mov	r0, r3
 800b956:	3710      	adds	r7, #16
 800b958:	46bd      	mov	sp, r7
 800b95a:	bd80      	pop	{r7, pc}
 800b95c:	20000040 	.word	0x20000040
 800b960:	20000624 	.word	0x20000624

0800b964 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b08c      	sub	sp, #48	; 0x30
 800b968:	af00      	add	r7, sp, #0
 800b96a:	4603      	mov	r3, r0
 800b96c:	603a      	str	r2, [r7, #0]
 800b96e:	71fb      	strb	r3, [r7, #7]
 800b970:	460b      	mov	r3, r1
 800b972:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800b974:	79fb      	ldrb	r3, [r7, #7]
 800b976:	2b00      	cmp	r3, #0
 800b978:	d001      	beq.n	800b97e <USER_SPI_ioctl+0x1a>
 800b97a:	2304      	movs	r3, #4
 800b97c:	e15a      	b.n	800bc34 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800b97e:	4baf      	ldr	r3, [pc, #700]	; (800bc3c <USER_SPI_ioctl+0x2d8>)
 800b980:	781b      	ldrb	r3, [r3, #0]
 800b982:	b2db      	uxtb	r3, r3
 800b984:	f003 0301 	and.w	r3, r3, #1
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d001      	beq.n	800b990 <USER_SPI_ioctl+0x2c>
 800b98c:	2303      	movs	r3, #3
 800b98e:	e151      	b.n	800bc34 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800b990:	2301      	movs	r3, #1
 800b992:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 800b996:	79bb      	ldrb	r3, [r7, #6]
 800b998:	2b04      	cmp	r3, #4
 800b99a:	f200 8136 	bhi.w	800bc0a <USER_SPI_ioctl+0x2a6>
 800b99e:	a201      	add	r2, pc, #4	; (adr r2, 800b9a4 <USER_SPI_ioctl+0x40>)
 800b9a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9a4:	0800b9b9 	.word	0x0800b9b9
 800b9a8:	0800b9cd 	.word	0x0800b9cd
 800b9ac:	0800bc0b 	.word	0x0800bc0b
 800b9b0:	0800ba79 	.word	0x0800ba79
 800b9b4:	0800bb6f 	.word	0x0800bb6f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800b9b8:	f7ff fd0c 	bl	800b3d4 <spiselect>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	f000 8127 	beq.w	800bc12 <USER_SPI_ioctl+0x2ae>
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800b9ca:	e122      	b.n	800bc12 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800b9cc:	2100      	movs	r1, #0
 800b9ce:	2009      	movs	r0, #9
 800b9d0:	f7ff fd77 	bl	800b4c2 <send_cmd>
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	f040 811d 	bne.w	800bc16 <USER_SPI_ioctl+0x2b2>
 800b9dc:	f107 030c 	add.w	r3, r7, #12
 800b9e0:	2110      	movs	r1, #16
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	f7ff fd12 	bl	800b40c <rcvr_datablock>
 800b9e8:	4603      	mov	r3, r0
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	f000 8113 	beq.w	800bc16 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800b9f0:	7b3b      	ldrb	r3, [r7, #12]
 800b9f2:	099b      	lsrs	r3, r3, #6
 800b9f4:	b2db      	uxtb	r3, r3
 800b9f6:	2b01      	cmp	r3, #1
 800b9f8:	d111      	bne.n	800ba1e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800b9fa:	7d7b      	ldrb	r3, [r7, #21]
 800b9fc:	461a      	mov	r2, r3
 800b9fe:	7d3b      	ldrb	r3, [r7, #20]
 800ba00:	021b      	lsls	r3, r3, #8
 800ba02:	4413      	add	r3, r2
 800ba04:	461a      	mov	r2, r3
 800ba06:	7cfb      	ldrb	r3, [r7, #19]
 800ba08:	041b      	lsls	r3, r3, #16
 800ba0a:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800ba0e:	4413      	add	r3, r2
 800ba10:	3301      	adds	r3, #1
 800ba12:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800ba14:	69fb      	ldr	r3, [r7, #28]
 800ba16:	029a      	lsls	r2, r3, #10
 800ba18:	683b      	ldr	r3, [r7, #0]
 800ba1a:	601a      	str	r2, [r3, #0]
 800ba1c:	e028      	b.n	800ba70 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800ba1e:	7c7b      	ldrb	r3, [r7, #17]
 800ba20:	f003 030f 	and.w	r3, r3, #15
 800ba24:	b2da      	uxtb	r2, r3
 800ba26:	7dbb      	ldrb	r3, [r7, #22]
 800ba28:	09db      	lsrs	r3, r3, #7
 800ba2a:	b2db      	uxtb	r3, r3
 800ba2c:	4413      	add	r3, r2
 800ba2e:	b2da      	uxtb	r2, r3
 800ba30:	7d7b      	ldrb	r3, [r7, #21]
 800ba32:	005b      	lsls	r3, r3, #1
 800ba34:	b2db      	uxtb	r3, r3
 800ba36:	f003 0306 	and.w	r3, r3, #6
 800ba3a:	b2db      	uxtb	r3, r3
 800ba3c:	4413      	add	r3, r2
 800ba3e:	b2db      	uxtb	r3, r3
 800ba40:	3302      	adds	r3, #2
 800ba42:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800ba46:	7d3b      	ldrb	r3, [r7, #20]
 800ba48:	099b      	lsrs	r3, r3, #6
 800ba4a:	b2db      	uxtb	r3, r3
 800ba4c:	461a      	mov	r2, r3
 800ba4e:	7cfb      	ldrb	r3, [r7, #19]
 800ba50:	009b      	lsls	r3, r3, #2
 800ba52:	441a      	add	r2, r3
 800ba54:	7cbb      	ldrb	r3, [r7, #18]
 800ba56:	029b      	lsls	r3, r3, #10
 800ba58:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ba5c:	4413      	add	r3, r2
 800ba5e:	3301      	adds	r3, #1
 800ba60:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800ba62:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ba66:	3b09      	subs	r3, #9
 800ba68:	69fa      	ldr	r2, [r7, #28]
 800ba6a:	409a      	lsls	r2, r3
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800ba70:	2300      	movs	r3, #0
 800ba72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800ba76:	e0ce      	b.n	800bc16 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800ba78:	4b71      	ldr	r3, [pc, #452]	; (800bc40 <USER_SPI_ioctl+0x2dc>)
 800ba7a:	781b      	ldrb	r3, [r3, #0]
 800ba7c:	f003 0304 	and.w	r3, r3, #4
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d031      	beq.n	800bae8 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800ba84:	2100      	movs	r1, #0
 800ba86:	208d      	movs	r0, #141	; 0x8d
 800ba88:	f7ff fd1b 	bl	800b4c2 <send_cmd>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	f040 80c3 	bne.w	800bc1a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800ba94:	20ff      	movs	r0, #255	; 0xff
 800ba96:	f7ff fc1d 	bl	800b2d4 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800ba9a:	f107 030c 	add.w	r3, r7, #12
 800ba9e:	2110      	movs	r1, #16
 800baa0:	4618      	mov	r0, r3
 800baa2:	f7ff fcb3 	bl	800b40c <rcvr_datablock>
 800baa6:	4603      	mov	r3, r0
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	f000 80b6 	beq.w	800bc1a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800baae:	2330      	movs	r3, #48	; 0x30
 800bab0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800bab4:	e007      	b.n	800bac6 <USER_SPI_ioctl+0x162>
 800bab6:	20ff      	movs	r0, #255	; 0xff
 800bab8:	f7ff fc0c 	bl	800b2d4 <xchg_spi>
 800babc:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800bac0:	3b01      	subs	r3, #1
 800bac2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800bac6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d1f3      	bne.n	800bab6 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800bace:	7dbb      	ldrb	r3, [r7, #22]
 800bad0:	091b      	lsrs	r3, r3, #4
 800bad2:	b2db      	uxtb	r3, r3
 800bad4:	461a      	mov	r2, r3
 800bad6:	2310      	movs	r3, #16
 800bad8:	fa03 f202 	lsl.w	r2, r3, r2
 800badc:	683b      	ldr	r3, [r7, #0]
 800bade:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800bae0:	2300      	movs	r3, #0
 800bae2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800bae6:	e098      	b.n	800bc1a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800bae8:	2100      	movs	r1, #0
 800baea:	2009      	movs	r0, #9
 800baec:	f7ff fce9 	bl	800b4c2 <send_cmd>
 800baf0:	4603      	mov	r3, r0
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	f040 8091 	bne.w	800bc1a <USER_SPI_ioctl+0x2b6>
 800baf8:	f107 030c 	add.w	r3, r7, #12
 800bafc:	2110      	movs	r1, #16
 800bafe:	4618      	mov	r0, r3
 800bb00:	f7ff fc84 	bl	800b40c <rcvr_datablock>
 800bb04:	4603      	mov	r3, r0
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	f000 8087 	beq.w	800bc1a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800bb0c:	4b4c      	ldr	r3, [pc, #304]	; (800bc40 <USER_SPI_ioctl+0x2dc>)
 800bb0e:	781b      	ldrb	r3, [r3, #0]
 800bb10:	f003 0302 	and.w	r3, r3, #2
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d012      	beq.n	800bb3e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800bb18:	7dbb      	ldrb	r3, [r7, #22]
 800bb1a:	005b      	lsls	r3, r3, #1
 800bb1c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800bb20:	7dfa      	ldrb	r2, [r7, #23]
 800bb22:	09d2      	lsrs	r2, r2, #7
 800bb24:	b2d2      	uxtb	r2, r2
 800bb26:	4413      	add	r3, r2
 800bb28:	1c5a      	adds	r2, r3, #1
 800bb2a:	7e7b      	ldrb	r3, [r7, #25]
 800bb2c:	099b      	lsrs	r3, r3, #6
 800bb2e:	b2db      	uxtb	r3, r3
 800bb30:	3b01      	subs	r3, #1
 800bb32:	fa02 f303 	lsl.w	r3, r2, r3
 800bb36:	461a      	mov	r2, r3
 800bb38:	683b      	ldr	r3, [r7, #0]
 800bb3a:	601a      	str	r2, [r3, #0]
 800bb3c:	e013      	b.n	800bb66 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800bb3e:	7dbb      	ldrb	r3, [r7, #22]
 800bb40:	109b      	asrs	r3, r3, #2
 800bb42:	b29b      	uxth	r3, r3
 800bb44:	f003 031f 	and.w	r3, r3, #31
 800bb48:	3301      	adds	r3, #1
 800bb4a:	7dfa      	ldrb	r2, [r7, #23]
 800bb4c:	00d2      	lsls	r2, r2, #3
 800bb4e:	f002 0218 	and.w	r2, r2, #24
 800bb52:	7df9      	ldrb	r1, [r7, #23]
 800bb54:	0949      	lsrs	r1, r1, #5
 800bb56:	b2c9      	uxtb	r1, r1
 800bb58:	440a      	add	r2, r1
 800bb5a:	3201      	adds	r2, #1
 800bb5c:	fb02 f303 	mul.w	r3, r2, r3
 800bb60:	461a      	mov	r2, r3
 800bb62:	683b      	ldr	r3, [r7, #0]
 800bb64:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800bb66:	2300      	movs	r3, #0
 800bb68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800bb6c:	e055      	b.n	800bc1a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800bb6e:	4b34      	ldr	r3, [pc, #208]	; (800bc40 <USER_SPI_ioctl+0x2dc>)
 800bb70:	781b      	ldrb	r3, [r3, #0]
 800bb72:	f003 0306 	and.w	r3, r3, #6
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d051      	beq.n	800bc1e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800bb7a:	f107 020c 	add.w	r2, r7, #12
 800bb7e:	79fb      	ldrb	r3, [r7, #7]
 800bb80:	210b      	movs	r1, #11
 800bb82:	4618      	mov	r0, r3
 800bb84:	f7ff feee 	bl	800b964 <USER_SPI_ioctl>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d149      	bne.n	800bc22 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800bb8e:	7b3b      	ldrb	r3, [r7, #12]
 800bb90:	099b      	lsrs	r3, r3, #6
 800bb92:	b2db      	uxtb	r3, r3
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d104      	bne.n	800bba2 <USER_SPI_ioctl+0x23e>
 800bb98:	7dbb      	ldrb	r3, [r7, #22]
 800bb9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d041      	beq.n	800bc26 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	623b      	str	r3, [r7, #32]
 800bba6:	6a3b      	ldr	r3, [r7, #32]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	62bb      	str	r3, [r7, #40]	; 0x28
 800bbac:	6a3b      	ldr	r3, [r7, #32]
 800bbae:	685b      	ldr	r3, [r3, #4]
 800bbb0:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800bbb2:	4b23      	ldr	r3, [pc, #140]	; (800bc40 <USER_SPI_ioctl+0x2dc>)
 800bbb4:	781b      	ldrb	r3, [r3, #0]
 800bbb6:	f003 0308 	and.w	r3, r3, #8
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d105      	bne.n	800bbca <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800bbbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbc0:	025b      	lsls	r3, r3, #9
 800bbc2:	62bb      	str	r3, [r7, #40]	; 0x28
 800bbc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbc6:	025b      	lsls	r3, r3, #9
 800bbc8:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800bbca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bbcc:	2020      	movs	r0, #32
 800bbce:	f7ff fc78 	bl	800b4c2 <send_cmd>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d128      	bne.n	800bc2a <USER_SPI_ioctl+0x2c6>
 800bbd8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bbda:	2021      	movs	r0, #33	; 0x21
 800bbdc:	f7ff fc71 	bl	800b4c2 <send_cmd>
 800bbe0:	4603      	mov	r3, r0
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d121      	bne.n	800bc2a <USER_SPI_ioctl+0x2c6>
 800bbe6:	2100      	movs	r1, #0
 800bbe8:	2026      	movs	r0, #38	; 0x26
 800bbea:	f7ff fc6a 	bl	800b4c2 <send_cmd>
 800bbee:	4603      	mov	r3, r0
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d11a      	bne.n	800bc2a <USER_SPI_ioctl+0x2c6>
 800bbf4:	f247 5030 	movw	r0, #30000	; 0x7530
 800bbf8:	f7ff fbb9 	bl	800b36e <wait_ready>
 800bbfc:	4603      	mov	r3, r0
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d013      	beq.n	800bc2a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800bc02:	2300      	movs	r3, #0
 800bc04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800bc08:	e00f      	b.n	800bc2a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800bc0a:	2304      	movs	r3, #4
 800bc0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800bc10:	e00c      	b.n	800bc2c <USER_SPI_ioctl+0x2c8>
		break;
 800bc12:	bf00      	nop
 800bc14:	e00a      	b.n	800bc2c <USER_SPI_ioctl+0x2c8>
		break;
 800bc16:	bf00      	nop
 800bc18:	e008      	b.n	800bc2c <USER_SPI_ioctl+0x2c8>
		break;
 800bc1a:	bf00      	nop
 800bc1c:	e006      	b.n	800bc2c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800bc1e:	bf00      	nop
 800bc20:	e004      	b.n	800bc2c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800bc22:	bf00      	nop
 800bc24:	e002      	b.n	800bc2c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800bc26:	bf00      	nop
 800bc28:	e000      	b.n	800bc2c <USER_SPI_ioctl+0x2c8>
		break;
 800bc2a:	bf00      	nop
	}

	despiselect();
 800bc2c:	f7ff fbc2 	bl	800b3b4 <despiselect>

	return res;
 800bc30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800bc34:	4618      	mov	r0, r3
 800bc36:	3730      	adds	r7, #48	; 0x30
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	bd80      	pop	{r7, pc}
 800bc3c:	20000040 	.word	0x20000040
 800bc40:	20000624 	.word	0x20000624

0800bc44 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b084      	sub	sp, #16
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	4603      	mov	r3, r0
 800bc4c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800bc4e:	79fb      	ldrb	r3, [r7, #7]
 800bc50:	4a08      	ldr	r2, [pc, #32]	; (800bc74 <disk_status+0x30>)
 800bc52:	009b      	lsls	r3, r3, #2
 800bc54:	4413      	add	r3, r2
 800bc56:	685b      	ldr	r3, [r3, #4]
 800bc58:	685b      	ldr	r3, [r3, #4]
 800bc5a:	79fa      	ldrb	r2, [r7, #7]
 800bc5c:	4905      	ldr	r1, [pc, #20]	; (800bc74 <disk_status+0x30>)
 800bc5e:	440a      	add	r2, r1
 800bc60:	7a12      	ldrb	r2, [r2, #8]
 800bc62:	4610      	mov	r0, r2
 800bc64:	4798      	blx	r3
 800bc66:	4603      	mov	r3, r0
 800bc68:	73fb      	strb	r3, [r7, #15]
  return stat;
 800bc6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	3710      	adds	r7, #16
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}
 800bc74:	20000650 	.word	0x20000650

0800bc78 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800bc78:	b580      	push	{r7, lr}
 800bc7a:	b084      	sub	sp, #16
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	4603      	mov	r3, r0
 800bc80:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800bc82:	2300      	movs	r3, #0
 800bc84:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800bc86:	79fb      	ldrb	r3, [r7, #7]
 800bc88:	4a0d      	ldr	r2, [pc, #52]	; (800bcc0 <disk_initialize+0x48>)
 800bc8a:	5cd3      	ldrb	r3, [r2, r3]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d111      	bne.n	800bcb4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800bc90:	79fb      	ldrb	r3, [r7, #7]
 800bc92:	4a0b      	ldr	r2, [pc, #44]	; (800bcc0 <disk_initialize+0x48>)
 800bc94:	2101      	movs	r1, #1
 800bc96:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800bc98:	79fb      	ldrb	r3, [r7, #7]
 800bc9a:	4a09      	ldr	r2, [pc, #36]	; (800bcc0 <disk_initialize+0x48>)
 800bc9c:	009b      	lsls	r3, r3, #2
 800bc9e:	4413      	add	r3, r2
 800bca0:	685b      	ldr	r3, [r3, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	79fa      	ldrb	r2, [r7, #7]
 800bca6:	4906      	ldr	r1, [pc, #24]	; (800bcc0 <disk_initialize+0x48>)
 800bca8:	440a      	add	r2, r1
 800bcaa:	7a12      	ldrb	r2, [r2, #8]
 800bcac:	4610      	mov	r0, r2
 800bcae:	4798      	blx	r3
 800bcb0:	4603      	mov	r3, r0
 800bcb2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800bcb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	3710      	adds	r7, #16
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	bd80      	pop	{r7, pc}
 800bcbe:	bf00      	nop
 800bcc0:	20000650 	.word	0x20000650

0800bcc4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800bcc4:	b590      	push	{r4, r7, lr}
 800bcc6:	b087      	sub	sp, #28
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	60b9      	str	r1, [r7, #8]
 800bccc:	607a      	str	r2, [r7, #4]
 800bcce:	603b      	str	r3, [r7, #0]
 800bcd0:	4603      	mov	r3, r0
 800bcd2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800bcd4:	7bfb      	ldrb	r3, [r7, #15]
 800bcd6:	4a0a      	ldr	r2, [pc, #40]	; (800bd00 <disk_read+0x3c>)
 800bcd8:	009b      	lsls	r3, r3, #2
 800bcda:	4413      	add	r3, r2
 800bcdc:	685b      	ldr	r3, [r3, #4]
 800bcde:	689c      	ldr	r4, [r3, #8]
 800bce0:	7bfb      	ldrb	r3, [r7, #15]
 800bce2:	4a07      	ldr	r2, [pc, #28]	; (800bd00 <disk_read+0x3c>)
 800bce4:	4413      	add	r3, r2
 800bce6:	7a18      	ldrb	r0, [r3, #8]
 800bce8:	683b      	ldr	r3, [r7, #0]
 800bcea:	687a      	ldr	r2, [r7, #4]
 800bcec:	68b9      	ldr	r1, [r7, #8]
 800bcee:	47a0      	blx	r4
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	75fb      	strb	r3, [r7, #23]
  return res;
 800bcf4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	371c      	adds	r7, #28
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	bd90      	pop	{r4, r7, pc}
 800bcfe:	bf00      	nop
 800bd00:	20000650 	.word	0x20000650

0800bd04 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800bd04:	b590      	push	{r4, r7, lr}
 800bd06:	b087      	sub	sp, #28
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	60b9      	str	r1, [r7, #8]
 800bd0c:	607a      	str	r2, [r7, #4]
 800bd0e:	603b      	str	r3, [r7, #0]
 800bd10:	4603      	mov	r3, r0
 800bd12:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800bd14:	7bfb      	ldrb	r3, [r7, #15]
 800bd16:	4a0a      	ldr	r2, [pc, #40]	; (800bd40 <disk_write+0x3c>)
 800bd18:	009b      	lsls	r3, r3, #2
 800bd1a:	4413      	add	r3, r2
 800bd1c:	685b      	ldr	r3, [r3, #4]
 800bd1e:	68dc      	ldr	r4, [r3, #12]
 800bd20:	7bfb      	ldrb	r3, [r7, #15]
 800bd22:	4a07      	ldr	r2, [pc, #28]	; (800bd40 <disk_write+0x3c>)
 800bd24:	4413      	add	r3, r2
 800bd26:	7a18      	ldrb	r0, [r3, #8]
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	687a      	ldr	r2, [r7, #4]
 800bd2c:	68b9      	ldr	r1, [r7, #8]
 800bd2e:	47a0      	blx	r4
 800bd30:	4603      	mov	r3, r0
 800bd32:	75fb      	strb	r3, [r7, #23]
  return res;
 800bd34:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd36:	4618      	mov	r0, r3
 800bd38:	371c      	adds	r7, #28
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	bd90      	pop	{r4, r7, pc}
 800bd3e:	bf00      	nop
 800bd40:	20000650 	.word	0x20000650

0800bd44 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b084      	sub	sp, #16
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	4603      	mov	r3, r0
 800bd4c:	603a      	str	r2, [r7, #0]
 800bd4e:	71fb      	strb	r3, [r7, #7]
 800bd50:	460b      	mov	r3, r1
 800bd52:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800bd54:	79fb      	ldrb	r3, [r7, #7]
 800bd56:	4a09      	ldr	r2, [pc, #36]	; (800bd7c <disk_ioctl+0x38>)
 800bd58:	009b      	lsls	r3, r3, #2
 800bd5a:	4413      	add	r3, r2
 800bd5c:	685b      	ldr	r3, [r3, #4]
 800bd5e:	691b      	ldr	r3, [r3, #16]
 800bd60:	79fa      	ldrb	r2, [r7, #7]
 800bd62:	4906      	ldr	r1, [pc, #24]	; (800bd7c <disk_ioctl+0x38>)
 800bd64:	440a      	add	r2, r1
 800bd66:	7a10      	ldrb	r0, [r2, #8]
 800bd68:	79b9      	ldrb	r1, [r7, #6]
 800bd6a:	683a      	ldr	r2, [r7, #0]
 800bd6c:	4798      	blx	r3
 800bd6e:	4603      	mov	r3, r0
 800bd70:	73fb      	strb	r3, [r7, #15]
  return res;
 800bd72:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd74:	4618      	mov	r0, r3
 800bd76:	3710      	adds	r7, #16
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	bd80      	pop	{r7, pc}
 800bd7c:	20000650 	.word	0x20000650

0800bd80 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bd80:	b480      	push	{r7}
 800bd82:	b085      	sub	sp, #20
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	3301      	adds	r3, #1
 800bd8c:	781b      	ldrb	r3, [r3, #0]
 800bd8e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800bd90:	89fb      	ldrh	r3, [r7, #14]
 800bd92:	021b      	lsls	r3, r3, #8
 800bd94:	b21a      	sxth	r2, r3
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	781b      	ldrb	r3, [r3, #0]
 800bd9a:	b21b      	sxth	r3, r3
 800bd9c:	4313      	orrs	r3, r2
 800bd9e:	b21b      	sxth	r3, r3
 800bda0:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bda2:	89fb      	ldrh	r3, [r7, #14]
}
 800bda4:	4618      	mov	r0, r3
 800bda6:	3714      	adds	r7, #20
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdae:	4770      	bx	lr

0800bdb0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bdb0:	b480      	push	{r7}
 800bdb2:	b085      	sub	sp, #20
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	3303      	adds	r3, #3
 800bdbc:	781b      	ldrb	r3, [r3, #0]
 800bdbe:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	021b      	lsls	r3, r3, #8
 800bdc4:	687a      	ldr	r2, [r7, #4]
 800bdc6:	3202      	adds	r2, #2
 800bdc8:	7812      	ldrb	r2, [r2, #0]
 800bdca:	4313      	orrs	r3, r2
 800bdcc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	021b      	lsls	r3, r3, #8
 800bdd2:	687a      	ldr	r2, [r7, #4]
 800bdd4:	3201      	adds	r2, #1
 800bdd6:	7812      	ldrb	r2, [r2, #0]
 800bdd8:	4313      	orrs	r3, r2
 800bdda:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	021b      	lsls	r3, r3, #8
 800bde0:	687a      	ldr	r2, [r7, #4]
 800bde2:	7812      	ldrb	r2, [r2, #0]
 800bde4:	4313      	orrs	r3, r2
 800bde6:	60fb      	str	r3, [r7, #12]
	return rv;
 800bde8:	68fb      	ldr	r3, [r7, #12]
}
 800bdea:	4618      	mov	r0, r3
 800bdec:	3714      	adds	r7, #20
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf4:	4770      	bx	lr

0800bdf6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bdf6:	b480      	push	{r7}
 800bdf8:	b083      	sub	sp, #12
 800bdfa:	af00      	add	r7, sp, #0
 800bdfc:	6078      	str	r0, [r7, #4]
 800bdfe:	460b      	mov	r3, r1
 800be00:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	1c5a      	adds	r2, r3, #1
 800be06:	607a      	str	r2, [r7, #4]
 800be08:	887a      	ldrh	r2, [r7, #2]
 800be0a:	b2d2      	uxtb	r2, r2
 800be0c:	701a      	strb	r2, [r3, #0]
 800be0e:	887b      	ldrh	r3, [r7, #2]
 800be10:	0a1b      	lsrs	r3, r3, #8
 800be12:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	1c5a      	adds	r2, r3, #1
 800be18:	607a      	str	r2, [r7, #4]
 800be1a:	887a      	ldrh	r2, [r7, #2]
 800be1c:	b2d2      	uxtb	r2, r2
 800be1e:	701a      	strb	r2, [r3, #0]
}
 800be20:	bf00      	nop
 800be22:	370c      	adds	r7, #12
 800be24:	46bd      	mov	sp, r7
 800be26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2a:	4770      	bx	lr

0800be2c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800be2c:	b480      	push	{r7}
 800be2e:	b083      	sub	sp, #12
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
 800be34:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	1c5a      	adds	r2, r3, #1
 800be3a:	607a      	str	r2, [r7, #4]
 800be3c:	683a      	ldr	r2, [r7, #0]
 800be3e:	b2d2      	uxtb	r2, r2
 800be40:	701a      	strb	r2, [r3, #0]
 800be42:	683b      	ldr	r3, [r7, #0]
 800be44:	0a1b      	lsrs	r3, r3, #8
 800be46:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	1c5a      	adds	r2, r3, #1
 800be4c:	607a      	str	r2, [r7, #4]
 800be4e:	683a      	ldr	r2, [r7, #0]
 800be50:	b2d2      	uxtb	r2, r2
 800be52:	701a      	strb	r2, [r3, #0]
 800be54:	683b      	ldr	r3, [r7, #0]
 800be56:	0a1b      	lsrs	r3, r3, #8
 800be58:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	1c5a      	adds	r2, r3, #1
 800be5e:	607a      	str	r2, [r7, #4]
 800be60:	683a      	ldr	r2, [r7, #0]
 800be62:	b2d2      	uxtb	r2, r2
 800be64:	701a      	strb	r2, [r3, #0]
 800be66:	683b      	ldr	r3, [r7, #0]
 800be68:	0a1b      	lsrs	r3, r3, #8
 800be6a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	1c5a      	adds	r2, r3, #1
 800be70:	607a      	str	r2, [r7, #4]
 800be72:	683a      	ldr	r2, [r7, #0]
 800be74:	b2d2      	uxtb	r2, r2
 800be76:	701a      	strb	r2, [r3, #0]
}
 800be78:	bf00      	nop
 800be7a:	370c      	adds	r7, #12
 800be7c:	46bd      	mov	sp, r7
 800be7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be82:	4770      	bx	lr

0800be84 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800be84:	b480      	push	{r7}
 800be86:	b087      	sub	sp, #28
 800be88:	af00      	add	r7, sp, #0
 800be8a:	60f8      	str	r0, [r7, #12]
 800be8c:	60b9      	str	r1, [r7, #8]
 800be8e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800be94:	68bb      	ldr	r3, [r7, #8]
 800be96:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d00d      	beq.n	800beba <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800be9e:	693a      	ldr	r2, [r7, #16]
 800bea0:	1c53      	adds	r3, r2, #1
 800bea2:	613b      	str	r3, [r7, #16]
 800bea4:	697b      	ldr	r3, [r7, #20]
 800bea6:	1c59      	adds	r1, r3, #1
 800bea8:	6179      	str	r1, [r7, #20]
 800beaa:	7812      	ldrb	r2, [r2, #0]
 800beac:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	3b01      	subs	r3, #1
 800beb2:	607b      	str	r3, [r7, #4]
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d1f1      	bne.n	800be9e <mem_cpy+0x1a>
	}
}
 800beba:	bf00      	nop
 800bebc:	371c      	adds	r7, #28
 800bebe:	46bd      	mov	sp, r7
 800bec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec4:	4770      	bx	lr

0800bec6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bec6:	b480      	push	{r7}
 800bec8:	b087      	sub	sp, #28
 800beca:	af00      	add	r7, sp, #0
 800becc:	60f8      	str	r0, [r7, #12]
 800bece:	60b9      	str	r1, [r7, #8]
 800bed0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bed6:	697b      	ldr	r3, [r7, #20]
 800bed8:	1c5a      	adds	r2, r3, #1
 800beda:	617a      	str	r2, [r7, #20]
 800bedc:	68ba      	ldr	r2, [r7, #8]
 800bede:	b2d2      	uxtb	r2, r2
 800bee0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	3b01      	subs	r3, #1
 800bee6:	607b      	str	r3, [r7, #4]
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d1f3      	bne.n	800bed6 <mem_set+0x10>
}
 800beee:	bf00      	nop
 800bef0:	bf00      	nop
 800bef2:	371c      	adds	r7, #28
 800bef4:	46bd      	mov	sp, r7
 800bef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befa:	4770      	bx	lr

0800befc <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800befc:	b480      	push	{r7}
 800befe:	b089      	sub	sp, #36	; 0x24
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	60f8      	str	r0, [r7, #12]
 800bf04:	60b9      	str	r1, [r7, #8]
 800bf06:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	61fb      	str	r3, [r7, #28]
 800bf0c:	68bb      	ldr	r3, [r7, #8]
 800bf0e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800bf10:	2300      	movs	r3, #0
 800bf12:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800bf14:	69fb      	ldr	r3, [r7, #28]
 800bf16:	1c5a      	adds	r2, r3, #1
 800bf18:	61fa      	str	r2, [r7, #28]
 800bf1a:	781b      	ldrb	r3, [r3, #0]
 800bf1c:	4619      	mov	r1, r3
 800bf1e:	69bb      	ldr	r3, [r7, #24]
 800bf20:	1c5a      	adds	r2, r3, #1
 800bf22:	61ba      	str	r2, [r7, #24]
 800bf24:	781b      	ldrb	r3, [r3, #0]
 800bf26:	1acb      	subs	r3, r1, r3
 800bf28:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	3b01      	subs	r3, #1
 800bf2e:	607b      	str	r3, [r7, #4]
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d002      	beq.n	800bf3c <mem_cmp+0x40>
 800bf36:	697b      	ldr	r3, [r7, #20]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d0eb      	beq.n	800bf14 <mem_cmp+0x18>

	return r;
 800bf3c:	697b      	ldr	r3, [r7, #20]
}
 800bf3e:	4618      	mov	r0, r3
 800bf40:	3724      	adds	r7, #36	; 0x24
 800bf42:	46bd      	mov	sp, r7
 800bf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf48:	4770      	bx	lr

0800bf4a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800bf4a:	b480      	push	{r7}
 800bf4c:	b083      	sub	sp, #12
 800bf4e:	af00      	add	r7, sp, #0
 800bf50:	6078      	str	r0, [r7, #4]
 800bf52:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800bf54:	e002      	b.n	800bf5c <chk_chr+0x12>
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	3301      	adds	r3, #1
 800bf5a:	607b      	str	r3, [r7, #4]
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	781b      	ldrb	r3, [r3, #0]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d005      	beq.n	800bf70 <chk_chr+0x26>
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	781b      	ldrb	r3, [r3, #0]
 800bf68:	461a      	mov	r2, r3
 800bf6a:	683b      	ldr	r3, [r7, #0]
 800bf6c:	4293      	cmp	r3, r2
 800bf6e:	d1f2      	bne.n	800bf56 <chk_chr+0xc>
	return *str;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	781b      	ldrb	r3, [r3, #0]
}
 800bf74:	4618      	mov	r0, r3
 800bf76:	370c      	adds	r7, #12
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7e:	4770      	bx	lr

0800bf80 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bf80:	b480      	push	{r7}
 800bf82:	b085      	sub	sp, #20
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	6078      	str	r0, [r7, #4]
 800bf88:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	60bb      	str	r3, [r7, #8]
 800bf8e:	68bb      	ldr	r3, [r7, #8]
 800bf90:	60fb      	str	r3, [r7, #12]
 800bf92:	e029      	b.n	800bfe8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800bf94:	4a27      	ldr	r2, [pc, #156]	; (800c034 <chk_lock+0xb4>)
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	011b      	lsls	r3, r3, #4
 800bf9a:	4413      	add	r3, r2
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d01d      	beq.n	800bfde <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bfa2:	4a24      	ldr	r2, [pc, #144]	; (800c034 <chk_lock+0xb4>)
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	011b      	lsls	r3, r3, #4
 800bfa8:	4413      	add	r3, r2
 800bfaa:	681a      	ldr	r2, [r3, #0]
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	429a      	cmp	r2, r3
 800bfb2:	d116      	bne.n	800bfe2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800bfb4:	4a1f      	ldr	r2, [pc, #124]	; (800c034 <chk_lock+0xb4>)
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	011b      	lsls	r3, r3, #4
 800bfba:	4413      	add	r3, r2
 800bfbc:	3304      	adds	r3, #4
 800bfbe:	681a      	ldr	r2, [r3, #0]
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bfc4:	429a      	cmp	r2, r3
 800bfc6:	d10c      	bne.n	800bfe2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bfc8:	4a1a      	ldr	r2, [pc, #104]	; (800c034 <chk_lock+0xb4>)
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	011b      	lsls	r3, r3, #4
 800bfce:	4413      	add	r3, r2
 800bfd0:	3308      	adds	r3, #8
 800bfd2:	681a      	ldr	r2, [r3, #0]
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800bfd8:	429a      	cmp	r2, r3
 800bfda:	d102      	bne.n	800bfe2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bfdc:	e007      	b.n	800bfee <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800bfde:	2301      	movs	r3, #1
 800bfe0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	3301      	adds	r3, #1
 800bfe6:	60fb      	str	r3, [r7, #12]
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	2b01      	cmp	r3, #1
 800bfec:	d9d2      	bls.n	800bf94 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	2b02      	cmp	r3, #2
 800bff2:	d109      	bne.n	800c008 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800bff4:	68bb      	ldr	r3, [r7, #8]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d102      	bne.n	800c000 <chk_lock+0x80>
 800bffa:	683b      	ldr	r3, [r7, #0]
 800bffc:	2b02      	cmp	r3, #2
 800bffe:	d101      	bne.n	800c004 <chk_lock+0x84>
 800c000:	2300      	movs	r3, #0
 800c002:	e010      	b.n	800c026 <chk_lock+0xa6>
 800c004:	2312      	movs	r3, #18
 800c006:	e00e      	b.n	800c026 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d108      	bne.n	800c020 <chk_lock+0xa0>
 800c00e:	4a09      	ldr	r2, [pc, #36]	; (800c034 <chk_lock+0xb4>)
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	011b      	lsls	r3, r3, #4
 800c014:	4413      	add	r3, r2
 800c016:	330c      	adds	r3, #12
 800c018:	881b      	ldrh	r3, [r3, #0]
 800c01a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c01e:	d101      	bne.n	800c024 <chk_lock+0xa4>
 800c020:	2310      	movs	r3, #16
 800c022:	e000      	b.n	800c026 <chk_lock+0xa6>
 800c024:	2300      	movs	r3, #0
}
 800c026:	4618      	mov	r0, r3
 800c028:	3714      	adds	r7, #20
 800c02a:	46bd      	mov	sp, r7
 800c02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c030:	4770      	bx	lr
 800c032:	bf00      	nop
 800c034:	20000630 	.word	0x20000630

0800c038 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c038:	b480      	push	{r7}
 800c03a:	b083      	sub	sp, #12
 800c03c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c03e:	2300      	movs	r3, #0
 800c040:	607b      	str	r3, [r7, #4]
 800c042:	e002      	b.n	800c04a <enq_lock+0x12>
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	3301      	adds	r3, #1
 800c048:	607b      	str	r3, [r7, #4]
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	2b01      	cmp	r3, #1
 800c04e:	d806      	bhi.n	800c05e <enq_lock+0x26>
 800c050:	4a09      	ldr	r2, [pc, #36]	; (800c078 <enq_lock+0x40>)
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	011b      	lsls	r3, r3, #4
 800c056:	4413      	add	r3, r2
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d1f2      	bne.n	800c044 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	2b02      	cmp	r3, #2
 800c062:	bf14      	ite	ne
 800c064:	2301      	movne	r3, #1
 800c066:	2300      	moveq	r3, #0
 800c068:	b2db      	uxtb	r3, r3
}
 800c06a:	4618      	mov	r0, r3
 800c06c:	370c      	adds	r7, #12
 800c06e:	46bd      	mov	sp, r7
 800c070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c074:	4770      	bx	lr
 800c076:	bf00      	nop
 800c078:	20000630 	.word	0x20000630

0800c07c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c07c:	b480      	push	{r7}
 800c07e:	b085      	sub	sp, #20
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
 800c084:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c086:	2300      	movs	r3, #0
 800c088:	60fb      	str	r3, [r7, #12]
 800c08a:	e01f      	b.n	800c0cc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c08c:	4a41      	ldr	r2, [pc, #260]	; (800c194 <inc_lock+0x118>)
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	011b      	lsls	r3, r3, #4
 800c092:	4413      	add	r3, r2
 800c094:	681a      	ldr	r2, [r3, #0]
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	429a      	cmp	r2, r3
 800c09c:	d113      	bne.n	800c0c6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c09e:	4a3d      	ldr	r2, [pc, #244]	; (800c194 <inc_lock+0x118>)
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	011b      	lsls	r3, r3, #4
 800c0a4:	4413      	add	r3, r2
 800c0a6:	3304      	adds	r3, #4
 800c0a8:	681a      	ldr	r2, [r3, #0]
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c0ae:	429a      	cmp	r2, r3
 800c0b0:	d109      	bne.n	800c0c6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c0b2:	4a38      	ldr	r2, [pc, #224]	; (800c194 <inc_lock+0x118>)
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	011b      	lsls	r3, r3, #4
 800c0b8:	4413      	add	r3, r2
 800c0ba:	3308      	adds	r3, #8
 800c0bc:	681a      	ldr	r2, [r3, #0]
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c0c2:	429a      	cmp	r2, r3
 800c0c4:	d006      	beq.n	800c0d4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	3301      	adds	r3, #1
 800c0ca:	60fb      	str	r3, [r7, #12]
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	2b01      	cmp	r3, #1
 800c0d0:	d9dc      	bls.n	800c08c <inc_lock+0x10>
 800c0d2:	e000      	b.n	800c0d6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c0d4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	2b02      	cmp	r3, #2
 800c0da:	d132      	bne.n	800c142 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c0dc:	2300      	movs	r3, #0
 800c0de:	60fb      	str	r3, [r7, #12]
 800c0e0:	e002      	b.n	800c0e8 <inc_lock+0x6c>
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	3301      	adds	r3, #1
 800c0e6:	60fb      	str	r3, [r7, #12]
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	2b01      	cmp	r3, #1
 800c0ec:	d806      	bhi.n	800c0fc <inc_lock+0x80>
 800c0ee:	4a29      	ldr	r2, [pc, #164]	; (800c194 <inc_lock+0x118>)
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	011b      	lsls	r3, r3, #4
 800c0f4:	4413      	add	r3, r2
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d1f2      	bne.n	800c0e2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	2b02      	cmp	r3, #2
 800c100:	d101      	bne.n	800c106 <inc_lock+0x8a>
 800c102:	2300      	movs	r3, #0
 800c104:	e040      	b.n	800c188 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	681a      	ldr	r2, [r3, #0]
 800c10a:	4922      	ldr	r1, [pc, #136]	; (800c194 <inc_lock+0x118>)
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	011b      	lsls	r3, r3, #4
 800c110:	440b      	add	r3, r1
 800c112:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	689a      	ldr	r2, [r3, #8]
 800c118:	491e      	ldr	r1, [pc, #120]	; (800c194 <inc_lock+0x118>)
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	011b      	lsls	r3, r3, #4
 800c11e:	440b      	add	r3, r1
 800c120:	3304      	adds	r3, #4
 800c122:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	695a      	ldr	r2, [r3, #20]
 800c128:	491a      	ldr	r1, [pc, #104]	; (800c194 <inc_lock+0x118>)
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	011b      	lsls	r3, r3, #4
 800c12e:	440b      	add	r3, r1
 800c130:	3308      	adds	r3, #8
 800c132:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800c134:	4a17      	ldr	r2, [pc, #92]	; (800c194 <inc_lock+0x118>)
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	011b      	lsls	r3, r3, #4
 800c13a:	4413      	add	r3, r2
 800c13c:	330c      	adds	r3, #12
 800c13e:	2200      	movs	r2, #0
 800c140:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c142:	683b      	ldr	r3, [r7, #0]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d009      	beq.n	800c15c <inc_lock+0xe0>
 800c148:	4a12      	ldr	r2, [pc, #72]	; (800c194 <inc_lock+0x118>)
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	011b      	lsls	r3, r3, #4
 800c14e:	4413      	add	r3, r2
 800c150:	330c      	adds	r3, #12
 800c152:	881b      	ldrh	r3, [r3, #0]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d001      	beq.n	800c15c <inc_lock+0xe0>
 800c158:	2300      	movs	r3, #0
 800c15a:	e015      	b.n	800c188 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c15c:	683b      	ldr	r3, [r7, #0]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d108      	bne.n	800c174 <inc_lock+0xf8>
 800c162:	4a0c      	ldr	r2, [pc, #48]	; (800c194 <inc_lock+0x118>)
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	011b      	lsls	r3, r3, #4
 800c168:	4413      	add	r3, r2
 800c16a:	330c      	adds	r3, #12
 800c16c:	881b      	ldrh	r3, [r3, #0]
 800c16e:	3301      	adds	r3, #1
 800c170:	b29a      	uxth	r2, r3
 800c172:	e001      	b.n	800c178 <inc_lock+0xfc>
 800c174:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c178:	4906      	ldr	r1, [pc, #24]	; (800c194 <inc_lock+0x118>)
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	011b      	lsls	r3, r3, #4
 800c17e:	440b      	add	r3, r1
 800c180:	330c      	adds	r3, #12
 800c182:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	3301      	adds	r3, #1
}
 800c188:	4618      	mov	r0, r3
 800c18a:	3714      	adds	r7, #20
 800c18c:	46bd      	mov	sp, r7
 800c18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c192:	4770      	bx	lr
 800c194:	20000630 	.word	0x20000630

0800c198 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800c198:	b480      	push	{r7}
 800c19a:	b085      	sub	sp, #20
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	3b01      	subs	r3, #1
 800c1a4:	607b      	str	r3, [r7, #4]
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	2b01      	cmp	r3, #1
 800c1aa:	d825      	bhi.n	800c1f8 <dec_lock+0x60>
		n = Files[i].ctr;
 800c1ac:	4a17      	ldr	r2, [pc, #92]	; (800c20c <dec_lock+0x74>)
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	011b      	lsls	r3, r3, #4
 800c1b2:	4413      	add	r3, r2
 800c1b4:	330c      	adds	r3, #12
 800c1b6:	881b      	ldrh	r3, [r3, #0]
 800c1b8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800c1ba:	89fb      	ldrh	r3, [r7, #14]
 800c1bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1c0:	d101      	bne.n	800c1c6 <dec_lock+0x2e>
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800c1c6:	89fb      	ldrh	r3, [r7, #14]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d002      	beq.n	800c1d2 <dec_lock+0x3a>
 800c1cc:	89fb      	ldrh	r3, [r7, #14]
 800c1ce:	3b01      	subs	r3, #1
 800c1d0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800c1d2:	4a0e      	ldr	r2, [pc, #56]	; (800c20c <dec_lock+0x74>)
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	011b      	lsls	r3, r3, #4
 800c1d8:	4413      	add	r3, r2
 800c1da:	330c      	adds	r3, #12
 800c1dc:	89fa      	ldrh	r2, [r7, #14]
 800c1de:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800c1e0:	89fb      	ldrh	r3, [r7, #14]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d105      	bne.n	800c1f2 <dec_lock+0x5a>
 800c1e6:	4a09      	ldr	r2, [pc, #36]	; (800c20c <dec_lock+0x74>)
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	011b      	lsls	r3, r3, #4
 800c1ec:	4413      	add	r3, r2
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	737b      	strb	r3, [r7, #13]
 800c1f6:	e001      	b.n	800c1fc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800c1f8:	2302      	movs	r3, #2
 800c1fa:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800c1fc:	7b7b      	ldrb	r3, [r7, #13]
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	3714      	adds	r7, #20
 800c202:	46bd      	mov	sp, r7
 800c204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c208:	4770      	bx	lr
 800c20a:	bf00      	nop
 800c20c:	20000630 	.word	0x20000630

0800c210 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800c210:	b480      	push	{r7}
 800c212:	b085      	sub	sp, #20
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800c218:	2300      	movs	r3, #0
 800c21a:	60fb      	str	r3, [r7, #12]
 800c21c:	e010      	b.n	800c240 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c21e:	4a0d      	ldr	r2, [pc, #52]	; (800c254 <clear_lock+0x44>)
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	011b      	lsls	r3, r3, #4
 800c224:	4413      	add	r3, r2
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	687a      	ldr	r2, [r7, #4]
 800c22a:	429a      	cmp	r2, r3
 800c22c:	d105      	bne.n	800c23a <clear_lock+0x2a>
 800c22e:	4a09      	ldr	r2, [pc, #36]	; (800c254 <clear_lock+0x44>)
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	011b      	lsls	r3, r3, #4
 800c234:	4413      	add	r3, r2
 800c236:	2200      	movs	r2, #0
 800c238:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	3301      	adds	r3, #1
 800c23e:	60fb      	str	r3, [r7, #12]
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	2b01      	cmp	r3, #1
 800c244:	d9eb      	bls.n	800c21e <clear_lock+0xe>
	}
}
 800c246:	bf00      	nop
 800c248:	bf00      	nop
 800c24a:	3714      	adds	r7, #20
 800c24c:	46bd      	mov	sp, r7
 800c24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c252:	4770      	bx	lr
 800c254:	20000630 	.word	0x20000630

0800c258 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800c258:	b580      	push	{r7, lr}
 800c25a:	b086      	sub	sp, #24
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800c260:	2300      	movs	r3, #0
 800c262:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	78db      	ldrb	r3, [r3, #3]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d034      	beq.n	800c2d6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c270:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	7858      	ldrb	r0, [r3, #1]
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c27c:	2301      	movs	r3, #1
 800c27e:	697a      	ldr	r2, [r7, #20]
 800c280:	f7ff fd40 	bl	800bd04 <disk_write>
 800c284:	4603      	mov	r3, r0
 800c286:	2b00      	cmp	r3, #0
 800c288:	d002      	beq.n	800c290 <sync_window+0x38>
			res = FR_DISK_ERR;
 800c28a:	2301      	movs	r3, #1
 800c28c:	73fb      	strb	r3, [r7, #15]
 800c28e:	e022      	b.n	800c2d6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	2200      	movs	r2, #0
 800c294:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	6a1b      	ldr	r3, [r3, #32]
 800c29a:	697a      	ldr	r2, [r7, #20]
 800c29c:	1ad2      	subs	r2, r2, r3
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	699b      	ldr	r3, [r3, #24]
 800c2a2:	429a      	cmp	r2, r3
 800c2a4:	d217      	bcs.n	800c2d6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	789b      	ldrb	r3, [r3, #2]
 800c2aa:	613b      	str	r3, [r7, #16]
 800c2ac:	e010      	b.n	800c2d0 <sync_window+0x78>
					wsect += fs->fsize;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	699b      	ldr	r3, [r3, #24]
 800c2b2:	697a      	ldr	r2, [r7, #20]
 800c2b4:	4413      	add	r3, r2
 800c2b6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	7858      	ldrb	r0, [r3, #1]
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	697a      	ldr	r2, [r7, #20]
 800c2c6:	f7ff fd1d 	bl	800bd04 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c2ca:	693b      	ldr	r3, [r7, #16]
 800c2cc:	3b01      	subs	r3, #1
 800c2ce:	613b      	str	r3, [r7, #16]
 800c2d0:	693b      	ldr	r3, [r7, #16]
 800c2d2:	2b01      	cmp	r3, #1
 800c2d4:	d8eb      	bhi.n	800c2ae <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c2d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2d8:	4618      	mov	r0, r3
 800c2da:	3718      	adds	r7, #24
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	bd80      	pop	{r7, pc}

0800c2e0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c2e0:	b580      	push	{r7, lr}
 800c2e2:	b084      	sub	sp, #16
 800c2e4:	af00      	add	r7, sp, #0
 800c2e6:	6078      	str	r0, [r7, #4]
 800c2e8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2f2:	683a      	ldr	r2, [r7, #0]
 800c2f4:	429a      	cmp	r2, r3
 800c2f6:	d01b      	beq.n	800c330 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c2f8:	6878      	ldr	r0, [r7, #4]
 800c2fa:	f7ff ffad 	bl	800c258 <sync_window>
 800c2fe:	4603      	mov	r3, r0
 800c300:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c302:	7bfb      	ldrb	r3, [r7, #15]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d113      	bne.n	800c330 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	7858      	ldrb	r0, [r3, #1]
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c312:	2301      	movs	r3, #1
 800c314:	683a      	ldr	r2, [r7, #0]
 800c316:	f7ff fcd5 	bl	800bcc4 <disk_read>
 800c31a:	4603      	mov	r3, r0
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d004      	beq.n	800c32a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c320:	f04f 33ff 	mov.w	r3, #4294967295
 800c324:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c326:	2301      	movs	r3, #1
 800c328:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	683a      	ldr	r2, [r7, #0]
 800c32e:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800c330:	7bfb      	ldrb	r3, [r7, #15]
}
 800c332:	4618      	mov	r0, r3
 800c334:	3710      	adds	r7, #16
 800c336:	46bd      	mov	sp, r7
 800c338:	bd80      	pop	{r7, pc}
	...

0800c33c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b084      	sub	sp, #16
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c344:	6878      	ldr	r0, [r7, #4]
 800c346:	f7ff ff87 	bl	800c258 <sync_window>
 800c34a:	4603      	mov	r3, r0
 800c34c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c34e:	7bfb      	ldrb	r3, [r7, #15]
 800c350:	2b00      	cmp	r3, #0
 800c352:	d158      	bne.n	800c406 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	781b      	ldrb	r3, [r3, #0]
 800c358:	2b03      	cmp	r3, #3
 800c35a:	d148      	bne.n	800c3ee <sync_fs+0xb2>
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	791b      	ldrb	r3, [r3, #4]
 800c360:	2b01      	cmp	r3, #1
 800c362:	d144      	bne.n	800c3ee <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	3330      	adds	r3, #48	; 0x30
 800c368:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c36c:	2100      	movs	r1, #0
 800c36e:	4618      	mov	r0, r3
 800c370:	f7ff fda9 	bl	800bec6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	3330      	adds	r3, #48	; 0x30
 800c378:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c37c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800c380:	4618      	mov	r0, r3
 800c382:	f7ff fd38 	bl	800bdf6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	3330      	adds	r3, #48	; 0x30
 800c38a:	4921      	ldr	r1, [pc, #132]	; (800c410 <sync_fs+0xd4>)
 800c38c:	4618      	mov	r0, r3
 800c38e:	f7ff fd4d 	bl	800be2c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	3330      	adds	r3, #48	; 0x30
 800c396:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c39a:	491e      	ldr	r1, [pc, #120]	; (800c414 <sync_fs+0xd8>)
 800c39c:	4618      	mov	r0, r3
 800c39e:	f7ff fd45 	bl	800be2c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	3330      	adds	r3, #48	; 0x30
 800c3a6:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	691b      	ldr	r3, [r3, #16]
 800c3ae:	4619      	mov	r1, r3
 800c3b0:	4610      	mov	r0, r2
 800c3b2:	f7ff fd3b 	bl	800be2c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	3330      	adds	r3, #48	; 0x30
 800c3ba:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	68db      	ldr	r3, [r3, #12]
 800c3c2:	4619      	mov	r1, r3
 800c3c4:	4610      	mov	r0, r2
 800c3c6:	f7ff fd31 	bl	800be2c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	69db      	ldr	r3, [r3, #28]
 800c3ce:	1c5a      	adds	r2, r3, #1
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	7858      	ldrb	r0, [r3, #1]
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3e2:	2301      	movs	r3, #1
 800c3e4:	f7ff fc8e 	bl	800bd04 <disk_write>
			fs->fsi_flag = 0;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	785b      	ldrb	r3, [r3, #1]
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	2100      	movs	r1, #0
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	f7ff fca4 	bl	800bd44 <disk_ioctl>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d001      	beq.n	800c406 <sync_fs+0xca>
 800c402:	2301      	movs	r3, #1
 800c404:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c406:	7bfb      	ldrb	r3, [r7, #15]
}
 800c408:	4618      	mov	r0, r3
 800c40a:	3710      	adds	r7, #16
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bd80      	pop	{r7, pc}
 800c410:	41615252 	.word	0x41615252
 800c414:	61417272 	.word	0x61417272

0800c418 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c418:	b480      	push	{r7}
 800c41a:	b083      	sub	sp, #12
 800c41c:	af00      	add	r7, sp, #0
 800c41e:	6078      	str	r0, [r7, #4]
 800c420:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	3b02      	subs	r3, #2
 800c426:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	695b      	ldr	r3, [r3, #20]
 800c42c:	3b02      	subs	r3, #2
 800c42e:	683a      	ldr	r2, [r7, #0]
 800c430:	429a      	cmp	r2, r3
 800c432:	d301      	bcc.n	800c438 <clust2sect+0x20>
 800c434:	2300      	movs	r3, #0
 800c436:	e008      	b.n	800c44a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	895b      	ldrh	r3, [r3, #10]
 800c43c:	461a      	mov	r2, r3
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	fb03 f202 	mul.w	r2, r3, r2
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c448:	4413      	add	r3, r2
}
 800c44a:	4618      	mov	r0, r3
 800c44c:	370c      	adds	r7, #12
 800c44e:	46bd      	mov	sp, r7
 800c450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c454:	4770      	bx	lr

0800c456 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c456:	b580      	push	{r7, lr}
 800c458:	b086      	sub	sp, #24
 800c45a:	af00      	add	r7, sp, #0
 800c45c:	6078      	str	r0, [r7, #4]
 800c45e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c466:	683b      	ldr	r3, [r7, #0]
 800c468:	2b01      	cmp	r3, #1
 800c46a:	d904      	bls.n	800c476 <get_fat+0x20>
 800c46c:	693b      	ldr	r3, [r7, #16]
 800c46e:	695b      	ldr	r3, [r3, #20]
 800c470:	683a      	ldr	r2, [r7, #0]
 800c472:	429a      	cmp	r2, r3
 800c474:	d302      	bcc.n	800c47c <get_fat+0x26>
		val = 1;	/* Internal error */
 800c476:	2301      	movs	r3, #1
 800c478:	617b      	str	r3, [r7, #20]
 800c47a:	e08f      	b.n	800c59c <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c47c:	f04f 33ff 	mov.w	r3, #4294967295
 800c480:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c482:	693b      	ldr	r3, [r7, #16]
 800c484:	781b      	ldrb	r3, [r3, #0]
 800c486:	2b03      	cmp	r3, #3
 800c488:	d062      	beq.n	800c550 <get_fat+0xfa>
 800c48a:	2b03      	cmp	r3, #3
 800c48c:	dc7c      	bgt.n	800c588 <get_fat+0x132>
 800c48e:	2b01      	cmp	r3, #1
 800c490:	d002      	beq.n	800c498 <get_fat+0x42>
 800c492:	2b02      	cmp	r3, #2
 800c494:	d042      	beq.n	800c51c <get_fat+0xc6>
 800c496:	e077      	b.n	800c588 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c498:	683b      	ldr	r3, [r7, #0]
 800c49a:	60fb      	str	r3, [r7, #12]
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	085b      	lsrs	r3, r3, #1
 800c4a0:	68fa      	ldr	r2, [r7, #12]
 800c4a2:	4413      	add	r3, r2
 800c4a4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c4a6:	693b      	ldr	r3, [r7, #16]
 800c4a8:	6a1a      	ldr	r2, [r3, #32]
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	0a5b      	lsrs	r3, r3, #9
 800c4ae:	4413      	add	r3, r2
 800c4b0:	4619      	mov	r1, r3
 800c4b2:	6938      	ldr	r0, [r7, #16]
 800c4b4:	f7ff ff14 	bl	800c2e0 <move_window>
 800c4b8:	4603      	mov	r3, r0
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d167      	bne.n	800c58e <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	1c5a      	adds	r2, r3, #1
 800c4c2:	60fa      	str	r2, [r7, #12]
 800c4c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4c8:	693a      	ldr	r2, [r7, #16]
 800c4ca:	4413      	add	r3, r2
 800c4cc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c4d0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c4d2:	693b      	ldr	r3, [r7, #16]
 800c4d4:	6a1a      	ldr	r2, [r3, #32]
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	0a5b      	lsrs	r3, r3, #9
 800c4da:	4413      	add	r3, r2
 800c4dc:	4619      	mov	r1, r3
 800c4de:	6938      	ldr	r0, [r7, #16]
 800c4e0:	f7ff fefe 	bl	800c2e0 <move_window>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d153      	bne.n	800c592 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4f0:	693a      	ldr	r2, [r7, #16]
 800c4f2:	4413      	add	r3, r2
 800c4f4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c4f8:	021b      	lsls	r3, r3, #8
 800c4fa:	461a      	mov	r2, r3
 800c4fc:	68bb      	ldr	r3, [r7, #8]
 800c4fe:	4313      	orrs	r3, r2
 800c500:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c502:	683b      	ldr	r3, [r7, #0]
 800c504:	f003 0301 	and.w	r3, r3, #1
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d002      	beq.n	800c512 <get_fat+0xbc>
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	091b      	lsrs	r3, r3, #4
 800c510:	e002      	b.n	800c518 <get_fat+0xc2>
 800c512:	68bb      	ldr	r3, [r7, #8]
 800c514:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c518:	617b      	str	r3, [r7, #20]
			break;
 800c51a:	e03f      	b.n	800c59c <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c51c:	693b      	ldr	r3, [r7, #16]
 800c51e:	6a1a      	ldr	r2, [r3, #32]
 800c520:	683b      	ldr	r3, [r7, #0]
 800c522:	0a1b      	lsrs	r3, r3, #8
 800c524:	4413      	add	r3, r2
 800c526:	4619      	mov	r1, r3
 800c528:	6938      	ldr	r0, [r7, #16]
 800c52a:	f7ff fed9 	bl	800c2e0 <move_window>
 800c52e:	4603      	mov	r3, r0
 800c530:	2b00      	cmp	r3, #0
 800c532:	d130      	bne.n	800c596 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c534:	693b      	ldr	r3, [r7, #16]
 800c536:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c53a:	683b      	ldr	r3, [r7, #0]
 800c53c:	005b      	lsls	r3, r3, #1
 800c53e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800c542:	4413      	add	r3, r2
 800c544:	4618      	mov	r0, r3
 800c546:	f7ff fc1b 	bl	800bd80 <ld_word>
 800c54a:	4603      	mov	r3, r0
 800c54c:	617b      	str	r3, [r7, #20]
			break;
 800c54e:	e025      	b.n	800c59c <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c550:	693b      	ldr	r3, [r7, #16]
 800c552:	6a1a      	ldr	r2, [r3, #32]
 800c554:	683b      	ldr	r3, [r7, #0]
 800c556:	09db      	lsrs	r3, r3, #7
 800c558:	4413      	add	r3, r2
 800c55a:	4619      	mov	r1, r3
 800c55c:	6938      	ldr	r0, [r7, #16]
 800c55e:	f7ff febf 	bl	800c2e0 <move_window>
 800c562:	4603      	mov	r3, r0
 800c564:	2b00      	cmp	r3, #0
 800c566:	d118      	bne.n	800c59a <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c568:	693b      	ldr	r3, [r7, #16]
 800c56a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c56e:	683b      	ldr	r3, [r7, #0]
 800c570:	009b      	lsls	r3, r3, #2
 800c572:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c576:	4413      	add	r3, r2
 800c578:	4618      	mov	r0, r3
 800c57a:	f7ff fc19 	bl	800bdb0 <ld_dword>
 800c57e:	4603      	mov	r3, r0
 800c580:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c584:	617b      	str	r3, [r7, #20]
			break;
 800c586:	e009      	b.n	800c59c <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c588:	2301      	movs	r3, #1
 800c58a:	617b      	str	r3, [r7, #20]
 800c58c:	e006      	b.n	800c59c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c58e:	bf00      	nop
 800c590:	e004      	b.n	800c59c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c592:	bf00      	nop
 800c594:	e002      	b.n	800c59c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c596:	bf00      	nop
 800c598:	e000      	b.n	800c59c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c59a:	bf00      	nop
		}
	}

	return val;
 800c59c:	697b      	ldr	r3, [r7, #20]
}
 800c59e:	4618      	mov	r0, r3
 800c5a0:	3718      	adds	r7, #24
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}

0800c5a6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c5a6:	b590      	push	{r4, r7, lr}
 800c5a8:	b089      	sub	sp, #36	; 0x24
 800c5aa:	af00      	add	r7, sp, #0
 800c5ac:	60f8      	str	r0, [r7, #12]
 800c5ae:	60b9      	str	r1, [r7, #8]
 800c5b0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c5b2:	2302      	movs	r3, #2
 800c5b4:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c5b6:	68bb      	ldr	r3, [r7, #8]
 800c5b8:	2b01      	cmp	r3, #1
 800c5ba:	f240 80d2 	bls.w	800c762 <put_fat+0x1bc>
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	695b      	ldr	r3, [r3, #20]
 800c5c2:	68ba      	ldr	r2, [r7, #8]
 800c5c4:	429a      	cmp	r2, r3
 800c5c6:	f080 80cc 	bcs.w	800c762 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	781b      	ldrb	r3, [r3, #0]
 800c5ce:	2b03      	cmp	r3, #3
 800c5d0:	f000 8096 	beq.w	800c700 <put_fat+0x15a>
 800c5d4:	2b03      	cmp	r3, #3
 800c5d6:	f300 80cd 	bgt.w	800c774 <put_fat+0x1ce>
 800c5da:	2b01      	cmp	r3, #1
 800c5dc:	d002      	beq.n	800c5e4 <put_fat+0x3e>
 800c5de:	2b02      	cmp	r3, #2
 800c5e0:	d06e      	beq.n	800c6c0 <put_fat+0x11a>
 800c5e2:	e0c7      	b.n	800c774 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c5e4:	68bb      	ldr	r3, [r7, #8]
 800c5e6:	61bb      	str	r3, [r7, #24]
 800c5e8:	69bb      	ldr	r3, [r7, #24]
 800c5ea:	085b      	lsrs	r3, r3, #1
 800c5ec:	69ba      	ldr	r2, [r7, #24]
 800c5ee:	4413      	add	r3, r2
 800c5f0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	6a1a      	ldr	r2, [r3, #32]
 800c5f6:	69bb      	ldr	r3, [r7, #24]
 800c5f8:	0a5b      	lsrs	r3, r3, #9
 800c5fa:	4413      	add	r3, r2
 800c5fc:	4619      	mov	r1, r3
 800c5fe:	68f8      	ldr	r0, [r7, #12]
 800c600:	f7ff fe6e 	bl	800c2e0 <move_window>
 800c604:	4603      	mov	r3, r0
 800c606:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c608:	7ffb      	ldrb	r3, [r7, #31]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	f040 80ab 	bne.w	800c766 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c616:	69bb      	ldr	r3, [r7, #24]
 800c618:	1c59      	adds	r1, r3, #1
 800c61a:	61b9      	str	r1, [r7, #24]
 800c61c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c620:	4413      	add	r3, r2
 800c622:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c624:	68bb      	ldr	r3, [r7, #8]
 800c626:	f003 0301 	and.w	r3, r3, #1
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d00d      	beq.n	800c64a <put_fat+0xa4>
 800c62e:	697b      	ldr	r3, [r7, #20]
 800c630:	781b      	ldrb	r3, [r3, #0]
 800c632:	b25b      	sxtb	r3, r3
 800c634:	f003 030f 	and.w	r3, r3, #15
 800c638:	b25a      	sxtb	r2, r3
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	b2db      	uxtb	r3, r3
 800c63e:	011b      	lsls	r3, r3, #4
 800c640:	b25b      	sxtb	r3, r3
 800c642:	4313      	orrs	r3, r2
 800c644:	b25b      	sxtb	r3, r3
 800c646:	b2db      	uxtb	r3, r3
 800c648:	e001      	b.n	800c64e <put_fat+0xa8>
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	b2db      	uxtb	r3, r3
 800c64e:	697a      	ldr	r2, [r7, #20]
 800c650:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	2201      	movs	r2, #1
 800c656:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	6a1a      	ldr	r2, [r3, #32]
 800c65c:	69bb      	ldr	r3, [r7, #24]
 800c65e:	0a5b      	lsrs	r3, r3, #9
 800c660:	4413      	add	r3, r2
 800c662:	4619      	mov	r1, r3
 800c664:	68f8      	ldr	r0, [r7, #12]
 800c666:	f7ff fe3b 	bl	800c2e0 <move_window>
 800c66a:	4603      	mov	r3, r0
 800c66c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c66e:	7ffb      	ldrb	r3, [r7, #31]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d17a      	bne.n	800c76a <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c67a:	69bb      	ldr	r3, [r7, #24]
 800c67c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c680:	4413      	add	r3, r2
 800c682:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c684:	68bb      	ldr	r3, [r7, #8]
 800c686:	f003 0301 	and.w	r3, r3, #1
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d003      	beq.n	800c696 <put_fat+0xf0>
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	091b      	lsrs	r3, r3, #4
 800c692:	b2db      	uxtb	r3, r3
 800c694:	e00e      	b.n	800c6b4 <put_fat+0x10e>
 800c696:	697b      	ldr	r3, [r7, #20]
 800c698:	781b      	ldrb	r3, [r3, #0]
 800c69a:	b25b      	sxtb	r3, r3
 800c69c:	f023 030f 	bic.w	r3, r3, #15
 800c6a0:	b25a      	sxtb	r2, r3
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	0a1b      	lsrs	r3, r3, #8
 800c6a6:	b25b      	sxtb	r3, r3
 800c6a8:	f003 030f 	and.w	r3, r3, #15
 800c6ac:	b25b      	sxtb	r3, r3
 800c6ae:	4313      	orrs	r3, r2
 800c6b0:	b25b      	sxtb	r3, r3
 800c6b2:	b2db      	uxtb	r3, r3
 800c6b4:	697a      	ldr	r2, [r7, #20]
 800c6b6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	2201      	movs	r2, #1
 800c6bc:	70da      	strb	r2, [r3, #3]
			break;
 800c6be:	e059      	b.n	800c774 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	6a1a      	ldr	r2, [r3, #32]
 800c6c4:	68bb      	ldr	r3, [r7, #8]
 800c6c6:	0a1b      	lsrs	r3, r3, #8
 800c6c8:	4413      	add	r3, r2
 800c6ca:	4619      	mov	r1, r3
 800c6cc:	68f8      	ldr	r0, [r7, #12]
 800c6ce:	f7ff fe07 	bl	800c2e0 <move_window>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c6d6:	7ffb      	ldrb	r3, [r7, #31]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d148      	bne.n	800c76e <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	005b      	lsls	r3, r3, #1
 800c6e6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800c6ea:	4413      	add	r3, r2
 800c6ec:	687a      	ldr	r2, [r7, #4]
 800c6ee:	b292      	uxth	r2, r2
 800c6f0:	4611      	mov	r1, r2
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	f7ff fb7f 	bl	800bdf6 <st_word>
			fs->wflag = 1;
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	2201      	movs	r2, #1
 800c6fc:	70da      	strb	r2, [r3, #3]
			break;
 800c6fe:	e039      	b.n	800c774 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	6a1a      	ldr	r2, [r3, #32]
 800c704:	68bb      	ldr	r3, [r7, #8]
 800c706:	09db      	lsrs	r3, r3, #7
 800c708:	4413      	add	r3, r2
 800c70a:	4619      	mov	r1, r3
 800c70c:	68f8      	ldr	r0, [r7, #12]
 800c70e:	f7ff fde7 	bl	800c2e0 <move_window>
 800c712:	4603      	mov	r3, r0
 800c714:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c716:	7ffb      	ldrb	r3, [r7, #31]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d12a      	bne.n	800c772 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c728:	68bb      	ldr	r3, [r7, #8]
 800c72a:	009b      	lsls	r3, r3, #2
 800c72c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c730:	4413      	add	r3, r2
 800c732:	4618      	mov	r0, r3
 800c734:	f7ff fb3c 	bl	800bdb0 <ld_dword>
 800c738:	4603      	mov	r3, r0
 800c73a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c73e:	4323      	orrs	r3, r4
 800c740:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c748:	68bb      	ldr	r3, [r7, #8]
 800c74a:	009b      	lsls	r3, r3, #2
 800c74c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800c750:	4413      	add	r3, r2
 800c752:	6879      	ldr	r1, [r7, #4]
 800c754:	4618      	mov	r0, r3
 800c756:	f7ff fb69 	bl	800be2c <st_dword>
			fs->wflag = 1;
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	2201      	movs	r2, #1
 800c75e:	70da      	strb	r2, [r3, #3]
			break;
 800c760:	e008      	b.n	800c774 <put_fat+0x1ce>
		}
	}
 800c762:	bf00      	nop
 800c764:	e006      	b.n	800c774 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c766:	bf00      	nop
 800c768:	e004      	b.n	800c774 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c76a:	bf00      	nop
 800c76c:	e002      	b.n	800c774 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c76e:	bf00      	nop
 800c770:	e000      	b.n	800c774 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800c772:	bf00      	nop
	return res;
 800c774:	7ffb      	ldrb	r3, [r7, #31]
}
 800c776:	4618      	mov	r0, r3
 800c778:	3724      	adds	r7, #36	; 0x24
 800c77a:	46bd      	mov	sp, r7
 800c77c:	bd90      	pop	{r4, r7, pc}

0800c77e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c77e:	b580      	push	{r7, lr}
 800c780:	b088      	sub	sp, #32
 800c782:	af00      	add	r7, sp, #0
 800c784:	60f8      	str	r0, [r7, #12]
 800c786:	60b9      	str	r1, [r7, #8]
 800c788:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c78a:	2300      	movs	r3, #0
 800c78c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c794:	68bb      	ldr	r3, [r7, #8]
 800c796:	2b01      	cmp	r3, #1
 800c798:	d904      	bls.n	800c7a4 <remove_chain+0x26>
 800c79a:	69bb      	ldr	r3, [r7, #24]
 800c79c:	695b      	ldr	r3, [r3, #20]
 800c79e:	68ba      	ldr	r2, [r7, #8]
 800c7a0:	429a      	cmp	r2, r3
 800c7a2:	d301      	bcc.n	800c7a8 <remove_chain+0x2a>
 800c7a4:	2302      	movs	r3, #2
 800c7a6:	e04b      	b.n	800c840 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d00c      	beq.n	800c7c8 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c7ae:	f04f 32ff 	mov.w	r2, #4294967295
 800c7b2:	6879      	ldr	r1, [r7, #4]
 800c7b4:	69b8      	ldr	r0, [r7, #24]
 800c7b6:	f7ff fef6 	bl	800c5a6 <put_fat>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c7be:	7ffb      	ldrb	r3, [r7, #31]
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d001      	beq.n	800c7c8 <remove_chain+0x4a>
 800c7c4:	7ffb      	ldrb	r3, [r7, #31]
 800c7c6:	e03b      	b.n	800c840 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c7c8:	68b9      	ldr	r1, [r7, #8]
 800c7ca:	68f8      	ldr	r0, [r7, #12]
 800c7cc:	f7ff fe43 	bl	800c456 <get_fat>
 800c7d0:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c7d2:	697b      	ldr	r3, [r7, #20]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d031      	beq.n	800c83c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c7d8:	697b      	ldr	r3, [r7, #20]
 800c7da:	2b01      	cmp	r3, #1
 800c7dc:	d101      	bne.n	800c7e2 <remove_chain+0x64>
 800c7de:	2302      	movs	r3, #2
 800c7e0:	e02e      	b.n	800c840 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c7e2:	697b      	ldr	r3, [r7, #20]
 800c7e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7e8:	d101      	bne.n	800c7ee <remove_chain+0x70>
 800c7ea:	2301      	movs	r3, #1
 800c7ec:	e028      	b.n	800c840 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c7ee:	2200      	movs	r2, #0
 800c7f0:	68b9      	ldr	r1, [r7, #8]
 800c7f2:	69b8      	ldr	r0, [r7, #24]
 800c7f4:	f7ff fed7 	bl	800c5a6 <put_fat>
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c7fc:	7ffb      	ldrb	r3, [r7, #31]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d001      	beq.n	800c806 <remove_chain+0x88>
 800c802:	7ffb      	ldrb	r3, [r7, #31]
 800c804:	e01c      	b.n	800c840 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c806:	69bb      	ldr	r3, [r7, #24]
 800c808:	691a      	ldr	r2, [r3, #16]
 800c80a:	69bb      	ldr	r3, [r7, #24]
 800c80c:	695b      	ldr	r3, [r3, #20]
 800c80e:	3b02      	subs	r3, #2
 800c810:	429a      	cmp	r2, r3
 800c812:	d20b      	bcs.n	800c82c <remove_chain+0xae>
			fs->free_clst++;
 800c814:	69bb      	ldr	r3, [r7, #24]
 800c816:	691b      	ldr	r3, [r3, #16]
 800c818:	1c5a      	adds	r2, r3, #1
 800c81a:	69bb      	ldr	r3, [r7, #24]
 800c81c:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800c81e:	69bb      	ldr	r3, [r7, #24]
 800c820:	791b      	ldrb	r3, [r3, #4]
 800c822:	f043 0301 	orr.w	r3, r3, #1
 800c826:	b2da      	uxtb	r2, r3
 800c828:	69bb      	ldr	r3, [r7, #24]
 800c82a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c82c:	697b      	ldr	r3, [r7, #20]
 800c82e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c830:	69bb      	ldr	r3, [r7, #24]
 800c832:	695b      	ldr	r3, [r3, #20]
 800c834:	68ba      	ldr	r2, [r7, #8]
 800c836:	429a      	cmp	r2, r3
 800c838:	d3c6      	bcc.n	800c7c8 <remove_chain+0x4a>
 800c83a:	e000      	b.n	800c83e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c83c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c83e:	2300      	movs	r3, #0
}
 800c840:	4618      	mov	r0, r3
 800c842:	3720      	adds	r7, #32
 800c844:	46bd      	mov	sp, r7
 800c846:	bd80      	pop	{r7, pc}

0800c848 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c848:	b580      	push	{r7, lr}
 800c84a:	b088      	sub	sp, #32
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	6078      	str	r0, [r7, #4]
 800c850:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c858:	683b      	ldr	r3, [r7, #0]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d10d      	bne.n	800c87a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c85e:	693b      	ldr	r3, [r7, #16]
 800c860:	68db      	ldr	r3, [r3, #12]
 800c862:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c864:	69bb      	ldr	r3, [r7, #24]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d004      	beq.n	800c874 <create_chain+0x2c>
 800c86a:	693b      	ldr	r3, [r7, #16]
 800c86c:	695b      	ldr	r3, [r3, #20]
 800c86e:	69ba      	ldr	r2, [r7, #24]
 800c870:	429a      	cmp	r2, r3
 800c872:	d31b      	bcc.n	800c8ac <create_chain+0x64>
 800c874:	2301      	movs	r3, #1
 800c876:	61bb      	str	r3, [r7, #24]
 800c878:	e018      	b.n	800c8ac <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c87a:	6839      	ldr	r1, [r7, #0]
 800c87c:	6878      	ldr	r0, [r7, #4]
 800c87e:	f7ff fdea 	bl	800c456 <get_fat>
 800c882:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	2b01      	cmp	r3, #1
 800c888:	d801      	bhi.n	800c88e <create_chain+0x46>
 800c88a:	2301      	movs	r3, #1
 800c88c:	e070      	b.n	800c970 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c894:	d101      	bne.n	800c89a <create_chain+0x52>
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	e06a      	b.n	800c970 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c89a:	693b      	ldr	r3, [r7, #16]
 800c89c:	695b      	ldr	r3, [r3, #20]
 800c89e:	68fa      	ldr	r2, [r7, #12]
 800c8a0:	429a      	cmp	r2, r3
 800c8a2:	d201      	bcs.n	800c8a8 <create_chain+0x60>
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	e063      	b.n	800c970 <create_chain+0x128>
		scl = clst;
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c8ac:	69bb      	ldr	r3, [r7, #24]
 800c8ae:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c8b0:	69fb      	ldr	r3, [r7, #28]
 800c8b2:	3301      	adds	r3, #1
 800c8b4:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c8b6:	693b      	ldr	r3, [r7, #16]
 800c8b8:	695b      	ldr	r3, [r3, #20]
 800c8ba:	69fa      	ldr	r2, [r7, #28]
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d307      	bcc.n	800c8d0 <create_chain+0x88>
				ncl = 2;
 800c8c0:	2302      	movs	r3, #2
 800c8c2:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c8c4:	69fa      	ldr	r2, [r7, #28]
 800c8c6:	69bb      	ldr	r3, [r7, #24]
 800c8c8:	429a      	cmp	r2, r3
 800c8ca:	d901      	bls.n	800c8d0 <create_chain+0x88>
 800c8cc:	2300      	movs	r3, #0
 800c8ce:	e04f      	b.n	800c970 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c8d0:	69f9      	ldr	r1, [r7, #28]
 800c8d2:	6878      	ldr	r0, [r7, #4]
 800c8d4:	f7ff fdbf 	bl	800c456 <get_fat>
 800c8d8:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d00e      	beq.n	800c8fe <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	2b01      	cmp	r3, #1
 800c8e4:	d003      	beq.n	800c8ee <create_chain+0xa6>
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8ec:	d101      	bne.n	800c8f2 <create_chain+0xaa>
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	e03e      	b.n	800c970 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c8f2:	69fa      	ldr	r2, [r7, #28]
 800c8f4:	69bb      	ldr	r3, [r7, #24]
 800c8f6:	429a      	cmp	r2, r3
 800c8f8:	d1da      	bne.n	800c8b0 <create_chain+0x68>
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	e038      	b.n	800c970 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c8fe:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c900:	f04f 32ff 	mov.w	r2, #4294967295
 800c904:	69f9      	ldr	r1, [r7, #28]
 800c906:	6938      	ldr	r0, [r7, #16]
 800c908:	f7ff fe4d 	bl	800c5a6 <put_fat>
 800c90c:	4603      	mov	r3, r0
 800c90e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c910:	7dfb      	ldrb	r3, [r7, #23]
 800c912:	2b00      	cmp	r3, #0
 800c914:	d109      	bne.n	800c92a <create_chain+0xe2>
 800c916:	683b      	ldr	r3, [r7, #0]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d006      	beq.n	800c92a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c91c:	69fa      	ldr	r2, [r7, #28]
 800c91e:	6839      	ldr	r1, [r7, #0]
 800c920:	6938      	ldr	r0, [r7, #16]
 800c922:	f7ff fe40 	bl	800c5a6 <put_fat>
 800c926:	4603      	mov	r3, r0
 800c928:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c92a:	7dfb      	ldrb	r3, [r7, #23]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d116      	bne.n	800c95e <create_chain+0x116>
		fs->last_clst = ncl;
 800c930:	693b      	ldr	r3, [r7, #16]
 800c932:	69fa      	ldr	r2, [r7, #28]
 800c934:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c936:	693b      	ldr	r3, [r7, #16]
 800c938:	691a      	ldr	r2, [r3, #16]
 800c93a:	693b      	ldr	r3, [r7, #16]
 800c93c:	695b      	ldr	r3, [r3, #20]
 800c93e:	3b02      	subs	r3, #2
 800c940:	429a      	cmp	r2, r3
 800c942:	d804      	bhi.n	800c94e <create_chain+0x106>
 800c944:	693b      	ldr	r3, [r7, #16]
 800c946:	691b      	ldr	r3, [r3, #16]
 800c948:	1e5a      	subs	r2, r3, #1
 800c94a:	693b      	ldr	r3, [r7, #16]
 800c94c:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800c94e:	693b      	ldr	r3, [r7, #16]
 800c950:	791b      	ldrb	r3, [r3, #4]
 800c952:	f043 0301 	orr.w	r3, r3, #1
 800c956:	b2da      	uxtb	r2, r3
 800c958:	693b      	ldr	r3, [r7, #16]
 800c95a:	711a      	strb	r2, [r3, #4]
 800c95c:	e007      	b.n	800c96e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c95e:	7dfb      	ldrb	r3, [r7, #23]
 800c960:	2b01      	cmp	r3, #1
 800c962:	d102      	bne.n	800c96a <create_chain+0x122>
 800c964:	f04f 33ff 	mov.w	r3, #4294967295
 800c968:	e000      	b.n	800c96c <create_chain+0x124>
 800c96a:	2301      	movs	r3, #1
 800c96c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c96e:	69fb      	ldr	r3, [r7, #28]
}
 800c970:	4618      	mov	r0, r3
 800c972:	3720      	adds	r7, #32
 800c974:	46bd      	mov	sp, r7
 800c976:	bd80      	pop	{r7, pc}

0800c978 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c978:	b480      	push	{r7}
 800c97a:	b087      	sub	sp, #28
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	6078      	str	r0, [r7, #4]
 800c980:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c98c:	3304      	adds	r3, #4
 800c98e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c990:	683b      	ldr	r3, [r7, #0]
 800c992:	0a5b      	lsrs	r3, r3, #9
 800c994:	68fa      	ldr	r2, [r7, #12]
 800c996:	8952      	ldrh	r2, [r2, #10]
 800c998:	fbb3 f3f2 	udiv	r3, r3, r2
 800c99c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c99e:	693b      	ldr	r3, [r7, #16]
 800c9a0:	1d1a      	adds	r2, r3, #4
 800c9a2:	613a      	str	r2, [r7, #16]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c9a8:	68bb      	ldr	r3, [r7, #8]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d101      	bne.n	800c9b2 <clmt_clust+0x3a>
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	e010      	b.n	800c9d4 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c9b2:	697a      	ldr	r2, [r7, #20]
 800c9b4:	68bb      	ldr	r3, [r7, #8]
 800c9b6:	429a      	cmp	r2, r3
 800c9b8:	d307      	bcc.n	800c9ca <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c9ba:	697a      	ldr	r2, [r7, #20]
 800c9bc:	68bb      	ldr	r3, [r7, #8]
 800c9be:	1ad3      	subs	r3, r2, r3
 800c9c0:	617b      	str	r3, [r7, #20]
 800c9c2:	693b      	ldr	r3, [r7, #16]
 800c9c4:	3304      	adds	r3, #4
 800c9c6:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c9c8:	e7e9      	b.n	800c99e <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c9ca:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c9cc:	693b      	ldr	r3, [r7, #16]
 800c9ce:	681a      	ldr	r2, [r3, #0]
 800c9d0:	697b      	ldr	r3, [r7, #20]
 800c9d2:	4413      	add	r3, r2
}
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	371c      	adds	r7, #28
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9de:	4770      	bx	lr

0800c9e0 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	b086      	sub	sp, #24
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]
 800c9e8:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c9f6:	d204      	bcs.n	800ca02 <dir_sdi+0x22>
 800c9f8:	683b      	ldr	r3, [r7, #0]
 800c9fa:	f003 031f 	and.w	r3, r3, #31
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d001      	beq.n	800ca06 <dir_sdi+0x26>
		return FR_INT_ERR;
 800ca02:	2302      	movs	r3, #2
 800ca04:	e063      	b.n	800cace <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	683a      	ldr	r2, [r7, #0]
 800ca0a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	689b      	ldr	r3, [r3, #8]
 800ca10:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ca12:	697b      	ldr	r3, [r7, #20]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d106      	bne.n	800ca26 <dir_sdi+0x46>
 800ca18:	693b      	ldr	r3, [r7, #16]
 800ca1a:	781b      	ldrb	r3, [r3, #0]
 800ca1c:	2b02      	cmp	r3, #2
 800ca1e:	d902      	bls.n	800ca26 <dir_sdi+0x46>
		clst = fs->dirbase;
 800ca20:	693b      	ldr	r3, [r7, #16]
 800ca22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca24:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ca26:	697b      	ldr	r3, [r7, #20]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d10c      	bne.n	800ca46 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	095b      	lsrs	r3, r3, #5
 800ca30:	693a      	ldr	r2, [r7, #16]
 800ca32:	8912      	ldrh	r2, [r2, #8]
 800ca34:	4293      	cmp	r3, r2
 800ca36:	d301      	bcc.n	800ca3c <dir_sdi+0x5c>
 800ca38:	2302      	movs	r3, #2
 800ca3a:	e048      	b.n	800cace <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800ca3c:	693b      	ldr	r3, [r7, #16]
 800ca3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	61da      	str	r2, [r3, #28]
 800ca44:	e029      	b.n	800ca9a <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800ca46:	693b      	ldr	r3, [r7, #16]
 800ca48:	895b      	ldrh	r3, [r3, #10]
 800ca4a:	025b      	lsls	r3, r3, #9
 800ca4c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ca4e:	e019      	b.n	800ca84 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	6979      	ldr	r1, [r7, #20]
 800ca54:	4618      	mov	r0, r3
 800ca56:	f7ff fcfe 	bl	800c456 <get_fat>
 800ca5a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ca5c:	697b      	ldr	r3, [r7, #20]
 800ca5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca62:	d101      	bne.n	800ca68 <dir_sdi+0x88>
 800ca64:	2301      	movs	r3, #1
 800ca66:	e032      	b.n	800cace <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ca68:	697b      	ldr	r3, [r7, #20]
 800ca6a:	2b01      	cmp	r3, #1
 800ca6c:	d904      	bls.n	800ca78 <dir_sdi+0x98>
 800ca6e:	693b      	ldr	r3, [r7, #16]
 800ca70:	695b      	ldr	r3, [r3, #20]
 800ca72:	697a      	ldr	r2, [r7, #20]
 800ca74:	429a      	cmp	r2, r3
 800ca76:	d301      	bcc.n	800ca7c <dir_sdi+0x9c>
 800ca78:	2302      	movs	r3, #2
 800ca7a:	e028      	b.n	800cace <dir_sdi+0xee>
			ofs -= csz;
 800ca7c:	683a      	ldr	r2, [r7, #0]
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	1ad3      	subs	r3, r2, r3
 800ca82:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ca84:	683a      	ldr	r2, [r7, #0]
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	429a      	cmp	r2, r3
 800ca8a:	d2e1      	bcs.n	800ca50 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800ca8c:	6979      	ldr	r1, [r7, #20]
 800ca8e:	6938      	ldr	r0, [r7, #16]
 800ca90:	f7ff fcc2 	bl	800c418 <clust2sect>
 800ca94:	4602      	mov	r2, r0
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	697a      	ldr	r2, [r7, #20]
 800ca9e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	69db      	ldr	r3, [r3, #28]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d101      	bne.n	800caac <dir_sdi+0xcc>
 800caa8:	2302      	movs	r3, #2
 800caaa:	e010      	b.n	800cace <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	69da      	ldr	r2, [r3, #28]
 800cab0:	683b      	ldr	r3, [r7, #0]
 800cab2:	0a5b      	lsrs	r3, r3, #9
 800cab4:	441a      	add	r2, r3
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800caba:	693b      	ldr	r3, [r7, #16]
 800cabc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cac0:	683b      	ldr	r3, [r7, #0]
 800cac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cac6:	441a      	add	r2, r3
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cacc:	2300      	movs	r3, #0
}
 800cace:	4618      	mov	r0, r3
 800cad0:	3718      	adds	r7, #24
 800cad2:	46bd      	mov	sp, r7
 800cad4:	bd80      	pop	{r7, pc}

0800cad6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800cad6:	b580      	push	{r7, lr}
 800cad8:	b086      	sub	sp, #24
 800cada:	af00      	add	r7, sp, #0
 800cadc:	6078      	str	r0, [r7, #4]
 800cade:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	695b      	ldr	r3, [r3, #20]
 800caea:	3320      	adds	r3, #32
 800caec:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	69db      	ldr	r3, [r3, #28]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d003      	beq.n	800cafe <dir_next+0x28>
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cafc:	d301      	bcc.n	800cb02 <dir_next+0x2c>
 800cafe:	2304      	movs	r3, #4
 800cb00:	e0aa      	b.n	800cc58 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800cb02:	68bb      	ldr	r3, [r7, #8]
 800cb04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	f040 8098 	bne.w	800cc3e <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	69db      	ldr	r3, [r3, #28]
 800cb12:	1c5a      	adds	r2, r3, #1
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	699b      	ldr	r3, [r3, #24]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d10b      	bne.n	800cb38 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800cb20:	68bb      	ldr	r3, [r7, #8]
 800cb22:	095b      	lsrs	r3, r3, #5
 800cb24:	68fa      	ldr	r2, [r7, #12]
 800cb26:	8912      	ldrh	r2, [r2, #8]
 800cb28:	4293      	cmp	r3, r2
 800cb2a:	f0c0 8088 	bcc.w	800cc3e <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	2200      	movs	r2, #0
 800cb32:	61da      	str	r2, [r3, #28]
 800cb34:	2304      	movs	r3, #4
 800cb36:	e08f      	b.n	800cc58 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800cb38:	68bb      	ldr	r3, [r7, #8]
 800cb3a:	0a5b      	lsrs	r3, r3, #9
 800cb3c:	68fa      	ldr	r2, [r7, #12]
 800cb3e:	8952      	ldrh	r2, [r2, #10]
 800cb40:	3a01      	subs	r2, #1
 800cb42:	4013      	ands	r3, r2
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d17a      	bne.n	800cc3e <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800cb48:	687a      	ldr	r2, [r7, #4]
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	699b      	ldr	r3, [r3, #24]
 800cb4e:	4619      	mov	r1, r3
 800cb50:	4610      	mov	r0, r2
 800cb52:	f7ff fc80 	bl	800c456 <get_fat>
 800cb56:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800cb58:	697b      	ldr	r3, [r7, #20]
 800cb5a:	2b01      	cmp	r3, #1
 800cb5c:	d801      	bhi.n	800cb62 <dir_next+0x8c>
 800cb5e:	2302      	movs	r3, #2
 800cb60:	e07a      	b.n	800cc58 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800cb62:	697b      	ldr	r3, [r7, #20]
 800cb64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb68:	d101      	bne.n	800cb6e <dir_next+0x98>
 800cb6a:	2301      	movs	r3, #1
 800cb6c:	e074      	b.n	800cc58 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	695b      	ldr	r3, [r3, #20]
 800cb72:	697a      	ldr	r2, [r7, #20]
 800cb74:	429a      	cmp	r2, r3
 800cb76:	d358      	bcc.n	800cc2a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800cb78:	683b      	ldr	r3, [r7, #0]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d104      	bne.n	800cb88 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	2200      	movs	r2, #0
 800cb82:	61da      	str	r2, [r3, #28]
 800cb84:	2304      	movs	r3, #4
 800cb86:	e067      	b.n	800cc58 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800cb88:	687a      	ldr	r2, [r7, #4]
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	699b      	ldr	r3, [r3, #24]
 800cb8e:	4619      	mov	r1, r3
 800cb90:	4610      	mov	r0, r2
 800cb92:	f7ff fe59 	bl	800c848 <create_chain>
 800cb96:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d101      	bne.n	800cba2 <dir_next+0xcc>
 800cb9e:	2307      	movs	r3, #7
 800cba0:	e05a      	b.n	800cc58 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800cba2:	697b      	ldr	r3, [r7, #20]
 800cba4:	2b01      	cmp	r3, #1
 800cba6:	d101      	bne.n	800cbac <dir_next+0xd6>
 800cba8:	2302      	movs	r3, #2
 800cbaa:	e055      	b.n	800cc58 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800cbac:	697b      	ldr	r3, [r7, #20]
 800cbae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbb2:	d101      	bne.n	800cbb8 <dir_next+0xe2>
 800cbb4:	2301      	movs	r3, #1
 800cbb6:	e04f      	b.n	800cc58 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800cbb8:	68f8      	ldr	r0, [r7, #12]
 800cbba:	f7ff fb4d 	bl	800c258 <sync_window>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d001      	beq.n	800cbc8 <dir_next+0xf2>
 800cbc4:	2301      	movs	r3, #1
 800cbc6:	e047      	b.n	800cc58 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	3330      	adds	r3, #48	; 0x30
 800cbcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cbd0:	2100      	movs	r1, #0
 800cbd2:	4618      	mov	r0, r3
 800cbd4:	f7ff f977 	bl	800bec6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cbd8:	2300      	movs	r3, #0
 800cbda:	613b      	str	r3, [r7, #16]
 800cbdc:	6979      	ldr	r1, [r7, #20]
 800cbde:	68f8      	ldr	r0, [r7, #12]
 800cbe0:	f7ff fc1a 	bl	800c418 <clust2sect>
 800cbe4:	4602      	mov	r2, r0
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	62da      	str	r2, [r3, #44]	; 0x2c
 800cbea:	e012      	b.n	800cc12 <dir_next+0x13c>
						fs->wflag = 1;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	2201      	movs	r2, #1
 800cbf0:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800cbf2:	68f8      	ldr	r0, [r7, #12]
 800cbf4:	f7ff fb30 	bl	800c258 <sync_window>
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d001      	beq.n	800cc02 <dir_next+0x12c>
 800cbfe:	2301      	movs	r3, #1
 800cc00:	e02a      	b.n	800cc58 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800cc02:	693b      	ldr	r3, [r7, #16]
 800cc04:	3301      	adds	r3, #1
 800cc06:	613b      	str	r3, [r7, #16]
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc0c:	1c5a      	adds	r2, r3, #1
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	62da      	str	r2, [r3, #44]	; 0x2c
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	895b      	ldrh	r3, [r3, #10]
 800cc16:	461a      	mov	r2, r3
 800cc18:	693b      	ldr	r3, [r7, #16]
 800cc1a:	4293      	cmp	r3, r2
 800cc1c:	d3e6      	bcc.n	800cbec <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc22:	693b      	ldr	r3, [r7, #16]
 800cc24:	1ad2      	subs	r2, r2, r3
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	697a      	ldr	r2, [r7, #20]
 800cc2e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800cc30:	6979      	ldr	r1, [r7, #20]
 800cc32:	68f8      	ldr	r0, [r7, #12]
 800cc34:	f7ff fbf0 	bl	800c418 <clust2sect>
 800cc38:	4602      	mov	r2, r0
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	68ba      	ldr	r2, [r7, #8]
 800cc42:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cc4a:	68bb      	ldr	r3, [r7, #8]
 800cc4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc50:	441a      	add	r2, r3
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800cc56:	2300      	movs	r3, #0
}
 800cc58:	4618      	mov	r0, r3
 800cc5a:	3718      	adds	r7, #24
 800cc5c:	46bd      	mov	sp, r7
 800cc5e:	bd80      	pop	{r7, pc}

0800cc60 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b086      	sub	sp, #24
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	6078      	str	r0, [r7, #4]
 800cc68:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800cc70:	2100      	movs	r1, #0
 800cc72:	6878      	ldr	r0, [r7, #4]
 800cc74:	f7ff feb4 	bl	800c9e0 <dir_sdi>
 800cc78:	4603      	mov	r3, r0
 800cc7a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cc7c:	7dfb      	ldrb	r3, [r7, #23]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d12b      	bne.n	800ccda <dir_alloc+0x7a>
		n = 0;
 800cc82:	2300      	movs	r3, #0
 800cc84:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	69db      	ldr	r3, [r3, #28]
 800cc8a:	4619      	mov	r1, r3
 800cc8c:	68f8      	ldr	r0, [r7, #12]
 800cc8e:	f7ff fb27 	bl	800c2e0 <move_window>
 800cc92:	4603      	mov	r3, r0
 800cc94:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800cc96:	7dfb      	ldrb	r3, [r7, #23]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d11d      	bne.n	800ccd8 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	6a1b      	ldr	r3, [r3, #32]
 800cca0:	781b      	ldrb	r3, [r3, #0]
 800cca2:	2be5      	cmp	r3, #229	; 0xe5
 800cca4:	d004      	beq.n	800ccb0 <dir_alloc+0x50>
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	6a1b      	ldr	r3, [r3, #32]
 800ccaa:	781b      	ldrb	r3, [r3, #0]
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d107      	bne.n	800ccc0 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800ccb0:	693b      	ldr	r3, [r7, #16]
 800ccb2:	3301      	adds	r3, #1
 800ccb4:	613b      	str	r3, [r7, #16]
 800ccb6:	693a      	ldr	r2, [r7, #16]
 800ccb8:	683b      	ldr	r3, [r7, #0]
 800ccba:	429a      	cmp	r2, r3
 800ccbc:	d102      	bne.n	800ccc4 <dir_alloc+0x64>
 800ccbe:	e00c      	b.n	800ccda <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800ccc4:	2101      	movs	r1, #1
 800ccc6:	6878      	ldr	r0, [r7, #4]
 800ccc8:	f7ff ff05 	bl	800cad6 <dir_next>
 800cccc:	4603      	mov	r3, r0
 800ccce:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800ccd0:	7dfb      	ldrb	r3, [r7, #23]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d0d7      	beq.n	800cc86 <dir_alloc+0x26>
 800ccd6:	e000      	b.n	800ccda <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800ccd8:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800ccda:	7dfb      	ldrb	r3, [r7, #23]
 800ccdc:	2b04      	cmp	r3, #4
 800ccde:	d101      	bne.n	800cce4 <dir_alloc+0x84>
 800cce0:	2307      	movs	r3, #7
 800cce2:	75fb      	strb	r3, [r7, #23]
	return res;
 800cce4:	7dfb      	ldrb	r3, [r7, #23]
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	3718      	adds	r7, #24
 800ccea:	46bd      	mov	sp, r7
 800ccec:	bd80      	pop	{r7, pc}

0800ccee <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800ccee:	b580      	push	{r7, lr}
 800ccf0:	b084      	sub	sp, #16
 800ccf2:	af00      	add	r7, sp, #0
 800ccf4:	6078      	str	r0, [r7, #4]
 800ccf6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800ccf8:	683b      	ldr	r3, [r7, #0]
 800ccfa:	331a      	adds	r3, #26
 800ccfc:	4618      	mov	r0, r3
 800ccfe:	f7ff f83f 	bl	800bd80 <ld_word>
 800cd02:	4603      	mov	r3, r0
 800cd04:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	781b      	ldrb	r3, [r3, #0]
 800cd0a:	2b03      	cmp	r3, #3
 800cd0c:	d109      	bne.n	800cd22 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cd0e:	683b      	ldr	r3, [r7, #0]
 800cd10:	3314      	adds	r3, #20
 800cd12:	4618      	mov	r0, r3
 800cd14:	f7ff f834 	bl	800bd80 <ld_word>
 800cd18:	4603      	mov	r3, r0
 800cd1a:	041b      	lsls	r3, r3, #16
 800cd1c:	68fa      	ldr	r2, [r7, #12]
 800cd1e:	4313      	orrs	r3, r2
 800cd20:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800cd22:	68fb      	ldr	r3, [r7, #12]
}
 800cd24:	4618      	mov	r0, r3
 800cd26:	3710      	adds	r7, #16
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	bd80      	pop	{r7, pc}

0800cd2c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cd2c:	b580      	push	{r7, lr}
 800cd2e:	b084      	sub	sp, #16
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	60f8      	str	r0, [r7, #12]
 800cd34:	60b9      	str	r1, [r7, #8]
 800cd36:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800cd38:	68bb      	ldr	r3, [r7, #8]
 800cd3a:	331a      	adds	r3, #26
 800cd3c:	687a      	ldr	r2, [r7, #4]
 800cd3e:	b292      	uxth	r2, r2
 800cd40:	4611      	mov	r1, r2
 800cd42:	4618      	mov	r0, r3
 800cd44:	f7ff f857 	bl	800bdf6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	781b      	ldrb	r3, [r3, #0]
 800cd4c:	2b03      	cmp	r3, #3
 800cd4e:	d109      	bne.n	800cd64 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cd50:	68bb      	ldr	r3, [r7, #8]
 800cd52:	f103 0214 	add.w	r2, r3, #20
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	0c1b      	lsrs	r3, r3, #16
 800cd5a:	b29b      	uxth	r3, r3
 800cd5c:	4619      	mov	r1, r3
 800cd5e:	4610      	mov	r0, r2
 800cd60:	f7ff f849 	bl	800bdf6 <st_word>
	}
}
 800cd64:	bf00      	nop
 800cd66:	3710      	adds	r7, #16
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	bd80      	pop	{r7, pc}

0800cd6c <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800cd6c:	b580      	push	{r7, lr}
 800cd6e:	b086      	sub	sp, #24
 800cd70:	af00      	add	r7, sp, #0
 800cd72:	6078      	str	r0, [r7, #4]
 800cd74:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800cd76:	2304      	movs	r3, #4
 800cd78:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800cd80:	e03c      	b.n	800cdfc <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	69db      	ldr	r3, [r3, #28]
 800cd86:	4619      	mov	r1, r3
 800cd88:	6938      	ldr	r0, [r7, #16]
 800cd8a:	f7ff faa9 	bl	800c2e0 <move_window>
 800cd8e:	4603      	mov	r3, r0
 800cd90:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cd92:	7dfb      	ldrb	r3, [r7, #23]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d136      	bne.n	800ce06 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	6a1b      	ldr	r3, [r3, #32]
 800cd9c:	781b      	ldrb	r3, [r3, #0]
 800cd9e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800cda0:	7bfb      	ldrb	r3, [r7, #15]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d102      	bne.n	800cdac <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800cda6:	2304      	movs	r3, #4
 800cda8:	75fb      	strb	r3, [r7, #23]
 800cdaa:	e031      	b.n	800ce10 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	6a1b      	ldr	r3, [r3, #32]
 800cdb0:	330b      	adds	r3, #11
 800cdb2:	781b      	ldrb	r3, [r3, #0]
 800cdb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cdb8:	73bb      	strb	r3, [r7, #14]
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	7bba      	ldrb	r2, [r7, #14]
 800cdbe:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800cdc0:	7bfb      	ldrb	r3, [r7, #15]
 800cdc2:	2be5      	cmp	r3, #229	; 0xe5
 800cdc4:	d011      	beq.n	800cdea <dir_read+0x7e>
 800cdc6:	7bfb      	ldrb	r3, [r7, #15]
 800cdc8:	2b2e      	cmp	r3, #46	; 0x2e
 800cdca:	d00e      	beq.n	800cdea <dir_read+0x7e>
 800cdcc:	7bbb      	ldrb	r3, [r7, #14]
 800cdce:	2b0f      	cmp	r3, #15
 800cdd0:	d00b      	beq.n	800cdea <dir_read+0x7e>
 800cdd2:	7bbb      	ldrb	r3, [r7, #14]
 800cdd4:	f023 0320 	bic.w	r3, r3, #32
 800cdd8:	2b08      	cmp	r3, #8
 800cdda:	bf0c      	ite	eq
 800cddc:	2301      	moveq	r3, #1
 800cdde:	2300      	movne	r3, #0
 800cde0:	b2db      	uxtb	r3, r3
 800cde2:	461a      	mov	r2, r3
 800cde4:	683b      	ldr	r3, [r7, #0]
 800cde6:	4293      	cmp	r3, r2
 800cde8:	d00f      	beq.n	800ce0a <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800cdea:	2100      	movs	r1, #0
 800cdec:	6878      	ldr	r0, [r7, #4]
 800cdee:	f7ff fe72 	bl	800cad6 <dir_next>
 800cdf2:	4603      	mov	r3, r0
 800cdf4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cdf6:	7dfb      	ldrb	r3, [r7, #23]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d108      	bne.n	800ce0e <dir_read+0xa2>
	while (dp->sect) {
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	69db      	ldr	r3, [r3, #28]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d1be      	bne.n	800cd82 <dir_read+0x16>
 800ce04:	e004      	b.n	800ce10 <dir_read+0xa4>
		if (res != FR_OK) break;
 800ce06:	bf00      	nop
 800ce08:	e002      	b.n	800ce10 <dir_read+0xa4>
				break;
 800ce0a:	bf00      	nop
 800ce0c:	e000      	b.n	800ce10 <dir_read+0xa4>
		if (res != FR_OK) break;
 800ce0e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800ce10:	7dfb      	ldrb	r3, [r7, #23]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d002      	beq.n	800ce1c <dir_read+0xb0>
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	2200      	movs	r2, #0
 800ce1a:	61da      	str	r2, [r3, #28]
	return res;
 800ce1c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce1e:	4618      	mov	r0, r3
 800ce20:	3718      	adds	r7, #24
 800ce22:	46bd      	mov	sp, r7
 800ce24:	bd80      	pop	{r7, pc}

0800ce26 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ce26:	b580      	push	{r7, lr}
 800ce28:	b086      	sub	sp, #24
 800ce2a:	af00      	add	r7, sp, #0
 800ce2c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ce34:	2100      	movs	r1, #0
 800ce36:	6878      	ldr	r0, [r7, #4]
 800ce38:	f7ff fdd2 	bl	800c9e0 <dir_sdi>
 800ce3c:	4603      	mov	r3, r0
 800ce3e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ce40:	7dfb      	ldrb	r3, [r7, #23]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d001      	beq.n	800ce4a <dir_find+0x24>
 800ce46:	7dfb      	ldrb	r3, [r7, #23]
 800ce48:	e03e      	b.n	800cec8 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	69db      	ldr	r3, [r3, #28]
 800ce4e:	4619      	mov	r1, r3
 800ce50:	6938      	ldr	r0, [r7, #16]
 800ce52:	f7ff fa45 	bl	800c2e0 <move_window>
 800ce56:	4603      	mov	r3, r0
 800ce58:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ce5a:	7dfb      	ldrb	r3, [r7, #23]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d12f      	bne.n	800cec0 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	6a1b      	ldr	r3, [r3, #32]
 800ce64:	781b      	ldrb	r3, [r3, #0]
 800ce66:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ce68:	7bfb      	ldrb	r3, [r7, #15]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d102      	bne.n	800ce74 <dir_find+0x4e>
 800ce6e:	2304      	movs	r3, #4
 800ce70:	75fb      	strb	r3, [r7, #23]
 800ce72:	e028      	b.n	800cec6 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	6a1b      	ldr	r3, [r3, #32]
 800ce78:	330b      	adds	r3, #11
 800ce7a:	781b      	ldrb	r3, [r3, #0]
 800ce7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ce80:	b2da      	uxtb	r2, r3
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	6a1b      	ldr	r3, [r3, #32]
 800ce8a:	330b      	adds	r3, #11
 800ce8c:	781b      	ldrb	r3, [r3, #0]
 800ce8e:	f003 0308 	and.w	r3, r3, #8
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d10a      	bne.n	800ceac <dir_find+0x86>
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	6a18      	ldr	r0, [r3, #32]
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	3324      	adds	r3, #36	; 0x24
 800ce9e:	220b      	movs	r2, #11
 800cea0:	4619      	mov	r1, r3
 800cea2:	f7ff f82b 	bl	800befc <mem_cmp>
 800cea6:	4603      	mov	r3, r0
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d00b      	beq.n	800cec4 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800ceac:	2100      	movs	r1, #0
 800ceae:	6878      	ldr	r0, [r7, #4]
 800ceb0:	f7ff fe11 	bl	800cad6 <dir_next>
 800ceb4:	4603      	mov	r3, r0
 800ceb6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800ceb8:	7dfb      	ldrb	r3, [r7, #23]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d0c5      	beq.n	800ce4a <dir_find+0x24>
 800cebe:	e002      	b.n	800cec6 <dir_find+0xa0>
		if (res != FR_OK) break;
 800cec0:	bf00      	nop
 800cec2:	e000      	b.n	800cec6 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cec4:	bf00      	nop

	return res;
 800cec6:	7dfb      	ldrb	r3, [r7, #23]
}
 800cec8:	4618      	mov	r0, r3
 800ceca:	3718      	adds	r7, #24
 800cecc:	46bd      	mov	sp, r7
 800cece:	bd80      	pop	{r7, pc}

0800ced0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800ced0:	b580      	push	{r7, lr}
 800ced2:	b084      	sub	sp, #16
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800cede:	2101      	movs	r1, #1
 800cee0:	6878      	ldr	r0, [r7, #4]
 800cee2:	f7ff febd 	bl	800cc60 <dir_alloc>
 800cee6:	4603      	mov	r3, r0
 800cee8:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800ceea:	7bfb      	ldrb	r3, [r7, #15]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d11c      	bne.n	800cf2a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	69db      	ldr	r3, [r3, #28]
 800cef4:	4619      	mov	r1, r3
 800cef6:	68b8      	ldr	r0, [r7, #8]
 800cef8:	f7ff f9f2 	bl	800c2e0 <move_window>
 800cefc:	4603      	mov	r3, r0
 800cefe:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800cf00:	7bfb      	ldrb	r3, [r7, #15]
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d111      	bne.n	800cf2a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	6a1b      	ldr	r3, [r3, #32]
 800cf0a:	2220      	movs	r2, #32
 800cf0c:	2100      	movs	r1, #0
 800cf0e:	4618      	mov	r0, r3
 800cf10:	f7fe ffd9 	bl	800bec6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	6a18      	ldr	r0, [r3, #32]
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	3324      	adds	r3, #36	; 0x24
 800cf1c:	220b      	movs	r2, #11
 800cf1e:	4619      	mov	r1, r3
 800cf20:	f7fe ffb0 	bl	800be84 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800cf24:	68bb      	ldr	r3, [r7, #8]
 800cf26:	2201      	movs	r2, #1
 800cf28:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800cf2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	3710      	adds	r7, #16
 800cf30:	46bd      	mov	sp, r7
 800cf32:	bd80      	pop	{r7, pc}

0800cf34 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b086      	sub	sp, #24
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
 800cf3c:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	2200      	movs	r2, #0
 800cf42:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	69db      	ldr	r3, [r3, #28]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d04e      	beq.n	800cfea <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	613b      	str	r3, [r7, #16]
 800cf50:	693b      	ldr	r3, [r7, #16]
 800cf52:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800cf54:	e021      	b.n	800cf9a <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	6a1a      	ldr	r2, [r3, #32]
 800cf5a:	697b      	ldr	r3, [r7, #20]
 800cf5c:	1c59      	adds	r1, r3, #1
 800cf5e:	6179      	str	r1, [r7, #20]
 800cf60:	4413      	add	r3, r2
 800cf62:	781b      	ldrb	r3, [r3, #0]
 800cf64:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800cf66:	7bfb      	ldrb	r3, [r7, #15]
 800cf68:	2b20      	cmp	r3, #32
 800cf6a:	d100      	bne.n	800cf6e <get_fileinfo+0x3a>
 800cf6c:	e015      	b.n	800cf9a <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800cf6e:	7bfb      	ldrb	r3, [r7, #15]
 800cf70:	2b05      	cmp	r3, #5
 800cf72:	d101      	bne.n	800cf78 <get_fileinfo+0x44>
 800cf74:	23e5      	movs	r3, #229	; 0xe5
 800cf76:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800cf78:	697b      	ldr	r3, [r7, #20]
 800cf7a:	2b09      	cmp	r3, #9
 800cf7c:	d106      	bne.n	800cf8c <get_fileinfo+0x58>
 800cf7e:	693b      	ldr	r3, [r7, #16]
 800cf80:	1c5a      	adds	r2, r3, #1
 800cf82:	613a      	str	r2, [r7, #16]
 800cf84:	683a      	ldr	r2, [r7, #0]
 800cf86:	4413      	add	r3, r2
 800cf88:	222e      	movs	r2, #46	; 0x2e
 800cf8a:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800cf8c:	693b      	ldr	r3, [r7, #16]
 800cf8e:	1c5a      	adds	r2, r3, #1
 800cf90:	613a      	str	r2, [r7, #16]
 800cf92:	683a      	ldr	r2, [r7, #0]
 800cf94:	4413      	add	r3, r2
 800cf96:	7bfa      	ldrb	r2, [r7, #15]
 800cf98:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 800cf9a:	697b      	ldr	r3, [r7, #20]
 800cf9c:	2b0a      	cmp	r3, #10
 800cf9e:	d9da      	bls.n	800cf56 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800cfa0:	683a      	ldr	r2, [r7, #0]
 800cfa2:	693b      	ldr	r3, [r7, #16]
 800cfa4:	4413      	add	r3, r2
 800cfa6:	3309      	adds	r3, #9
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	6a1b      	ldr	r3, [r3, #32]
 800cfb0:	7ada      	ldrb	r2, [r3, #11]
 800cfb2:	683b      	ldr	r3, [r7, #0]
 800cfb4:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	6a1b      	ldr	r3, [r3, #32]
 800cfba:	331c      	adds	r3, #28
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	f7fe fef7 	bl	800bdb0 <ld_dword>
 800cfc2:	4602      	mov	r2, r0
 800cfc4:	683b      	ldr	r3, [r7, #0]
 800cfc6:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	6a1b      	ldr	r3, [r3, #32]
 800cfcc:	3316      	adds	r3, #22
 800cfce:	4618      	mov	r0, r3
 800cfd0:	f7fe feee 	bl	800bdb0 <ld_dword>
 800cfd4:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800cfd6:	68bb      	ldr	r3, [r7, #8]
 800cfd8:	b29a      	uxth	r2, r3
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	80da      	strh	r2, [r3, #6]
 800cfde:	68bb      	ldr	r3, [r7, #8]
 800cfe0:	0c1b      	lsrs	r3, r3, #16
 800cfe2:	b29a      	uxth	r2, r3
 800cfe4:	683b      	ldr	r3, [r7, #0]
 800cfe6:	809a      	strh	r2, [r3, #4]
 800cfe8:	e000      	b.n	800cfec <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800cfea:	bf00      	nop
}
 800cfec:	3718      	adds	r7, #24
 800cfee:	46bd      	mov	sp, r7
 800cff0:	bd80      	pop	{r7, pc}
	...

0800cff4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800cff4:	b580      	push	{r7, lr}
 800cff6:	b088      	sub	sp, #32
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	6078      	str	r0, [r7, #4]
 800cffc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800cffe:	683b      	ldr	r3, [r7, #0]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	60fb      	str	r3, [r7, #12]
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	3324      	adds	r3, #36	; 0x24
 800d008:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800d00a:	220b      	movs	r2, #11
 800d00c:	2120      	movs	r1, #32
 800d00e:	68b8      	ldr	r0, [r7, #8]
 800d010:	f7fe ff59 	bl	800bec6 <mem_set>
	si = i = 0; ni = 8;
 800d014:	2300      	movs	r3, #0
 800d016:	613b      	str	r3, [r7, #16]
 800d018:	693b      	ldr	r3, [r7, #16]
 800d01a:	61fb      	str	r3, [r7, #28]
 800d01c:	2308      	movs	r3, #8
 800d01e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800d020:	69fb      	ldr	r3, [r7, #28]
 800d022:	1c5a      	adds	r2, r3, #1
 800d024:	61fa      	str	r2, [r7, #28]
 800d026:	68fa      	ldr	r2, [r7, #12]
 800d028:	4413      	add	r3, r2
 800d02a:	781b      	ldrb	r3, [r3, #0]
 800d02c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d02e:	7efb      	ldrb	r3, [r7, #27]
 800d030:	2b20      	cmp	r3, #32
 800d032:	d94e      	bls.n	800d0d2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800d034:	7efb      	ldrb	r3, [r7, #27]
 800d036:	2b2f      	cmp	r3, #47	; 0x2f
 800d038:	d006      	beq.n	800d048 <create_name+0x54>
 800d03a:	7efb      	ldrb	r3, [r7, #27]
 800d03c:	2b5c      	cmp	r3, #92	; 0x5c
 800d03e:	d110      	bne.n	800d062 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d040:	e002      	b.n	800d048 <create_name+0x54>
 800d042:	69fb      	ldr	r3, [r7, #28]
 800d044:	3301      	adds	r3, #1
 800d046:	61fb      	str	r3, [r7, #28]
 800d048:	68fa      	ldr	r2, [r7, #12]
 800d04a:	69fb      	ldr	r3, [r7, #28]
 800d04c:	4413      	add	r3, r2
 800d04e:	781b      	ldrb	r3, [r3, #0]
 800d050:	2b2f      	cmp	r3, #47	; 0x2f
 800d052:	d0f6      	beq.n	800d042 <create_name+0x4e>
 800d054:	68fa      	ldr	r2, [r7, #12]
 800d056:	69fb      	ldr	r3, [r7, #28]
 800d058:	4413      	add	r3, r2
 800d05a:	781b      	ldrb	r3, [r3, #0]
 800d05c:	2b5c      	cmp	r3, #92	; 0x5c
 800d05e:	d0f0      	beq.n	800d042 <create_name+0x4e>
			break;
 800d060:	e038      	b.n	800d0d4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800d062:	7efb      	ldrb	r3, [r7, #27]
 800d064:	2b2e      	cmp	r3, #46	; 0x2e
 800d066:	d003      	beq.n	800d070 <create_name+0x7c>
 800d068:	693a      	ldr	r2, [r7, #16]
 800d06a:	697b      	ldr	r3, [r7, #20]
 800d06c:	429a      	cmp	r2, r3
 800d06e:	d30c      	bcc.n	800d08a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800d070:	697b      	ldr	r3, [r7, #20]
 800d072:	2b0b      	cmp	r3, #11
 800d074:	d002      	beq.n	800d07c <create_name+0x88>
 800d076:	7efb      	ldrb	r3, [r7, #27]
 800d078:	2b2e      	cmp	r3, #46	; 0x2e
 800d07a:	d001      	beq.n	800d080 <create_name+0x8c>
 800d07c:	2306      	movs	r3, #6
 800d07e:	e044      	b.n	800d10a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800d080:	2308      	movs	r3, #8
 800d082:	613b      	str	r3, [r7, #16]
 800d084:	230b      	movs	r3, #11
 800d086:	617b      	str	r3, [r7, #20]
			continue;
 800d088:	e022      	b.n	800d0d0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800d08a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	da04      	bge.n	800d09c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800d092:	7efb      	ldrb	r3, [r7, #27]
 800d094:	3b80      	subs	r3, #128	; 0x80
 800d096:	4a1f      	ldr	r2, [pc, #124]	; (800d114 <create_name+0x120>)
 800d098:	5cd3      	ldrb	r3, [r2, r3]
 800d09a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800d09c:	7efb      	ldrb	r3, [r7, #27]
 800d09e:	4619      	mov	r1, r3
 800d0a0:	481d      	ldr	r0, [pc, #116]	; (800d118 <create_name+0x124>)
 800d0a2:	f7fe ff52 	bl	800bf4a <chk_chr>
 800d0a6:	4603      	mov	r3, r0
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d001      	beq.n	800d0b0 <create_name+0xbc>
 800d0ac:	2306      	movs	r3, #6
 800d0ae:	e02c      	b.n	800d10a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800d0b0:	7efb      	ldrb	r3, [r7, #27]
 800d0b2:	2b60      	cmp	r3, #96	; 0x60
 800d0b4:	d905      	bls.n	800d0c2 <create_name+0xce>
 800d0b6:	7efb      	ldrb	r3, [r7, #27]
 800d0b8:	2b7a      	cmp	r3, #122	; 0x7a
 800d0ba:	d802      	bhi.n	800d0c2 <create_name+0xce>
 800d0bc:	7efb      	ldrb	r3, [r7, #27]
 800d0be:	3b20      	subs	r3, #32
 800d0c0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800d0c2:	693b      	ldr	r3, [r7, #16]
 800d0c4:	1c5a      	adds	r2, r3, #1
 800d0c6:	613a      	str	r2, [r7, #16]
 800d0c8:	68ba      	ldr	r2, [r7, #8]
 800d0ca:	4413      	add	r3, r2
 800d0cc:	7efa      	ldrb	r2, [r7, #27]
 800d0ce:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800d0d0:	e7a6      	b.n	800d020 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d0d2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800d0d4:	68fa      	ldr	r2, [r7, #12]
 800d0d6:	69fb      	ldr	r3, [r7, #28]
 800d0d8:	441a      	add	r2, r3
 800d0da:	683b      	ldr	r3, [r7, #0]
 800d0dc:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800d0de:	693b      	ldr	r3, [r7, #16]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d101      	bne.n	800d0e8 <create_name+0xf4>
 800d0e4:	2306      	movs	r3, #6
 800d0e6:	e010      	b.n	800d10a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d0e8:	68bb      	ldr	r3, [r7, #8]
 800d0ea:	781b      	ldrb	r3, [r3, #0]
 800d0ec:	2be5      	cmp	r3, #229	; 0xe5
 800d0ee:	d102      	bne.n	800d0f6 <create_name+0x102>
 800d0f0:	68bb      	ldr	r3, [r7, #8]
 800d0f2:	2205      	movs	r2, #5
 800d0f4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d0f6:	7efb      	ldrb	r3, [r7, #27]
 800d0f8:	2b20      	cmp	r3, #32
 800d0fa:	d801      	bhi.n	800d100 <create_name+0x10c>
 800d0fc:	2204      	movs	r2, #4
 800d0fe:	e000      	b.n	800d102 <create_name+0x10e>
 800d100:	2200      	movs	r2, #0
 800d102:	68bb      	ldr	r3, [r7, #8]
 800d104:	330b      	adds	r3, #11
 800d106:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800d108:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800d10a:	4618      	mov	r0, r3
 800d10c:	3720      	adds	r7, #32
 800d10e:	46bd      	mov	sp, r7
 800d110:	bd80      	pop	{r7, pc}
 800d112:	bf00      	nop
 800d114:	08014c10 	.word	0x08014c10
 800d118:	08014b64 	.word	0x08014b64

0800d11c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b086      	sub	sp, #24
 800d120:	af00      	add	r7, sp, #0
 800d122:	6078      	str	r0, [r7, #4]
 800d124:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d12a:	693b      	ldr	r3, [r7, #16]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d130:	e002      	b.n	800d138 <follow_path+0x1c>
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	3301      	adds	r3, #1
 800d136:	603b      	str	r3, [r7, #0]
 800d138:	683b      	ldr	r3, [r7, #0]
 800d13a:	781b      	ldrb	r3, [r3, #0]
 800d13c:	2b2f      	cmp	r3, #47	; 0x2f
 800d13e:	d0f8      	beq.n	800d132 <follow_path+0x16>
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	781b      	ldrb	r3, [r3, #0]
 800d144:	2b5c      	cmp	r3, #92	; 0x5c
 800d146:	d0f4      	beq.n	800d132 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d148:	693b      	ldr	r3, [r7, #16]
 800d14a:	2200      	movs	r2, #0
 800d14c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d14e:	683b      	ldr	r3, [r7, #0]
 800d150:	781b      	ldrb	r3, [r3, #0]
 800d152:	2b1f      	cmp	r3, #31
 800d154:	d80a      	bhi.n	800d16c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	2280      	movs	r2, #128	; 0x80
 800d15a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800d15e:	2100      	movs	r1, #0
 800d160:	6878      	ldr	r0, [r7, #4]
 800d162:	f7ff fc3d 	bl	800c9e0 <dir_sdi>
 800d166:	4603      	mov	r3, r0
 800d168:	75fb      	strb	r3, [r7, #23]
 800d16a:	e043      	b.n	800d1f4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d16c:	463b      	mov	r3, r7
 800d16e:	4619      	mov	r1, r3
 800d170:	6878      	ldr	r0, [r7, #4]
 800d172:	f7ff ff3f 	bl	800cff4 <create_name>
 800d176:	4603      	mov	r3, r0
 800d178:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d17a:	7dfb      	ldrb	r3, [r7, #23]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d134      	bne.n	800d1ea <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d180:	6878      	ldr	r0, [r7, #4]
 800d182:	f7ff fe50 	bl	800ce26 <dir_find>
 800d186:	4603      	mov	r3, r0
 800d188:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d190:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d192:	7dfb      	ldrb	r3, [r7, #23]
 800d194:	2b00      	cmp	r3, #0
 800d196:	d00a      	beq.n	800d1ae <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d198:	7dfb      	ldrb	r3, [r7, #23]
 800d19a:	2b04      	cmp	r3, #4
 800d19c:	d127      	bne.n	800d1ee <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d19e:	7afb      	ldrb	r3, [r7, #11]
 800d1a0:	f003 0304 	and.w	r3, r3, #4
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d122      	bne.n	800d1ee <follow_path+0xd2>
 800d1a8:	2305      	movs	r3, #5
 800d1aa:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d1ac:	e01f      	b.n	800d1ee <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d1ae:	7afb      	ldrb	r3, [r7, #11]
 800d1b0:	f003 0304 	and.w	r3, r3, #4
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d11c      	bne.n	800d1f2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d1b8:	693b      	ldr	r3, [r7, #16]
 800d1ba:	799b      	ldrb	r3, [r3, #6]
 800d1bc:	f003 0310 	and.w	r3, r3, #16
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d102      	bne.n	800d1ca <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d1c4:	2305      	movs	r3, #5
 800d1c6:	75fb      	strb	r3, [r7, #23]
 800d1c8:	e014      	b.n	800d1f4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	695b      	ldr	r3, [r3, #20]
 800d1d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d1d8:	4413      	add	r3, r2
 800d1da:	4619      	mov	r1, r3
 800d1dc:	68f8      	ldr	r0, [r7, #12]
 800d1de:	f7ff fd86 	bl	800ccee <ld_clust>
 800d1e2:	4602      	mov	r2, r0
 800d1e4:	693b      	ldr	r3, [r7, #16]
 800d1e6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d1e8:	e7c0      	b.n	800d16c <follow_path+0x50>
			if (res != FR_OK) break;
 800d1ea:	bf00      	nop
 800d1ec:	e002      	b.n	800d1f4 <follow_path+0xd8>
				break;
 800d1ee:	bf00      	nop
 800d1f0:	e000      	b.n	800d1f4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d1f2:	bf00      	nop
			}
		}
	}

	return res;
 800d1f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	3718      	adds	r7, #24
 800d1fa:	46bd      	mov	sp, r7
 800d1fc:	bd80      	pop	{r7, pc}

0800d1fe <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d1fe:	b480      	push	{r7}
 800d200:	b087      	sub	sp, #28
 800d202:	af00      	add	r7, sp, #0
 800d204:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d206:	f04f 33ff 	mov.w	r3, #4294967295
 800d20a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	2b00      	cmp	r3, #0
 800d212:	d031      	beq.n	800d278 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	617b      	str	r3, [r7, #20]
 800d21a:	e002      	b.n	800d222 <get_ldnumber+0x24>
 800d21c:	697b      	ldr	r3, [r7, #20]
 800d21e:	3301      	adds	r3, #1
 800d220:	617b      	str	r3, [r7, #20]
 800d222:	697b      	ldr	r3, [r7, #20]
 800d224:	781b      	ldrb	r3, [r3, #0]
 800d226:	2b20      	cmp	r3, #32
 800d228:	d903      	bls.n	800d232 <get_ldnumber+0x34>
 800d22a:	697b      	ldr	r3, [r7, #20]
 800d22c:	781b      	ldrb	r3, [r3, #0]
 800d22e:	2b3a      	cmp	r3, #58	; 0x3a
 800d230:	d1f4      	bne.n	800d21c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d232:	697b      	ldr	r3, [r7, #20]
 800d234:	781b      	ldrb	r3, [r3, #0]
 800d236:	2b3a      	cmp	r3, #58	; 0x3a
 800d238:	d11c      	bne.n	800d274 <get_ldnumber+0x76>
			tp = *path;
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	1c5a      	adds	r2, r3, #1
 800d244:	60fa      	str	r2, [r7, #12]
 800d246:	781b      	ldrb	r3, [r3, #0]
 800d248:	3b30      	subs	r3, #48	; 0x30
 800d24a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d24c:	68bb      	ldr	r3, [r7, #8]
 800d24e:	2b09      	cmp	r3, #9
 800d250:	d80e      	bhi.n	800d270 <get_ldnumber+0x72>
 800d252:	68fa      	ldr	r2, [r7, #12]
 800d254:	697b      	ldr	r3, [r7, #20]
 800d256:	429a      	cmp	r2, r3
 800d258:	d10a      	bne.n	800d270 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d25a:	68bb      	ldr	r3, [r7, #8]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d107      	bne.n	800d270 <get_ldnumber+0x72>
					vol = (int)i;
 800d260:	68bb      	ldr	r3, [r7, #8]
 800d262:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d264:	697b      	ldr	r3, [r7, #20]
 800d266:	3301      	adds	r3, #1
 800d268:	617b      	str	r3, [r7, #20]
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	697a      	ldr	r2, [r7, #20]
 800d26e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d270:	693b      	ldr	r3, [r7, #16]
 800d272:	e002      	b.n	800d27a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d274:	2300      	movs	r3, #0
 800d276:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d278:	693b      	ldr	r3, [r7, #16]
}
 800d27a:	4618      	mov	r0, r3
 800d27c:	371c      	adds	r7, #28
 800d27e:	46bd      	mov	sp, r7
 800d280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d284:	4770      	bx	lr
	...

0800d288 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b082      	sub	sp, #8
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
 800d290:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	2200      	movs	r2, #0
 800d296:	70da      	strb	r2, [r3, #3]
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	f04f 32ff 	mov.w	r2, #4294967295
 800d29e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d2a0:	6839      	ldr	r1, [r7, #0]
 800d2a2:	6878      	ldr	r0, [r7, #4]
 800d2a4:	f7ff f81c 	bl	800c2e0 <move_window>
 800d2a8:	4603      	mov	r3, r0
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d001      	beq.n	800d2b2 <check_fs+0x2a>
 800d2ae:	2304      	movs	r3, #4
 800d2b0:	e038      	b.n	800d324 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	3330      	adds	r3, #48	; 0x30
 800d2b6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	f7fe fd60 	bl	800bd80 <ld_word>
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	461a      	mov	r2, r3
 800d2c4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d2c8:	429a      	cmp	r2, r3
 800d2ca:	d001      	beq.n	800d2d0 <check_fs+0x48>
 800d2cc:	2303      	movs	r3, #3
 800d2ce:	e029      	b.n	800d324 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d2d6:	2be9      	cmp	r3, #233	; 0xe9
 800d2d8:	d009      	beq.n	800d2ee <check_fs+0x66>
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d2e0:	2beb      	cmp	r3, #235	; 0xeb
 800d2e2:	d11e      	bne.n	800d322 <check_fs+0x9a>
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800d2ea:	2b90      	cmp	r3, #144	; 0x90
 800d2ec:	d119      	bne.n	800d322 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	3330      	adds	r3, #48	; 0x30
 800d2f2:	3336      	adds	r3, #54	; 0x36
 800d2f4:	4618      	mov	r0, r3
 800d2f6:	f7fe fd5b 	bl	800bdb0 <ld_dword>
 800d2fa:	4603      	mov	r3, r0
 800d2fc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d300:	4a0a      	ldr	r2, [pc, #40]	; (800d32c <check_fs+0xa4>)
 800d302:	4293      	cmp	r3, r2
 800d304:	d101      	bne.n	800d30a <check_fs+0x82>
 800d306:	2300      	movs	r3, #0
 800d308:	e00c      	b.n	800d324 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	3330      	adds	r3, #48	; 0x30
 800d30e:	3352      	adds	r3, #82	; 0x52
 800d310:	4618      	mov	r0, r3
 800d312:	f7fe fd4d 	bl	800bdb0 <ld_dword>
 800d316:	4603      	mov	r3, r0
 800d318:	4a05      	ldr	r2, [pc, #20]	; (800d330 <check_fs+0xa8>)
 800d31a:	4293      	cmp	r3, r2
 800d31c:	d101      	bne.n	800d322 <check_fs+0x9a>
 800d31e:	2300      	movs	r3, #0
 800d320:	e000      	b.n	800d324 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d322:	2302      	movs	r3, #2
}
 800d324:	4618      	mov	r0, r3
 800d326:	3708      	adds	r7, #8
 800d328:	46bd      	mov	sp, r7
 800d32a:	bd80      	pop	{r7, pc}
 800d32c:	00544146 	.word	0x00544146
 800d330:	33544146 	.word	0x33544146

0800d334 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b096      	sub	sp, #88	; 0x58
 800d338:	af00      	add	r7, sp, #0
 800d33a:	60f8      	str	r0, [r7, #12]
 800d33c:	60b9      	str	r1, [r7, #8]
 800d33e:	4613      	mov	r3, r2
 800d340:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d342:	68bb      	ldr	r3, [r7, #8]
 800d344:	2200      	movs	r2, #0
 800d346:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d348:	68f8      	ldr	r0, [r7, #12]
 800d34a:	f7ff ff58 	bl	800d1fe <get_ldnumber>
 800d34e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d350:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d352:	2b00      	cmp	r3, #0
 800d354:	da01      	bge.n	800d35a <find_volume+0x26>
 800d356:	230b      	movs	r3, #11
 800d358:	e22e      	b.n	800d7b8 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d35a:	4aa8      	ldr	r2, [pc, #672]	; (800d5fc <find_volume+0x2c8>)
 800d35c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d35e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d362:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d366:	2b00      	cmp	r3, #0
 800d368:	d101      	bne.n	800d36e <find_volume+0x3a>
 800d36a:	230c      	movs	r3, #12
 800d36c:	e224      	b.n	800d7b8 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d36e:	68bb      	ldr	r3, [r7, #8]
 800d370:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d372:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d374:	79fb      	ldrb	r3, [r7, #7]
 800d376:	f023 0301 	bic.w	r3, r3, #1
 800d37a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d37c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d37e:	781b      	ldrb	r3, [r3, #0]
 800d380:	2b00      	cmp	r3, #0
 800d382:	d01a      	beq.n	800d3ba <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d386:	785b      	ldrb	r3, [r3, #1]
 800d388:	4618      	mov	r0, r3
 800d38a:	f7fe fc5b 	bl	800bc44 <disk_status>
 800d38e:	4603      	mov	r3, r0
 800d390:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d394:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d398:	f003 0301 	and.w	r3, r3, #1
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d10c      	bne.n	800d3ba <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d3a0:	79fb      	ldrb	r3, [r7, #7]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d007      	beq.n	800d3b6 <find_volume+0x82>
 800d3a6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d3aa:	f003 0304 	and.w	r3, r3, #4
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d001      	beq.n	800d3b6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d3b2:	230a      	movs	r3, #10
 800d3b4:	e200      	b.n	800d7b8 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	e1fe      	b.n	800d7b8 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d3ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3bc:	2200      	movs	r2, #0
 800d3be:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d3c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d3c2:	b2da      	uxtb	r2, r3
 800d3c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3c6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d3c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3ca:	785b      	ldrb	r3, [r3, #1]
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	f7fe fc53 	bl	800bc78 <disk_initialize>
 800d3d2:	4603      	mov	r3, r0
 800d3d4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d3d8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d3dc:	f003 0301 	and.w	r3, r3, #1
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d001      	beq.n	800d3e8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d3e4:	2303      	movs	r3, #3
 800d3e6:	e1e7      	b.n	800d7b8 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d3e8:	79fb      	ldrb	r3, [r7, #7]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d007      	beq.n	800d3fe <find_volume+0xca>
 800d3ee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d3f2:	f003 0304 	and.w	r3, r3, #4
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d001      	beq.n	800d3fe <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800d3fa:	230a      	movs	r3, #10
 800d3fc:	e1dc      	b.n	800d7b8 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d3fe:	2300      	movs	r3, #0
 800d400:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d402:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d404:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d406:	f7ff ff3f 	bl	800d288 <check_fs>
 800d40a:	4603      	mov	r3, r0
 800d40c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d410:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d414:	2b02      	cmp	r3, #2
 800d416:	d14b      	bne.n	800d4b0 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d418:	2300      	movs	r3, #0
 800d41a:	643b      	str	r3, [r7, #64]	; 0x40
 800d41c:	e01f      	b.n	800d45e <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d41e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d420:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d424:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d426:	011b      	lsls	r3, r3, #4
 800d428:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800d42c:	4413      	add	r3, r2
 800d42e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d432:	3304      	adds	r3, #4
 800d434:	781b      	ldrb	r3, [r3, #0]
 800d436:	2b00      	cmp	r3, #0
 800d438:	d006      	beq.n	800d448 <find_volume+0x114>
 800d43a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d43c:	3308      	adds	r3, #8
 800d43e:	4618      	mov	r0, r3
 800d440:	f7fe fcb6 	bl	800bdb0 <ld_dword>
 800d444:	4602      	mov	r2, r0
 800d446:	e000      	b.n	800d44a <find_volume+0x116>
 800d448:	2200      	movs	r2, #0
 800d44a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d44c:	009b      	lsls	r3, r3, #2
 800d44e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d452:	440b      	add	r3, r1
 800d454:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d458:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d45a:	3301      	adds	r3, #1
 800d45c:	643b      	str	r3, [r7, #64]	; 0x40
 800d45e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d460:	2b03      	cmp	r3, #3
 800d462:	d9dc      	bls.n	800d41e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d464:	2300      	movs	r3, #0
 800d466:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800d468:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d002      	beq.n	800d474 <find_volume+0x140>
 800d46e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d470:	3b01      	subs	r3, #1
 800d472:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d474:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d476:	009b      	lsls	r3, r3, #2
 800d478:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800d47c:	4413      	add	r3, r2
 800d47e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d482:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d484:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d486:	2b00      	cmp	r3, #0
 800d488:	d005      	beq.n	800d496 <find_volume+0x162>
 800d48a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d48c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d48e:	f7ff fefb 	bl	800d288 <check_fs>
 800d492:	4603      	mov	r3, r0
 800d494:	e000      	b.n	800d498 <find_volume+0x164>
 800d496:	2303      	movs	r3, #3
 800d498:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d49c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d4a0:	2b01      	cmp	r3, #1
 800d4a2:	d905      	bls.n	800d4b0 <find_volume+0x17c>
 800d4a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d4a6:	3301      	adds	r3, #1
 800d4a8:	643b      	str	r3, [r7, #64]	; 0x40
 800d4aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d4ac:	2b03      	cmp	r3, #3
 800d4ae:	d9e1      	bls.n	800d474 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d4b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d4b4:	2b04      	cmp	r3, #4
 800d4b6:	d101      	bne.n	800d4bc <find_volume+0x188>
 800d4b8:	2301      	movs	r3, #1
 800d4ba:	e17d      	b.n	800d7b8 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d4bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d4c0:	2b01      	cmp	r3, #1
 800d4c2:	d901      	bls.n	800d4c8 <find_volume+0x194>
 800d4c4:	230d      	movs	r3, #13
 800d4c6:	e177      	b.n	800d7b8 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d4c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ca:	3330      	adds	r3, #48	; 0x30
 800d4cc:	330b      	adds	r3, #11
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	f7fe fc56 	bl	800bd80 <ld_word>
 800d4d4:	4603      	mov	r3, r0
 800d4d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d4da:	d001      	beq.n	800d4e0 <find_volume+0x1ac>
 800d4dc:	230d      	movs	r3, #13
 800d4de:	e16b      	b.n	800d7b8 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d4e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4e2:	3330      	adds	r3, #48	; 0x30
 800d4e4:	3316      	adds	r3, #22
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	f7fe fc4a 	bl	800bd80 <ld_word>
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d4f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d106      	bne.n	800d504 <find_volume+0x1d0>
 800d4f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4f8:	3330      	adds	r3, #48	; 0x30
 800d4fa:	3324      	adds	r3, #36	; 0x24
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	f7fe fc57 	bl	800bdb0 <ld_dword>
 800d502:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800d504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d506:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d508:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d50a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d50c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800d510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d512:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d516:	789b      	ldrb	r3, [r3, #2]
 800d518:	2b01      	cmp	r3, #1
 800d51a:	d005      	beq.n	800d528 <find_volume+0x1f4>
 800d51c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d51e:	789b      	ldrb	r3, [r3, #2]
 800d520:	2b02      	cmp	r3, #2
 800d522:	d001      	beq.n	800d528 <find_volume+0x1f4>
 800d524:	230d      	movs	r3, #13
 800d526:	e147      	b.n	800d7b8 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d52a:	789b      	ldrb	r3, [r3, #2]
 800d52c:	461a      	mov	r2, r3
 800d52e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d530:	fb02 f303 	mul.w	r3, r2, r3
 800d534:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d538:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d53c:	b29a      	uxth	r2, r3
 800d53e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d540:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d544:	895b      	ldrh	r3, [r3, #10]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d008      	beq.n	800d55c <find_volume+0x228>
 800d54a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d54c:	895b      	ldrh	r3, [r3, #10]
 800d54e:	461a      	mov	r2, r3
 800d550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d552:	895b      	ldrh	r3, [r3, #10]
 800d554:	3b01      	subs	r3, #1
 800d556:	4013      	ands	r3, r2
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d001      	beq.n	800d560 <find_volume+0x22c>
 800d55c:	230d      	movs	r3, #13
 800d55e:	e12b      	b.n	800d7b8 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d562:	3330      	adds	r3, #48	; 0x30
 800d564:	3311      	adds	r3, #17
 800d566:	4618      	mov	r0, r3
 800d568:	f7fe fc0a 	bl	800bd80 <ld_word>
 800d56c:	4603      	mov	r3, r0
 800d56e:	461a      	mov	r2, r3
 800d570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d572:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d576:	891b      	ldrh	r3, [r3, #8]
 800d578:	f003 030f 	and.w	r3, r3, #15
 800d57c:	b29b      	uxth	r3, r3
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d001      	beq.n	800d586 <find_volume+0x252>
 800d582:	230d      	movs	r3, #13
 800d584:	e118      	b.n	800d7b8 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d588:	3330      	adds	r3, #48	; 0x30
 800d58a:	3313      	adds	r3, #19
 800d58c:	4618      	mov	r0, r3
 800d58e:	f7fe fbf7 	bl	800bd80 <ld_word>
 800d592:	4603      	mov	r3, r0
 800d594:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d596:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d106      	bne.n	800d5aa <find_volume+0x276>
 800d59c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d59e:	3330      	adds	r3, #48	; 0x30
 800d5a0:	3320      	adds	r3, #32
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	f7fe fc04 	bl	800bdb0 <ld_dword>
 800d5a8:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d5aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5ac:	3330      	adds	r3, #48	; 0x30
 800d5ae:	330e      	adds	r3, #14
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	f7fe fbe5 	bl	800bd80 <ld_word>
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d5ba:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d101      	bne.n	800d5c4 <find_volume+0x290>
 800d5c0:	230d      	movs	r3, #13
 800d5c2:	e0f9      	b.n	800d7b8 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d5c4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d5c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d5c8:	4413      	add	r3, r2
 800d5ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d5cc:	8912      	ldrh	r2, [r2, #8]
 800d5ce:	0912      	lsrs	r2, r2, #4
 800d5d0:	b292      	uxth	r2, r2
 800d5d2:	4413      	add	r3, r2
 800d5d4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d5d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d5d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5da:	429a      	cmp	r2, r3
 800d5dc:	d201      	bcs.n	800d5e2 <find_volume+0x2ae>
 800d5de:	230d      	movs	r3, #13
 800d5e0:	e0ea      	b.n	800d7b8 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d5e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d5e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5e6:	1ad3      	subs	r3, r2, r3
 800d5e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d5ea:	8952      	ldrh	r2, [r2, #10]
 800d5ec:	fbb3 f3f2 	udiv	r3, r3, r2
 800d5f0:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d5f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d103      	bne.n	800d600 <find_volume+0x2cc>
 800d5f8:	230d      	movs	r3, #13
 800d5fa:	e0dd      	b.n	800d7b8 <find_volume+0x484>
 800d5fc:	20000628 	.word	0x20000628
		fmt = FS_FAT32;
 800d600:	2303      	movs	r3, #3
 800d602:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d608:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800d60c:	4293      	cmp	r3, r2
 800d60e:	d802      	bhi.n	800d616 <find_volume+0x2e2>
 800d610:	2302      	movs	r3, #2
 800d612:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d618:	f640 72f5 	movw	r2, #4085	; 0xff5
 800d61c:	4293      	cmp	r3, r2
 800d61e:	d802      	bhi.n	800d626 <find_volume+0x2f2>
 800d620:	2301      	movs	r3, #1
 800d622:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d628:	1c9a      	adds	r2, r3, #2
 800d62a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d62c:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800d62e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d630:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d632:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d634:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d636:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d638:	441a      	add	r2, r3
 800d63a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d63c:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800d63e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d642:	441a      	add	r2, r3
 800d644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d646:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800d648:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d64c:	2b03      	cmp	r3, #3
 800d64e:	d11e      	bne.n	800d68e <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d652:	3330      	adds	r3, #48	; 0x30
 800d654:	332a      	adds	r3, #42	; 0x2a
 800d656:	4618      	mov	r0, r3
 800d658:	f7fe fb92 	bl	800bd80 <ld_word>
 800d65c:	4603      	mov	r3, r0
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d001      	beq.n	800d666 <find_volume+0x332>
 800d662:	230d      	movs	r3, #13
 800d664:	e0a8      	b.n	800d7b8 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d668:	891b      	ldrh	r3, [r3, #8]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d001      	beq.n	800d672 <find_volume+0x33e>
 800d66e:	230d      	movs	r3, #13
 800d670:	e0a2      	b.n	800d7b8 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d674:	3330      	adds	r3, #48	; 0x30
 800d676:	332c      	adds	r3, #44	; 0x2c
 800d678:	4618      	mov	r0, r3
 800d67a:	f7fe fb99 	bl	800bdb0 <ld_dword>
 800d67e:	4602      	mov	r2, r0
 800d680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d682:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d686:	695b      	ldr	r3, [r3, #20]
 800d688:	009b      	lsls	r3, r3, #2
 800d68a:	647b      	str	r3, [r7, #68]	; 0x44
 800d68c:	e01f      	b.n	800d6ce <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d68e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d690:	891b      	ldrh	r3, [r3, #8]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d101      	bne.n	800d69a <find_volume+0x366>
 800d696:	230d      	movs	r3, #13
 800d698:	e08e      	b.n	800d7b8 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d69a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d69c:	6a1a      	ldr	r2, [r3, #32]
 800d69e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d6a0:	441a      	add	r2, r3
 800d6a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6a4:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d6a6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d6aa:	2b02      	cmp	r3, #2
 800d6ac:	d103      	bne.n	800d6b6 <find_volume+0x382>
 800d6ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6b0:	695b      	ldr	r3, [r3, #20]
 800d6b2:	005b      	lsls	r3, r3, #1
 800d6b4:	e00a      	b.n	800d6cc <find_volume+0x398>
 800d6b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6b8:	695a      	ldr	r2, [r3, #20]
 800d6ba:	4613      	mov	r3, r2
 800d6bc:	005b      	lsls	r3, r3, #1
 800d6be:	4413      	add	r3, r2
 800d6c0:	085a      	lsrs	r2, r3, #1
 800d6c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6c4:	695b      	ldr	r3, [r3, #20]
 800d6c6:	f003 0301 	and.w	r3, r3, #1
 800d6ca:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d6cc:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d6ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6d0:	699a      	ldr	r2, [r3, #24]
 800d6d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d6d4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800d6d8:	0a5b      	lsrs	r3, r3, #9
 800d6da:	429a      	cmp	r2, r3
 800d6dc:	d201      	bcs.n	800d6e2 <find_volume+0x3ae>
 800d6de:	230d      	movs	r3, #13
 800d6e0:	e06a      	b.n	800d7b8 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d6e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6e4:	f04f 32ff 	mov.w	r2, #4294967295
 800d6e8:	611a      	str	r2, [r3, #16]
 800d6ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6ec:	691a      	ldr	r2, [r3, #16]
 800d6ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6f0:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800d6f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6f4:	2280      	movs	r2, #128	; 0x80
 800d6f6:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d6f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d6fc:	2b03      	cmp	r3, #3
 800d6fe:	d149      	bne.n	800d794 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d702:	3330      	adds	r3, #48	; 0x30
 800d704:	3330      	adds	r3, #48	; 0x30
 800d706:	4618      	mov	r0, r3
 800d708:	f7fe fb3a 	bl	800bd80 <ld_word>
 800d70c:	4603      	mov	r3, r0
 800d70e:	2b01      	cmp	r3, #1
 800d710:	d140      	bne.n	800d794 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d712:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d714:	3301      	adds	r3, #1
 800d716:	4619      	mov	r1, r3
 800d718:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d71a:	f7fe fde1 	bl	800c2e0 <move_window>
 800d71e:	4603      	mov	r3, r0
 800d720:	2b00      	cmp	r3, #0
 800d722:	d137      	bne.n	800d794 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 800d724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d726:	2200      	movs	r2, #0
 800d728:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d72a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d72c:	3330      	adds	r3, #48	; 0x30
 800d72e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d732:	4618      	mov	r0, r3
 800d734:	f7fe fb24 	bl	800bd80 <ld_word>
 800d738:	4603      	mov	r3, r0
 800d73a:	461a      	mov	r2, r3
 800d73c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d740:	429a      	cmp	r2, r3
 800d742:	d127      	bne.n	800d794 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d746:	3330      	adds	r3, #48	; 0x30
 800d748:	4618      	mov	r0, r3
 800d74a:	f7fe fb31 	bl	800bdb0 <ld_dword>
 800d74e:	4603      	mov	r3, r0
 800d750:	4a1b      	ldr	r2, [pc, #108]	; (800d7c0 <find_volume+0x48c>)
 800d752:	4293      	cmp	r3, r2
 800d754:	d11e      	bne.n	800d794 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d758:	3330      	adds	r3, #48	; 0x30
 800d75a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d75e:	4618      	mov	r0, r3
 800d760:	f7fe fb26 	bl	800bdb0 <ld_dword>
 800d764:	4603      	mov	r3, r0
 800d766:	4a17      	ldr	r2, [pc, #92]	; (800d7c4 <find_volume+0x490>)
 800d768:	4293      	cmp	r3, r2
 800d76a:	d113      	bne.n	800d794 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d76c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d76e:	3330      	adds	r3, #48	; 0x30
 800d770:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800d774:	4618      	mov	r0, r3
 800d776:	f7fe fb1b 	bl	800bdb0 <ld_dword>
 800d77a:	4602      	mov	r2, r0
 800d77c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d77e:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d782:	3330      	adds	r3, #48	; 0x30
 800d784:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800d788:	4618      	mov	r0, r3
 800d78a:	f7fe fb11 	bl	800bdb0 <ld_dword>
 800d78e:	4602      	mov	r2, r0
 800d790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d792:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d796:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800d79a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d79c:	4b0a      	ldr	r3, [pc, #40]	; (800d7c8 <find_volume+0x494>)
 800d79e:	881b      	ldrh	r3, [r3, #0]
 800d7a0:	3301      	adds	r3, #1
 800d7a2:	b29a      	uxth	r2, r3
 800d7a4:	4b08      	ldr	r3, [pc, #32]	; (800d7c8 <find_volume+0x494>)
 800d7a6:	801a      	strh	r2, [r3, #0]
 800d7a8:	4b07      	ldr	r3, [pc, #28]	; (800d7c8 <find_volume+0x494>)
 800d7aa:	881a      	ldrh	r2, [r3, #0]
 800d7ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7ae:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d7b0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d7b2:	f7fe fd2d 	bl	800c210 <clear_lock>
#endif
	return FR_OK;
 800d7b6:	2300      	movs	r3, #0
}
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	3758      	adds	r7, #88	; 0x58
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	bd80      	pop	{r7, pc}
 800d7c0:	41615252 	.word	0x41615252
 800d7c4:	61417272 	.word	0x61417272
 800d7c8:	2000062c 	.word	0x2000062c

0800d7cc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d7cc:	b580      	push	{r7, lr}
 800d7ce:	b084      	sub	sp, #16
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
 800d7d4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d7d6:	2309      	movs	r3, #9
 800d7d8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d01c      	beq.n	800d81a <validate+0x4e>
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d018      	beq.n	800d81a <validate+0x4e>
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	781b      	ldrb	r3, [r3, #0]
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d013      	beq.n	800d81a <validate+0x4e>
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	889a      	ldrh	r2, [r3, #4]
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	88db      	ldrh	r3, [r3, #6]
 800d7fc:	429a      	cmp	r2, r3
 800d7fe:	d10c      	bne.n	800d81a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	785b      	ldrb	r3, [r3, #1]
 800d806:	4618      	mov	r0, r3
 800d808:	f7fe fa1c 	bl	800bc44 <disk_status>
 800d80c:	4603      	mov	r3, r0
 800d80e:	f003 0301 	and.w	r3, r3, #1
 800d812:	2b00      	cmp	r3, #0
 800d814:	d101      	bne.n	800d81a <validate+0x4e>
			res = FR_OK;
 800d816:	2300      	movs	r3, #0
 800d818:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d81a:	7bfb      	ldrb	r3, [r7, #15]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d102      	bne.n	800d826 <validate+0x5a>
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	e000      	b.n	800d828 <validate+0x5c>
 800d826:	2300      	movs	r3, #0
 800d828:	683a      	ldr	r2, [r7, #0]
 800d82a:	6013      	str	r3, [r2, #0]
	return res;
 800d82c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d82e:	4618      	mov	r0, r3
 800d830:	3710      	adds	r7, #16
 800d832:	46bd      	mov	sp, r7
 800d834:	bd80      	pop	{r7, pc}
	...

0800d838 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	b088      	sub	sp, #32
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	60f8      	str	r0, [r7, #12]
 800d840:	60b9      	str	r1, [r7, #8]
 800d842:	4613      	mov	r3, r2
 800d844:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d846:	68bb      	ldr	r3, [r7, #8]
 800d848:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d84a:	f107 0310 	add.w	r3, r7, #16
 800d84e:	4618      	mov	r0, r3
 800d850:	f7ff fcd5 	bl	800d1fe <get_ldnumber>
 800d854:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d856:	69fb      	ldr	r3, [r7, #28]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	da01      	bge.n	800d860 <f_mount+0x28>
 800d85c:	230b      	movs	r3, #11
 800d85e:	e02b      	b.n	800d8b8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d860:	4a17      	ldr	r2, [pc, #92]	; (800d8c0 <f_mount+0x88>)
 800d862:	69fb      	ldr	r3, [r7, #28]
 800d864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d868:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d86a:	69bb      	ldr	r3, [r7, #24]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d005      	beq.n	800d87c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d870:	69b8      	ldr	r0, [r7, #24]
 800d872:	f7fe fccd 	bl	800c210 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d876:	69bb      	ldr	r3, [r7, #24]
 800d878:	2200      	movs	r2, #0
 800d87a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d002      	beq.n	800d888 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	2200      	movs	r2, #0
 800d886:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d888:	68fa      	ldr	r2, [r7, #12]
 800d88a:	490d      	ldr	r1, [pc, #52]	; (800d8c0 <f_mount+0x88>)
 800d88c:	69fb      	ldr	r3, [r7, #28]
 800d88e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d002      	beq.n	800d89e <f_mount+0x66>
 800d898:	79fb      	ldrb	r3, [r7, #7]
 800d89a:	2b01      	cmp	r3, #1
 800d89c:	d001      	beq.n	800d8a2 <f_mount+0x6a>
 800d89e:	2300      	movs	r3, #0
 800d8a0:	e00a      	b.n	800d8b8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d8a2:	f107 010c 	add.w	r1, r7, #12
 800d8a6:	f107 0308 	add.w	r3, r7, #8
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	f7ff fd41 	bl	800d334 <find_volume>
 800d8b2:	4603      	mov	r3, r0
 800d8b4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d8b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	3720      	adds	r7, #32
 800d8bc:	46bd      	mov	sp, r7
 800d8be:	bd80      	pop	{r7, pc}
 800d8c0:	20000628 	.word	0x20000628

0800d8c4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b098      	sub	sp, #96	; 0x60
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	60f8      	str	r0, [r7, #12]
 800d8cc:	60b9      	str	r1, [r7, #8]
 800d8ce:	4613      	mov	r3, r2
 800d8d0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d101      	bne.n	800d8dc <f_open+0x18>
 800d8d8:	2309      	movs	r3, #9
 800d8da:	e1ad      	b.n	800dc38 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d8dc:	79fb      	ldrb	r3, [r7, #7]
 800d8de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d8e2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d8e4:	79fa      	ldrb	r2, [r7, #7]
 800d8e6:	f107 0110 	add.w	r1, r7, #16
 800d8ea:	f107 0308 	add.w	r3, r7, #8
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	f7ff fd20 	bl	800d334 <find_volume>
 800d8f4:	4603      	mov	r3, r0
 800d8f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800d8fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	f040 8191 	bne.w	800dc26 <f_open+0x362>
		dj.obj.fs = fs;
 800d904:	693b      	ldr	r3, [r7, #16]
 800d906:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d908:	68ba      	ldr	r2, [r7, #8]
 800d90a:	f107 0314 	add.w	r3, r7, #20
 800d90e:	4611      	mov	r1, r2
 800d910:	4618      	mov	r0, r3
 800d912:	f7ff fc03 	bl	800d11c <follow_path>
 800d916:	4603      	mov	r3, r0
 800d918:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d91c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d920:	2b00      	cmp	r3, #0
 800d922:	d11a      	bne.n	800d95a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d924:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d928:	b25b      	sxtb	r3, r3
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	da03      	bge.n	800d936 <f_open+0x72>
				res = FR_INVALID_NAME;
 800d92e:	2306      	movs	r3, #6
 800d930:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d934:	e011      	b.n	800d95a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d936:	79fb      	ldrb	r3, [r7, #7]
 800d938:	f023 0301 	bic.w	r3, r3, #1
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	bf14      	ite	ne
 800d940:	2301      	movne	r3, #1
 800d942:	2300      	moveq	r3, #0
 800d944:	b2db      	uxtb	r3, r3
 800d946:	461a      	mov	r2, r3
 800d948:	f107 0314 	add.w	r3, r7, #20
 800d94c:	4611      	mov	r1, r2
 800d94e:	4618      	mov	r0, r3
 800d950:	f7fe fb16 	bl	800bf80 <chk_lock>
 800d954:	4603      	mov	r3, r0
 800d956:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d95a:	79fb      	ldrb	r3, [r7, #7]
 800d95c:	f003 031c 	and.w	r3, r3, #28
 800d960:	2b00      	cmp	r3, #0
 800d962:	d07f      	beq.n	800da64 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800d964:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d017      	beq.n	800d99c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d96c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d970:	2b04      	cmp	r3, #4
 800d972:	d10e      	bne.n	800d992 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d974:	f7fe fb60 	bl	800c038 <enq_lock>
 800d978:	4603      	mov	r3, r0
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d006      	beq.n	800d98c <f_open+0xc8>
 800d97e:	f107 0314 	add.w	r3, r7, #20
 800d982:	4618      	mov	r0, r3
 800d984:	f7ff faa4 	bl	800ced0 <dir_register>
 800d988:	4603      	mov	r3, r0
 800d98a:	e000      	b.n	800d98e <f_open+0xca>
 800d98c:	2312      	movs	r3, #18
 800d98e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d992:	79fb      	ldrb	r3, [r7, #7]
 800d994:	f043 0308 	orr.w	r3, r3, #8
 800d998:	71fb      	strb	r3, [r7, #7]
 800d99a:	e010      	b.n	800d9be <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d99c:	7ebb      	ldrb	r3, [r7, #26]
 800d99e:	f003 0311 	and.w	r3, r3, #17
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d003      	beq.n	800d9ae <f_open+0xea>
					res = FR_DENIED;
 800d9a6:	2307      	movs	r3, #7
 800d9a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d9ac:	e007      	b.n	800d9be <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d9ae:	79fb      	ldrb	r3, [r7, #7]
 800d9b0:	f003 0304 	and.w	r3, r3, #4
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d002      	beq.n	800d9be <f_open+0xfa>
 800d9b8:	2308      	movs	r3, #8
 800d9ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d9be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d168      	bne.n	800da98 <f_open+0x1d4>
 800d9c6:	79fb      	ldrb	r3, [r7, #7]
 800d9c8:	f003 0308 	and.w	r3, r3, #8
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d063      	beq.n	800da98 <f_open+0x1d4>
				dw = GET_FATTIME();
 800d9d0:	f7fd fbf8 	bl	800b1c4 <get_fattime>
 800d9d4:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d9d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9d8:	330e      	adds	r3, #14
 800d9da:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d9dc:	4618      	mov	r0, r3
 800d9de:	f7fe fa25 	bl	800be2c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d9e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9e4:	3316      	adds	r3, #22
 800d9e6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	f7fe fa1f 	bl	800be2c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d9ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9f0:	330b      	adds	r3, #11
 800d9f2:	2220      	movs	r2, #32
 800d9f4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d9f6:	693b      	ldr	r3, [r7, #16]
 800d9f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d9fa:	4611      	mov	r1, r2
 800d9fc:	4618      	mov	r0, r3
 800d9fe:	f7ff f976 	bl	800ccee <ld_clust>
 800da02:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800da04:	693b      	ldr	r3, [r7, #16]
 800da06:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800da08:	2200      	movs	r2, #0
 800da0a:	4618      	mov	r0, r3
 800da0c:	f7ff f98e 	bl	800cd2c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800da10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800da12:	331c      	adds	r3, #28
 800da14:	2100      	movs	r1, #0
 800da16:	4618      	mov	r0, r3
 800da18:	f7fe fa08 	bl	800be2c <st_dword>
					fs->wflag = 1;
 800da1c:	693b      	ldr	r3, [r7, #16]
 800da1e:	2201      	movs	r2, #1
 800da20:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800da22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800da24:	2b00      	cmp	r3, #0
 800da26:	d037      	beq.n	800da98 <f_open+0x1d4>
						dw = fs->winsect;
 800da28:	693b      	ldr	r3, [r7, #16]
 800da2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da2c:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800da2e:	f107 0314 	add.w	r3, r7, #20
 800da32:	2200      	movs	r2, #0
 800da34:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800da36:	4618      	mov	r0, r3
 800da38:	f7fe fea1 	bl	800c77e <remove_chain>
 800da3c:	4603      	mov	r3, r0
 800da3e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800da42:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800da46:	2b00      	cmp	r3, #0
 800da48:	d126      	bne.n	800da98 <f_open+0x1d4>
							res = move_window(fs, dw);
 800da4a:	693b      	ldr	r3, [r7, #16]
 800da4c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800da4e:	4618      	mov	r0, r3
 800da50:	f7fe fc46 	bl	800c2e0 <move_window>
 800da54:	4603      	mov	r3, r0
 800da56:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800da5a:	693b      	ldr	r3, [r7, #16]
 800da5c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800da5e:	3a01      	subs	r2, #1
 800da60:	60da      	str	r2, [r3, #12]
 800da62:	e019      	b.n	800da98 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800da64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d115      	bne.n	800da98 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800da6c:	7ebb      	ldrb	r3, [r7, #26]
 800da6e:	f003 0310 	and.w	r3, r3, #16
 800da72:	2b00      	cmp	r3, #0
 800da74:	d003      	beq.n	800da7e <f_open+0x1ba>
					res = FR_NO_FILE;
 800da76:	2304      	movs	r3, #4
 800da78:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800da7c:	e00c      	b.n	800da98 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800da7e:	79fb      	ldrb	r3, [r7, #7]
 800da80:	f003 0302 	and.w	r3, r3, #2
 800da84:	2b00      	cmp	r3, #0
 800da86:	d007      	beq.n	800da98 <f_open+0x1d4>
 800da88:	7ebb      	ldrb	r3, [r7, #26]
 800da8a:	f003 0301 	and.w	r3, r3, #1
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d002      	beq.n	800da98 <f_open+0x1d4>
						res = FR_DENIED;
 800da92:	2307      	movs	r3, #7
 800da94:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800da98:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d128      	bne.n	800daf2 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800daa0:	79fb      	ldrb	r3, [r7, #7]
 800daa2:	f003 0308 	and.w	r3, r3, #8
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d003      	beq.n	800dab2 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800daaa:	79fb      	ldrb	r3, [r7, #7]
 800daac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dab0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800dab2:	693b      	ldr	r3, [r7, #16]
 800dab4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800daba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800dac0:	79fb      	ldrb	r3, [r7, #7]
 800dac2:	f023 0301 	bic.w	r3, r3, #1
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	bf14      	ite	ne
 800daca:	2301      	movne	r3, #1
 800dacc:	2300      	moveq	r3, #0
 800dace:	b2db      	uxtb	r3, r3
 800dad0:	461a      	mov	r2, r3
 800dad2:	f107 0314 	add.w	r3, r7, #20
 800dad6:	4611      	mov	r1, r2
 800dad8:	4618      	mov	r0, r3
 800dada:	f7fe facf 	bl	800c07c <inc_lock>
 800dade:	4602      	mov	r2, r0
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	691b      	ldr	r3, [r3, #16]
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d102      	bne.n	800daf2 <f_open+0x22e>
 800daec:	2302      	movs	r3, #2
 800daee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800daf2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	f040 8095 	bne.w	800dc26 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800dafc:	693b      	ldr	r3, [r7, #16]
 800dafe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800db00:	4611      	mov	r1, r2
 800db02:	4618      	mov	r0, r3
 800db04:	f7ff f8f3 	bl	800ccee <ld_clust>
 800db08:	4602      	mov	r2, r0
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800db0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800db10:	331c      	adds	r3, #28
 800db12:	4618      	mov	r0, r3
 800db14:	f7fe f94c 	bl	800bdb0 <ld_dword>
 800db18:	4602      	mov	r2, r0
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	2200      	movs	r2, #0
 800db22:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800db24:	693a      	ldr	r2, [r7, #16]
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800db2a:	693b      	ldr	r3, [r7, #16]
 800db2c:	88da      	ldrh	r2, [r3, #6]
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	79fa      	ldrb	r2, [r7, #7]
 800db36:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	2200      	movs	r2, #0
 800db3c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	2200      	movs	r2, #0
 800db42:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	2200      	movs	r2, #0
 800db48:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	3330      	adds	r3, #48	; 0x30
 800db4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800db52:	2100      	movs	r1, #0
 800db54:	4618      	mov	r0, r3
 800db56:	f7fe f9b6 	bl	800bec6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800db5a:	79fb      	ldrb	r3, [r7, #7]
 800db5c:	f003 0320 	and.w	r3, r3, #32
 800db60:	2b00      	cmp	r3, #0
 800db62:	d060      	beq.n	800dc26 <f_open+0x362>
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	68db      	ldr	r3, [r3, #12]
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d05c      	beq.n	800dc26 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	68da      	ldr	r2, [r3, #12]
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800db74:	693b      	ldr	r3, [r7, #16]
 800db76:	895b      	ldrh	r3, [r3, #10]
 800db78:	025b      	lsls	r3, r3, #9
 800db7a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	689b      	ldr	r3, [r3, #8]
 800db80:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	68db      	ldr	r3, [r3, #12]
 800db86:	657b      	str	r3, [r7, #84]	; 0x54
 800db88:	e016      	b.n	800dbb8 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800db8e:	4618      	mov	r0, r3
 800db90:	f7fe fc61 	bl	800c456 <get_fat>
 800db94:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800db96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800db98:	2b01      	cmp	r3, #1
 800db9a:	d802      	bhi.n	800dba2 <f_open+0x2de>
 800db9c:	2302      	movs	r3, #2
 800db9e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800dba2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800dba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dba8:	d102      	bne.n	800dbb0 <f_open+0x2ec>
 800dbaa:	2301      	movs	r3, #1
 800dbac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800dbb0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800dbb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dbb4:	1ad3      	subs	r3, r2, r3
 800dbb6:	657b      	str	r3, [r7, #84]	; 0x54
 800dbb8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d103      	bne.n	800dbc8 <f_open+0x304>
 800dbc0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800dbc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dbc4:	429a      	cmp	r2, r3
 800dbc6:	d8e0      	bhi.n	800db8a <f_open+0x2c6>
				}
				fp->clust = clst;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800dbcc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800dbce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d127      	bne.n	800dc26 <f_open+0x362>
 800dbd6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dbd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d022      	beq.n	800dc26 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800dbe0:	693b      	ldr	r3, [r7, #16]
 800dbe2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	f7fe fc17 	bl	800c418 <clust2sect>
 800dbea:	6478      	str	r0, [r7, #68]	; 0x44
 800dbec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d103      	bne.n	800dbfa <f_open+0x336>
						res = FR_INT_ERR;
 800dbf2:	2302      	movs	r3, #2
 800dbf4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800dbf8:	e015      	b.n	800dc26 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800dbfa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dbfc:	0a5a      	lsrs	r2, r3, #9
 800dbfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dc00:	441a      	add	r2, r3
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800dc06:	693b      	ldr	r3, [r7, #16]
 800dc08:	7858      	ldrb	r0, [r3, #1]
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	6a1a      	ldr	r2, [r3, #32]
 800dc14:	2301      	movs	r3, #1
 800dc16:	f7fe f855 	bl	800bcc4 <disk_read>
 800dc1a:	4603      	mov	r3, r0
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d002      	beq.n	800dc26 <f_open+0x362>
 800dc20:	2301      	movs	r3, #1
 800dc22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800dc26:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d002      	beq.n	800dc34 <f_open+0x370>
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	2200      	movs	r2, #0
 800dc32:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800dc34:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800dc38:	4618      	mov	r0, r3
 800dc3a:	3760      	adds	r7, #96	; 0x60
 800dc3c:	46bd      	mov	sp, r7
 800dc3e:	bd80      	pop	{r7, pc}

0800dc40 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b08c      	sub	sp, #48	; 0x30
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	60f8      	str	r0, [r7, #12]
 800dc48:	60b9      	str	r1, [r7, #8]
 800dc4a:	607a      	str	r2, [r7, #4]
 800dc4c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800dc4e:	68bb      	ldr	r3, [r7, #8]
 800dc50:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800dc52:	683b      	ldr	r3, [r7, #0]
 800dc54:	2200      	movs	r2, #0
 800dc56:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	f107 0210 	add.w	r2, r7, #16
 800dc5e:	4611      	mov	r1, r2
 800dc60:	4618      	mov	r0, r3
 800dc62:	f7ff fdb3 	bl	800d7cc <validate>
 800dc66:	4603      	mov	r3, r0
 800dc68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800dc6c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d107      	bne.n	800dc84 <f_write+0x44>
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	7d5b      	ldrb	r3, [r3, #21]
 800dc78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800dc7c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d002      	beq.n	800dc8a <f_write+0x4a>
 800dc84:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dc88:	e14b      	b.n	800df22 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	7d1b      	ldrb	r3, [r3, #20]
 800dc8e:	f003 0302 	and.w	r3, r3, #2
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d101      	bne.n	800dc9a <f_write+0x5a>
 800dc96:	2307      	movs	r3, #7
 800dc98:	e143      	b.n	800df22 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	699a      	ldr	r2, [r3, #24]
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	441a      	add	r2, r3
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	699b      	ldr	r3, [r3, #24]
 800dca6:	429a      	cmp	r2, r3
 800dca8:	f080 812d 	bcs.w	800df06 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	699b      	ldr	r3, [r3, #24]
 800dcb0:	43db      	mvns	r3, r3
 800dcb2:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800dcb4:	e127      	b.n	800df06 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	699b      	ldr	r3, [r3, #24]
 800dcba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	f040 80e3 	bne.w	800de8a <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	699b      	ldr	r3, [r3, #24]
 800dcc8:	0a5b      	lsrs	r3, r3, #9
 800dcca:	693a      	ldr	r2, [r7, #16]
 800dccc:	8952      	ldrh	r2, [r2, #10]
 800dcce:	3a01      	subs	r2, #1
 800dcd0:	4013      	ands	r3, r2
 800dcd2:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800dcd4:	69bb      	ldr	r3, [r7, #24]
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d143      	bne.n	800dd62 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	699b      	ldr	r3, [r3, #24]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d10c      	bne.n	800dcfc <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	689b      	ldr	r3, [r3, #8]
 800dce6:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800dce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d11a      	bne.n	800dd24 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	2100      	movs	r1, #0
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	f7fe fda8 	bl	800c848 <create_chain>
 800dcf8:	62b8      	str	r0, [r7, #40]	; 0x28
 800dcfa:	e013      	b.n	800dd24 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d007      	beq.n	800dd14 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	699b      	ldr	r3, [r3, #24]
 800dd08:	4619      	mov	r1, r3
 800dd0a:	68f8      	ldr	r0, [r7, #12]
 800dd0c:	f7fe fe34 	bl	800c978 <clmt_clust>
 800dd10:	62b8      	str	r0, [r7, #40]	; 0x28
 800dd12:	e007      	b.n	800dd24 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800dd14:	68fa      	ldr	r2, [r7, #12]
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	69db      	ldr	r3, [r3, #28]
 800dd1a:	4619      	mov	r1, r3
 800dd1c:	4610      	mov	r0, r2
 800dd1e:	f7fe fd93 	bl	800c848 <create_chain>
 800dd22:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800dd24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	f000 80f2 	beq.w	800df10 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800dd2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd2e:	2b01      	cmp	r3, #1
 800dd30:	d104      	bne.n	800dd3c <f_write+0xfc>
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	2202      	movs	r2, #2
 800dd36:	755a      	strb	r2, [r3, #21]
 800dd38:	2302      	movs	r3, #2
 800dd3a:	e0f2      	b.n	800df22 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dd3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd42:	d104      	bne.n	800dd4e <f_write+0x10e>
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	2201      	movs	r2, #1
 800dd48:	755a      	strb	r2, [r3, #21]
 800dd4a:	2301      	movs	r3, #1
 800dd4c:	e0e9      	b.n	800df22 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dd52:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	689b      	ldr	r3, [r3, #8]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d102      	bne.n	800dd62 <f_write+0x122>
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dd60:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	7d1b      	ldrb	r3, [r3, #20]
 800dd66:	b25b      	sxtb	r3, r3
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	da18      	bge.n	800dd9e <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dd6c:	693b      	ldr	r3, [r7, #16]
 800dd6e:	7858      	ldrb	r0, [r3, #1]
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	6a1a      	ldr	r2, [r3, #32]
 800dd7a:	2301      	movs	r3, #1
 800dd7c:	f7fd ffc2 	bl	800bd04 <disk_write>
 800dd80:	4603      	mov	r3, r0
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d004      	beq.n	800dd90 <f_write+0x150>
 800dd86:	68fb      	ldr	r3, [r7, #12]
 800dd88:	2201      	movs	r2, #1
 800dd8a:	755a      	strb	r2, [r3, #21]
 800dd8c:	2301      	movs	r3, #1
 800dd8e:	e0c8      	b.n	800df22 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	7d1b      	ldrb	r3, [r3, #20]
 800dd94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dd98:	b2da      	uxtb	r2, r3
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800dd9e:	693a      	ldr	r2, [r7, #16]
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	69db      	ldr	r3, [r3, #28]
 800dda4:	4619      	mov	r1, r3
 800dda6:	4610      	mov	r0, r2
 800dda8:	f7fe fb36 	bl	800c418 <clust2sect>
 800ddac:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ddae:	697b      	ldr	r3, [r7, #20]
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d104      	bne.n	800ddbe <f_write+0x17e>
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	2202      	movs	r2, #2
 800ddb8:	755a      	strb	r2, [r3, #21]
 800ddba:	2302      	movs	r3, #2
 800ddbc:	e0b1      	b.n	800df22 <f_write+0x2e2>
			sect += csect;
 800ddbe:	697a      	ldr	r2, [r7, #20]
 800ddc0:	69bb      	ldr	r3, [r7, #24]
 800ddc2:	4413      	add	r3, r2
 800ddc4:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	0a5b      	lsrs	r3, r3, #9
 800ddca:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ddcc:	6a3b      	ldr	r3, [r7, #32]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d03c      	beq.n	800de4c <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ddd2:	69ba      	ldr	r2, [r7, #24]
 800ddd4:	6a3b      	ldr	r3, [r7, #32]
 800ddd6:	4413      	add	r3, r2
 800ddd8:	693a      	ldr	r2, [r7, #16]
 800ddda:	8952      	ldrh	r2, [r2, #10]
 800dddc:	4293      	cmp	r3, r2
 800ddde:	d905      	bls.n	800ddec <f_write+0x1ac>
					cc = fs->csize - csect;
 800dde0:	693b      	ldr	r3, [r7, #16]
 800dde2:	895b      	ldrh	r3, [r3, #10]
 800dde4:	461a      	mov	r2, r3
 800dde6:	69bb      	ldr	r3, [r7, #24]
 800dde8:	1ad3      	subs	r3, r2, r3
 800ddea:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ddec:	693b      	ldr	r3, [r7, #16]
 800ddee:	7858      	ldrb	r0, [r3, #1]
 800ddf0:	6a3b      	ldr	r3, [r7, #32]
 800ddf2:	697a      	ldr	r2, [r7, #20]
 800ddf4:	69f9      	ldr	r1, [r7, #28]
 800ddf6:	f7fd ff85 	bl	800bd04 <disk_write>
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d004      	beq.n	800de0a <f_write+0x1ca>
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	2201      	movs	r2, #1
 800de04:	755a      	strb	r2, [r3, #21]
 800de06:	2301      	movs	r3, #1
 800de08:	e08b      	b.n	800df22 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	6a1a      	ldr	r2, [r3, #32]
 800de0e:	697b      	ldr	r3, [r7, #20]
 800de10:	1ad3      	subs	r3, r2, r3
 800de12:	6a3a      	ldr	r2, [r7, #32]
 800de14:	429a      	cmp	r2, r3
 800de16:	d915      	bls.n	800de44 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	6a1a      	ldr	r2, [r3, #32]
 800de22:	697b      	ldr	r3, [r7, #20]
 800de24:	1ad3      	subs	r3, r2, r3
 800de26:	025b      	lsls	r3, r3, #9
 800de28:	69fa      	ldr	r2, [r7, #28]
 800de2a:	4413      	add	r3, r2
 800de2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800de30:	4619      	mov	r1, r3
 800de32:	f7fe f827 	bl	800be84 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	7d1b      	ldrb	r3, [r3, #20]
 800de3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800de3e:	b2da      	uxtb	r2, r3
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800de44:	6a3b      	ldr	r3, [r7, #32]
 800de46:	025b      	lsls	r3, r3, #9
 800de48:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800de4a:	e03f      	b.n	800decc <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	6a1b      	ldr	r3, [r3, #32]
 800de50:	697a      	ldr	r2, [r7, #20]
 800de52:	429a      	cmp	r2, r3
 800de54:	d016      	beq.n	800de84 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	699a      	ldr	r2, [r3, #24]
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800de5e:	429a      	cmp	r2, r3
 800de60:	d210      	bcs.n	800de84 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800de62:	693b      	ldr	r3, [r7, #16]
 800de64:	7858      	ldrb	r0, [r3, #1]
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800de6c:	2301      	movs	r3, #1
 800de6e:	697a      	ldr	r2, [r7, #20]
 800de70:	f7fd ff28 	bl	800bcc4 <disk_read>
 800de74:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800de76:	2b00      	cmp	r3, #0
 800de78:	d004      	beq.n	800de84 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	2201      	movs	r2, #1
 800de7e:	755a      	strb	r2, [r3, #21]
 800de80:	2301      	movs	r3, #1
 800de82:	e04e      	b.n	800df22 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	697a      	ldr	r2, [r7, #20]
 800de88:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	699b      	ldr	r3, [r3, #24]
 800de8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de92:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800de96:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800de98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	429a      	cmp	r2, r3
 800de9e:	d901      	bls.n	800dea4 <f_write+0x264>
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	699b      	ldr	r3, [r3, #24]
 800deae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800deb2:	4413      	add	r3, r2
 800deb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800deb6:	69f9      	ldr	r1, [r7, #28]
 800deb8:	4618      	mov	r0, r3
 800deba:	f7fd ffe3 	bl	800be84 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	7d1b      	ldrb	r3, [r3, #20]
 800dec2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800dec6:	b2da      	uxtb	r2, r3
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800decc:	69fa      	ldr	r2, [r7, #28]
 800dece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ded0:	4413      	add	r3, r2
 800ded2:	61fb      	str	r3, [r7, #28]
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	699a      	ldr	r2, [r3, #24]
 800ded8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deda:	441a      	add	r2, r3
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	619a      	str	r2, [r3, #24]
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	68da      	ldr	r2, [r3, #12]
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	699b      	ldr	r3, [r3, #24]
 800dee8:	429a      	cmp	r2, r3
 800deea:	bf38      	it	cc
 800deec:	461a      	movcc	r2, r3
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	60da      	str	r2, [r3, #12]
 800def2:	683b      	ldr	r3, [r7, #0]
 800def4:	681a      	ldr	r2, [r3, #0]
 800def6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800def8:	441a      	add	r2, r3
 800defa:	683b      	ldr	r3, [r7, #0]
 800defc:	601a      	str	r2, [r3, #0]
 800defe:	687a      	ldr	r2, [r7, #4]
 800df00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df02:	1ad3      	subs	r3, r2, r3
 800df04:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	f47f aed4 	bne.w	800dcb6 <f_write+0x76>
 800df0e:	e000      	b.n	800df12 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800df10:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	7d1b      	ldrb	r3, [r3, #20]
 800df16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df1a:	b2da      	uxtb	r2, r3
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800df20:	2300      	movs	r3, #0
}
 800df22:	4618      	mov	r0, r3
 800df24:	3730      	adds	r7, #48	; 0x30
 800df26:	46bd      	mov	sp, r7
 800df28:	bd80      	pop	{r7, pc}

0800df2a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800df2a:	b580      	push	{r7, lr}
 800df2c:	b086      	sub	sp, #24
 800df2e:	af00      	add	r7, sp, #0
 800df30:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	f107 0208 	add.w	r2, r7, #8
 800df38:	4611      	mov	r1, r2
 800df3a:	4618      	mov	r0, r3
 800df3c:	f7ff fc46 	bl	800d7cc <validate>
 800df40:	4603      	mov	r3, r0
 800df42:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800df44:	7dfb      	ldrb	r3, [r7, #23]
 800df46:	2b00      	cmp	r3, #0
 800df48:	d168      	bne.n	800e01c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	7d1b      	ldrb	r3, [r3, #20]
 800df4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df52:	2b00      	cmp	r3, #0
 800df54:	d062      	beq.n	800e01c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	7d1b      	ldrb	r3, [r3, #20]
 800df5a:	b25b      	sxtb	r3, r3
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	da15      	bge.n	800df8c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800df60:	68bb      	ldr	r3, [r7, #8]
 800df62:	7858      	ldrb	r0, [r3, #1]
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	6a1a      	ldr	r2, [r3, #32]
 800df6e:	2301      	movs	r3, #1
 800df70:	f7fd fec8 	bl	800bd04 <disk_write>
 800df74:	4603      	mov	r3, r0
 800df76:	2b00      	cmp	r3, #0
 800df78:	d001      	beq.n	800df7e <f_sync+0x54>
 800df7a:	2301      	movs	r3, #1
 800df7c:	e04f      	b.n	800e01e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	7d1b      	ldrb	r3, [r3, #20]
 800df82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800df86:	b2da      	uxtb	r2, r3
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800df8c:	f7fd f91a 	bl	800b1c4 <get_fattime>
 800df90:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800df92:	68ba      	ldr	r2, [r7, #8]
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df98:	4619      	mov	r1, r3
 800df9a:	4610      	mov	r0, r2
 800df9c:	f7fe f9a0 	bl	800c2e0 <move_window>
 800dfa0:	4603      	mov	r3, r0
 800dfa2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800dfa4:	7dfb      	ldrb	r3, [r7, #23]
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d138      	bne.n	800e01c <f_sync+0xf2>
					dir = fp->dir_ptr;
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfae:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	330b      	adds	r3, #11
 800dfb4:	781a      	ldrb	r2, [r3, #0]
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	330b      	adds	r3, #11
 800dfba:	f042 0220 	orr.w	r2, r2, #32
 800dfbe:	b2d2      	uxtb	r2, r2
 800dfc0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	6818      	ldr	r0, [r3, #0]
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	689b      	ldr	r3, [r3, #8]
 800dfca:	461a      	mov	r2, r3
 800dfcc:	68f9      	ldr	r1, [r7, #12]
 800dfce:	f7fe fead 	bl	800cd2c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	f103 021c 	add.w	r2, r3, #28
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	68db      	ldr	r3, [r3, #12]
 800dfdc:	4619      	mov	r1, r3
 800dfde:	4610      	mov	r0, r2
 800dfe0:	f7fd ff24 	bl	800be2c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800dfe4:	68fb      	ldr	r3, [r7, #12]
 800dfe6:	3316      	adds	r3, #22
 800dfe8:	6939      	ldr	r1, [r7, #16]
 800dfea:	4618      	mov	r0, r3
 800dfec:	f7fd ff1e 	bl	800be2c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	3312      	adds	r3, #18
 800dff4:	2100      	movs	r1, #0
 800dff6:	4618      	mov	r0, r3
 800dff8:	f7fd fefd 	bl	800bdf6 <st_word>
					fs->wflag = 1;
 800dffc:	68bb      	ldr	r3, [r7, #8]
 800dffe:	2201      	movs	r2, #1
 800e000:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e002:	68bb      	ldr	r3, [r7, #8]
 800e004:	4618      	mov	r0, r3
 800e006:	f7fe f999 	bl	800c33c <sync_fs>
 800e00a:	4603      	mov	r3, r0
 800e00c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	7d1b      	ldrb	r3, [r3, #20]
 800e012:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e016:	b2da      	uxtb	r2, r3
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e01c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e01e:	4618      	mov	r0, r3
 800e020:	3718      	adds	r7, #24
 800e022:	46bd      	mov	sp, r7
 800e024:	bd80      	pop	{r7, pc}

0800e026 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e026:	b580      	push	{r7, lr}
 800e028:	b084      	sub	sp, #16
 800e02a:	af00      	add	r7, sp, #0
 800e02c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e02e:	6878      	ldr	r0, [r7, #4]
 800e030:	f7ff ff7b 	bl	800df2a <f_sync>
 800e034:	4603      	mov	r3, r0
 800e036:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e038:	7bfb      	ldrb	r3, [r7, #15]
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d118      	bne.n	800e070 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	f107 0208 	add.w	r2, r7, #8
 800e044:	4611      	mov	r1, r2
 800e046:	4618      	mov	r0, r3
 800e048:	f7ff fbc0 	bl	800d7cc <validate>
 800e04c:	4603      	mov	r3, r0
 800e04e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e050:	7bfb      	ldrb	r3, [r7, #15]
 800e052:	2b00      	cmp	r3, #0
 800e054:	d10c      	bne.n	800e070 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	691b      	ldr	r3, [r3, #16]
 800e05a:	4618      	mov	r0, r3
 800e05c:	f7fe f89c 	bl	800c198 <dec_lock>
 800e060:	4603      	mov	r3, r0
 800e062:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e064:	7bfb      	ldrb	r3, [r7, #15]
 800e066:	2b00      	cmp	r3, #0
 800e068:	d102      	bne.n	800e070 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	2200      	movs	r2, #0
 800e06e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800e070:	7bfb      	ldrb	r3, [r7, #15]
}
 800e072:	4618      	mov	r0, r3
 800e074:	3710      	adds	r7, #16
 800e076:	46bd      	mov	sp, r7
 800e078:	bd80      	pop	{r7, pc}

0800e07a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800e07a:	b580      	push	{r7, lr}
 800e07c:	b090      	sub	sp, #64	; 0x40
 800e07e:	af00      	add	r7, sp, #0
 800e080:	6078      	str	r0, [r7, #4]
 800e082:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	f107 0208 	add.w	r2, r7, #8
 800e08a:	4611      	mov	r1, r2
 800e08c:	4618      	mov	r0, r3
 800e08e:	f7ff fb9d 	bl	800d7cc <validate>
 800e092:	4603      	mov	r3, r0
 800e094:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800e098:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d103      	bne.n	800e0a8 <f_lseek+0x2e>
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	7d5b      	ldrb	r3, [r3, #21]
 800e0a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800e0a8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d002      	beq.n	800e0b6 <f_lseek+0x3c>
 800e0b0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e0b4:	e1e6      	b.n	800e484 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	f000 80d1 	beq.w	800e262 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0c6:	d15a      	bne.n	800e17e <f_lseek+0x104>
			tbl = fp->cltbl;
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0cc:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800e0ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0d0:	1d1a      	adds	r2, r3, #4
 800e0d2:	627a      	str	r2, [r7, #36]	; 0x24
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	617b      	str	r3, [r7, #20]
 800e0d8:	2302      	movs	r3, #2
 800e0da:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	689b      	ldr	r3, [r3, #8]
 800e0e0:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800e0e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d03a      	beq.n	800e15e <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800e0e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0ea:	613b      	str	r3, [r7, #16]
 800e0ec:	2300      	movs	r3, #0
 800e0ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e0f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e0f2:	3302      	adds	r3, #2
 800e0f4:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800e0f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0f8:	60fb      	str	r3, [r7, #12]
 800e0fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0fc:	3301      	adds	r3, #1
 800e0fe:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e104:	4618      	mov	r0, r3
 800e106:	f7fe f9a6 	bl	800c456 <get_fat>
 800e10a:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e10c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e10e:	2b01      	cmp	r3, #1
 800e110:	d804      	bhi.n	800e11c <f_lseek+0xa2>
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	2202      	movs	r2, #2
 800e116:	755a      	strb	r2, [r3, #21]
 800e118:	2302      	movs	r3, #2
 800e11a:	e1b3      	b.n	800e484 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e11c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e11e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e122:	d104      	bne.n	800e12e <f_lseek+0xb4>
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	2201      	movs	r2, #1
 800e128:	755a      	strb	r2, [r3, #21]
 800e12a:	2301      	movs	r3, #1
 800e12c:	e1aa      	b.n	800e484 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	3301      	adds	r3, #1
 800e132:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e134:	429a      	cmp	r2, r3
 800e136:	d0de      	beq.n	800e0f6 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800e138:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e13a:	697b      	ldr	r3, [r7, #20]
 800e13c:	429a      	cmp	r2, r3
 800e13e:	d809      	bhi.n	800e154 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800e140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e142:	1d1a      	adds	r2, r3, #4
 800e144:	627a      	str	r2, [r7, #36]	; 0x24
 800e146:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e148:	601a      	str	r2, [r3, #0]
 800e14a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e14c:	1d1a      	adds	r2, r3, #4
 800e14e:	627a      	str	r2, [r7, #36]	; 0x24
 800e150:	693a      	ldr	r2, [r7, #16]
 800e152:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800e154:	68bb      	ldr	r3, [r7, #8]
 800e156:	695b      	ldr	r3, [r3, #20]
 800e158:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e15a:	429a      	cmp	r2, r3
 800e15c:	d3c4      	bcc.n	800e0e8 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e162:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e164:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800e166:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e168:	697b      	ldr	r3, [r7, #20]
 800e16a:	429a      	cmp	r2, r3
 800e16c:	d803      	bhi.n	800e176 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800e16e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e170:	2200      	movs	r2, #0
 800e172:	601a      	str	r2, [r3, #0]
 800e174:	e184      	b.n	800e480 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800e176:	2311      	movs	r3, #17
 800e178:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800e17c:	e180      	b.n	800e480 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	68db      	ldr	r3, [r3, #12]
 800e182:	683a      	ldr	r2, [r7, #0]
 800e184:	429a      	cmp	r2, r3
 800e186:	d902      	bls.n	800e18e <f_lseek+0x114>
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	68db      	ldr	r3, [r3, #12]
 800e18c:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	683a      	ldr	r2, [r7, #0]
 800e192:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800e194:	683b      	ldr	r3, [r7, #0]
 800e196:	2b00      	cmp	r3, #0
 800e198:	f000 8172 	beq.w	800e480 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800e19c:	683b      	ldr	r3, [r7, #0]
 800e19e:	3b01      	subs	r3, #1
 800e1a0:	4619      	mov	r1, r3
 800e1a2:	6878      	ldr	r0, [r7, #4]
 800e1a4:	f7fe fbe8 	bl	800c978 <clmt_clust>
 800e1a8:	4602      	mov	r2, r0
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800e1ae:	68ba      	ldr	r2, [r7, #8]
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	69db      	ldr	r3, [r3, #28]
 800e1b4:	4619      	mov	r1, r3
 800e1b6:	4610      	mov	r0, r2
 800e1b8:	f7fe f92e 	bl	800c418 <clust2sect>
 800e1bc:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800e1be:	69bb      	ldr	r3, [r7, #24]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d104      	bne.n	800e1ce <f_lseek+0x154>
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	2202      	movs	r2, #2
 800e1c8:	755a      	strb	r2, [r3, #21]
 800e1ca:	2302      	movs	r3, #2
 800e1cc:	e15a      	b.n	800e484 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800e1ce:	683b      	ldr	r3, [r7, #0]
 800e1d0:	3b01      	subs	r3, #1
 800e1d2:	0a5b      	lsrs	r3, r3, #9
 800e1d4:	68ba      	ldr	r2, [r7, #8]
 800e1d6:	8952      	ldrh	r2, [r2, #10]
 800e1d8:	3a01      	subs	r2, #1
 800e1da:	4013      	ands	r3, r2
 800e1dc:	69ba      	ldr	r2, [r7, #24]
 800e1de:	4413      	add	r3, r2
 800e1e0:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	699b      	ldr	r3, [r3, #24]
 800e1e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	f000 8148 	beq.w	800e480 <f_lseek+0x406>
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	6a1b      	ldr	r3, [r3, #32]
 800e1f4:	69ba      	ldr	r2, [r7, #24]
 800e1f6:	429a      	cmp	r2, r3
 800e1f8:	f000 8142 	beq.w	800e480 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	7d1b      	ldrb	r3, [r3, #20]
 800e200:	b25b      	sxtb	r3, r3
 800e202:	2b00      	cmp	r3, #0
 800e204:	da18      	bge.n	800e238 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e206:	68bb      	ldr	r3, [r7, #8]
 800e208:	7858      	ldrb	r0, [r3, #1]
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	6a1a      	ldr	r2, [r3, #32]
 800e214:	2301      	movs	r3, #1
 800e216:	f7fd fd75 	bl	800bd04 <disk_write>
 800e21a:	4603      	mov	r3, r0
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d004      	beq.n	800e22a <f_lseek+0x1b0>
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	2201      	movs	r2, #1
 800e224:	755a      	strb	r2, [r3, #21]
 800e226:	2301      	movs	r3, #1
 800e228:	e12c      	b.n	800e484 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	7d1b      	ldrb	r3, [r3, #20]
 800e22e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e232:	b2da      	uxtb	r2, r3
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800e238:	68bb      	ldr	r3, [r7, #8]
 800e23a:	7858      	ldrb	r0, [r3, #1]
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e242:	2301      	movs	r3, #1
 800e244:	69ba      	ldr	r2, [r7, #24]
 800e246:	f7fd fd3d 	bl	800bcc4 <disk_read>
 800e24a:	4603      	mov	r3, r0
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d004      	beq.n	800e25a <f_lseek+0x1e0>
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	2201      	movs	r2, #1
 800e254:	755a      	strb	r2, [r3, #21]
 800e256:	2301      	movs	r3, #1
 800e258:	e114      	b.n	800e484 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	69ba      	ldr	r2, [r7, #24]
 800e25e:	621a      	str	r2, [r3, #32]
 800e260:	e10e      	b.n	800e480 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	68db      	ldr	r3, [r3, #12]
 800e266:	683a      	ldr	r2, [r7, #0]
 800e268:	429a      	cmp	r2, r3
 800e26a:	d908      	bls.n	800e27e <f_lseek+0x204>
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	7d1b      	ldrb	r3, [r3, #20]
 800e270:	f003 0302 	and.w	r3, r3, #2
 800e274:	2b00      	cmp	r3, #0
 800e276:	d102      	bne.n	800e27e <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	68db      	ldr	r3, [r3, #12]
 800e27c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	699b      	ldr	r3, [r3, #24]
 800e282:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800e284:	2300      	movs	r3, #0
 800e286:	637b      	str	r3, [r7, #52]	; 0x34
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e28c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800e28e:	683b      	ldr	r3, [r7, #0]
 800e290:	2b00      	cmp	r3, #0
 800e292:	f000 80a7 	beq.w	800e3e4 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800e296:	68bb      	ldr	r3, [r7, #8]
 800e298:	895b      	ldrh	r3, [r3, #10]
 800e29a:	025b      	lsls	r3, r3, #9
 800e29c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800e29e:	6a3b      	ldr	r3, [r7, #32]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d01b      	beq.n	800e2dc <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800e2a4:	683b      	ldr	r3, [r7, #0]
 800e2a6:	1e5a      	subs	r2, r3, #1
 800e2a8:	69fb      	ldr	r3, [r7, #28]
 800e2aa:	fbb2 f2f3 	udiv	r2, r2, r3
 800e2ae:	6a3b      	ldr	r3, [r7, #32]
 800e2b0:	1e59      	subs	r1, r3, #1
 800e2b2:	69fb      	ldr	r3, [r7, #28]
 800e2b4:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800e2b8:	429a      	cmp	r2, r3
 800e2ba:	d30f      	bcc.n	800e2dc <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800e2bc:	6a3b      	ldr	r3, [r7, #32]
 800e2be:	1e5a      	subs	r2, r3, #1
 800e2c0:	69fb      	ldr	r3, [r7, #28]
 800e2c2:	425b      	negs	r3, r3
 800e2c4:	401a      	ands	r2, r3
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	699b      	ldr	r3, [r3, #24]
 800e2ce:	683a      	ldr	r2, [r7, #0]
 800e2d0:	1ad3      	subs	r3, r2, r3
 800e2d2:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	69db      	ldr	r3, [r3, #28]
 800e2d8:	63bb      	str	r3, [r7, #56]	; 0x38
 800e2da:	e022      	b.n	800e322 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	689b      	ldr	r3, [r3, #8]
 800e2e0:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800e2e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d119      	bne.n	800e31c <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	2100      	movs	r1, #0
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	f7fe faab 	bl	800c848 <create_chain>
 800e2f2:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e2f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2f6:	2b01      	cmp	r3, #1
 800e2f8:	d104      	bne.n	800e304 <f_lseek+0x28a>
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	2202      	movs	r2, #2
 800e2fe:	755a      	strb	r2, [r3, #21]
 800e300:	2302      	movs	r3, #2
 800e302:	e0bf      	b.n	800e484 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e30a:	d104      	bne.n	800e316 <f_lseek+0x29c>
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	2201      	movs	r2, #1
 800e310:	755a      	strb	r2, [r3, #21]
 800e312:	2301      	movs	r3, #1
 800e314:	e0b6      	b.n	800e484 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e31a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e320:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800e322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e324:	2b00      	cmp	r3, #0
 800e326:	d05d      	beq.n	800e3e4 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800e328:	e03a      	b.n	800e3a0 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800e32a:	683a      	ldr	r2, [r7, #0]
 800e32c:	69fb      	ldr	r3, [r7, #28]
 800e32e:	1ad3      	subs	r3, r2, r3
 800e330:	603b      	str	r3, [r7, #0]
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	699a      	ldr	r2, [r3, #24]
 800e336:	69fb      	ldr	r3, [r7, #28]
 800e338:	441a      	add	r2, r3
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	7d1b      	ldrb	r3, [r3, #20]
 800e342:	f003 0302 	and.w	r3, r3, #2
 800e346:	2b00      	cmp	r3, #0
 800e348:	d00b      	beq.n	800e362 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e34e:	4618      	mov	r0, r3
 800e350:	f7fe fa7a 	bl	800c848 <create_chain>
 800e354:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800e356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d108      	bne.n	800e36e <f_lseek+0x2f4>
							ofs = 0; break;
 800e35c:	2300      	movs	r3, #0
 800e35e:	603b      	str	r3, [r7, #0]
 800e360:	e022      	b.n	800e3a8 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e366:	4618      	mov	r0, r3
 800e368:	f7fe f875 	bl	800c456 <get_fat>
 800e36c:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e36e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e370:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e374:	d104      	bne.n	800e380 <f_lseek+0x306>
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	2201      	movs	r2, #1
 800e37a:	755a      	strb	r2, [r3, #21]
 800e37c:	2301      	movs	r3, #1
 800e37e:	e081      	b.n	800e484 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800e380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e382:	2b01      	cmp	r3, #1
 800e384:	d904      	bls.n	800e390 <f_lseek+0x316>
 800e386:	68bb      	ldr	r3, [r7, #8]
 800e388:	695b      	ldr	r3, [r3, #20]
 800e38a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e38c:	429a      	cmp	r2, r3
 800e38e:	d304      	bcc.n	800e39a <f_lseek+0x320>
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	2202      	movs	r2, #2
 800e394:	755a      	strb	r2, [r3, #21]
 800e396:	2302      	movs	r3, #2
 800e398:	e074      	b.n	800e484 <f_lseek+0x40a>
					fp->clust = clst;
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e39e:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800e3a0:	683a      	ldr	r2, [r7, #0]
 800e3a2:	69fb      	ldr	r3, [r7, #28]
 800e3a4:	429a      	cmp	r2, r3
 800e3a6:	d8c0      	bhi.n	800e32a <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	699a      	ldr	r2, [r3, #24]
 800e3ac:	683b      	ldr	r3, [r7, #0]
 800e3ae:	441a      	add	r2, r3
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800e3b4:	683b      	ldr	r3, [r7, #0]
 800e3b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d012      	beq.n	800e3e4 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800e3be:	68bb      	ldr	r3, [r7, #8]
 800e3c0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e3c2:	4618      	mov	r0, r3
 800e3c4:	f7fe f828 	bl	800c418 <clust2sect>
 800e3c8:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800e3ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d104      	bne.n	800e3da <f_lseek+0x360>
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	2202      	movs	r2, #2
 800e3d4:	755a      	strb	r2, [r3, #21]
 800e3d6:	2302      	movs	r3, #2
 800e3d8:	e054      	b.n	800e484 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800e3da:	683b      	ldr	r3, [r7, #0]
 800e3dc:	0a5b      	lsrs	r3, r3, #9
 800e3de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e3e0:	4413      	add	r3, r2
 800e3e2:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	699a      	ldr	r2, [r3, #24]
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	68db      	ldr	r3, [r3, #12]
 800e3ec:	429a      	cmp	r2, r3
 800e3ee:	d90a      	bls.n	800e406 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	699a      	ldr	r2, [r3, #24]
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	7d1b      	ldrb	r3, [r3, #20]
 800e3fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e400:	b2da      	uxtb	r2, r3
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	699b      	ldr	r3, [r3, #24]
 800e40a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d036      	beq.n	800e480 <f_lseek+0x406>
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	6a1b      	ldr	r3, [r3, #32]
 800e416:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e418:	429a      	cmp	r2, r3
 800e41a:	d031      	beq.n	800e480 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	7d1b      	ldrb	r3, [r3, #20]
 800e420:	b25b      	sxtb	r3, r3
 800e422:	2b00      	cmp	r3, #0
 800e424:	da18      	bge.n	800e458 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e426:	68bb      	ldr	r3, [r7, #8]
 800e428:	7858      	ldrb	r0, [r3, #1]
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	6a1a      	ldr	r2, [r3, #32]
 800e434:	2301      	movs	r3, #1
 800e436:	f7fd fc65 	bl	800bd04 <disk_write>
 800e43a:	4603      	mov	r3, r0
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d004      	beq.n	800e44a <f_lseek+0x3d0>
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	2201      	movs	r2, #1
 800e444:	755a      	strb	r2, [r3, #21]
 800e446:	2301      	movs	r3, #1
 800e448:	e01c      	b.n	800e484 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	7d1b      	ldrb	r3, [r3, #20]
 800e44e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e452:	b2da      	uxtb	r2, r3
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e458:	68bb      	ldr	r3, [r7, #8]
 800e45a:	7858      	ldrb	r0, [r3, #1]
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e462:	2301      	movs	r3, #1
 800e464:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e466:	f7fd fc2d 	bl	800bcc4 <disk_read>
 800e46a:	4603      	mov	r3, r0
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d004      	beq.n	800e47a <f_lseek+0x400>
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	2201      	movs	r2, #1
 800e474:	755a      	strb	r2, [r3, #21]
 800e476:	2301      	movs	r3, #1
 800e478:	e004      	b.n	800e484 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e47e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800e480:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800e484:	4618      	mov	r0, r3
 800e486:	3740      	adds	r7, #64	; 0x40
 800e488:	46bd      	mov	sp, r7
 800e48a:	bd80      	pop	{r7, pc}

0800e48c <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800e48c:	b580      	push	{r7, lr}
 800e48e:	b086      	sub	sp, #24
 800e490:	af00      	add	r7, sp, #0
 800e492:	6078      	str	r0, [r7, #4]
 800e494:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d101      	bne.n	800e4a0 <f_opendir+0x14>
 800e49c:	2309      	movs	r3, #9
 800e49e:	e064      	b.n	800e56a <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800e4a4:	f107 010c 	add.w	r1, r7, #12
 800e4a8:	463b      	mov	r3, r7
 800e4aa:	2200      	movs	r2, #0
 800e4ac:	4618      	mov	r0, r3
 800e4ae:	f7fe ff41 	bl	800d334 <find_volume>
 800e4b2:	4603      	mov	r3, r0
 800e4b4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e4b6:	7dfb      	ldrb	r3, [r7, #23]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d14f      	bne.n	800e55c <f_opendir+0xd0>
		obj->fs = fs;
 800e4bc:	68fa      	ldr	r2, [r7, #12]
 800e4be:	693b      	ldr	r3, [r7, #16]
 800e4c0:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800e4c2:	683b      	ldr	r3, [r7, #0]
 800e4c4:	4619      	mov	r1, r3
 800e4c6:	6878      	ldr	r0, [r7, #4]
 800e4c8:	f7fe fe28 	bl	800d11c <follow_path>
 800e4cc:	4603      	mov	r3, r0
 800e4ce:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800e4d0:	7dfb      	ldrb	r3, [r7, #23]
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d13d      	bne.n	800e552 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800e4dc:	b25b      	sxtb	r3, r3
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	db12      	blt.n	800e508 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800e4e2:	693b      	ldr	r3, [r7, #16]
 800e4e4:	799b      	ldrb	r3, [r3, #6]
 800e4e6:	f003 0310 	and.w	r3, r3, #16
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d00a      	beq.n	800e504 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800e4ee:	68fa      	ldr	r2, [r7, #12]
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	6a1b      	ldr	r3, [r3, #32]
 800e4f4:	4619      	mov	r1, r3
 800e4f6:	4610      	mov	r0, r2
 800e4f8:	f7fe fbf9 	bl	800ccee <ld_clust>
 800e4fc:	4602      	mov	r2, r0
 800e4fe:	693b      	ldr	r3, [r7, #16]
 800e500:	609a      	str	r2, [r3, #8]
 800e502:	e001      	b.n	800e508 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800e504:	2305      	movs	r3, #5
 800e506:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800e508:	7dfb      	ldrb	r3, [r7, #23]
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d121      	bne.n	800e552 <f_opendir+0xc6>
				obj->id = fs->id;
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	88da      	ldrh	r2, [r3, #6]
 800e512:	693b      	ldr	r3, [r7, #16]
 800e514:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800e516:	2100      	movs	r1, #0
 800e518:	6878      	ldr	r0, [r7, #4]
 800e51a:	f7fe fa61 	bl	800c9e0 <dir_sdi>
 800e51e:	4603      	mov	r3, r0
 800e520:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800e522:	7dfb      	ldrb	r3, [r7, #23]
 800e524:	2b00      	cmp	r3, #0
 800e526:	d114      	bne.n	800e552 <f_opendir+0xc6>
					if (obj->sclust) {
 800e528:	693b      	ldr	r3, [r7, #16]
 800e52a:	689b      	ldr	r3, [r3, #8]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d00d      	beq.n	800e54c <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800e530:	2100      	movs	r1, #0
 800e532:	6878      	ldr	r0, [r7, #4]
 800e534:	f7fd fda2 	bl	800c07c <inc_lock>
 800e538:	4602      	mov	r2, r0
 800e53a:	693b      	ldr	r3, [r7, #16]
 800e53c:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800e53e:	693b      	ldr	r3, [r7, #16]
 800e540:	691b      	ldr	r3, [r3, #16]
 800e542:	2b00      	cmp	r3, #0
 800e544:	d105      	bne.n	800e552 <f_opendir+0xc6>
 800e546:	2312      	movs	r3, #18
 800e548:	75fb      	strb	r3, [r7, #23]
 800e54a:	e002      	b.n	800e552 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800e54c:	693b      	ldr	r3, [r7, #16]
 800e54e:	2200      	movs	r2, #0
 800e550:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800e552:	7dfb      	ldrb	r3, [r7, #23]
 800e554:	2b04      	cmp	r3, #4
 800e556:	d101      	bne.n	800e55c <f_opendir+0xd0>
 800e558:	2305      	movs	r3, #5
 800e55a:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800e55c:	7dfb      	ldrb	r3, [r7, #23]
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d002      	beq.n	800e568 <f_opendir+0xdc>
 800e562:	693b      	ldr	r3, [r7, #16]
 800e564:	2200      	movs	r2, #0
 800e566:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e568:	7dfb      	ldrb	r3, [r7, #23]
}
 800e56a:	4618      	mov	r0, r3
 800e56c:	3718      	adds	r7, #24
 800e56e:	46bd      	mov	sp, r7
 800e570:	bd80      	pop	{r7, pc}

0800e572 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800e572:	b580      	push	{r7, lr}
 800e574:	b084      	sub	sp, #16
 800e576:	af00      	add	r7, sp, #0
 800e578:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	f107 0208 	add.w	r2, r7, #8
 800e580:	4611      	mov	r1, r2
 800e582:	4618      	mov	r0, r3
 800e584:	f7ff f922 	bl	800d7cc <validate>
 800e588:	4603      	mov	r3, r0
 800e58a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800e58c:	7bfb      	ldrb	r3, [r7, #15]
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d110      	bne.n	800e5b4 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	691b      	ldr	r3, [r3, #16]
 800e596:	2b00      	cmp	r3, #0
 800e598:	d006      	beq.n	800e5a8 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	691b      	ldr	r3, [r3, #16]
 800e59e:	4618      	mov	r0, r3
 800e5a0:	f7fd fdfa 	bl	800c198 <dec_lock>
 800e5a4:	4603      	mov	r3, r0
 800e5a6:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800e5a8:	7bfb      	ldrb	r3, [r7, #15]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d102      	bne.n	800e5b4 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	2200      	movs	r2, #0
 800e5b2:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800e5b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	3710      	adds	r7, #16
 800e5ba:	46bd      	mov	sp, r7
 800e5bc:	bd80      	pop	{r7, pc}

0800e5be <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800e5be:	b580      	push	{r7, lr}
 800e5c0:	b084      	sub	sp, #16
 800e5c2:	af00      	add	r7, sp, #0
 800e5c4:	6078      	str	r0, [r7, #4]
 800e5c6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	f107 0208 	add.w	r2, r7, #8
 800e5ce:	4611      	mov	r1, r2
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	f7ff f8fb 	bl	800d7cc <validate>
 800e5d6:	4603      	mov	r3, r0
 800e5d8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800e5da:	7bfb      	ldrb	r3, [r7, #15]
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d126      	bne.n	800e62e <f_readdir+0x70>
		if (!fno) {
 800e5e0:	683b      	ldr	r3, [r7, #0]
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d106      	bne.n	800e5f4 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800e5e6:	2100      	movs	r1, #0
 800e5e8:	6878      	ldr	r0, [r7, #4]
 800e5ea:	f7fe f9f9 	bl	800c9e0 <dir_sdi>
 800e5ee:	4603      	mov	r3, r0
 800e5f0:	73fb      	strb	r3, [r7, #15]
 800e5f2:	e01c      	b.n	800e62e <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800e5f4:	2100      	movs	r1, #0
 800e5f6:	6878      	ldr	r0, [r7, #4]
 800e5f8:	f7fe fbb8 	bl	800cd6c <dir_read>
 800e5fc:	4603      	mov	r3, r0
 800e5fe:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800e600:	7bfb      	ldrb	r3, [r7, #15]
 800e602:	2b04      	cmp	r3, #4
 800e604:	d101      	bne.n	800e60a <f_readdir+0x4c>
 800e606:	2300      	movs	r3, #0
 800e608:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800e60a:	7bfb      	ldrb	r3, [r7, #15]
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d10e      	bne.n	800e62e <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800e610:	6839      	ldr	r1, [r7, #0]
 800e612:	6878      	ldr	r0, [r7, #4]
 800e614:	f7fe fc8e 	bl	800cf34 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800e618:	2100      	movs	r1, #0
 800e61a:	6878      	ldr	r0, [r7, #4]
 800e61c:	f7fe fa5b 	bl	800cad6 <dir_next>
 800e620:	4603      	mov	r3, r0
 800e622:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800e624:	7bfb      	ldrb	r3, [r7, #15]
 800e626:	2b04      	cmp	r3, #4
 800e628:	d101      	bne.n	800e62e <f_readdir+0x70>
 800e62a:	2300      	movs	r3, #0
 800e62c:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800e62e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e630:	4618      	mov	r0, r3
 800e632:	3710      	adds	r7, #16
 800e634:	46bd      	mov	sp, r7
 800e636:	bd80      	pop	{r7, pc}

0800e638 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e638:	b480      	push	{r7}
 800e63a:	b087      	sub	sp, #28
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	60f8      	str	r0, [r7, #12]
 800e640:	60b9      	str	r1, [r7, #8]
 800e642:	4613      	mov	r3, r2
 800e644:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e646:	2301      	movs	r3, #1
 800e648:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e64a:	2300      	movs	r3, #0
 800e64c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e64e:	4b1f      	ldr	r3, [pc, #124]	; (800e6cc <FATFS_LinkDriverEx+0x94>)
 800e650:	7a5b      	ldrb	r3, [r3, #9]
 800e652:	b2db      	uxtb	r3, r3
 800e654:	2b00      	cmp	r3, #0
 800e656:	d131      	bne.n	800e6bc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e658:	4b1c      	ldr	r3, [pc, #112]	; (800e6cc <FATFS_LinkDriverEx+0x94>)
 800e65a:	7a5b      	ldrb	r3, [r3, #9]
 800e65c:	b2db      	uxtb	r3, r3
 800e65e:	461a      	mov	r2, r3
 800e660:	4b1a      	ldr	r3, [pc, #104]	; (800e6cc <FATFS_LinkDriverEx+0x94>)
 800e662:	2100      	movs	r1, #0
 800e664:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e666:	4b19      	ldr	r3, [pc, #100]	; (800e6cc <FATFS_LinkDriverEx+0x94>)
 800e668:	7a5b      	ldrb	r3, [r3, #9]
 800e66a:	b2db      	uxtb	r3, r3
 800e66c:	4a17      	ldr	r2, [pc, #92]	; (800e6cc <FATFS_LinkDriverEx+0x94>)
 800e66e:	009b      	lsls	r3, r3, #2
 800e670:	4413      	add	r3, r2
 800e672:	68fa      	ldr	r2, [r7, #12]
 800e674:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e676:	4b15      	ldr	r3, [pc, #84]	; (800e6cc <FATFS_LinkDriverEx+0x94>)
 800e678:	7a5b      	ldrb	r3, [r3, #9]
 800e67a:	b2db      	uxtb	r3, r3
 800e67c:	461a      	mov	r2, r3
 800e67e:	4b13      	ldr	r3, [pc, #76]	; (800e6cc <FATFS_LinkDriverEx+0x94>)
 800e680:	4413      	add	r3, r2
 800e682:	79fa      	ldrb	r2, [r7, #7]
 800e684:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e686:	4b11      	ldr	r3, [pc, #68]	; (800e6cc <FATFS_LinkDriverEx+0x94>)
 800e688:	7a5b      	ldrb	r3, [r3, #9]
 800e68a:	b2db      	uxtb	r3, r3
 800e68c:	1c5a      	adds	r2, r3, #1
 800e68e:	b2d1      	uxtb	r1, r2
 800e690:	4a0e      	ldr	r2, [pc, #56]	; (800e6cc <FATFS_LinkDriverEx+0x94>)
 800e692:	7251      	strb	r1, [r2, #9]
 800e694:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e696:	7dbb      	ldrb	r3, [r7, #22]
 800e698:	3330      	adds	r3, #48	; 0x30
 800e69a:	b2da      	uxtb	r2, r3
 800e69c:	68bb      	ldr	r3, [r7, #8]
 800e69e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e6a0:	68bb      	ldr	r3, [r7, #8]
 800e6a2:	3301      	adds	r3, #1
 800e6a4:	223a      	movs	r2, #58	; 0x3a
 800e6a6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e6a8:	68bb      	ldr	r3, [r7, #8]
 800e6aa:	3302      	adds	r3, #2
 800e6ac:	222f      	movs	r2, #47	; 0x2f
 800e6ae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e6b0:	68bb      	ldr	r3, [r7, #8]
 800e6b2:	3303      	adds	r3, #3
 800e6b4:	2200      	movs	r2, #0
 800e6b6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e6b8:	2300      	movs	r3, #0
 800e6ba:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e6bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800e6be:	4618      	mov	r0, r3
 800e6c0:	371c      	adds	r7, #28
 800e6c2:	46bd      	mov	sp, r7
 800e6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c8:	4770      	bx	lr
 800e6ca:	bf00      	nop
 800e6cc:	20000650 	.word	0x20000650

0800e6d0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	b082      	sub	sp, #8
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	6078      	str	r0, [r7, #4]
 800e6d8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e6da:	2200      	movs	r2, #0
 800e6dc:	6839      	ldr	r1, [r7, #0]
 800e6de:	6878      	ldr	r0, [r7, #4]
 800e6e0:	f7ff ffaa 	bl	800e638 <FATFS_LinkDriverEx>
 800e6e4:	4603      	mov	r3, r0
}
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	3708      	adds	r7, #8
 800e6ea:	46bd      	mov	sp, r7
 800e6ec:	bd80      	pop	{r7, pc}
	...

0800e6f0 <__errno>:
 800e6f0:	4b01      	ldr	r3, [pc, #4]	; (800e6f8 <__errno+0x8>)
 800e6f2:	6818      	ldr	r0, [r3, #0]
 800e6f4:	4770      	bx	lr
 800e6f6:	bf00      	nop
 800e6f8:	20000044 	.word	0x20000044

0800e6fc <__libc_init_array>:
 800e6fc:	b570      	push	{r4, r5, r6, lr}
 800e6fe:	4d0d      	ldr	r5, [pc, #52]	; (800e734 <__libc_init_array+0x38>)
 800e700:	4c0d      	ldr	r4, [pc, #52]	; (800e738 <__libc_init_array+0x3c>)
 800e702:	1b64      	subs	r4, r4, r5
 800e704:	10a4      	asrs	r4, r4, #2
 800e706:	2600      	movs	r6, #0
 800e708:	42a6      	cmp	r6, r4
 800e70a:	d109      	bne.n	800e720 <__libc_init_array+0x24>
 800e70c:	4d0b      	ldr	r5, [pc, #44]	; (800e73c <__libc_init_array+0x40>)
 800e70e:	4c0c      	ldr	r4, [pc, #48]	; (800e740 <__libc_init_array+0x44>)
 800e710:	f005 fcd0 	bl	80140b4 <_init>
 800e714:	1b64      	subs	r4, r4, r5
 800e716:	10a4      	asrs	r4, r4, #2
 800e718:	2600      	movs	r6, #0
 800e71a:	42a6      	cmp	r6, r4
 800e71c:	d105      	bne.n	800e72a <__libc_init_array+0x2e>
 800e71e:	bd70      	pop	{r4, r5, r6, pc}
 800e720:	f855 3b04 	ldr.w	r3, [r5], #4
 800e724:	4798      	blx	r3
 800e726:	3601      	adds	r6, #1
 800e728:	e7ee      	b.n	800e708 <__libc_init_array+0xc>
 800e72a:	f855 3b04 	ldr.w	r3, [r5], #4
 800e72e:	4798      	blx	r3
 800e730:	3601      	adds	r6, #1
 800e732:	e7f2      	b.n	800e71a <__libc_init_array+0x1e>
 800e734:	08015198 	.word	0x08015198
 800e738:	08015198 	.word	0x08015198
 800e73c:	08015198 	.word	0x08015198
 800e740:	0801519c 	.word	0x0801519c

0800e744 <malloc>:
 800e744:	4b02      	ldr	r3, [pc, #8]	; (800e750 <malloc+0xc>)
 800e746:	4601      	mov	r1, r0
 800e748:	6818      	ldr	r0, [r3, #0]
 800e74a:	f000 b871 	b.w	800e830 <_malloc_r>
 800e74e:	bf00      	nop
 800e750:	20000044 	.word	0x20000044

0800e754 <free>:
 800e754:	4b02      	ldr	r3, [pc, #8]	; (800e760 <free+0xc>)
 800e756:	4601      	mov	r1, r0
 800e758:	6818      	ldr	r0, [r3, #0]
 800e75a:	f000 b819 	b.w	800e790 <_free_r>
 800e75e:	bf00      	nop
 800e760:	20000044 	.word	0x20000044

0800e764 <memcpy>:
 800e764:	440a      	add	r2, r1
 800e766:	4291      	cmp	r1, r2
 800e768:	f100 33ff 	add.w	r3, r0, #4294967295
 800e76c:	d100      	bne.n	800e770 <memcpy+0xc>
 800e76e:	4770      	bx	lr
 800e770:	b510      	push	{r4, lr}
 800e772:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e776:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e77a:	4291      	cmp	r1, r2
 800e77c:	d1f9      	bne.n	800e772 <memcpy+0xe>
 800e77e:	bd10      	pop	{r4, pc}

0800e780 <memset>:
 800e780:	4402      	add	r2, r0
 800e782:	4603      	mov	r3, r0
 800e784:	4293      	cmp	r3, r2
 800e786:	d100      	bne.n	800e78a <memset+0xa>
 800e788:	4770      	bx	lr
 800e78a:	f803 1b01 	strb.w	r1, [r3], #1
 800e78e:	e7f9      	b.n	800e784 <memset+0x4>

0800e790 <_free_r>:
 800e790:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e792:	2900      	cmp	r1, #0
 800e794:	d048      	beq.n	800e828 <_free_r+0x98>
 800e796:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e79a:	9001      	str	r0, [sp, #4]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	f1a1 0404 	sub.w	r4, r1, #4
 800e7a2:	bfb8      	it	lt
 800e7a4:	18e4      	addlt	r4, r4, r3
 800e7a6:	f003 fc41 	bl	801202c <__malloc_lock>
 800e7aa:	4a20      	ldr	r2, [pc, #128]	; (800e82c <_free_r+0x9c>)
 800e7ac:	9801      	ldr	r0, [sp, #4]
 800e7ae:	6813      	ldr	r3, [r2, #0]
 800e7b0:	4615      	mov	r5, r2
 800e7b2:	b933      	cbnz	r3, 800e7c2 <_free_r+0x32>
 800e7b4:	6063      	str	r3, [r4, #4]
 800e7b6:	6014      	str	r4, [r2, #0]
 800e7b8:	b003      	add	sp, #12
 800e7ba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e7be:	f003 bc3b 	b.w	8012038 <__malloc_unlock>
 800e7c2:	42a3      	cmp	r3, r4
 800e7c4:	d90b      	bls.n	800e7de <_free_r+0x4e>
 800e7c6:	6821      	ldr	r1, [r4, #0]
 800e7c8:	1862      	adds	r2, r4, r1
 800e7ca:	4293      	cmp	r3, r2
 800e7cc:	bf04      	itt	eq
 800e7ce:	681a      	ldreq	r2, [r3, #0]
 800e7d0:	685b      	ldreq	r3, [r3, #4]
 800e7d2:	6063      	str	r3, [r4, #4]
 800e7d4:	bf04      	itt	eq
 800e7d6:	1852      	addeq	r2, r2, r1
 800e7d8:	6022      	streq	r2, [r4, #0]
 800e7da:	602c      	str	r4, [r5, #0]
 800e7dc:	e7ec      	b.n	800e7b8 <_free_r+0x28>
 800e7de:	461a      	mov	r2, r3
 800e7e0:	685b      	ldr	r3, [r3, #4]
 800e7e2:	b10b      	cbz	r3, 800e7e8 <_free_r+0x58>
 800e7e4:	42a3      	cmp	r3, r4
 800e7e6:	d9fa      	bls.n	800e7de <_free_r+0x4e>
 800e7e8:	6811      	ldr	r1, [r2, #0]
 800e7ea:	1855      	adds	r5, r2, r1
 800e7ec:	42a5      	cmp	r5, r4
 800e7ee:	d10b      	bne.n	800e808 <_free_r+0x78>
 800e7f0:	6824      	ldr	r4, [r4, #0]
 800e7f2:	4421      	add	r1, r4
 800e7f4:	1854      	adds	r4, r2, r1
 800e7f6:	42a3      	cmp	r3, r4
 800e7f8:	6011      	str	r1, [r2, #0]
 800e7fa:	d1dd      	bne.n	800e7b8 <_free_r+0x28>
 800e7fc:	681c      	ldr	r4, [r3, #0]
 800e7fe:	685b      	ldr	r3, [r3, #4]
 800e800:	6053      	str	r3, [r2, #4]
 800e802:	4421      	add	r1, r4
 800e804:	6011      	str	r1, [r2, #0]
 800e806:	e7d7      	b.n	800e7b8 <_free_r+0x28>
 800e808:	d902      	bls.n	800e810 <_free_r+0x80>
 800e80a:	230c      	movs	r3, #12
 800e80c:	6003      	str	r3, [r0, #0]
 800e80e:	e7d3      	b.n	800e7b8 <_free_r+0x28>
 800e810:	6825      	ldr	r5, [r4, #0]
 800e812:	1961      	adds	r1, r4, r5
 800e814:	428b      	cmp	r3, r1
 800e816:	bf04      	itt	eq
 800e818:	6819      	ldreq	r1, [r3, #0]
 800e81a:	685b      	ldreq	r3, [r3, #4]
 800e81c:	6063      	str	r3, [r4, #4]
 800e81e:	bf04      	itt	eq
 800e820:	1949      	addeq	r1, r1, r5
 800e822:	6021      	streq	r1, [r4, #0]
 800e824:	6054      	str	r4, [r2, #4]
 800e826:	e7c7      	b.n	800e7b8 <_free_r+0x28>
 800e828:	b003      	add	sp, #12
 800e82a:	bd30      	pop	{r4, r5, pc}
 800e82c:	2000065c 	.word	0x2000065c

0800e830 <_malloc_r>:
 800e830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e832:	1ccd      	adds	r5, r1, #3
 800e834:	f025 0503 	bic.w	r5, r5, #3
 800e838:	3508      	adds	r5, #8
 800e83a:	2d0c      	cmp	r5, #12
 800e83c:	bf38      	it	cc
 800e83e:	250c      	movcc	r5, #12
 800e840:	2d00      	cmp	r5, #0
 800e842:	4606      	mov	r6, r0
 800e844:	db01      	blt.n	800e84a <_malloc_r+0x1a>
 800e846:	42a9      	cmp	r1, r5
 800e848:	d903      	bls.n	800e852 <_malloc_r+0x22>
 800e84a:	230c      	movs	r3, #12
 800e84c:	6033      	str	r3, [r6, #0]
 800e84e:	2000      	movs	r0, #0
 800e850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e852:	f003 fbeb 	bl	801202c <__malloc_lock>
 800e856:	4921      	ldr	r1, [pc, #132]	; (800e8dc <_malloc_r+0xac>)
 800e858:	680a      	ldr	r2, [r1, #0]
 800e85a:	4614      	mov	r4, r2
 800e85c:	b99c      	cbnz	r4, 800e886 <_malloc_r+0x56>
 800e85e:	4f20      	ldr	r7, [pc, #128]	; (800e8e0 <_malloc_r+0xb0>)
 800e860:	683b      	ldr	r3, [r7, #0]
 800e862:	b923      	cbnz	r3, 800e86e <_malloc_r+0x3e>
 800e864:	4621      	mov	r1, r4
 800e866:	4630      	mov	r0, r6
 800e868:	f000 ff44 	bl	800f6f4 <_sbrk_r>
 800e86c:	6038      	str	r0, [r7, #0]
 800e86e:	4629      	mov	r1, r5
 800e870:	4630      	mov	r0, r6
 800e872:	f000 ff3f 	bl	800f6f4 <_sbrk_r>
 800e876:	1c43      	adds	r3, r0, #1
 800e878:	d123      	bne.n	800e8c2 <_malloc_r+0x92>
 800e87a:	230c      	movs	r3, #12
 800e87c:	6033      	str	r3, [r6, #0]
 800e87e:	4630      	mov	r0, r6
 800e880:	f003 fbda 	bl	8012038 <__malloc_unlock>
 800e884:	e7e3      	b.n	800e84e <_malloc_r+0x1e>
 800e886:	6823      	ldr	r3, [r4, #0]
 800e888:	1b5b      	subs	r3, r3, r5
 800e88a:	d417      	bmi.n	800e8bc <_malloc_r+0x8c>
 800e88c:	2b0b      	cmp	r3, #11
 800e88e:	d903      	bls.n	800e898 <_malloc_r+0x68>
 800e890:	6023      	str	r3, [r4, #0]
 800e892:	441c      	add	r4, r3
 800e894:	6025      	str	r5, [r4, #0]
 800e896:	e004      	b.n	800e8a2 <_malloc_r+0x72>
 800e898:	6863      	ldr	r3, [r4, #4]
 800e89a:	42a2      	cmp	r2, r4
 800e89c:	bf0c      	ite	eq
 800e89e:	600b      	streq	r3, [r1, #0]
 800e8a0:	6053      	strne	r3, [r2, #4]
 800e8a2:	4630      	mov	r0, r6
 800e8a4:	f003 fbc8 	bl	8012038 <__malloc_unlock>
 800e8a8:	f104 000b 	add.w	r0, r4, #11
 800e8ac:	1d23      	adds	r3, r4, #4
 800e8ae:	f020 0007 	bic.w	r0, r0, #7
 800e8b2:	1ac2      	subs	r2, r0, r3
 800e8b4:	d0cc      	beq.n	800e850 <_malloc_r+0x20>
 800e8b6:	1a1b      	subs	r3, r3, r0
 800e8b8:	50a3      	str	r3, [r4, r2]
 800e8ba:	e7c9      	b.n	800e850 <_malloc_r+0x20>
 800e8bc:	4622      	mov	r2, r4
 800e8be:	6864      	ldr	r4, [r4, #4]
 800e8c0:	e7cc      	b.n	800e85c <_malloc_r+0x2c>
 800e8c2:	1cc4      	adds	r4, r0, #3
 800e8c4:	f024 0403 	bic.w	r4, r4, #3
 800e8c8:	42a0      	cmp	r0, r4
 800e8ca:	d0e3      	beq.n	800e894 <_malloc_r+0x64>
 800e8cc:	1a21      	subs	r1, r4, r0
 800e8ce:	4630      	mov	r0, r6
 800e8d0:	f000 ff10 	bl	800f6f4 <_sbrk_r>
 800e8d4:	3001      	adds	r0, #1
 800e8d6:	d1dd      	bne.n	800e894 <_malloc_r+0x64>
 800e8d8:	e7cf      	b.n	800e87a <_malloc_r+0x4a>
 800e8da:	bf00      	nop
 800e8dc:	2000065c 	.word	0x2000065c
 800e8e0:	20000660 	.word	0x20000660

0800e8e4 <__cvt>:
 800e8e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e8e8:	ec55 4b10 	vmov	r4, r5, d0
 800e8ec:	2d00      	cmp	r5, #0
 800e8ee:	460e      	mov	r6, r1
 800e8f0:	4619      	mov	r1, r3
 800e8f2:	462b      	mov	r3, r5
 800e8f4:	bfbb      	ittet	lt
 800e8f6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e8fa:	461d      	movlt	r5, r3
 800e8fc:	2300      	movge	r3, #0
 800e8fe:	232d      	movlt	r3, #45	; 0x2d
 800e900:	700b      	strb	r3, [r1, #0]
 800e902:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e904:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e908:	4691      	mov	r9, r2
 800e90a:	f023 0820 	bic.w	r8, r3, #32
 800e90e:	bfbc      	itt	lt
 800e910:	4622      	movlt	r2, r4
 800e912:	4614      	movlt	r4, r2
 800e914:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e918:	d005      	beq.n	800e926 <__cvt+0x42>
 800e91a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e91e:	d100      	bne.n	800e922 <__cvt+0x3e>
 800e920:	3601      	adds	r6, #1
 800e922:	2102      	movs	r1, #2
 800e924:	e000      	b.n	800e928 <__cvt+0x44>
 800e926:	2103      	movs	r1, #3
 800e928:	ab03      	add	r3, sp, #12
 800e92a:	9301      	str	r3, [sp, #4]
 800e92c:	ab02      	add	r3, sp, #8
 800e92e:	9300      	str	r3, [sp, #0]
 800e930:	ec45 4b10 	vmov	d0, r4, r5
 800e934:	4653      	mov	r3, sl
 800e936:	4632      	mov	r2, r6
 800e938:	f001 ffd6 	bl	80108e8 <_dtoa_r>
 800e93c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e940:	4607      	mov	r7, r0
 800e942:	d102      	bne.n	800e94a <__cvt+0x66>
 800e944:	f019 0f01 	tst.w	r9, #1
 800e948:	d022      	beq.n	800e990 <__cvt+0xac>
 800e94a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e94e:	eb07 0906 	add.w	r9, r7, r6
 800e952:	d110      	bne.n	800e976 <__cvt+0x92>
 800e954:	783b      	ldrb	r3, [r7, #0]
 800e956:	2b30      	cmp	r3, #48	; 0x30
 800e958:	d10a      	bne.n	800e970 <__cvt+0x8c>
 800e95a:	2200      	movs	r2, #0
 800e95c:	2300      	movs	r3, #0
 800e95e:	4620      	mov	r0, r4
 800e960:	4629      	mov	r1, r5
 800e962:	f7f2 f8c1 	bl	8000ae8 <__aeabi_dcmpeq>
 800e966:	b918      	cbnz	r0, 800e970 <__cvt+0x8c>
 800e968:	f1c6 0601 	rsb	r6, r6, #1
 800e96c:	f8ca 6000 	str.w	r6, [sl]
 800e970:	f8da 3000 	ldr.w	r3, [sl]
 800e974:	4499      	add	r9, r3
 800e976:	2200      	movs	r2, #0
 800e978:	2300      	movs	r3, #0
 800e97a:	4620      	mov	r0, r4
 800e97c:	4629      	mov	r1, r5
 800e97e:	f7f2 f8b3 	bl	8000ae8 <__aeabi_dcmpeq>
 800e982:	b108      	cbz	r0, 800e988 <__cvt+0xa4>
 800e984:	f8cd 900c 	str.w	r9, [sp, #12]
 800e988:	2230      	movs	r2, #48	; 0x30
 800e98a:	9b03      	ldr	r3, [sp, #12]
 800e98c:	454b      	cmp	r3, r9
 800e98e:	d307      	bcc.n	800e9a0 <__cvt+0xbc>
 800e990:	9b03      	ldr	r3, [sp, #12]
 800e992:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e994:	1bdb      	subs	r3, r3, r7
 800e996:	4638      	mov	r0, r7
 800e998:	6013      	str	r3, [r2, #0]
 800e99a:	b004      	add	sp, #16
 800e99c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9a0:	1c59      	adds	r1, r3, #1
 800e9a2:	9103      	str	r1, [sp, #12]
 800e9a4:	701a      	strb	r2, [r3, #0]
 800e9a6:	e7f0      	b.n	800e98a <__cvt+0xa6>

0800e9a8 <__exponent>:
 800e9a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e9aa:	4603      	mov	r3, r0
 800e9ac:	2900      	cmp	r1, #0
 800e9ae:	bfb8      	it	lt
 800e9b0:	4249      	neglt	r1, r1
 800e9b2:	f803 2b02 	strb.w	r2, [r3], #2
 800e9b6:	bfb4      	ite	lt
 800e9b8:	222d      	movlt	r2, #45	; 0x2d
 800e9ba:	222b      	movge	r2, #43	; 0x2b
 800e9bc:	2909      	cmp	r1, #9
 800e9be:	7042      	strb	r2, [r0, #1]
 800e9c0:	dd2a      	ble.n	800ea18 <__exponent+0x70>
 800e9c2:	f10d 0407 	add.w	r4, sp, #7
 800e9c6:	46a4      	mov	ip, r4
 800e9c8:	270a      	movs	r7, #10
 800e9ca:	46a6      	mov	lr, r4
 800e9cc:	460a      	mov	r2, r1
 800e9ce:	fb91 f6f7 	sdiv	r6, r1, r7
 800e9d2:	fb07 1516 	mls	r5, r7, r6, r1
 800e9d6:	3530      	adds	r5, #48	; 0x30
 800e9d8:	2a63      	cmp	r2, #99	; 0x63
 800e9da:	f104 34ff 	add.w	r4, r4, #4294967295
 800e9de:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e9e2:	4631      	mov	r1, r6
 800e9e4:	dcf1      	bgt.n	800e9ca <__exponent+0x22>
 800e9e6:	3130      	adds	r1, #48	; 0x30
 800e9e8:	f1ae 0502 	sub.w	r5, lr, #2
 800e9ec:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e9f0:	1c44      	adds	r4, r0, #1
 800e9f2:	4629      	mov	r1, r5
 800e9f4:	4561      	cmp	r1, ip
 800e9f6:	d30a      	bcc.n	800ea0e <__exponent+0x66>
 800e9f8:	f10d 0209 	add.w	r2, sp, #9
 800e9fc:	eba2 020e 	sub.w	r2, r2, lr
 800ea00:	4565      	cmp	r5, ip
 800ea02:	bf88      	it	hi
 800ea04:	2200      	movhi	r2, #0
 800ea06:	4413      	add	r3, r2
 800ea08:	1a18      	subs	r0, r3, r0
 800ea0a:	b003      	add	sp, #12
 800ea0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ea12:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ea16:	e7ed      	b.n	800e9f4 <__exponent+0x4c>
 800ea18:	2330      	movs	r3, #48	; 0x30
 800ea1a:	3130      	adds	r1, #48	; 0x30
 800ea1c:	7083      	strb	r3, [r0, #2]
 800ea1e:	70c1      	strb	r1, [r0, #3]
 800ea20:	1d03      	adds	r3, r0, #4
 800ea22:	e7f1      	b.n	800ea08 <__exponent+0x60>

0800ea24 <_printf_float>:
 800ea24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea28:	ed2d 8b02 	vpush	{d8}
 800ea2c:	b08d      	sub	sp, #52	; 0x34
 800ea2e:	460c      	mov	r4, r1
 800ea30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ea34:	4616      	mov	r6, r2
 800ea36:	461f      	mov	r7, r3
 800ea38:	4605      	mov	r5, r0
 800ea3a:	f003 fa67 	bl	8011f0c <_localeconv_r>
 800ea3e:	f8d0 a000 	ldr.w	sl, [r0]
 800ea42:	4650      	mov	r0, sl
 800ea44:	f7f1 fbd4 	bl	80001f0 <strlen>
 800ea48:	2300      	movs	r3, #0
 800ea4a:	930a      	str	r3, [sp, #40]	; 0x28
 800ea4c:	6823      	ldr	r3, [r4, #0]
 800ea4e:	9305      	str	r3, [sp, #20]
 800ea50:	f8d8 3000 	ldr.w	r3, [r8]
 800ea54:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ea58:	3307      	adds	r3, #7
 800ea5a:	f023 0307 	bic.w	r3, r3, #7
 800ea5e:	f103 0208 	add.w	r2, r3, #8
 800ea62:	f8c8 2000 	str.w	r2, [r8]
 800ea66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea6a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ea6e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ea72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ea76:	9307      	str	r3, [sp, #28]
 800ea78:	f8cd 8018 	str.w	r8, [sp, #24]
 800ea7c:	ee08 0a10 	vmov	s16, r0
 800ea80:	4b9f      	ldr	r3, [pc, #636]	; (800ed00 <_printf_float+0x2dc>)
 800ea82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ea86:	f04f 32ff 	mov.w	r2, #4294967295
 800ea8a:	f7f2 f85f 	bl	8000b4c <__aeabi_dcmpun>
 800ea8e:	bb88      	cbnz	r0, 800eaf4 <_printf_float+0xd0>
 800ea90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ea94:	4b9a      	ldr	r3, [pc, #616]	; (800ed00 <_printf_float+0x2dc>)
 800ea96:	f04f 32ff 	mov.w	r2, #4294967295
 800ea9a:	f7f2 f839 	bl	8000b10 <__aeabi_dcmple>
 800ea9e:	bb48      	cbnz	r0, 800eaf4 <_printf_float+0xd0>
 800eaa0:	2200      	movs	r2, #0
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	4640      	mov	r0, r8
 800eaa6:	4649      	mov	r1, r9
 800eaa8:	f7f2 f828 	bl	8000afc <__aeabi_dcmplt>
 800eaac:	b110      	cbz	r0, 800eab4 <_printf_float+0x90>
 800eaae:	232d      	movs	r3, #45	; 0x2d
 800eab0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eab4:	4b93      	ldr	r3, [pc, #588]	; (800ed04 <_printf_float+0x2e0>)
 800eab6:	4894      	ldr	r0, [pc, #592]	; (800ed08 <_printf_float+0x2e4>)
 800eab8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800eabc:	bf94      	ite	ls
 800eabe:	4698      	movls	r8, r3
 800eac0:	4680      	movhi	r8, r0
 800eac2:	2303      	movs	r3, #3
 800eac4:	6123      	str	r3, [r4, #16]
 800eac6:	9b05      	ldr	r3, [sp, #20]
 800eac8:	f023 0204 	bic.w	r2, r3, #4
 800eacc:	6022      	str	r2, [r4, #0]
 800eace:	f04f 0900 	mov.w	r9, #0
 800ead2:	9700      	str	r7, [sp, #0]
 800ead4:	4633      	mov	r3, r6
 800ead6:	aa0b      	add	r2, sp, #44	; 0x2c
 800ead8:	4621      	mov	r1, r4
 800eada:	4628      	mov	r0, r5
 800eadc:	f000 f9d8 	bl	800ee90 <_printf_common>
 800eae0:	3001      	adds	r0, #1
 800eae2:	f040 8090 	bne.w	800ec06 <_printf_float+0x1e2>
 800eae6:	f04f 30ff 	mov.w	r0, #4294967295
 800eaea:	b00d      	add	sp, #52	; 0x34
 800eaec:	ecbd 8b02 	vpop	{d8}
 800eaf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaf4:	4642      	mov	r2, r8
 800eaf6:	464b      	mov	r3, r9
 800eaf8:	4640      	mov	r0, r8
 800eafa:	4649      	mov	r1, r9
 800eafc:	f7f2 f826 	bl	8000b4c <__aeabi_dcmpun>
 800eb00:	b140      	cbz	r0, 800eb14 <_printf_float+0xf0>
 800eb02:	464b      	mov	r3, r9
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	bfbc      	itt	lt
 800eb08:	232d      	movlt	r3, #45	; 0x2d
 800eb0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800eb0e:	487f      	ldr	r0, [pc, #508]	; (800ed0c <_printf_float+0x2e8>)
 800eb10:	4b7f      	ldr	r3, [pc, #508]	; (800ed10 <_printf_float+0x2ec>)
 800eb12:	e7d1      	b.n	800eab8 <_printf_float+0x94>
 800eb14:	6863      	ldr	r3, [r4, #4]
 800eb16:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800eb1a:	9206      	str	r2, [sp, #24]
 800eb1c:	1c5a      	adds	r2, r3, #1
 800eb1e:	d13f      	bne.n	800eba0 <_printf_float+0x17c>
 800eb20:	2306      	movs	r3, #6
 800eb22:	6063      	str	r3, [r4, #4]
 800eb24:	9b05      	ldr	r3, [sp, #20]
 800eb26:	6861      	ldr	r1, [r4, #4]
 800eb28:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800eb2c:	2300      	movs	r3, #0
 800eb2e:	9303      	str	r3, [sp, #12]
 800eb30:	ab0a      	add	r3, sp, #40	; 0x28
 800eb32:	e9cd b301 	strd	fp, r3, [sp, #4]
 800eb36:	ab09      	add	r3, sp, #36	; 0x24
 800eb38:	ec49 8b10 	vmov	d0, r8, r9
 800eb3c:	9300      	str	r3, [sp, #0]
 800eb3e:	6022      	str	r2, [r4, #0]
 800eb40:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800eb44:	4628      	mov	r0, r5
 800eb46:	f7ff fecd 	bl	800e8e4 <__cvt>
 800eb4a:	9b06      	ldr	r3, [sp, #24]
 800eb4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eb4e:	2b47      	cmp	r3, #71	; 0x47
 800eb50:	4680      	mov	r8, r0
 800eb52:	d108      	bne.n	800eb66 <_printf_float+0x142>
 800eb54:	1cc8      	adds	r0, r1, #3
 800eb56:	db02      	blt.n	800eb5e <_printf_float+0x13a>
 800eb58:	6863      	ldr	r3, [r4, #4]
 800eb5a:	4299      	cmp	r1, r3
 800eb5c:	dd41      	ble.n	800ebe2 <_printf_float+0x1be>
 800eb5e:	f1ab 0b02 	sub.w	fp, fp, #2
 800eb62:	fa5f fb8b 	uxtb.w	fp, fp
 800eb66:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800eb6a:	d820      	bhi.n	800ebae <_printf_float+0x18a>
 800eb6c:	3901      	subs	r1, #1
 800eb6e:	465a      	mov	r2, fp
 800eb70:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800eb74:	9109      	str	r1, [sp, #36]	; 0x24
 800eb76:	f7ff ff17 	bl	800e9a8 <__exponent>
 800eb7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eb7c:	1813      	adds	r3, r2, r0
 800eb7e:	2a01      	cmp	r2, #1
 800eb80:	4681      	mov	r9, r0
 800eb82:	6123      	str	r3, [r4, #16]
 800eb84:	dc02      	bgt.n	800eb8c <_printf_float+0x168>
 800eb86:	6822      	ldr	r2, [r4, #0]
 800eb88:	07d2      	lsls	r2, r2, #31
 800eb8a:	d501      	bpl.n	800eb90 <_printf_float+0x16c>
 800eb8c:	3301      	adds	r3, #1
 800eb8e:	6123      	str	r3, [r4, #16]
 800eb90:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d09c      	beq.n	800ead2 <_printf_float+0xae>
 800eb98:	232d      	movs	r3, #45	; 0x2d
 800eb9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eb9e:	e798      	b.n	800ead2 <_printf_float+0xae>
 800eba0:	9a06      	ldr	r2, [sp, #24]
 800eba2:	2a47      	cmp	r2, #71	; 0x47
 800eba4:	d1be      	bne.n	800eb24 <_printf_float+0x100>
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d1bc      	bne.n	800eb24 <_printf_float+0x100>
 800ebaa:	2301      	movs	r3, #1
 800ebac:	e7b9      	b.n	800eb22 <_printf_float+0xfe>
 800ebae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ebb2:	d118      	bne.n	800ebe6 <_printf_float+0x1c2>
 800ebb4:	2900      	cmp	r1, #0
 800ebb6:	6863      	ldr	r3, [r4, #4]
 800ebb8:	dd0b      	ble.n	800ebd2 <_printf_float+0x1ae>
 800ebba:	6121      	str	r1, [r4, #16]
 800ebbc:	b913      	cbnz	r3, 800ebc4 <_printf_float+0x1a0>
 800ebbe:	6822      	ldr	r2, [r4, #0]
 800ebc0:	07d0      	lsls	r0, r2, #31
 800ebc2:	d502      	bpl.n	800ebca <_printf_float+0x1a6>
 800ebc4:	3301      	adds	r3, #1
 800ebc6:	440b      	add	r3, r1
 800ebc8:	6123      	str	r3, [r4, #16]
 800ebca:	65a1      	str	r1, [r4, #88]	; 0x58
 800ebcc:	f04f 0900 	mov.w	r9, #0
 800ebd0:	e7de      	b.n	800eb90 <_printf_float+0x16c>
 800ebd2:	b913      	cbnz	r3, 800ebda <_printf_float+0x1b6>
 800ebd4:	6822      	ldr	r2, [r4, #0]
 800ebd6:	07d2      	lsls	r2, r2, #31
 800ebd8:	d501      	bpl.n	800ebde <_printf_float+0x1ba>
 800ebda:	3302      	adds	r3, #2
 800ebdc:	e7f4      	b.n	800ebc8 <_printf_float+0x1a4>
 800ebde:	2301      	movs	r3, #1
 800ebe0:	e7f2      	b.n	800ebc8 <_printf_float+0x1a4>
 800ebe2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ebe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ebe8:	4299      	cmp	r1, r3
 800ebea:	db05      	blt.n	800ebf8 <_printf_float+0x1d4>
 800ebec:	6823      	ldr	r3, [r4, #0]
 800ebee:	6121      	str	r1, [r4, #16]
 800ebf0:	07d8      	lsls	r0, r3, #31
 800ebf2:	d5ea      	bpl.n	800ebca <_printf_float+0x1a6>
 800ebf4:	1c4b      	adds	r3, r1, #1
 800ebf6:	e7e7      	b.n	800ebc8 <_printf_float+0x1a4>
 800ebf8:	2900      	cmp	r1, #0
 800ebfa:	bfd4      	ite	le
 800ebfc:	f1c1 0202 	rsble	r2, r1, #2
 800ec00:	2201      	movgt	r2, #1
 800ec02:	4413      	add	r3, r2
 800ec04:	e7e0      	b.n	800ebc8 <_printf_float+0x1a4>
 800ec06:	6823      	ldr	r3, [r4, #0]
 800ec08:	055a      	lsls	r2, r3, #21
 800ec0a:	d407      	bmi.n	800ec1c <_printf_float+0x1f8>
 800ec0c:	6923      	ldr	r3, [r4, #16]
 800ec0e:	4642      	mov	r2, r8
 800ec10:	4631      	mov	r1, r6
 800ec12:	4628      	mov	r0, r5
 800ec14:	47b8      	blx	r7
 800ec16:	3001      	adds	r0, #1
 800ec18:	d12c      	bne.n	800ec74 <_printf_float+0x250>
 800ec1a:	e764      	b.n	800eae6 <_printf_float+0xc2>
 800ec1c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ec20:	f240 80e0 	bls.w	800ede4 <_printf_float+0x3c0>
 800ec24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ec28:	2200      	movs	r2, #0
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	f7f1 ff5c 	bl	8000ae8 <__aeabi_dcmpeq>
 800ec30:	2800      	cmp	r0, #0
 800ec32:	d034      	beq.n	800ec9e <_printf_float+0x27a>
 800ec34:	4a37      	ldr	r2, [pc, #220]	; (800ed14 <_printf_float+0x2f0>)
 800ec36:	2301      	movs	r3, #1
 800ec38:	4631      	mov	r1, r6
 800ec3a:	4628      	mov	r0, r5
 800ec3c:	47b8      	blx	r7
 800ec3e:	3001      	adds	r0, #1
 800ec40:	f43f af51 	beq.w	800eae6 <_printf_float+0xc2>
 800ec44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ec48:	429a      	cmp	r2, r3
 800ec4a:	db02      	blt.n	800ec52 <_printf_float+0x22e>
 800ec4c:	6823      	ldr	r3, [r4, #0]
 800ec4e:	07d8      	lsls	r0, r3, #31
 800ec50:	d510      	bpl.n	800ec74 <_printf_float+0x250>
 800ec52:	ee18 3a10 	vmov	r3, s16
 800ec56:	4652      	mov	r2, sl
 800ec58:	4631      	mov	r1, r6
 800ec5a:	4628      	mov	r0, r5
 800ec5c:	47b8      	blx	r7
 800ec5e:	3001      	adds	r0, #1
 800ec60:	f43f af41 	beq.w	800eae6 <_printf_float+0xc2>
 800ec64:	f04f 0800 	mov.w	r8, #0
 800ec68:	f104 091a 	add.w	r9, r4, #26
 800ec6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec6e:	3b01      	subs	r3, #1
 800ec70:	4543      	cmp	r3, r8
 800ec72:	dc09      	bgt.n	800ec88 <_printf_float+0x264>
 800ec74:	6823      	ldr	r3, [r4, #0]
 800ec76:	079b      	lsls	r3, r3, #30
 800ec78:	f100 8105 	bmi.w	800ee86 <_printf_float+0x462>
 800ec7c:	68e0      	ldr	r0, [r4, #12]
 800ec7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec80:	4298      	cmp	r0, r3
 800ec82:	bfb8      	it	lt
 800ec84:	4618      	movlt	r0, r3
 800ec86:	e730      	b.n	800eaea <_printf_float+0xc6>
 800ec88:	2301      	movs	r3, #1
 800ec8a:	464a      	mov	r2, r9
 800ec8c:	4631      	mov	r1, r6
 800ec8e:	4628      	mov	r0, r5
 800ec90:	47b8      	blx	r7
 800ec92:	3001      	adds	r0, #1
 800ec94:	f43f af27 	beq.w	800eae6 <_printf_float+0xc2>
 800ec98:	f108 0801 	add.w	r8, r8, #1
 800ec9c:	e7e6      	b.n	800ec6c <_printf_float+0x248>
 800ec9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	dc39      	bgt.n	800ed18 <_printf_float+0x2f4>
 800eca4:	4a1b      	ldr	r2, [pc, #108]	; (800ed14 <_printf_float+0x2f0>)
 800eca6:	2301      	movs	r3, #1
 800eca8:	4631      	mov	r1, r6
 800ecaa:	4628      	mov	r0, r5
 800ecac:	47b8      	blx	r7
 800ecae:	3001      	adds	r0, #1
 800ecb0:	f43f af19 	beq.w	800eae6 <_printf_float+0xc2>
 800ecb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ecb8:	4313      	orrs	r3, r2
 800ecba:	d102      	bne.n	800ecc2 <_printf_float+0x29e>
 800ecbc:	6823      	ldr	r3, [r4, #0]
 800ecbe:	07d9      	lsls	r1, r3, #31
 800ecc0:	d5d8      	bpl.n	800ec74 <_printf_float+0x250>
 800ecc2:	ee18 3a10 	vmov	r3, s16
 800ecc6:	4652      	mov	r2, sl
 800ecc8:	4631      	mov	r1, r6
 800ecca:	4628      	mov	r0, r5
 800eccc:	47b8      	blx	r7
 800ecce:	3001      	adds	r0, #1
 800ecd0:	f43f af09 	beq.w	800eae6 <_printf_float+0xc2>
 800ecd4:	f04f 0900 	mov.w	r9, #0
 800ecd8:	f104 0a1a 	add.w	sl, r4, #26
 800ecdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ecde:	425b      	negs	r3, r3
 800ece0:	454b      	cmp	r3, r9
 800ece2:	dc01      	bgt.n	800ece8 <_printf_float+0x2c4>
 800ece4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ece6:	e792      	b.n	800ec0e <_printf_float+0x1ea>
 800ece8:	2301      	movs	r3, #1
 800ecea:	4652      	mov	r2, sl
 800ecec:	4631      	mov	r1, r6
 800ecee:	4628      	mov	r0, r5
 800ecf0:	47b8      	blx	r7
 800ecf2:	3001      	adds	r0, #1
 800ecf4:	f43f aef7 	beq.w	800eae6 <_printf_float+0xc2>
 800ecf8:	f109 0901 	add.w	r9, r9, #1
 800ecfc:	e7ee      	b.n	800ecdc <_printf_float+0x2b8>
 800ecfe:	bf00      	nop
 800ed00:	7fefffff 	.word	0x7fefffff
 800ed04:	08014d98 	.word	0x08014d98
 800ed08:	08014d9c 	.word	0x08014d9c
 800ed0c:	08014da4 	.word	0x08014da4
 800ed10:	08014da0 	.word	0x08014da0
 800ed14:	08014da8 	.word	0x08014da8
 800ed18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ed1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ed1c:	429a      	cmp	r2, r3
 800ed1e:	bfa8      	it	ge
 800ed20:	461a      	movge	r2, r3
 800ed22:	2a00      	cmp	r2, #0
 800ed24:	4691      	mov	r9, r2
 800ed26:	dc37      	bgt.n	800ed98 <_printf_float+0x374>
 800ed28:	f04f 0b00 	mov.w	fp, #0
 800ed2c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ed30:	f104 021a 	add.w	r2, r4, #26
 800ed34:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ed36:	9305      	str	r3, [sp, #20]
 800ed38:	eba3 0309 	sub.w	r3, r3, r9
 800ed3c:	455b      	cmp	r3, fp
 800ed3e:	dc33      	bgt.n	800eda8 <_printf_float+0x384>
 800ed40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ed44:	429a      	cmp	r2, r3
 800ed46:	db3b      	blt.n	800edc0 <_printf_float+0x39c>
 800ed48:	6823      	ldr	r3, [r4, #0]
 800ed4a:	07da      	lsls	r2, r3, #31
 800ed4c:	d438      	bmi.n	800edc0 <_printf_float+0x39c>
 800ed4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ed50:	9b05      	ldr	r3, [sp, #20]
 800ed52:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ed54:	1ad3      	subs	r3, r2, r3
 800ed56:	eba2 0901 	sub.w	r9, r2, r1
 800ed5a:	4599      	cmp	r9, r3
 800ed5c:	bfa8      	it	ge
 800ed5e:	4699      	movge	r9, r3
 800ed60:	f1b9 0f00 	cmp.w	r9, #0
 800ed64:	dc35      	bgt.n	800edd2 <_printf_float+0x3ae>
 800ed66:	f04f 0800 	mov.w	r8, #0
 800ed6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ed6e:	f104 0a1a 	add.w	sl, r4, #26
 800ed72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ed76:	1a9b      	subs	r3, r3, r2
 800ed78:	eba3 0309 	sub.w	r3, r3, r9
 800ed7c:	4543      	cmp	r3, r8
 800ed7e:	f77f af79 	ble.w	800ec74 <_printf_float+0x250>
 800ed82:	2301      	movs	r3, #1
 800ed84:	4652      	mov	r2, sl
 800ed86:	4631      	mov	r1, r6
 800ed88:	4628      	mov	r0, r5
 800ed8a:	47b8      	blx	r7
 800ed8c:	3001      	adds	r0, #1
 800ed8e:	f43f aeaa 	beq.w	800eae6 <_printf_float+0xc2>
 800ed92:	f108 0801 	add.w	r8, r8, #1
 800ed96:	e7ec      	b.n	800ed72 <_printf_float+0x34e>
 800ed98:	4613      	mov	r3, r2
 800ed9a:	4631      	mov	r1, r6
 800ed9c:	4642      	mov	r2, r8
 800ed9e:	4628      	mov	r0, r5
 800eda0:	47b8      	blx	r7
 800eda2:	3001      	adds	r0, #1
 800eda4:	d1c0      	bne.n	800ed28 <_printf_float+0x304>
 800eda6:	e69e      	b.n	800eae6 <_printf_float+0xc2>
 800eda8:	2301      	movs	r3, #1
 800edaa:	4631      	mov	r1, r6
 800edac:	4628      	mov	r0, r5
 800edae:	9205      	str	r2, [sp, #20]
 800edb0:	47b8      	blx	r7
 800edb2:	3001      	adds	r0, #1
 800edb4:	f43f ae97 	beq.w	800eae6 <_printf_float+0xc2>
 800edb8:	9a05      	ldr	r2, [sp, #20]
 800edba:	f10b 0b01 	add.w	fp, fp, #1
 800edbe:	e7b9      	b.n	800ed34 <_printf_float+0x310>
 800edc0:	ee18 3a10 	vmov	r3, s16
 800edc4:	4652      	mov	r2, sl
 800edc6:	4631      	mov	r1, r6
 800edc8:	4628      	mov	r0, r5
 800edca:	47b8      	blx	r7
 800edcc:	3001      	adds	r0, #1
 800edce:	d1be      	bne.n	800ed4e <_printf_float+0x32a>
 800edd0:	e689      	b.n	800eae6 <_printf_float+0xc2>
 800edd2:	9a05      	ldr	r2, [sp, #20]
 800edd4:	464b      	mov	r3, r9
 800edd6:	4442      	add	r2, r8
 800edd8:	4631      	mov	r1, r6
 800edda:	4628      	mov	r0, r5
 800eddc:	47b8      	blx	r7
 800edde:	3001      	adds	r0, #1
 800ede0:	d1c1      	bne.n	800ed66 <_printf_float+0x342>
 800ede2:	e680      	b.n	800eae6 <_printf_float+0xc2>
 800ede4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ede6:	2a01      	cmp	r2, #1
 800ede8:	dc01      	bgt.n	800edee <_printf_float+0x3ca>
 800edea:	07db      	lsls	r3, r3, #31
 800edec:	d538      	bpl.n	800ee60 <_printf_float+0x43c>
 800edee:	2301      	movs	r3, #1
 800edf0:	4642      	mov	r2, r8
 800edf2:	4631      	mov	r1, r6
 800edf4:	4628      	mov	r0, r5
 800edf6:	47b8      	blx	r7
 800edf8:	3001      	adds	r0, #1
 800edfa:	f43f ae74 	beq.w	800eae6 <_printf_float+0xc2>
 800edfe:	ee18 3a10 	vmov	r3, s16
 800ee02:	4652      	mov	r2, sl
 800ee04:	4631      	mov	r1, r6
 800ee06:	4628      	mov	r0, r5
 800ee08:	47b8      	blx	r7
 800ee0a:	3001      	adds	r0, #1
 800ee0c:	f43f ae6b 	beq.w	800eae6 <_printf_float+0xc2>
 800ee10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ee14:	2200      	movs	r2, #0
 800ee16:	2300      	movs	r3, #0
 800ee18:	f7f1 fe66 	bl	8000ae8 <__aeabi_dcmpeq>
 800ee1c:	b9d8      	cbnz	r0, 800ee56 <_printf_float+0x432>
 800ee1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee20:	f108 0201 	add.w	r2, r8, #1
 800ee24:	3b01      	subs	r3, #1
 800ee26:	4631      	mov	r1, r6
 800ee28:	4628      	mov	r0, r5
 800ee2a:	47b8      	blx	r7
 800ee2c:	3001      	adds	r0, #1
 800ee2e:	d10e      	bne.n	800ee4e <_printf_float+0x42a>
 800ee30:	e659      	b.n	800eae6 <_printf_float+0xc2>
 800ee32:	2301      	movs	r3, #1
 800ee34:	4652      	mov	r2, sl
 800ee36:	4631      	mov	r1, r6
 800ee38:	4628      	mov	r0, r5
 800ee3a:	47b8      	blx	r7
 800ee3c:	3001      	adds	r0, #1
 800ee3e:	f43f ae52 	beq.w	800eae6 <_printf_float+0xc2>
 800ee42:	f108 0801 	add.w	r8, r8, #1
 800ee46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee48:	3b01      	subs	r3, #1
 800ee4a:	4543      	cmp	r3, r8
 800ee4c:	dcf1      	bgt.n	800ee32 <_printf_float+0x40e>
 800ee4e:	464b      	mov	r3, r9
 800ee50:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ee54:	e6dc      	b.n	800ec10 <_printf_float+0x1ec>
 800ee56:	f04f 0800 	mov.w	r8, #0
 800ee5a:	f104 0a1a 	add.w	sl, r4, #26
 800ee5e:	e7f2      	b.n	800ee46 <_printf_float+0x422>
 800ee60:	2301      	movs	r3, #1
 800ee62:	4642      	mov	r2, r8
 800ee64:	e7df      	b.n	800ee26 <_printf_float+0x402>
 800ee66:	2301      	movs	r3, #1
 800ee68:	464a      	mov	r2, r9
 800ee6a:	4631      	mov	r1, r6
 800ee6c:	4628      	mov	r0, r5
 800ee6e:	47b8      	blx	r7
 800ee70:	3001      	adds	r0, #1
 800ee72:	f43f ae38 	beq.w	800eae6 <_printf_float+0xc2>
 800ee76:	f108 0801 	add.w	r8, r8, #1
 800ee7a:	68e3      	ldr	r3, [r4, #12]
 800ee7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ee7e:	1a5b      	subs	r3, r3, r1
 800ee80:	4543      	cmp	r3, r8
 800ee82:	dcf0      	bgt.n	800ee66 <_printf_float+0x442>
 800ee84:	e6fa      	b.n	800ec7c <_printf_float+0x258>
 800ee86:	f04f 0800 	mov.w	r8, #0
 800ee8a:	f104 0919 	add.w	r9, r4, #25
 800ee8e:	e7f4      	b.n	800ee7a <_printf_float+0x456>

0800ee90 <_printf_common>:
 800ee90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee94:	4616      	mov	r6, r2
 800ee96:	4699      	mov	r9, r3
 800ee98:	688a      	ldr	r2, [r1, #8]
 800ee9a:	690b      	ldr	r3, [r1, #16]
 800ee9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800eea0:	4293      	cmp	r3, r2
 800eea2:	bfb8      	it	lt
 800eea4:	4613      	movlt	r3, r2
 800eea6:	6033      	str	r3, [r6, #0]
 800eea8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eeac:	4607      	mov	r7, r0
 800eeae:	460c      	mov	r4, r1
 800eeb0:	b10a      	cbz	r2, 800eeb6 <_printf_common+0x26>
 800eeb2:	3301      	adds	r3, #1
 800eeb4:	6033      	str	r3, [r6, #0]
 800eeb6:	6823      	ldr	r3, [r4, #0]
 800eeb8:	0699      	lsls	r1, r3, #26
 800eeba:	bf42      	ittt	mi
 800eebc:	6833      	ldrmi	r3, [r6, #0]
 800eebe:	3302      	addmi	r3, #2
 800eec0:	6033      	strmi	r3, [r6, #0]
 800eec2:	6825      	ldr	r5, [r4, #0]
 800eec4:	f015 0506 	ands.w	r5, r5, #6
 800eec8:	d106      	bne.n	800eed8 <_printf_common+0x48>
 800eeca:	f104 0a19 	add.w	sl, r4, #25
 800eece:	68e3      	ldr	r3, [r4, #12]
 800eed0:	6832      	ldr	r2, [r6, #0]
 800eed2:	1a9b      	subs	r3, r3, r2
 800eed4:	42ab      	cmp	r3, r5
 800eed6:	dc26      	bgt.n	800ef26 <_printf_common+0x96>
 800eed8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800eedc:	1e13      	subs	r3, r2, #0
 800eede:	6822      	ldr	r2, [r4, #0]
 800eee0:	bf18      	it	ne
 800eee2:	2301      	movne	r3, #1
 800eee4:	0692      	lsls	r2, r2, #26
 800eee6:	d42b      	bmi.n	800ef40 <_printf_common+0xb0>
 800eee8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eeec:	4649      	mov	r1, r9
 800eeee:	4638      	mov	r0, r7
 800eef0:	47c0      	blx	r8
 800eef2:	3001      	adds	r0, #1
 800eef4:	d01e      	beq.n	800ef34 <_printf_common+0xa4>
 800eef6:	6823      	ldr	r3, [r4, #0]
 800eef8:	68e5      	ldr	r5, [r4, #12]
 800eefa:	6832      	ldr	r2, [r6, #0]
 800eefc:	f003 0306 	and.w	r3, r3, #6
 800ef00:	2b04      	cmp	r3, #4
 800ef02:	bf08      	it	eq
 800ef04:	1aad      	subeq	r5, r5, r2
 800ef06:	68a3      	ldr	r3, [r4, #8]
 800ef08:	6922      	ldr	r2, [r4, #16]
 800ef0a:	bf0c      	ite	eq
 800ef0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ef10:	2500      	movne	r5, #0
 800ef12:	4293      	cmp	r3, r2
 800ef14:	bfc4      	itt	gt
 800ef16:	1a9b      	subgt	r3, r3, r2
 800ef18:	18ed      	addgt	r5, r5, r3
 800ef1a:	2600      	movs	r6, #0
 800ef1c:	341a      	adds	r4, #26
 800ef1e:	42b5      	cmp	r5, r6
 800ef20:	d11a      	bne.n	800ef58 <_printf_common+0xc8>
 800ef22:	2000      	movs	r0, #0
 800ef24:	e008      	b.n	800ef38 <_printf_common+0xa8>
 800ef26:	2301      	movs	r3, #1
 800ef28:	4652      	mov	r2, sl
 800ef2a:	4649      	mov	r1, r9
 800ef2c:	4638      	mov	r0, r7
 800ef2e:	47c0      	blx	r8
 800ef30:	3001      	adds	r0, #1
 800ef32:	d103      	bne.n	800ef3c <_printf_common+0xac>
 800ef34:	f04f 30ff 	mov.w	r0, #4294967295
 800ef38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef3c:	3501      	adds	r5, #1
 800ef3e:	e7c6      	b.n	800eece <_printf_common+0x3e>
 800ef40:	18e1      	adds	r1, r4, r3
 800ef42:	1c5a      	adds	r2, r3, #1
 800ef44:	2030      	movs	r0, #48	; 0x30
 800ef46:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ef4a:	4422      	add	r2, r4
 800ef4c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ef50:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ef54:	3302      	adds	r3, #2
 800ef56:	e7c7      	b.n	800eee8 <_printf_common+0x58>
 800ef58:	2301      	movs	r3, #1
 800ef5a:	4622      	mov	r2, r4
 800ef5c:	4649      	mov	r1, r9
 800ef5e:	4638      	mov	r0, r7
 800ef60:	47c0      	blx	r8
 800ef62:	3001      	adds	r0, #1
 800ef64:	d0e6      	beq.n	800ef34 <_printf_common+0xa4>
 800ef66:	3601      	adds	r6, #1
 800ef68:	e7d9      	b.n	800ef1e <_printf_common+0x8e>
	...

0800ef6c <_printf_i>:
 800ef6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ef70:	460c      	mov	r4, r1
 800ef72:	4691      	mov	r9, r2
 800ef74:	7e27      	ldrb	r7, [r4, #24]
 800ef76:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ef78:	2f78      	cmp	r7, #120	; 0x78
 800ef7a:	4680      	mov	r8, r0
 800ef7c:	469a      	mov	sl, r3
 800ef7e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ef82:	d807      	bhi.n	800ef94 <_printf_i+0x28>
 800ef84:	2f62      	cmp	r7, #98	; 0x62
 800ef86:	d80a      	bhi.n	800ef9e <_printf_i+0x32>
 800ef88:	2f00      	cmp	r7, #0
 800ef8a:	f000 80d8 	beq.w	800f13e <_printf_i+0x1d2>
 800ef8e:	2f58      	cmp	r7, #88	; 0x58
 800ef90:	f000 80a3 	beq.w	800f0da <_printf_i+0x16e>
 800ef94:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ef98:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ef9c:	e03a      	b.n	800f014 <_printf_i+0xa8>
 800ef9e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800efa2:	2b15      	cmp	r3, #21
 800efa4:	d8f6      	bhi.n	800ef94 <_printf_i+0x28>
 800efa6:	a001      	add	r0, pc, #4	; (adr r0, 800efac <_printf_i+0x40>)
 800efa8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800efac:	0800f005 	.word	0x0800f005
 800efb0:	0800f019 	.word	0x0800f019
 800efb4:	0800ef95 	.word	0x0800ef95
 800efb8:	0800ef95 	.word	0x0800ef95
 800efbc:	0800ef95 	.word	0x0800ef95
 800efc0:	0800ef95 	.word	0x0800ef95
 800efc4:	0800f019 	.word	0x0800f019
 800efc8:	0800ef95 	.word	0x0800ef95
 800efcc:	0800ef95 	.word	0x0800ef95
 800efd0:	0800ef95 	.word	0x0800ef95
 800efd4:	0800ef95 	.word	0x0800ef95
 800efd8:	0800f125 	.word	0x0800f125
 800efdc:	0800f049 	.word	0x0800f049
 800efe0:	0800f107 	.word	0x0800f107
 800efe4:	0800ef95 	.word	0x0800ef95
 800efe8:	0800ef95 	.word	0x0800ef95
 800efec:	0800f147 	.word	0x0800f147
 800eff0:	0800ef95 	.word	0x0800ef95
 800eff4:	0800f049 	.word	0x0800f049
 800eff8:	0800ef95 	.word	0x0800ef95
 800effc:	0800ef95 	.word	0x0800ef95
 800f000:	0800f10f 	.word	0x0800f10f
 800f004:	680b      	ldr	r3, [r1, #0]
 800f006:	1d1a      	adds	r2, r3, #4
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	600a      	str	r2, [r1, #0]
 800f00c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f010:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f014:	2301      	movs	r3, #1
 800f016:	e0a3      	b.n	800f160 <_printf_i+0x1f4>
 800f018:	6825      	ldr	r5, [r4, #0]
 800f01a:	6808      	ldr	r0, [r1, #0]
 800f01c:	062e      	lsls	r6, r5, #24
 800f01e:	f100 0304 	add.w	r3, r0, #4
 800f022:	d50a      	bpl.n	800f03a <_printf_i+0xce>
 800f024:	6805      	ldr	r5, [r0, #0]
 800f026:	600b      	str	r3, [r1, #0]
 800f028:	2d00      	cmp	r5, #0
 800f02a:	da03      	bge.n	800f034 <_printf_i+0xc8>
 800f02c:	232d      	movs	r3, #45	; 0x2d
 800f02e:	426d      	negs	r5, r5
 800f030:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f034:	485e      	ldr	r0, [pc, #376]	; (800f1b0 <_printf_i+0x244>)
 800f036:	230a      	movs	r3, #10
 800f038:	e019      	b.n	800f06e <_printf_i+0x102>
 800f03a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800f03e:	6805      	ldr	r5, [r0, #0]
 800f040:	600b      	str	r3, [r1, #0]
 800f042:	bf18      	it	ne
 800f044:	b22d      	sxthne	r5, r5
 800f046:	e7ef      	b.n	800f028 <_printf_i+0xbc>
 800f048:	680b      	ldr	r3, [r1, #0]
 800f04a:	6825      	ldr	r5, [r4, #0]
 800f04c:	1d18      	adds	r0, r3, #4
 800f04e:	6008      	str	r0, [r1, #0]
 800f050:	0628      	lsls	r0, r5, #24
 800f052:	d501      	bpl.n	800f058 <_printf_i+0xec>
 800f054:	681d      	ldr	r5, [r3, #0]
 800f056:	e002      	b.n	800f05e <_printf_i+0xf2>
 800f058:	0669      	lsls	r1, r5, #25
 800f05a:	d5fb      	bpl.n	800f054 <_printf_i+0xe8>
 800f05c:	881d      	ldrh	r5, [r3, #0]
 800f05e:	4854      	ldr	r0, [pc, #336]	; (800f1b0 <_printf_i+0x244>)
 800f060:	2f6f      	cmp	r7, #111	; 0x6f
 800f062:	bf0c      	ite	eq
 800f064:	2308      	moveq	r3, #8
 800f066:	230a      	movne	r3, #10
 800f068:	2100      	movs	r1, #0
 800f06a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f06e:	6866      	ldr	r6, [r4, #4]
 800f070:	60a6      	str	r6, [r4, #8]
 800f072:	2e00      	cmp	r6, #0
 800f074:	bfa2      	ittt	ge
 800f076:	6821      	ldrge	r1, [r4, #0]
 800f078:	f021 0104 	bicge.w	r1, r1, #4
 800f07c:	6021      	strge	r1, [r4, #0]
 800f07e:	b90d      	cbnz	r5, 800f084 <_printf_i+0x118>
 800f080:	2e00      	cmp	r6, #0
 800f082:	d04d      	beq.n	800f120 <_printf_i+0x1b4>
 800f084:	4616      	mov	r6, r2
 800f086:	fbb5 f1f3 	udiv	r1, r5, r3
 800f08a:	fb03 5711 	mls	r7, r3, r1, r5
 800f08e:	5dc7      	ldrb	r7, [r0, r7]
 800f090:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f094:	462f      	mov	r7, r5
 800f096:	42bb      	cmp	r3, r7
 800f098:	460d      	mov	r5, r1
 800f09a:	d9f4      	bls.n	800f086 <_printf_i+0x11a>
 800f09c:	2b08      	cmp	r3, #8
 800f09e:	d10b      	bne.n	800f0b8 <_printf_i+0x14c>
 800f0a0:	6823      	ldr	r3, [r4, #0]
 800f0a2:	07df      	lsls	r7, r3, #31
 800f0a4:	d508      	bpl.n	800f0b8 <_printf_i+0x14c>
 800f0a6:	6923      	ldr	r3, [r4, #16]
 800f0a8:	6861      	ldr	r1, [r4, #4]
 800f0aa:	4299      	cmp	r1, r3
 800f0ac:	bfde      	ittt	le
 800f0ae:	2330      	movle	r3, #48	; 0x30
 800f0b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f0b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f0b8:	1b92      	subs	r2, r2, r6
 800f0ba:	6122      	str	r2, [r4, #16]
 800f0bc:	f8cd a000 	str.w	sl, [sp]
 800f0c0:	464b      	mov	r3, r9
 800f0c2:	aa03      	add	r2, sp, #12
 800f0c4:	4621      	mov	r1, r4
 800f0c6:	4640      	mov	r0, r8
 800f0c8:	f7ff fee2 	bl	800ee90 <_printf_common>
 800f0cc:	3001      	adds	r0, #1
 800f0ce:	d14c      	bne.n	800f16a <_printf_i+0x1fe>
 800f0d0:	f04f 30ff 	mov.w	r0, #4294967295
 800f0d4:	b004      	add	sp, #16
 800f0d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0da:	4835      	ldr	r0, [pc, #212]	; (800f1b0 <_printf_i+0x244>)
 800f0dc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f0e0:	6823      	ldr	r3, [r4, #0]
 800f0e2:	680e      	ldr	r6, [r1, #0]
 800f0e4:	061f      	lsls	r7, r3, #24
 800f0e6:	f856 5b04 	ldr.w	r5, [r6], #4
 800f0ea:	600e      	str	r6, [r1, #0]
 800f0ec:	d514      	bpl.n	800f118 <_printf_i+0x1ac>
 800f0ee:	07d9      	lsls	r1, r3, #31
 800f0f0:	bf44      	itt	mi
 800f0f2:	f043 0320 	orrmi.w	r3, r3, #32
 800f0f6:	6023      	strmi	r3, [r4, #0]
 800f0f8:	b91d      	cbnz	r5, 800f102 <_printf_i+0x196>
 800f0fa:	6823      	ldr	r3, [r4, #0]
 800f0fc:	f023 0320 	bic.w	r3, r3, #32
 800f100:	6023      	str	r3, [r4, #0]
 800f102:	2310      	movs	r3, #16
 800f104:	e7b0      	b.n	800f068 <_printf_i+0xfc>
 800f106:	6823      	ldr	r3, [r4, #0]
 800f108:	f043 0320 	orr.w	r3, r3, #32
 800f10c:	6023      	str	r3, [r4, #0]
 800f10e:	2378      	movs	r3, #120	; 0x78
 800f110:	4828      	ldr	r0, [pc, #160]	; (800f1b4 <_printf_i+0x248>)
 800f112:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f116:	e7e3      	b.n	800f0e0 <_printf_i+0x174>
 800f118:	065e      	lsls	r6, r3, #25
 800f11a:	bf48      	it	mi
 800f11c:	b2ad      	uxthmi	r5, r5
 800f11e:	e7e6      	b.n	800f0ee <_printf_i+0x182>
 800f120:	4616      	mov	r6, r2
 800f122:	e7bb      	b.n	800f09c <_printf_i+0x130>
 800f124:	680b      	ldr	r3, [r1, #0]
 800f126:	6826      	ldr	r6, [r4, #0]
 800f128:	6960      	ldr	r0, [r4, #20]
 800f12a:	1d1d      	adds	r5, r3, #4
 800f12c:	600d      	str	r5, [r1, #0]
 800f12e:	0635      	lsls	r5, r6, #24
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	d501      	bpl.n	800f138 <_printf_i+0x1cc>
 800f134:	6018      	str	r0, [r3, #0]
 800f136:	e002      	b.n	800f13e <_printf_i+0x1d2>
 800f138:	0671      	lsls	r1, r6, #25
 800f13a:	d5fb      	bpl.n	800f134 <_printf_i+0x1c8>
 800f13c:	8018      	strh	r0, [r3, #0]
 800f13e:	2300      	movs	r3, #0
 800f140:	6123      	str	r3, [r4, #16]
 800f142:	4616      	mov	r6, r2
 800f144:	e7ba      	b.n	800f0bc <_printf_i+0x150>
 800f146:	680b      	ldr	r3, [r1, #0]
 800f148:	1d1a      	adds	r2, r3, #4
 800f14a:	600a      	str	r2, [r1, #0]
 800f14c:	681e      	ldr	r6, [r3, #0]
 800f14e:	6862      	ldr	r2, [r4, #4]
 800f150:	2100      	movs	r1, #0
 800f152:	4630      	mov	r0, r6
 800f154:	f7f1 f854 	bl	8000200 <memchr>
 800f158:	b108      	cbz	r0, 800f15e <_printf_i+0x1f2>
 800f15a:	1b80      	subs	r0, r0, r6
 800f15c:	6060      	str	r0, [r4, #4]
 800f15e:	6863      	ldr	r3, [r4, #4]
 800f160:	6123      	str	r3, [r4, #16]
 800f162:	2300      	movs	r3, #0
 800f164:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f168:	e7a8      	b.n	800f0bc <_printf_i+0x150>
 800f16a:	6923      	ldr	r3, [r4, #16]
 800f16c:	4632      	mov	r2, r6
 800f16e:	4649      	mov	r1, r9
 800f170:	4640      	mov	r0, r8
 800f172:	47d0      	blx	sl
 800f174:	3001      	adds	r0, #1
 800f176:	d0ab      	beq.n	800f0d0 <_printf_i+0x164>
 800f178:	6823      	ldr	r3, [r4, #0]
 800f17a:	079b      	lsls	r3, r3, #30
 800f17c:	d413      	bmi.n	800f1a6 <_printf_i+0x23a>
 800f17e:	68e0      	ldr	r0, [r4, #12]
 800f180:	9b03      	ldr	r3, [sp, #12]
 800f182:	4298      	cmp	r0, r3
 800f184:	bfb8      	it	lt
 800f186:	4618      	movlt	r0, r3
 800f188:	e7a4      	b.n	800f0d4 <_printf_i+0x168>
 800f18a:	2301      	movs	r3, #1
 800f18c:	4632      	mov	r2, r6
 800f18e:	4649      	mov	r1, r9
 800f190:	4640      	mov	r0, r8
 800f192:	47d0      	blx	sl
 800f194:	3001      	adds	r0, #1
 800f196:	d09b      	beq.n	800f0d0 <_printf_i+0x164>
 800f198:	3501      	adds	r5, #1
 800f19a:	68e3      	ldr	r3, [r4, #12]
 800f19c:	9903      	ldr	r1, [sp, #12]
 800f19e:	1a5b      	subs	r3, r3, r1
 800f1a0:	42ab      	cmp	r3, r5
 800f1a2:	dcf2      	bgt.n	800f18a <_printf_i+0x21e>
 800f1a4:	e7eb      	b.n	800f17e <_printf_i+0x212>
 800f1a6:	2500      	movs	r5, #0
 800f1a8:	f104 0619 	add.w	r6, r4, #25
 800f1ac:	e7f5      	b.n	800f19a <_printf_i+0x22e>
 800f1ae:	bf00      	nop
 800f1b0:	08014daa 	.word	0x08014daa
 800f1b4:	08014dbb 	.word	0x08014dbb

0800f1b8 <_scanf_float>:
 800f1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1bc:	b087      	sub	sp, #28
 800f1be:	4617      	mov	r7, r2
 800f1c0:	9303      	str	r3, [sp, #12]
 800f1c2:	688b      	ldr	r3, [r1, #8]
 800f1c4:	1e5a      	subs	r2, r3, #1
 800f1c6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800f1ca:	bf83      	ittte	hi
 800f1cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800f1d0:	195b      	addhi	r3, r3, r5
 800f1d2:	9302      	strhi	r3, [sp, #8]
 800f1d4:	2300      	movls	r3, #0
 800f1d6:	bf86      	itte	hi
 800f1d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800f1dc:	608b      	strhi	r3, [r1, #8]
 800f1de:	9302      	strls	r3, [sp, #8]
 800f1e0:	680b      	ldr	r3, [r1, #0]
 800f1e2:	468b      	mov	fp, r1
 800f1e4:	2500      	movs	r5, #0
 800f1e6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800f1ea:	f84b 3b1c 	str.w	r3, [fp], #28
 800f1ee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f1f2:	4680      	mov	r8, r0
 800f1f4:	460c      	mov	r4, r1
 800f1f6:	465e      	mov	r6, fp
 800f1f8:	46aa      	mov	sl, r5
 800f1fa:	46a9      	mov	r9, r5
 800f1fc:	9501      	str	r5, [sp, #4]
 800f1fe:	68a2      	ldr	r2, [r4, #8]
 800f200:	b152      	cbz	r2, 800f218 <_scanf_float+0x60>
 800f202:	683b      	ldr	r3, [r7, #0]
 800f204:	781b      	ldrb	r3, [r3, #0]
 800f206:	2b4e      	cmp	r3, #78	; 0x4e
 800f208:	d864      	bhi.n	800f2d4 <_scanf_float+0x11c>
 800f20a:	2b40      	cmp	r3, #64	; 0x40
 800f20c:	d83c      	bhi.n	800f288 <_scanf_float+0xd0>
 800f20e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800f212:	b2c8      	uxtb	r0, r1
 800f214:	280e      	cmp	r0, #14
 800f216:	d93a      	bls.n	800f28e <_scanf_float+0xd6>
 800f218:	f1b9 0f00 	cmp.w	r9, #0
 800f21c:	d003      	beq.n	800f226 <_scanf_float+0x6e>
 800f21e:	6823      	ldr	r3, [r4, #0]
 800f220:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f224:	6023      	str	r3, [r4, #0]
 800f226:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f22a:	f1ba 0f01 	cmp.w	sl, #1
 800f22e:	f200 8113 	bhi.w	800f458 <_scanf_float+0x2a0>
 800f232:	455e      	cmp	r6, fp
 800f234:	f200 8105 	bhi.w	800f442 <_scanf_float+0x28a>
 800f238:	2501      	movs	r5, #1
 800f23a:	4628      	mov	r0, r5
 800f23c:	b007      	add	sp, #28
 800f23e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f242:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800f246:	2a0d      	cmp	r2, #13
 800f248:	d8e6      	bhi.n	800f218 <_scanf_float+0x60>
 800f24a:	a101      	add	r1, pc, #4	; (adr r1, 800f250 <_scanf_float+0x98>)
 800f24c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f250:	0800f38f 	.word	0x0800f38f
 800f254:	0800f219 	.word	0x0800f219
 800f258:	0800f219 	.word	0x0800f219
 800f25c:	0800f219 	.word	0x0800f219
 800f260:	0800f3ef 	.word	0x0800f3ef
 800f264:	0800f3c7 	.word	0x0800f3c7
 800f268:	0800f219 	.word	0x0800f219
 800f26c:	0800f219 	.word	0x0800f219
 800f270:	0800f39d 	.word	0x0800f39d
 800f274:	0800f219 	.word	0x0800f219
 800f278:	0800f219 	.word	0x0800f219
 800f27c:	0800f219 	.word	0x0800f219
 800f280:	0800f219 	.word	0x0800f219
 800f284:	0800f355 	.word	0x0800f355
 800f288:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800f28c:	e7db      	b.n	800f246 <_scanf_float+0x8e>
 800f28e:	290e      	cmp	r1, #14
 800f290:	d8c2      	bhi.n	800f218 <_scanf_float+0x60>
 800f292:	a001      	add	r0, pc, #4	; (adr r0, 800f298 <_scanf_float+0xe0>)
 800f294:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f298:	0800f347 	.word	0x0800f347
 800f29c:	0800f219 	.word	0x0800f219
 800f2a0:	0800f347 	.word	0x0800f347
 800f2a4:	0800f3db 	.word	0x0800f3db
 800f2a8:	0800f219 	.word	0x0800f219
 800f2ac:	0800f2f5 	.word	0x0800f2f5
 800f2b0:	0800f331 	.word	0x0800f331
 800f2b4:	0800f331 	.word	0x0800f331
 800f2b8:	0800f331 	.word	0x0800f331
 800f2bc:	0800f331 	.word	0x0800f331
 800f2c0:	0800f331 	.word	0x0800f331
 800f2c4:	0800f331 	.word	0x0800f331
 800f2c8:	0800f331 	.word	0x0800f331
 800f2cc:	0800f331 	.word	0x0800f331
 800f2d0:	0800f331 	.word	0x0800f331
 800f2d4:	2b6e      	cmp	r3, #110	; 0x6e
 800f2d6:	d809      	bhi.n	800f2ec <_scanf_float+0x134>
 800f2d8:	2b60      	cmp	r3, #96	; 0x60
 800f2da:	d8b2      	bhi.n	800f242 <_scanf_float+0x8a>
 800f2dc:	2b54      	cmp	r3, #84	; 0x54
 800f2de:	d077      	beq.n	800f3d0 <_scanf_float+0x218>
 800f2e0:	2b59      	cmp	r3, #89	; 0x59
 800f2e2:	d199      	bne.n	800f218 <_scanf_float+0x60>
 800f2e4:	2d07      	cmp	r5, #7
 800f2e6:	d197      	bne.n	800f218 <_scanf_float+0x60>
 800f2e8:	2508      	movs	r5, #8
 800f2ea:	e029      	b.n	800f340 <_scanf_float+0x188>
 800f2ec:	2b74      	cmp	r3, #116	; 0x74
 800f2ee:	d06f      	beq.n	800f3d0 <_scanf_float+0x218>
 800f2f0:	2b79      	cmp	r3, #121	; 0x79
 800f2f2:	e7f6      	b.n	800f2e2 <_scanf_float+0x12a>
 800f2f4:	6821      	ldr	r1, [r4, #0]
 800f2f6:	05c8      	lsls	r0, r1, #23
 800f2f8:	d51a      	bpl.n	800f330 <_scanf_float+0x178>
 800f2fa:	9b02      	ldr	r3, [sp, #8]
 800f2fc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800f300:	6021      	str	r1, [r4, #0]
 800f302:	f109 0901 	add.w	r9, r9, #1
 800f306:	b11b      	cbz	r3, 800f310 <_scanf_float+0x158>
 800f308:	3b01      	subs	r3, #1
 800f30a:	3201      	adds	r2, #1
 800f30c:	9302      	str	r3, [sp, #8]
 800f30e:	60a2      	str	r2, [r4, #8]
 800f310:	68a3      	ldr	r3, [r4, #8]
 800f312:	3b01      	subs	r3, #1
 800f314:	60a3      	str	r3, [r4, #8]
 800f316:	6923      	ldr	r3, [r4, #16]
 800f318:	3301      	adds	r3, #1
 800f31a:	6123      	str	r3, [r4, #16]
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	3b01      	subs	r3, #1
 800f320:	2b00      	cmp	r3, #0
 800f322:	607b      	str	r3, [r7, #4]
 800f324:	f340 8084 	ble.w	800f430 <_scanf_float+0x278>
 800f328:	683b      	ldr	r3, [r7, #0]
 800f32a:	3301      	adds	r3, #1
 800f32c:	603b      	str	r3, [r7, #0]
 800f32e:	e766      	b.n	800f1fe <_scanf_float+0x46>
 800f330:	eb1a 0f05 	cmn.w	sl, r5
 800f334:	f47f af70 	bne.w	800f218 <_scanf_float+0x60>
 800f338:	6822      	ldr	r2, [r4, #0]
 800f33a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800f33e:	6022      	str	r2, [r4, #0]
 800f340:	f806 3b01 	strb.w	r3, [r6], #1
 800f344:	e7e4      	b.n	800f310 <_scanf_float+0x158>
 800f346:	6822      	ldr	r2, [r4, #0]
 800f348:	0610      	lsls	r0, r2, #24
 800f34a:	f57f af65 	bpl.w	800f218 <_scanf_float+0x60>
 800f34e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f352:	e7f4      	b.n	800f33e <_scanf_float+0x186>
 800f354:	f1ba 0f00 	cmp.w	sl, #0
 800f358:	d10e      	bne.n	800f378 <_scanf_float+0x1c0>
 800f35a:	f1b9 0f00 	cmp.w	r9, #0
 800f35e:	d10e      	bne.n	800f37e <_scanf_float+0x1c6>
 800f360:	6822      	ldr	r2, [r4, #0]
 800f362:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f366:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f36a:	d108      	bne.n	800f37e <_scanf_float+0x1c6>
 800f36c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f370:	6022      	str	r2, [r4, #0]
 800f372:	f04f 0a01 	mov.w	sl, #1
 800f376:	e7e3      	b.n	800f340 <_scanf_float+0x188>
 800f378:	f1ba 0f02 	cmp.w	sl, #2
 800f37c:	d055      	beq.n	800f42a <_scanf_float+0x272>
 800f37e:	2d01      	cmp	r5, #1
 800f380:	d002      	beq.n	800f388 <_scanf_float+0x1d0>
 800f382:	2d04      	cmp	r5, #4
 800f384:	f47f af48 	bne.w	800f218 <_scanf_float+0x60>
 800f388:	3501      	adds	r5, #1
 800f38a:	b2ed      	uxtb	r5, r5
 800f38c:	e7d8      	b.n	800f340 <_scanf_float+0x188>
 800f38e:	f1ba 0f01 	cmp.w	sl, #1
 800f392:	f47f af41 	bne.w	800f218 <_scanf_float+0x60>
 800f396:	f04f 0a02 	mov.w	sl, #2
 800f39a:	e7d1      	b.n	800f340 <_scanf_float+0x188>
 800f39c:	b97d      	cbnz	r5, 800f3be <_scanf_float+0x206>
 800f39e:	f1b9 0f00 	cmp.w	r9, #0
 800f3a2:	f47f af3c 	bne.w	800f21e <_scanf_float+0x66>
 800f3a6:	6822      	ldr	r2, [r4, #0]
 800f3a8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f3ac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f3b0:	f47f af39 	bne.w	800f226 <_scanf_float+0x6e>
 800f3b4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f3b8:	6022      	str	r2, [r4, #0]
 800f3ba:	2501      	movs	r5, #1
 800f3bc:	e7c0      	b.n	800f340 <_scanf_float+0x188>
 800f3be:	2d03      	cmp	r5, #3
 800f3c0:	d0e2      	beq.n	800f388 <_scanf_float+0x1d0>
 800f3c2:	2d05      	cmp	r5, #5
 800f3c4:	e7de      	b.n	800f384 <_scanf_float+0x1cc>
 800f3c6:	2d02      	cmp	r5, #2
 800f3c8:	f47f af26 	bne.w	800f218 <_scanf_float+0x60>
 800f3cc:	2503      	movs	r5, #3
 800f3ce:	e7b7      	b.n	800f340 <_scanf_float+0x188>
 800f3d0:	2d06      	cmp	r5, #6
 800f3d2:	f47f af21 	bne.w	800f218 <_scanf_float+0x60>
 800f3d6:	2507      	movs	r5, #7
 800f3d8:	e7b2      	b.n	800f340 <_scanf_float+0x188>
 800f3da:	6822      	ldr	r2, [r4, #0]
 800f3dc:	0591      	lsls	r1, r2, #22
 800f3de:	f57f af1b 	bpl.w	800f218 <_scanf_float+0x60>
 800f3e2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800f3e6:	6022      	str	r2, [r4, #0]
 800f3e8:	f8cd 9004 	str.w	r9, [sp, #4]
 800f3ec:	e7a8      	b.n	800f340 <_scanf_float+0x188>
 800f3ee:	6822      	ldr	r2, [r4, #0]
 800f3f0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800f3f4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800f3f8:	d006      	beq.n	800f408 <_scanf_float+0x250>
 800f3fa:	0550      	lsls	r0, r2, #21
 800f3fc:	f57f af0c 	bpl.w	800f218 <_scanf_float+0x60>
 800f400:	f1b9 0f00 	cmp.w	r9, #0
 800f404:	f43f af0f 	beq.w	800f226 <_scanf_float+0x6e>
 800f408:	0591      	lsls	r1, r2, #22
 800f40a:	bf58      	it	pl
 800f40c:	9901      	ldrpl	r1, [sp, #4]
 800f40e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f412:	bf58      	it	pl
 800f414:	eba9 0101 	subpl.w	r1, r9, r1
 800f418:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800f41c:	bf58      	it	pl
 800f41e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f422:	6022      	str	r2, [r4, #0]
 800f424:	f04f 0900 	mov.w	r9, #0
 800f428:	e78a      	b.n	800f340 <_scanf_float+0x188>
 800f42a:	f04f 0a03 	mov.w	sl, #3
 800f42e:	e787      	b.n	800f340 <_scanf_float+0x188>
 800f430:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f434:	4639      	mov	r1, r7
 800f436:	4640      	mov	r0, r8
 800f438:	4798      	blx	r3
 800f43a:	2800      	cmp	r0, #0
 800f43c:	f43f aedf 	beq.w	800f1fe <_scanf_float+0x46>
 800f440:	e6ea      	b.n	800f218 <_scanf_float+0x60>
 800f442:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f446:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f44a:	463a      	mov	r2, r7
 800f44c:	4640      	mov	r0, r8
 800f44e:	4798      	blx	r3
 800f450:	6923      	ldr	r3, [r4, #16]
 800f452:	3b01      	subs	r3, #1
 800f454:	6123      	str	r3, [r4, #16]
 800f456:	e6ec      	b.n	800f232 <_scanf_float+0x7a>
 800f458:	1e6b      	subs	r3, r5, #1
 800f45a:	2b06      	cmp	r3, #6
 800f45c:	d825      	bhi.n	800f4aa <_scanf_float+0x2f2>
 800f45e:	2d02      	cmp	r5, #2
 800f460:	d836      	bhi.n	800f4d0 <_scanf_float+0x318>
 800f462:	455e      	cmp	r6, fp
 800f464:	f67f aee8 	bls.w	800f238 <_scanf_float+0x80>
 800f468:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f46c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f470:	463a      	mov	r2, r7
 800f472:	4640      	mov	r0, r8
 800f474:	4798      	blx	r3
 800f476:	6923      	ldr	r3, [r4, #16]
 800f478:	3b01      	subs	r3, #1
 800f47a:	6123      	str	r3, [r4, #16]
 800f47c:	e7f1      	b.n	800f462 <_scanf_float+0x2aa>
 800f47e:	9802      	ldr	r0, [sp, #8]
 800f480:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f484:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800f488:	9002      	str	r0, [sp, #8]
 800f48a:	463a      	mov	r2, r7
 800f48c:	4640      	mov	r0, r8
 800f48e:	4798      	blx	r3
 800f490:	6923      	ldr	r3, [r4, #16]
 800f492:	3b01      	subs	r3, #1
 800f494:	6123      	str	r3, [r4, #16]
 800f496:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f49a:	fa5f fa8a 	uxtb.w	sl, sl
 800f49e:	f1ba 0f02 	cmp.w	sl, #2
 800f4a2:	d1ec      	bne.n	800f47e <_scanf_float+0x2c6>
 800f4a4:	3d03      	subs	r5, #3
 800f4a6:	b2ed      	uxtb	r5, r5
 800f4a8:	1b76      	subs	r6, r6, r5
 800f4aa:	6823      	ldr	r3, [r4, #0]
 800f4ac:	05da      	lsls	r2, r3, #23
 800f4ae:	d52f      	bpl.n	800f510 <_scanf_float+0x358>
 800f4b0:	055b      	lsls	r3, r3, #21
 800f4b2:	d510      	bpl.n	800f4d6 <_scanf_float+0x31e>
 800f4b4:	455e      	cmp	r6, fp
 800f4b6:	f67f aebf 	bls.w	800f238 <_scanf_float+0x80>
 800f4ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f4be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f4c2:	463a      	mov	r2, r7
 800f4c4:	4640      	mov	r0, r8
 800f4c6:	4798      	blx	r3
 800f4c8:	6923      	ldr	r3, [r4, #16]
 800f4ca:	3b01      	subs	r3, #1
 800f4cc:	6123      	str	r3, [r4, #16]
 800f4ce:	e7f1      	b.n	800f4b4 <_scanf_float+0x2fc>
 800f4d0:	46aa      	mov	sl, r5
 800f4d2:	9602      	str	r6, [sp, #8]
 800f4d4:	e7df      	b.n	800f496 <_scanf_float+0x2de>
 800f4d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f4da:	6923      	ldr	r3, [r4, #16]
 800f4dc:	2965      	cmp	r1, #101	; 0x65
 800f4de:	f103 33ff 	add.w	r3, r3, #4294967295
 800f4e2:	f106 35ff 	add.w	r5, r6, #4294967295
 800f4e6:	6123      	str	r3, [r4, #16]
 800f4e8:	d00c      	beq.n	800f504 <_scanf_float+0x34c>
 800f4ea:	2945      	cmp	r1, #69	; 0x45
 800f4ec:	d00a      	beq.n	800f504 <_scanf_float+0x34c>
 800f4ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f4f2:	463a      	mov	r2, r7
 800f4f4:	4640      	mov	r0, r8
 800f4f6:	4798      	blx	r3
 800f4f8:	6923      	ldr	r3, [r4, #16]
 800f4fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f4fe:	3b01      	subs	r3, #1
 800f500:	1eb5      	subs	r5, r6, #2
 800f502:	6123      	str	r3, [r4, #16]
 800f504:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f508:	463a      	mov	r2, r7
 800f50a:	4640      	mov	r0, r8
 800f50c:	4798      	blx	r3
 800f50e:	462e      	mov	r6, r5
 800f510:	6825      	ldr	r5, [r4, #0]
 800f512:	f015 0510 	ands.w	r5, r5, #16
 800f516:	d158      	bne.n	800f5ca <_scanf_float+0x412>
 800f518:	7035      	strb	r5, [r6, #0]
 800f51a:	6823      	ldr	r3, [r4, #0]
 800f51c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800f520:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f524:	d11c      	bne.n	800f560 <_scanf_float+0x3a8>
 800f526:	9b01      	ldr	r3, [sp, #4]
 800f528:	454b      	cmp	r3, r9
 800f52a:	eba3 0209 	sub.w	r2, r3, r9
 800f52e:	d124      	bne.n	800f57a <_scanf_float+0x3c2>
 800f530:	2200      	movs	r2, #0
 800f532:	4659      	mov	r1, fp
 800f534:	4640      	mov	r0, r8
 800f536:	f000 ff99 	bl	801046c <_strtod_r>
 800f53a:	9b03      	ldr	r3, [sp, #12]
 800f53c:	6821      	ldr	r1, [r4, #0]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	f011 0f02 	tst.w	r1, #2
 800f544:	ec57 6b10 	vmov	r6, r7, d0
 800f548:	f103 0204 	add.w	r2, r3, #4
 800f54c:	d020      	beq.n	800f590 <_scanf_float+0x3d8>
 800f54e:	9903      	ldr	r1, [sp, #12]
 800f550:	600a      	str	r2, [r1, #0]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	e9c3 6700 	strd	r6, r7, [r3]
 800f558:	68e3      	ldr	r3, [r4, #12]
 800f55a:	3301      	adds	r3, #1
 800f55c:	60e3      	str	r3, [r4, #12]
 800f55e:	e66c      	b.n	800f23a <_scanf_float+0x82>
 800f560:	9b04      	ldr	r3, [sp, #16]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d0e4      	beq.n	800f530 <_scanf_float+0x378>
 800f566:	9905      	ldr	r1, [sp, #20]
 800f568:	230a      	movs	r3, #10
 800f56a:	462a      	mov	r2, r5
 800f56c:	3101      	adds	r1, #1
 800f56e:	4640      	mov	r0, r8
 800f570:	f001 f806 	bl	8010580 <_strtol_r>
 800f574:	9b04      	ldr	r3, [sp, #16]
 800f576:	9e05      	ldr	r6, [sp, #20]
 800f578:	1ac2      	subs	r2, r0, r3
 800f57a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800f57e:	429e      	cmp	r6, r3
 800f580:	bf28      	it	cs
 800f582:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800f586:	4912      	ldr	r1, [pc, #72]	; (800f5d0 <_scanf_float+0x418>)
 800f588:	4630      	mov	r0, r6
 800f58a:	f000 f8c9 	bl	800f720 <siprintf>
 800f58e:	e7cf      	b.n	800f530 <_scanf_float+0x378>
 800f590:	f011 0f04 	tst.w	r1, #4
 800f594:	9903      	ldr	r1, [sp, #12]
 800f596:	600a      	str	r2, [r1, #0]
 800f598:	d1db      	bne.n	800f552 <_scanf_float+0x39a>
 800f59a:	f8d3 8000 	ldr.w	r8, [r3]
 800f59e:	ee10 2a10 	vmov	r2, s0
 800f5a2:	ee10 0a10 	vmov	r0, s0
 800f5a6:	463b      	mov	r3, r7
 800f5a8:	4639      	mov	r1, r7
 800f5aa:	f7f1 facf 	bl	8000b4c <__aeabi_dcmpun>
 800f5ae:	b128      	cbz	r0, 800f5bc <_scanf_float+0x404>
 800f5b0:	4808      	ldr	r0, [pc, #32]	; (800f5d4 <_scanf_float+0x41c>)
 800f5b2:	f000 f8af 	bl	800f714 <nanf>
 800f5b6:	ed88 0a00 	vstr	s0, [r8]
 800f5ba:	e7cd      	b.n	800f558 <_scanf_float+0x3a0>
 800f5bc:	4630      	mov	r0, r6
 800f5be:	4639      	mov	r1, r7
 800f5c0:	f7f1 fb22 	bl	8000c08 <__aeabi_d2f>
 800f5c4:	f8c8 0000 	str.w	r0, [r8]
 800f5c8:	e7c6      	b.n	800f558 <_scanf_float+0x3a0>
 800f5ca:	2500      	movs	r5, #0
 800f5cc:	e635      	b.n	800f23a <_scanf_float+0x82>
 800f5ce:	bf00      	nop
 800f5d0:	08014dcc 	.word	0x08014dcc
 800f5d4:	08015148 	.word	0x08015148

0800f5d8 <iprintf>:
 800f5d8:	b40f      	push	{r0, r1, r2, r3}
 800f5da:	4b0a      	ldr	r3, [pc, #40]	; (800f604 <iprintf+0x2c>)
 800f5dc:	b513      	push	{r0, r1, r4, lr}
 800f5de:	681c      	ldr	r4, [r3, #0]
 800f5e0:	b124      	cbz	r4, 800f5ec <iprintf+0x14>
 800f5e2:	69a3      	ldr	r3, [r4, #24]
 800f5e4:	b913      	cbnz	r3, 800f5ec <iprintf+0x14>
 800f5e6:	4620      	mov	r0, r4
 800f5e8:	f002 f884 	bl	80116f4 <__sinit>
 800f5ec:	ab05      	add	r3, sp, #20
 800f5ee:	9a04      	ldr	r2, [sp, #16]
 800f5f0:	68a1      	ldr	r1, [r4, #8]
 800f5f2:	9301      	str	r3, [sp, #4]
 800f5f4:	4620      	mov	r0, r4
 800f5f6:	f003 fb75 	bl	8012ce4 <_vfiprintf_r>
 800f5fa:	b002      	add	sp, #8
 800f5fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f600:	b004      	add	sp, #16
 800f602:	4770      	bx	lr
 800f604:	20000044 	.word	0x20000044

0800f608 <_puts_r>:
 800f608:	b570      	push	{r4, r5, r6, lr}
 800f60a:	460e      	mov	r6, r1
 800f60c:	4605      	mov	r5, r0
 800f60e:	b118      	cbz	r0, 800f618 <_puts_r+0x10>
 800f610:	6983      	ldr	r3, [r0, #24]
 800f612:	b90b      	cbnz	r3, 800f618 <_puts_r+0x10>
 800f614:	f002 f86e 	bl	80116f4 <__sinit>
 800f618:	69ab      	ldr	r3, [r5, #24]
 800f61a:	68ac      	ldr	r4, [r5, #8]
 800f61c:	b913      	cbnz	r3, 800f624 <_puts_r+0x1c>
 800f61e:	4628      	mov	r0, r5
 800f620:	f002 f868 	bl	80116f4 <__sinit>
 800f624:	4b2c      	ldr	r3, [pc, #176]	; (800f6d8 <_puts_r+0xd0>)
 800f626:	429c      	cmp	r4, r3
 800f628:	d120      	bne.n	800f66c <_puts_r+0x64>
 800f62a:	686c      	ldr	r4, [r5, #4]
 800f62c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f62e:	07db      	lsls	r3, r3, #31
 800f630:	d405      	bmi.n	800f63e <_puts_r+0x36>
 800f632:	89a3      	ldrh	r3, [r4, #12]
 800f634:	0598      	lsls	r0, r3, #22
 800f636:	d402      	bmi.n	800f63e <_puts_r+0x36>
 800f638:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f63a:	f002 fc6c 	bl	8011f16 <__retarget_lock_acquire_recursive>
 800f63e:	89a3      	ldrh	r3, [r4, #12]
 800f640:	0719      	lsls	r1, r3, #28
 800f642:	d51d      	bpl.n	800f680 <_puts_r+0x78>
 800f644:	6923      	ldr	r3, [r4, #16]
 800f646:	b1db      	cbz	r3, 800f680 <_puts_r+0x78>
 800f648:	3e01      	subs	r6, #1
 800f64a:	68a3      	ldr	r3, [r4, #8]
 800f64c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f650:	3b01      	subs	r3, #1
 800f652:	60a3      	str	r3, [r4, #8]
 800f654:	bb39      	cbnz	r1, 800f6a6 <_puts_r+0x9e>
 800f656:	2b00      	cmp	r3, #0
 800f658:	da38      	bge.n	800f6cc <_puts_r+0xc4>
 800f65a:	4622      	mov	r2, r4
 800f65c:	210a      	movs	r1, #10
 800f65e:	4628      	mov	r0, r5
 800f660:	f000 ffd4 	bl	801060c <__swbuf_r>
 800f664:	3001      	adds	r0, #1
 800f666:	d011      	beq.n	800f68c <_puts_r+0x84>
 800f668:	250a      	movs	r5, #10
 800f66a:	e011      	b.n	800f690 <_puts_r+0x88>
 800f66c:	4b1b      	ldr	r3, [pc, #108]	; (800f6dc <_puts_r+0xd4>)
 800f66e:	429c      	cmp	r4, r3
 800f670:	d101      	bne.n	800f676 <_puts_r+0x6e>
 800f672:	68ac      	ldr	r4, [r5, #8]
 800f674:	e7da      	b.n	800f62c <_puts_r+0x24>
 800f676:	4b1a      	ldr	r3, [pc, #104]	; (800f6e0 <_puts_r+0xd8>)
 800f678:	429c      	cmp	r4, r3
 800f67a:	bf08      	it	eq
 800f67c:	68ec      	ldreq	r4, [r5, #12]
 800f67e:	e7d5      	b.n	800f62c <_puts_r+0x24>
 800f680:	4621      	mov	r1, r4
 800f682:	4628      	mov	r0, r5
 800f684:	f001 f826 	bl	80106d4 <__swsetup_r>
 800f688:	2800      	cmp	r0, #0
 800f68a:	d0dd      	beq.n	800f648 <_puts_r+0x40>
 800f68c:	f04f 35ff 	mov.w	r5, #4294967295
 800f690:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f692:	07da      	lsls	r2, r3, #31
 800f694:	d405      	bmi.n	800f6a2 <_puts_r+0x9a>
 800f696:	89a3      	ldrh	r3, [r4, #12]
 800f698:	059b      	lsls	r3, r3, #22
 800f69a:	d402      	bmi.n	800f6a2 <_puts_r+0x9a>
 800f69c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f69e:	f002 fc3b 	bl	8011f18 <__retarget_lock_release_recursive>
 800f6a2:	4628      	mov	r0, r5
 800f6a4:	bd70      	pop	{r4, r5, r6, pc}
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	da04      	bge.n	800f6b4 <_puts_r+0xac>
 800f6aa:	69a2      	ldr	r2, [r4, #24]
 800f6ac:	429a      	cmp	r2, r3
 800f6ae:	dc06      	bgt.n	800f6be <_puts_r+0xb6>
 800f6b0:	290a      	cmp	r1, #10
 800f6b2:	d004      	beq.n	800f6be <_puts_r+0xb6>
 800f6b4:	6823      	ldr	r3, [r4, #0]
 800f6b6:	1c5a      	adds	r2, r3, #1
 800f6b8:	6022      	str	r2, [r4, #0]
 800f6ba:	7019      	strb	r1, [r3, #0]
 800f6bc:	e7c5      	b.n	800f64a <_puts_r+0x42>
 800f6be:	4622      	mov	r2, r4
 800f6c0:	4628      	mov	r0, r5
 800f6c2:	f000 ffa3 	bl	801060c <__swbuf_r>
 800f6c6:	3001      	adds	r0, #1
 800f6c8:	d1bf      	bne.n	800f64a <_puts_r+0x42>
 800f6ca:	e7df      	b.n	800f68c <_puts_r+0x84>
 800f6cc:	6823      	ldr	r3, [r4, #0]
 800f6ce:	250a      	movs	r5, #10
 800f6d0:	1c5a      	adds	r2, r3, #1
 800f6d2:	6022      	str	r2, [r4, #0]
 800f6d4:	701d      	strb	r5, [r3, #0]
 800f6d6:	e7db      	b.n	800f690 <_puts_r+0x88>
 800f6d8:	08014edc 	.word	0x08014edc
 800f6dc:	08014efc 	.word	0x08014efc
 800f6e0:	08014ebc 	.word	0x08014ebc

0800f6e4 <puts>:
 800f6e4:	4b02      	ldr	r3, [pc, #8]	; (800f6f0 <puts+0xc>)
 800f6e6:	4601      	mov	r1, r0
 800f6e8:	6818      	ldr	r0, [r3, #0]
 800f6ea:	f7ff bf8d 	b.w	800f608 <_puts_r>
 800f6ee:	bf00      	nop
 800f6f0:	20000044 	.word	0x20000044

0800f6f4 <_sbrk_r>:
 800f6f4:	b538      	push	{r3, r4, r5, lr}
 800f6f6:	4d06      	ldr	r5, [pc, #24]	; (800f710 <_sbrk_r+0x1c>)
 800f6f8:	2300      	movs	r3, #0
 800f6fa:	4604      	mov	r4, r0
 800f6fc:	4608      	mov	r0, r1
 800f6fe:	602b      	str	r3, [r5, #0]
 800f700:	f7f5 faec 	bl	8004cdc <_sbrk>
 800f704:	1c43      	adds	r3, r0, #1
 800f706:	d102      	bne.n	800f70e <_sbrk_r+0x1a>
 800f708:	682b      	ldr	r3, [r5, #0]
 800f70a:	b103      	cbz	r3, 800f70e <_sbrk_r+0x1a>
 800f70c:	6023      	str	r3, [r4, #0]
 800f70e:	bd38      	pop	{r3, r4, r5, pc}
 800f710:	200018e4 	.word	0x200018e4

0800f714 <nanf>:
 800f714:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f71c <nanf+0x8>
 800f718:	4770      	bx	lr
 800f71a:	bf00      	nop
 800f71c:	7fc00000 	.word	0x7fc00000

0800f720 <siprintf>:
 800f720:	b40e      	push	{r1, r2, r3}
 800f722:	b500      	push	{lr}
 800f724:	b09c      	sub	sp, #112	; 0x70
 800f726:	ab1d      	add	r3, sp, #116	; 0x74
 800f728:	9002      	str	r0, [sp, #8]
 800f72a:	9006      	str	r0, [sp, #24]
 800f72c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f730:	4809      	ldr	r0, [pc, #36]	; (800f758 <siprintf+0x38>)
 800f732:	9107      	str	r1, [sp, #28]
 800f734:	9104      	str	r1, [sp, #16]
 800f736:	4909      	ldr	r1, [pc, #36]	; (800f75c <siprintf+0x3c>)
 800f738:	f853 2b04 	ldr.w	r2, [r3], #4
 800f73c:	9105      	str	r1, [sp, #20]
 800f73e:	6800      	ldr	r0, [r0, #0]
 800f740:	9301      	str	r3, [sp, #4]
 800f742:	a902      	add	r1, sp, #8
 800f744:	f003 f9a4 	bl	8012a90 <_svfiprintf_r>
 800f748:	9b02      	ldr	r3, [sp, #8]
 800f74a:	2200      	movs	r2, #0
 800f74c:	701a      	strb	r2, [r3, #0]
 800f74e:	b01c      	add	sp, #112	; 0x70
 800f750:	f85d eb04 	ldr.w	lr, [sp], #4
 800f754:	b003      	add	sp, #12
 800f756:	4770      	bx	lr
 800f758:	20000044 	.word	0x20000044
 800f75c:	ffff0208 	.word	0xffff0208

0800f760 <__sread>:
 800f760:	b510      	push	{r4, lr}
 800f762:	460c      	mov	r4, r1
 800f764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f768:	f003 fbec 	bl	8012f44 <_read_r>
 800f76c:	2800      	cmp	r0, #0
 800f76e:	bfab      	itete	ge
 800f770:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f772:	89a3      	ldrhlt	r3, [r4, #12]
 800f774:	181b      	addge	r3, r3, r0
 800f776:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f77a:	bfac      	ite	ge
 800f77c:	6563      	strge	r3, [r4, #84]	; 0x54
 800f77e:	81a3      	strhlt	r3, [r4, #12]
 800f780:	bd10      	pop	{r4, pc}

0800f782 <__swrite>:
 800f782:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f786:	461f      	mov	r7, r3
 800f788:	898b      	ldrh	r3, [r1, #12]
 800f78a:	05db      	lsls	r3, r3, #23
 800f78c:	4605      	mov	r5, r0
 800f78e:	460c      	mov	r4, r1
 800f790:	4616      	mov	r6, r2
 800f792:	d505      	bpl.n	800f7a0 <__swrite+0x1e>
 800f794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f798:	2302      	movs	r3, #2
 800f79a:	2200      	movs	r2, #0
 800f79c:	f002 fbbe 	bl	8011f1c <_lseek_r>
 800f7a0:	89a3      	ldrh	r3, [r4, #12]
 800f7a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f7a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f7aa:	81a3      	strh	r3, [r4, #12]
 800f7ac:	4632      	mov	r2, r6
 800f7ae:	463b      	mov	r3, r7
 800f7b0:	4628      	mov	r0, r5
 800f7b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f7b6:	f000 bf7b 	b.w	80106b0 <_write_r>

0800f7ba <__sseek>:
 800f7ba:	b510      	push	{r4, lr}
 800f7bc:	460c      	mov	r4, r1
 800f7be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f7c2:	f002 fbab 	bl	8011f1c <_lseek_r>
 800f7c6:	1c43      	adds	r3, r0, #1
 800f7c8:	89a3      	ldrh	r3, [r4, #12]
 800f7ca:	bf15      	itete	ne
 800f7cc:	6560      	strne	r0, [r4, #84]	; 0x54
 800f7ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f7d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f7d6:	81a3      	strheq	r3, [r4, #12]
 800f7d8:	bf18      	it	ne
 800f7da:	81a3      	strhne	r3, [r4, #12]
 800f7dc:	bd10      	pop	{r4, pc}

0800f7de <__sclose>:
 800f7de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f7e2:	f000 bfe5 	b.w	80107b0 <_close_r>

0800f7e6 <strcpy>:
 800f7e6:	4603      	mov	r3, r0
 800f7e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f7ec:	f803 2b01 	strb.w	r2, [r3], #1
 800f7f0:	2a00      	cmp	r2, #0
 800f7f2:	d1f9      	bne.n	800f7e8 <strcpy+0x2>
 800f7f4:	4770      	bx	lr

0800f7f6 <strncmp>:
 800f7f6:	b510      	push	{r4, lr}
 800f7f8:	b16a      	cbz	r2, 800f816 <strncmp+0x20>
 800f7fa:	3901      	subs	r1, #1
 800f7fc:	1884      	adds	r4, r0, r2
 800f7fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 800f802:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f806:	4293      	cmp	r3, r2
 800f808:	d103      	bne.n	800f812 <strncmp+0x1c>
 800f80a:	42a0      	cmp	r0, r4
 800f80c:	d001      	beq.n	800f812 <strncmp+0x1c>
 800f80e:	2b00      	cmp	r3, #0
 800f810:	d1f5      	bne.n	800f7fe <strncmp+0x8>
 800f812:	1a98      	subs	r0, r3, r2
 800f814:	bd10      	pop	{r4, pc}
 800f816:	4610      	mov	r0, r2
 800f818:	e7fc      	b.n	800f814 <strncmp+0x1e>

0800f81a <sulp>:
 800f81a:	b570      	push	{r4, r5, r6, lr}
 800f81c:	4604      	mov	r4, r0
 800f81e:	460d      	mov	r5, r1
 800f820:	ec45 4b10 	vmov	d0, r4, r5
 800f824:	4616      	mov	r6, r2
 800f826:	f002 ff79 	bl	801271c <__ulp>
 800f82a:	ec51 0b10 	vmov	r0, r1, d0
 800f82e:	b17e      	cbz	r6, 800f850 <sulp+0x36>
 800f830:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f834:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f838:	2b00      	cmp	r3, #0
 800f83a:	dd09      	ble.n	800f850 <sulp+0x36>
 800f83c:	051b      	lsls	r3, r3, #20
 800f83e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800f842:	2400      	movs	r4, #0
 800f844:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800f848:	4622      	mov	r2, r4
 800f84a:	462b      	mov	r3, r5
 800f84c:	f7f0 fee4 	bl	8000618 <__aeabi_dmul>
 800f850:	bd70      	pop	{r4, r5, r6, pc}
 800f852:	0000      	movs	r0, r0
 800f854:	0000      	movs	r0, r0
	...

0800f858 <_strtod_l>:
 800f858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f85c:	b0a3      	sub	sp, #140	; 0x8c
 800f85e:	461f      	mov	r7, r3
 800f860:	2300      	movs	r3, #0
 800f862:	931e      	str	r3, [sp, #120]	; 0x78
 800f864:	4ba4      	ldr	r3, [pc, #656]	; (800faf8 <_strtod_l+0x2a0>)
 800f866:	9219      	str	r2, [sp, #100]	; 0x64
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	9307      	str	r3, [sp, #28]
 800f86c:	4604      	mov	r4, r0
 800f86e:	4618      	mov	r0, r3
 800f870:	4688      	mov	r8, r1
 800f872:	f7f0 fcbd 	bl	80001f0 <strlen>
 800f876:	f04f 0a00 	mov.w	sl, #0
 800f87a:	4605      	mov	r5, r0
 800f87c:	f04f 0b00 	mov.w	fp, #0
 800f880:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800f884:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f886:	781a      	ldrb	r2, [r3, #0]
 800f888:	2a2b      	cmp	r2, #43	; 0x2b
 800f88a:	d04c      	beq.n	800f926 <_strtod_l+0xce>
 800f88c:	d839      	bhi.n	800f902 <_strtod_l+0xaa>
 800f88e:	2a0d      	cmp	r2, #13
 800f890:	d832      	bhi.n	800f8f8 <_strtod_l+0xa0>
 800f892:	2a08      	cmp	r2, #8
 800f894:	d832      	bhi.n	800f8fc <_strtod_l+0xa4>
 800f896:	2a00      	cmp	r2, #0
 800f898:	d03c      	beq.n	800f914 <_strtod_l+0xbc>
 800f89a:	2300      	movs	r3, #0
 800f89c:	930e      	str	r3, [sp, #56]	; 0x38
 800f89e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800f8a0:	7833      	ldrb	r3, [r6, #0]
 800f8a2:	2b30      	cmp	r3, #48	; 0x30
 800f8a4:	f040 80b4 	bne.w	800fa10 <_strtod_l+0x1b8>
 800f8a8:	7873      	ldrb	r3, [r6, #1]
 800f8aa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f8ae:	2b58      	cmp	r3, #88	; 0x58
 800f8b0:	d16c      	bne.n	800f98c <_strtod_l+0x134>
 800f8b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f8b4:	9301      	str	r3, [sp, #4]
 800f8b6:	ab1e      	add	r3, sp, #120	; 0x78
 800f8b8:	9702      	str	r7, [sp, #8]
 800f8ba:	9300      	str	r3, [sp, #0]
 800f8bc:	4a8f      	ldr	r2, [pc, #572]	; (800fafc <_strtod_l+0x2a4>)
 800f8be:	ab1f      	add	r3, sp, #124	; 0x7c
 800f8c0:	a91d      	add	r1, sp, #116	; 0x74
 800f8c2:	4620      	mov	r0, r4
 800f8c4:	f002 f81a 	bl	80118fc <__gethex>
 800f8c8:	f010 0707 	ands.w	r7, r0, #7
 800f8cc:	4605      	mov	r5, r0
 800f8ce:	d005      	beq.n	800f8dc <_strtod_l+0x84>
 800f8d0:	2f06      	cmp	r7, #6
 800f8d2:	d12a      	bne.n	800f92a <_strtod_l+0xd2>
 800f8d4:	3601      	adds	r6, #1
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	961d      	str	r6, [sp, #116]	; 0x74
 800f8da:	930e      	str	r3, [sp, #56]	; 0x38
 800f8dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	f040 8596 	bne.w	8010410 <_strtod_l+0xbb8>
 800f8e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f8e6:	b1db      	cbz	r3, 800f920 <_strtod_l+0xc8>
 800f8e8:	4652      	mov	r2, sl
 800f8ea:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f8ee:	ec43 2b10 	vmov	d0, r2, r3
 800f8f2:	b023      	add	sp, #140	; 0x8c
 800f8f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8f8:	2a20      	cmp	r2, #32
 800f8fa:	d1ce      	bne.n	800f89a <_strtod_l+0x42>
 800f8fc:	3301      	adds	r3, #1
 800f8fe:	931d      	str	r3, [sp, #116]	; 0x74
 800f900:	e7c0      	b.n	800f884 <_strtod_l+0x2c>
 800f902:	2a2d      	cmp	r2, #45	; 0x2d
 800f904:	d1c9      	bne.n	800f89a <_strtod_l+0x42>
 800f906:	2201      	movs	r2, #1
 800f908:	920e      	str	r2, [sp, #56]	; 0x38
 800f90a:	1c5a      	adds	r2, r3, #1
 800f90c:	921d      	str	r2, [sp, #116]	; 0x74
 800f90e:	785b      	ldrb	r3, [r3, #1]
 800f910:	2b00      	cmp	r3, #0
 800f912:	d1c4      	bne.n	800f89e <_strtod_l+0x46>
 800f914:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800f916:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	f040 8576 	bne.w	801040c <_strtod_l+0xbb4>
 800f920:	4652      	mov	r2, sl
 800f922:	465b      	mov	r3, fp
 800f924:	e7e3      	b.n	800f8ee <_strtod_l+0x96>
 800f926:	2200      	movs	r2, #0
 800f928:	e7ee      	b.n	800f908 <_strtod_l+0xb0>
 800f92a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f92c:	b13a      	cbz	r2, 800f93e <_strtod_l+0xe6>
 800f92e:	2135      	movs	r1, #53	; 0x35
 800f930:	a820      	add	r0, sp, #128	; 0x80
 800f932:	f002 fffe 	bl	8012932 <__copybits>
 800f936:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f938:	4620      	mov	r0, r4
 800f93a:	f002 fbc3 	bl	80120c4 <_Bfree>
 800f93e:	3f01      	subs	r7, #1
 800f940:	2f05      	cmp	r7, #5
 800f942:	d807      	bhi.n	800f954 <_strtod_l+0xfc>
 800f944:	e8df f007 	tbb	[pc, r7]
 800f948:	1d180b0e 	.word	0x1d180b0e
 800f94c:	030e      	.short	0x030e
 800f94e:	f04f 0b00 	mov.w	fp, #0
 800f952:	46da      	mov	sl, fp
 800f954:	0728      	lsls	r0, r5, #28
 800f956:	d5c1      	bpl.n	800f8dc <_strtod_l+0x84>
 800f958:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800f95c:	e7be      	b.n	800f8dc <_strtod_l+0x84>
 800f95e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800f962:	e7f7      	b.n	800f954 <_strtod_l+0xfc>
 800f964:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800f968:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800f96a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800f96e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f972:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f976:	e7ed      	b.n	800f954 <_strtod_l+0xfc>
 800f978:	f8df b184 	ldr.w	fp, [pc, #388]	; 800fb00 <_strtod_l+0x2a8>
 800f97c:	f04f 0a00 	mov.w	sl, #0
 800f980:	e7e8      	b.n	800f954 <_strtod_l+0xfc>
 800f982:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800f986:	f04f 3aff 	mov.w	sl, #4294967295
 800f98a:	e7e3      	b.n	800f954 <_strtod_l+0xfc>
 800f98c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f98e:	1c5a      	adds	r2, r3, #1
 800f990:	921d      	str	r2, [sp, #116]	; 0x74
 800f992:	785b      	ldrb	r3, [r3, #1]
 800f994:	2b30      	cmp	r3, #48	; 0x30
 800f996:	d0f9      	beq.n	800f98c <_strtod_l+0x134>
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d09f      	beq.n	800f8dc <_strtod_l+0x84>
 800f99c:	2301      	movs	r3, #1
 800f99e:	f04f 0900 	mov.w	r9, #0
 800f9a2:	9304      	str	r3, [sp, #16]
 800f9a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f9a6:	930a      	str	r3, [sp, #40]	; 0x28
 800f9a8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800f9ac:	464f      	mov	r7, r9
 800f9ae:	220a      	movs	r2, #10
 800f9b0:	981d      	ldr	r0, [sp, #116]	; 0x74
 800f9b2:	7806      	ldrb	r6, [r0, #0]
 800f9b4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800f9b8:	b2d9      	uxtb	r1, r3
 800f9ba:	2909      	cmp	r1, #9
 800f9bc:	d92a      	bls.n	800fa14 <_strtod_l+0x1bc>
 800f9be:	9907      	ldr	r1, [sp, #28]
 800f9c0:	462a      	mov	r2, r5
 800f9c2:	f7ff ff18 	bl	800f7f6 <strncmp>
 800f9c6:	b398      	cbz	r0, 800fa30 <_strtod_l+0x1d8>
 800f9c8:	2000      	movs	r0, #0
 800f9ca:	4633      	mov	r3, r6
 800f9cc:	463d      	mov	r5, r7
 800f9ce:	9007      	str	r0, [sp, #28]
 800f9d0:	4602      	mov	r2, r0
 800f9d2:	2b65      	cmp	r3, #101	; 0x65
 800f9d4:	d001      	beq.n	800f9da <_strtod_l+0x182>
 800f9d6:	2b45      	cmp	r3, #69	; 0x45
 800f9d8:	d118      	bne.n	800fa0c <_strtod_l+0x1b4>
 800f9da:	b91d      	cbnz	r5, 800f9e4 <_strtod_l+0x18c>
 800f9dc:	9b04      	ldr	r3, [sp, #16]
 800f9de:	4303      	orrs	r3, r0
 800f9e0:	d098      	beq.n	800f914 <_strtod_l+0xbc>
 800f9e2:	2500      	movs	r5, #0
 800f9e4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800f9e8:	f108 0301 	add.w	r3, r8, #1
 800f9ec:	931d      	str	r3, [sp, #116]	; 0x74
 800f9ee:	f898 3001 	ldrb.w	r3, [r8, #1]
 800f9f2:	2b2b      	cmp	r3, #43	; 0x2b
 800f9f4:	d075      	beq.n	800fae2 <_strtod_l+0x28a>
 800f9f6:	2b2d      	cmp	r3, #45	; 0x2d
 800f9f8:	d07b      	beq.n	800faf2 <_strtod_l+0x29a>
 800f9fa:	f04f 0c00 	mov.w	ip, #0
 800f9fe:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800fa02:	2909      	cmp	r1, #9
 800fa04:	f240 8082 	bls.w	800fb0c <_strtod_l+0x2b4>
 800fa08:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800fa0c:	2600      	movs	r6, #0
 800fa0e:	e09d      	b.n	800fb4c <_strtod_l+0x2f4>
 800fa10:	2300      	movs	r3, #0
 800fa12:	e7c4      	b.n	800f99e <_strtod_l+0x146>
 800fa14:	2f08      	cmp	r7, #8
 800fa16:	bfd8      	it	le
 800fa18:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800fa1a:	f100 0001 	add.w	r0, r0, #1
 800fa1e:	bfda      	itte	le
 800fa20:	fb02 3301 	mlale	r3, r2, r1, r3
 800fa24:	9309      	strle	r3, [sp, #36]	; 0x24
 800fa26:	fb02 3909 	mlagt	r9, r2, r9, r3
 800fa2a:	3701      	adds	r7, #1
 800fa2c:	901d      	str	r0, [sp, #116]	; 0x74
 800fa2e:	e7bf      	b.n	800f9b0 <_strtod_l+0x158>
 800fa30:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fa32:	195a      	adds	r2, r3, r5
 800fa34:	921d      	str	r2, [sp, #116]	; 0x74
 800fa36:	5d5b      	ldrb	r3, [r3, r5]
 800fa38:	2f00      	cmp	r7, #0
 800fa3a:	d037      	beq.n	800faac <_strtod_l+0x254>
 800fa3c:	9007      	str	r0, [sp, #28]
 800fa3e:	463d      	mov	r5, r7
 800fa40:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800fa44:	2a09      	cmp	r2, #9
 800fa46:	d912      	bls.n	800fa6e <_strtod_l+0x216>
 800fa48:	2201      	movs	r2, #1
 800fa4a:	e7c2      	b.n	800f9d2 <_strtod_l+0x17a>
 800fa4c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fa4e:	1c5a      	adds	r2, r3, #1
 800fa50:	921d      	str	r2, [sp, #116]	; 0x74
 800fa52:	785b      	ldrb	r3, [r3, #1]
 800fa54:	3001      	adds	r0, #1
 800fa56:	2b30      	cmp	r3, #48	; 0x30
 800fa58:	d0f8      	beq.n	800fa4c <_strtod_l+0x1f4>
 800fa5a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800fa5e:	2a08      	cmp	r2, #8
 800fa60:	f200 84db 	bhi.w	801041a <_strtod_l+0xbc2>
 800fa64:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800fa66:	9007      	str	r0, [sp, #28]
 800fa68:	2000      	movs	r0, #0
 800fa6a:	920a      	str	r2, [sp, #40]	; 0x28
 800fa6c:	4605      	mov	r5, r0
 800fa6e:	3b30      	subs	r3, #48	; 0x30
 800fa70:	f100 0201 	add.w	r2, r0, #1
 800fa74:	d014      	beq.n	800faa0 <_strtod_l+0x248>
 800fa76:	9907      	ldr	r1, [sp, #28]
 800fa78:	4411      	add	r1, r2
 800fa7a:	9107      	str	r1, [sp, #28]
 800fa7c:	462a      	mov	r2, r5
 800fa7e:	eb00 0e05 	add.w	lr, r0, r5
 800fa82:	210a      	movs	r1, #10
 800fa84:	4572      	cmp	r2, lr
 800fa86:	d113      	bne.n	800fab0 <_strtod_l+0x258>
 800fa88:	182a      	adds	r2, r5, r0
 800fa8a:	2a08      	cmp	r2, #8
 800fa8c:	f105 0501 	add.w	r5, r5, #1
 800fa90:	4405      	add	r5, r0
 800fa92:	dc1c      	bgt.n	800face <_strtod_l+0x276>
 800fa94:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fa96:	220a      	movs	r2, #10
 800fa98:	fb02 3301 	mla	r3, r2, r1, r3
 800fa9c:	9309      	str	r3, [sp, #36]	; 0x24
 800fa9e:	2200      	movs	r2, #0
 800faa0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800faa2:	1c59      	adds	r1, r3, #1
 800faa4:	911d      	str	r1, [sp, #116]	; 0x74
 800faa6:	785b      	ldrb	r3, [r3, #1]
 800faa8:	4610      	mov	r0, r2
 800faaa:	e7c9      	b.n	800fa40 <_strtod_l+0x1e8>
 800faac:	4638      	mov	r0, r7
 800faae:	e7d2      	b.n	800fa56 <_strtod_l+0x1fe>
 800fab0:	2a08      	cmp	r2, #8
 800fab2:	dc04      	bgt.n	800fabe <_strtod_l+0x266>
 800fab4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800fab6:	434e      	muls	r6, r1
 800fab8:	9609      	str	r6, [sp, #36]	; 0x24
 800faba:	3201      	adds	r2, #1
 800fabc:	e7e2      	b.n	800fa84 <_strtod_l+0x22c>
 800fabe:	f102 0c01 	add.w	ip, r2, #1
 800fac2:	f1bc 0f10 	cmp.w	ip, #16
 800fac6:	bfd8      	it	le
 800fac8:	fb01 f909 	mulle.w	r9, r1, r9
 800facc:	e7f5      	b.n	800faba <_strtod_l+0x262>
 800face:	2d10      	cmp	r5, #16
 800fad0:	bfdc      	itt	le
 800fad2:	220a      	movle	r2, #10
 800fad4:	fb02 3909 	mlale	r9, r2, r9, r3
 800fad8:	e7e1      	b.n	800fa9e <_strtod_l+0x246>
 800fada:	2300      	movs	r3, #0
 800fadc:	9307      	str	r3, [sp, #28]
 800fade:	2201      	movs	r2, #1
 800fae0:	e77c      	b.n	800f9dc <_strtod_l+0x184>
 800fae2:	f04f 0c00 	mov.w	ip, #0
 800fae6:	f108 0302 	add.w	r3, r8, #2
 800faea:	931d      	str	r3, [sp, #116]	; 0x74
 800faec:	f898 3002 	ldrb.w	r3, [r8, #2]
 800faf0:	e785      	b.n	800f9fe <_strtod_l+0x1a6>
 800faf2:	f04f 0c01 	mov.w	ip, #1
 800faf6:	e7f6      	b.n	800fae6 <_strtod_l+0x28e>
 800faf8:	08014f88 	.word	0x08014f88
 800fafc:	08014dd4 	.word	0x08014dd4
 800fb00:	7ff00000 	.word	0x7ff00000
 800fb04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fb06:	1c59      	adds	r1, r3, #1
 800fb08:	911d      	str	r1, [sp, #116]	; 0x74
 800fb0a:	785b      	ldrb	r3, [r3, #1]
 800fb0c:	2b30      	cmp	r3, #48	; 0x30
 800fb0e:	d0f9      	beq.n	800fb04 <_strtod_l+0x2ac>
 800fb10:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800fb14:	2908      	cmp	r1, #8
 800fb16:	f63f af79 	bhi.w	800fa0c <_strtod_l+0x1b4>
 800fb1a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800fb1e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fb20:	9308      	str	r3, [sp, #32]
 800fb22:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fb24:	1c59      	adds	r1, r3, #1
 800fb26:	911d      	str	r1, [sp, #116]	; 0x74
 800fb28:	785b      	ldrb	r3, [r3, #1]
 800fb2a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800fb2e:	2e09      	cmp	r6, #9
 800fb30:	d937      	bls.n	800fba2 <_strtod_l+0x34a>
 800fb32:	9e08      	ldr	r6, [sp, #32]
 800fb34:	1b89      	subs	r1, r1, r6
 800fb36:	2908      	cmp	r1, #8
 800fb38:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800fb3c:	dc02      	bgt.n	800fb44 <_strtod_l+0x2ec>
 800fb3e:	4576      	cmp	r6, lr
 800fb40:	bfa8      	it	ge
 800fb42:	4676      	movge	r6, lr
 800fb44:	f1bc 0f00 	cmp.w	ip, #0
 800fb48:	d000      	beq.n	800fb4c <_strtod_l+0x2f4>
 800fb4a:	4276      	negs	r6, r6
 800fb4c:	2d00      	cmp	r5, #0
 800fb4e:	d14f      	bne.n	800fbf0 <_strtod_l+0x398>
 800fb50:	9904      	ldr	r1, [sp, #16]
 800fb52:	4301      	orrs	r1, r0
 800fb54:	f47f aec2 	bne.w	800f8dc <_strtod_l+0x84>
 800fb58:	2a00      	cmp	r2, #0
 800fb5a:	f47f aedb 	bne.w	800f914 <_strtod_l+0xbc>
 800fb5e:	2b69      	cmp	r3, #105	; 0x69
 800fb60:	d027      	beq.n	800fbb2 <_strtod_l+0x35a>
 800fb62:	dc24      	bgt.n	800fbae <_strtod_l+0x356>
 800fb64:	2b49      	cmp	r3, #73	; 0x49
 800fb66:	d024      	beq.n	800fbb2 <_strtod_l+0x35a>
 800fb68:	2b4e      	cmp	r3, #78	; 0x4e
 800fb6a:	f47f aed3 	bne.w	800f914 <_strtod_l+0xbc>
 800fb6e:	499e      	ldr	r1, [pc, #632]	; (800fde8 <_strtod_l+0x590>)
 800fb70:	a81d      	add	r0, sp, #116	; 0x74
 800fb72:	f002 f91b 	bl	8011dac <__match>
 800fb76:	2800      	cmp	r0, #0
 800fb78:	f43f aecc 	beq.w	800f914 <_strtod_l+0xbc>
 800fb7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fb7e:	781b      	ldrb	r3, [r3, #0]
 800fb80:	2b28      	cmp	r3, #40	; 0x28
 800fb82:	d12d      	bne.n	800fbe0 <_strtod_l+0x388>
 800fb84:	4999      	ldr	r1, [pc, #612]	; (800fdec <_strtod_l+0x594>)
 800fb86:	aa20      	add	r2, sp, #128	; 0x80
 800fb88:	a81d      	add	r0, sp, #116	; 0x74
 800fb8a:	f002 f923 	bl	8011dd4 <__hexnan>
 800fb8e:	2805      	cmp	r0, #5
 800fb90:	d126      	bne.n	800fbe0 <_strtod_l+0x388>
 800fb92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fb94:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800fb98:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800fb9c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800fba0:	e69c      	b.n	800f8dc <_strtod_l+0x84>
 800fba2:	210a      	movs	r1, #10
 800fba4:	fb01 3e0e 	mla	lr, r1, lr, r3
 800fba8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800fbac:	e7b9      	b.n	800fb22 <_strtod_l+0x2ca>
 800fbae:	2b6e      	cmp	r3, #110	; 0x6e
 800fbb0:	e7db      	b.n	800fb6a <_strtod_l+0x312>
 800fbb2:	498f      	ldr	r1, [pc, #572]	; (800fdf0 <_strtod_l+0x598>)
 800fbb4:	a81d      	add	r0, sp, #116	; 0x74
 800fbb6:	f002 f8f9 	bl	8011dac <__match>
 800fbba:	2800      	cmp	r0, #0
 800fbbc:	f43f aeaa 	beq.w	800f914 <_strtod_l+0xbc>
 800fbc0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fbc2:	498c      	ldr	r1, [pc, #560]	; (800fdf4 <_strtod_l+0x59c>)
 800fbc4:	3b01      	subs	r3, #1
 800fbc6:	a81d      	add	r0, sp, #116	; 0x74
 800fbc8:	931d      	str	r3, [sp, #116]	; 0x74
 800fbca:	f002 f8ef 	bl	8011dac <__match>
 800fbce:	b910      	cbnz	r0, 800fbd6 <_strtod_l+0x37e>
 800fbd0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fbd2:	3301      	adds	r3, #1
 800fbd4:	931d      	str	r3, [sp, #116]	; 0x74
 800fbd6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800fe04 <_strtod_l+0x5ac>
 800fbda:	f04f 0a00 	mov.w	sl, #0
 800fbde:	e67d      	b.n	800f8dc <_strtod_l+0x84>
 800fbe0:	4885      	ldr	r0, [pc, #532]	; (800fdf8 <_strtod_l+0x5a0>)
 800fbe2:	f003 f9c1 	bl	8012f68 <nan>
 800fbe6:	ed8d 0b04 	vstr	d0, [sp, #16]
 800fbea:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800fbee:	e675      	b.n	800f8dc <_strtod_l+0x84>
 800fbf0:	9b07      	ldr	r3, [sp, #28]
 800fbf2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fbf4:	1af3      	subs	r3, r6, r3
 800fbf6:	2f00      	cmp	r7, #0
 800fbf8:	bf08      	it	eq
 800fbfa:	462f      	moveq	r7, r5
 800fbfc:	2d10      	cmp	r5, #16
 800fbfe:	9308      	str	r3, [sp, #32]
 800fc00:	46a8      	mov	r8, r5
 800fc02:	bfa8      	it	ge
 800fc04:	f04f 0810 	movge.w	r8, #16
 800fc08:	f7f0 fc8c 	bl	8000524 <__aeabi_ui2d>
 800fc0c:	2d09      	cmp	r5, #9
 800fc0e:	4682      	mov	sl, r0
 800fc10:	468b      	mov	fp, r1
 800fc12:	dd13      	ble.n	800fc3c <_strtod_l+0x3e4>
 800fc14:	4b79      	ldr	r3, [pc, #484]	; (800fdfc <_strtod_l+0x5a4>)
 800fc16:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800fc1a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800fc1e:	f7f0 fcfb 	bl	8000618 <__aeabi_dmul>
 800fc22:	4682      	mov	sl, r0
 800fc24:	4648      	mov	r0, r9
 800fc26:	468b      	mov	fp, r1
 800fc28:	f7f0 fc7c 	bl	8000524 <__aeabi_ui2d>
 800fc2c:	4602      	mov	r2, r0
 800fc2e:	460b      	mov	r3, r1
 800fc30:	4650      	mov	r0, sl
 800fc32:	4659      	mov	r1, fp
 800fc34:	f7f0 fb3a 	bl	80002ac <__adddf3>
 800fc38:	4682      	mov	sl, r0
 800fc3a:	468b      	mov	fp, r1
 800fc3c:	2d0f      	cmp	r5, #15
 800fc3e:	dc38      	bgt.n	800fcb2 <_strtod_l+0x45a>
 800fc40:	9b08      	ldr	r3, [sp, #32]
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	f43f ae4a 	beq.w	800f8dc <_strtod_l+0x84>
 800fc48:	dd24      	ble.n	800fc94 <_strtod_l+0x43c>
 800fc4a:	2b16      	cmp	r3, #22
 800fc4c:	dc0b      	bgt.n	800fc66 <_strtod_l+0x40e>
 800fc4e:	4d6b      	ldr	r5, [pc, #428]	; (800fdfc <_strtod_l+0x5a4>)
 800fc50:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800fc54:	e9d5 0100 	ldrd	r0, r1, [r5]
 800fc58:	4652      	mov	r2, sl
 800fc5a:	465b      	mov	r3, fp
 800fc5c:	f7f0 fcdc 	bl	8000618 <__aeabi_dmul>
 800fc60:	4682      	mov	sl, r0
 800fc62:	468b      	mov	fp, r1
 800fc64:	e63a      	b.n	800f8dc <_strtod_l+0x84>
 800fc66:	9a08      	ldr	r2, [sp, #32]
 800fc68:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800fc6c:	4293      	cmp	r3, r2
 800fc6e:	db20      	blt.n	800fcb2 <_strtod_l+0x45a>
 800fc70:	4c62      	ldr	r4, [pc, #392]	; (800fdfc <_strtod_l+0x5a4>)
 800fc72:	f1c5 050f 	rsb	r5, r5, #15
 800fc76:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800fc7a:	4652      	mov	r2, sl
 800fc7c:	465b      	mov	r3, fp
 800fc7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc82:	f7f0 fcc9 	bl	8000618 <__aeabi_dmul>
 800fc86:	9b08      	ldr	r3, [sp, #32]
 800fc88:	1b5d      	subs	r5, r3, r5
 800fc8a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800fc8e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800fc92:	e7e3      	b.n	800fc5c <_strtod_l+0x404>
 800fc94:	9b08      	ldr	r3, [sp, #32]
 800fc96:	3316      	adds	r3, #22
 800fc98:	db0b      	blt.n	800fcb2 <_strtod_l+0x45a>
 800fc9a:	9b07      	ldr	r3, [sp, #28]
 800fc9c:	4a57      	ldr	r2, [pc, #348]	; (800fdfc <_strtod_l+0x5a4>)
 800fc9e:	1b9e      	subs	r6, r3, r6
 800fca0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800fca4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fca8:	4650      	mov	r0, sl
 800fcaa:	4659      	mov	r1, fp
 800fcac:	f7f0 fdde 	bl	800086c <__aeabi_ddiv>
 800fcb0:	e7d6      	b.n	800fc60 <_strtod_l+0x408>
 800fcb2:	9b08      	ldr	r3, [sp, #32]
 800fcb4:	eba5 0808 	sub.w	r8, r5, r8
 800fcb8:	4498      	add	r8, r3
 800fcba:	f1b8 0f00 	cmp.w	r8, #0
 800fcbe:	dd71      	ble.n	800fda4 <_strtod_l+0x54c>
 800fcc0:	f018 030f 	ands.w	r3, r8, #15
 800fcc4:	d00a      	beq.n	800fcdc <_strtod_l+0x484>
 800fcc6:	494d      	ldr	r1, [pc, #308]	; (800fdfc <_strtod_l+0x5a4>)
 800fcc8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fccc:	4652      	mov	r2, sl
 800fcce:	465b      	mov	r3, fp
 800fcd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fcd4:	f7f0 fca0 	bl	8000618 <__aeabi_dmul>
 800fcd8:	4682      	mov	sl, r0
 800fcda:	468b      	mov	fp, r1
 800fcdc:	f038 080f 	bics.w	r8, r8, #15
 800fce0:	d04d      	beq.n	800fd7e <_strtod_l+0x526>
 800fce2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800fce6:	dd22      	ble.n	800fd2e <_strtod_l+0x4d6>
 800fce8:	2500      	movs	r5, #0
 800fcea:	462e      	mov	r6, r5
 800fcec:	9509      	str	r5, [sp, #36]	; 0x24
 800fcee:	9507      	str	r5, [sp, #28]
 800fcf0:	2322      	movs	r3, #34	; 0x22
 800fcf2:	f8df b110 	ldr.w	fp, [pc, #272]	; 800fe04 <_strtod_l+0x5ac>
 800fcf6:	6023      	str	r3, [r4, #0]
 800fcf8:	f04f 0a00 	mov.w	sl, #0
 800fcfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	f43f adec 	beq.w	800f8dc <_strtod_l+0x84>
 800fd04:	991e      	ldr	r1, [sp, #120]	; 0x78
 800fd06:	4620      	mov	r0, r4
 800fd08:	f002 f9dc 	bl	80120c4 <_Bfree>
 800fd0c:	9907      	ldr	r1, [sp, #28]
 800fd0e:	4620      	mov	r0, r4
 800fd10:	f002 f9d8 	bl	80120c4 <_Bfree>
 800fd14:	4631      	mov	r1, r6
 800fd16:	4620      	mov	r0, r4
 800fd18:	f002 f9d4 	bl	80120c4 <_Bfree>
 800fd1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fd1e:	4620      	mov	r0, r4
 800fd20:	f002 f9d0 	bl	80120c4 <_Bfree>
 800fd24:	4629      	mov	r1, r5
 800fd26:	4620      	mov	r0, r4
 800fd28:	f002 f9cc 	bl	80120c4 <_Bfree>
 800fd2c:	e5d6      	b.n	800f8dc <_strtod_l+0x84>
 800fd2e:	2300      	movs	r3, #0
 800fd30:	ea4f 1828 	mov.w	r8, r8, asr #4
 800fd34:	4650      	mov	r0, sl
 800fd36:	4659      	mov	r1, fp
 800fd38:	4699      	mov	r9, r3
 800fd3a:	f1b8 0f01 	cmp.w	r8, #1
 800fd3e:	dc21      	bgt.n	800fd84 <_strtod_l+0x52c>
 800fd40:	b10b      	cbz	r3, 800fd46 <_strtod_l+0x4ee>
 800fd42:	4682      	mov	sl, r0
 800fd44:	468b      	mov	fp, r1
 800fd46:	4b2e      	ldr	r3, [pc, #184]	; (800fe00 <_strtod_l+0x5a8>)
 800fd48:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800fd4c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800fd50:	4652      	mov	r2, sl
 800fd52:	465b      	mov	r3, fp
 800fd54:	e9d9 0100 	ldrd	r0, r1, [r9]
 800fd58:	f7f0 fc5e 	bl	8000618 <__aeabi_dmul>
 800fd5c:	4b29      	ldr	r3, [pc, #164]	; (800fe04 <_strtod_l+0x5ac>)
 800fd5e:	460a      	mov	r2, r1
 800fd60:	400b      	ands	r3, r1
 800fd62:	4929      	ldr	r1, [pc, #164]	; (800fe08 <_strtod_l+0x5b0>)
 800fd64:	428b      	cmp	r3, r1
 800fd66:	4682      	mov	sl, r0
 800fd68:	d8be      	bhi.n	800fce8 <_strtod_l+0x490>
 800fd6a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800fd6e:	428b      	cmp	r3, r1
 800fd70:	bf86      	itte	hi
 800fd72:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800fe0c <_strtod_l+0x5b4>
 800fd76:	f04f 3aff 	movhi.w	sl, #4294967295
 800fd7a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800fd7e:	2300      	movs	r3, #0
 800fd80:	9304      	str	r3, [sp, #16]
 800fd82:	e081      	b.n	800fe88 <_strtod_l+0x630>
 800fd84:	f018 0f01 	tst.w	r8, #1
 800fd88:	d007      	beq.n	800fd9a <_strtod_l+0x542>
 800fd8a:	4b1d      	ldr	r3, [pc, #116]	; (800fe00 <_strtod_l+0x5a8>)
 800fd8c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800fd90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd94:	f7f0 fc40 	bl	8000618 <__aeabi_dmul>
 800fd98:	2301      	movs	r3, #1
 800fd9a:	f109 0901 	add.w	r9, r9, #1
 800fd9e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800fda2:	e7ca      	b.n	800fd3a <_strtod_l+0x4e2>
 800fda4:	d0eb      	beq.n	800fd7e <_strtod_l+0x526>
 800fda6:	f1c8 0800 	rsb	r8, r8, #0
 800fdaa:	f018 020f 	ands.w	r2, r8, #15
 800fdae:	d00a      	beq.n	800fdc6 <_strtod_l+0x56e>
 800fdb0:	4b12      	ldr	r3, [pc, #72]	; (800fdfc <_strtod_l+0x5a4>)
 800fdb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fdb6:	4650      	mov	r0, sl
 800fdb8:	4659      	mov	r1, fp
 800fdba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdbe:	f7f0 fd55 	bl	800086c <__aeabi_ddiv>
 800fdc2:	4682      	mov	sl, r0
 800fdc4:	468b      	mov	fp, r1
 800fdc6:	ea5f 1828 	movs.w	r8, r8, asr #4
 800fdca:	d0d8      	beq.n	800fd7e <_strtod_l+0x526>
 800fdcc:	f1b8 0f1f 	cmp.w	r8, #31
 800fdd0:	dd1e      	ble.n	800fe10 <_strtod_l+0x5b8>
 800fdd2:	2500      	movs	r5, #0
 800fdd4:	462e      	mov	r6, r5
 800fdd6:	9509      	str	r5, [sp, #36]	; 0x24
 800fdd8:	9507      	str	r5, [sp, #28]
 800fdda:	2322      	movs	r3, #34	; 0x22
 800fddc:	f04f 0a00 	mov.w	sl, #0
 800fde0:	f04f 0b00 	mov.w	fp, #0
 800fde4:	6023      	str	r3, [r4, #0]
 800fde6:	e789      	b.n	800fcfc <_strtod_l+0x4a4>
 800fde8:	08014da5 	.word	0x08014da5
 800fdec:	08014de8 	.word	0x08014de8
 800fdf0:	08014d9d 	.word	0x08014d9d
 800fdf4:	08014e2b 	.word	0x08014e2b
 800fdf8:	08015148 	.word	0x08015148
 800fdfc:	08015028 	.word	0x08015028
 800fe00:	08015000 	.word	0x08015000
 800fe04:	7ff00000 	.word	0x7ff00000
 800fe08:	7ca00000 	.word	0x7ca00000
 800fe0c:	7fefffff 	.word	0x7fefffff
 800fe10:	f018 0310 	ands.w	r3, r8, #16
 800fe14:	bf18      	it	ne
 800fe16:	236a      	movne	r3, #106	; 0x6a
 800fe18:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80101d0 <_strtod_l+0x978>
 800fe1c:	9304      	str	r3, [sp, #16]
 800fe1e:	4650      	mov	r0, sl
 800fe20:	4659      	mov	r1, fp
 800fe22:	2300      	movs	r3, #0
 800fe24:	f018 0f01 	tst.w	r8, #1
 800fe28:	d004      	beq.n	800fe34 <_strtod_l+0x5dc>
 800fe2a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800fe2e:	f7f0 fbf3 	bl	8000618 <__aeabi_dmul>
 800fe32:	2301      	movs	r3, #1
 800fe34:	ea5f 0868 	movs.w	r8, r8, asr #1
 800fe38:	f109 0908 	add.w	r9, r9, #8
 800fe3c:	d1f2      	bne.n	800fe24 <_strtod_l+0x5cc>
 800fe3e:	b10b      	cbz	r3, 800fe44 <_strtod_l+0x5ec>
 800fe40:	4682      	mov	sl, r0
 800fe42:	468b      	mov	fp, r1
 800fe44:	9b04      	ldr	r3, [sp, #16]
 800fe46:	b1bb      	cbz	r3, 800fe78 <_strtod_l+0x620>
 800fe48:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800fe4c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	4659      	mov	r1, fp
 800fe54:	dd10      	ble.n	800fe78 <_strtod_l+0x620>
 800fe56:	2b1f      	cmp	r3, #31
 800fe58:	f340 8128 	ble.w	80100ac <_strtod_l+0x854>
 800fe5c:	2b34      	cmp	r3, #52	; 0x34
 800fe5e:	bfde      	ittt	le
 800fe60:	3b20      	suble	r3, #32
 800fe62:	f04f 32ff 	movle.w	r2, #4294967295
 800fe66:	fa02 f303 	lslle.w	r3, r2, r3
 800fe6a:	f04f 0a00 	mov.w	sl, #0
 800fe6e:	bfcc      	ite	gt
 800fe70:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800fe74:	ea03 0b01 	andle.w	fp, r3, r1
 800fe78:	2200      	movs	r2, #0
 800fe7a:	2300      	movs	r3, #0
 800fe7c:	4650      	mov	r0, sl
 800fe7e:	4659      	mov	r1, fp
 800fe80:	f7f0 fe32 	bl	8000ae8 <__aeabi_dcmpeq>
 800fe84:	2800      	cmp	r0, #0
 800fe86:	d1a4      	bne.n	800fdd2 <_strtod_l+0x57a>
 800fe88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe8a:	9300      	str	r3, [sp, #0]
 800fe8c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800fe8e:	462b      	mov	r3, r5
 800fe90:	463a      	mov	r2, r7
 800fe92:	4620      	mov	r0, r4
 800fe94:	f002 f982 	bl	801219c <__s2b>
 800fe98:	9009      	str	r0, [sp, #36]	; 0x24
 800fe9a:	2800      	cmp	r0, #0
 800fe9c:	f43f af24 	beq.w	800fce8 <_strtod_l+0x490>
 800fea0:	9b07      	ldr	r3, [sp, #28]
 800fea2:	1b9e      	subs	r6, r3, r6
 800fea4:	9b08      	ldr	r3, [sp, #32]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	bfb4      	ite	lt
 800feaa:	4633      	movlt	r3, r6
 800feac:	2300      	movge	r3, #0
 800feae:	9310      	str	r3, [sp, #64]	; 0x40
 800feb0:	9b08      	ldr	r3, [sp, #32]
 800feb2:	2500      	movs	r5, #0
 800feb4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800feb8:	9318      	str	r3, [sp, #96]	; 0x60
 800feba:	462e      	mov	r6, r5
 800febc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800febe:	4620      	mov	r0, r4
 800fec0:	6859      	ldr	r1, [r3, #4]
 800fec2:	f002 f8bf 	bl	8012044 <_Balloc>
 800fec6:	9007      	str	r0, [sp, #28]
 800fec8:	2800      	cmp	r0, #0
 800feca:	f43f af11 	beq.w	800fcf0 <_strtod_l+0x498>
 800fece:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fed0:	691a      	ldr	r2, [r3, #16]
 800fed2:	3202      	adds	r2, #2
 800fed4:	f103 010c 	add.w	r1, r3, #12
 800fed8:	0092      	lsls	r2, r2, #2
 800feda:	300c      	adds	r0, #12
 800fedc:	f7fe fc42 	bl	800e764 <memcpy>
 800fee0:	ec4b ab10 	vmov	d0, sl, fp
 800fee4:	aa20      	add	r2, sp, #128	; 0x80
 800fee6:	a91f      	add	r1, sp, #124	; 0x7c
 800fee8:	4620      	mov	r0, r4
 800feea:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800feee:	f002 fc91 	bl	8012814 <__d2b>
 800fef2:	901e      	str	r0, [sp, #120]	; 0x78
 800fef4:	2800      	cmp	r0, #0
 800fef6:	f43f aefb 	beq.w	800fcf0 <_strtod_l+0x498>
 800fefa:	2101      	movs	r1, #1
 800fefc:	4620      	mov	r0, r4
 800fefe:	f002 f9e7 	bl	80122d0 <__i2b>
 800ff02:	4606      	mov	r6, r0
 800ff04:	2800      	cmp	r0, #0
 800ff06:	f43f aef3 	beq.w	800fcf0 <_strtod_l+0x498>
 800ff0a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ff0c:	9904      	ldr	r1, [sp, #16]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	bfab      	itete	ge
 800ff12:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800ff14:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800ff16:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800ff18:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800ff1c:	bfac      	ite	ge
 800ff1e:	eb03 0902 	addge.w	r9, r3, r2
 800ff22:	1ad7      	sublt	r7, r2, r3
 800ff24:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ff26:	eba3 0801 	sub.w	r8, r3, r1
 800ff2a:	4490      	add	r8, r2
 800ff2c:	4ba3      	ldr	r3, [pc, #652]	; (80101bc <_strtod_l+0x964>)
 800ff2e:	f108 38ff 	add.w	r8, r8, #4294967295
 800ff32:	4598      	cmp	r8, r3
 800ff34:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ff38:	f280 80cc 	bge.w	80100d4 <_strtod_l+0x87c>
 800ff3c:	eba3 0308 	sub.w	r3, r3, r8
 800ff40:	2b1f      	cmp	r3, #31
 800ff42:	eba2 0203 	sub.w	r2, r2, r3
 800ff46:	f04f 0101 	mov.w	r1, #1
 800ff4a:	f300 80b6 	bgt.w	80100ba <_strtod_l+0x862>
 800ff4e:	fa01 f303 	lsl.w	r3, r1, r3
 800ff52:	9311      	str	r3, [sp, #68]	; 0x44
 800ff54:	2300      	movs	r3, #0
 800ff56:	930c      	str	r3, [sp, #48]	; 0x30
 800ff58:	eb09 0802 	add.w	r8, r9, r2
 800ff5c:	9b04      	ldr	r3, [sp, #16]
 800ff5e:	45c1      	cmp	r9, r8
 800ff60:	4417      	add	r7, r2
 800ff62:	441f      	add	r7, r3
 800ff64:	464b      	mov	r3, r9
 800ff66:	bfa8      	it	ge
 800ff68:	4643      	movge	r3, r8
 800ff6a:	42bb      	cmp	r3, r7
 800ff6c:	bfa8      	it	ge
 800ff6e:	463b      	movge	r3, r7
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	bfc2      	ittt	gt
 800ff74:	eba8 0803 	subgt.w	r8, r8, r3
 800ff78:	1aff      	subgt	r7, r7, r3
 800ff7a:	eba9 0903 	subgt.w	r9, r9, r3
 800ff7e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	dd17      	ble.n	800ffb4 <_strtod_l+0x75c>
 800ff84:	4631      	mov	r1, r6
 800ff86:	461a      	mov	r2, r3
 800ff88:	4620      	mov	r0, r4
 800ff8a:	f002 fa5d 	bl	8012448 <__pow5mult>
 800ff8e:	4606      	mov	r6, r0
 800ff90:	2800      	cmp	r0, #0
 800ff92:	f43f aead 	beq.w	800fcf0 <_strtod_l+0x498>
 800ff96:	4601      	mov	r1, r0
 800ff98:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ff9a:	4620      	mov	r0, r4
 800ff9c:	f002 f9ae 	bl	80122fc <__multiply>
 800ffa0:	900f      	str	r0, [sp, #60]	; 0x3c
 800ffa2:	2800      	cmp	r0, #0
 800ffa4:	f43f aea4 	beq.w	800fcf0 <_strtod_l+0x498>
 800ffa8:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ffaa:	4620      	mov	r0, r4
 800ffac:	f002 f88a 	bl	80120c4 <_Bfree>
 800ffb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ffb2:	931e      	str	r3, [sp, #120]	; 0x78
 800ffb4:	f1b8 0f00 	cmp.w	r8, #0
 800ffb8:	f300 8091 	bgt.w	80100de <_strtod_l+0x886>
 800ffbc:	9b08      	ldr	r3, [sp, #32]
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	dd08      	ble.n	800ffd4 <_strtod_l+0x77c>
 800ffc2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ffc4:	9907      	ldr	r1, [sp, #28]
 800ffc6:	4620      	mov	r0, r4
 800ffc8:	f002 fa3e 	bl	8012448 <__pow5mult>
 800ffcc:	9007      	str	r0, [sp, #28]
 800ffce:	2800      	cmp	r0, #0
 800ffd0:	f43f ae8e 	beq.w	800fcf0 <_strtod_l+0x498>
 800ffd4:	2f00      	cmp	r7, #0
 800ffd6:	dd08      	ble.n	800ffea <_strtod_l+0x792>
 800ffd8:	9907      	ldr	r1, [sp, #28]
 800ffda:	463a      	mov	r2, r7
 800ffdc:	4620      	mov	r0, r4
 800ffde:	f002 fa8d 	bl	80124fc <__lshift>
 800ffe2:	9007      	str	r0, [sp, #28]
 800ffe4:	2800      	cmp	r0, #0
 800ffe6:	f43f ae83 	beq.w	800fcf0 <_strtod_l+0x498>
 800ffea:	f1b9 0f00 	cmp.w	r9, #0
 800ffee:	dd08      	ble.n	8010002 <_strtod_l+0x7aa>
 800fff0:	4631      	mov	r1, r6
 800fff2:	464a      	mov	r2, r9
 800fff4:	4620      	mov	r0, r4
 800fff6:	f002 fa81 	bl	80124fc <__lshift>
 800fffa:	4606      	mov	r6, r0
 800fffc:	2800      	cmp	r0, #0
 800fffe:	f43f ae77 	beq.w	800fcf0 <_strtod_l+0x498>
 8010002:	9a07      	ldr	r2, [sp, #28]
 8010004:	991e      	ldr	r1, [sp, #120]	; 0x78
 8010006:	4620      	mov	r0, r4
 8010008:	f002 fb00 	bl	801260c <__mdiff>
 801000c:	4605      	mov	r5, r0
 801000e:	2800      	cmp	r0, #0
 8010010:	f43f ae6e 	beq.w	800fcf0 <_strtod_l+0x498>
 8010014:	68c3      	ldr	r3, [r0, #12]
 8010016:	930f      	str	r3, [sp, #60]	; 0x3c
 8010018:	2300      	movs	r3, #0
 801001a:	60c3      	str	r3, [r0, #12]
 801001c:	4631      	mov	r1, r6
 801001e:	f002 fad9 	bl	80125d4 <__mcmp>
 8010022:	2800      	cmp	r0, #0
 8010024:	da65      	bge.n	80100f2 <_strtod_l+0x89a>
 8010026:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010028:	ea53 030a 	orrs.w	r3, r3, sl
 801002c:	f040 8087 	bne.w	801013e <_strtod_l+0x8e6>
 8010030:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010034:	2b00      	cmp	r3, #0
 8010036:	f040 8082 	bne.w	801013e <_strtod_l+0x8e6>
 801003a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801003e:	0d1b      	lsrs	r3, r3, #20
 8010040:	051b      	lsls	r3, r3, #20
 8010042:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8010046:	d97a      	bls.n	801013e <_strtod_l+0x8e6>
 8010048:	696b      	ldr	r3, [r5, #20]
 801004a:	b913      	cbnz	r3, 8010052 <_strtod_l+0x7fa>
 801004c:	692b      	ldr	r3, [r5, #16]
 801004e:	2b01      	cmp	r3, #1
 8010050:	dd75      	ble.n	801013e <_strtod_l+0x8e6>
 8010052:	4629      	mov	r1, r5
 8010054:	2201      	movs	r2, #1
 8010056:	4620      	mov	r0, r4
 8010058:	f002 fa50 	bl	80124fc <__lshift>
 801005c:	4631      	mov	r1, r6
 801005e:	4605      	mov	r5, r0
 8010060:	f002 fab8 	bl	80125d4 <__mcmp>
 8010064:	2800      	cmp	r0, #0
 8010066:	dd6a      	ble.n	801013e <_strtod_l+0x8e6>
 8010068:	9904      	ldr	r1, [sp, #16]
 801006a:	4a55      	ldr	r2, [pc, #340]	; (80101c0 <_strtod_l+0x968>)
 801006c:	465b      	mov	r3, fp
 801006e:	2900      	cmp	r1, #0
 8010070:	f000 8085 	beq.w	801017e <_strtod_l+0x926>
 8010074:	ea02 010b 	and.w	r1, r2, fp
 8010078:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801007c:	dc7f      	bgt.n	801017e <_strtod_l+0x926>
 801007e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8010082:	f77f aeaa 	ble.w	800fdda <_strtod_l+0x582>
 8010086:	4a4f      	ldr	r2, [pc, #316]	; (80101c4 <_strtod_l+0x96c>)
 8010088:	2300      	movs	r3, #0
 801008a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 801008e:	4650      	mov	r0, sl
 8010090:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8010094:	4659      	mov	r1, fp
 8010096:	f7f0 fabf 	bl	8000618 <__aeabi_dmul>
 801009a:	460b      	mov	r3, r1
 801009c:	4303      	orrs	r3, r0
 801009e:	bf08      	it	eq
 80100a0:	2322      	moveq	r3, #34	; 0x22
 80100a2:	4682      	mov	sl, r0
 80100a4:	468b      	mov	fp, r1
 80100a6:	bf08      	it	eq
 80100a8:	6023      	streq	r3, [r4, #0]
 80100aa:	e62b      	b.n	800fd04 <_strtod_l+0x4ac>
 80100ac:	f04f 32ff 	mov.w	r2, #4294967295
 80100b0:	fa02 f303 	lsl.w	r3, r2, r3
 80100b4:	ea03 0a0a 	and.w	sl, r3, sl
 80100b8:	e6de      	b.n	800fe78 <_strtod_l+0x620>
 80100ba:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80100be:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80100c2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80100c6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80100ca:	fa01 f308 	lsl.w	r3, r1, r8
 80100ce:	930c      	str	r3, [sp, #48]	; 0x30
 80100d0:	9111      	str	r1, [sp, #68]	; 0x44
 80100d2:	e741      	b.n	800ff58 <_strtod_l+0x700>
 80100d4:	2300      	movs	r3, #0
 80100d6:	930c      	str	r3, [sp, #48]	; 0x30
 80100d8:	2301      	movs	r3, #1
 80100da:	9311      	str	r3, [sp, #68]	; 0x44
 80100dc:	e73c      	b.n	800ff58 <_strtod_l+0x700>
 80100de:	991e      	ldr	r1, [sp, #120]	; 0x78
 80100e0:	4642      	mov	r2, r8
 80100e2:	4620      	mov	r0, r4
 80100e4:	f002 fa0a 	bl	80124fc <__lshift>
 80100e8:	901e      	str	r0, [sp, #120]	; 0x78
 80100ea:	2800      	cmp	r0, #0
 80100ec:	f47f af66 	bne.w	800ffbc <_strtod_l+0x764>
 80100f0:	e5fe      	b.n	800fcf0 <_strtod_l+0x498>
 80100f2:	465f      	mov	r7, fp
 80100f4:	d16e      	bne.n	80101d4 <_strtod_l+0x97c>
 80100f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80100f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80100fc:	b342      	cbz	r2, 8010150 <_strtod_l+0x8f8>
 80100fe:	4a32      	ldr	r2, [pc, #200]	; (80101c8 <_strtod_l+0x970>)
 8010100:	4293      	cmp	r3, r2
 8010102:	d128      	bne.n	8010156 <_strtod_l+0x8fe>
 8010104:	9b04      	ldr	r3, [sp, #16]
 8010106:	4650      	mov	r0, sl
 8010108:	b1eb      	cbz	r3, 8010146 <_strtod_l+0x8ee>
 801010a:	4a2d      	ldr	r2, [pc, #180]	; (80101c0 <_strtod_l+0x968>)
 801010c:	403a      	ands	r2, r7
 801010e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8010112:	f04f 31ff 	mov.w	r1, #4294967295
 8010116:	d819      	bhi.n	801014c <_strtod_l+0x8f4>
 8010118:	0d12      	lsrs	r2, r2, #20
 801011a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801011e:	fa01 f303 	lsl.w	r3, r1, r3
 8010122:	4298      	cmp	r0, r3
 8010124:	d117      	bne.n	8010156 <_strtod_l+0x8fe>
 8010126:	4b29      	ldr	r3, [pc, #164]	; (80101cc <_strtod_l+0x974>)
 8010128:	429f      	cmp	r7, r3
 801012a:	d102      	bne.n	8010132 <_strtod_l+0x8da>
 801012c:	3001      	adds	r0, #1
 801012e:	f43f addf 	beq.w	800fcf0 <_strtod_l+0x498>
 8010132:	4b23      	ldr	r3, [pc, #140]	; (80101c0 <_strtod_l+0x968>)
 8010134:	403b      	ands	r3, r7
 8010136:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801013a:	f04f 0a00 	mov.w	sl, #0
 801013e:	9b04      	ldr	r3, [sp, #16]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d1a0      	bne.n	8010086 <_strtod_l+0x82e>
 8010144:	e5de      	b.n	800fd04 <_strtod_l+0x4ac>
 8010146:	f04f 33ff 	mov.w	r3, #4294967295
 801014a:	e7ea      	b.n	8010122 <_strtod_l+0x8ca>
 801014c:	460b      	mov	r3, r1
 801014e:	e7e8      	b.n	8010122 <_strtod_l+0x8ca>
 8010150:	ea53 030a 	orrs.w	r3, r3, sl
 8010154:	d088      	beq.n	8010068 <_strtod_l+0x810>
 8010156:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010158:	b1db      	cbz	r3, 8010192 <_strtod_l+0x93a>
 801015a:	423b      	tst	r3, r7
 801015c:	d0ef      	beq.n	801013e <_strtod_l+0x8e6>
 801015e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010160:	9a04      	ldr	r2, [sp, #16]
 8010162:	4650      	mov	r0, sl
 8010164:	4659      	mov	r1, fp
 8010166:	b1c3      	cbz	r3, 801019a <_strtod_l+0x942>
 8010168:	f7ff fb57 	bl	800f81a <sulp>
 801016c:	4602      	mov	r2, r0
 801016e:	460b      	mov	r3, r1
 8010170:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010174:	f7f0 f89a 	bl	80002ac <__adddf3>
 8010178:	4682      	mov	sl, r0
 801017a:	468b      	mov	fp, r1
 801017c:	e7df      	b.n	801013e <_strtod_l+0x8e6>
 801017e:	4013      	ands	r3, r2
 8010180:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010184:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010188:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801018c:	f04f 3aff 	mov.w	sl, #4294967295
 8010190:	e7d5      	b.n	801013e <_strtod_l+0x8e6>
 8010192:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010194:	ea13 0f0a 	tst.w	r3, sl
 8010198:	e7e0      	b.n	801015c <_strtod_l+0x904>
 801019a:	f7ff fb3e 	bl	800f81a <sulp>
 801019e:	4602      	mov	r2, r0
 80101a0:	460b      	mov	r3, r1
 80101a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80101a6:	f7f0 f87f 	bl	80002a8 <__aeabi_dsub>
 80101aa:	2200      	movs	r2, #0
 80101ac:	2300      	movs	r3, #0
 80101ae:	4682      	mov	sl, r0
 80101b0:	468b      	mov	fp, r1
 80101b2:	f7f0 fc99 	bl	8000ae8 <__aeabi_dcmpeq>
 80101b6:	2800      	cmp	r0, #0
 80101b8:	d0c1      	beq.n	801013e <_strtod_l+0x8e6>
 80101ba:	e60e      	b.n	800fdda <_strtod_l+0x582>
 80101bc:	fffffc02 	.word	0xfffffc02
 80101c0:	7ff00000 	.word	0x7ff00000
 80101c4:	39500000 	.word	0x39500000
 80101c8:	000fffff 	.word	0x000fffff
 80101cc:	7fefffff 	.word	0x7fefffff
 80101d0:	08014e00 	.word	0x08014e00
 80101d4:	4631      	mov	r1, r6
 80101d6:	4628      	mov	r0, r5
 80101d8:	f002 fb78 	bl	80128cc <__ratio>
 80101dc:	ec59 8b10 	vmov	r8, r9, d0
 80101e0:	ee10 0a10 	vmov	r0, s0
 80101e4:	2200      	movs	r2, #0
 80101e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80101ea:	4649      	mov	r1, r9
 80101ec:	f7f0 fc90 	bl	8000b10 <__aeabi_dcmple>
 80101f0:	2800      	cmp	r0, #0
 80101f2:	d07c      	beq.n	80102ee <_strtod_l+0xa96>
 80101f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d04c      	beq.n	8010294 <_strtod_l+0xa3c>
 80101fa:	4b95      	ldr	r3, [pc, #596]	; (8010450 <_strtod_l+0xbf8>)
 80101fc:	2200      	movs	r2, #0
 80101fe:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8010202:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8010450 <_strtod_l+0xbf8>
 8010206:	f04f 0800 	mov.w	r8, #0
 801020a:	4b92      	ldr	r3, [pc, #584]	; (8010454 <_strtod_l+0xbfc>)
 801020c:	403b      	ands	r3, r7
 801020e:	9311      	str	r3, [sp, #68]	; 0x44
 8010210:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010212:	4b91      	ldr	r3, [pc, #580]	; (8010458 <_strtod_l+0xc00>)
 8010214:	429a      	cmp	r2, r3
 8010216:	f040 80b2 	bne.w	801037e <_strtod_l+0xb26>
 801021a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801021e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010222:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8010226:	ec4b ab10 	vmov	d0, sl, fp
 801022a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 801022e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010232:	f002 fa73 	bl	801271c <__ulp>
 8010236:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801023a:	ec53 2b10 	vmov	r2, r3, d0
 801023e:	f7f0 f9eb 	bl	8000618 <__aeabi_dmul>
 8010242:	4652      	mov	r2, sl
 8010244:	465b      	mov	r3, fp
 8010246:	f7f0 f831 	bl	80002ac <__adddf3>
 801024a:	460b      	mov	r3, r1
 801024c:	4981      	ldr	r1, [pc, #516]	; (8010454 <_strtod_l+0xbfc>)
 801024e:	4a83      	ldr	r2, [pc, #524]	; (801045c <_strtod_l+0xc04>)
 8010250:	4019      	ands	r1, r3
 8010252:	4291      	cmp	r1, r2
 8010254:	4682      	mov	sl, r0
 8010256:	d95e      	bls.n	8010316 <_strtod_l+0xabe>
 8010258:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801025a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801025e:	4293      	cmp	r3, r2
 8010260:	d103      	bne.n	801026a <_strtod_l+0xa12>
 8010262:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010264:	3301      	adds	r3, #1
 8010266:	f43f ad43 	beq.w	800fcf0 <_strtod_l+0x498>
 801026a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8010468 <_strtod_l+0xc10>
 801026e:	f04f 3aff 	mov.w	sl, #4294967295
 8010272:	991e      	ldr	r1, [sp, #120]	; 0x78
 8010274:	4620      	mov	r0, r4
 8010276:	f001 ff25 	bl	80120c4 <_Bfree>
 801027a:	9907      	ldr	r1, [sp, #28]
 801027c:	4620      	mov	r0, r4
 801027e:	f001 ff21 	bl	80120c4 <_Bfree>
 8010282:	4631      	mov	r1, r6
 8010284:	4620      	mov	r0, r4
 8010286:	f001 ff1d 	bl	80120c4 <_Bfree>
 801028a:	4629      	mov	r1, r5
 801028c:	4620      	mov	r0, r4
 801028e:	f001 ff19 	bl	80120c4 <_Bfree>
 8010292:	e613      	b.n	800febc <_strtod_l+0x664>
 8010294:	f1ba 0f00 	cmp.w	sl, #0
 8010298:	d11b      	bne.n	80102d2 <_strtod_l+0xa7a>
 801029a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801029e:	b9f3      	cbnz	r3, 80102de <_strtod_l+0xa86>
 80102a0:	4b6b      	ldr	r3, [pc, #428]	; (8010450 <_strtod_l+0xbf8>)
 80102a2:	2200      	movs	r2, #0
 80102a4:	4640      	mov	r0, r8
 80102a6:	4649      	mov	r1, r9
 80102a8:	f7f0 fc28 	bl	8000afc <__aeabi_dcmplt>
 80102ac:	b9d0      	cbnz	r0, 80102e4 <_strtod_l+0xa8c>
 80102ae:	4640      	mov	r0, r8
 80102b0:	4649      	mov	r1, r9
 80102b2:	4b6b      	ldr	r3, [pc, #428]	; (8010460 <_strtod_l+0xc08>)
 80102b4:	2200      	movs	r2, #0
 80102b6:	f7f0 f9af 	bl	8000618 <__aeabi_dmul>
 80102ba:	4680      	mov	r8, r0
 80102bc:	4689      	mov	r9, r1
 80102be:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80102c2:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 80102c6:	931b      	str	r3, [sp, #108]	; 0x6c
 80102c8:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80102cc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80102d0:	e79b      	b.n	801020a <_strtod_l+0x9b2>
 80102d2:	f1ba 0f01 	cmp.w	sl, #1
 80102d6:	d102      	bne.n	80102de <_strtod_l+0xa86>
 80102d8:	2f00      	cmp	r7, #0
 80102da:	f43f ad7e 	beq.w	800fdda <_strtod_l+0x582>
 80102de:	4b61      	ldr	r3, [pc, #388]	; (8010464 <_strtod_l+0xc0c>)
 80102e0:	2200      	movs	r2, #0
 80102e2:	e78c      	b.n	80101fe <_strtod_l+0x9a6>
 80102e4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8010460 <_strtod_l+0xc08>
 80102e8:	f04f 0800 	mov.w	r8, #0
 80102ec:	e7e7      	b.n	80102be <_strtod_l+0xa66>
 80102ee:	4b5c      	ldr	r3, [pc, #368]	; (8010460 <_strtod_l+0xc08>)
 80102f0:	4640      	mov	r0, r8
 80102f2:	4649      	mov	r1, r9
 80102f4:	2200      	movs	r2, #0
 80102f6:	f7f0 f98f 	bl	8000618 <__aeabi_dmul>
 80102fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80102fc:	4680      	mov	r8, r0
 80102fe:	4689      	mov	r9, r1
 8010300:	b933      	cbnz	r3, 8010310 <_strtod_l+0xab8>
 8010302:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010306:	9012      	str	r0, [sp, #72]	; 0x48
 8010308:	9313      	str	r3, [sp, #76]	; 0x4c
 801030a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801030e:	e7dd      	b.n	80102cc <_strtod_l+0xa74>
 8010310:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8010314:	e7f9      	b.n	801030a <_strtod_l+0xab2>
 8010316:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801031a:	9b04      	ldr	r3, [sp, #16]
 801031c:	2b00      	cmp	r3, #0
 801031e:	d1a8      	bne.n	8010272 <_strtod_l+0xa1a>
 8010320:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010324:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8010326:	0d1b      	lsrs	r3, r3, #20
 8010328:	051b      	lsls	r3, r3, #20
 801032a:	429a      	cmp	r2, r3
 801032c:	d1a1      	bne.n	8010272 <_strtod_l+0xa1a>
 801032e:	4640      	mov	r0, r8
 8010330:	4649      	mov	r1, r9
 8010332:	f7f0 fcd1 	bl	8000cd8 <__aeabi_d2lz>
 8010336:	f7f0 f941 	bl	80005bc <__aeabi_l2d>
 801033a:	4602      	mov	r2, r0
 801033c:	460b      	mov	r3, r1
 801033e:	4640      	mov	r0, r8
 8010340:	4649      	mov	r1, r9
 8010342:	f7ef ffb1 	bl	80002a8 <__aeabi_dsub>
 8010346:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010348:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801034c:	ea43 030a 	orr.w	r3, r3, sl
 8010350:	4313      	orrs	r3, r2
 8010352:	4680      	mov	r8, r0
 8010354:	4689      	mov	r9, r1
 8010356:	d053      	beq.n	8010400 <_strtod_l+0xba8>
 8010358:	a335      	add	r3, pc, #212	; (adr r3, 8010430 <_strtod_l+0xbd8>)
 801035a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801035e:	f7f0 fbcd 	bl	8000afc <__aeabi_dcmplt>
 8010362:	2800      	cmp	r0, #0
 8010364:	f47f acce 	bne.w	800fd04 <_strtod_l+0x4ac>
 8010368:	a333      	add	r3, pc, #204	; (adr r3, 8010438 <_strtod_l+0xbe0>)
 801036a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801036e:	4640      	mov	r0, r8
 8010370:	4649      	mov	r1, r9
 8010372:	f7f0 fbe1 	bl	8000b38 <__aeabi_dcmpgt>
 8010376:	2800      	cmp	r0, #0
 8010378:	f43f af7b 	beq.w	8010272 <_strtod_l+0xa1a>
 801037c:	e4c2      	b.n	800fd04 <_strtod_l+0x4ac>
 801037e:	9b04      	ldr	r3, [sp, #16]
 8010380:	b333      	cbz	r3, 80103d0 <_strtod_l+0xb78>
 8010382:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010384:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010388:	d822      	bhi.n	80103d0 <_strtod_l+0xb78>
 801038a:	a32d      	add	r3, pc, #180	; (adr r3, 8010440 <_strtod_l+0xbe8>)
 801038c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010390:	4640      	mov	r0, r8
 8010392:	4649      	mov	r1, r9
 8010394:	f7f0 fbbc 	bl	8000b10 <__aeabi_dcmple>
 8010398:	b1a0      	cbz	r0, 80103c4 <_strtod_l+0xb6c>
 801039a:	4649      	mov	r1, r9
 801039c:	4640      	mov	r0, r8
 801039e:	f7f0 fc13 	bl	8000bc8 <__aeabi_d2uiz>
 80103a2:	2801      	cmp	r0, #1
 80103a4:	bf38      	it	cc
 80103a6:	2001      	movcc	r0, #1
 80103a8:	f7f0 f8bc 	bl	8000524 <__aeabi_ui2d>
 80103ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80103ae:	4680      	mov	r8, r0
 80103b0:	4689      	mov	r9, r1
 80103b2:	bb13      	cbnz	r3, 80103fa <_strtod_l+0xba2>
 80103b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80103b8:	9014      	str	r0, [sp, #80]	; 0x50
 80103ba:	9315      	str	r3, [sp, #84]	; 0x54
 80103bc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80103c0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80103c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80103c6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80103c8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80103cc:	1a9b      	subs	r3, r3, r2
 80103ce:	930d      	str	r3, [sp, #52]	; 0x34
 80103d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80103d4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80103d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80103dc:	f002 f99e 	bl	801271c <__ulp>
 80103e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80103e4:	ec53 2b10 	vmov	r2, r3, d0
 80103e8:	f7f0 f916 	bl	8000618 <__aeabi_dmul>
 80103ec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80103f0:	f7ef ff5c 	bl	80002ac <__adddf3>
 80103f4:	4682      	mov	sl, r0
 80103f6:	468b      	mov	fp, r1
 80103f8:	e78f      	b.n	801031a <_strtod_l+0xac2>
 80103fa:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80103fe:	e7dd      	b.n	80103bc <_strtod_l+0xb64>
 8010400:	a311      	add	r3, pc, #68	; (adr r3, 8010448 <_strtod_l+0xbf0>)
 8010402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010406:	f7f0 fb79 	bl	8000afc <__aeabi_dcmplt>
 801040a:	e7b4      	b.n	8010376 <_strtod_l+0xb1e>
 801040c:	2300      	movs	r3, #0
 801040e:	930e      	str	r3, [sp, #56]	; 0x38
 8010410:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010412:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010414:	6013      	str	r3, [r2, #0]
 8010416:	f7ff ba65 	b.w	800f8e4 <_strtod_l+0x8c>
 801041a:	2b65      	cmp	r3, #101	; 0x65
 801041c:	f43f ab5d 	beq.w	800fada <_strtod_l+0x282>
 8010420:	2b45      	cmp	r3, #69	; 0x45
 8010422:	f43f ab5a 	beq.w	800fada <_strtod_l+0x282>
 8010426:	2201      	movs	r2, #1
 8010428:	f7ff bb92 	b.w	800fb50 <_strtod_l+0x2f8>
 801042c:	f3af 8000 	nop.w
 8010430:	94a03595 	.word	0x94a03595
 8010434:	3fdfffff 	.word	0x3fdfffff
 8010438:	35afe535 	.word	0x35afe535
 801043c:	3fe00000 	.word	0x3fe00000
 8010440:	ffc00000 	.word	0xffc00000
 8010444:	41dfffff 	.word	0x41dfffff
 8010448:	94a03595 	.word	0x94a03595
 801044c:	3fcfffff 	.word	0x3fcfffff
 8010450:	3ff00000 	.word	0x3ff00000
 8010454:	7ff00000 	.word	0x7ff00000
 8010458:	7fe00000 	.word	0x7fe00000
 801045c:	7c9fffff 	.word	0x7c9fffff
 8010460:	3fe00000 	.word	0x3fe00000
 8010464:	bff00000 	.word	0xbff00000
 8010468:	7fefffff 	.word	0x7fefffff

0801046c <_strtod_r>:
 801046c:	4b01      	ldr	r3, [pc, #4]	; (8010474 <_strtod_r+0x8>)
 801046e:	f7ff b9f3 	b.w	800f858 <_strtod_l>
 8010472:	bf00      	nop
 8010474:	200000ac 	.word	0x200000ac

08010478 <_strtol_l.isra.0>:
 8010478:	2b01      	cmp	r3, #1
 801047a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801047e:	d001      	beq.n	8010484 <_strtol_l.isra.0+0xc>
 8010480:	2b24      	cmp	r3, #36	; 0x24
 8010482:	d906      	bls.n	8010492 <_strtol_l.isra.0+0x1a>
 8010484:	f7fe f934 	bl	800e6f0 <__errno>
 8010488:	2316      	movs	r3, #22
 801048a:	6003      	str	r3, [r0, #0]
 801048c:	2000      	movs	r0, #0
 801048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010492:	4f3a      	ldr	r7, [pc, #232]	; (801057c <_strtol_l.isra.0+0x104>)
 8010494:	468e      	mov	lr, r1
 8010496:	4676      	mov	r6, lr
 8010498:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801049c:	5de5      	ldrb	r5, [r4, r7]
 801049e:	f015 0508 	ands.w	r5, r5, #8
 80104a2:	d1f8      	bne.n	8010496 <_strtol_l.isra.0+0x1e>
 80104a4:	2c2d      	cmp	r4, #45	; 0x2d
 80104a6:	d134      	bne.n	8010512 <_strtol_l.isra.0+0x9a>
 80104a8:	f89e 4000 	ldrb.w	r4, [lr]
 80104ac:	f04f 0801 	mov.w	r8, #1
 80104b0:	f106 0e02 	add.w	lr, r6, #2
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d05c      	beq.n	8010572 <_strtol_l.isra.0+0xfa>
 80104b8:	2b10      	cmp	r3, #16
 80104ba:	d10c      	bne.n	80104d6 <_strtol_l.isra.0+0x5e>
 80104bc:	2c30      	cmp	r4, #48	; 0x30
 80104be:	d10a      	bne.n	80104d6 <_strtol_l.isra.0+0x5e>
 80104c0:	f89e 4000 	ldrb.w	r4, [lr]
 80104c4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80104c8:	2c58      	cmp	r4, #88	; 0x58
 80104ca:	d14d      	bne.n	8010568 <_strtol_l.isra.0+0xf0>
 80104cc:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80104d0:	2310      	movs	r3, #16
 80104d2:	f10e 0e02 	add.w	lr, lr, #2
 80104d6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80104da:	f10c 3cff 	add.w	ip, ip, #4294967295
 80104de:	2600      	movs	r6, #0
 80104e0:	fbbc f9f3 	udiv	r9, ip, r3
 80104e4:	4635      	mov	r5, r6
 80104e6:	fb03 ca19 	mls	sl, r3, r9, ip
 80104ea:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80104ee:	2f09      	cmp	r7, #9
 80104f0:	d818      	bhi.n	8010524 <_strtol_l.isra.0+0xac>
 80104f2:	463c      	mov	r4, r7
 80104f4:	42a3      	cmp	r3, r4
 80104f6:	dd24      	ble.n	8010542 <_strtol_l.isra.0+0xca>
 80104f8:	2e00      	cmp	r6, #0
 80104fa:	db1f      	blt.n	801053c <_strtol_l.isra.0+0xc4>
 80104fc:	45a9      	cmp	r9, r5
 80104fe:	d31d      	bcc.n	801053c <_strtol_l.isra.0+0xc4>
 8010500:	d101      	bne.n	8010506 <_strtol_l.isra.0+0x8e>
 8010502:	45a2      	cmp	sl, r4
 8010504:	db1a      	blt.n	801053c <_strtol_l.isra.0+0xc4>
 8010506:	fb05 4503 	mla	r5, r5, r3, r4
 801050a:	2601      	movs	r6, #1
 801050c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8010510:	e7eb      	b.n	80104ea <_strtol_l.isra.0+0x72>
 8010512:	2c2b      	cmp	r4, #43	; 0x2b
 8010514:	bf08      	it	eq
 8010516:	f89e 4000 	ldrbeq.w	r4, [lr]
 801051a:	46a8      	mov	r8, r5
 801051c:	bf08      	it	eq
 801051e:	f106 0e02 	addeq.w	lr, r6, #2
 8010522:	e7c7      	b.n	80104b4 <_strtol_l.isra.0+0x3c>
 8010524:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8010528:	2f19      	cmp	r7, #25
 801052a:	d801      	bhi.n	8010530 <_strtol_l.isra.0+0xb8>
 801052c:	3c37      	subs	r4, #55	; 0x37
 801052e:	e7e1      	b.n	80104f4 <_strtol_l.isra.0+0x7c>
 8010530:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8010534:	2f19      	cmp	r7, #25
 8010536:	d804      	bhi.n	8010542 <_strtol_l.isra.0+0xca>
 8010538:	3c57      	subs	r4, #87	; 0x57
 801053a:	e7db      	b.n	80104f4 <_strtol_l.isra.0+0x7c>
 801053c:	f04f 36ff 	mov.w	r6, #4294967295
 8010540:	e7e4      	b.n	801050c <_strtol_l.isra.0+0x94>
 8010542:	2e00      	cmp	r6, #0
 8010544:	da05      	bge.n	8010552 <_strtol_l.isra.0+0xda>
 8010546:	2322      	movs	r3, #34	; 0x22
 8010548:	6003      	str	r3, [r0, #0]
 801054a:	4665      	mov	r5, ip
 801054c:	b942      	cbnz	r2, 8010560 <_strtol_l.isra.0+0xe8>
 801054e:	4628      	mov	r0, r5
 8010550:	e79d      	b.n	801048e <_strtol_l.isra.0+0x16>
 8010552:	f1b8 0f00 	cmp.w	r8, #0
 8010556:	d000      	beq.n	801055a <_strtol_l.isra.0+0xe2>
 8010558:	426d      	negs	r5, r5
 801055a:	2a00      	cmp	r2, #0
 801055c:	d0f7      	beq.n	801054e <_strtol_l.isra.0+0xd6>
 801055e:	b10e      	cbz	r6, 8010564 <_strtol_l.isra.0+0xec>
 8010560:	f10e 31ff 	add.w	r1, lr, #4294967295
 8010564:	6011      	str	r1, [r2, #0]
 8010566:	e7f2      	b.n	801054e <_strtol_l.isra.0+0xd6>
 8010568:	2430      	movs	r4, #48	; 0x30
 801056a:	2b00      	cmp	r3, #0
 801056c:	d1b3      	bne.n	80104d6 <_strtol_l.isra.0+0x5e>
 801056e:	2308      	movs	r3, #8
 8010570:	e7b1      	b.n	80104d6 <_strtol_l.isra.0+0x5e>
 8010572:	2c30      	cmp	r4, #48	; 0x30
 8010574:	d0a4      	beq.n	80104c0 <_strtol_l.isra.0+0x48>
 8010576:	230a      	movs	r3, #10
 8010578:	e7ad      	b.n	80104d6 <_strtol_l.isra.0+0x5e>
 801057a:	bf00      	nop
 801057c:	08014c91 	.word	0x08014c91

08010580 <_strtol_r>:
 8010580:	f7ff bf7a 	b.w	8010478 <_strtol_l.isra.0>

08010584 <strtol>:
 8010584:	4613      	mov	r3, r2
 8010586:	460a      	mov	r2, r1
 8010588:	4601      	mov	r1, r0
 801058a:	4802      	ldr	r0, [pc, #8]	; (8010594 <strtol+0x10>)
 801058c:	6800      	ldr	r0, [r0, #0]
 801058e:	f7ff bf73 	b.w	8010478 <_strtol_l.isra.0>
 8010592:	bf00      	nop
 8010594:	20000044 	.word	0x20000044

08010598 <_vsniprintf_r>:
 8010598:	b530      	push	{r4, r5, lr}
 801059a:	1e14      	subs	r4, r2, #0
 801059c:	4605      	mov	r5, r0
 801059e:	b09b      	sub	sp, #108	; 0x6c
 80105a0:	4618      	mov	r0, r3
 80105a2:	da05      	bge.n	80105b0 <_vsniprintf_r+0x18>
 80105a4:	238b      	movs	r3, #139	; 0x8b
 80105a6:	602b      	str	r3, [r5, #0]
 80105a8:	f04f 30ff 	mov.w	r0, #4294967295
 80105ac:	b01b      	add	sp, #108	; 0x6c
 80105ae:	bd30      	pop	{r4, r5, pc}
 80105b0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80105b4:	f8ad 300c 	strh.w	r3, [sp, #12]
 80105b8:	bf14      	ite	ne
 80105ba:	f104 33ff 	addne.w	r3, r4, #4294967295
 80105be:	4623      	moveq	r3, r4
 80105c0:	9302      	str	r3, [sp, #8]
 80105c2:	9305      	str	r3, [sp, #20]
 80105c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80105c8:	9100      	str	r1, [sp, #0]
 80105ca:	9104      	str	r1, [sp, #16]
 80105cc:	f8ad 300e 	strh.w	r3, [sp, #14]
 80105d0:	4602      	mov	r2, r0
 80105d2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80105d4:	4669      	mov	r1, sp
 80105d6:	4628      	mov	r0, r5
 80105d8:	f002 fa5a 	bl	8012a90 <_svfiprintf_r>
 80105dc:	1c43      	adds	r3, r0, #1
 80105de:	bfbc      	itt	lt
 80105e0:	238b      	movlt	r3, #139	; 0x8b
 80105e2:	602b      	strlt	r3, [r5, #0]
 80105e4:	2c00      	cmp	r4, #0
 80105e6:	d0e1      	beq.n	80105ac <_vsniprintf_r+0x14>
 80105e8:	9b00      	ldr	r3, [sp, #0]
 80105ea:	2200      	movs	r2, #0
 80105ec:	701a      	strb	r2, [r3, #0]
 80105ee:	e7dd      	b.n	80105ac <_vsniprintf_r+0x14>

080105f0 <vsniprintf>:
 80105f0:	b507      	push	{r0, r1, r2, lr}
 80105f2:	9300      	str	r3, [sp, #0]
 80105f4:	4613      	mov	r3, r2
 80105f6:	460a      	mov	r2, r1
 80105f8:	4601      	mov	r1, r0
 80105fa:	4803      	ldr	r0, [pc, #12]	; (8010608 <vsniprintf+0x18>)
 80105fc:	6800      	ldr	r0, [r0, #0]
 80105fe:	f7ff ffcb 	bl	8010598 <_vsniprintf_r>
 8010602:	b003      	add	sp, #12
 8010604:	f85d fb04 	ldr.w	pc, [sp], #4
 8010608:	20000044 	.word	0x20000044

0801060c <__swbuf_r>:
 801060c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801060e:	460e      	mov	r6, r1
 8010610:	4614      	mov	r4, r2
 8010612:	4605      	mov	r5, r0
 8010614:	b118      	cbz	r0, 801061e <__swbuf_r+0x12>
 8010616:	6983      	ldr	r3, [r0, #24]
 8010618:	b90b      	cbnz	r3, 801061e <__swbuf_r+0x12>
 801061a:	f001 f86b 	bl	80116f4 <__sinit>
 801061e:	4b21      	ldr	r3, [pc, #132]	; (80106a4 <__swbuf_r+0x98>)
 8010620:	429c      	cmp	r4, r3
 8010622:	d12b      	bne.n	801067c <__swbuf_r+0x70>
 8010624:	686c      	ldr	r4, [r5, #4]
 8010626:	69a3      	ldr	r3, [r4, #24]
 8010628:	60a3      	str	r3, [r4, #8]
 801062a:	89a3      	ldrh	r3, [r4, #12]
 801062c:	071a      	lsls	r2, r3, #28
 801062e:	d52f      	bpl.n	8010690 <__swbuf_r+0x84>
 8010630:	6923      	ldr	r3, [r4, #16]
 8010632:	b36b      	cbz	r3, 8010690 <__swbuf_r+0x84>
 8010634:	6923      	ldr	r3, [r4, #16]
 8010636:	6820      	ldr	r0, [r4, #0]
 8010638:	1ac0      	subs	r0, r0, r3
 801063a:	6963      	ldr	r3, [r4, #20]
 801063c:	b2f6      	uxtb	r6, r6
 801063e:	4283      	cmp	r3, r0
 8010640:	4637      	mov	r7, r6
 8010642:	dc04      	bgt.n	801064e <__swbuf_r+0x42>
 8010644:	4621      	mov	r1, r4
 8010646:	4628      	mov	r0, r5
 8010648:	f000 ffc0 	bl	80115cc <_fflush_r>
 801064c:	bb30      	cbnz	r0, 801069c <__swbuf_r+0x90>
 801064e:	68a3      	ldr	r3, [r4, #8]
 8010650:	3b01      	subs	r3, #1
 8010652:	60a3      	str	r3, [r4, #8]
 8010654:	6823      	ldr	r3, [r4, #0]
 8010656:	1c5a      	adds	r2, r3, #1
 8010658:	6022      	str	r2, [r4, #0]
 801065a:	701e      	strb	r6, [r3, #0]
 801065c:	6963      	ldr	r3, [r4, #20]
 801065e:	3001      	adds	r0, #1
 8010660:	4283      	cmp	r3, r0
 8010662:	d004      	beq.n	801066e <__swbuf_r+0x62>
 8010664:	89a3      	ldrh	r3, [r4, #12]
 8010666:	07db      	lsls	r3, r3, #31
 8010668:	d506      	bpl.n	8010678 <__swbuf_r+0x6c>
 801066a:	2e0a      	cmp	r6, #10
 801066c:	d104      	bne.n	8010678 <__swbuf_r+0x6c>
 801066e:	4621      	mov	r1, r4
 8010670:	4628      	mov	r0, r5
 8010672:	f000 ffab 	bl	80115cc <_fflush_r>
 8010676:	b988      	cbnz	r0, 801069c <__swbuf_r+0x90>
 8010678:	4638      	mov	r0, r7
 801067a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801067c:	4b0a      	ldr	r3, [pc, #40]	; (80106a8 <__swbuf_r+0x9c>)
 801067e:	429c      	cmp	r4, r3
 8010680:	d101      	bne.n	8010686 <__swbuf_r+0x7a>
 8010682:	68ac      	ldr	r4, [r5, #8]
 8010684:	e7cf      	b.n	8010626 <__swbuf_r+0x1a>
 8010686:	4b09      	ldr	r3, [pc, #36]	; (80106ac <__swbuf_r+0xa0>)
 8010688:	429c      	cmp	r4, r3
 801068a:	bf08      	it	eq
 801068c:	68ec      	ldreq	r4, [r5, #12]
 801068e:	e7ca      	b.n	8010626 <__swbuf_r+0x1a>
 8010690:	4621      	mov	r1, r4
 8010692:	4628      	mov	r0, r5
 8010694:	f000 f81e 	bl	80106d4 <__swsetup_r>
 8010698:	2800      	cmp	r0, #0
 801069a:	d0cb      	beq.n	8010634 <__swbuf_r+0x28>
 801069c:	f04f 37ff 	mov.w	r7, #4294967295
 80106a0:	e7ea      	b.n	8010678 <__swbuf_r+0x6c>
 80106a2:	bf00      	nop
 80106a4:	08014edc 	.word	0x08014edc
 80106a8:	08014efc 	.word	0x08014efc
 80106ac:	08014ebc 	.word	0x08014ebc

080106b0 <_write_r>:
 80106b0:	b538      	push	{r3, r4, r5, lr}
 80106b2:	4d07      	ldr	r5, [pc, #28]	; (80106d0 <_write_r+0x20>)
 80106b4:	4604      	mov	r4, r0
 80106b6:	4608      	mov	r0, r1
 80106b8:	4611      	mov	r1, r2
 80106ba:	2200      	movs	r2, #0
 80106bc:	602a      	str	r2, [r5, #0]
 80106be:	461a      	mov	r2, r3
 80106c0:	f7f4 fabb 	bl	8004c3a <_write>
 80106c4:	1c43      	adds	r3, r0, #1
 80106c6:	d102      	bne.n	80106ce <_write_r+0x1e>
 80106c8:	682b      	ldr	r3, [r5, #0]
 80106ca:	b103      	cbz	r3, 80106ce <_write_r+0x1e>
 80106cc:	6023      	str	r3, [r4, #0]
 80106ce:	bd38      	pop	{r3, r4, r5, pc}
 80106d0:	200018e4 	.word	0x200018e4

080106d4 <__swsetup_r>:
 80106d4:	4b32      	ldr	r3, [pc, #200]	; (80107a0 <__swsetup_r+0xcc>)
 80106d6:	b570      	push	{r4, r5, r6, lr}
 80106d8:	681d      	ldr	r5, [r3, #0]
 80106da:	4606      	mov	r6, r0
 80106dc:	460c      	mov	r4, r1
 80106de:	b125      	cbz	r5, 80106ea <__swsetup_r+0x16>
 80106e0:	69ab      	ldr	r3, [r5, #24]
 80106e2:	b913      	cbnz	r3, 80106ea <__swsetup_r+0x16>
 80106e4:	4628      	mov	r0, r5
 80106e6:	f001 f805 	bl	80116f4 <__sinit>
 80106ea:	4b2e      	ldr	r3, [pc, #184]	; (80107a4 <__swsetup_r+0xd0>)
 80106ec:	429c      	cmp	r4, r3
 80106ee:	d10f      	bne.n	8010710 <__swsetup_r+0x3c>
 80106f0:	686c      	ldr	r4, [r5, #4]
 80106f2:	89a3      	ldrh	r3, [r4, #12]
 80106f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80106f8:	0719      	lsls	r1, r3, #28
 80106fa:	d42c      	bmi.n	8010756 <__swsetup_r+0x82>
 80106fc:	06dd      	lsls	r5, r3, #27
 80106fe:	d411      	bmi.n	8010724 <__swsetup_r+0x50>
 8010700:	2309      	movs	r3, #9
 8010702:	6033      	str	r3, [r6, #0]
 8010704:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010708:	81a3      	strh	r3, [r4, #12]
 801070a:	f04f 30ff 	mov.w	r0, #4294967295
 801070e:	e03e      	b.n	801078e <__swsetup_r+0xba>
 8010710:	4b25      	ldr	r3, [pc, #148]	; (80107a8 <__swsetup_r+0xd4>)
 8010712:	429c      	cmp	r4, r3
 8010714:	d101      	bne.n	801071a <__swsetup_r+0x46>
 8010716:	68ac      	ldr	r4, [r5, #8]
 8010718:	e7eb      	b.n	80106f2 <__swsetup_r+0x1e>
 801071a:	4b24      	ldr	r3, [pc, #144]	; (80107ac <__swsetup_r+0xd8>)
 801071c:	429c      	cmp	r4, r3
 801071e:	bf08      	it	eq
 8010720:	68ec      	ldreq	r4, [r5, #12]
 8010722:	e7e6      	b.n	80106f2 <__swsetup_r+0x1e>
 8010724:	0758      	lsls	r0, r3, #29
 8010726:	d512      	bpl.n	801074e <__swsetup_r+0x7a>
 8010728:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801072a:	b141      	cbz	r1, 801073e <__swsetup_r+0x6a>
 801072c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010730:	4299      	cmp	r1, r3
 8010732:	d002      	beq.n	801073a <__swsetup_r+0x66>
 8010734:	4630      	mov	r0, r6
 8010736:	f7fe f82b 	bl	800e790 <_free_r>
 801073a:	2300      	movs	r3, #0
 801073c:	6363      	str	r3, [r4, #52]	; 0x34
 801073e:	89a3      	ldrh	r3, [r4, #12]
 8010740:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010744:	81a3      	strh	r3, [r4, #12]
 8010746:	2300      	movs	r3, #0
 8010748:	6063      	str	r3, [r4, #4]
 801074a:	6923      	ldr	r3, [r4, #16]
 801074c:	6023      	str	r3, [r4, #0]
 801074e:	89a3      	ldrh	r3, [r4, #12]
 8010750:	f043 0308 	orr.w	r3, r3, #8
 8010754:	81a3      	strh	r3, [r4, #12]
 8010756:	6923      	ldr	r3, [r4, #16]
 8010758:	b94b      	cbnz	r3, 801076e <__swsetup_r+0x9a>
 801075a:	89a3      	ldrh	r3, [r4, #12]
 801075c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010760:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010764:	d003      	beq.n	801076e <__swsetup_r+0x9a>
 8010766:	4621      	mov	r1, r4
 8010768:	4630      	mov	r0, r6
 801076a:	f001 fc0d 	bl	8011f88 <__smakebuf_r>
 801076e:	89a0      	ldrh	r0, [r4, #12]
 8010770:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010774:	f010 0301 	ands.w	r3, r0, #1
 8010778:	d00a      	beq.n	8010790 <__swsetup_r+0xbc>
 801077a:	2300      	movs	r3, #0
 801077c:	60a3      	str	r3, [r4, #8]
 801077e:	6963      	ldr	r3, [r4, #20]
 8010780:	425b      	negs	r3, r3
 8010782:	61a3      	str	r3, [r4, #24]
 8010784:	6923      	ldr	r3, [r4, #16]
 8010786:	b943      	cbnz	r3, 801079a <__swsetup_r+0xc6>
 8010788:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801078c:	d1ba      	bne.n	8010704 <__swsetup_r+0x30>
 801078e:	bd70      	pop	{r4, r5, r6, pc}
 8010790:	0781      	lsls	r1, r0, #30
 8010792:	bf58      	it	pl
 8010794:	6963      	ldrpl	r3, [r4, #20]
 8010796:	60a3      	str	r3, [r4, #8]
 8010798:	e7f4      	b.n	8010784 <__swsetup_r+0xb0>
 801079a:	2000      	movs	r0, #0
 801079c:	e7f7      	b.n	801078e <__swsetup_r+0xba>
 801079e:	bf00      	nop
 80107a0:	20000044 	.word	0x20000044
 80107a4:	08014edc 	.word	0x08014edc
 80107a8:	08014efc 	.word	0x08014efc
 80107ac:	08014ebc 	.word	0x08014ebc

080107b0 <_close_r>:
 80107b0:	b538      	push	{r3, r4, r5, lr}
 80107b2:	4d06      	ldr	r5, [pc, #24]	; (80107cc <_close_r+0x1c>)
 80107b4:	2300      	movs	r3, #0
 80107b6:	4604      	mov	r4, r0
 80107b8:	4608      	mov	r0, r1
 80107ba:	602b      	str	r3, [r5, #0]
 80107bc:	f7f4 fa59 	bl	8004c72 <_close>
 80107c0:	1c43      	adds	r3, r0, #1
 80107c2:	d102      	bne.n	80107ca <_close_r+0x1a>
 80107c4:	682b      	ldr	r3, [r5, #0]
 80107c6:	b103      	cbz	r3, 80107ca <_close_r+0x1a>
 80107c8:	6023      	str	r3, [r4, #0]
 80107ca:	bd38      	pop	{r3, r4, r5, pc}
 80107cc:	200018e4 	.word	0x200018e4

080107d0 <quorem>:
 80107d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107d4:	6903      	ldr	r3, [r0, #16]
 80107d6:	690c      	ldr	r4, [r1, #16]
 80107d8:	42a3      	cmp	r3, r4
 80107da:	4607      	mov	r7, r0
 80107dc:	f2c0 8081 	blt.w	80108e2 <quorem+0x112>
 80107e0:	3c01      	subs	r4, #1
 80107e2:	f101 0814 	add.w	r8, r1, #20
 80107e6:	f100 0514 	add.w	r5, r0, #20
 80107ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80107ee:	9301      	str	r3, [sp, #4]
 80107f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80107f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80107f8:	3301      	adds	r3, #1
 80107fa:	429a      	cmp	r2, r3
 80107fc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010800:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010804:	fbb2 f6f3 	udiv	r6, r2, r3
 8010808:	d331      	bcc.n	801086e <quorem+0x9e>
 801080a:	f04f 0e00 	mov.w	lr, #0
 801080e:	4640      	mov	r0, r8
 8010810:	46ac      	mov	ip, r5
 8010812:	46f2      	mov	sl, lr
 8010814:	f850 2b04 	ldr.w	r2, [r0], #4
 8010818:	b293      	uxth	r3, r2
 801081a:	fb06 e303 	mla	r3, r6, r3, lr
 801081e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010822:	b29b      	uxth	r3, r3
 8010824:	ebaa 0303 	sub.w	r3, sl, r3
 8010828:	0c12      	lsrs	r2, r2, #16
 801082a:	f8dc a000 	ldr.w	sl, [ip]
 801082e:	fb06 e202 	mla	r2, r6, r2, lr
 8010832:	fa13 f38a 	uxtah	r3, r3, sl
 8010836:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801083a:	fa1f fa82 	uxth.w	sl, r2
 801083e:	f8dc 2000 	ldr.w	r2, [ip]
 8010842:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8010846:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801084a:	b29b      	uxth	r3, r3
 801084c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010850:	4581      	cmp	r9, r0
 8010852:	f84c 3b04 	str.w	r3, [ip], #4
 8010856:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801085a:	d2db      	bcs.n	8010814 <quorem+0x44>
 801085c:	f855 300b 	ldr.w	r3, [r5, fp]
 8010860:	b92b      	cbnz	r3, 801086e <quorem+0x9e>
 8010862:	9b01      	ldr	r3, [sp, #4]
 8010864:	3b04      	subs	r3, #4
 8010866:	429d      	cmp	r5, r3
 8010868:	461a      	mov	r2, r3
 801086a:	d32e      	bcc.n	80108ca <quorem+0xfa>
 801086c:	613c      	str	r4, [r7, #16]
 801086e:	4638      	mov	r0, r7
 8010870:	f001 feb0 	bl	80125d4 <__mcmp>
 8010874:	2800      	cmp	r0, #0
 8010876:	db24      	blt.n	80108c2 <quorem+0xf2>
 8010878:	3601      	adds	r6, #1
 801087a:	4628      	mov	r0, r5
 801087c:	f04f 0c00 	mov.w	ip, #0
 8010880:	f858 2b04 	ldr.w	r2, [r8], #4
 8010884:	f8d0 e000 	ldr.w	lr, [r0]
 8010888:	b293      	uxth	r3, r2
 801088a:	ebac 0303 	sub.w	r3, ip, r3
 801088e:	0c12      	lsrs	r2, r2, #16
 8010890:	fa13 f38e 	uxtah	r3, r3, lr
 8010894:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010898:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801089c:	b29b      	uxth	r3, r3
 801089e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80108a2:	45c1      	cmp	r9, r8
 80108a4:	f840 3b04 	str.w	r3, [r0], #4
 80108a8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80108ac:	d2e8      	bcs.n	8010880 <quorem+0xb0>
 80108ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80108b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80108b6:	b922      	cbnz	r2, 80108c2 <quorem+0xf2>
 80108b8:	3b04      	subs	r3, #4
 80108ba:	429d      	cmp	r5, r3
 80108bc:	461a      	mov	r2, r3
 80108be:	d30a      	bcc.n	80108d6 <quorem+0x106>
 80108c0:	613c      	str	r4, [r7, #16]
 80108c2:	4630      	mov	r0, r6
 80108c4:	b003      	add	sp, #12
 80108c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108ca:	6812      	ldr	r2, [r2, #0]
 80108cc:	3b04      	subs	r3, #4
 80108ce:	2a00      	cmp	r2, #0
 80108d0:	d1cc      	bne.n	801086c <quorem+0x9c>
 80108d2:	3c01      	subs	r4, #1
 80108d4:	e7c7      	b.n	8010866 <quorem+0x96>
 80108d6:	6812      	ldr	r2, [r2, #0]
 80108d8:	3b04      	subs	r3, #4
 80108da:	2a00      	cmp	r2, #0
 80108dc:	d1f0      	bne.n	80108c0 <quorem+0xf0>
 80108de:	3c01      	subs	r4, #1
 80108e0:	e7eb      	b.n	80108ba <quorem+0xea>
 80108e2:	2000      	movs	r0, #0
 80108e4:	e7ee      	b.n	80108c4 <quorem+0xf4>
	...

080108e8 <_dtoa_r>:
 80108e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108ec:	ed2d 8b02 	vpush	{d8}
 80108f0:	ec57 6b10 	vmov	r6, r7, d0
 80108f4:	b095      	sub	sp, #84	; 0x54
 80108f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80108f8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80108fc:	9105      	str	r1, [sp, #20]
 80108fe:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8010902:	4604      	mov	r4, r0
 8010904:	9209      	str	r2, [sp, #36]	; 0x24
 8010906:	930f      	str	r3, [sp, #60]	; 0x3c
 8010908:	b975      	cbnz	r5, 8010928 <_dtoa_r+0x40>
 801090a:	2010      	movs	r0, #16
 801090c:	f7fd ff1a 	bl	800e744 <malloc>
 8010910:	4602      	mov	r2, r0
 8010912:	6260      	str	r0, [r4, #36]	; 0x24
 8010914:	b920      	cbnz	r0, 8010920 <_dtoa_r+0x38>
 8010916:	4bb2      	ldr	r3, [pc, #712]	; (8010be0 <_dtoa_r+0x2f8>)
 8010918:	21ea      	movs	r1, #234	; 0xea
 801091a:	48b2      	ldr	r0, [pc, #712]	; (8010be4 <_dtoa_r+0x2fc>)
 801091c:	f002 fb3a 	bl	8012f94 <__assert_func>
 8010920:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010924:	6005      	str	r5, [r0, #0]
 8010926:	60c5      	str	r5, [r0, #12]
 8010928:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801092a:	6819      	ldr	r1, [r3, #0]
 801092c:	b151      	cbz	r1, 8010944 <_dtoa_r+0x5c>
 801092e:	685a      	ldr	r2, [r3, #4]
 8010930:	604a      	str	r2, [r1, #4]
 8010932:	2301      	movs	r3, #1
 8010934:	4093      	lsls	r3, r2
 8010936:	608b      	str	r3, [r1, #8]
 8010938:	4620      	mov	r0, r4
 801093a:	f001 fbc3 	bl	80120c4 <_Bfree>
 801093e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010940:	2200      	movs	r2, #0
 8010942:	601a      	str	r2, [r3, #0]
 8010944:	1e3b      	subs	r3, r7, #0
 8010946:	bfb9      	ittee	lt
 8010948:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801094c:	9303      	strlt	r3, [sp, #12]
 801094e:	2300      	movge	r3, #0
 8010950:	f8c8 3000 	strge.w	r3, [r8]
 8010954:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8010958:	4ba3      	ldr	r3, [pc, #652]	; (8010be8 <_dtoa_r+0x300>)
 801095a:	bfbc      	itt	lt
 801095c:	2201      	movlt	r2, #1
 801095e:	f8c8 2000 	strlt.w	r2, [r8]
 8010962:	ea33 0309 	bics.w	r3, r3, r9
 8010966:	d11b      	bne.n	80109a0 <_dtoa_r+0xb8>
 8010968:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801096a:	f242 730f 	movw	r3, #9999	; 0x270f
 801096e:	6013      	str	r3, [r2, #0]
 8010970:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010974:	4333      	orrs	r3, r6
 8010976:	f000 857a 	beq.w	801146e <_dtoa_r+0xb86>
 801097a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801097c:	b963      	cbnz	r3, 8010998 <_dtoa_r+0xb0>
 801097e:	4b9b      	ldr	r3, [pc, #620]	; (8010bec <_dtoa_r+0x304>)
 8010980:	e024      	b.n	80109cc <_dtoa_r+0xe4>
 8010982:	4b9b      	ldr	r3, [pc, #620]	; (8010bf0 <_dtoa_r+0x308>)
 8010984:	9300      	str	r3, [sp, #0]
 8010986:	3308      	adds	r3, #8
 8010988:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801098a:	6013      	str	r3, [r2, #0]
 801098c:	9800      	ldr	r0, [sp, #0]
 801098e:	b015      	add	sp, #84	; 0x54
 8010990:	ecbd 8b02 	vpop	{d8}
 8010994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010998:	4b94      	ldr	r3, [pc, #592]	; (8010bec <_dtoa_r+0x304>)
 801099a:	9300      	str	r3, [sp, #0]
 801099c:	3303      	adds	r3, #3
 801099e:	e7f3      	b.n	8010988 <_dtoa_r+0xa0>
 80109a0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80109a4:	2200      	movs	r2, #0
 80109a6:	ec51 0b17 	vmov	r0, r1, d7
 80109aa:	2300      	movs	r3, #0
 80109ac:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80109b0:	f7f0 f89a 	bl	8000ae8 <__aeabi_dcmpeq>
 80109b4:	4680      	mov	r8, r0
 80109b6:	b158      	cbz	r0, 80109d0 <_dtoa_r+0xe8>
 80109b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80109ba:	2301      	movs	r3, #1
 80109bc:	6013      	str	r3, [r2, #0]
 80109be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	f000 8551 	beq.w	8011468 <_dtoa_r+0xb80>
 80109c6:	488b      	ldr	r0, [pc, #556]	; (8010bf4 <_dtoa_r+0x30c>)
 80109c8:	6018      	str	r0, [r3, #0]
 80109ca:	1e43      	subs	r3, r0, #1
 80109cc:	9300      	str	r3, [sp, #0]
 80109ce:	e7dd      	b.n	801098c <_dtoa_r+0xa4>
 80109d0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80109d4:	aa12      	add	r2, sp, #72	; 0x48
 80109d6:	a913      	add	r1, sp, #76	; 0x4c
 80109d8:	4620      	mov	r0, r4
 80109da:	f001 ff1b 	bl	8012814 <__d2b>
 80109de:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80109e2:	4683      	mov	fp, r0
 80109e4:	2d00      	cmp	r5, #0
 80109e6:	d07c      	beq.n	8010ae2 <_dtoa_r+0x1fa>
 80109e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80109ea:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80109ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80109f2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80109f6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80109fa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80109fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010a02:	4b7d      	ldr	r3, [pc, #500]	; (8010bf8 <_dtoa_r+0x310>)
 8010a04:	2200      	movs	r2, #0
 8010a06:	4630      	mov	r0, r6
 8010a08:	4639      	mov	r1, r7
 8010a0a:	f7ef fc4d 	bl	80002a8 <__aeabi_dsub>
 8010a0e:	a36e      	add	r3, pc, #440	; (adr r3, 8010bc8 <_dtoa_r+0x2e0>)
 8010a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a14:	f7ef fe00 	bl	8000618 <__aeabi_dmul>
 8010a18:	a36d      	add	r3, pc, #436	; (adr r3, 8010bd0 <_dtoa_r+0x2e8>)
 8010a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a1e:	f7ef fc45 	bl	80002ac <__adddf3>
 8010a22:	4606      	mov	r6, r0
 8010a24:	4628      	mov	r0, r5
 8010a26:	460f      	mov	r7, r1
 8010a28:	f7ef fd8c 	bl	8000544 <__aeabi_i2d>
 8010a2c:	a36a      	add	r3, pc, #424	; (adr r3, 8010bd8 <_dtoa_r+0x2f0>)
 8010a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a32:	f7ef fdf1 	bl	8000618 <__aeabi_dmul>
 8010a36:	4602      	mov	r2, r0
 8010a38:	460b      	mov	r3, r1
 8010a3a:	4630      	mov	r0, r6
 8010a3c:	4639      	mov	r1, r7
 8010a3e:	f7ef fc35 	bl	80002ac <__adddf3>
 8010a42:	4606      	mov	r6, r0
 8010a44:	460f      	mov	r7, r1
 8010a46:	f7f0 f897 	bl	8000b78 <__aeabi_d2iz>
 8010a4a:	2200      	movs	r2, #0
 8010a4c:	4682      	mov	sl, r0
 8010a4e:	2300      	movs	r3, #0
 8010a50:	4630      	mov	r0, r6
 8010a52:	4639      	mov	r1, r7
 8010a54:	f7f0 f852 	bl	8000afc <__aeabi_dcmplt>
 8010a58:	b148      	cbz	r0, 8010a6e <_dtoa_r+0x186>
 8010a5a:	4650      	mov	r0, sl
 8010a5c:	f7ef fd72 	bl	8000544 <__aeabi_i2d>
 8010a60:	4632      	mov	r2, r6
 8010a62:	463b      	mov	r3, r7
 8010a64:	f7f0 f840 	bl	8000ae8 <__aeabi_dcmpeq>
 8010a68:	b908      	cbnz	r0, 8010a6e <_dtoa_r+0x186>
 8010a6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010a6e:	f1ba 0f16 	cmp.w	sl, #22
 8010a72:	d854      	bhi.n	8010b1e <_dtoa_r+0x236>
 8010a74:	4b61      	ldr	r3, [pc, #388]	; (8010bfc <_dtoa_r+0x314>)
 8010a76:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010a82:	f7f0 f83b 	bl	8000afc <__aeabi_dcmplt>
 8010a86:	2800      	cmp	r0, #0
 8010a88:	d04b      	beq.n	8010b22 <_dtoa_r+0x23a>
 8010a8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010a8e:	2300      	movs	r3, #0
 8010a90:	930e      	str	r3, [sp, #56]	; 0x38
 8010a92:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010a94:	1b5d      	subs	r5, r3, r5
 8010a96:	1e6b      	subs	r3, r5, #1
 8010a98:	9304      	str	r3, [sp, #16]
 8010a9a:	bf43      	ittte	mi
 8010a9c:	2300      	movmi	r3, #0
 8010a9e:	f1c5 0801 	rsbmi	r8, r5, #1
 8010aa2:	9304      	strmi	r3, [sp, #16]
 8010aa4:	f04f 0800 	movpl.w	r8, #0
 8010aa8:	f1ba 0f00 	cmp.w	sl, #0
 8010aac:	db3b      	blt.n	8010b26 <_dtoa_r+0x23e>
 8010aae:	9b04      	ldr	r3, [sp, #16]
 8010ab0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8010ab4:	4453      	add	r3, sl
 8010ab6:	9304      	str	r3, [sp, #16]
 8010ab8:	2300      	movs	r3, #0
 8010aba:	9306      	str	r3, [sp, #24]
 8010abc:	9b05      	ldr	r3, [sp, #20]
 8010abe:	2b09      	cmp	r3, #9
 8010ac0:	d869      	bhi.n	8010b96 <_dtoa_r+0x2ae>
 8010ac2:	2b05      	cmp	r3, #5
 8010ac4:	bfc4      	itt	gt
 8010ac6:	3b04      	subgt	r3, #4
 8010ac8:	9305      	strgt	r3, [sp, #20]
 8010aca:	9b05      	ldr	r3, [sp, #20]
 8010acc:	f1a3 0302 	sub.w	r3, r3, #2
 8010ad0:	bfcc      	ite	gt
 8010ad2:	2500      	movgt	r5, #0
 8010ad4:	2501      	movle	r5, #1
 8010ad6:	2b03      	cmp	r3, #3
 8010ad8:	d869      	bhi.n	8010bae <_dtoa_r+0x2c6>
 8010ada:	e8df f003 	tbb	[pc, r3]
 8010ade:	4e2c      	.short	0x4e2c
 8010ae0:	5a4c      	.short	0x5a4c
 8010ae2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8010ae6:	441d      	add	r5, r3
 8010ae8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010aec:	2b20      	cmp	r3, #32
 8010aee:	bfc1      	itttt	gt
 8010af0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010af4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010af8:	fa09 f303 	lslgt.w	r3, r9, r3
 8010afc:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010b00:	bfda      	itte	le
 8010b02:	f1c3 0320 	rsble	r3, r3, #32
 8010b06:	fa06 f003 	lslle.w	r0, r6, r3
 8010b0a:	4318      	orrgt	r0, r3
 8010b0c:	f7ef fd0a 	bl	8000524 <__aeabi_ui2d>
 8010b10:	2301      	movs	r3, #1
 8010b12:	4606      	mov	r6, r0
 8010b14:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010b18:	3d01      	subs	r5, #1
 8010b1a:	9310      	str	r3, [sp, #64]	; 0x40
 8010b1c:	e771      	b.n	8010a02 <_dtoa_r+0x11a>
 8010b1e:	2301      	movs	r3, #1
 8010b20:	e7b6      	b.n	8010a90 <_dtoa_r+0x1a8>
 8010b22:	900e      	str	r0, [sp, #56]	; 0x38
 8010b24:	e7b5      	b.n	8010a92 <_dtoa_r+0x1aa>
 8010b26:	f1ca 0300 	rsb	r3, sl, #0
 8010b2a:	9306      	str	r3, [sp, #24]
 8010b2c:	2300      	movs	r3, #0
 8010b2e:	eba8 080a 	sub.w	r8, r8, sl
 8010b32:	930d      	str	r3, [sp, #52]	; 0x34
 8010b34:	e7c2      	b.n	8010abc <_dtoa_r+0x1d4>
 8010b36:	2300      	movs	r3, #0
 8010b38:	9308      	str	r3, [sp, #32]
 8010b3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	dc39      	bgt.n	8010bb4 <_dtoa_r+0x2cc>
 8010b40:	f04f 0901 	mov.w	r9, #1
 8010b44:	f8cd 9004 	str.w	r9, [sp, #4]
 8010b48:	464b      	mov	r3, r9
 8010b4a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8010b4e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010b50:	2200      	movs	r2, #0
 8010b52:	6042      	str	r2, [r0, #4]
 8010b54:	2204      	movs	r2, #4
 8010b56:	f102 0614 	add.w	r6, r2, #20
 8010b5a:	429e      	cmp	r6, r3
 8010b5c:	6841      	ldr	r1, [r0, #4]
 8010b5e:	d92f      	bls.n	8010bc0 <_dtoa_r+0x2d8>
 8010b60:	4620      	mov	r0, r4
 8010b62:	f001 fa6f 	bl	8012044 <_Balloc>
 8010b66:	9000      	str	r0, [sp, #0]
 8010b68:	2800      	cmp	r0, #0
 8010b6a:	d14b      	bne.n	8010c04 <_dtoa_r+0x31c>
 8010b6c:	4b24      	ldr	r3, [pc, #144]	; (8010c00 <_dtoa_r+0x318>)
 8010b6e:	4602      	mov	r2, r0
 8010b70:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010b74:	e6d1      	b.n	801091a <_dtoa_r+0x32>
 8010b76:	2301      	movs	r3, #1
 8010b78:	e7de      	b.n	8010b38 <_dtoa_r+0x250>
 8010b7a:	2300      	movs	r3, #0
 8010b7c:	9308      	str	r3, [sp, #32]
 8010b7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b80:	eb0a 0903 	add.w	r9, sl, r3
 8010b84:	f109 0301 	add.w	r3, r9, #1
 8010b88:	2b01      	cmp	r3, #1
 8010b8a:	9301      	str	r3, [sp, #4]
 8010b8c:	bfb8      	it	lt
 8010b8e:	2301      	movlt	r3, #1
 8010b90:	e7dd      	b.n	8010b4e <_dtoa_r+0x266>
 8010b92:	2301      	movs	r3, #1
 8010b94:	e7f2      	b.n	8010b7c <_dtoa_r+0x294>
 8010b96:	2501      	movs	r5, #1
 8010b98:	2300      	movs	r3, #0
 8010b9a:	9305      	str	r3, [sp, #20]
 8010b9c:	9508      	str	r5, [sp, #32]
 8010b9e:	f04f 39ff 	mov.w	r9, #4294967295
 8010ba2:	2200      	movs	r2, #0
 8010ba4:	f8cd 9004 	str.w	r9, [sp, #4]
 8010ba8:	2312      	movs	r3, #18
 8010baa:	9209      	str	r2, [sp, #36]	; 0x24
 8010bac:	e7cf      	b.n	8010b4e <_dtoa_r+0x266>
 8010bae:	2301      	movs	r3, #1
 8010bb0:	9308      	str	r3, [sp, #32]
 8010bb2:	e7f4      	b.n	8010b9e <_dtoa_r+0x2b6>
 8010bb4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8010bb8:	f8cd 9004 	str.w	r9, [sp, #4]
 8010bbc:	464b      	mov	r3, r9
 8010bbe:	e7c6      	b.n	8010b4e <_dtoa_r+0x266>
 8010bc0:	3101      	adds	r1, #1
 8010bc2:	6041      	str	r1, [r0, #4]
 8010bc4:	0052      	lsls	r2, r2, #1
 8010bc6:	e7c6      	b.n	8010b56 <_dtoa_r+0x26e>
 8010bc8:	636f4361 	.word	0x636f4361
 8010bcc:	3fd287a7 	.word	0x3fd287a7
 8010bd0:	8b60c8b3 	.word	0x8b60c8b3
 8010bd4:	3fc68a28 	.word	0x3fc68a28
 8010bd8:	509f79fb 	.word	0x509f79fb
 8010bdc:	3fd34413 	.word	0x3fd34413
 8010be0:	08014e35 	.word	0x08014e35
 8010be4:	08014e4c 	.word	0x08014e4c
 8010be8:	7ff00000 	.word	0x7ff00000
 8010bec:	08014e31 	.word	0x08014e31
 8010bf0:	08014e28 	.word	0x08014e28
 8010bf4:	08014da9 	.word	0x08014da9
 8010bf8:	3ff80000 	.word	0x3ff80000
 8010bfc:	08015028 	.word	0x08015028
 8010c00:	08014eab 	.word	0x08014eab
 8010c04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010c06:	9a00      	ldr	r2, [sp, #0]
 8010c08:	601a      	str	r2, [r3, #0]
 8010c0a:	9b01      	ldr	r3, [sp, #4]
 8010c0c:	2b0e      	cmp	r3, #14
 8010c0e:	f200 80ad 	bhi.w	8010d6c <_dtoa_r+0x484>
 8010c12:	2d00      	cmp	r5, #0
 8010c14:	f000 80aa 	beq.w	8010d6c <_dtoa_r+0x484>
 8010c18:	f1ba 0f00 	cmp.w	sl, #0
 8010c1c:	dd36      	ble.n	8010c8c <_dtoa_r+0x3a4>
 8010c1e:	4ac3      	ldr	r2, [pc, #780]	; (8010f2c <_dtoa_r+0x644>)
 8010c20:	f00a 030f 	and.w	r3, sl, #15
 8010c24:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010c28:	ed93 7b00 	vldr	d7, [r3]
 8010c2c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8010c30:	ea4f 172a 	mov.w	r7, sl, asr #4
 8010c34:	eeb0 8a47 	vmov.f32	s16, s14
 8010c38:	eef0 8a67 	vmov.f32	s17, s15
 8010c3c:	d016      	beq.n	8010c6c <_dtoa_r+0x384>
 8010c3e:	4bbc      	ldr	r3, [pc, #752]	; (8010f30 <_dtoa_r+0x648>)
 8010c40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010c44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010c48:	f7ef fe10 	bl	800086c <__aeabi_ddiv>
 8010c4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010c50:	f007 070f 	and.w	r7, r7, #15
 8010c54:	2503      	movs	r5, #3
 8010c56:	4eb6      	ldr	r6, [pc, #728]	; (8010f30 <_dtoa_r+0x648>)
 8010c58:	b957      	cbnz	r7, 8010c70 <_dtoa_r+0x388>
 8010c5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010c5e:	ec53 2b18 	vmov	r2, r3, d8
 8010c62:	f7ef fe03 	bl	800086c <__aeabi_ddiv>
 8010c66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010c6a:	e029      	b.n	8010cc0 <_dtoa_r+0x3d8>
 8010c6c:	2502      	movs	r5, #2
 8010c6e:	e7f2      	b.n	8010c56 <_dtoa_r+0x36e>
 8010c70:	07f9      	lsls	r1, r7, #31
 8010c72:	d508      	bpl.n	8010c86 <_dtoa_r+0x39e>
 8010c74:	ec51 0b18 	vmov	r0, r1, d8
 8010c78:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010c7c:	f7ef fccc 	bl	8000618 <__aeabi_dmul>
 8010c80:	ec41 0b18 	vmov	d8, r0, r1
 8010c84:	3501      	adds	r5, #1
 8010c86:	107f      	asrs	r7, r7, #1
 8010c88:	3608      	adds	r6, #8
 8010c8a:	e7e5      	b.n	8010c58 <_dtoa_r+0x370>
 8010c8c:	f000 80a6 	beq.w	8010ddc <_dtoa_r+0x4f4>
 8010c90:	f1ca 0600 	rsb	r6, sl, #0
 8010c94:	4ba5      	ldr	r3, [pc, #660]	; (8010f2c <_dtoa_r+0x644>)
 8010c96:	4fa6      	ldr	r7, [pc, #664]	; (8010f30 <_dtoa_r+0x648>)
 8010c98:	f006 020f 	and.w	r2, r6, #15
 8010c9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ca4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010ca8:	f7ef fcb6 	bl	8000618 <__aeabi_dmul>
 8010cac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010cb0:	1136      	asrs	r6, r6, #4
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	2502      	movs	r5, #2
 8010cb6:	2e00      	cmp	r6, #0
 8010cb8:	f040 8085 	bne.w	8010dc6 <_dtoa_r+0x4de>
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d1d2      	bne.n	8010c66 <_dtoa_r+0x37e>
 8010cc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	f000 808c 	beq.w	8010de0 <_dtoa_r+0x4f8>
 8010cc8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010ccc:	4b99      	ldr	r3, [pc, #612]	; (8010f34 <_dtoa_r+0x64c>)
 8010cce:	2200      	movs	r2, #0
 8010cd0:	4630      	mov	r0, r6
 8010cd2:	4639      	mov	r1, r7
 8010cd4:	f7ef ff12 	bl	8000afc <__aeabi_dcmplt>
 8010cd8:	2800      	cmp	r0, #0
 8010cda:	f000 8081 	beq.w	8010de0 <_dtoa_r+0x4f8>
 8010cde:	9b01      	ldr	r3, [sp, #4]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d07d      	beq.n	8010de0 <_dtoa_r+0x4f8>
 8010ce4:	f1b9 0f00 	cmp.w	r9, #0
 8010ce8:	dd3c      	ble.n	8010d64 <_dtoa_r+0x47c>
 8010cea:	f10a 33ff 	add.w	r3, sl, #4294967295
 8010cee:	9307      	str	r3, [sp, #28]
 8010cf0:	2200      	movs	r2, #0
 8010cf2:	4b91      	ldr	r3, [pc, #580]	; (8010f38 <_dtoa_r+0x650>)
 8010cf4:	4630      	mov	r0, r6
 8010cf6:	4639      	mov	r1, r7
 8010cf8:	f7ef fc8e 	bl	8000618 <__aeabi_dmul>
 8010cfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010d00:	3501      	adds	r5, #1
 8010d02:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8010d06:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010d0a:	4628      	mov	r0, r5
 8010d0c:	f7ef fc1a 	bl	8000544 <__aeabi_i2d>
 8010d10:	4632      	mov	r2, r6
 8010d12:	463b      	mov	r3, r7
 8010d14:	f7ef fc80 	bl	8000618 <__aeabi_dmul>
 8010d18:	4b88      	ldr	r3, [pc, #544]	; (8010f3c <_dtoa_r+0x654>)
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	f7ef fac6 	bl	80002ac <__adddf3>
 8010d20:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8010d24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010d28:	9303      	str	r3, [sp, #12]
 8010d2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d15c      	bne.n	8010dea <_dtoa_r+0x502>
 8010d30:	4b83      	ldr	r3, [pc, #524]	; (8010f40 <_dtoa_r+0x658>)
 8010d32:	2200      	movs	r2, #0
 8010d34:	4630      	mov	r0, r6
 8010d36:	4639      	mov	r1, r7
 8010d38:	f7ef fab6 	bl	80002a8 <__aeabi_dsub>
 8010d3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010d40:	4606      	mov	r6, r0
 8010d42:	460f      	mov	r7, r1
 8010d44:	f7ef fef8 	bl	8000b38 <__aeabi_dcmpgt>
 8010d48:	2800      	cmp	r0, #0
 8010d4a:	f040 8296 	bne.w	801127a <_dtoa_r+0x992>
 8010d4e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8010d52:	4630      	mov	r0, r6
 8010d54:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010d58:	4639      	mov	r1, r7
 8010d5a:	f7ef fecf 	bl	8000afc <__aeabi_dcmplt>
 8010d5e:	2800      	cmp	r0, #0
 8010d60:	f040 8288 	bne.w	8011274 <_dtoa_r+0x98c>
 8010d64:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010d68:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010d6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	f2c0 8158 	blt.w	8011024 <_dtoa_r+0x73c>
 8010d74:	f1ba 0f0e 	cmp.w	sl, #14
 8010d78:	f300 8154 	bgt.w	8011024 <_dtoa_r+0x73c>
 8010d7c:	4b6b      	ldr	r3, [pc, #428]	; (8010f2c <_dtoa_r+0x644>)
 8010d7e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010d82:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010d86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	f280 80e3 	bge.w	8010f54 <_dtoa_r+0x66c>
 8010d8e:	9b01      	ldr	r3, [sp, #4]
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	f300 80df 	bgt.w	8010f54 <_dtoa_r+0x66c>
 8010d96:	f040 826d 	bne.w	8011274 <_dtoa_r+0x98c>
 8010d9a:	4b69      	ldr	r3, [pc, #420]	; (8010f40 <_dtoa_r+0x658>)
 8010d9c:	2200      	movs	r2, #0
 8010d9e:	4640      	mov	r0, r8
 8010da0:	4649      	mov	r1, r9
 8010da2:	f7ef fc39 	bl	8000618 <__aeabi_dmul>
 8010da6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010daa:	f7ef febb 	bl	8000b24 <__aeabi_dcmpge>
 8010dae:	9e01      	ldr	r6, [sp, #4]
 8010db0:	4637      	mov	r7, r6
 8010db2:	2800      	cmp	r0, #0
 8010db4:	f040 8243 	bne.w	801123e <_dtoa_r+0x956>
 8010db8:	9d00      	ldr	r5, [sp, #0]
 8010dba:	2331      	movs	r3, #49	; 0x31
 8010dbc:	f805 3b01 	strb.w	r3, [r5], #1
 8010dc0:	f10a 0a01 	add.w	sl, sl, #1
 8010dc4:	e23f      	b.n	8011246 <_dtoa_r+0x95e>
 8010dc6:	07f2      	lsls	r2, r6, #31
 8010dc8:	d505      	bpl.n	8010dd6 <_dtoa_r+0x4ee>
 8010dca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010dce:	f7ef fc23 	bl	8000618 <__aeabi_dmul>
 8010dd2:	3501      	adds	r5, #1
 8010dd4:	2301      	movs	r3, #1
 8010dd6:	1076      	asrs	r6, r6, #1
 8010dd8:	3708      	adds	r7, #8
 8010dda:	e76c      	b.n	8010cb6 <_dtoa_r+0x3ce>
 8010ddc:	2502      	movs	r5, #2
 8010dde:	e76f      	b.n	8010cc0 <_dtoa_r+0x3d8>
 8010de0:	9b01      	ldr	r3, [sp, #4]
 8010de2:	f8cd a01c 	str.w	sl, [sp, #28]
 8010de6:	930c      	str	r3, [sp, #48]	; 0x30
 8010de8:	e78d      	b.n	8010d06 <_dtoa_r+0x41e>
 8010dea:	9900      	ldr	r1, [sp, #0]
 8010dec:	980c      	ldr	r0, [sp, #48]	; 0x30
 8010dee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010df0:	4b4e      	ldr	r3, [pc, #312]	; (8010f2c <_dtoa_r+0x644>)
 8010df2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010df6:	4401      	add	r1, r0
 8010df8:	9102      	str	r1, [sp, #8]
 8010dfa:	9908      	ldr	r1, [sp, #32]
 8010dfc:	eeb0 8a47 	vmov.f32	s16, s14
 8010e00:	eef0 8a67 	vmov.f32	s17, s15
 8010e04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010e08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010e0c:	2900      	cmp	r1, #0
 8010e0e:	d045      	beq.n	8010e9c <_dtoa_r+0x5b4>
 8010e10:	494c      	ldr	r1, [pc, #304]	; (8010f44 <_dtoa_r+0x65c>)
 8010e12:	2000      	movs	r0, #0
 8010e14:	f7ef fd2a 	bl	800086c <__aeabi_ddiv>
 8010e18:	ec53 2b18 	vmov	r2, r3, d8
 8010e1c:	f7ef fa44 	bl	80002a8 <__aeabi_dsub>
 8010e20:	9d00      	ldr	r5, [sp, #0]
 8010e22:	ec41 0b18 	vmov	d8, r0, r1
 8010e26:	4639      	mov	r1, r7
 8010e28:	4630      	mov	r0, r6
 8010e2a:	f7ef fea5 	bl	8000b78 <__aeabi_d2iz>
 8010e2e:	900c      	str	r0, [sp, #48]	; 0x30
 8010e30:	f7ef fb88 	bl	8000544 <__aeabi_i2d>
 8010e34:	4602      	mov	r2, r0
 8010e36:	460b      	mov	r3, r1
 8010e38:	4630      	mov	r0, r6
 8010e3a:	4639      	mov	r1, r7
 8010e3c:	f7ef fa34 	bl	80002a8 <__aeabi_dsub>
 8010e40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010e42:	3330      	adds	r3, #48	; 0x30
 8010e44:	f805 3b01 	strb.w	r3, [r5], #1
 8010e48:	ec53 2b18 	vmov	r2, r3, d8
 8010e4c:	4606      	mov	r6, r0
 8010e4e:	460f      	mov	r7, r1
 8010e50:	f7ef fe54 	bl	8000afc <__aeabi_dcmplt>
 8010e54:	2800      	cmp	r0, #0
 8010e56:	d165      	bne.n	8010f24 <_dtoa_r+0x63c>
 8010e58:	4632      	mov	r2, r6
 8010e5a:	463b      	mov	r3, r7
 8010e5c:	4935      	ldr	r1, [pc, #212]	; (8010f34 <_dtoa_r+0x64c>)
 8010e5e:	2000      	movs	r0, #0
 8010e60:	f7ef fa22 	bl	80002a8 <__aeabi_dsub>
 8010e64:	ec53 2b18 	vmov	r2, r3, d8
 8010e68:	f7ef fe48 	bl	8000afc <__aeabi_dcmplt>
 8010e6c:	2800      	cmp	r0, #0
 8010e6e:	f040 80b9 	bne.w	8010fe4 <_dtoa_r+0x6fc>
 8010e72:	9b02      	ldr	r3, [sp, #8]
 8010e74:	429d      	cmp	r5, r3
 8010e76:	f43f af75 	beq.w	8010d64 <_dtoa_r+0x47c>
 8010e7a:	4b2f      	ldr	r3, [pc, #188]	; (8010f38 <_dtoa_r+0x650>)
 8010e7c:	ec51 0b18 	vmov	r0, r1, d8
 8010e80:	2200      	movs	r2, #0
 8010e82:	f7ef fbc9 	bl	8000618 <__aeabi_dmul>
 8010e86:	4b2c      	ldr	r3, [pc, #176]	; (8010f38 <_dtoa_r+0x650>)
 8010e88:	ec41 0b18 	vmov	d8, r0, r1
 8010e8c:	2200      	movs	r2, #0
 8010e8e:	4630      	mov	r0, r6
 8010e90:	4639      	mov	r1, r7
 8010e92:	f7ef fbc1 	bl	8000618 <__aeabi_dmul>
 8010e96:	4606      	mov	r6, r0
 8010e98:	460f      	mov	r7, r1
 8010e9a:	e7c4      	b.n	8010e26 <_dtoa_r+0x53e>
 8010e9c:	ec51 0b17 	vmov	r0, r1, d7
 8010ea0:	f7ef fbba 	bl	8000618 <__aeabi_dmul>
 8010ea4:	9b02      	ldr	r3, [sp, #8]
 8010ea6:	9d00      	ldr	r5, [sp, #0]
 8010ea8:	930c      	str	r3, [sp, #48]	; 0x30
 8010eaa:	ec41 0b18 	vmov	d8, r0, r1
 8010eae:	4639      	mov	r1, r7
 8010eb0:	4630      	mov	r0, r6
 8010eb2:	f7ef fe61 	bl	8000b78 <__aeabi_d2iz>
 8010eb6:	9011      	str	r0, [sp, #68]	; 0x44
 8010eb8:	f7ef fb44 	bl	8000544 <__aeabi_i2d>
 8010ebc:	4602      	mov	r2, r0
 8010ebe:	460b      	mov	r3, r1
 8010ec0:	4630      	mov	r0, r6
 8010ec2:	4639      	mov	r1, r7
 8010ec4:	f7ef f9f0 	bl	80002a8 <__aeabi_dsub>
 8010ec8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010eca:	3330      	adds	r3, #48	; 0x30
 8010ecc:	f805 3b01 	strb.w	r3, [r5], #1
 8010ed0:	9b02      	ldr	r3, [sp, #8]
 8010ed2:	429d      	cmp	r5, r3
 8010ed4:	4606      	mov	r6, r0
 8010ed6:	460f      	mov	r7, r1
 8010ed8:	f04f 0200 	mov.w	r2, #0
 8010edc:	d134      	bne.n	8010f48 <_dtoa_r+0x660>
 8010ede:	4b19      	ldr	r3, [pc, #100]	; (8010f44 <_dtoa_r+0x65c>)
 8010ee0:	ec51 0b18 	vmov	r0, r1, d8
 8010ee4:	f7ef f9e2 	bl	80002ac <__adddf3>
 8010ee8:	4602      	mov	r2, r0
 8010eea:	460b      	mov	r3, r1
 8010eec:	4630      	mov	r0, r6
 8010eee:	4639      	mov	r1, r7
 8010ef0:	f7ef fe22 	bl	8000b38 <__aeabi_dcmpgt>
 8010ef4:	2800      	cmp	r0, #0
 8010ef6:	d175      	bne.n	8010fe4 <_dtoa_r+0x6fc>
 8010ef8:	ec53 2b18 	vmov	r2, r3, d8
 8010efc:	4911      	ldr	r1, [pc, #68]	; (8010f44 <_dtoa_r+0x65c>)
 8010efe:	2000      	movs	r0, #0
 8010f00:	f7ef f9d2 	bl	80002a8 <__aeabi_dsub>
 8010f04:	4602      	mov	r2, r0
 8010f06:	460b      	mov	r3, r1
 8010f08:	4630      	mov	r0, r6
 8010f0a:	4639      	mov	r1, r7
 8010f0c:	f7ef fdf6 	bl	8000afc <__aeabi_dcmplt>
 8010f10:	2800      	cmp	r0, #0
 8010f12:	f43f af27 	beq.w	8010d64 <_dtoa_r+0x47c>
 8010f16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010f18:	1e6b      	subs	r3, r5, #1
 8010f1a:	930c      	str	r3, [sp, #48]	; 0x30
 8010f1c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010f20:	2b30      	cmp	r3, #48	; 0x30
 8010f22:	d0f8      	beq.n	8010f16 <_dtoa_r+0x62e>
 8010f24:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8010f28:	e04a      	b.n	8010fc0 <_dtoa_r+0x6d8>
 8010f2a:	bf00      	nop
 8010f2c:	08015028 	.word	0x08015028
 8010f30:	08015000 	.word	0x08015000
 8010f34:	3ff00000 	.word	0x3ff00000
 8010f38:	40240000 	.word	0x40240000
 8010f3c:	401c0000 	.word	0x401c0000
 8010f40:	40140000 	.word	0x40140000
 8010f44:	3fe00000 	.word	0x3fe00000
 8010f48:	4baf      	ldr	r3, [pc, #700]	; (8011208 <_dtoa_r+0x920>)
 8010f4a:	f7ef fb65 	bl	8000618 <__aeabi_dmul>
 8010f4e:	4606      	mov	r6, r0
 8010f50:	460f      	mov	r7, r1
 8010f52:	e7ac      	b.n	8010eae <_dtoa_r+0x5c6>
 8010f54:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8010f58:	9d00      	ldr	r5, [sp, #0]
 8010f5a:	4642      	mov	r2, r8
 8010f5c:	464b      	mov	r3, r9
 8010f5e:	4630      	mov	r0, r6
 8010f60:	4639      	mov	r1, r7
 8010f62:	f7ef fc83 	bl	800086c <__aeabi_ddiv>
 8010f66:	f7ef fe07 	bl	8000b78 <__aeabi_d2iz>
 8010f6a:	9002      	str	r0, [sp, #8]
 8010f6c:	f7ef faea 	bl	8000544 <__aeabi_i2d>
 8010f70:	4642      	mov	r2, r8
 8010f72:	464b      	mov	r3, r9
 8010f74:	f7ef fb50 	bl	8000618 <__aeabi_dmul>
 8010f78:	4602      	mov	r2, r0
 8010f7a:	460b      	mov	r3, r1
 8010f7c:	4630      	mov	r0, r6
 8010f7e:	4639      	mov	r1, r7
 8010f80:	f7ef f992 	bl	80002a8 <__aeabi_dsub>
 8010f84:	9e02      	ldr	r6, [sp, #8]
 8010f86:	9f01      	ldr	r7, [sp, #4]
 8010f88:	3630      	adds	r6, #48	; 0x30
 8010f8a:	f805 6b01 	strb.w	r6, [r5], #1
 8010f8e:	9e00      	ldr	r6, [sp, #0]
 8010f90:	1bae      	subs	r6, r5, r6
 8010f92:	42b7      	cmp	r7, r6
 8010f94:	4602      	mov	r2, r0
 8010f96:	460b      	mov	r3, r1
 8010f98:	d137      	bne.n	801100a <_dtoa_r+0x722>
 8010f9a:	f7ef f987 	bl	80002ac <__adddf3>
 8010f9e:	4642      	mov	r2, r8
 8010fa0:	464b      	mov	r3, r9
 8010fa2:	4606      	mov	r6, r0
 8010fa4:	460f      	mov	r7, r1
 8010fa6:	f7ef fdc7 	bl	8000b38 <__aeabi_dcmpgt>
 8010faa:	b9c8      	cbnz	r0, 8010fe0 <_dtoa_r+0x6f8>
 8010fac:	4642      	mov	r2, r8
 8010fae:	464b      	mov	r3, r9
 8010fb0:	4630      	mov	r0, r6
 8010fb2:	4639      	mov	r1, r7
 8010fb4:	f7ef fd98 	bl	8000ae8 <__aeabi_dcmpeq>
 8010fb8:	b110      	cbz	r0, 8010fc0 <_dtoa_r+0x6d8>
 8010fba:	9b02      	ldr	r3, [sp, #8]
 8010fbc:	07d9      	lsls	r1, r3, #31
 8010fbe:	d40f      	bmi.n	8010fe0 <_dtoa_r+0x6f8>
 8010fc0:	4620      	mov	r0, r4
 8010fc2:	4659      	mov	r1, fp
 8010fc4:	f001 f87e 	bl	80120c4 <_Bfree>
 8010fc8:	2300      	movs	r3, #0
 8010fca:	702b      	strb	r3, [r5, #0]
 8010fcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010fce:	f10a 0001 	add.w	r0, sl, #1
 8010fd2:	6018      	str	r0, [r3, #0]
 8010fd4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	f43f acd8 	beq.w	801098c <_dtoa_r+0xa4>
 8010fdc:	601d      	str	r5, [r3, #0]
 8010fde:	e4d5      	b.n	801098c <_dtoa_r+0xa4>
 8010fe0:	f8cd a01c 	str.w	sl, [sp, #28]
 8010fe4:	462b      	mov	r3, r5
 8010fe6:	461d      	mov	r5, r3
 8010fe8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010fec:	2a39      	cmp	r2, #57	; 0x39
 8010fee:	d108      	bne.n	8011002 <_dtoa_r+0x71a>
 8010ff0:	9a00      	ldr	r2, [sp, #0]
 8010ff2:	429a      	cmp	r2, r3
 8010ff4:	d1f7      	bne.n	8010fe6 <_dtoa_r+0x6fe>
 8010ff6:	9a07      	ldr	r2, [sp, #28]
 8010ff8:	9900      	ldr	r1, [sp, #0]
 8010ffa:	3201      	adds	r2, #1
 8010ffc:	9207      	str	r2, [sp, #28]
 8010ffe:	2230      	movs	r2, #48	; 0x30
 8011000:	700a      	strb	r2, [r1, #0]
 8011002:	781a      	ldrb	r2, [r3, #0]
 8011004:	3201      	adds	r2, #1
 8011006:	701a      	strb	r2, [r3, #0]
 8011008:	e78c      	b.n	8010f24 <_dtoa_r+0x63c>
 801100a:	4b7f      	ldr	r3, [pc, #508]	; (8011208 <_dtoa_r+0x920>)
 801100c:	2200      	movs	r2, #0
 801100e:	f7ef fb03 	bl	8000618 <__aeabi_dmul>
 8011012:	2200      	movs	r2, #0
 8011014:	2300      	movs	r3, #0
 8011016:	4606      	mov	r6, r0
 8011018:	460f      	mov	r7, r1
 801101a:	f7ef fd65 	bl	8000ae8 <__aeabi_dcmpeq>
 801101e:	2800      	cmp	r0, #0
 8011020:	d09b      	beq.n	8010f5a <_dtoa_r+0x672>
 8011022:	e7cd      	b.n	8010fc0 <_dtoa_r+0x6d8>
 8011024:	9a08      	ldr	r2, [sp, #32]
 8011026:	2a00      	cmp	r2, #0
 8011028:	f000 80c4 	beq.w	80111b4 <_dtoa_r+0x8cc>
 801102c:	9a05      	ldr	r2, [sp, #20]
 801102e:	2a01      	cmp	r2, #1
 8011030:	f300 80a8 	bgt.w	8011184 <_dtoa_r+0x89c>
 8011034:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011036:	2a00      	cmp	r2, #0
 8011038:	f000 80a0 	beq.w	801117c <_dtoa_r+0x894>
 801103c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011040:	9e06      	ldr	r6, [sp, #24]
 8011042:	4645      	mov	r5, r8
 8011044:	9a04      	ldr	r2, [sp, #16]
 8011046:	2101      	movs	r1, #1
 8011048:	441a      	add	r2, r3
 801104a:	4620      	mov	r0, r4
 801104c:	4498      	add	r8, r3
 801104e:	9204      	str	r2, [sp, #16]
 8011050:	f001 f93e 	bl	80122d0 <__i2b>
 8011054:	4607      	mov	r7, r0
 8011056:	2d00      	cmp	r5, #0
 8011058:	dd0b      	ble.n	8011072 <_dtoa_r+0x78a>
 801105a:	9b04      	ldr	r3, [sp, #16]
 801105c:	2b00      	cmp	r3, #0
 801105e:	dd08      	ble.n	8011072 <_dtoa_r+0x78a>
 8011060:	42ab      	cmp	r3, r5
 8011062:	9a04      	ldr	r2, [sp, #16]
 8011064:	bfa8      	it	ge
 8011066:	462b      	movge	r3, r5
 8011068:	eba8 0803 	sub.w	r8, r8, r3
 801106c:	1aed      	subs	r5, r5, r3
 801106e:	1ad3      	subs	r3, r2, r3
 8011070:	9304      	str	r3, [sp, #16]
 8011072:	9b06      	ldr	r3, [sp, #24]
 8011074:	b1fb      	cbz	r3, 80110b6 <_dtoa_r+0x7ce>
 8011076:	9b08      	ldr	r3, [sp, #32]
 8011078:	2b00      	cmp	r3, #0
 801107a:	f000 809f 	beq.w	80111bc <_dtoa_r+0x8d4>
 801107e:	2e00      	cmp	r6, #0
 8011080:	dd11      	ble.n	80110a6 <_dtoa_r+0x7be>
 8011082:	4639      	mov	r1, r7
 8011084:	4632      	mov	r2, r6
 8011086:	4620      	mov	r0, r4
 8011088:	f001 f9de 	bl	8012448 <__pow5mult>
 801108c:	465a      	mov	r2, fp
 801108e:	4601      	mov	r1, r0
 8011090:	4607      	mov	r7, r0
 8011092:	4620      	mov	r0, r4
 8011094:	f001 f932 	bl	80122fc <__multiply>
 8011098:	4659      	mov	r1, fp
 801109a:	9007      	str	r0, [sp, #28]
 801109c:	4620      	mov	r0, r4
 801109e:	f001 f811 	bl	80120c4 <_Bfree>
 80110a2:	9b07      	ldr	r3, [sp, #28]
 80110a4:	469b      	mov	fp, r3
 80110a6:	9b06      	ldr	r3, [sp, #24]
 80110a8:	1b9a      	subs	r2, r3, r6
 80110aa:	d004      	beq.n	80110b6 <_dtoa_r+0x7ce>
 80110ac:	4659      	mov	r1, fp
 80110ae:	4620      	mov	r0, r4
 80110b0:	f001 f9ca 	bl	8012448 <__pow5mult>
 80110b4:	4683      	mov	fp, r0
 80110b6:	2101      	movs	r1, #1
 80110b8:	4620      	mov	r0, r4
 80110ba:	f001 f909 	bl	80122d0 <__i2b>
 80110be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	4606      	mov	r6, r0
 80110c4:	dd7c      	ble.n	80111c0 <_dtoa_r+0x8d8>
 80110c6:	461a      	mov	r2, r3
 80110c8:	4601      	mov	r1, r0
 80110ca:	4620      	mov	r0, r4
 80110cc:	f001 f9bc 	bl	8012448 <__pow5mult>
 80110d0:	9b05      	ldr	r3, [sp, #20]
 80110d2:	2b01      	cmp	r3, #1
 80110d4:	4606      	mov	r6, r0
 80110d6:	dd76      	ble.n	80111c6 <_dtoa_r+0x8de>
 80110d8:	2300      	movs	r3, #0
 80110da:	9306      	str	r3, [sp, #24]
 80110dc:	6933      	ldr	r3, [r6, #16]
 80110de:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80110e2:	6918      	ldr	r0, [r3, #16]
 80110e4:	f001 f8a4 	bl	8012230 <__hi0bits>
 80110e8:	f1c0 0020 	rsb	r0, r0, #32
 80110ec:	9b04      	ldr	r3, [sp, #16]
 80110ee:	4418      	add	r0, r3
 80110f0:	f010 001f 	ands.w	r0, r0, #31
 80110f4:	f000 8086 	beq.w	8011204 <_dtoa_r+0x91c>
 80110f8:	f1c0 0320 	rsb	r3, r0, #32
 80110fc:	2b04      	cmp	r3, #4
 80110fe:	dd7f      	ble.n	8011200 <_dtoa_r+0x918>
 8011100:	f1c0 001c 	rsb	r0, r0, #28
 8011104:	9b04      	ldr	r3, [sp, #16]
 8011106:	4403      	add	r3, r0
 8011108:	4480      	add	r8, r0
 801110a:	4405      	add	r5, r0
 801110c:	9304      	str	r3, [sp, #16]
 801110e:	f1b8 0f00 	cmp.w	r8, #0
 8011112:	dd05      	ble.n	8011120 <_dtoa_r+0x838>
 8011114:	4659      	mov	r1, fp
 8011116:	4642      	mov	r2, r8
 8011118:	4620      	mov	r0, r4
 801111a:	f001 f9ef 	bl	80124fc <__lshift>
 801111e:	4683      	mov	fp, r0
 8011120:	9b04      	ldr	r3, [sp, #16]
 8011122:	2b00      	cmp	r3, #0
 8011124:	dd05      	ble.n	8011132 <_dtoa_r+0x84a>
 8011126:	4631      	mov	r1, r6
 8011128:	461a      	mov	r2, r3
 801112a:	4620      	mov	r0, r4
 801112c:	f001 f9e6 	bl	80124fc <__lshift>
 8011130:	4606      	mov	r6, r0
 8011132:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011134:	2b00      	cmp	r3, #0
 8011136:	d069      	beq.n	801120c <_dtoa_r+0x924>
 8011138:	4631      	mov	r1, r6
 801113a:	4658      	mov	r0, fp
 801113c:	f001 fa4a 	bl	80125d4 <__mcmp>
 8011140:	2800      	cmp	r0, #0
 8011142:	da63      	bge.n	801120c <_dtoa_r+0x924>
 8011144:	2300      	movs	r3, #0
 8011146:	4659      	mov	r1, fp
 8011148:	220a      	movs	r2, #10
 801114a:	4620      	mov	r0, r4
 801114c:	f000 ffdc 	bl	8012108 <__multadd>
 8011150:	9b08      	ldr	r3, [sp, #32]
 8011152:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011156:	4683      	mov	fp, r0
 8011158:	2b00      	cmp	r3, #0
 801115a:	f000 818f 	beq.w	801147c <_dtoa_r+0xb94>
 801115e:	4639      	mov	r1, r7
 8011160:	2300      	movs	r3, #0
 8011162:	220a      	movs	r2, #10
 8011164:	4620      	mov	r0, r4
 8011166:	f000 ffcf 	bl	8012108 <__multadd>
 801116a:	f1b9 0f00 	cmp.w	r9, #0
 801116e:	4607      	mov	r7, r0
 8011170:	f300 808e 	bgt.w	8011290 <_dtoa_r+0x9a8>
 8011174:	9b05      	ldr	r3, [sp, #20]
 8011176:	2b02      	cmp	r3, #2
 8011178:	dc50      	bgt.n	801121c <_dtoa_r+0x934>
 801117a:	e089      	b.n	8011290 <_dtoa_r+0x9a8>
 801117c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801117e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011182:	e75d      	b.n	8011040 <_dtoa_r+0x758>
 8011184:	9b01      	ldr	r3, [sp, #4]
 8011186:	1e5e      	subs	r6, r3, #1
 8011188:	9b06      	ldr	r3, [sp, #24]
 801118a:	42b3      	cmp	r3, r6
 801118c:	bfbf      	itttt	lt
 801118e:	9b06      	ldrlt	r3, [sp, #24]
 8011190:	9606      	strlt	r6, [sp, #24]
 8011192:	1af2      	sublt	r2, r6, r3
 8011194:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8011196:	bfb6      	itet	lt
 8011198:	189b      	addlt	r3, r3, r2
 801119a:	1b9e      	subge	r6, r3, r6
 801119c:	930d      	strlt	r3, [sp, #52]	; 0x34
 801119e:	9b01      	ldr	r3, [sp, #4]
 80111a0:	bfb8      	it	lt
 80111a2:	2600      	movlt	r6, #0
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	bfb5      	itete	lt
 80111a8:	eba8 0503 	sublt.w	r5, r8, r3
 80111ac:	9b01      	ldrge	r3, [sp, #4]
 80111ae:	2300      	movlt	r3, #0
 80111b0:	4645      	movge	r5, r8
 80111b2:	e747      	b.n	8011044 <_dtoa_r+0x75c>
 80111b4:	9e06      	ldr	r6, [sp, #24]
 80111b6:	9f08      	ldr	r7, [sp, #32]
 80111b8:	4645      	mov	r5, r8
 80111ba:	e74c      	b.n	8011056 <_dtoa_r+0x76e>
 80111bc:	9a06      	ldr	r2, [sp, #24]
 80111be:	e775      	b.n	80110ac <_dtoa_r+0x7c4>
 80111c0:	9b05      	ldr	r3, [sp, #20]
 80111c2:	2b01      	cmp	r3, #1
 80111c4:	dc18      	bgt.n	80111f8 <_dtoa_r+0x910>
 80111c6:	9b02      	ldr	r3, [sp, #8]
 80111c8:	b9b3      	cbnz	r3, 80111f8 <_dtoa_r+0x910>
 80111ca:	9b03      	ldr	r3, [sp, #12]
 80111cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80111d0:	b9a3      	cbnz	r3, 80111fc <_dtoa_r+0x914>
 80111d2:	9b03      	ldr	r3, [sp, #12]
 80111d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80111d8:	0d1b      	lsrs	r3, r3, #20
 80111da:	051b      	lsls	r3, r3, #20
 80111dc:	b12b      	cbz	r3, 80111ea <_dtoa_r+0x902>
 80111de:	9b04      	ldr	r3, [sp, #16]
 80111e0:	3301      	adds	r3, #1
 80111e2:	9304      	str	r3, [sp, #16]
 80111e4:	f108 0801 	add.w	r8, r8, #1
 80111e8:	2301      	movs	r3, #1
 80111ea:	9306      	str	r3, [sp, #24]
 80111ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	f47f af74 	bne.w	80110dc <_dtoa_r+0x7f4>
 80111f4:	2001      	movs	r0, #1
 80111f6:	e779      	b.n	80110ec <_dtoa_r+0x804>
 80111f8:	2300      	movs	r3, #0
 80111fa:	e7f6      	b.n	80111ea <_dtoa_r+0x902>
 80111fc:	9b02      	ldr	r3, [sp, #8]
 80111fe:	e7f4      	b.n	80111ea <_dtoa_r+0x902>
 8011200:	d085      	beq.n	801110e <_dtoa_r+0x826>
 8011202:	4618      	mov	r0, r3
 8011204:	301c      	adds	r0, #28
 8011206:	e77d      	b.n	8011104 <_dtoa_r+0x81c>
 8011208:	40240000 	.word	0x40240000
 801120c:	9b01      	ldr	r3, [sp, #4]
 801120e:	2b00      	cmp	r3, #0
 8011210:	dc38      	bgt.n	8011284 <_dtoa_r+0x99c>
 8011212:	9b05      	ldr	r3, [sp, #20]
 8011214:	2b02      	cmp	r3, #2
 8011216:	dd35      	ble.n	8011284 <_dtoa_r+0x99c>
 8011218:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801121c:	f1b9 0f00 	cmp.w	r9, #0
 8011220:	d10d      	bne.n	801123e <_dtoa_r+0x956>
 8011222:	4631      	mov	r1, r6
 8011224:	464b      	mov	r3, r9
 8011226:	2205      	movs	r2, #5
 8011228:	4620      	mov	r0, r4
 801122a:	f000 ff6d 	bl	8012108 <__multadd>
 801122e:	4601      	mov	r1, r0
 8011230:	4606      	mov	r6, r0
 8011232:	4658      	mov	r0, fp
 8011234:	f001 f9ce 	bl	80125d4 <__mcmp>
 8011238:	2800      	cmp	r0, #0
 801123a:	f73f adbd 	bgt.w	8010db8 <_dtoa_r+0x4d0>
 801123e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011240:	9d00      	ldr	r5, [sp, #0]
 8011242:	ea6f 0a03 	mvn.w	sl, r3
 8011246:	f04f 0800 	mov.w	r8, #0
 801124a:	4631      	mov	r1, r6
 801124c:	4620      	mov	r0, r4
 801124e:	f000 ff39 	bl	80120c4 <_Bfree>
 8011252:	2f00      	cmp	r7, #0
 8011254:	f43f aeb4 	beq.w	8010fc0 <_dtoa_r+0x6d8>
 8011258:	f1b8 0f00 	cmp.w	r8, #0
 801125c:	d005      	beq.n	801126a <_dtoa_r+0x982>
 801125e:	45b8      	cmp	r8, r7
 8011260:	d003      	beq.n	801126a <_dtoa_r+0x982>
 8011262:	4641      	mov	r1, r8
 8011264:	4620      	mov	r0, r4
 8011266:	f000 ff2d 	bl	80120c4 <_Bfree>
 801126a:	4639      	mov	r1, r7
 801126c:	4620      	mov	r0, r4
 801126e:	f000 ff29 	bl	80120c4 <_Bfree>
 8011272:	e6a5      	b.n	8010fc0 <_dtoa_r+0x6d8>
 8011274:	2600      	movs	r6, #0
 8011276:	4637      	mov	r7, r6
 8011278:	e7e1      	b.n	801123e <_dtoa_r+0x956>
 801127a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801127c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8011280:	4637      	mov	r7, r6
 8011282:	e599      	b.n	8010db8 <_dtoa_r+0x4d0>
 8011284:	9b08      	ldr	r3, [sp, #32]
 8011286:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801128a:	2b00      	cmp	r3, #0
 801128c:	f000 80fd 	beq.w	801148a <_dtoa_r+0xba2>
 8011290:	2d00      	cmp	r5, #0
 8011292:	dd05      	ble.n	80112a0 <_dtoa_r+0x9b8>
 8011294:	4639      	mov	r1, r7
 8011296:	462a      	mov	r2, r5
 8011298:	4620      	mov	r0, r4
 801129a:	f001 f92f 	bl	80124fc <__lshift>
 801129e:	4607      	mov	r7, r0
 80112a0:	9b06      	ldr	r3, [sp, #24]
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d05c      	beq.n	8011360 <_dtoa_r+0xa78>
 80112a6:	6879      	ldr	r1, [r7, #4]
 80112a8:	4620      	mov	r0, r4
 80112aa:	f000 fecb 	bl	8012044 <_Balloc>
 80112ae:	4605      	mov	r5, r0
 80112b0:	b928      	cbnz	r0, 80112be <_dtoa_r+0x9d6>
 80112b2:	4b80      	ldr	r3, [pc, #512]	; (80114b4 <_dtoa_r+0xbcc>)
 80112b4:	4602      	mov	r2, r0
 80112b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80112ba:	f7ff bb2e 	b.w	801091a <_dtoa_r+0x32>
 80112be:	693a      	ldr	r2, [r7, #16]
 80112c0:	3202      	adds	r2, #2
 80112c2:	0092      	lsls	r2, r2, #2
 80112c4:	f107 010c 	add.w	r1, r7, #12
 80112c8:	300c      	adds	r0, #12
 80112ca:	f7fd fa4b 	bl	800e764 <memcpy>
 80112ce:	2201      	movs	r2, #1
 80112d0:	4629      	mov	r1, r5
 80112d2:	4620      	mov	r0, r4
 80112d4:	f001 f912 	bl	80124fc <__lshift>
 80112d8:	9b00      	ldr	r3, [sp, #0]
 80112da:	3301      	adds	r3, #1
 80112dc:	9301      	str	r3, [sp, #4]
 80112de:	9b00      	ldr	r3, [sp, #0]
 80112e0:	444b      	add	r3, r9
 80112e2:	9307      	str	r3, [sp, #28]
 80112e4:	9b02      	ldr	r3, [sp, #8]
 80112e6:	f003 0301 	and.w	r3, r3, #1
 80112ea:	46b8      	mov	r8, r7
 80112ec:	9306      	str	r3, [sp, #24]
 80112ee:	4607      	mov	r7, r0
 80112f0:	9b01      	ldr	r3, [sp, #4]
 80112f2:	4631      	mov	r1, r6
 80112f4:	3b01      	subs	r3, #1
 80112f6:	4658      	mov	r0, fp
 80112f8:	9302      	str	r3, [sp, #8]
 80112fa:	f7ff fa69 	bl	80107d0 <quorem>
 80112fe:	4603      	mov	r3, r0
 8011300:	3330      	adds	r3, #48	; 0x30
 8011302:	9004      	str	r0, [sp, #16]
 8011304:	4641      	mov	r1, r8
 8011306:	4658      	mov	r0, fp
 8011308:	9308      	str	r3, [sp, #32]
 801130a:	f001 f963 	bl	80125d4 <__mcmp>
 801130e:	463a      	mov	r2, r7
 8011310:	4681      	mov	r9, r0
 8011312:	4631      	mov	r1, r6
 8011314:	4620      	mov	r0, r4
 8011316:	f001 f979 	bl	801260c <__mdiff>
 801131a:	68c2      	ldr	r2, [r0, #12]
 801131c:	9b08      	ldr	r3, [sp, #32]
 801131e:	4605      	mov	r5, r0
 8011320:	bb02      	cbnz	r2, 8011364 <_dtoa_r+0xa7c>
 8011322:	4601      	mov	r1, r0
 8011324:	4658      	mov	r0, fp
 8011326:	f001 f955 	bl	80125d4 <__mcmp>
 801132a:	9b08      	ldr	r3, [sp, #32]
 801132c:	4602      	mov	r2, r0
 801132e:	4629      	mov	r1, r5
 8011330:	4620      	mov	r0, r4
 8011332:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8011336:	f000 fec5 	bl	80120c4 <_Bfree>
 801133a:	9b05      	ldr	r3, [sp, #20]
 801133c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801133e:	9d01      	ldr	r5, [sp, #4]
 8011340:	ea43 0102 	orr.w	r1, r3, r2
 8011344:	9b06      	ldr	r3, [sp, #24]
 8011346:	430b      	orrs	r3, r1
 8011348:	9b08      	ldr	r3, [sp, #32]
 801134a:	d10d      	bne.n	8011368 <_dtoa_r+0xa80>
 801134c:	2b39      	cmp	r3, #57	; 0x39
 801134e:	d029      	beq.n	80113a4 <_dtoa_r+0xabc>
 8011350:	f1b9 0f00 	cmp.w	r9, #0
 8011354:	dd01      	ble.n	801135a <_dtoa_r+0xa72>
 8011356:	9b04      	ldr	r3, [sp, #16]
 8011358:	3331      	adds	r3, #49	; 0x31
 801135a:	9a02      	ldr	r2, [sp, #8]
 801135c:	7013      	strb	r3, [r2, #0]
 801135e:	e774      	b.n	801124a <_dtoa_r+0x962>
 8011360:	4638      	mov	r0, r7
 8011362:	e7b9      	b.n	80112d8 <_dtoa_r+0x9f0>
 8011364:	2201      	movs	r2, #1
 8011366:	e7e2      	b.n	801132e <_dtoa_r+0xa46>
 8011368:	f1b9 0f00 	cmp.w	r9, #0
 801136c:	db06      	blt.n	801137c <_dtoa_r+0xa94>
 801136e:	9905      	ldr	r1, [sp, #20]
 8011370:	ea41 0909 	orr.w	r9, r1, r9
 8011374:	9906      	ldr	r1, [sp, #24]
 8011376:	ea59 0101 	orrs.w	r1, r9, r1
 801137a:	d120      	bne.n	80113be <_dtoa_r+0xad6>
 801137c:	2a00      	cmp	r2, #0
 801137e:	ddec      	ble.n	801135a <_dtoa_r+0xa72>
 8011380:	4659      	mov	r1, fp
 8011382:	2201      	movs	r2, #1
 8011384:	4620      	mov	r0, r4
 8011386:	9301      	str	r3, [sp, #4]
 8011388:	f001 f8b8 	bl	80124fc <__lshift>
 801138c:	4631      	mov	r1, r6
 801138e:	4683      	mov	fp, r0
 8011390:	f001 f920 	bl	80125d4 <__mcmp>
 8011394:	2800      	cmp	r0, #0
 8011396:	9b01      	ldr	r3, [sp, #4]
 8011398:	dc02      	bgt.n	80113a0 <_dtoa_r+0xab8>
 801139a:	d1de      	bne.n	801135a <_dtoa_r+0xa72>
 801139c:	07da      	lsls	r2, r3, #31
 801139e:	d5dc      	bpl.n	801135a <_dtoa_r+0xa72>
 80113a0:	2b39      	cmp	r3, #57	; 0x39
 80113a2:	d1d8      	bne.n	8011356 <_dtoa_r+0xa6e>
 80113a4:	9a02      	ldr	r2, [sp, #8]
 80113a6:	2339      	movs	r3, #57	; 0x39
 80113a8:	7013      	strb	r3, [r2, #0]
 80113aa:	462b      	mov	r3, r5
 80113ac:	461d      	mov	r5, r3
 80113ae:	3b01      	subs	r3, #1
 80113b0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80113b4:	2a39      	cmp	r2, #57	; 0x39
 80113b6:	d050      	beq.n	801145a <_dtoa_r+0xb72>
 80113b8:	3201      	adds	r2, #1
 80113ba:	701a      	strb	r2, [r3, #0]
 80113bc:	e745      	b.n	801124a <_dtoa_r+0x962>
 80113be:	2a00      	cmp	r2, #0
 80113c0:	dd03      	ble.n	80113ca <_dtoa_r+0xae2>
 80113c2:	2b39      	cmp	r3, #57	; 0x39
 80113c4:	d0ee      	beq.n	80113a4 <_dtoa_r+0xabc>
 80113c6:	3301      	adds	r3, #1
 80113c8:	e7c7      	b.n	801135a <_dtoa_r+0xa72>
 80113ca:	9a01      	ldr	r2, [sp, #4]
 80113cc:	9907      	ldr	r1, [sp, #28]
 80113ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80113d2:	428a      	cmp	r2, r1
 80113d4:	d02a      	beq.n	801142c <_dtoa_r+0xb44>
 80113d6:	4659      	mov	r1, fp
 80113d8:	2300      	movs	r3, #0
 80113da:	220a      	movs	r2, #10
 80113dc:	4620      	mov	r0, r4
 80113de:	f000 fe93 	bl	8012108 <__multadd>
 80113e2:	45b8      	cmp	r8, r7
 80113e4:	4683      	mov	fp, r0
 80113e6:	f04f 0300 	mov.w	r3, #0
 80113ea:	f04f 020a 	mov.w	r2, #10
 80113ee:	4641      	mov	r1, r8
 80113f0:	4620      	mov	r0, r4
 80113f2:	d107      	bne.n	8011404 <_dtoa_r+0xb1c>
 80113f4:	f000 fe88 	bl	8012108 <__multadd>
 80113f8:	4680      	mov	r8, r0
 80113fa:	4607      	mov	r7, r0
 80113fc:	9b01      	ldr	r3, [sp, #4]
 80113fe:	3301      	adds	r3, #1
 8011400:	9301      	str	r3, [sp, #4]
 8011402:	e775      	b.n	80112f0 <_dtoa_r+0xa08>
 8011404:	f000 fe80 	bl	8012108 <__multadd>
 8011408:	4639      	mov	r1, r7
 801140a:	4680      	mov	r8, r0
 801140c:	2300      	movs	r3, #0
 801140e:	220a      	movs	r2, #10
 8011410:	4620      	mov	r0, r4
 8011412:	f000 fe79 	bl	8012108 <__multadd>
 8011416:	4607      	mov	r7, r0
 8011418:	e7f0      	b.n	80113fc <_dtoa_r+0xb14>
 801141a:	f1b9 0f00 	cmp.w	r9, #0
 801141e:	9a00      	ldr	r2, [sp, #0]
 8011420:	bfcc      	ite	gt
 8011422:	464d      	movgt	r5, r9
 8011424:	2501      	movle	r5, #1
 8011426:	4415      	add	r5, r2
 8011428:	f04f 0800 	mov.w	r8, #0
 801142c:	4659      	mov	r1, fp
 801142e:	2201      	movs	r2, #1
 8011430:	4620      	mov	r0, r4
 8011432:	9301      	str	r3, [sp, #4]
 8011434:	f001 f862 	bl	80124fc <__lshift>
 8011438:	4631      	mov	r1, r6
 801143a:	4683      	mov	fp, r0
 801143c:	f001 f8ca 	bl	80125d4 <__mcmp>
 8011440:	2800      	cmp	r0, #0
 8011442:	dcb2      	bgt.n	80113aa <_dtoa_r+0xac2>
 8011444:	d102      	bne.n	801144c <_dtoa_r+0xb64>
 8011446:	9b01      	ldr	r3, [sp, #4]
 8011448:	07db      	lsls	r3, r3, #31
 801144a:	d4ae      	bmi.n	80113aa <_dtoa_r+0xac2>
 801144c:	462b      	mov	r3, r5
 801144e:	461d      	mov	r5, r3
 8011450:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011454:	2a30      	cmp	r2, #48	; 0x30
 8011456:	d0fa      	beq.n	801144e <_dtoa_r+0xb66>
 8011458:	e6f7      	b.n	801124a <_dtoa_r+0x962>
 801145a:	9a00      	ldr	r2, [sp, #0]
 801145c:	429a      	cmp	r2, r3
 801145e:	d1a5      	bne.n	80113ac <_dtoa_r+0xac4>
 8011460:	f10a 0a01 	add.w	sl, sl, #1
 8011464:	2331      	movs	r3, #49	; 0x31
 8011466:	e779      	b.n	801135c <_dtoa_r+0xa74>
 8011468:	4b13      	ldr	r3, [pc, #76]	; (80114b8 <_dtoa_r+0xbd0>)
 801146a:	f7ff baaf 	b.w	80109cc <_dtoa_r+0xe4>
 801146e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011470:	2b00      	cmp	r3, #0
 8011472:	f47f aa86 	bne.w	8010982 <_dtoa_r+0x9a>
 8011476:	4b11      	ldr	r3, [pc, #68]	; (80114bc <_dtoa_r+0xbd4>)
 8011478:	f7ff baa8 	b.w	80109cc <_dtoa_r+0xe4>
 801147c:	f1b9 0f00 	cmp.w	r9, #0
 8011480:	dc03      	bgt.n	801148a <_dtoa_r+0xba2>
 8011482:	9b05      	ldr	r3, [sp, #20]
 8011484:	2b02      	cmp	r3, #2
 8011486:	f73f aec9 	bgt.w	801121c <_dtoa_r+0x934>
 801148a:	9d00      	ldr	r5, [sp, #0]
 801148c:	4631      	mov	r1, r6
 801148e:	4658      	mov	r0, fp
 8011490:	f7ff f99e 	bl	80107d0 <quorem>
 8011494:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8011498:	f805 3b01 	strb.w	r3, [r5], #1
 801149c:	9a00      	ldr	r2, [sp, #0]
 801149e:	1aaa      	subs	r2, r5, r2
 80114a0:	4591      	cmp	r9, r2
 80114a2:	ddba      	ble.n	801141a <_dtoa_r+0xb32>
 80114a4:	4659      	mov	r1, fp
 80114a6:	2300      	movs	r3, #0
 80114a8:	220a      	movs	r2, #10
 80114aa:	4620      	mov	r0, r4
 80114ac:	f000 fe2c 	bl	8012108 <__multadd>
 80114b0:	4683      	mov	fp, r0
 80114b2:	e7eb      	b.n	801148c <_dtoa_r+0xba4>
 80114b4:	08014eab 	.word	0x08014eab
 80114b8:	08014da8 	.word	0x08014da8
 80114bc:	08014e28 	.word	0x08014e28

080114c0 <__sflush_r>:
 80114c0:	898a      	ldrh	r2, [r1, #12]
 80114c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114c6:	4605      	mov	r5, r0
 80114c8:	0710      	lsls	r0, r2, #28
 80114ca:	460c      	mov	r4, r1
 80114cc:	d458      	bmi.n	8011580 <__sflush_r+0xc0>
 80114ce:	684b      	ldr	r3, [r1, #4]
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	dc05      	bgt.n	80114e0 <__sflush_r+0x20>
 80114d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	dc02      	bgt.n	80114e0 <__sflush_r+0x20>
 80114da:	2000      	movs	r0, #0
 80114dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80114e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80114e2:	2e00      	cmp	r6, #0
 80114e4:	d0f9      	beq.n	80114da <__sflush_r+0x1a>
 80114e6:	2300      	movs	r3, #0
 80114e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80114ec:	682f      	ldr	r7, [r5, #0]
 80114ee:	602b      	str	r3, [r5, #0]
 80114f0:	d032      	beq.n	8011558 <__sflush_r+0x98>
 80114f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80114f4:	89a3      	ldrh	r3, [r4, #12]
 80114f6:	075a      	lsls	r2, r3, #29
 80114f8:	d505      	bpl.n	8011506 <__sflush_r+0x46>
 80114fa:	6863      	ldr	r3, [r4, #4]
 80114fc:	1ac0      	subs	r0, r0, r3
 80114fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011500:	b10b      	cbz	r3, 8011506 <__sflush_r+0x46>
 8011502:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011504:	1ac0      	subs	r0, r0, r3
 8011506:	2300      	movs	r3, #0
 8011508:	4602      	mov	r2, r0
 801150a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801150c:	6a21      	ldr	r1, [r4, #32]
 801150e:	4628      	mov	r0, r5
 8011510:	47b0      	blx	r6
 8011512:	1c43      	adds	r3, r0, #1
 8011514:	89a3      	ldrh	r3, [r4, #12]
 8011516:	d106      	bne.n	8011526 <__sflush_r+0x66>
 8011518:	6829      	ldr	r1, [r5, #0]
 801151a:	291d      	cmp	r1, #29
 801151c:	d82c      	bhi.n	8011578 <__sflush_r+0xb8>
 801151e:	4a2a      	ldr	r2, [pc, #168]	; (80115c8 <__sflush_r+0x108>)
 8011520:	40ca      	lsrs	r2, r1
 8011522:	07d6      	lsls	r6, r2, #31
 8011524:	d528      	bpl.n	8011578 <__sflush_r+0xb8>
 8011526:	2200      	movs	r2, #0
 8011528:	6062      	str	r2, [r4, #4]
 801152a:	04d9      	lsls	r1, r3, #19
 801152c:	6922      	ldr	r2, [r4, #16]
 801152e:	6022      	str	r2, [r4, #0]
 8011530:	d504      	bpl.n	801153c <__sflush_r+0x7c>
 8011532:	1c42      	adds	r2, r0, #1
 8011534:	d101      	bne.n	801153a <__sflush_r+0x7a>
 8011536:	682b      	ldr	r3, [r5, #0]
 8011538:	b903      	cbnz	r3, 801153c <__sflush_r+0x7c>
 801153a:	6560      	str	r0, [r4, #84]	; 0x54
 801153c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801153e:	602f      	str	r7, [r5, #0]
 8011540:	2900      	cmp	r1, #0
 8011542:	d0ca      	beq.n	80114da <__sflush_r+0x1a>
 8011544:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011548:	4299      	cmp	r1, r3
 801154a:	d002      	beq.n	8011552 <__sflush_r+0x92>
 801154c:	4628      	mov	r0, r5
 801154e:	f7fd f91f 	bl	800e790 <_free_r>
 8011552:	2000      	movs	r0, #0
 8011554:	6360      	str	r0, [r4, #52]	; 0x34
 8011556:	e7c1      	b.n	80114dc <__sflush_r+0x1c>
 8011558:	6a21      	ldr	r1, [r4, #32]
 801155a:	2301      	movs	r3, #1
 801155c:	4628      	mov	r0, r5
 801155e:	47b0      	blx	r6
 8011560:	1c41      	adds	r1, r0, #1
 8011562:	d1c7      	bne.n	80114f4 <__sflush_r+0x34>
 8011564:	682b      	ldr	r3, [r5, #0]
 8011566:	2b00      	cmp	r3, #0
 8011568:	d0c4      	beq.n	80114f4 <__sflush_r+0x34>
 801156a:	2b1d      	cmp	r3, #29
 801156c:	d001      	beq.n	8011572 <__sflush_r+0xb2>
 801156e:	2b16      	cmp	r3, #22
 8011570:	d101      	bne.n	8011576 <__sflush_r+0xb6>
 8011572:	602f      	str	r7, [r5, #0]
 8011574:	e7b1      	b.n	80114da <__sflush_r+0x1a>
 8011576:	89a3      	ldrh	r3, [r4, #12]
 8011578:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801157c:	81a3      	strh	r3, [r4, #12]
 801157e:	e7ad      	b.n	80114dc <__sflush_r+0x1c>
 8011580:	690f      	ldr	r7, [r1, #16]
 8011582:	2f00      	cmp	r7, #0
 8011584:	d0a9      	beq.n	80114da <__sflush_r+0x1a>
 8011586:	0793      	lsls	r3, r2, #30
 8011588:	680e      	ldr	r6, [r1, #0]
 801158a:	bf08      	it	eq
 801158c:	694b      	ldreq	r3, [r1, #20]
 801158e:	600f      	str	r7, [r1, #0]
 8011590:	bf18      	it	ne
 8011592:	2300      	movne	r3, #0
 8011594:	eba6 0807 	sub.w	r8, r6, r7
 8011598:	608b      	str	r3, [r1, #8]
 801159a:	f1b8 0f00 	cmp.w	r8, #0
 801159e:	dd9c      	ble.n	80114da <__sflush_r+0x1a>
 80115a0:	6a21      	ldr	r1, [r4, #32]
 80115a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80115a4:	4643      	mov	r3, r8
 80115a6:	463a      	mov	r2, r7
 80115a8:	4628      	mov	r0, r5
 80115aa:	47b0      	blx	r6
 80115ac:	2800      	cmp	r0, #0
 80115ae:	dc06      	bgt.n	80115be <__sflush_r+0xfe>
 80115b0:	89a3      	ldrh	r3, [r4, #12]
 80115b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80115b6:	81a3      	strh	r3, [r4, #12]
 80115b8:	f04f 30ff 	mov.w	r0, #4294967295
 80115bc:	e78e      	b.n	80114dc <__sflush_r+0x1c>
 80115be:	4407      	add	r7, r0
 80115c0:	eba8 0800 	sub.w	r8, r8, r0
 80115c4:	e7e9      	b.n	801159a <__sflush_r+0xda>
 80115c6:	bf00      	nop
 80115c8:	20400001 	.word	0x20400001

080115cc <_fflush_r>:
 80115cc:	b538      	push	{r3, r4, r5, lr}
 80115ce:	690b      	ldr	r3, [r1, #16]
 80115d0:	4605      	mov	r5, r0
 80115d2:	460c      	mov	r4, r1
 80115d4:	b913      	cbnz	r3, 80115dc <_fflush_r+0x10>
 80115d6:	2500      	movs	r5, #0
 80115d8:	4628      	mov	r0, r5
 80115da:	bd38      	pop	{r3, r4, r5, pc}
 80115dc:	b118      	cbz	r0, 80115e6 <_fflush_r+0x1a>
 80115de:	6983      	ldr	r3, [r0, #24]
 80115e0:	b90b      	cbnz	r3, 80115e6 <_fflush_r+0x1a>
 80115e2:	f000 f887 	bl	80116f4 <__sinit>
 80115e6:	4b14      	ldr	r3, [pc, #80]	; (8011638 <_fflush_r+0x6c>)
 80115e8:	429c      	cmp	r4, r3
 80115ea:	d11b      	bne.n	8011624 <_fflush_r+0x58>
 80115ec:	686c      	ldr	r4, [r5, #4]
 80115ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	d0ef      	beq.n	80115d6 <_fflush_r+0xa>
 80115f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80115f8:	07d0      	lsls	r0, r2, #31
 80115fa:	d404      	bmi.n	8011606 <_fflush_r+0x3a>
 80115fc:	0599      	lsls	r1, r3, #22
 80115fe:	d402      	bmi.n	8011606 <_fflush_r+0x3a>
 8011600:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011602:	f000 fc88 	bl	8011f16 <__retarget_lock_acquire_recursive>
 8011606:	4628      	mov	r0, r5
 8011608:	4621      	mov	r1, r4
 801160a:	f7ff ff59 	bl	80114c0 <__sflush_r>
 801160e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011610:	07da      	lsls	r2, r3, #31
 8011612:	4605      	mov	r5, r0
 8011614:	d4e0      	bmi.n	80115d8 <_fflush_r+0xc>
 8011616:	89a3      	ldrh	r3, [r4, #12]
 8011618:	059b      	lsls	r3, r3, #22
 801161a:	d4dd      	bmi.n	80115d8 <_fflush_r+0xc>
 801161c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801161e:	f000 fc7b 	bl	8011f18 <__retarget_lock_release_recursive>
 8011622:	e7d9      	b.n	80115d8 <_fflush_r+0xc>
 8011624:	4b05      	ldr	r3, [pc, #20]	; (801163c <_fflush_r+0x70>)
 8011626:	429c      	cmp	r4, r3
 8011628:	d101      	bne.n	801162e <_fflush_r+0x62>
 801162a:	68ac      	ldr	r4, [r5, #8]
 801162c:	e7df      	b.n	80115ee <_fflush_r+0x22>
 801162e:	4b04      	ldr	r3, [pc, #16]	; (8011640 <_fflush_r+0x74>)
 8011630:	429c      	cmp	r4, r3
 8011632:	bf08      	it	eq
 8011634:	68ec      	ldreq	r4, [r5, #12]
 8011636:	e7da      	b.n	80115ee <_fflush_r+0x22>
 8011638:	08014edc 	.word	0x08014edc
 801163c:	08014efc 	.word	0x08014efc
 8011640:	08014ebc 	.word	0x08014ebc

08011644 <std>:
 8011644:	2300      	movs	r3, #0
 8011646:	b510      	push	{r4, lr}
 8011648:	4604      	mov	r4, r0
 801164a:	e9c0 3300 	strd	r3, r3, [r0]
 801164e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011652:	6083      	str	r3, [r0, #8]
 8011654:	8181      	strh	r1, [r0, #12]
 8011656:	6643      	str	r3, [r0, #100]	; 0x64
 8011658:	81c2      	strh	r2, [r0, #14]
 801165a:	6183      	str	r3, [r0, #24]
 801165c:	4619      	mov	r1, r3
 801165e:	2208      	movs	r2, #8
 8011660:	305c      	adds	r0, #92	; 0x5c
 8011662:	f7fd f88d 	bl	800e780 <memset>
 8011666:	4b05      	ldr	r3, [pc, #20]	; (801167c <std+0x38>)
 8011668:	6263      	str	r3, [r4, #36]	; 0x24
 801166a:	4b05      	ldr	r3, [pc, #20]	; (8011680 <std+0x3c>)
 801166c:	62a3      	str	r3, [r4, #40]	; 0x28
 801166e:	4b05      	ldr	r3, [pc, #20]	; (8011684 <std+0x40>)
 8011670:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011672:	4b05      	ldr	r3, [pc, #20]	; (8011688 <std+0x44>)
 8011674:	6224      	str	r4, [r4, #32]
 8011676:	6323      	str	r3, [r4, #48]	; 0x30
 8011678:	bd10      	pop	{r4, pc}
 801167a:	bf00      	nop
 801167c:	0800f761 	.word	0x0800f761
 8011680:	0800f783 	.word	0x0800f783
 8011684:	0800f7bb 	.word	0x0800f7bb
 8011688:	0800f7df 	.word	0x0800f7df

0801168c <_cleanup_r>:
 801168c:	4901      	ldr	r1, [pc, #4]	; (8011694 <_cleanup_r+0x8>)
 801168e:	f000 b8af 	b.w	80117f0 <_fwalk_reent>
 8011692:	bf00      	nop
 8011694:	080115cd 	.word	0x080115cd

08011698 <__sfmoreglue>:
 8011698:	b570      	push	{r4, r5, r6, lr}
 801169a:	1e4a      	subs	r2, r1, #1
 801169c:	2568      	movs	r5, #104	; 0x68
 801169e:	4355      	muls	r5, r2
 80116a0:	460e      	mov	r6, r1
 80116a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80116a6:	f7fd f8c3 	bl	800e830 <_malloc_r>
 80116aa:	4604      	mov	r4, r0
 80116ac:	b140      	cbz	r0, 80116c0 <__sfmoreglue+0x28>
 80116ae:	2100      	movs	r1, #0
 80116b0:	e9c0 1600 	strd	r1, r6, [r0]
 80116b4:	300c      	adds	r0, #12
 80116b6:	60a0      	str	r0, [r4, #8]
 80116b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80116bc:	f7fd f860 	bl	800e780 <memset>
 80116c0:	4620      	mov	r0, r4
 80116c2:	bd70      	pop	{r4, r5, r6, pc}

080116c4 <__sfp_lock_acquire>:
 80116c4:	4801      	ldr	r0, [pc, #4]	; (80116cc <__sfp_lock_acquire+0x8>)
 80116c6:	f000 bc26 	b.w	8011f16 <__retarget_lock_acquire_recursive>
 80116ca:	bf00      	nop
 80116cc:	200018e0 	.word	0x200018e0

080116d0 <__sfp_lock_release>:
 80116d0:	4801      	ldr	r0, [pc, #4]	; (80116d8 <__sfp_lock_release+0x8>)
 80116d2:	f000 bc21 	b.w	8011f18 <__retarget_lock_release_recursive>
 80116d6:	bf00      	nop
 80116d8:	200018e0 	.word	0x200018e0

080116dc <__sinit_lock_acquire>:
 80116dc:	4801      	ldr	r0, [pc, #4]	; (80116e4 <__sinit_lock_acquire+0x8>)
 80116de:	f000 bc1a 	b.w	8011f16 <__retarget_lock_acquire_recursive>
 80116e2:	bf00      	nop
 80116e4:	200018db 	.word	0x200018db

080116e8 <__sinit_lock_release>:
 80116e8:	4801      	ldr	r0, [pc, #4]	; (80116f0 <__sinit_lock_release+0x8>)
 80116ea:	f000 bc15 	b.w	8011f18 <__retarget_lock_release_recursive>
 80116ee:	bf00      	nop
 80116f0:	200018db 	.word	0x200018db

080116f4 <__sinit>:
 80116f4:	b510      	push	{r4, lr}
 80116f6:	4604      	mov	r4, r0
 80116f8:	f7ff fff0 	bl	80116dc <__sinit_lock_acquire>
 80116fc:	69a3      	ldr	r3, [r4, #24]
 80116fe:	b11b      	cbz	r3, 8011708 <__sinit+0x14>
 8011700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011704:	f7ff bff0 	b.w	80116e8 <__sinit_lock_release>
 8011708:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801170c:	6523      	str	r3, [r4, #80]	; 0x50
 801170e:	4b13      	ldr	r3, [pc, #76]	; (801175c <__sinit+0x68>)
 8011710:	4a13      	ldr	r2, [pc, #76]	; (8011760 <__sinit+0x6c>)
 8011712:	681b      	ldr	r3, [r3, #0]
 8011714:	62a2      	str	r2, [r4, #40]	; 0x28
 8011716:	42a3      	cmp	r3, r4
 8011718:	bf04      	itt	eq
 801171a:	2301      	moveq	r3, #1
 801171c:	61a3      	streq	r3, [r4, #24]
 801171e:	4620      	mov	r0, r4
 8011720:	f000 f820 	bl	8011764 <__sfp>
 8011724:	6060      	str	r0, [r4, #4]
 8011726:	4620      	mov	r0, r4
 8011728:	f000 f81c 	bl	8011764 <__sfp>
 801172c:	60a0      	str	r0, [r4, #8]
 801172e:	4620      	mov	r0, r4
 8011730:	f000 f818 	bl	8011764 <__sfp>
 8011734:	2200      	movs	r2, #0
 8011736:	60e0      	str	r0, [r4, #12]
 8011738:	2104      	movs	r1, #4
 801173a:	6860      	ldr	r0, [r4, #4]
 801173c:	f7ff ff82 	bl	8011644 <std>
 8011740:	68a0      	ldr	r0, [r4, #8]
 8011742:	2201      	movs	r2, #1
 8011744:	2109      	movs	r1, #9
 8011746:	f7ff ff7d 	bl	8011644 <std>
 801174a:	68e0      	ldr	r0, [r4, #12]
 801174c:	2202      	movs	r2, #2
 801174e:	2112      	movs	r1, #18
 8011750:	f7ff ff78 	bl	8011644 <std>
 8011754:	2301      	movs	r3, #1
 8011756:	61a3      	str	r3, [r4, #24]
 8011758:	e7d2      	b.n	8011700 <__sinit+0xc>
 801175a:	bf00      	nop
 801175c:	08014d94 	.word	0x08014d94
 8011760:	0801168d 	.word	0x0801168d

08011764 <__sfp>:
 8011764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011766:	4607      	mov	r7, r0
 8011768:	f7ff ffac 	bl	80116c4 <__sfp_lock_acquire>
 801176c:	4b1e      	ldr	r3, [pc, #120]	; (80117e8 <__sfp+0x84>)
 801176e:	681e      	ldr	r6, [r3, #0]
 8011770:	69b3      	ldr	r3, [r6, #24]
 8011772:	b913      	cbnz	r3, 801177a <__sfp+0x16>
 8011774:	4630      	mov	r0, r6
 8011776:	f7ff ffbd 	bl	80116f4 <__sinit>
 801177a:	3648      	adds	r6, #72	; 0x48
 801177c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011780:	3b01      	subs	r3, #1
 8011782:	d503      	bpl.n	801178c <__sfp+0x28>
 8011784:	6833      	ldr	r3, [r6, #0]
 8011786:	b30b      	cbz	r3, 80117cc <__sfp+0x68>
 8011788:	6836      	ldr	r6, [r6, #0]
 801178a:	e7f7      	b.n	801177c <__sfp+0x18>
 801178c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011790:	b9d5      	cbnz	r5, 80117c8 <__sfp+0x64>
 8011792:	4b16      	ldr	r3, [pc, #88]	; (80117ec <__sfp+0x88>)
 8011794:	60e3      	str	r3, [r4, #12]
 8011796:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801179a:	6665      	str	r5, [r4, #100]	; 0x64
 801179c:	f000 fbba 	bl	8011f14 <__retarget_lock_init_recursive>
 80117a0:	f7ff ff96 	bl	80116d0 <__sfp_lock_release>
 80117a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80117a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80117ac:	6025      	str	r5, [r4, #0]
 80117ae:	61a5      	str	r5, [r4, #24]
 80117b0:	2208      	movs	r2, #8
 80117b2:	4629      	mov	r1, r5
 80117b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80117b8:	f7fc ffe2 	bl	800e780 <memset>
 80117bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80117c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80117c4:	4620      	mov	r0, r4
 80117c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80117c8:	3468      	adds	r4, #104	; 0x68
 80117ca:	e7d9      	b.n	8011780 <__sfp+0x1c>
 80117cc:	2104      	movs	r1, #4
 80117ce:	4638      	mov	r0, r7
 80117d0:	f7ff ff62 	bl	8011698 <__sfmoreglue>
 80117d4:	4604      	mov	r4, r0
 80117d6:	6030      	str	r0, [r6, #0]
 80117d8:	2800      	cmp	r0, #0
 80117da:	d1d5      	bne.n	8011788 <__sfp+0x24>
 80117dc:	f7ff ff78 	bl	80116d0 <__sfp_lock_release>
 80117e0:	230c      	movs	r3, #12
 80117e2:	603b      	str	r3, [r7, #0]
 80117e4:	e7ee      	b.n	80117c4 <__sfp+0x60>
 80117e6:	bf00      	nop
 80117e8:	08014d94 	.word	0x08014d94
 80117ec:	ffff0001 	.word	0xffff0001

080117f0 <_fwalk_reent>:
 80117f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80117f4:	4606      	mov	r6, r0
 80117f6:	4688      	mov	r8, r1
 80117f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80117fc:	2700      	movs	r7, #0
 80117fe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011802:	f1b9 0901 	subs.w	r9, r9, #1
 8011806:	d505      	bpl.n	8011814 <_fwalk_reent+0x24>
 8011808:	6824      	ldr	r4, [r4, #0]
 801180a:	2c00      	cmp	r4, #0
 801180c:	d1f7      	bne.n	80117fe <_fwalk_reent+0xe>
 801180e:	4638      	mov	r0, r7
 8011810:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011814:	89ab      	ldrh	r3, [r5, #12]
 8011816:	2b01      	cmp	r3, #1
 8011818:	d907      	bls.n	801182a <_fwalk_reent+0x3a>
 801181a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801181e:	3301      	adds	r3, #1
 8011820:	d003      	beq.n	801182a <_fwalk_reent+0x3a>
 8011822:	4629      	mov	r1, r5
 8011824:	4630      	mov	r0, r6
 8011826:	47c0      	blx	r8
 8011828:	4307      	orrs	r7, r0
 801182a:	3568      	adds	r5, #104	; 0x68
 801182c:	e7e9      	b.n	8011802 <_fwalk_reent+0x12>

0801182e <rshift>:
 801182e:	6903      	ldr	r3, [r0, #16]
 8011830:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8011834:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011838:	ea4f 1261 	mov.w	r2, r1, asr #5
 801183c:	f100 0414 	add.w	r4, r0, #20
 8011840:	dd45      	ble.n	80118ce <rshift+0xa0>
 8011842:	f011 011f 	ands.w	r1, r1, #31
 8011846:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801184a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801184e:	d10c      	bne.n	801186a <rshift+0x3c>
 8011850:	f100 0710 	add.w	r7, r0, #16
 8011854:	4629      	mov	r1, r5
 8011856:	42b1      	cmp	r1, r6
 8011858:	d334      	bcc.n	80118c4 <rshift+0x96>
 801185a:	1a9b      	subs	r3, r3, r2
 801185c:	009b      	lsls	r3, r3, #2
 801185e:	1eea      	subs	r2, r5, #3
 8011860:	4296      	cmp	r6, r2
 8011862:	bf38      	it	cc
 8011864:	2300      	movcc	r3, #0
 8011866:	4423      	add	r3, r4
 8011868:	e015      	b.n	8011896 <rshift+0x68>
 801186a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801186e:	f1c1 0820 	rsb	r8, r1, #32
 8011872:	40cf      	lsrs	r7, r1
 8011874:	f105 0e04 	add.w	lr, r5, #4
 8011878:	46a1      	mov	r9, r4
 801187a:	4576      	cmp	r6, lr
 801187c:	46f4      	mov	ip, lr
 801187e:	d815      	bhi.n	80118ac <rshift+0x7e>
 8011880:	1a9b      	subs	r3, r3, r2
 8011882:	009a      	lsls	r2, r3, #2
 8011884:	3a04      	subs	r2, #4
 8011886:	3501      	adds	r5, #1
 8011888:	42ae      	cmp	r6, r5
 801188a:	bf38      	it	cc
 801188c:	2200      	movcc	r2, #0
 801188e:	18a3      	adds	r3, r4, r2
 8011890:	50a7      	str	r7, [r4, r2]
 8011892:	b107      	cbz	r7, 8011896 <rshift+0x68>
 8011894:	3304      	adds	r3, #4
 8011896:	1b1a      	subs	r2, r3, r4
 8011898:	42a3      	cmp	r3, r4
 801189a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801189e:	bf08      	it	eq
 80118a0:	2300      	moveq	r3, #0
 80118a2:	6102      	str	r2, [r0, #16]
 80118a4:	bf08      	it	eq
 80118a6:	6143      	streq	r3, [r0, #20]
 80118a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80118ac:	f8dc c000 	ldr.w	ip, [ip]
 80118b0:	fa0c fc08 	lsl.w	ip, ip, r8
 80118b4:	ea4c 0707 	orr.w	r7, ip, r7
 80118b8:	f849 7b04 	str.w	r7, [r9], #4
 80118bc:	f85e 7b04 	ldr.w	r7, [lr], #4
 80118c0:	40cf      	lsrs	r7, r1
 80118c2:	e7da      	b.n	801187a <rshift+0x4c>
 80118c4:	f851 cb04 	ldr.w	ip, [r1], #4
 80118c8:	f847 cf04 	str.w	ip, [r7, #4]!
 80118cc:	e7c3      	b.n	8011856 <rshift+0x28>
 80118ce:	4623      	mov	r3, r4
 80118d0:	e7e1      	b.n	8011896 <rshift+0x68>

080118d2 <__hexdig_fun>:
 80118d2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80118d6:	2b09      	cmp	r3, #9
 80118d8:	d802      	bhi.n	80118e0 <__hexdig_fun+0xe>
 80118da:	3820      	subs	r0, #32
 80118dc:	b2c0      	uxtb	r0, r0
 80118de:	4770      	bx	lr
 80118e0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80118e4:	2b05      	cmp	r3, #5
 80118e6:	d801      	bhi.n	80118ec <__hexdig_fun+0x1a>
 80118e8:	3847      	subs	r0, #71	; 0x47
 80118ea:	e7f7      	b.n	80118dc <__hexdig_fun+0xa>
 80118ec:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80118f0:	2b05      	cmp	r3, #5
 80118f2:	d801      	bhi.n	80118f8 <__hexdig_fun+0x26>
 80118f4:	3827      	subs	r0, #39	; 0x27
 80118f6:	e7f1      	b.n	80118dc <__hexdig_fun+0xa>
 80118f8:	2000      	movs	r0, #0
 80118fa:	4770      	bx	lr

080118fc <__gethex>:
 80118fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011900:	ed2d 8b02 	vpush	{d8}
 8011904:	b089      	sub	sp, #36	; 0x24
 8011906:	ee08 0a10 	vmov	s16, r0
 801190a:	9304      	str	r3, [sp, #16]
 801190c:	4bbc      	ldr	r3, [pc, #752]	; (8011c00 <__gethex+0x304>)
 801190e:	681b      	ldr	r3, [r3, #0]
 8011910:	9301      	str	r3, [sp, #4]
 8011912:	4618      	mov	r0, r3
 8011914:	468b      	mov	fp, r1
 8011916:	4690      	mov	r8, r2
 8011918:	f7ee fc6a 	bl	80001f0 <strlen>
 801191c:	9b01      	ldr	r3, [sp, #4]
 801191e:	f8db 2000 	ldr.w	r2, [fp]
 8011922:	4403      	add	r3, r0
 8011924:	4682      	mov	sl, r0
 8011926:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801192a:	9305      	str	r3, [sp, #20]
 801192c:	1c93      	adds	r3, r2, #2
 801192e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8011932:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8011936:	32fe      	adds	r2, #254	; 0xfe
 8011938:	18d1      	adds	r1, r2, r3
 801193a:	461f      	mov	r7, r3
 801193c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8011940:	9100      	str	r1, [sp, #0]
 8011942:	2830      	cmp	r0, #48	; 0x30
 8011944:	d0f8      	beq.n	8011938 <__gethex+0x3c>
 8011946:	f7ff ffc4 	bl	80118d2 <__hexdig_fun>
 801194a:	4604      	mov	r4, r0
 801194c:	2800      	cmp	r0, #0
 801194e:	d13a      	bne.n	80119c6 <__gethex+0xca>
 8011950:	9901      	ldr	r1, [sp, #4]
 8011952:	4652      	mov	r2, sl
 8011954:	4638      	mov	r0, r7
 8011956:	f7fd ff4e 	bl	800f7f6 <strncmp>
 801195a:	4605      	mov	r5, r0
 801195c:	2800      	cmp	r0, #0
 801195e:	d168      	bne.n	8011a32 <__gethex+0x136>
 8011960:	f817 000a 	ldrb.w	r0, [r7, sl]
 8011964:	eb07 060a 	add.w	r6, r7, sl
 8011968:	f7ff ffb3 	bl	80118d2 <__hexdig_fun>
 801196c:	2800      	cmp	r0, #0
 801196e:	d062      	beq.n	8011a36 <__gethex+0x13a>
 8011970:	4633      	mov	r3, r6
 8011972:	7818      	ldrb	r0, [r3, #0]
 8011974:	2830      	cmp	r0, #48	; 0x30
 8011976:	461f      	mov	r7, r3
 8011978:	f103 0301 	add.w	r3, r3, #1
 801197c:	d0f9      	beq.n	8011972 <__gethex+0x76>
 801197e:	f7ff ffa8 	bl	80118d2 <__hexdig_fun>
 8011982:	2301      	movs	r3, #1
 8011984:	fab0 f480 	clz	r4, r0
 8011988:	0964      	lsrs	r4, r4, #5
 801198a:	4635      	mov	r5, r6
 801198c:	9300      	str	r3, [sp, #0]
 801198e:	463a      	mov	r2, r7
 8011990:	4616      	mov	r6, r2
 8011992:	3201      	adds	r2, #1
 8011994:	7830      	ldrb	r0, [r6, #0]
 8011996:	f7ff ff9c 	bl	80118d2 <__hexdig_fun>
 801199a:	2800      	cmp	r0, #0
 801199c:	d1f8      	bne.n	8011990 <__gethex+0x94>
 801199e:	9901      	ldr	r1, [sp, #4]
 80119a0:	4652      	mov	r2, sl
 80119a2:	4630      	mov	r0, r6
 80119a4:	f7fd ff27 	bl	800f7f6 <strncmp>
 80119a8:	b980      	cbnz	r0, 80119cc <__gethex+0xd0>
 80119aa:	b94d      	cbnz	r5, 80119c0 <__gethex+0xc4>
 80119ac:	eb06 050a 	add.w	r5, r6, sl
 80119b0:	462a      	mov	r2, r5
 80119b2:	4616      	mov	r6, r2
 80119b4:	3201      	adds	r2, #1
 80119b6:	7830      	ldrb	r0, [r6, #0]
 80119b8:	f7ff ff8b 	bl	80118d2 <__hexdig_fun>
 80119bc:	2800      	cmp	r0, #0
 80119be:	d1f8      	bne.n	80119b2 <__gethex+0xb6>
 80119c0:	1bad      	subs	r5, r5, r6
 80119c2:	00ad      	lsls	r5, r5, #2
 80119c4:	e004      	b.n	80119d0 <__gethex+0xd4>
 80119c6:	2400      	movs	r4, #0
 80119c8:	4625      	mov	r5, r4
 80119ca:	e7e0      	b.n	801198e <__gethex+0x92>
 80119cc:	2d00      	cmp	r5, #0
 80119ce:	d1f7      	bne.n	80119c0 <__gethex+0xc4>
 80119d0:	7833      	ldrb	r3, [r6, #0]
 80119d2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80119d6:	2b50      	cmp	r3, #80	; 0x50
 80119d8:	d13b      	bne.n	8011a52 <__gethex+0x156>
 80119da:	7873      	ldrb	r3, [r6, #1]
 80119dc:	2b2b      	cmp	r3, #43	; 0x2b
 80119de:	d02c      	beq.n	8011a3a <__gethex+0x13e>
 80119e0:	2b2d      	cmp	r3, #45	; 0x2d
 80119e2:	d02e      	beq.n	8011a42 <__gethex+0x146>
 80119e4:	1c71      	adds	r1, r6, #1
 80119e6:	f04f 0900 	mov.w	r9, #0
 80119ea:	7808      	ldrb	r0, [r1, #0]
 80119ec:	f7ff ff71 	bl	80118d2 <__hexdig_fun>
 80119f0:	1e43      	subs	r3, r0, #1
 80119f2:	b2db      	uxtb	r3, r3
 80119f4:	2b18      	cmp	r3, #24
 80119f6:	d82c      	bhi.n	8011a52 <__gethex+0x156>
 80119f8:	f1a0 0210 	sub.w	r2, r0, #16
 80119fc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011a00:	f7ff ff67 	bl	80118d2 <__hexdig_fun>
 8011a04:	1e43      	subs	r3, r0, #1
 8011a06:	b2db      	uxtb	r3, r3
 8011a08:	2b18      	cmp	r3, #24
 8011a0a:	d91d      	bls.n	8011a48 <__gethex+0x14c>
 8011a0c:	f1b9 0f00 	cmp.w	r9, #0
 8011a10:	d000      	beq.n	8011a14 <__gethex+0x118>
 8011a12:	4252      	negs	r2, r2
 8011a14:	4415      	add	r5, r2
 8011a16:	f8cb 1000 	str.w	r1, [fp]
 8011a1a:	b1e4      	cbz	r4, 8011a56 <__gethex+0x15a>
 8011a1c:	9b00      	ldr	r3, [sp, #0]
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	bf14      	ite	ne
 8011a22:	2700      	movne	r7, #0
 8011a24:	2706      	moveq	r7, #6
 8011a26:	4638      	mov	r0, r7
 8011a28:	b009      	add	sp, #36	; 0x24
 8011a2a:	ecbd 8b02 	vpop	{d8}
 8011a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a32:	463e      	mov	r6, r7
 8011a34:	4625      	mov	r5, r4
 8011a36:	2401      	movs	r4, #1
 8011a38:	e7ca      	b.n	80119d0 <__gethex+0xd4>
 8011a3a:	f04f 0900 	mov.w	r9, #0
 8011a3e:	1cb1      	adds	r1, r6, #2
 8011a40:	e7d3      	b.n	80119ea <__gethex+0xee>
 8011a42:	f04f 0901 	mov.w	r9, #1
 8011a46:	e7fa      	b.n	8011a3e <__gethex+0x142>
 8011a48:	230a      	movs	r3, #10
 8011a4a:	fb03 0202 	mla	r2, r3, r2, r0
 8011a4e:	3a10      	subs	r2, #16
 8011a50:	e7d4      	b.n	80119fc <__gethex+0x100>
 8011a52:	4631      	mov	r1, r6
 8011a54:	e7df      	b.n	8011a16 <__gethex+0x11a>
 8011a56:	1bf3      	subs	r3, r6, r7
 8011a58:	3b01      	subs	r3, #1
 8011a5a:	4621      	mov	r1, r4
 8011a5c:	2b07      	cmp	r3, #7
 8011a5e:	dc0b      	bgt.n	8011a78 <__gethex+0x17c>
 8011a60:	ee18 0a10 	vmov	r0, s16
 8011a64:	f000 faee 	bl	8012044 <_Balloc>
 8011a68:	4604      	mov	r4, r0
 8011a6a:	b940      	cbnz	r0, 8011a7e <__gethex+0x182>
 8011a6c:	4b65      	ldr	r3, [pc, #404]	; (8011c04 <__gethex+0x308>)
 8011a6e:	4602      	mov	r2, r0
 8011a70:	21de      	movs	r1, #222	; 0xde
 8011a72:	4865      	ldr	r0, [pc, #404]	; (8011c08 <__gethex+0x30c>)
 8011a74:	f001 fa8e 	bl	8012f94 <__assert_func>
 8011a78:	3101      	adds	r1, #1
 8011a7a:	105b      	asrs	r3, r3, #1
 8011a7c:	e7ee      	b.n	8011a5c <__gethex+0x160>
 8011a7e:	f100 0914 	add.w	r9, r0, #20
 8011a82:	f04f 0b00 	mov.w	fp, #0
 8011a86:	f1ca 0301 	rsb	r3, sl, #1
 8011a8a:	f8cd 9008 	str.w	r9, [sp, #8]
 8011a8e:	f8cd b000 	str.w	fp, [sp]
 8011a92:	9306      	str	r3, [sp, #24]
 8011a94:	42b7      	cmp	r7, r6
 8011a96:	d340      	bcc.n	8011b1a <__gethex+0x21e>
 8011a98:	9802      	ldr	r0, [sp, #8]
 8011a9a:	9b00      	ldr	r3, [sp, #0]
 8011a9c:	f840 3b04 	str.w	r3, [r0], #4
 8011aa0:	eba0 0009 	sub.w	r0, r0, r9
 8011aa4:	1080      	asrs	r0, r0, #2
 8011aa6:	0146      	lsls	r6, r0, #5
 8011aa8:	6120      	str	r0, [r4, #16]
 8011aaa:	4618      	mov	r0, r3
 8011aac:	f000 fbc0 	bl	8012230 <__hi0bits>
 8011ab0:	1a30      	subs	r0, r6, r0
 8011ab2:	f8d8 6000 	ldr.w	r6, [r8]
 8011ab6:	42b0      	cmp	r0, r6
 8011ab8:	dd63      	ble.n	8011b82 <__gethex+0x286>
 8011aba:	1b87      	subs	r7, r0, r6
 8011abc:	4639      	mov	r1, r7
 8011abe:	4620      	mov	r0, r4
 8011ac0:	f000 ff5a 	bl	8012978 <__any_on>
 8011ac4:	4682      	mov	sl, r0
 8011ac6:	b1a8      	cbz	r0, 8011af4 <__gethex+0x1f8>
 8011ac8:	1e7b      	subs	r3, r7, #1
 8011aca:	1159      	asrs	r1, r3, #5
 8011acc:	f003 021f 	and.w	r2, r3, #31
 8011ad0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8011ad4:	f04f 0a01 	mov.w	sl, #1
 8011ad8:	fa0a f202 	lsl.w	r2, sl, r2
 8011adc:	420a      	tst	r2, r1
 8011ade:	d009      	beq.n	8011af4 <__gethex+0x1f8>
 8011ae0:	4553      	cmp	r3, sl
 8011ae2:	dd05      	ble.n	8011af0 <__gethex+0x1f4>
 8011ae4:	1eb9      	subs	r1, r7, #2
 8011ae6:	4620      	mov	r0, r4
 8011ae8:	f000 ff46 	bl	8012978 <__any_on>
 8011aec:	2800      	cmp	r0, #0
 8011aee:	d145      	bne.n	8011b7c <__gethex+0x280>
 8011af0:	f04f 0a02 	mov.w	sl, #2
 8011af4:	4639      	mov	r1, r7
 8011af6:	4620      	mov	r0, r4
 8011af8:	f7ff fe99 	bl	801182e <rshift>
 8011afc:	443d      	add	r5, r7
 8011afe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011b02:	42ab      	cmp	r3, r5
 8011b04:	da4c      	bge.n	8011ba0 <__gethex+0x2a4>
 8011b06:	ee18 0a10 	vmov	r0, s16
 8011b0a:	4621      	mov	r1, r4
 8011b0c:	f000 fada 	bl	80120c4 <_Bfree>
 8011b10:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011b12:	2300      	movs	r3, #0
 8011b14:	6013      	str	r3, [r2, #0]
 8011b16:	27a3      	movs	r7, #163	; 0xa3
 8011b18:	e785      	b.n	8011a26 <__gethex+0x12a>
 8011b1a:	1e73      	subs	r3, r6, #1
 8011b1c:	9a05      	ldr	r2, [sp, #20]
 8011b1e:	9303      	str	r3, [sp, #12]
 8011b20:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011b24:	4293      	cmp	r3, r2
 8011b26:	d019      	beq.n	8011b5c <__gethex+0x260>
 8011b28:	f1bb 0f20 	cmp.w	fp, #32
 8011b2c:	d107      	bne.n	8011b3e <__gethex+0x242>
 8011b2e:	9b02      	ldr	r3, [sp, #8]
 8011b30:	9a00      	ldr	r2, [sp, #0]
 8011b32:	f843 2b04 	str.w	r2, [r3], #4
 8011b36:	9302      	str	r3, [sp, #8]
 8011b38:	2300      	movs	r3, #0
 8011b3a:	9300      	str	r3, [sp, #0]
 8011b3c:	469b      	mov	fp, r3
 8011b3e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8011b42:	f7ff fec6 	bl	80118d2 <__hexdig_fun>
 8011b46:	9b00      	ldr	r3, [sp, #0]
 8011b48:	f000 000f 	and.w	r0, r0, #15
 8011b4c:	fa00 f00b 	lsl.w	r0, r0, fp
 8011b50:	4303      	orrs	r3, r0
 8011b52:	9300      	str	r3, [sp, #0]
 8011b54:	f10b 0b04 	add.w	fp, fp, #4
 8011b58:	9b03      	ldr	r3, [sp, #12]
 8011b5a:	e00d      	b.n	8011b78 <__gethex+0x27c>
 8011b5c:	9b03      	ldr	r3, [sp, #12]
 8011b5e:	9a06      	ldr	r2, [sp, #24]
 8011b60:	4413      	add	r3, r2
 8011b62:	42bb      	cmp	r3, r7
 8011b64:	d3e0      	bcc.n	8011b28 <__gethex+0x22c>
 8011b66:	4618      	mov	r0, r3
 8011b68:	9901      	ldr	r1, [sp, #4]
 8011b6a:	9307      	str	r3, [sp, #28]
 8011b6c:	4652      	mov	r2, sl
 8011b6e:	f7fd fe42 	bl	800f7f6 <strncmp>
 8011b72:	9b07      	ldr	r3, [sp, #28]
 8011b74:	2800      	cmp	r0, #0
 8011b76:	d1d7      	bne.n	8011b28 <__gethex+0x22c>
 8011b78:	461e      	mov	r6, r3
 8011b7a:	e78b      	b.n	8011a94 <__gethex+0x198>
 8011b7c:	f04f 0a03 	mov.w	sl, #3
 8011b80:	e7b8      	b.n	8011af4 <__gethex+0x1f8>
 8011b82:	da0a      	bge.n	8011b9a <__gethex+0x29e>
 8011b84:	1a37      	subs	r7, r6, r0
 8011b86:	4621      	mov	r1, r4
 8011b88:	ee18 0a10 	vmov	r0, s16
 8011b8c:	463a      	mov	r2, r7
 8011b8e:	f000 fcb5 	bl	80124fc <__lshift>
 8011b92:	1bed      	subs	r5, r5, r7
 8011b94:	4604      	mov	r4, r0
 8011b96:	f100 0914 	add.w	r9, r0, #20
 8011b9a:	f04f 0a00 	mov.w	sl, #0
 8011b9e:	e7ae      	b.n	8011afe <__gethex+0x202>
 8011ba0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8011ba4:	42a8      	cmp	r0, r5
 8011ba6:	dd72      	ble.n	8011c8e <__gethex+0x392>
 8011ba8:	1b45      	subs	r5, r0, r5
 8011baa:	42ae      	cmp	r6, r5
 8011bac:	dc36      	bgt.n	8011c1c <__gethex+0x320>
 8011bae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011bb2:	2b02      	cmp	r3, #2
 8011bb4:	d02a      	beq.n	8011c0c <__gethex+0x310>
 8011bb6:	2b03      	cmp	r3, #3
 8011bb8:	d02c      	beq.n	8011c14 <__gethex+0x318>
 8011bba:	2b01      	cmp	r3, #1
 8011bbc:	d115      	bne.n	8011bea <__gethex+0x2ee>
 8011bbe:	42ae      	cmp	r6, r5
 8011bc0:	d113      	bne.n	8011bea <__gethex+0x2ee>
 8011bc2:	2e01      	cmp	r6, #1
 8011bc4:	d10b      	bne.n	8011bde <__gethex+0x2e2>
 8011bc6:	9a04      	ldr	r2, [sp, #16]
 8011bc8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011bcc:	6013      	str	r3, [r2, #0]
 8011bce:	2301      	movs	r3, #1
 8011bd0:	6123      	str	r3, [r4, #16]
 8011bd2:	f8c9 3000 	str.w	r3, [r9]
 8011bd6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011bd8:	2762      	movs	r7, #98	; 0x62
 8011bda:	601c      	str	r4, [r3, #0]
 8011bdc:	e723      	b.n	8011a26 <__gethex+0x12a>
 8011bde:	1e71      	subs	r1, r6, #1
 8011be0:	4620      	mov	r0, r4
 8011be2:	f000 fec9 	bl	8012978 <__any_on>
 8011be6:	2800      	cmp	r0, #0
 8011be8:	d1ed      	bne.n	8011bc6 <__gethex+0x2ca>
 8011bea:	ee18 0a10 	vmov	r0, s16
 8011bee:	4621      	mov	r1, r4
 8011bf0:	f000 fa68 	bl	80120c4 <_Bfree>
 8011bf4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011bf6:	2300      	movs	r3, #0
 8011bf8:	6013      	str	r3, [r2, #0]
 8011bfa:	2750      	movs	r7, #80	; 0x50
 8011bfc:	e713      	b.n	8011a26 <__gethex+0x12a>
 8011bfe:	bf00      	nop
 8011c00:	08014f88 	.word	0x08014f88
 8011c04:	08014eab 	.word	0x08014eab
 8011c08:	08014f1c 	.word	0x08014f1c
 8011c0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d1eb      	bne.n	8011bea <__gethex+0x2ee>
 8011c12:	e7d8      	b.n	8011bc6 <__gethex+0x2ca>
 8011c14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011c16:	2b00      	cmp	r3, #0
 8011c18:	d1d5      	bne.n	8011bc6 <__gethex+0x2ca>
 8011c1a:	e7e6      	b.n	8011bea <__gethex+0x2ee>
 8011c1c:	1e6f      	subs	r7, r5, #1
 8011c1e:	f1ba 0f00 	cmp.w	sl, #0
 8011c22:	d131      	bne.n	8011c88 <__gethex+0x38c>
 8011c24:	b127      	cbz	r7, 8011c30 <__gethex+0x334>
 8011c26:	4639      	mov	r1, r7
 8011c28:	4620      	mov	r0, r4
 8011c2a:	f000 fea5 	bl	8012978 <__any_on>
 8011c2e:	4682      	mov	sl, r0
 8011c30:	117b      	asrs	r3, r7, #5
 8011c32:	2101      	movs	r1, #1
 8011c34:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8011c38:	f007 071f 	and.w	r7, r7, #31
 8011c3c:	fa01 f707 	lsl.w	r7, r1, r7
 8011c40:	421f      	tst	r7, r3
 8011c42:	4629      	mov	r1, r5
 8011c44:	4620      	mov	r0, r4
 8011c46:	bf18      	it	ne
 8011c48:	f04a 0a02 	orrne.w	sl, sl, #2
 8011c4c:	1b76      	subs	r6, r6, r5
 8011c4e:	f7ff fdee 	bl	801182e <rshift>
 8011c52:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011c56:	2702      	movs	r7, #2
 8011c58:	f1ba 0f00 	cmp.w	sl, #0
 8011c5c:	d048      	beq.n	8011cf0 <__gethex+0x3f4>
 8011c5e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011c62:	2b02      	cmp	r3, #2
 8011c64:	d015      	beq.n	8011c92 <__gethex+0x396>
 8011c66:	2b03      	cmp	r3, #3
 8011c68:	d017      	beq.n	8011c9a <__gethex+0x39e>
 8011c6a:	2b01      	cmp	r3, #1
 8011c6c:	d109      	bne.n	8011c82 <__gethex+0x386>
 8011c6e:	f01a 0f02 	tst.w	sl, #2
 8011c72:	d006      	beq.n	8011c82 <__gethex+0x386>
 8011c74:	f8d9 0000 	ldr.w	r0, [r9]
 8011c78:	ea4a 0a00 	orr.w	sl, sl, r0
 8011c7c:	f01a 0f01 	tst.w	sl, #1
 8011c80:	d10e      	bne.n	8011ca0 <__gethex+0x3a4>
 8011c82:	f047 0710 	orr.w	r7, r7, #16
 8011c86:	e033      	b.n	8011cf0 <__gethex+0x3f4>
 8011c88:	f04f 0a01 	mov.w	sl, #1
 8011c8c:	e7d0      	b.n	8011c30 <__gethex+0x334>
 8011c8e:	2701      	movs	r7, #1
 8011c90:	e7e2      	b.n	8011c58 <__gethex+0x35c>
 8011c92:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011c94:	f1c3 0301 	rsb	r3, r3, #1
 8011c98:	9315      	str	r3, [sp, #84]	; 0x54
 8011c9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d0f0      	beq.n	8011c82 <__gethex+0x386>
 8011ca0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011ca4:	f104 0314 	add.w	r3, r4, #20
 8011ca8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011cac:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011cb0:	f04f 0c00 	mov.w	ip, #0
 8011cb4:	4618      	mov	r0, r3
 8011cb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8011cba:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011cbe:	d01c      	beq.n	8011cfa <__gethex+0x3fe>
 8011cc0:	3201      	adds	r2, #1
 8011cc2:	6002      	str	r2, [r0, #0]
 8011cc4:	2f02      	cmp	r7, #2
 8011cc6:	f104 0314 	add.w	r3, r4, #20
 8011cca:	d13f      	bne.n	8011d4c <__gethex+0x450>
 8011ccc:	f8d8 2000 	ldr.w	r2, [r8]
 8011cd0:	3a01      	subs	r2, #1
 8011cd2:	42b2      	cmp	r2, r6
 8011cd4:	d10a      	bne.n	8011cec <__gethex+0x3f0>
 8011cd6:	1171      	asrs	r1, r6, #5
 8011cd8:	2201      	movs	r2, #1
 8011cda:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011cde:	f006 061f 	and.w	r6, r6, #31
 8011ce2:	fa02 f606 	lsl.w	r6, r2, r6
 8011ce6:	421e      	tst	r6, r3
 8011ce8:	bf18      	it	ne
 8011cea:	4617      	movne	r7, r2
 8011cec:	f047 0720 	orr.w	r7, r7, #32
 8011cf0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011cf2:	601c      	str	r4, [r3, #0]
 8011cf4:	9b04      	ldr	r3, [sp, #16]
 8011cf6:	601d      	str	r5, [r3, #0]
 8011cf8:	e695      	b.n	8011a26 <__gethex+0x12a>
 8011cfa:	4299      	cmp	r1, r3
 8011cfc:	f843 cc04 	str.w	ip, [r3, #-4]
 8011d00:	d8d8      	bhi.n	8011cb4 <__gethex+0x3b8>
 8011d02:	68a3      	ldr	r3, [r4, #8]
 8011d04:	459b      	cmp	fp, r3
 8011d06:	db19      	blt.n	8011d3c <__gethex+0x440>
 8011d08:	6861      	ldr	r1, [r4, #4]
 8011d0a:	ee18 0a10 	vmov	r0, s16
 8011d0e:	3101      	adds	r1, #1
 8011d10:	f000 f998 	bl	8012044 <_Balloc>
 8011d14:	4681      	mov	r9, r0
 8011d16:	b918      	cbnz	r0, 8011d20 <__gethex+0x424>
 8011d18:	4b1a      	ldr	r3, [pc, #104]	; (8011d84 <__gethex+0x488>)
 8011d1a:	4602      	mov	r2, r0
 8011d1c:	2184      	movs	r1, #132	; 0x84
 8011d1e:	e6a8      	b.n	8011a72 <__gethex+0x176>
 8011d20:	6922      	ldr	r2, [r4, #16]
 8011d22:	3202      	adds	r2, #2
 8011d24:	f104 010c 	add.w	r1, r4, #12
 8011d28:	0092      	lsls	r2, r2, #2
 8011d2a:	300c      	adds	r0, #12
 8011d2c:	f7fc fd1a 	bl	800e764 <memcpy>
 8011d30:	4621      	mov	r1, r4
 8011d32:	ee18 0a10 	vmov	r0, s16
 8011d36:	f000 f9c5 	bl	80120c4 <_Bfree>
 8011d3a:	464c      	mov	r4, r9
 8011d3c:	6923      	ldr	r3, [r4, #16]
 8011d3e:	1c5a      	adds	r2, r3, #1
 8011d40:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011d44:	6122      	str	r2, [r4, #16]
 8011d46:	2201      	movs	r2, #1
 8011d48:	615a      	str	r2, [r3, #20]
 8011d4a:	e7bb      	b.n	8011cc4 <__gethex+0x3c8>
 8011d4c:	6922      	ldr	r2, [r4, #16]
 8011d4e:	455a      	cmp	r2, fp
 8011d50:	dd0b      	ble.n	8011d6a <__gethex+0x46e>
 8011d52:	2101      	movs	r1, #1
 8011d54:	4620      	mov	r0, r4
 8011d56:	f7ff fd6a 	bl	801182e <rshift>
 8011d5a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011d5e:	3501      	adds	r5, #1
 8011d60:	42ab      	cmp	r3, r5
 8011d62:	f6ff aed0 	blt.w	8011b06 <__gethex+0x20a>
 8011d66:	2701      	movs	r7, #1
 8011d68:	e7c0      	b.n	8011cec <__gethex+0x3f0>
 8011d6a:	f016 061f 	ands.w	r6, r6, #31
 8011d6e:	d0fa      	beq.n	8011d66 <__gethex+0x46a>
 8011d70:	449a      	add	sl, r3
 8011d72:	f1c6 0620 	rsb	r6, r6, #32
 8011d76:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8011d7a:	f000 fa59 	bl	8012230 <__hi0bits>
 8011d7e:	42b0      	cmp	r0, r6
 8011d80:	dbe7      	blt.n	8011d52 <__gethex+0x456>
 8011d82:	e7f0      	b.n	8011d66 <__gethex+0x46a>
 8011d84:	08014eab 	.word	0x08014eab

08011d88 <L_shift>:
 8011d88:	f1c2 0208 	rsb	r2, r2, #8
 8011d8c:	0092      	lsls	r2, r2, #2
 8011d8e:	b570      	push	{r4, r5, r6, lr}
 8011d90:	f1c2 0620 	rsb	r6, r2, #32
 8011d94:	6843      	ldr	r3, [r0, #4]
 8011d96:	6804      	ldr	r4, [r0, #0]
 8011d98:	fa03 f506 	lsl.w	r5, r3, r6
 8011d9c:	432c      	orrs	r4, r5
 8011d9e:	40d3      	lsrs	r3, r2
 8011da0:	6004      	str	r4, [r0, #0]
 8011da2:	f840 3f04 	str.w	r3, [r0, #4]!
 8011da6:	4288      	cmp	r0, r1
 8011da8:	d3f4      	bcc.n	8011d94 <L_shift+0xc>
 8011daa:	bd70      	pop	{r4, r5, r6, pc}

08011dac <__match>:
 8011dac:	b530      	push	{r4, r5, lr}
 8011dae:	6803      	ldr	r3, [r0, #0]
 8011db0:	3301      	adds	r3, #1
 8011db2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011db6:	b914      	cbnz	r4, 8011dbe <__match+0x12>
 8011db8:	6003      	str	r3, [r0, #0]
 8011dba:	2001      	movs	r0, #1
 8011dbc:	bd30      	pop	{r4, r5, pc}
 8011dbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011dc2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011dc6:	2d19      	cmp	r5, #25
 8011dc8:	bf98      	it	ls
 8011dca:	3220      	addls	r2, #32
 8011dcc:	42a2      	cmp	r2, r4
 8011dce:	d0f0      	beq.n	8011db2 <__match+0x6>
 8011dd0:	2000      	movs	r0, #0
 8011dd2:	e7f3      	b.n	8011dbc <__match+0x10>

08011dd4 <__hexnan>:
 8011dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dd8:	680b      	ldr	r3, [r1, #0]
 8011dda:	6801      	ldr	r1, [r0, #0]
 8011ddc:	115e      	asrs	r6, r3, #5
 8011dde:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011de2:	f013 031f 	ands.w	r3, r3, #31
 8011de6:	b087      	sub	sp, #28
 8011de8:	bf18      	it	ne
 8011dea:	3604      	addne	r6, #4
 8011dec:	2500      	movs	r5, #0
 8011dee:	1f37      	subs	r7, r6, #4
 8011df0:	4682      	mov	sl, r0
 8011df2:	4690      	mov	r8, r2
 8011df4:	9301      	str	r3, [sp, #4]
 8011df6:	f846 5c04 	str.w	r5, [r6, #-4]
 8011dfa:	46b9      	mov	r9, r7
 8011dfc:	463c      	mov	r4, r7
 8011dfe:	9502      	str	r5, [sp, #8]
 8011e00:	46ab      	mov	fp, r5
 8011e02:	784a      	ldrb	r2, [r1, #1]
 8011e04:	1c4b      	adds	r3, r1, #1
 8011e06:	9303      	str	r3, [sp, #12]
 8011e08:	b342      	cbz	r2, 8011e5c <__hexnan+0x88>
 8011e0a:	4610      	mov	r0, r2
 8011e0c:	9105      	str	r1, [sp, #20]
 8011e0e:	9204      	str	r2, [sp, #16]
 8011e10:	f7ff fd5f 	bl	80118d2 <__hexdig_fun>
 8011e14:	2800      	cmp	r0, #0
 8011e16:	d14f      	bne.n	8011eb8 <__hexnan+0xe4>
 8011e18:	9a04      	ldr	r2, [sp, #16]
 8011e1a:	9905      	ldr	r1, [sp, #20]
 8011e1c:	2a20      	cmp	r2, #32
 8011e1e:	d818      	bhi.n	8011e52 <__hexnan+0x7e>
 8011e20:	9b02      	ldr	r3, [sp, #8]
 8011e22:	459b      	cmp	fp, r3
 8011e24:	dd13      	ble.n	8011e4e <__hexnan+0x7a>
 8011e26:	454c      	cmp	r4, r9
 8011e28:	d206      	bcs.n	8011e38 <__hexnan+0x64>
 8011e2a:	2d07      	cmp	r5, #7
 8011e2c:	dc04      	bgt.n	8011e38 <__hexnan+0x64>
 8011e2e:	462a      	mov	r2, r5
 8011e30:	4649      	mov	r1, r9
 8011e32:	4620      	mov	r0, r4
 8011e34:	f7ff ffa8 	bl	8011d88 <L_shift>
 8011e38:	4544      	cmp	r4, r8
 8011e3a:	d950      	bls.n	8011ede <__hexnan+0x10a>
 8011e3c:	2300      	movs	r3, #0
 8011e3e:	f1a4 0904 	sub.w	r9, r4, #4
 8011e42:	f844 3c04 	str.w	r3, [r4, #-4]
 8011e46:	f8cd b008 	str.w	fp, [sp, #8]
 8011e4a:	464c      	mov	r4, r9
 8011e4c:	461d      	mov	r5, r3
 8011e4e:	9903      	ldr	r1, [sp, #12]
 8011e50:	e7d7      	b.n	8011e02 <__hexnan+0x2e>
 8011e52:	2a29      	cmp	r2, #41	; 0x29
 8011e54:	d156      	bne.n	8011f04 <__hexnan+0x130>
 8011e56:	3102      	adds	r1, #2
 8011e58:	f8ca 1000 	str.w	r1, [sl]
 8011e5c:	f1bb 0f00 	cmp.w	fp, #0
 8011e60:	d050      	beq.n	8011f04 <__hexnan+0x130>
 8011e62:	454c      	cmp	r4, r9
 8011e64:	d206      	bcs.n	8011e74 <__hexnan+0xa0>
 8011e66:	2d07      	cmp	r5, #7
 8011e68:	dc04      	bgt.n	8011e74 <__hexnan+0xa0>
 8011e6a:	462a      	mov	r2, r5
 8011e6c:	4649      	mov	r1, r9
 8011e6e:	4620      	mov	r0, r4
 8011e70:	f7ff ff8a 	bl	8011d88 <L_shift>
 8011e74:	4544      	cmp	r4, r8
 8011e76:	d934      	bls.n	8011ee2 <__hexnan+0x10e>
 8011e78:	f1a8 0204 	sub.w	r2, r8, #4
 8011e7c:	4623      	mov	r3, r4
 8011e7e:	f853 1b04 	ldr.w	r1, [r3], #4
 8011e82:	f842 1f04 	str.w	r1, [r2, #4]!
 8011e86:	429f      	cmp	r7, r3
 8011e88:	d2f9      	bcs.n	8011e7e <__hexnan+0xaa>
 8011e8a:	1b3b      	subs	r3, r7, r4
 8011e8c:	f023 0303 	bic.w	r3, r3, #3
 8011e90:	3304      	adds	r3, #4
 8011e92:	3401      	adds	r4, #1
 8011e94:	3e03      	subs	r6, #3
 8011e96:	42b4      	cmp	r4, r6
 8011e98:	bf88      	it	hi
 8011e9a:	2304      	movhi	r3, #4
 8011e9c:	4443      	add	r3, r8
 8011e9e:	2200      	movs	r2, #0
 8011ea0:	f843 2b04 	str.w	r2, [r3], #4
 8011ea4:	429f      	cmp	r7, r3
 8011ea6:	d2fb      	bcs.n	8011ea0 <__hexnan+0xcc>
 8011ea8:	683b      	ldr	r3, [r7, #0]
 8011eaa:	b91b      	cbnz	r3, 8011eb4 <__hexnan+0xe0>
 8011eac:	4547      	cmp	r7, r8
 8011eae:	d127      	bne.n	8011f00 <__hexnan+0x12c>
 8011eb0:	2301      	movs	r3, #1
 8011eb2:	603b      	str	r3, [r7, #0]
 8011eb4:	2005      	movs	r0, #5
 8011eb6:	e026      	b.n	8011f06 <__hexnan+0x132>
 8011eb8:	3501      	adds	r5, #1
 8011eba:	2d08      	cmp	r5, #8
 8011ebc:	f10b 0b01 	add.w	fp, fp, #1
 8011ec0:	dd06      	ble.n	8011ed0 <__hexnan+0xfc>
 8011ec2:	4544      	cmp	r4, r8
 8011ec4:	d9c3      	bls.n	8011e4e <__hexnan+0x7a>
 8011ec6:	2300      	movs	r3, #0
 8011ec8:	f844 3c04 	str.w	r3, [r4, #-4]
 8011ecc:	2501      	movs	r5, #1
 8011ece:	3c04      	subs	r4, #4
 8011ed0:	6822      	ldr	r2, [r4, #0]
 8011ed2:	f000 000f 	and.w	r0, r0, #15
 8011ed6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8011eda:	6022      	str	r2, [r4, #0]
 8011edc:	e7b7      	b.n	8011e4e <__hexnan+0x7a>
 8011ede:	2508      	movs	r5, #8
 8011ee0:	e7b5      	b.n	8011e4e <__hexnan+0x7a>
 8011ee2:	9b01      	ldr	r3, [sp, #4]
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	d0df      	beq.n	8011ea8 <__hexnan+0xd4>
 8011ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8011eec:	f1c3 0320 	rsb	r3, r3, #32
 8011ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8011ef4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011ef8:	401a      	ands	r2, r3
 8011efa:	f846 2c04 	str.w	r2, [r6, #-4]
 8011efe:	e7d3      	b.n	8011ea8 <__hexnan+0xd4>
 8011f00:	3f04      	subs	r7, #4
 8011f02:	e7d1      	b.n	8011ea8 <__hexnan+0xd4>
 8011f04:	2004      	movs	r0, #4
 8011f06:	b007      	add	sp, #28
 8011f08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011f0c <_localeconv_r>:
 8011f0c:	4800      	ldr	r0, [pc, #0]	; (8011f10 <_localeconv_r+0x4>)
 8011f0e:	4770      	bx	lr
 8011f10:	2000019c 	.word	0x2000019c

08011f14 <__retarget_lock_init_recursive>:
 8011f14:	4770      	bx	lr

08011f16 <__retarget_lock_acquire_recursive>:
 8011f16:	4770      	bx	lr

08011f18 <__retarget_lock_release_recursive>:
 8011f18:	4770      	bx	lr
	...

08011f1c <_lseek_r>:
 8011f1c:	b538      	push	{r3, r4, r5, lr}
 8011f1e:	4d07      	ldr	r5, [pc, #28]	; (8011f3c <_lseek_r+0x20>)
 8011f20:	4604      	mov	r4, r0
 8011f22:	4608      	mov	r0, r1
 8011f24:	4611      	mov	r1, r2
 8011f26:	2200      	movs	r2, #0
 8011f28:	602a      	str	r2, [r5, #0]
 8011f2a:	461a      	mov	r2, r3
 8011f2c:	f7f2 fec8 	bl	8004cc0 <_lseek>
 8011f30:	1c43      	adds	r3, r0, #1
 8011f32:	d102      	bne.n	8011f3a <_lseek_r+0x1e>
 8011f34:	682b      	ldr	r3, [r5, #0]
 8011f36:	b103      	cbz	r3, 8011f3a <_lseek_r+0x1e>
 8011f38:	6023      	str	r3, [r4, #0]
 8011f3a:	bd38      	pop	{r3, r4, r5, pc}
 8011f3c:	200018e4 	.word	0x200018e4

08011f40 <__swhatbuf_r>:
 8011f40:	b570      	push	{r4, r5, r6, lr}
 8011f42:	460e      	mov	r6, r1
 8011f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f48:	2900      	cmp	r1, #0
 8011f4a:	b096      	sub	sp, #88	; 0x58
 8011f4c:	4614      	mov	r4, r2
 8011f4e:	461d      	mov	r5, r3
 8011f50:	da07      	bge.n	8011f62 <__swhatbuf_r+0x22>
 8011f52:	2300      	movs	r3, #0
 8011f54:	602b      	str	r3, [r5, #0]
 8011f56:	89b3      	ldrh	r3, [r6, #12]
 8011f58:	061a      	lsls	r2, r3, #24
 8011f5a:	d410      	bmi.n	8011f7e <__swhatbuf_r+0x3e>
 8011f5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011f60:	e00e      	b.n	8011f80 <__swhatbuf_r+0x40>
 8011f62:	466a      	mov	r2, sp
 8011f64:	f001 f846 	bl	8012ff4 <_fstat_r>
 8011f68:	2800      	cmp	r0, #0
 8011f6a:	dbf2      	blt.n	8011f52 <__swhatbuf_r+0x12>
 8011f6c:	9a01      	ldr	r2, [sp, #4]
 8011f6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011f72:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011f76:	425a      	negs	r2, r3
 8011f78:	415a      	adcs	r2, r3
 8011f7a:	602a      	str	r2, [r5, #0]
 8011f7c:	e7ee      	b.n	8011f5c <__swhatbuf_r+0x1c>
 8011f7e:	2340      	movs	r3, #64	; 0x40
 8011f80:	2000      	movs	r0, #0
 8011f82:	6023      	str	r3, [r4, #0]
 8011f84:	b016      	add	sp, #88	; 0x58
 8011f86:	bd70      	pop	{r4, r5, r6, pc}

08011f88 <__smakebuf_r>:
 8011f88:	898b      	ldrh	r3, [r1, #12]
 8011f8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011f8c:	079d      	lsls	r5, r3, #30
 8011f8e:	4606      	mov	r6, r0
 8011f90:	460c      	mov	r4, r1
 8011f92:	d507      	bpl.n	8011fa4 <__smakebuf_r+0x1c>
 8011f94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011f98:	6023      	str	r3, [r4, #0]
 8011f9a:	6123      	str	r3, [r4, #16]
 8011f9c:	2301      	movs	r3, #1
 8011f9e:	6163      	str	r3, [r4, #20]
 8011fa0:	b002      	add	sp, #8
 8011fa2:	bd70      	pop	{r4, r5, r6, pc}
 8011fa4:	ab01      	add	r3, sp, #4
 8011fa6:	466a      	mov	r2, sp
 8011fa8:	f7ff ffca 	bl	8011f40 <__swhatbuf_r>
 8011fac:	9900      	ldr	r1, [sp, #0]
 8011fae:	4605      	mov	r5, r0
 8011fb0:	4630      	mov	r0, r6
 8011fb2:	f7fc fc3d 	bl	800e830 <_malloc_r>
 8011fb6:	b948      	cbnz	r0, 8011fcc <__smakebuf_r+0x44>
 8011fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011fbc:	059a      	lsls	r2, r3, #22
 8011fbe:	d4ef      	bmi.n	8011fa0 <__smakebuf_r+0x18>
 8011fc0:	f023 0303 	bic.w	r3, r3, #3
 8011fc4:	f043 0302 	orr.w	r3, r3, #2
 8011fc8:	81a3      	strh	r3, [r4, #12]
 8011fca:	e7e3      	b.n	8011f94 <__smakebuf_r+0xc>
 8011fcc:	4b0d      	ldr	r3, [pc, #52]	; (8012004 <__smakebuf_r+0x7c>)
 8011fce:	62b3      	str	r3, [r6, #40]	; 0x28
 8011fd0:	89a3      	ldrh	r3, [r4, #12]
 8011fd2:	6020      	str	r0, [r4, #0]
 8011fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011fd8:	81a3      	strh	r3, [r4, #12]
 8011fda:	9b00      	ldr	r3, [sp, #0]
 8011fdc:	6163      	str	r3, [r4, #20]
 8011fde:	9b01      	ldr	r3, [sp, #4]
 8011fe0:	6120      	str	r0, [r4, #16]
 8011fe2:	b15b      	cbz	r3, 8011ffc <__smakebuf_r+0x74>
 8011fe4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011fe8:	4630      	mov	r0, r6
 8011fea:	f001 f815 	bl	8013018 <_isatty_r>
 8011fee:	b128      	cbz	r0, 8011ffc <__smakebuf_r+0x74>
 8011ff0:	89a3      	ldrh	r3, [r4, #12]
 8011ff2:	f023 0303 	bic.w	r3, r3, #3
 8011ff6:	f043 0301 	orr.w	r3, r3, #1
 8011ffa:	81a3      	strh	r3, [r4, #12]
 8011ffc:	89a0      	ldrh	r0, [r4, #12]
 8011ffe:	4305      	orrs	r5, r0
 8012000:	81a5      	strh	r5, [r4, #12]
 8012002:	e7cd      	b.n	8011fa0 <__smakebuf_r+0x18>
 8012004:	0801168d 	.word	0x0801168d

08012008 <__ascii_mbtowc>:
 8012008:	b082      	sub	sp, #8
 801200a:	b901      	cbnz	r1, 801200e <__ascii_mbtowc+0x6>
 801200c:	a901      	add	r1, sp, #4
 801200e:	b142      	cbz	r2, 8012022 <__ascii_mbtowc+0x1a>
 8012010:	b14b      	cbz	r3, 8012026 <__ascii_mbtowc+0x1e>
 8012012:	7813      	ldrb	r3, [r2, #0]
 8012014:	600b      	str	r3, [r1, #0]
 8012016:	7812      	ldrb	r2, [r2, #0]
 8012018:	1e10      	subs	r0, r2, #0
 801201a:	bf18      	it	ne
 801201c:	2001      	movne	r0, #1
 801201e:	b002      	add	sp, #8
 8012020:	4770      	bx	lr
 8012022:	4610      	mov	r0, r2
 8012024:	e7fb      	b.n	801201e <__ascii_mbtowc+0x16>
 8012026:	f06f 0001 	mvn.w	r0, #1
 801202a:	e7f8      	b.n	801201e <__ascii_mbtowc+0x16>

0801202c <__malloc_lock>:
 801202c:	4801      	ldr	r0, [pc, #4]	; (8012034 <__malloc_lock+0x8>)
 801202e:	f7ff bf72 	b.w	8011f16 <__retarget_lock_acquire_recursive>
 8012032:	bf00      	nop
 8012034:	200018dc 	.word	0x200018dc

08012038 <__malloc_unlock>:
 8012038:	4801      	ldr	r0, [pc, #4]	; (8012040 <__malloc_unlock+0x8>)
 801203a:	f7ff bf6d 	b.w	8011f18 <__retarget_lock_release_recursive>
 801203e:	bf00      	nop
 8012040:	200018dc 	.word	0x200018dc

08012044 <_Balloc>:
 8012044:	b570      	push	{r4, r5, r6, lr}
 8012046:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012048:	4604      	mov	r4, r0
 801204a:	460d      	mov	r5, r1
 801204c:	b976      	cbnz	r6, 801206c <_Balloc+0x28>
 801204e:	2010      	movs	r0, #16
 8012050:	f7fc fb78 	bl	800e744 <malloc>
 8012054:	4602      	mov	r2, r0
 8012056:	6260      	str	r0, [r4, #36]	; 0x24
 8012058:	b920      	cbnz	r0, 8012064 <_Balloc+0x20>
 801205a:	4b18      	ldr	r3, [pc, #96]	; (80120bc <_Balloc+0x78>)
 801205c:	4818      	ldr	r0, [pc, #96]	; (80120c0 <_Balloc+0x7c>)
 801205e:	2166      	movs	r1, #102	; 0x66
 8012060:	f000 ff98 	bl	8012f94 <__assert_func>
 8012064:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012068:	6006      	str	r6, [r0, #0]
 801206a:	60c6      	str	r6, [r0, #12]
 801206c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801206e:	68f3      	ldr	r3, [r6, #12]
 8012070:	b183      	cbz	r3, 8012094 <_Balloc+0x50>
 8012072:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012074:	68db      	ldr	r3, [r3, #12]
 8012076:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801207a:	b9b8      	cbnz	r0, 80120ac <_Balloc+0x68>
 801207c:	2101      	movs	r1, #1
 801207e:	fa01 f605 	lsl.w	r6, r1, r5
 8012082:	1d72      	adds	r2, r6, #5
 8012084:	0092      	lsls	r2, r2, #2
 8012086:	4620      	mov	r0, r4
 8012088:	f000 fc97 	bl	80129ba <_calloc_r>
 801208c:	b160      	cbz	r0, 80120a8 <_Balloc+0x64>
 801208e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012092:	e00e      	b.n	80120b2 <_Balloc+0x6e>
 8012094:	2221      	movs	r2, #33	; 0x21
 8012096:	2104      	movs	r1, #4
 8012098:	4620      	mov	r0, r4
 801209a:	f000 fc8e 	bl	80129ba <_calloc_r>
 801209e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80120a0:	60f0      	str	r0, [r6, #12]
 80120a2:	68db      	ldr	r3, [r3, #12]
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d1e4      	bne.n	8012072 <_Balloc+0x2e>
 80120a8:	2000      	movs	r0, #0
 80120aa:	bd70      	pop	{r4, r5, r6, pc}
 80120ac:	6802      	ldr	r2, [r0, #0]
 80120ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80120b2:	2300      	movs	r3, #0
 80120b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80120b8:	e7f7      	b.n	80120aa <_Balloc+0x66>
 80120ba:	bf00      	nop
 80120bc:	08014e35 	.word	0x08014e35
 80120c0:	08014f9c 	.word	0x08014f9c

080120c4 <_Bfree>:
 80120c4:	b570      	push	{r4, r5, r6, lr}
 80120c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80120c8:	4605      	mov	r5, r0
 80120ca:	460c      	mov	r4, r1
 80120cc:	b976      	cbnz	r6, 80120ec <_Bfree+0x28>
 80120ce:	2010      	movs	r0, #16
 80120d0:	f7fc fb38 	bl	800e744 <malloc>
 80120d4:	4602      	mov	r2, r0
 80120d6:	6268      	str	r0, [r5, #36]	; 0x24
 80120d8:	b920      	cbnz	r0, 80120e4 <_Bfree+0x20>
 80120da:	4b09      	ldr	r3, [pc, #36]	; (8012100 <_Bfree+0x3c>)
 80120dc:	4809      	ldr	r0, [pc, #36]	; (8012104 <_Bfree+0x40>)
 80120de:	218a      	movs	r1, #138	; 0x8a
 80120e0:	f000 ff58 	bl	8012f94 <__assert_func>
 80120e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80120e8:	6006      	str	r6, [r0, #0]
 80120ea:	60c6      	str	r6, [r0, #12]
 80120ec:	b13c      	cbz	r4, 80120fe <_Bfree+0x3a>
 80120ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80120f0:	6862      	ldr	r2, [r4, #4]
 80120f2:	68db      	ldr	r3, [r3, #12]
 80120f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80120f8:	6021      	str	r1, [r4, #0]
 80120fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80120fe:	bd70      	pop	{r4, r5, r6, pc}
 8012100:	08014e35 	.word	0x08014e35
 8012104:	08014f9c 	.word	0x08014f9c

08012108 <__multadd>:
 8012108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801210c:	690e      	ldr	r6, [r1, #16]
 801210e:	4607      	mov	r7, r0
 8012110:	4698      	mov	r8, r3
 8012112:	460c      	mov	r4, r1
 8012114:	f101 0014 	add.w	r0, r1, #20
 8012118:	2300      	movs	r3, #0
 801211a:	6805      	ldr	r5, [r0, #0]
 801211c:	b2a9      	uxth	r1, r5
 801211e:	fb02 8101 	mla	r1, r2, r1, r8
 8012122:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8012126:	0c2d      	lsrs	r5, r5, #16
 8012128:	fb02 c505 	mla	r5, r2, r5, ip
 801212c:	b289      	uxth	r1, r1
 801212e:	3301      	adds	r3, #1
 8012130:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8012134:	429e      	cmp	r6, r3
 8012136:	f840 1b04 	str.w	r1, [r0], #4
 801213a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801213e:	dcec      	bgt.n	801211a <__multadd+0x12>
 8012140:	f1b8 0f00 	cmp.w	r8, #0
 8012144:	d022      	beq.n	801218c <__multadd+0x84>
 8012146:	68a3      	ldr	r3, [r4, #8]
 8012148:	42b3      	cmp	r3, r6
 801214a:	dc19      	bgt.n	8012180 <__multadd+0x78>
 801214c:	6861      	ldr	r1, [r4, #4]
 801214e:	4638      	mov	r0, r7
 8012150:	3101      	adds	r1, #1
 8012152:	f7ff ff77 	bl	8012044 <_Balloc>
 8012156:	4605      	mov	r5, r0
 8012158:	b928      	cbnz	r0, 8012166 <__multadd+0x5e>
 801215a:	4602      	mov	r2, r0
 801215c:	4b0d      	ldr	r3, [pc, #52]	; (8012194 <__multadd+0x8c>)
 801215e:	480e      	ldr	r0, [pc, #56]	; (8012198 <__multadd+0x90>)
 8012160:	21b5      	movs	r1, #181	; 0xb5
 8012162:	f000 ff17 	bl	8012f94 <__assert_func>
 8012166:	6922      	ldr	r2, [r4, #16]
 8012168:	3202      	adds	r2, #2
 801216a:	f104 010c 	add.w	r1, r4, #12
 801216e:	0092      	lsls	r2, r2, #2
 8012170:	300c      	adds	r0, #12
 8012172:	f7fc faf7 	bl	800e764 <memcpy>
 8012176:	4621      	mov	r1, r4
 8012178:	4638      	mov	r0, r7
 801217a:	f7ff ffa3 	bl	80120c4 <_Bfree>
 801217e:	462c      	mov	r4, r5
 8012180:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8012184:	3601      	adds	r6, #1
 8012186:	f8c3 8014 	str.w	r8, [r3, #20]
 801218a:	6126      	str	r6, [r4, #16]
 801218c:	4620      	mov	r0, r4
 801218e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012192:	bf00      	nop
 8012194:	08014eab 	.word	0x08014eab
 8012198:	08014f9c 	.word	0x08014f9c

0801219c <__s2b>:
 801219c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80121a0:	460c      	mov	r4, r1
 80121a2:	4615      	mov	r5, r2
 80121a4:	461f      	mov	r7, r3
 80121a6:	2209      	movs	r2, #9
 80121a8:	3308      	adds	r3, #8
 80121aa:	4606      	mov	r6, r0
 80121ac:	fb93 f3f2 	sdiv	r3, r3, r2
 80121b0:	2100      	movs	r1, #0
 80121b2:	2201      	movs	r2, #1
 80121b4:	429a      	cmp	r2, r3
 80121b6:	db09      	blt.n	80121cc <__s2b+0x30>
 80121b8:	4630      	mov	r0, r6
 80121ba:	f7ff ff43 	bl	8012044 <_Balloc>
 80121be:	b940      	cbnz	r0, 80121d2 <__s2b+0x36>
 80121c0:	4602      	mov	r2, r0
 80121c2:	4b19      	ldr	r3, [pc, #100]	; (8012228 <__s2b+0x8c>)
 80121c4:	4819      	ldr	r0, [pc, #100]	; (801222c <__s2b+0x90>)
 80121c6:	21ce      	movs	r1, #206	; 0xce
 80121c8:	f000 fee4 	bl	8012f94 <__assert_func>
 80121cc:	0052      	lsls	r2, r2, #1
 80121ce:	3101      	adds	r1, #1
 80121d0:	e7f0      	b.n	80121b4 <__s2b+0x18>
 80121d2:	9b08      	ldr	r3, [sp, #32]
 80121d4:	6143      	str	r3, [r0, #20]
 80121d6:	2d09      	cmp	r5, #9
 80121d8:	f04f 0301 	mov.w	r3, #1
 80121dc:	6103      	str	r3, [r0, #16]
 80121de:	dd16      	ble.n	801220e <__s2b+0x72>
 80121e0:	f104 0909 	add.w	r9, r4, #9
 80121e4:	46c8      	mov	r8, r9
 80121e6:	442c      	add	r4, r5
 80121e8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80121ec:	4601      	mov	r1, r0
 80121ee:	3b30      	subs	r3, #48	; 0x30
 80121f0:	220a      	movs	r2, #10
 80121f2:	4630      	mov	r0, r6
 80121f4:	f7ff ff88 	bl	8012108 <__multadd>
 80121f8:	45a0      	cmp	r8, r4
 80121fa:	d1f5      	bne.n	80121e8 <__s2b+0x4c>
 80121fc:	f1a5 0408 	sub.w	r4, r5, #8
 8012200:	444c      	add	r4, r9
 8012202:	1b2d      	subs	r5, r5, r4
 8012204:	1963      	adds	r3, r4, r5
 8012206:	42bb      	cmp	r3, r7
 8012208:	db04      	blt.n	8012214 <__s2b+0x78>
 801220a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801220e:	340a      	adds	r4, #10
 8012210:	2509      	movs	r5, #9
 8012212:	e7f6      	b.n	8012202 <__s2b+0x66>
 8012214:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012218:	4601      	mov	r1, r0
 801221a:	3b30      	subs	r3, #48	; 0x30
 801221c:	220a      	movs	r2, #10
 801221e:	4630      	mov	r0, r6
 8012220:	f7ff ff72 	bl	8012108 <__multadd>
 8012224:	e7ee      	b.n	8012204 <__s2b+0x68>
 8012226:	bf00      	nop
 8012228:	08014eab 	.word	0x08014eab
 801222c:	08014f9c 	.word	0x08014f9c

08012230 <__hi0bits>:
 8012230:	0c03      	lsrs	r3, r0, #16
 8012232:	041b      	lsls	r3, r3, #16
 8012234:	b9d3      	cbnz	r3, 801226c <__hi0bits+0x3c>
 8012236:	0400      	lsls	r0, r0, #16
 8012238:	2310      	movs	r3, #16
 801223a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801223e:	bf04      	itt	eq
 8012240:	0200      	lsleq	r0, r0, #8
 8012242:	3308      	addeq	r3, #8
 8012244:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012248:	bf04      	itt	eq
 801224a:	0100      	lsleq	r0, r0, #4
 801224c:	3304      	addeq	r3, #4
 801224e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012252:	bf04      	itt	eq
 8012254:	0080      	lsleq	r0, r0, #2
 8012256:	3302      	addeq	r3, #2
 8012258:	2800      	cmp	r0, #0
 801225a:	db05      	blt.n	8012268 <__hi0bits+0x38>
 801225c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012260:	f103 0301 	add.w	r3, r3, #1
 8012264:	bf08      	it	eq
 8012266:	2320      	moveq	r3, #32
 8012268:	4618      	mov	r0, r3
 801226a:	4770      	bx	lr
 801226c:	2300      	movs	r3, #0
 801226e:	e7e4      	b.n	801223a <__hi0bits+0xa>

08012270 <__lo0bits>:
 8012270:	6803      	ldr	r3, [r0, #0]
 8012272:	f013 0207 	ands.w	r2, r3, #7
 8012276:	4601      	mov	r1, r0
 8012278:	d00b      	beq.n	8012292 <__lo0bits+0x22>
 801227a:	07da      	lsls	r2, r3, #31
 801227c:	d424      	bmi.n	80122c8 <__lo0bits+0x58>
 801227e:	0798      	lsls	r0, r3, #30
 8012280:	bf49      	itett	mi
 8012282:	085b      	lsrmi	r3, r3, #1
 8012284:	089b      	lsrpl	r3, r3, #2
 8012286:	2001      	movmi	r0, #1
 8012288:	600b      	strmi	r3, [r1, #0]
 801228a:	bf5c      	itt	pl
 801228c:	600b      	strpl	r3, [r1, #0]
 801228e:	2002      	movpl	r0, #2
 8012290:	4770      	bx	lr
 8012292:	b298      	uxth	r0, r3
 8012294:	b9b0      	cbnz	r0, 80122c4 <__lo0bits+0x54>
 8012296:	0c1b      	lsrs	r3, r3, #16
 8012298:	2010      	movs	r0, #16
 801229a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801229e:	bf04      	itt	eq
 80122a0:	0a1b      	lsreq	r3, r3, #8
 80122a2:	3008      	addeq	r0, #8
 80122a4:	071a      	lsls	r2, r3, #28
 80122a6:	bf04      	itt	eq
 80122a8:	091b      	lsreq	r3, r3, #4
 80122aa:	3004      	addeq	r0, #4
 80122ac:	079a      	lsls	r2, r3, #30
 80122ae:	bf04      	itt	eq
 80122b0:	089b      	lsreq	r3, r3, #2
 80122b2:	3002      	addeq	r0, #2
 80122b4:	07da      	lsls	r2, r3, #31
 80122b6:	d403      	bmi.n	80122c0 <__lo0bits+0x50>
 80122b8:	085b      	lsrs	r3, r3, #1
 80122ba:	f100 0001 	add.w	r0, r0, #1
 80122be:	d005      	beq.n	80122cc <__lo0bits+0x5c>
 80122c0:	600b      	str	r3, [r1, #0]
 80122c2:	4770      	bx	lr
 80122c4:	4610      	mov	r0, r2
 80122c6:	e7e8      	b.n	801229a <__lo0bits+0x2a>
 80122c8:	2000      	movs	r0, #0
 80122ca:	4770      	bx	lr
 80122cc:	2020      	movs	r0, #32
 80122ce:	4770      	bx	lr

080122d0 <__i2b>:
 80122d0:	b510      	push	{r4, lr}
 80122d2:	460c      	mov	r4, r1
 80122d4:	2101      	movs	r1, #1
 80122d6:	f7ff feb5 	bl	8012044 <_Balloc>
 80122da:	4602      	mov	r2, r0
 80122dc:	b928      	cbnz	r0, 80122ea <__i2b+0x1a>
 80122de:	4b05      	ldr	r3, [pc, #20]	; (80122f4 <__i2b+0x24>)
 80122e0:	4805      	ldr	r0, [pc, #20]	; (80122f8 <__i2b+0x28>)
 80122e2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80122e6:	f000 fe55 	bl	8012f94 <__assert_func>
 80122ea:	2301      	movs	r3, #1
 80122ec:	6144      	str	r4, [r0, #20]
 80122ee:	6103      	str	r3, [r0, #16]
 80122f0:	bd10      	pop	{r4, pc}
 80122f2:	bf00      	nop
 80122f4:	08014eab 	.word	0x08014eab
 80122f8:	08014f9c 	.word	0x08014f9c

080122fc <__multiply>:
 80122fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012300:	4614      	mov	r4, r2
 8012302:	690a      	ldr	r2, [r1, #16]
 8012304:	6923      	ldr	r3, [r4, #16]
 8012306:	429a      	cmp	r2, r3
 8012308:	bfb8      	it	lt
 801230a:	460b      	movlt	r3, r1
 801230c:	460d      	mov	r5, r1
 801230e:	bfbc      	itt	lt
 8012310:	4625      	movlt	r5, r4
 8012312:	461c      	movlt	r4, r3
 8012314:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8012318:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801231c:	68ab      	ldr	r3, [r5, #8]
 801231e:	6869      	ldr	r1, [r5, #4]
 8012320:	eb0a 0709 	add.w	r7, sl, r9
 8012324:	42bb      	cmp	r3, r7
 8012326:	b085      	sub	sp, #20
 8012328:	bfb8      	it	lt
 801232a:	3101      	addlt	r1, #1
 801232c:	f7ff fe8a 	bl	8012044 <_Balloc>
 8012330:	b930      	cbnz	r0, 8012340 <__multiply+0x44>
 8012332:	4602      	mov	r2, r0
 8012334:	4b42      	ldr	r3, [pc, #264]	; (8012440 <__multiply+0x144>)
 8012336:	4843      	ldr	r0, [pc, #268]	; (8012444 <__multiply+0x148>)
 8012338:	f240 115d 	movw	r1, #349	; 0x15d
 801233c:	f000 fe2a 	bl	8012f94 <__assert_func>
 8012340:	f100 0614 	add.w	r6, r0, #20
 8012344:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8012348:	4633      	mov	r3, r6
 801234a:	2200      	movs	r2, #0
 801234c:	4543      	cmp	r3, r8
 801234e:	d31e      	bcc.n	801238e <__multiply+0x92>
 8012350:	f105 0c14 	add.w	ip, r5, #20
 8012354:	f104 0314 	add.w	r3, r4, #20
 8012358:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801235c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8012360:	9202      	str	r2, [sp, #8]
 8012362:	ebac 0205 	sub.w	r2, ip, r5
 8012366:	3a15      	subs	r2, #21
 8012368:	f022 0203 	bic.w	r2, r2, #3
 801236c:	3204      	adds	r2, #4
 801236e:	f105 0115 	add.w	r1, r5, #21
 8012372:	458c      	cmp	ip, r1
 8012374:	bf38      	it	cc
 8012376:	2204      	movcc	r2, #4
 8012378:	9201      	str	r2, [sp, #4]
 801237a:	9a02      	ldr	r2, [sp, #8]
 801237c:	9303      	str	r3, [sp, #12]
 801237e:	429a      	cmp	r2, r3
 8012380:	d808      	bhi.n	8012394 <__multiply+0x98>
 8012382:	2f00      	cmp	r7, #0
 8012384:	dc55      	bgt.n	8012432 <__multiply+0x136>
 8012386:	6107      	str	r7, [r0, #16]
 8012388:	b005      	add	sp, #20
 801238a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801238e:	f843 2b04 	str.w	r2, [r3], #4
 8012392:	e7db      	b.n	801234c <__multiply+0x50>
 8012394:	f8b3 a000 	ldrh.w	sl, [r3]
 8012398:	f1ba 0f00 	cmp.w	sl, #0
 801239c:	d020      	beq.n	80123e0 <__multiply+0xe4>
 801239e:	f105 0e14 	add.w	lr, r5, #20
 80123a2:	46b1      	mov	r9, r6
 80123a4:	2200      	movs	r2, #0
 80123a6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80123aa:	f8d9 b000 	ldr.w	fp, [r9]
 80123ae:	b2a1      	uxth	r1, r4
 80123b0:	fa1f fb8b 	uxth.w	fp, fp
 80123b4:	fb0a b101 	mla	r1, sl, r1, fp
 80123b8:	4411      	add	r1, r2
 80123ba:	f8d9 2000 	ldr.w	r2, [r9]
 80123be:	0c24      	lsrs	r4, r4, #16
 80123c0:	0c12      	lsrs	r2, r2, #16
 80123c2:	fb0a 2404 	mla	r4, sl, r4, r2
 80123c6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80123ca:	b289      	uxth	r1, r1
 80123cc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80123d0:	45f4      	cmp	ip, lr
 80123d2:	f849 1b04 	str.w	r1, [r9], #4
 80123d6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80123da:	d8e4      	bhi.n	80123a6 <__multiply+0xaa>
 80123dc:	9901      	ldr	r1, [sp, #4]
 80123de:	5072      	str	r2, [r6, r1]
 80123e0:	9a03      	ldr	r2, [sp, #12]
 80123e2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80123e6:	3304      	adds	r3, #4
 80123e8:	f1b9 0f00 	cmp.w	r9, #0
 80123ec:	d01f      	beq.n	801242e <__multiply+0x132>
 80123ee:	6834      	ldr	r4, [r6, #0]
 80123f0:	f105 0114 	add.w	r1, r5, #20
 80123f4:	46b6      	mov	lr, r6
 80123f6:	f04f 0a00 	mov.w	sl, #0
 80123fa:	880a      	ldrh	r2, [r1, #0]
 80123fc:	f8be b002 	ldrh.w	fp, [lr, #2]
 8012400:	fb09 b202 	mla	r2, r9, r2, fp
 8012404:	4492      	add	sl, r2
 8012406:	b2a4      	uxth	r4, r4
 8012408:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801240c:	f84e 4b04 	str.w	r4, [lr], #4
 8012410:	f851 4b04 	ldr.w	r4, [r1], #4
 8012414:	f8be 2000 	ldrh.w	r2, [lr]
 8012418:	0c24      	lsrs	r4, r4, #16
 801241a:	fb09 2404 	mla	r4, r9, r4, r2
 801241e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8012422:	458c      	cmp	ip, r1
 8012424:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8012428:	d8e7      	bhi.n	80123fa <__multiply+0xfe>
 801242a:	9a01      	ldr	r2, [sp, #4]
 801242c:	50b4      	str	r4, [r6, r2]
 801242e:	3604      	adds	r6, #4
 8012430:	e7a3      	b.n	801237a <__multiply+0x7e>
 8012432:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012436:	2b00      	cmp	r3, #0
 8012438:	d1a5      	bne.n	8012386 <__multiply+0x8a>
 801243a:	3f01      	subs	r7, #1
 801243c:	e7a1      	b.n	8012382 <__multiply+0x86>
 801243e:	bf00      	nop
 8012440:	08014eab 	.word	0x08014eab
 8012444:	08014f9c 	.word	0x08014f9c

08012448 <__pow5mult>:
 8012448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801244c:	4615      	mov	r5, r2
 801244e:	f012 0203 	ands.w	r2, r2, #3
 8012452:	4606      	mov	r6, r0
 8012454:	460f      	mov	r7, r1
 8012456:	d007      	beq.n	8012468 <__pow5mult+0x20>
 8012458:	4c25      	ldr	r4, [pc, #148]	; (80124f0 <__pow5mult+0xa8>)
 801245a:	3a01      	subs	r2, #1
 801245c:	2300      	movs	r3, #0
 801245e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012462:	f7ff fe51 	bl	8012108 <__multadd>
 8012466:	4607      	mov	r7, r0
 8012468:	10ad      	asrs	r5, r5, #2
 801246a:	d03d      	beq.n	80124e8 <__pow5mult+0xa0>
 801246c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801246e:	b97c      	cbnz	r4, 8012490 <__pow5mult+0x48>
 8012470:	2010      	movs	r0, #16
 8012472:	f7fc f967 	bl	800e744 <malloc>
 8012476:	4602      	mov	r2, r0
 8012478:	6270      	str	r0, [r6, #36]	; 0x24
 801247a:	b928      	cbnz	r0, 8012488 <__pow5mult+0x40>
 801247c:	4b1d      	ldr	r3, [pc, #116]	; (80124f4 <__pow5mult+0xac>)
 801247e:	481e      	ldr	r0, [pc, #120]	; (80124f8 <__pow5mult+0xb0>)
 8012480:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012484:	f000 fd86 	bl	8012f94 <__assert_func>
 8012488:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801248c:	6004      	str	r4, [r0, #0]
 801248e:	60c4      	str	r4, [r0, #12]
 8012490:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012494:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012498:	b94c      	cbnz	r4, 80124ae <__pow5mult+0x66>
 801249a:	f240 2171 	movw	r1, #625	; 0x271
 801249e:	4630      	mov	r0, r6
 80124a0:	f7ff ff16 	bl	80122d0 <__i2b>
 80124a4:	2300      	movs	r3, #0
 80124a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80124aa:	4604      	mov	r4, r0
 80124ac:	6003      	str	r3, [r0, #0]
 80124ae:	f04f 0900 	mov.w	r9, #0
 80124b2:	07eb      	lsls	r3, r5, #31
 80124b4:	d50a      	bpl.n	80124cc <__pow5mult+0x84>
 80124b6:	4639      	mov	r1, r7
 80124b8:	4622      	mov	r2, r4
 80124ba:	4630      	mov	r0, r6
 80124bc:	f7ff ff1e 	bl	80122fc <__multiply>
 80124c0:	4639      	mov	r1, r7
 80124c2:	4680      	mov	r8, r0
 80124c4:	4630      	mov	r0, r6
 80124c6:	f7ff fdfd 	bl	80120c4 <_Bfree>
 80124ca:	4647      	mov	r7, r8
 80124cc:	106d      	asrs	r5, r5, #1
 80124ce:	d00b      	beq.n	80124e8 <__pow5mult+0xa0>
 80124d0:	6820      	ldr	r0, [r4, #0]
 80124d2:	b938      	cbnz	r0, 80124e4 <__pow5mult+0x9c>
 80124d4:	4622      	mov	r2, r4
 80124d6:	4621      	mov	r1, r4
 80124d8:	4630      	mov	r0, r6
 80124da:	f7ff ff0f 	bl	80122fc <__multiply>
 80124de:	6020      	str	r0, [r4, #0]
 80124e0:	f8c0 9000 	str.w	r9, [r0]
 80124e4:	4604      	mov	r4, r0
 80124e6:	e7e4      	b.n	80124b2 <__pow5mult+0x6a>
 80124e8:	4638      	mov	r0, r7
 80124ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80124ee:	bf00      	nop
 80124f0:	080150f0 	.word	0x080150f0
 80124f4:	08014e35 	.word	0x08014e35
 80124f8:	08014f9c 	.word	0x08014f9c

080124fc <__lshift>:
 80124fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012500:	460c      	mov	r4, r1
 8012502:	6849      	ldr	r1, [r1, #4]
 8012504:	6923      	ldr	r3, [r4, #16]
 8012506:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801250a:	68a3      	ldr	r3, [r4, #8]
 801250c:	4607      	mov	r7, r0
 801250e:	4691      	mov	r9, r2
 8012510:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012514:	f108 0601 	add.w	r6, r8, #1
 8012518:	42b3      	cmp	r3, r6
 801251a:	db0b      	blt.n	8012534 <__lshift+0x38>
 801251c:	4638      	mov	r0, r7
 801251e:	f7ff fd91 	bl	8012044 <_Balloc>
 8012522:	4605      	mov	r5, r0
 8012524:	b948      	cbnz	r0, 801253a <__lshift+0x3e>
 8012526:	4602      	mov	r2, r0
 8012528:	4b28      	ldr	r3, [pc, #160]	; (80125cc <__lshift+0xd0>)
 801252a:	4829      	ldr	r0, [pc, #164]	; (80125d0 <__lshift+0xd4>)
 801252c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012530:	f000 fd30 	bl	8012f94 <__assert_func>
 8012534:	3101      	adds	r1, #1
 8012536:	005b      	lsls	r3, r3, #1
 8012538:	e7ee      	b.n	8012518 <__lshift+0x1c>
 801253a:	2300      	movs	r3, #0
 801253c:	f100 0114 	add.w	r1, r0, #20
 8012540:	f100 0210 	add.w	r2, r0, #16
 8012544:	4618      	mov	r0, r3
 8012546:	4553      	cmp	r3, sl
 8012548:	db33      	blt.n	80125b2 <__lshift+0xb6>
 801254a:	6920      	ldr	r0, [r4, #16]
 801254c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012550:	f104 0314 	add.w	r3, r4, #20
 8012554:	f019 091f 	ands.w	r9, r9, #31
 8012558:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801255c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012560:	d02b      	beq.n	80125ba <__lshift+0xbe>
 8012562:	f1c9 0e20 	rsb	lr, r9, #32
 8012566:	468a      	mov	sl, r1
 8012568:	2200      	movs	r2, #0
 801256a:	6818      	ldr	r0, [r3, #0]
 801256c:	fa00 f009 	lsl.w	r0, r0, r9
 8012570:	4302      	orrs	r2, r0
 8012572:	f84a 2b04 	str.w	r2, [sl], #4
 8012576:	f853 2b04 	ldr.w	r2, [r3], #4
 801257a:	459c      	cmp	ip, r3
 801257c:	fa22 f20e 	lsr.w	r2, r2, lr
 8012580:	d8f3      	bhi.n	801256a <__lshift+0x6e>
 8012582:	ebac 0304 	sub.w	r3, ip, r4
 8012586:	3b15      	subs	r3, #21
 8012588:	f023 0303 	bic.w	r3, r3, #3
 801258c:	3304      	adds	r3, #4
 801258e:	f104 0015 	add.w	r0, r4, #21
 8012592:	4584      	cmp	ip, r0
 8012594:	bf38      	it	cc
 8012596:	2304      	movcc	r3, #4
 8012598:	50ca      	str	r2, [r1, r3]
 801259a:	b10a      	cbz	r2, 80125a0 <__lshift+0xa4>
 801259c:	f108 0602 	add.w	r6, r8, #2
 80125a0:	3e01      	subs	r6, #1
 80125a2:	4638      	mov	r0, r7
 80125a4:	612e      	str	r6, [r5, #16]
 80125a6:	4621      	mov	r1, r4
 80125a8:	f7ff fd8c 	bl	80120c4 <_Bfree>
 80125ac:	4628      	mov	r0, r5
 80125ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80125b6:	3301      	adds	r3, #1
 80125b8:	e7c5      	b.n	8012546 <__lshift+0x4a>
 80125ba:	3904      	subs	r1, #4
 80125bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80125c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80125c4:	459c      	cmp	ip, r3
 80125c6:	d8f9      	bhi.n	80125bc <__lshift+0xc0>
 80125c8:	e7ea      	b.n	80125a0 <__lshift+0xa4>
 80125ca:	bf00      	nop
 80125cc:	08014eab 	.word	0x08014eab
 80125d0:	08014f9c 	.word	0x08014f9c

080125d4 <__mcmp>:
 80125d4:	b530      	push	{r4, r5, lr}
 80125d6:	6902      	ldr	r2, [r0, #16]
 80125d8:	690c      	ldr	r4, [r1, #16]
 80125da:	1b12      	subs	r2, r2, r4
 80125dc:	d10e      	bne.n	80125fc <__mcmp+0x28>
 80125de:	f100 0314 	add.w	r3, r0, #20
 80125e2:	3114      	adds	r1, #20
 80125e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80125e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80125ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80125f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80125f4:	42a5      	cmp	r5, r4
 80125f6:	d003      	beq.n	8012600 <__mcmp+0x2c>
 80125f8:	d305      	bcc.n	8012606 <__mcmp+0x32>
 80125fa:	2201      	movs	r2, #1
 80125fc:	4610      	mov	r0, r2
 80125fe:	bd30      	pop	{r4, r5, pc}
 8012600:	4283      	cmp	r3, r0
 8012602:	d3f3      	bcc.n	80125ec <__mcmp+0x18>
 8012604:	e7fa      	b.n	80125fc <__mcmp+0x28>
 8012606:	f04f 32ff 	mov.w	r2, #4294967295
 801260a:	e7f7      	b.n	80125fc <__mcmp+0x28>

0801260c <__mdiff>:
 801260c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012610:	460c      	mov	r4, r1
 8012612:	4606      	mov	r6, r0
 8012614:	4611      	mov	r1, r2
 8012616:	4620      	mov	r0, r4
 8012618:	4617      	mov	r7, r2
 801261a:	f7ff ffdb 	bl	80125d4 <__mcmp>
 801261e:	1e05      	subs	r5, r0, #0
 8012620:	d110      	bne.n	8012644 <__mdiff+0x38>
 8012622:	4629      	mov	r1, r5
 8012624:	4630      	mov	r0, r6
 8012626:	f7ff fd0d 	bl	8012044 <_Balloc>
 801262a:	b930      	cbnz	r0, 801263a <__mdiff+0x2e>
 801262c:	4b39      	ldr	r3, [pc, #228]	; (8012714 <__mdiff+0x108>)
 801262e:	4602      	mov	r2, r0
 8012630:	f240 2132 	movw	r1, #562	; 0x232
 8012634:	4838      	ldr	r0, [pc, #224]	; (8012718 <__mdiff+0x10c>)
 8012636:	f000 fcad 	bl	8012f94 <__assert_func>
 801263a:	2301      	movs	r3, #1
 801263c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012640:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012644:	bfa4      	itt	ge
 8012646:	463b      	movge	r3, r7
 8012648:	4627      	movge	r7, r4
 801264a:	4630      	mov	r0, r6
 801264c:	6879      	ldr	r1, [r7, #4]
 801264e:	bfa6      	itte	ge
 8012650:	461c      	movge	r4, r3
 8012652:	2500      	movge	r5, #0
 8012654:	2501      	movlt	r5, #1
 8012656:	f7ff fcf5 	bl	8012044 <_Balloc>
 801265a:	b920      	cbnz	r0, 8012666 <__mdiff+0x5a>
 801265c:	4b2d      	ldr	r3, [pc, #180]	; (8012714 <__mdiff+0x108>)
 801265e:	4602      	mov	r2, r0
 8012660:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012664:	e7e6      	b.n	8012634 <__mdiff+0x28>
 8012666:	693e      	ldr	r6, [r7, #16]
 8012668:	60c5      	str	r5, [r0, #12]
 801266a:	6925      	ldr	r5, [r4, #16]
 801266c:	f107 0114 	add.w	r1, r7, #20
 8012670:	f104 0914 	add.w	r9, r4, #20
 8012674:	f100 0e14 	add.w	lr, r0, #20
 8012678:	f107 0210 	add.w	r2, r7, #16
 801267c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8012680:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8012684:	46f2      	mov	sl, lr
 8012686:	2700      	movs	r7, #0
 8012688:	f859 3b04 	ldr.w	r3, [r9], #4
 801268c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012690:	fa1f f883 	uxth.w	r8, r3
 8012694:	fa17 f78b 	uxtah	r7, r7, fp
 8012698:	0c1b      	lsrs	r3, r3, #16
 801269a:	eba7 0808 	sub.w	r8, r7, r8
 801269e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80126a2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80126a6:	fa1f f888 	uxth.w	r8, r8
 80126aa:	141f      	asrs	r7, r3, #16
 80126ac:	454d      	cmp	r5, r9
 80126ae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80126b2:	f84a 3b04 	str.w	r3, [sl], #4
 80126b6:	d8e7      	bhi.n	8012688 <__mdiff+0x7c>
 80126b8:	1b2b      	subs	r3, r5, r4
 80126ba:	3b15      	subs	r3, #21
 80126bc:	f023 0303 	bic.w	r3, r3, #3
 80126c0:	3304      	adds	r3, #4
 80126c2:	3415      	adds	r4, #21
 80126c4:	42a5      	cmp	r5, r4
 80126c6:	bf38      	it	cc
 80126c8:	2304      	movcc	r3, #4
 80126ca:	4419      	add	r1, r3
 80126cc:	4473      	add	r3, lr
 80126ce:	469e      	mov	lr, r3
 80126d0:	460d      	mov	r5, r1
 80126d2:	4565      	cmp	r5, ip
 80126d4:	d30e      	bcc.n	80126f4 <__mdiff+0xe8>
 80126d6:	f10c 0203 	add.w	r2, ip, #3
 80126da:	1a52      	subs	r2, r2, r1
 80126dc:	f022 0203 	bic.w	r2, r2, #3
 80126e0:	3903      	subs	r1, #3
 80126e2:	458c      	cmp	ip, r1
 80126e4:	bf38      	it	cc
 80126e6:	2200      	movcc	r2, #0
 80126e8:	441a      	add	r2, r3
 80126ea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80126ee:	b17b      	cbz	r3, 8012710 <__mdiff+0x104>
 80126f0:	6106      	str	r6, [r0, #16]
 80126f2:	e7a5      	b.n	8012640 <__mdiff+0x34>
 80126f4:	f855 8b04 	ldr.w	r8, [r5], #4
 80126f8:	fa17 f488 	uxtah	r4, r7, r8
 80126fc:	1422      	asrs	r2, r4, #16
 80126fe:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8012702:	b2a4      	uxth	r4, r4
 8012704:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8012708:	f84e 4b04 	str.w	r4, [lr], #4
 801270c:	1417      	asrs	r7, r2, #16
 801270e:	e7e0      	b.n	80126d2 <__mdiff+0xc6>
 8012710:	3e01      	subs	r6, #1
 8012712:	e7ea      	b.n	80126ea <__mdiff+0xde>
 8012714:	08014eab 	.word	0x08014eab
 8012718:	08014f9c 	.word	0x08014f9c

0801271c <__ulp>:
 801271c:	b082      	sub	sp, #8
 801271e:	ed8d 0b00 	vstr	d0, [sp]
 8012722:	9b01      	ldr	r3, [sp, #4]
 8012724:	4912      	ldr	r1, [pc, #72]	; (8012770 <__ulp+0x54>)
 8012726:	4019      	ands	r1, r3
 8012728:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801272c:	2900      	cmp	r1, #0
 801272e:	dd05      	ble.n	801273c <__ulp+0x20>
 8012730:	2200      	movs	r2, #0
 8012732:	460b      	mov	r3, r1
 8012734:	ec43 2b10 	vmov	d0, r2, r3
 8012738:	b002      	add	sp, #8
 801273a:	4770      	bx	lr
 801273c:	4249      	negs	r1, r1
 801273e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8012742:	ea4f 5021 	mov.w	r0, r1, asr #20
 8012746:	f04f 0200 	mov.w	r2, #0
 801274a:	f04f 0300 	mov.w	r3, #0
 801274e:	da04      	bge.n	801275a <__ulp+0x3e>
 8012750:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8012754:	fa41 f300 	asr.w	r3, r1, r0
 8012758:	e7ec      	b.n	8012734 <__ulp+0x18>
 801275a:	f1a0 0114 	sub.w	r1, r0, #20
 801275e:	291e      	cmp	r1, #30
 8012760:	bfda      	itte	le
 8012762:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8012766:	fa20 f101 	lsrle.w	r1, r0, r1
 801276a:	2101      	movgt	r1, #1
 801276c:	460a      	mov	r2, r1
 801276e:	e7e1      	b.n	8012734 <__ulp+0x18>
 8012770:	7ff00000 	.word	0x7ff00000

08012774 <__b2d>:
 8012774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012776:	6905      	ldr	r5, [r0, #16]
 8012778:	f100 0714 	add.w	r7, r0, #20
 801277c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8012780:	1f2e      	subs	r6, r5, #4
 8012782:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8012786:	4620      	mov	r0, r4
 8012788:	f7ff fd52 	bl	8012230 <__hi0bits>
 801278c:	f1c0 0320 	rsb	r3, r0, #32
 8012790:	280a      	cmp	r0, #10
 8012792:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8012810 <__b2d+0x9c>
 8012796:	600b      	str	r3, [r1, #0]
 8012798:	dc14      	bgt.n	80127c4 <__b2d+0x50>
 801279a:	f1c0 0e0b 	rsb	lr, r0, #11
 801279e:	fa24 f10e 	lsr.w	r1, r4, lr
 80127a2:	42b7      	cmp	r7, r6
 80127a4:	ea41 030c 	orr.w	r3, r1, ip
 80127a8:	bf34      	ite	cc
 80127aa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80127ae:	2100      	movcs	r1, #0
 80127b0:	3015      	adds	r0, #21
 80127b2:	fa04 f000 	lsl.w	r0, r4, r0
 80127b6:	fa21 f10e 	lsr.w	r1, r1, lr
 80127ba:	ea40 0201 	orr.w	r2, r0, r1
 80127be:	ec43 2b10 	vmov	d0, r2, r3
 80127c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80127c4:	42b7      	cmp	r7, r6
 80127c6:	bf3a      	itte	cc
 80127c8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80127cc:	f1a5 0608 	subcc.w	r6, r5, #8
 80127d0:	2100      	movcs	r1, #0
 80127d2:	380b      	subs	r0, #11
 80127d4:	d017      	beq.n	8012806 <__b2d+0x92>
 80127d6:	f1c0 0c20 	rsb	ip, r0, #32
 80127da:	fa04 f500 	lsl.w	r5, r4, r0
 80127de:	42be      	cmp	r6, r7
 80127e0:	fa21 f40c 	lsr.w	r4, r1, ip
 80127e4:	ea45 0504 	orr.w	r5, r5, r4
 80127e8:	bf8c      	ite	hi
 80127ea:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80127ee:	2400      	movls	r4, #0
 80127f0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80127f4:	fa01 f000 	lsl.w	r0, r1, r0
 80127f8:	fa24 f40c 	lsr.w	r4, r4, ip
 80127fc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012800:	ea40 0204 	orr.w	r2, r0, r4
 8012804:	e7db      	b.n	80127be <__b2d+0x4a>
 8012806:	ea44 030c 	orr.w	r3, r4, ip
 801280a:	460a      	mov	r2, r1
 801280c:	e7d7      	b.n	80127be <__b2d+0x4a>
 801280e:	bf00      	nop
 8012810:	3ff00000 	.word	0x3ff00000

08012814 <__d2b>:
 8012814:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012818:	4689      	mov	r9, r1
 801281a:	2101      	movs	r1, #1
 801281c:	ec57 6b10 	vmov	r6, r7, d0
 8012820:	4690      	mov	r8, r2
 8012822:	f7ff fc0f 	bl	8012044 <_Balloc>
 8012826:	4604      	mov	r4, r0
 8012828:	b930      	cbnz	r0, 8012838 <__d2b+0x24>
 801282a:	4602      	mov	r2, r0
 801282c:	4b25      	ldr	r3, [pc, #148]	; (80128c4 <__d2b+0xb0>)
 801282e:	4826      	ldr	r0, [pc, #152]	; (80128c8 <__d2b+0xb4>)
 8012830:	f240 310a 	movw	r1, #778	; 0x30a
 8012834:	f000 fbae 	bl	8012f94 <__assert_func>
 8012838:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801283c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012840:	bb35      	cbnz	r5, 8012890 <__d2b+0x7c>
 8012842:	2e00      	cmp	r6, #0
 8012844:	9301      	str	r3, [sp, #4]
 8012846:	d028      	beq.n	801289a <__d2b+0x86>
 8012848:	4668      	mov	r0, sp
 801284a:	9600      	str	r6, [sp, #0]
 801284c:	f7ff fd10 	bl	8012270 <__lo0bits>
 8012850:	9900      	ldr	r1, [sp, #0]
 8012852:	b300      	cbz	r0, 8012896 <__d2b+0x82>
 8012854:	9a01      	ldr	r2, [sp, #4]
 8012856:	f1c0 0320 	rsb	r3, r0, #32
 801285a:	fa02 f303 	lsl.w	r3, r2, r3
 801285e:	430b      	orrs	r3, r1
 8012860:	40c2      	lsrs	r2, r0
 8012862:	6163      	str	r3, [r4, #20]
 8012864:	9201      	str	r2, [sp, #4]
 8012866:	9b01      	ldr	r3, [sp, #4]
 8012868:	61a3      	str	r3, [r4, #24]
 801286a:	2b00      	cmp	r3, #0
 801286c:	bf14      	ite	ne
 801286e:	2202      	movne	r2, #2
 8012870:	2201      	moveq	r2, #1
 8012872:	6122      	str	r2, [r4, #16]
 8012874:	b1d5      	cbz	r5, 80128ac <__d2b+0x98>
 8012876:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801287a:	4405      	add	r5, r0
 801287c:	f8c9 5000 	str.w	r5, [r9]
 8012880:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012884:	f8c8 0000 	str.w	r0, [r8]
 8012888:	4620      	mov	r0, r4
 801288a:	b003      	add	sp, #12
 801288c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012890:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012894:	e7d5      	b.n	8012842 <__d2b+0x2e>
 8012896:	6161      	str	r1, [r4, #20]
 8012898:	e7e5      	b.n	8012866 <__d2b+0x52>
 801289a:	a801      	add	r0, sp, #4
 801289c:	f7ff fce8 	bl	8012270 <__lo0bits>
 80128a0:	9b01      	ldr	r3, [sp, #4]
 80128a2:	6163      	str	r3, [r4, #20]
 80128a4:	2201      	movs	r2, #1
 80128a6:	6122      	str	r2, [r4, #16]
 80128a8:	3020      	adds	r0, #32
 80128aa:	e7e3      	b.n	8012874 <__d2b+0x60>
 80128ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80128b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80128b4:	f8c9 0000 	str.w	r0, [r9]
 80128b8:	6918      	ldr	r0, [r3, #16]
 80128ba:	f7ff fcb9 	bl	8012230 <__hi0bits>
 80128be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80128c2:	e7df      	b.n	8012884 <__d2b+0x70>
 80128c4:	08014eab 	.word	0x08014eab
 80128c8:	08014f9c 	.word	0x08014f9c

080128cc <__ratio>:
 80128cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128d0:	4688      	mov	r8, r1
 80128d2:	4669      	mov	r1, sp
 80128d4:	4681      	mov	r9, r0
 80128d6:	f7ff ff4d 	bl	8012774 <__b2d>
 80128da:	a901      	add	r1, sp, #4
 80128dc:	4640      	mov	r0, r8
 80128de:	ec55 4b10 	vmov	r4, r5, d0
 80128e2:	f7ff ff47 	bl	8012774 <__b2d>
 80128e6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80128ea:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80128ee:	eba3 0c02 	sub.w	ip, r3, r2
 80128f2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80128f6:	1a9b      	subs	r3, r3, r2
 80128f8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80128fc:	ec51 0b10 	vmov	r0, r1, d0
 8012900:	2b00      	cmp	r3, #0
 8012902:	bfd6      	itet	le
 8012904:	460a      	movle	r2, r1
 8012906:	462a      	movgt	r2, r5
 8012908:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801290c:	468b      	mov	fp, r1
 801290e:	462f      	mov	r7, r5
 8012910:	bfd4      	ite	le
 8012912:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8012916:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801291a:	4620      	mov	r0, r4
 801291c:	ee10 2a10 	vmov	r2, s0
 8012920:	465b      	mov	r3, fp
 8012922:	4639      	mov	r1, r7
 8012924:	f7ed ffa2 	bl	800086c <__aeabi_ddiv>
 8012928:	ec41 0b10 	vmov	d0, r0, r1
 801292c:	b003      	add	sp, #12
 801292e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012932 <__copybits>:
 8012932:	3901      	subs	r1, #1
 8012934:	b570      	push	{r4, r5, r6, lr}
 8012936:	1149      	asrs	r1, r1, #5
 8012938:	6914      	ldr	r4, [r2, #16]
 801293a:	3101      	adds	r1, #1
 801293c:	f102 0314 	add.w	r3, r2, #20
 8012940:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012944:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012948:	1f05      	subs	r5, r0, #4
 801294a:	42a3      	cmp	r3, r4
 801294c:	d30c      	bcc.n	8012968 <__copybits+0x36>
 801294e:	1aa3      	subs	r3, r4, r2
 8012950:	3b11      	subs	r3, #17
 8012952:	f023 0303 	bic.w	r3, r3, #3
 8012956:	3211      	adds	r2, #17
 8012958:	42a2      	cmp	r2, r4
 801295a:	bf88      	it	hi
 801295c:	2300      	movhi	r3, #0
 801295e:	4418      	add	r0, r3
 8012960:	2300      	movs	r3, #0
 8012962:	4288      	cmp	r0, r1
 8012964:	d305      	bcc.n	8012972 <__copybits+0x40>
 8012966:	bd70      	pop	{r4, r5, r6, pc}
 8012968:	f853 6b04 	ldr.w	r6, [r3], #4
 801296c:	f845 6f04 	str.w	r6, [r5, #4]!
 8012970:	e7eb      	b.n	801294a <__copybits+0x18>
 8012972:	f840 3b04 	str.w	r3, [r0], #4
 8012976:	e7f4      	b.n	8012962 <__copybits+0x30>

08012978 <__any_on>:
 8012978:	f100 0214 	add.w	r2, r0, #20
 801297c:	6900      	ldr	r0, [r0, #16]
 801297e:	114b      	asrs	r3, r1, #5
 8012980:	4298      	cmp	r0, r3
 8012982:	b510      	push	{r4, lr}
 8012984:	db11      	blt.n	80129aa <__any_on+0x32>
 8012986:	dd0a      	ble.n	801299e <__any_on+0x26>
 8012988:	f011 011f 	ands.w	r1, r1, #31
 801298c:	d007      	beq.n	801299e <__any_on+0x26>
 801298e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012992:	fa24 f001 	lsr.w	r0, r4, r1
 8012996:	fa00 f101 	lsl.w	r1, r0, r1
 801299a:	428c      	cmp	r4, r1
 801299c:	d10b      	bne.n	80129b6 <__any_on+0x3e>
 801299e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80129a2:	4293      	cmp	r3, r2
 80129a4:	d803      	bhi.n	80129ae <__any_on+0x36>
 80129a6:	2000      	movs	r0, #0
 80129a8:	bd10      	pop	{r4, pc}
 80129aa:	4603      	mov	r3, r0
 80129ac:	e7f7      	b.n	801299e <__any_on+0x26>
 80129ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80129b2:	2900      	cmp	r1, #0
 80129b4:	d0f5      	beq.n	80129a2 <__any_on+0x2a>
 80129b6:	2001      	movs	r0, #1
 80129b8:	e7f6      	b.n	80129a8 <__any_on+0x30>

080129ba <_calloc_r>:
 80129ba:	b513      	push	{r0, r1, r4, lr}
 80129bc:	434a      	muls	r2, r1
 80129be:	4611      	mov	r1, r2
 80129c0:	9201      	str	r2, [sp, #4]
 80129c2:	f7fb ff35 	bl	800e830 <_malloc_r>
 80129c6:	4604      	mov	r4, r0
 80129c8:	b118      	cbz	r0, 80129d2 <_calloc_r+0x18>
 80129ca:	9a01      	ldr	r2, [sp, #4]
 80129cc:	2100      	movs	r1, #0
 80129ce:	f7fb fed7 	bl	800e780 <memset>
 80129d2:	4620      	mov	r0, r4
 80129d4:	b002      	add	sp, #8
 80129d6:	bd10      	pop	{r4, pc}

080129d8 <__ssputs_r>:
 80129d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80129dc:	688e      	ldr	r6, [r1, #8]
 80129de:	429e      	cmp	r6, r3
 80129e0:	4682      	mov	sl, r0
 80129e2:	460c      	mov	r4, r1
 80129e4:	4690      	mov	r8, r2
 80129e6:	461f      	mov	r7, r3
 80129e8:	d838      	bhi.n	8012a5c <__ssputs_r+0x84>
 80129ea:	898a      	ldrh	r2, [r1, #12]
 80129ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80129f0:	d032      	beq.n	8012a58 <__ssputs_r+0x80>
 80129f2:	6825      	ldr	r5, [r4, #0]
 80129f4:	6909      	ldr	r1, [r1, #16]
 80129f6:	eba5 0901 	sub.w	r9, r5, r1
 80129fa:	6965      	ldr	r5, [r4, #20]
 80129fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012a00:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012a04:	3301      	adds	r3, #1
 8012a06:	444b      	add	r3, r9
 8012a08:	106d      	asrs	r5, r5, #1
 8012a0a:	429d      	cmp	r5, r3
 8012a0c:	bf38      	it	cc
 8012a0e:	461d      	movcc	r5, r3
 8012a10:	0553      	lsls	r3, r2, #21
 8012a12:	d531      	bpl.n	8012a78 <__ssputs_r+0xa0>
 8012a14:	4629      	mov	r1, r5
 8012a16:	f7fb ff0b 	bl	800e830 <_malloc_r>
 8012a1a:	4606      	mov	r6, r0
 8012a1c:	b950      	cbnz	r0, 8012a34 <__ssputs_r+0x5c>
 8012a1e:	230c      	movs	r3, #12
 8012a20:	f8ca 3000 	str.w	r3, [sl]
 8012a24:	89a3      	ldrh	r3, [r4, #12]
 8012a26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012a2a:	81a3      	strh	r3, [r4, #12]
 8012a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8012a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a34:	6921      	ldr	r1, [r4, #16]
 8012a36:	464a      	mov	r2, r9
 8012a38:	f7fb fe94 	bl	800e764 <memcpy>
 8012a3c:	89a3      	ldrh	r3, [r4, #12]
 8012a3e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012a42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012a46:	81a3      	strh	r3, [r4, #12]
 8012a48:	6126      	str	r6, [r4, #16]
 8012a4a:	6165      	str	r5, [r4, #20]
 8012a4c:	444e      	add	r6, r9
 8012a4e:	eba5 0509 	sub.w	r5, r5, r9
 8012a52:	6026      	str	r6, [r4, #0]
 8012a54:	60a5      	str	r5, [r4, #8]
 8012a56:	463e      	mov	r6, r7
 8012a58:	42be      	cmp	r6, r7
 8012a5a:	d900      	bls.n	8012a5e <__ssputs_r+0x86>
 8012a5c:	463e      	mov	r6, r7
 8012a5e:	4632      	mov	r2, r6
 8012a60:	6820      	ldr	r0, [r4, #0]
 8012a62:	4641      	mov	r1, r8
 8012a64:	f000 fae8 	bl	8013038 <memmove>
 8012a68:	68a3      	ldr	r3, [r4, #8]
 8012a6a:	6822      	ldr	r2, [r4, #0]
 8012a6c:	1b9b      	subs	r3, r3, r6
 8012a6e:	4432      	add	r2, r6
 8012a70:	60a3      	str	r3, [r4, #8]
 8012a72:	6022      	str	r2, [r4, #0]
 8012a74:	2000      	movs	r0, #0
 8012a76:	e7db      	b.n	8012a30 <__ssputs_r+0x58>
 8012a78:	462a      	mov	r2, r5
 8012a7a:	f000 faf7 	bl	801306c <_realloc_r>
 8012a7e:	4606      	mov	r6, r0
 8012a80:	2800      	cmp	r0, #0
 8012a82:	d1e1      	bne.n	8012a48 <__ssputs_r+0x70>
 8012a84:	6921      	ldr	r1, [r4, #16]
 8012a86:	4650      	mov	r0, sl
 8012a88:	f7fb fe82 	bl	800e790 <_free_r>
 8012a8c:	e7c7      	b.n	8012a1e <__ssputs_r+0x46>
	...

08012a90 <_svfiprintf_r>:
 8012a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a94:	4698      	mov	r8, r3
 8012a96:	898b      	ldrh	r3, [r1, #12]
 8012a98:	061b      	lsls	r3, r3, #24
 8012a9a:	b09d      	sub	sp, #116	; 0x74
 8012a9c:	4607      	mov	r7, r0
 8012a9e:	460d      	mov	r5, r1
 8012aa0:	4614      	mov	r4, r2
 8012aa2:	d50e      	bpl.n	8012ac2 <_svfiprintf_r+0x32>
 8012aa4:	690b      	ldr	r3, [r1, #16]
 8012aa6:	b963      	cbnz	r3, 8012ac2 <_svfiprintf_r+0x32>
 8012aa8:	2140      	movs	r1, #64	; 0x40
 8012aaa:	f7fb fec1 	bl	800e830 <_malloc_r>
 8012aae:	6028      	str	r0, [r5, #0]
 8012ab0:	6128      	str	r0, [r5, #16]
 8012ab2:	b920      	cbnz	r0, 8012abe <_svfiprintf_r+0x2e>
 8012ab4:	230c      	movs	r3, #12
 8012ab6:	603b      	str	r3, [r7, #0]
 8012ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8012abc:	e0d1      	b.n	8012c62 <_svfiprintf_r+0x1d2>
 8012abe:	2340      	movs	r3, #64	; 0x40
 8012ac0:	616b      	str	r3, [r5, #20]
 8012ac2:	2300      	movs	r3, #0
 8012ac4:	9309      	str	r3, [sp, #36]	; 0x24
 8012ac6:	2320      	movs	r3, #32
 8012ac8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012acc:	f8cd 800c 	str.w	r8, [sp, #12]
 8012ad0:	2330      	movs	r3, #48	; 0x30
 8012ad2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8012c7c <_svfiprintf_r+0x1ec>
 8012ad6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012ada:	f04f 0901 	mov.w	r9, #1
 8012ade:	4623      	mov	r3, r4
 8012ae0:	469a      	mov	sl, r3
 8012ae2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012ae6:	b10a      	cbz	r2, 8012aec <_svfiprintf_r+0x5c>
 8012ae8:	2a25      	cmp	r2, #37	; 0x25
 8012aea:	d1f9      	bne.n	8012ae0 <_svfiprintf_r+0x50>
 8012aec:	ebba 0b04 	subs.w	fp, sl, r4
 8012af0:	d00b      	beq.n	8012b0a <_svfiprintf_r+0x7a>
 8012af2:	465b      	mov	r3, fp
 8012af4:	4622      	mov	r2, r4
 8012af6:	4629      	mov	r1, r5
 8012af8:	4638      	mov	r0, r7
 8012afa:	f7ff ff6d 	bl	80129d8 <__ssputs_r>
 8012afe:	3001      	adds	r0, #1
 8012b00:	f000 80aa 	beq.w	8012c58 <_svfiprintf_r+0x1c8>
 8012b04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012b06:	445a      	add	r2, fp
 8012b08:	9209      	str	r2, [sp, #36]	; 0x24
 8012b0a:	f89a 3000 	ldrb.w	r3, [sl]
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	f000 80a2 	beq.w	8012c58 <_svfiprintf_r+0x1c8>
 8012b14:	2300      	movs	r3, #0
 8012b16:	f04f 32ff 	mov.w	r2, #4294967295
 8012b1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012b1e:	f10a 0a01 	add.w	sl, sl, #1
 8012b22:	9304      	str	r3, [sp, #16]
 8012b24:	9307      	str	r3, [sp, #28]
 8012b26:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012b2a:	931a      	str	r3, [sp, #104]	; 0x68
 8012b2c:	4654      	mov	r4, sl
 8012b2e:	2205      	movs	r2, #5
 8012b30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b34:	4851      	ldr	r0, [pc, #324]	; (8012c7c <_svfiprintf_r+0x1ec>)
 8012b36:	f7ed fb63 	bl	8000200 <memchr>
 8012b3a:	9a04      	ldr	r2, [sp, #16]
 8012b3c:	b9d8      	cbnz	r0, 8012b76 <_svfiprintf_r+0xe6>
 8012b3e:	06d0      	lsls	r0, r2, #27
 8012b40:	bf44      	itt	mi
 8012b42:	2320      	movmi	r3, #32
 8012b44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012b48:	0711      	lsls	r1, r2, #28
 8012b4a:	bf44      	itt	mi
 8012b4c:	232b      	movmi	r3, #43	; 0x2b
 8012b4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012b52:	f89a 3000 	ldrb.w	r3, [sl]
 8012b56:	2b2a      	cmp	r3, #42	; 0x2a
 8012b58:	d015      	beq.n	8012b86 <_svfiprintf_r+0xf6>
 8012b5a:	9a07      	ldr	r2, [sp, #28]
 8012b5c:	4654      	mov	r4, sl
 8012b5e:	2000      	movs	r0, #0
 8012b60:	f04f 0c0a 	mov.w	ip, #10
 8012b64:	4621      	mov	r1, r4
 8012b66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012b6a:	3b30      	subs	r3, #48	; 0x30
 8012b6c:	2b09      	cmp	r3, #9
 8012b6e:	d94e      	bls.n	8012c0e <_svfiprintf_r+0x17e>
 8012b70:	b1b0      	cbz	r0, 8012ba0 <_svfiprintf_r+0x110>
 8012b72:	9207      	str	r2, [sp, #28]
 8012b74:	e014      	b.n	8012ba0 <_svfiprintf_r+0x110>
 8012b76:	eba0 0308 	sub.w	r3, r0, r8
 8012b7a:	fa09 f303 	lsl.w	r3, r9, r3
 8012b7e:	4313      	orrs	r3, r2
 8012b80:	9304      	str	r3, [sp, #16]
 8012b82:	46a2      	mov	sl, r4
 8012b84:	e7d2      	b.n	8012b2c <_svfiprintf_r+0x9c>
 8012b86:	9b03      	ldr	r3, [sp, #12]
 8012b88:	1d19      	adds	r1, r3, #4
 8012b8a:	681b      	ldr	r3, [r3, #0]
 8012b8c:	9103      	str	r1, [sp, #12]
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	bfbb      	ittet	lt
 8012b92:	425b      	neglt	r3, r3
 8012b94:	f042 0202 	orrlt.w	r2, r2, #2
 8012b98:	9307      	strge	r3, [sp, #28]
 8012b9a:	9307      	strlt	r3, [sp, #28]
 8012b9c:	bfb8      	it	lt
 8012b9e:	9204      	strlt	r2, [sp, #16]
 8012ba0:	7823      	ldrb	r3, [r4, #0]
 8012ba2:	2b2e      	cmp	r3, #46	; 0x2e
 8012ba4:	d10c      	bne.n	8012bc0 <_svfiprintf_r+0x130>
 8012ba6:	7863      	ldrb	r3, [r4, #1]
 8012ba8:	2b2a      	cmp	r3, #42	; 0x2a
 8012baa:	d135      	bne.n	8012c18 <_svfiprintf_r+0x188>
 8012bac:	9b03      	ldr	r3, [sp, #12]
 8012bae:	1d1a      	adds	r2, r3, #4
 8012bb0:	681b      	ldr	r3, [r3, #0]
 8012bb2:	9203      	str	r2, [sp, #12]
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	bfb8      	it	lt
 8012bb8:	f04f 33ff 	movlt.w	r3, #4294967295
 8012bbc:	3402      	adds	r4, #2
 8012bbe:	9305      	str	r3, [sp, #20]
 8012bc0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012c8c <_svfiprintf_r+0x1fc>
 8012bc4:	7821      	ldrb	r1, [r4, #0]
 8012bc6:	2203      	movs	r2, #3
 8012bc8:	4650      	mov	r0, sl
 8012bca:	f7ed fb19 	bl	8000200 <memchr>
 8012bce:	b140      	cbz	r0, 8012be2 <_svfiprintf_r+0x152>
 8012bd0:	2340      	movs	r3, #64	; 0x40
 8012bd2:	eba0 000a 	sub.w	r0, r0, sl
 8012bd6:	fa03 f000 	lsl.w	r0, r3, r0
 8012bda:	9b04      	ldr	r3, [sp, #16]
 8012bdc:	4303      	orrs	r3, r0
 8012bde:	3401      	adds	r4, #1
 8012be0:	9304      	str	r3, [sp, #16]
 8012be2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012be6:	4826      	ldr	r0, [pc, #152]	; (8012c80 <_svfiprintf_r+0x1f0>)
 8012be8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012bec:	2206      	movs	r2, #6
 8012bee:	f7ed fb07 	bl	8000200 <memchr>
 8012bf2:	2800      	cmp	r0, #0
 8012bf4:	d038      	beq.n	8012c68 <_svfiprintf_r+0x1d8>
 8012bf6:	4b23      	ldr	r3, [pc, #140]	; (8012c84 <_svfiprintf_r+0x1f4>)
 8012bf8:	bb1b      	cbnz	r3, 8012c42 <_svfiprintf_r+0x1b2>
 8012bfa:	9b03      	ldr	r3, [sp, #12]
 8012bfc:	3307      	adds	r3, #7
 8012bfe:	f023 0307 	bic.w	r3, r3, #7
 8012c02:	3308      	adds	r3, #8
 8012c04:	9303      	str	r3, [sp, #12]
 8012c06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c08:	4433      	add	r3, r6
 8012c0a:	9309      	str	r3, [sp, #36]	; 0x24
 8012c0c:	e767      	b.n	8012ade <_svfiprintf_r+0x4e>
 8012c0e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012c12:	460c      	mov	r4, r1
 8012c14:	2001      	movs	r0, #1
 8012c16:	e7a5      	b.n	8012b64 <_svfiprintf_r+0xd4>
 8012c18:	2300      	movs	r3, #0
 8012c1a:	3401      	adds	r4, #1
 8012c1c:	9305      	str	r3, [sp, #20]
 8012c1e:	4619      	mov	r1, r3
 8012c20:	f04f 0c0a 	mov.w	ip, #10
 8012c24:	4620      	mov	r0, r4
 8012c26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012c2a:	3a30      	subs	r2, #48	; 0x30
 8012c2c:	2a09      	cmp	r2, #9
 8012c2e:	d903      	bls.n	8012c38 <_svfiprintf_r+0x1a8>
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	d0c5      	beq.n	8012bc0 <_svfiprintf_r+0x130>
 8012c34:	9105      	str	r1, [sp, #20]
 8012c36:	e7c3      	b.n	8012bc0 <_svfiprintf_r+0x130>
 8012c38:	fb0c 2101 	mla	r1, ip, r1, r2
 8012c3c:	4604      	mov	r4, r0
 8012c3e:	2301      	movs	r3, #1
 8012c40:	e7f0      	b.n	8012c24 <_svfiprintf_r+0x194>
 8012c42:	ab03      	add	r3, sp, #12
 8012c44:	9300      	str	r3, [sp, #0]
 8012c46:	462a      	mov	r2, r5
 8012c48:	4b0f      	ldr	r3, [pc, #60]	; (8012c88 <_svfiprintf_r+0x1f8>)
 8012c4a:	a904      	add	r1, sp, #16
 8012c4c:	4638      	mov	r0, r7
 8012c4e:	f7fb fee9 	bl	800ea24 <_printf_float>
 8012c52:	1c42      	adds	r2, r0, #1
 8012c54:	4606      	mov	r6, r0
 8012c56:	d1d6      	bne.n	8012c06 <_svfiprintf_r+0x176>
 8012c58:	89ab      	ldrh	r3, [r5, #12]
 8012c5a:	065b      	lsls	r3, r3, #25
 8012c5c:	f53f af2c 	bmi.w	8012ab8 <_svfiprintf_r+0x28>
 8012c60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012c62:	b01d      	add	sp, #116	; 0x74
 8012c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c68:	ab03      	add	r3, sp, #12
 8012c6a:	9300      	str	r3, [sp, #0]
 8012c6c:	462a      	mov	r2, r5
 8012c6e:	4b06      	ldr	r3, [pc, #24]	; (8012c88 <_svfiprintf_r+0x1f8>)
 8012c70:	a904      	add	r1, sp, #16
 8012c72:	4638      	mov	r0, r7
 8012c74:	f7fc f97a 	bl	800ef6c <_printf_i>
 8012c78:	e7eb      	b.n	8012c52 <_svfiprintf_r+0x1c2>
 8012c7a:	bf00      	nop
 8012c7c:	080150fc 	.word	0x080150fc
 8012c80:	08015106 	.word	0x08015106
 8012c84:	0800ea25 	.word	0x0800ea25
 8012c88:	080129d9 	.word	0x080129d9
 8012c8c:	08015102 	.word	0x08015102

08012c90 <__sfputc_r>:
 8012c90:	6893      	ldr	r3, [r2, #8]
 8012c92:	3b01      	subs	r3, #1
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	b410      	push	{r4}
 8012c98:	6093      	str	r3, [r2, #8]
 8012c9a:	da08      	bge.n	8012cae <__sfputc_r+0x1e>
 8012c9c:	6994      	ldr	r4, [r2, #24]
 8012c9e:	42a3      	cmp	r3, r4
 8012ca0:	db01      	blt.n	8012ca6 <__sfputc_r+0x16>
 8012ca2:	290a      	cmp	r1, #10
 8012ca4:	d103      	bne.n	8012cae <__sfputc_r+0x1e>
 8012ca6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012caa:	f7fd bcaf 	b.w	801060c <__swbuf_r>
 8012cae:	6813      	ldr	r3, [r2, #0]
 8012cb0:	1c58      	adds	r0, r3, #1
 8012cb2:	6010      	str	r0, [r2, #0]
 8012cb4:	7019      	strb	r1, [r3, #0]
 8012cb6:	4608      	mov	r0, r1
 8012cb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012cbc:	4770      	bx	lr

08012cbe <__sfputs_r>:
 8012cbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cc0:	4606      	mov	r6, r0
 8012cc2:	460f      	mov	r7, r1
 8012cc4:	4614      	mov	r4, r2
 8012cc6:	18d5      	adds	r5, r2, r3
 8012cc8:	42ac      	cmp	r4, r5
 8012cca:	d101      	bne.n	8012cd0 <__sfputs_r+0x12>
 8012ccc:	2000      	movs	r0, #0
 8012cce:	e007      	b.n	8012ce0 <__sfputs_r+0x22>
 8012cd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012cd4:	463a      	mov	r2, r7
 8012cd6:	4630      	mov	r0, r6
 8012cd8:	f7ff ffda 	bl	8012c90 <__sfputc_r>
 8012cdc:	1c43      	adds	r3, r0, #1
 8012cde:	d1f3      	bne.n	8012cc8 <__sfputs_r+0xa>
 8012ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012ce4 <_vfiprintf_r>:
 8012ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ce8:	460d      	mov	r5, r1
 8012cea:	b09d      	sub	sp, #116	; 0x74
 8012cec:	4614      	mov	r4, r2
 8012cee:	4698      	mov	r8, r3
 8012cf0:	4606      	mov	r6, r0
 8012cf2:	b118      	cbz	r0, 8012cfc <_vfiprintf_r+0x18>
 8012cf4:	6983      	ldr	r3, [r0, #24]
 8012cf6:	b90b      	cbnz	r3, 8012cfc <_vfiprintf_r+0x18>
 8012cf8:	f7fe fcfc 	bl	80116f4 <__sinit>
 8012cfc:	4b89      	ldr	r3, [pc, #548]	; (8012f24 <_vfiprintf_r+0x240>)
 8012cfe:	429d      	cmp	r5, r3
 8012d00:	d11b      	bne.n	8012d3a <_vfiprintf_r+0x56>
 8012d02:	6875      	ldr	r5, [r6, #4]
 8012d04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012d06:	07d9      	lsls	r1, r3, #31
 8012d08:	d405      	bmi.n	8012d16 <_vfiprintf_r+0x32>
 8012d0a:	89ab      	ldrh	r3, [r5, #12]
 8012d0c:	059a      	lsls	r2, r3, #22
 8012d0e:	d402      	bmi.n	8012d16 <_vfiprintf_r+0x32>
 8012d10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012d12:	f7ff f900 	bl	8011f16 <__retarget_lock_acquire_recursive>
 8012d16:	89ab      	ldrh	r3, [r5, #12]
 8012d18:	071b      	lsls	r3, r3, #28
 8012d1a:	d501      	bpl.n	8012d20 <_vfiprintf_r+0x3c>
 8012d1c:	692b      	ldr	r3, [r5, #16]
 8012d1e:	b9eb      	cbnz	r3, 8012d5c <_vfiprintf_r+0x78>
 8012d20:	4629      	mov	r1, r5
 8012d22:	4630      	mov	r0, r6
 8012d24:	f7fd fcd6 	bl	80106d4 <__swsetup_r>
 8012d28:	b1c0      	cbz	r0, 8012d5c <_vfiprintf_r+0x78>
 8012d2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012d2c:	07dc      	lsls	r4, r3, #31
 8012d2e:	d50e      	bpl.n	8012d4e <_vfiprintf_r+0x6a>
 8012d30:	f04f 30ff 	mov.w	r0, #4294967295
 8012d34:	b01d      	add	sp, #116	; 0x74
 8012d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d3a:	4b7b      	ldr	r3, [pc, #492]	; (8012f28 <_vfiprintf_r+0x244>)
 8012d3c:	429d      	cmp	r5, r3
 8012d3e:	d101      	bne.n	8012d44 <_vfiprintf_r+0x60>
 8012d40:	68b5      	ldr	r5, [r6, #8]
 8012d42:	e7df      	b.n	8012d04 <_vfiprintf_r+0x20>
 8012d44:	4b79      	ldr	r3, [pc, #484]	; (8012f2c <_vfiprintf_r+0x248>)
 8012d46:	429d      	cmp	r5, r3
 8012d48:	bf08      	it	eq
 8012d4a:	68f5      	ldreq	r5, [r6, #12]
 8012d4c:	e7da      	b.n	8012d04 <_vfiprintf_r+0x20>
 8012d4e:	89ab      	ldrh	r3, [r5, #12]
 8012d50:	0598      	lsls	r0, r3, #22
 8012d52:	d4ed      	bmi.n	8012d30 <_vfiprintf_r+0x4c>
 8012d54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012d56:	f7ff f8df 	bl	8011f18 <__retarget_lock_release_recursive>
 8012d5a:	e7e9      	b.n	8012d30 <_vfiprintf_r+0x4c>
 8012d5c:	2300      	movs	r3, #0
 8012d5e:	9309      	str	r3, [sp, #36]	; 0x24
 8012d60:	2320      	movs	r3, #32
 8012d62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012d66:	f8cd 800c 	str.w	r8, [sp, #12]
 8012d6a:	2330      	movs	r3, #48	; 0x30
 8012d6c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012f30 <_vfiprintf_r+0x24c>
 8012d70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012d74:	f04f 0901 	mov.w	r9, #1
 8012d78:	4623      	mov	r3, r4
 8012d7a:	469a      	mov	sl, r3
 8012d7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012d80:	b10a      	cbz	r2, 8012d86 <_vfiprintf_r+0xa2>
 8012d82:	2a25      	cmp	r2, #37	; 0x25
 8012d84:	d1f9      	bne.n	8012d7a <_vfiprintf_r+0x96>
 8012d86:	ebba 0b04 	subs.w	fp, sl, r4
 8012d8a:	d00b      	beq.n	8012da4 <_vfiprintf_r+0xc0>
 8012d8c:	465b      	mov	r3, fp
 8012d8e:	4622      	mov	r2, r4
 8012d90:	4629      	mov	r1, r5
 8012d92:	4630      	mov	r0, r6
 8012d94:	f7ff ff93 	bl	8012cbe <__sfputs_r>
 8012d98:	3001      	adds	r0, #1
 8012d9a:	f000 80aa 	beq.w	8012ef2 <_vfiprintf_r+0x20e>
 8012d9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012da0:	445a      	add	r2, fp
 8012da2:	9209      	str	r2, [sp, #36]	; 0x24
 8012da4:	f89a 3000 	ldrb.w	r3, [sl]
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	f000 80a2 	beq.w	8012ef2 <_vfiprintf_r+0x20e>
 8012dae:	2300      	movs	r3, #0
 8012db0:	f04f 32ff 	mov.w	r2, #4294967295
 8012db4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012db8:	f10a 0a01 	add.w	sl, sl, #1
 8012dbc:	9304      	str	r3, [sp, #16]
 8012dbe:	9307      	str	r3, [sp, #28]
 8012dc0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012dc4:	931a      	str	r3, [sp, #104]	; 0x68
 8012dc6:	4654      	mov	r4, sl
 8012dc8:	2205      	movs	r2, #5
 8012dca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012dce:	4858      	ldr	r0, [pc, #352]	; (8012f30 <_vfiprintf_r+0x24c>)
 8012dd0:	f7ed fa16 	bl	8000200 <memchr>
 8012dd4:	9a04      	ldr	r2, [sp, #16]
 8012dd6:	b9d8      	cbnz	r0, 8012e10 <_vfiprintf_r+0x12c>
 8012dd8:	06d1      	lsls	r1, r2, #27
 8012dda:	bf44      	itt	mi
 8012ddc:	2320      	movmi	r3, #32
 8012dde:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012de2:	0713      	lsls	r3, r2, #28
 8012de4:	bf44      	itt	mi
 8012de6:	232b      	movmi	r3, #43	; 0x2b
 8012de8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012dec:	f89a 3000 	ldrb.w	r3, [sl]
 8012df0:	2b2a      	cmp	r3, #42	; 0x2a
 8012df2:	d015      	beq.n	8012e20 <_vfiprintf_r+0x13c>
 8012df4:	9a07      	ldr	r2, [sp, #28]
 8012df6:	4654      	mov	r4, sl
 8012df8:	2000      	movs	r0, #0
 8012dfa:	f04f 0c0a 	mov.w	ip, #10
 8012dfe:	4621      	mov	r1, r4
 8012e00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012e04:	3b30      	subs	r3, #48	; 0x30
 8012e06:	2b09      	cmp	r3, #9
 8012e08:	d94e      	bls.n	8012ea8 <_vfiprintf_r+0x1c4>
 8012e0a:	b1b0      	cbz	r0, 8012e3a <_vfiprintf_r+0x156>
 8012e0c:	9207      	str	r2, [sp, #28]
 8012e0e:	e014      	b.n	8012e3a <_vfiprintf_r+0x156>
 8012e10:	eba0 0308 	sub.w	r3, r0, r8
 8012e14:	fa09 f303 	lsl.w	r3, r9, r3
 8012e18:	4313      	orrs	r3, r2
 8012e1a:	9304      	str	r3, [sp, #16]
 8012e1c:	46a2      	mov	sl, r4
 8012e1e:	e7d2      	b.n	8012dc6 <_vfiprintf_r+0xe2>
 8012e20:	9b03      	ldr	r3, [sp, #12]
 8012e22:	1d19      	adds	r1, r3, #4
 8012e24:	681b      	ldr	r3, [r3, #0]
 8012e26:	9103      	str	r1, [sp, #12]
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	bfbb      	ittet	lt
 8012e2c:	425b      	neglt	r3, r3
 8012e2e:	f042 0202 	orrlt.w	r2, r2, #2
 8012e32:	9307      	strge	r3, [sp, #28]
 8012e34:	9307      	strlt	r3, [sp, #28]
 8012e36:	bfb8      	it	lt
 8012e38:	9204      	strlt	r2, [sp, #16]
 8012e3a:	7823      	ldrb	r3, [r4, #0]
 8012e3c:	2b2e      	cmp	r3, #46	; 0x2e
 8012e3e:	d10c      	bne.n	8012e5a <_vfiprintf_r+0x176>
 8012e40:	7863      	ldrb	r3, [r4, #1]
 8012e42:	2b2a      	cmp	r3, #42	; 0x2a
 8012e44:	d135      	bne.n	8012eb2 <_vfiprintf_r+0x1ce>
 8012e46:	9b03      	ldr	r3, [sp, #12]
 8012e48:	1d1a      	adds	r2, r3, #4
 8012e4a:	681b      	ldr	r3, [r3, #0]
 8012e4c:	9203      	str	r2, [sp, #12]
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	bfb8      	it	lt
 8012e52:	f04f 33ff 	movlt.w	r3, #4294967295
 8012e56:	3402      	adds	r4, #2
 8012e58:	9305      	str	r3, [sp, #20]
 8012e5a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012f40 <_vfiprintf_r+0x25c>
 8012e5e:	7821      	ldrb	r1, [r4, #0]
 8012e60:	2203      	movs	r2, #3
 8012e62:	4650      	mov	r0, sl
 8012e64:	f7ed f9cc 	bl	8000200 <memchr>
 8012e68:	b140      	cbz	r0, 8012e7c <_vfiprintf_r+0x198>
 8012e6a:	2340      	movs	r3, #64	; 0x40
 8012e6c:	eba0 000a 	sub.w	r0, r0, sl
 8012e70:	fa03 f000 	lsl.w	r0, r3, r0
 8012e74:	9b04      	ldr	r3, [sp, #16]
 8012e76:	4303      	orrs	r3, r0
 8012e78:	3401      	adds	r4, #1
 8012e7a:	9304      	str	r3, [sp, #16]
 8012e7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e80:	482c      	ldr	r0, [pc, #176]	; (8012f34 <_vfiprintf_r+0x250>)
 8012e82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012e86:	2206      	movs	r2, #6
 8012e88:	f7ed f9ba 	bl	8000200 <memchr>
 8012e8c:	2800      	cmp	r0, #0
 8012e8e:	d03f      	beq.n	8012f10 <_vfiprintf_r+0x22c>
 8012e90:	4b29      	ldr	r3, [pc, #164]	; (8012f38 <_vfiprintf_r+0x254>)
 8012e92:	bb1b      	cbnz	r3, 8012edc <_vfiprintf_r+0x1f8>
 8012e94:	9b03      	ldr	r3, [sp, #12]
 8012e96:	3307      	adds	r3, #7
 8012e98:	f023 0307 	bic.w	r3, r3, #7
 8012e9c:	3308      	adds	r3, #8
 8012e9e:	9303      	str	r3, [sp, #12]
 8012ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ea2:	443b      	add	r3, r7
 8012ea4:	9309      	str	r3, [sp, #36]	; 0x24
 8012ea6:	e767      	b.n	8012d78 <_vfiprintf_r+0x94>
 8012ea8:	fb0c 3202 	mla	r2, ip, r2, r3
 8012eac:	460c      	mov	r4, r1
 8012eae:	2001      	movs	r0, #1
 8012eb0:	e7a5      	b.n	8012dfe <_vfiprintf_r+0x11a>
 8012eb2:	2300      	movs	r3, #0
 8012eb4:	3401      	adds	r4, #1
 8012eb6:	9305      	str	r3, [sp, #20]
 8012eb8:	4619      	mov	r1, r3
 8012eba:	f04f 0c0a 	mov.w	ip, #10
 8012ebe:	4620      	mov	r0, r4
 8012ec0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012ec4:	3a30      	subs	r2, #48	; 0x30
 8012ec6:	2a09      	cmp	r2, #9
 8012ec8:	d903      	bls.n	8012ed2 <_vfiprintf_r+0x1ee>
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	d0c5      	beq.n	8012e5a <_vfiprintf_r+0x176>
 8012ece:	9105      	str	r1, [sp, #20]
 8012ed0:	e7c3      	b.n	8012e5a <_vfiprintf_r+0x176>
 8012ed2:	fb0c 2101 	mla	r1, ip, r1, r2
 8012ed6:	4604      	mov	r4, r0
 8012ed8:	2301      	movs	r3, #1
 8012eda:	e7f0      	b.n	8012ebe <_vfiprintf_r+0x1da>
 8012edc:	ab03      	add	r3, sp, #12
 8012ede:	9300      	str	r3, [sp, #0]
 8012ee0:	462a      	mov	r2, r5
 8012ee2:	4b16      	ldr	r3, [pc, #88]	; (8012f3c <_vfiprintf_r+0x258>)
 8012ee4:	a904      	add	r1, sp, #16
 8012ee6:	4630      	mov	r0, r6
 8012ee8:	f7fb fd9c 	bl	800ea24 <_printf_float>
 8012eec:	4607      	mov	r7, r0
 8012eee:	1c78      	adds	r0, r7, #1
 8012ef0:	d1d6      	bne.n	8012ea0 <_vfiprintf_r+0x1bc>
 8012ef2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012ef4:	07d9      	lsls	r1, r3, #31
 8012ef6:	d405      	bmi.n	8012f04 <_vfiprintf_r+0x220>
 8012ef8:	89ab      	ldrh	r3, [r5, #12]
 8012efa:	059a      	lsls	r2, r3, #22
 8012efc:	d402      	bmi.n	8012f04 <_vfiprintf_r+0x220>
 8012efe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012f00:	f7ff f80a 	bl	8011f18 <__retarget_lock_release_recursive>
 8012f04:	89ab      	ldrh	r3, [r5, #12]
 8012f06:	065b      	lsls	r3, r3, #25
 8012f08:	f53f af12 	bmi.w	8012d30 <_vfiprintf_r+0x4c>
 8012f0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012f0e:	e711      	b.n	8012d34 <_vfiprintf_r+0x50>
 8012f10:	ab03      	add	r3, sp, #12
 8012f12:	9300      	str	r3, [sp, #0]
 8012f14:	462a      	mov	r2, r5
 8012f16:	4b09      	ldr	r3, [pc, #36]	; (8012f3c <_vfiprintf_r+0x258>)
 8012f18:	a904      	add	r1, sp, #16
 8012f1a:	4630      	mov	r0, r6
 8012f1c:	f7fc f826 	bl	800ef6c <_printf_i>
 8012f20:	e7e4      	b.n	8012eec <_vfiprintf_r+0x208>
 8012f22:	bf00      	nop
 8012f24:	08014edc 	.word	0x08014edc
 8012f28:	08014efc 	.word	0x08014efc
 8012f2c:	08014ebc 	.word	0x08014ebc
 8012f30:	080150fc 	.word	0x080150fc
 8012f34:	08015106 	.word	0x08015106
 8012f38:	0800ea25 	.word	0x0800ea25
 8012f3c:	08012cbf 	.word	0x08012cbf
 8012f40:	08015102 	.word	0x08015102

08012f44 <_read_r>:
 8012f44:	b538      	push	{r3, r4, r5, lr}
 8012f46:	4d07      	ldr	r5, [pc, #28]	; (8012f64 <_read_r+0x20>)
 8012f48:	4604      	mov	r4, r0
 8012f4a:	4608      	mov	r0, r1
 8012f4c:	4611      	mov	r1, r2
 8012f4e:	2200      	movs	r2, #0
 8012f50:	602a      	str	r2, [r5, #0]
 8012f52:	461a      	mov	r2, r3
 8012f54:	f7f1 fe54 	bl	8004c00 <_read>
 8012f58:	1c43      	adds	r3, r0, #1
 8012f5a:	d102      	bne.n	8012f62 <_read_r+0x1e>
 8012f5c:	682b      	ldr	r3, [r5, #0]
 8012f5e:	b103      	cbz	r3, 8012f62 <_read_r+0x1e>
 8012f60:	6023      	str	r3, [r4, #0]
 8012f62:	bd38      	pop	{r3, r4, r5, pc}
 8012f64:	200018e4 	.word	0x200018e4

08012f68 <nan>:
 8012f68:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012f70 <nan+0x8>
 8012f6c:	4770      	bx	lr
 8012f6e:	bf00      	nop
 8012f70:	00000000 	.word	0x00000000
 8012f74:	7ff80000 	.word	0x7ff80000

08012f78 <__ascii_wctomb>:
 8012f78:	b149      	cbz	r1, 8012f8e <__ascii_wctomb+0x16>
 8012f7a:	2aff      	cmp	r2, #255	; 0xff
 8012f7c:	bf85      	ittet	hi
 8012f7e:	238a      	movhi	r3, #138	; 0x8a
 8012f80:	6003      	strhi	r3, [r0, #0]
 8012f82:	700a      	strbls	r2, [r1, #0]
 8012f84:	f04f 30ff 	movhi.w	r0, #4294967295
 8012f88:	bf98      	it	ls
 8012f8a:	2001      	movls	r0, #1
 8012f8c:	4770      	bx	lr
 8012f8e:	4608      	mov	r0, r1
 8012f90:	4770      	bx	lr
	...

08012f94 <__assert_func>:
 8012f94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012f96:	4614      	mov	r4, r2
 8012f98:	461a      	mov	r2, r3
 8012f9a:	4b09      	ldr	r3, [pc, #36]	; (8012fc0 <__assert_func+0x2c>)
 8012f9c:	681b      	ldr	r3, [r3, #0]
 8012f9e:	4605      	mov	r5, r0
 8012fa0:	68d8      	ldr	r0, [r3, #12]
 8012fa2:	b14c      	cbz	r4, 8012fb8 <__assert_func+0x24>
 8012fa4:	4b07      	ldr	r3, [pc, #28]	; (8012fc4 <__assert_func+0x30>)
 8012fa6:	9100      	str	r1, [sp, #0]
 8012fa8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012fac:	4906      	ldr	r1, [pc, #24]	; (8012fc8 <__assert_func+0x34>)
 8012fae:	462b      	mov	r3, r5
 8012fb0:	f000 f80e 	bl	8012fd0 <fiprintf>
 8012fb4:	f000 f880 	bl	80130b8 <abort>
 8012fb8:	4b04      	ldr	r3, [pc, #16]	; (8012fcc <__assert_func+0x38>)
 8012fba:	461c      	mov	r4, r3
 8012fbc:	e7f3      	b.n	8012fa6 <__assert_func+0x12>
 8012fbe:	bf00      	nop
 8012fc0:	20000044 	.word	0x20000044
 8012fc4:	0801510d 	.word	0x0801510d
 8012fc8:	0801511a 	.word	0x0801511a
 8012fcc:	08015148 	.word	0x08015148

08012fd0 <fiprintf>:
 8012fd0:	b40e      	push	{r1, r2, r3}
 8012fd2:	b503      	push	{r0, r1, lr}
 8012fd4:	4601      	mov	r1, r0
 8012fd6:	ab03      	add	r3, sp, #12
 8012fd8:	4805      	ldr	r0, [pc, #20]	; (8012ff0 <fiprintf+0x20>)
 8012fda:	f853 2b04 	ldr.w	r2, [r3], #4
 8012fde:	6800      	ldr	r0, [r0, #0]
 8012fe0:	9301      	str	r3, [sp, #4]
 8012fe2:	f7ff fe7f 	bl	8012ce4 <_vfiprintf_r>
 8012fe6:	b002      	add	sp, #8
 8012fe8:	f85d eb04 	ldr.w	lr, [sp], #4
 8012fec:	b003      	add	sp, #12
 8012fee:	4770      	bx	lr
 8012ff0:	20000044 	.word	0x20000044

08012ff4 <_fstat_r>:
 8012ff4:	b538      	push	{r3, r4, r5, lr}
 8012ff6:	4d07      	ldr	r5, [pc, #28]	; (8013014 <_fstat_r+0x20>)
 8012ff8:	2300      	movs	r3, #0
 8012ffa:	4604      	mov	r4, r0
 8012ffc:	4608      	mov	r0, r1
 8012ffe:	4611      	mov	r1, r2
 8013000:	602b      	str	r3, [r5, #0]
 8013002:	f7f1 fe42 	bl	8004c8a <_fstat>
 8013006:	1c43      	adds	r3, r0, #1
 8013008:	d102      	bne.n	8013010 <_fstat_r+0x1c>
 801300a:	682b      	ldr	r3, [r5, #0]
 801300c:	b103      	cbz	r3, 8013010 <_fstat_r+0x1c>
 801300e:	6023      	str	r3, [r4, #0]
 8013010:	bd38      	pop	{r3, r4, r5, pc}
 8013012:	bf00      	nop
 8013014:	200018e4 	.word	0x200018e4

08013018 <_isatty_r>:
 8013018:	b538      	push	{r3, r4, r5, lr}
 801301a:	4d06      	ldr	r5, [pc, #24]	; (8013034 <_isatty_r+0x1c>)
 801301c:	2300      	movs	r3, #0
 801301e:	4604      	mov	r4, r0
 8013020:	4608      	mov	r0, r1
 8013022:	602b      	str	r3, [r5, #0]
 8013024:	f7f1 fe41 	bl	8004caa <_isatty>
 8013028:	1c43      	adds	r3, r0, #1
 801302a:	d102      	bne.n	8013032 <_isatty_r+0x1a>
 801302c:	682b      	ldr	r3, [r5, #0]
 801302e:	b103      	cbz	r3, 8013032 <_isatty_r+0x1a>
 8013030:	6023      	str	r3, [r4, #0]
 8013032:	bd38      	pop	{r3, r4, r5, pc}
 8013034:	200018e4 	.word	0x200018e4

08013038 <memmove>:
 8013038:	4288      	cmp	r0, r1
 801303a:	b510      	push	{r4, lr}
 801303c:	eb01 0402 	add.w	r4, r1, r2
 8013040:	d902      	bls.n	8013048 <memmove+0x10>
 8013042:	4284      	cmp	r4, r0
 8013044:	4623      	mov	r3, r4
 8013046:	d807      	bhi.n	8013058 <memmove+0x20>
 8013048:	1e43      	subs	r3, r0, #1
 801304a:	42a1      	cmp	r1, r4
 801304c:	d008      	beq.n	8013060 <memmove+0x28>
 801304e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013052:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013056:	e7f8      	b.n	801304a <memmove+0x12>
 8013058:	4402      	add	r2, r0
 801305a:	4601      	mov	r1, r0
 801305c:	428a      	cmp	r2, r1
 801305e:	d100      	bne.n	8013062 <memmove+0x2a>
 8013060:	bd10      	pop	{r4, pc}
 8013062:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013066:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801306a:	e7f7      	b.n	801305c <memmove+0x24>

0801306c <_realloc_r>:
 801306c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801306e:	4607      	mov	r7, r0
 8013070:	4614      	mov	r4, r2
 8013072:	460e      	mov	r6, r1
 8013074:	b921      	cbnz	r1, 8013080 <_realloc_r+0x14>
 8013076:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801307a:	4611      	mov	r1, r2
 801307c:	f7fb bbd8 	b.w	800e830 <_malloc_r>
 8013080:	b922      	cbnz	r2, 801308c <_realloc_r+0x20>
 8013082:	f7fb fb85 	bl	800e790 <_free_r>
 8013086:	4625      	mov	r5, r4
 8013088:	4628      	mov	r0, r5
 801308a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801308c:	f000 f81b 	bl	80130c6 <_malloc_usable_size_r>
 8013090:	42a0      	cmp	r0, r4
 8013092:	d20f      	bcs.n	80130b4 <_realloc_r+0x48>
 8013094:	4621      	mov	r1, r4
 8013096:	4638      	mov	r0, r7
 8013098:	f7fb fbca 	bl	800e830 <_malloc_r>
 801309c:	4605      	mov	r5, r0
 801309e:	2800      	cmp	r0, #0
 80130a0:	d0f2      	beq.n	8013088 <_realloc_r+0x1c>
 80130a2:	4631      	mov	r1, r6
 80130a4:	4622      	mov	r2, r4
 80130a6:	f7fb fb5d 	bl	800e764 <memcpy>
 80130aa:	4631      	mov	r1, r6
 80130ac:	4638      	mov	r0, r7
 80130ae:	f7fb fb6f 	bl	800e790 <_free_r>
 80130b2:	e7e9      	b.n	8013088 <_realloc_r+0x1c>
 80130b4:	4635      	mov	r5, r6
 80130b6:	e7e7      	b.n	8013088 <_realloc_r+0x1c>

080130b8 <abort>:
 80130b8:	b508      	push	{r3, lr}
 80130ba:	2006      	movs	r0, #6
 80130bc:	f000 f834 	bl	8013128 <raise>
 80130c0:	2001      	movs	r0, #1
 80130c2:	f7f1 fd93 	bl	8004bec <_exit>

080130c6 <_malloc_usable_size_r>:
 80130c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80130ca:	1f18      	subs	r0, r3, #4
 80130cc:	2b00      	cmp	r3, #0
 80130ce:	bfbc      	itt	lt
 80130d0:	580b      	ldrlt	r3, [r1, r0]
 80130d2:	18c0      	addlt	r0, r0, r3
 80130d4:	4770      	bx	lr

080130d6 <_raise_r>:
 80130d6:	291f      	cmp	r1, #31
 80130d8:	b538      	push	{r3, r4, r5, lr}
 80130da:	4604      	mov	r4, r0
 80130dc:	460d      	mov	r5, r1
 80130de:	d904      	bls.n	80130ea <_raise_r+0x14>
 80130e0:	2316      	movs	r3, #22
 80130e2:	6003      	str	r3, [r0, #0]
 80130e4:	f04f 30ff 	mov.w	r0, #4294967295
 80130e8:	bd38      	pop	{r3, r4, r5, pc}
 80130ea:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80130ec:	b112      	cbz	r2, 80130f4 <_raise_r+0x1e>
 80130ee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80130f2:	b94b      	cbnz	r3, 8013108 <_raise_r+0x32>
 80130f4:	4620      	mov	r0, r4
 80130f6:	f000 f831 	bl	801315c <_getpid_r>
 80130fa:	462a      	mov	r2, r5
 80130fc:	4601      	mov	r1, r0
 80130fe:	4620      	mov	r0, r4
 8013100:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013104:	f000 b818 	b.w	8013138 <_kill_r>
 8013108:	2b01      	cmp	r3, #1
 801310a:	d00a      	beq.n	8013122 <_raise_r+0x4c>
 801310c:	1c59      	adds	r1, r3, #1
 801310e:	d103      	bne.n	8013118 <_raise_r+0x42>
 8013110:	2316      	movs	r3, #22
 8013112:	6003      	str	r3, [r0, #0]
 8013114:	2001      	movs	r0, #1
 8013116:	e7e7      	b.n	80130e8 <_raise_r+0x12>
 8013118:	2400      	movs	r4, #0
 801311a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801311e:	4628      	mov	r0, r5
 8013120:	4798      	blx	r3
 8013122:	2000      	movs	r0, #0
 8013124:	e7e0      	b.n	80130e8 <_raise_r+0x12>
	...

08013128 <raise>:
 8013128:	4b02      	ldr	r3, [pc, #8]	; (8013134 <raise+0xc>)
 801312a:	4601      	mov	r1, r0
 801312c:	6818      	ldr	r0, [r3, #0]
 801312e:	f7ff bfd2 	b.w	80130d6 <_raise_r>
 8013132:	bf00      	nop
 8013134:	20000044 	.word	0x20000044

08013138 <_kill_r>:
 8013138:	b538      	push	{r3, r4, r5, lr}
 801313a:	4d07      	ldr	r5, [pc, #28]	; (8013158 <_kill_r+0x20>)
 801313c:	2300      	movs	r3, #0
 801313e:	4604      	mov	r4, r0
 8013140:	4608      	mov	r0, r1
 8013142:	4611      	mov	r1, r2
 8013144:	602b      	str	r3, [r5, #0]
 8013146:	f7f1 fd41 	bl	8004bcc <_kill>
 801314a:	1c43      	adds	r3, r0, #1
 801314c:	d102      	bne.n	8013154 <_kill_r+0x1c>
 801314e:	682b      	ldr	r3, [r5, #0]
 8013150:	b103      	cbz	r3, 8013154 <_kill_r+0x1c>
 8013152:	6023      	str	r3, [r4, #0]
 8013154:	bd38      	pop	{r3, r4, r5, pc}
 8013156:	bf00      	nop
 8013158:	200018e4 	.word	0x200018e4

0801315c <_getpid_r>:
 801315c:	f7f1 bd2e 	b.w	8004bbc <_getpid>

08013160 <pow>:
 8013160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013164:	ec59 8b10 	vmov	r8, r9, d0
 8013168:	ec57 6b11 	vmov	r6, r7, d1
 801316c:	f000 f8a8 	bl	80132c0 <__ieee754_pow>
 8013170:	4b4e      	ldr	r3, [pc, #312]	; (80132ac <pow+0x14c>)
 8013172:	f993 3000 	ldrsb.w	r3, [r3]
 8013176:	3301      	adds	r3, #1
 8013178:	ec55 4b10 	vmov	r4, r5, d0
 801317c:	d015      	beq.n	80131aa <pow+0x4a>
 801317e:	4632      	mov	r2, r6
 8013180:	463b      	mov	r3, r7
 8013182:	4630      	mov	r0, r6
 8013184:	4639      	mov	r1, r7
 8013186:	f7ed fce1 	bl	8000b4c <__aeabi_dcmpun>
 801318a:	b970      	cbnz	r0, 80131aa <pow+0x4a>
 801318c:	4642      	mov	r2, r8
 801318e:	464b      	mov	r3, r9
 8013190:	4640      	mov	r0, r8
 8013192:	4649      	mov	r1, r9
 8013194:	f7ed fcda 	bl	8000b4c <__aeabi_dcmpun>
 8013198:	2200      	movs	r2, #0
 801319a:	2300      	movs	r3, #0
 801319c:	b148      	cbz	r0, 80131b2 <pow+0x52>
 801319e:	4630      	mov	r0, r6
 80131a0:	4639      	mov	r1, r7
 80131a2:	f7ed fca1 	bl	8000ae8 <__aeabi_dcmpeq>
 80131a6:	2800      	cmp	r0, #0
 80131a8:	d17d      	bne.n	80132a6 <pow+0x146>
 80131aa:	ec45 4b10 	vmov	d0, r4, r5
 80131ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80131b2:	4640      	mov	r0, r8
 80131b4:	4649      	mov	r1, r9
 80131b6:	f7ed fc97 	bl	8000ae8 <__aeabi_dcmpeq>
 80131ba:	b1e0      	cbz	r0, 80131f6 <pow+0x96>
 80131bc:	2200      	movs	r2, #0
 80131be:	2300      	movs	r3, #0
 80131c0:	4630      	mov	r0, r6
 80131c2:	4639      	mov	r1, r7
 80131c4:	f7ed fc90 	bl	8000ae8 <__aeabi_dcmpeq>
 80131c8:	2800      	cmp	r0, #0
 80131ca:	d16c      	bne.n	80132a6 <pow+0x146>
 80131cc:	ec47 6b10 	vmov	d0, r6, r7
 80131d0:	f000 fe55 	bl	8013e7e <finite>
 80131d4:	2800      	cmp	r0, #0
 80131d6:	d0e8      	beq.n	80131aa <pow+0x4a>
 80131d8:	2200      	movs	r2, #0
 80131da:	2300      	movs	r3, #0
 80131dc:	4630      	mov	r0, r6
 80131de:	4639      	mov	r1, r7
 80131e0:	f7ed fc8c 	bl	8000afc <__aeabi_dcmplt>
 80131e4:	2800      	cmp	r0, #0
 80131e6:	d0e0      	beq.n	80131aa <pow+0x4a>
 80131e8:	f7fb fa82 	bl	800e6f0 <__errno>
 80131ec:	2321      	movs	r3, #33	; 0x21
 80131ee:	6003      	str	r3, [r0, #0]
 80131f0:	2400      	movs	r4, #0
 80131f2:	4d2f      	ldr	r5, [pc, #188]	; (80132b0 <pow+0x150>)
 80131f4:	e7d9      	b.n	80131aa <pow+0x4a>
 80131f6:	ec45 4b10 	vmov	d0, r4, r5
 80131fa:	f000 fe40 	bl	8013e7e <finite>
 80131fe:	bbb8      	cbnz	r0, 8013270 <pow+0x110>
 8013200:	ec49 8b10 	vmov	d0, r8, r9
 8013204:	f000 fe3b 	bl	8013e7e <finite>
 8013208:	b390      	cbz	r0, 8013270 <pow+0x110>
 801320a:	ec47 6b10 	vmov	d0, r6, r7
 801320e:	f000 fe36 	bl	8013e7e <finite>
 8013212:	b368      	cbz	r0, 8013270 <pow+0x110>
 8013214:	4622      	mov	r2, r4
 8013216:	462b      	mov	r3, r5
 8013218:	4620      	mov	r0, r4
 801321a:	4629      	mov	r1, r5
 801321c:	f7ed fc96 	bl	8000b4c <__aeabi_dcmpun>
 8013220:	b160      	cbz	r0, 801323c <pow+0xdc>
 8013222:	f7fb fa65 	bl	800e6f0 <__errno>
 8013226:	2321      	movs	r3, #33	; 0x21
 8013228:	6003      	str	r3, [r0, #0]
 801322a:	2200      	movs	r2, #0
 801322c:	2300      	movs	r3, #0
 801322e:	4610      	mov	r0, r2
 8013230:	4619      	mov	r1, r3
 8013232:	f7ed fb1b 	bl	800086c <__aeabi_ddiv>
 8013236:	4604      	mov	r4, r0
 8013238:	460d      	mov	r5, r1
 801323a:	e7b6      	b.n	80131aa <pow+0x4a>
 801323c:	f7fb fa58 	bl	800e6f0 <__errno>
 8013240:	2322      	movs	r3, #34	; 0x22
 8013242:	6003      	str	r3, [r0, #0]
 8013244:	2200      	movs	r2, #0
 8013246:	2300      	movs	r3, #0
 8013248:	4640      	mov	r0, r8
 801324a:	4649      	mov	r1, r9
 801324c:	f7ed fc56 	bl	8000afc <__aeabi_dcmplt>
 8013250:	2400      	movs	r4, #0
 8013252:	b158      	cbz	r0, 801326c <pow+0x10c>
 8013254:	ec47 6b10 	vmov	d0, r6, r7
 8013258:	f000 fe1c 	bl	8013e94 <rint>
 801325c:	4632      	mov	r2, r6
 801325e:	ec51 0b10 	vmov	r0, r1, d0
 8013262:	463b      	mov	r3, r7
 8013264:	f7ed fc40 	bl	8000ae8 <__aeabi_dcmpeq>
 8013268:	2800      	cmp	r0, #0
 801326a:	d0c2      	beq.n	80131f2 <pow+0x92>
 801326c:	4d11      	ldr	r5, [pc, #68]	; (80132b4 <pow+0x154>)
 801326e:	e79c      	b.n	80131aa <pow+0x4a>
 8013270:	2200      	movs	r2, #0
 8013272:	2300      	movs	r3, #0
 8013274:	4620      	mov	r0, r4
 8013276:	4629      	mov	r1, r5
 8013278:	f7ed fc36 	bl	8000ae8 <__aeabi_dcmpeq>
 801327c:	2800      	cmp	r0, #0
 801327e:	d094      	beq.n	80131aa <pow+0x4a>
 8013280:	ec49 8b10 	vmov	d0, r8, r9
 8013284:	f000 fdfb 	bl	8013e7e <finite>
 8013288:	2800      	cmp	r0, #0
 801328a:	d08e      	beq.n	80131aa <pow+0x4a>
 801328c:	ec47 6b10 	vmov	d0, r6, r7
 8013290:	f000 fdf5 	bl	8013e7e <finite>
 8013294:	2800      	cmp	r0, #0
 8013296:	d088      	beq.n	80131aa <pow+0x4a>
 8013298:	f7fb fa2a 	bl	800e6f0 <__errno>
 801329c:	2322      	movs	r3, #34	; 0x22
 801329e:	6003      	str	r3, [r0, #0]
 80132a0:	2400      	movs	r4, #0
 80132a2:	2500      	movs	r5, #0
 80132a4:	e781      	b.n	80131aa <pow+0x4a>
 80132a6:	4d04      	ldr	r5, [pc, #16]	; (80132b8 <pow+0x158>)
 80132a8:	2400      	movs	r4, #0
 80132aa:	e77e      	b.n	80131aa <pow+0x4a>
 80132ac:	20000218 	.word	0x20000218
 80132b0:	fff00000 	.word	0xfff00000
 80132b4:	7ff00000 	.word	0x7ff00000
 80132b8:	3ff00000 	.word	0x3ff00000
 80132bc:	00000000 	.word	0x00000000

080132c0 <__ieee754_pow>:
 80132c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80132c4:	ed2d 8b06 	vpush	{d8-d10}
 80132c8:	b08d      	sub	sp, #52	; 0x34
 80132ca:	ed8d 1b02 	vstr	d1, [sp, #8]
 80132ce:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 80132d2:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 80132d6:	ea56 0100 	orrs.w	r1, r6, r0
 80132da:	ec53 2b10 	vmov	r2, r3, d0
 80132de:	f000 84d1 	beq.w	8013c84 <__ieee754_pow+0x9c4>
 80132e2:	497f      	ldr	r1, [pc, #508]	; (80134e0 <__ieee754_pow+0x220>)
 80132e4:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80132e8:	428c      	cmp	r4, r1
 80132ea:	ee10 8a10 	vmov	r8, s0
 80132ee:	4699      	mov	r9, r3
 80132f0:	dc09      	bgt.n	8013306 <__ieee754_pow+0x46>
 80132f2:	d103      	bne.n	80132fc <__ieee754_pow+0x3c>
 80132f4:	b97a      	cbnz	r2, 8013316 <__ieee754_pow+0x56>
 80132f6:	42a6      	cmp	r6, r4
 80132f8:	dd02      	ble.n	8013300 <__ieee754_pow+0x40>
 80132fa:	e00c      	b.n	8013316 <__ieee754_pow+0x56>
 80132fc:	428e      	cmp	r6, r1
 80132fe:	dc02      	bgt.n	8013306 <__ieee754_pow+0x46>
 8013300:	428e      	cmp	r6, r1
 8013302:	d110      	bne.n	8013326 <__ieee754_pow+0x66>
 8013304:	b178      	cbz	r0, 8013326 <__ieee754_pow+0x66>
 8013306:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801330a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801330e:	ea54 0308 	orrs.w	r3, r4, r8
 8013312:	f000 84b7 	beq.w	8013c84 <__ieee754_pow+0x9c4>
 8013316:	4873      	ldr	r0, [pc, #460]	; (80134e4 <__ieee754_pow+0x224>)
 8013318:	b00d      	add	sp, #52	; 0x34
 801331a:	ecbd 8b06 	vpop	{d8-d10}
 801331e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013322:	f7ff be21 	b.w	8012f68 <nan>
 8013326:	f1b9 0f00 	cmp.w	r9, #0
 801332a:	da36      	bge.n	801339a <__ieee754_pow+0xda>
 801332c:	496e      	ldr	r1, [pc, #440]	; (80134e8 <__ieee754_pow+0x228>)
 801332e:	428e      	cmp	r6, r1
 8013330:	dc51      	bgt.n	80133d6 <__ieee754_pow+0x116>
 8013332:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8013336:	428e      	cmp	r6, r1
 8013338:	f340 84af 	ble.w	8013c9a <__ieee754_pow+0x9da>
 801333c:	1531      	asrs	r1, r6, #20
 801333e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8013342:	2914      	cmp	r1, #20
 8013344:	dd0f      	ble.n	8013366 <__ieee754_pow+0xa6>
 8013346:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 801334a:	fa20 fc01 	lsr.w	ip, r0, r1
 801334e:	fa0c f101 	lsl.w	r1, ip, r1
 8013352:	4281      	cmp	r1, r0
 8013354:	f040 84a1 	bne.w	8013c9a <__ieee754_pow+0x9da>
 8013358:	f00c 0c01 	and.w	ip, ip, #1
 801335c:	f1cc 0102 	rsb	r1, ip, #2
 8013360:	9100      	str	r1, [sp, #0]
 8013362:	b180      	cbz	r0, 8013386 <__ieee754_pow+0xc6>
 8013364:	e059      	b.n	801341a <__ieee754_pow+0x15a>
 8013366:	2800      	cmp	r0, #0
 8013368:	d155      	bne.n	8013416 <__ieee754_pow+0x156>
 801336a:	f1c1 0114 	rsb	r1, r1, #20
 801336e:	fa46 fc01 	asr.w	ip, r6, r1
 8013372:	fa0c f101 	lsl.w	r1, ip, r1
 8013376:	42b1      	cmp	r1, r6
 8013378:	f040 848c 	bne.w	8013c94 <__ieee754_pow+0x9d4>
 801337c:	f00c 0c01 	and.w	ip, ip, #1
 8013380:	f1cc 0102 	rsb	r1, ip, #2
 8013384:	9100      	str	r1, [sp, #0]
 8013386:	4959      	ldr	r1, [pc, #356]	; (80134ec <__ieee754_pow+0x22c>)
 8013388:	428e      	cmp	r6, r1
 801338a:	d12d      	bne.n	80133e8 <__ieee754_pow+0x128>
 801338c:	2f00      	cmp	r7, #0
 801338e:	da79      	bge.n	8013484 <__ieee754_pow+0x1c4>
 8013390:	4956      	ldr	r1, [pc, #344]	; (80134ec <__ieee754_pow+0x22c>)
 8013392:	2000      	movs	r0, #0
 8013394:	f7ed fa6a 	bl	800086c <__aeabi_ddiv>
 8013398:	e016      	b.n	80133c8 <__ieee754_pow+0x108>
 801339a:	2100      	movs	r1, #0
 801339c:	9100      	str	r1, [sp, #0]
 801339e:	2800      	cmp	r0, #0
 80133a0:	d13b      	bne.n	801341a <__ieee754_pow+0x15a>
 80133a2:	494f      	ldr	r1, [pc, #316]	; (80134e0 <__ieee754_pow+0x220>)
 80133a4:	428e      	cmp	r6, r1
 80133a6:	d1ee      	bne.n	8013386 <__ieee754_pow+0xc6>
 80133a8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80133ac:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80133b0:	ea53 0308 	orrs.w	r3, r3, r8
 80133b4:	f000 8466 	beq.w	8013c84 <__ieee754_pow+0x9c4>
 80133b8:	4b4d      	ldr	r3, [pc, #308]	; (80134f0 <__ieee754_pow+0x230>)
 80133ba:	429c      	cmp	r4, r3
 80133bc:	dd0d      	ble.n	80133da <__ieee754_pow+0x11a>
 80133be:	2f00      	cmp	r7, #0
 80133c0:	f280 8464 	bge.w	8013c8c <__ieee754_pow+0x9cc>
 80133c4:	2000      	movs	r0, #0
 80133c6:	2100      	movs	r1, #0
 80133c8:	ec41 0b10 	vmov	d0, r0, r1
 80133cc:	b00d      	add	sp, #52	; 0x34
 80133ce:	ecbd 8b06 	vpop	{d8-d10}
 80133d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80133d6:	2102      	movs	r1, #2
 80133d8:	e7e0      	b.n	801339c <__ieee754_pow+0xdc>
 80133da:	2f00      	cmp	r7, #0
 80133dc:	daf2      	bge.n	80133c4 <__ieee754_pow+0x104>
 80133de:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 80133e2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80133e6:	e7ef      	b.n	80133c8 <__ieee754_pow+0x108>
 80133e8:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 80133ec:	d104      	bne.n	80133f8 <__ieee754_pow+0x138>
 80133ee:	4610      	mov	r0, r2
 80133f0:	4619      	mov	r1, r3
 80133f2:	f7ed f911 	bl	8000618 <__aeabi_dmul>
 80133f6:	e7e7      	b.n	80133c8 <__ieee754_pow+0x108>
 80133f8:	493e      	ldr	r1, [pc, #248]	; (80134f4 <__ieee754_pow+0x234>)
 80133fa:	428f      	cmp	r7, r1
 80133fc:	d10d      	bne.n	801341a <__ieee754_pow+0x15a>
 80133fe:	f1b9 0f00 	cmp.w	r9, #0
 8013402:	db0a      	blt.n	801341a <__ieee754_pow+0x15a>
 8013404:	ec43 2b10 	vmov	d0, r2, r3
 8013408:	b00d      	add	sp, #52	; 0x34
 801340a:	ecbd 8b06 	vpop	{d8-d10}
 801340e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013412:	f000 bc77 	b.w	8013d04 <__ieee754_sqrt>
 8013416:	2100      	movs	r1, #0
 8013418:	9100      	str	r1, [sp, #0]
 801341a:	ec43 2b10 	vmov	d0, r2, r3
 801341e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013422:	f000 fd23 	bl	8013e6c <fabs>
 8013426:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801342a:	ec51 0b10 	vmov	r0, r1, d0
 801342e:	f1b8 0f00 	cmp.w	r8, #0
 8013432:	d12a      	bne.n	801348a <__ieee754_pow+0x1ca>
 8013434:	b12c      	cbz	r4, 8013442 <__ieee754_pow+0x182>
 8013436:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 80134ec <__ieee754_pow+0x22c>
 801343a:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 801343e:	45e6      	cmp	lr, ip
 8013440:	d123      	bne.n	801348a <__ieee754_pow+0x1ca>
 8013442:	2f00      	cmp	r7, #0
 8013444:	da05      	bge.n	8013452 <__ieee754_pow+0x192>
 8013446:	4602      	mov	r2, r0
 8013448:	460b      	mov	r3, r1
 801344a:	2000      	movs	r0, #0
 801344c:	4927      	ldr	r1, [pc, #156]	; (80134ec <__ieee754_pow+0x22c>)
 801344e:	f7ed fa0d 	bl	800086c <__aeabi_ddiv>
 8013452:	f1b9 0f00 	cmp.w	r9, #0
 8013456:	dab7      	bge.n	80133c8 <__ieee754_pow+0x108>
 8013458:	9b00      	ldr	r3, [sp, #0]
 801345a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801345e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013462:	4323      	orrs	r3, r4
 8013464:	d108      	bne.n	8013478 <__ieee754_pow+0x1b8>
 8013466:	4602      	mov	r2, r0
 8013468:	460b      	mov	r3, r1
 801346a:	4610      	mov	r0, r2
 801346c:	4619      	mov	r1, r3
 801346e:	f7ec ff1b 	bl	80002a8 <__aeabi_dsub>
 8013472:	4602      	mov	r2, r0
 8013474:	460b      	mov	r3, r1
 8013476:	e78d      	b.n	8013394 <__ieee754_pow+0xd4>
 8013478:	9b00      	ldr	r3, [sp, #0]
 801347a:	2b01      	cmp	r3, #1
 801347c:	d1a4      	bne.n	80133c8 <__ieee754_pow+0x108>
 801347e:	4602      	mov	r2, r0
 8013480:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013484:	4610      	mov	r0, r2
 8013486:	4619      	mov	r1, r3
 8013488:	e79e      	b.n	80133c8 <__ieee754_pow+0x108>
 801348a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 801348e:	f10c 35ff 	add.w	r5, ip, #4294967295
 8013492:	950a      	str	r5, [sp, #40]	; 0x28
 8013494:	9d00      	ldr	r5, [sp, #0]
 8013496:	46ac      	mov	ip, r5
 8013498:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801349a:	ea5c 0505 	orrs.w	r5, ip, r5
 801349e:	d0e4      	beq.n	801346a <__ieee754_pow+0x1aa>
 80134a0:	4b15      	ldr	r3, [pc, #84]	; (80134f8 <__ieee754_pow+0x238>)
 80134a2:	429e      	cmp	r6, r3
 80134a4:	f340 80fc 	ble.w	80136a0 <__ieee754_pow+0x3e0>
 80134a8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80134ac:	429e      	cmp	r6, r3
 80134ae:	4b10      	ldr	r3, [pc, #64]	; (80134f0 <__ieee754_pow+0x230>)
 80134b0:	dd07      	ble.n	80134c2 <__ieee754_pow+0x202>
 80134b2:	429c      	cmp	r4, r3
 80134b4:	dc0a      	bgt.n	80134cc <__ieee754_pow+0x20c>
 80134b6:	2f00      	cmp	r7, #0
 80134b8:	da84      	bge.n	80133c4 <__ieee754_pow+0x104>
 80134ba:	a307      	add	r3, pc, #28	; (adr r3, 80134d8 <__ieee754_pow+0x218>)
 80134bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134c0:	e795      	b.n	80133ee <__ieee754_pow+0x12e>
 80134c2:	429c      	cmp	r4, r3
 80134c4:	dbf7      	blt.n	80134b6 <__ieee754_pow+0x1f6>
 80134c6:	4b09      	ldr	r3, [pc, #36]	; (80134ec <__ieee754_pow+0x22c>)
 80134c8:	429c      	cmp	r4, r3
 80134ca:	dd17      	ble.n	80134fc <__ieee754_pow+0x23c>
 80134cc:	2f00      	cmp	r7, #0
 80134ce:	dcf4      	bgt.n	80134ba <__ieee754_pow+0x1fa>
 80134d0:	e778      	b.n	80133c4 <__ieee754_pow+0x104>
 80134d2:	bf00      	nop
 80134d4:	f3af 8000 	nop.w
 80134d8:	8800759c 	.word	0x8800759c
 80134dc:	7e37e43c 	.word	0x7e37e43c
 80134e0:	7ff00000 	.word	0x7ff00000
 80134e4:	08015148 	.word	0x08015148
 80134e8:	433fffff 	.word	0x433fffff
 80134ec:	3ff00000 	.word	0x3ff00000
 80134f0:	3fefffff 	.word	0x3fefffff
 80134f4:	3fe00000 	.word	0x3fe00000
 80134f8:	41e00000 	.word	0x41e00000
 80134fc:	4b64      	ldr	r3, [pc, #400]	; (8013690 <__ieee754_pow+0x3d0>)
 80134fe:	2200      	movs	r2, #0
 8013500:	f7ec fed2 	bl	80002a8 <__aeabi_dsub>
 8013504:	a356      	add	r3, pc, #344	; (adr r3, 8013660 <__ieee754_pow+0x3a0>)
 8013506:	e9d3 2300 	ldrd	r2, r3, [r3]
 801350a:	4604      	mov	r4, r0
 801350c:	460d      	mov	r5, r1
 801350e:	f7ed f883 	bl	8000618 <__aeabi_dmul>
 8013512:	a355      	add	r3, pc, #340	; (adr r3, 8013668 <__ieee754_pow+0x3a8>)
 8013514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013518:	4606      	mov	r6, r0
 801351a:	460f      	mov	r7, r1
 801351c:	4620      	mov	r0, r4
 801351e:	4629      	mov	r1, r5
 8013520:	f7ed f87a 	bl	8000618 <__aeabi_dmul>
 8013524:	4b5b      	ldr	r3, [pc, #364]	; (8013694 <__ieee754_pow+0x3d4>)
 8013526:	4682      	mov	sl, r0
 8013528:	468b      	mov	fp, r1
 801352a:	2200      	movs	r2, #0
 801352c:	4620      	mov	r0, r4
 801352e:	4629      	mov	r1, r5
 8013530:	f7ed f872 	bl	8000618 <__aeabi_dmul>
 8013534:	4602      	mov	r2, r0
 8013536:	460b      	mov	r3, r1
 8013538:	a14d      	add	r1, pc, #308	; (adr r1, 8013670 <__ieee754_pow+0x3b0>)
 801353a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801353e:	f7ec feb3 	bl	80002a8 <__aeabi_dsub>
 8013542:	4622      	mov	r2, r4
 8013544:	462b      	mov	r3, r5
 8013546:	f7ed f867 	bl	8000618 <__aeabi_dmul>
 801354a:	4602      	mov	r2, r0
 801354c:	460b      	mov	r3, r1
 801354e:	2000      	movs	r0, #0
 8013550:	4951      	ldr	r1, [pc, #324]	; (8013698 <__ieee754_pow+0x3d8>)
 8013552:	f7ec fea9 	bl	80002a8 <__aeabi_dsub>
 8013556:	4622      	mov	r2, r4
 8013558:	4680      	mov	r8, r0
 801355a:	4689      	mov	r9, r1
 801355c:	462b      	mov	r3, r5
 801355e:	4620      	mov	r0, r4
 8013560:	4629      	mov	r1, r5
 8013562:	f7ed f859 	bl	8000618 <__aeabi_dmul>
 8013566:	4602      	mov	r2, r0
 8013568:	460b      	mov	r3, r1
 801356a:	4640      	mov	r0, r8
 801356c:	4649      	mov	r1, r9
 801356e:	f7ed f853 	bl	8000618 <__aeabi_dmul>
 8013572:	a341      	add	r3, pc, #260	; (adr r3, 8013678 <__ieee754_pow+0x3b8>)
 8013574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013578:	f7ed f84e 	bl	8000618 <__aeabi_dmul>
 801357c:	4602      	mov	r2, r0
 801357e:	460b      	mov	r3, r1
 8013580:	4650      	mov	r0, sl
 8013582:	4659      	mov	r1, fp
 8013584:	f7ec fe90 	bl	80002a8 <__aeabi_dsub>
 8013588:	4602      	mov	r2, r0
 801358a:	460b      	mov	r3, r1
 801358c:	4680      	mov	r8, r0
 801358e:	4689      	mov	r9, r1
 8013590:	4630      	mov	r0, r6
 8013592:	4639      	mov	r1, r7
 8013594:	f7ec fe8a 	bl	80002ac <__adddf3>
 8013598:	2400      	movs	r4, #0
 801359a:	4632      	mov	r2, r6
 801359c:	463b      	mov	r3, r7
 801359e:	4620      	mov	r0, r4
 80135a0:	460d      	mov	r5, r1
 80135a2:	f7ec fe81 	bl	80002a8 <__aeabi_dsub>
 80135a6:	4602      	mov	r2, r0
 80135a8:	460b      	mov	r3, r1
 80135aa:	4640      	mov	r0, r8
 80135ac:	4649      	mov	r1, r9
 80135ae:	f7ec fe7b 	bl	80002a8 <__aeabi_dsub>
 80135b2:	9b00      	ldr	r3, [sp, #0]
 80135b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80135b6:	3b01      	subs	r3, #1
 80135b8:	4313      	orrs	r3, r2
 80135ba:	4682      	mov	sl, r0
 80135bc:	468b      	mov	fp, r1
 80135be:	f040 81f1 	bne.w	80139a4 <__ieee754_pow+0x6e4>
 80135c2:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8013680 <__ieee754_pow+0x3c0>
 80135c6:	eeb0 8a47 	vmov.f32	s16, s14
 80135ca:	eef0 8a67 	vmov.f32	s17, s15
 80135ce:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80135d2:	2600      	movs	r6, #0
 80135d4:	4632      	mov	r2, r6
 80135d6:	463b      	mov	r3, r7
 80135d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80135dc:	f7ec fe64 	bl	80002a8 <__aeabi_dsub>
 80135e0:	4622      	mov	r2, r4
 80135e2:	462b      	mov	r3, r5
 80135e4:	f7ed f818 	bl	8000618 <__aeabi_dmul>
 80135e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80135ec:	4680      	mov	r8, r0
 80135ee:	4689      	mov	r9, r1
 80135f0:	4650      	mov	r0, sl
 80135f2:	4659      	mov	r1, fp
 80135f4:	f7ed f810 	bl	8000618 <__aeabi_dmul>
 80135f8:	4602      	mov	r2, r0
 80135fa:	460b      	mov	r3, r1
 80135fc:	4640      	mov	r0, r8
 80135fe:	4649      	mov	r1, r9
 8013600:	f7ec fe54 	bl	80002ac <__adddf3>
 8013604:	4632      	mov	r2, r6
 8013606:	463b      	mov	r3, r7
 8013608:	4680      	mov	r8, r0
 801360a:	4689      	mov	r9, r1
 801360c:	4620      	mov	r0, r4
 801360e:	4629      	mov	r1, r5
 8013610:	f7ed f802 	bl	8000618 <__aeabi_dmul>
 8013614:	460b      	mov	r3, r1
 8013616:	4604      	mov	r4, r0
 8013618:	460d      	mov	r5, r1
 801361a:	4602      	mov	r2, r0
 801361c:	4649      	mov	r1, r9
 801361e:	4640      	mov	r0, r8
 8013620:	f7ec fe44 	bl	80002ac <__adddf3>
 8013624:	4b1d      	ldr	r3, [pc, #116]	; (801369c <__ieee754_pow+0x3dc>)
 8013626:	4299      	cmp	r1, r3
 8013628:	ec45 4b19 	vmov	d9, r4, r5
 801362c:	4606      	mov	r6, r0
 801362e:	460f      	mov	r7, r1
 8013630:	468b      	mov	fp, r1
 8013632:	f340 82fe 	ble.w	8013c32 <__ieee754_pow+0x972>
 8013636:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801363a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801363e:	4303      	orrs	r3, r0
 8013640:	f000 81f0 	beq.w	8013a24 <__ieee754_pow+0x764>
 8013644:	a310      	add	r3, pc, #64	; (adr r3, 8013688 <__ieee754_pow+0x3c8>)
 8013646:	e9d3 2300 	ldrd	r2, r3, [r3]
 801364a:	ec51 0b18 	vmov	r0, r1, d8
 801364e:	f7ec ffe3 	bl	8000618 <__aeabi_dmul>
 8013652:	a30d      	add	r3, pc, #52	; (adr r3, 8013688 <__ieee754_pow+0x3c8>)
 8013654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013658:	e6cb      	b.n	80133f2 <__ieee754_pow+0x132>
 801365a:	bf00      	nop
 801365c:	f3af 8000 	nop.w
 8013660:	60000000 	.word	0x60000000
 8013664:	3ff71547 	.word	0x3ff71547
 8013668:	f85ddf44 	.word	0xf85ddf44
 801366c:	3e54ae0b 	.word	0x3e54ae0b
 8013670:	55555555 	.word	0x55555555
 8013674:	3fd55555 	.word	0x3fd55555
 8013678:	652b82fe 	.word	0x652b82fe
 801367c:	3ff71547 	.word	0x3ff71547
 8013680:	00000000 	.word	0x00000000
 8013684:	bff00000 	.word	0xbff00000
 8013688:	8800759c 	.word	0x8800759c
 801368c:	7e37e43c 	.word	0x7e37e43c
 8013690:	3ff00000 	.word	0x3ff00000
 8013694:	3fd00000 	.word	0x3fd00000
 8013698:	3fe00000 	.word	0x3fe00000
 801369c:	408fffff 	.word	0x408fffff
 80136a0:	4bd7      	ldr	r3, [pc, #860]	; (8013a00 <__ieee754_pow+0x740>)
 80136a2:	ea03 0309 	and.w	r3, r3, r9
 80136a6:	2200      	movs	r2, #0
 80136a8:	b92b      	cbnz	r3, 80136b6 <__ieee754_pow+0x3f6>
 80136aa:	4bd6      	ldr	r3, [pc, #856]	; (8013a04 <__ieee754_pow+0x744>)
 80136ac:	f7ec ffb4 	bl	8000618 <__aeabi_dmul>
 80136b0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80136b4:	460c      	mov	r4, r1
 80136b6:	1523      	asrs	r3, r4, #20
 80136b8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80136bc:	4413      	add	r3, r2
 80136be:	9309      	str	r3, [sp, #36]	; 0x24
 80136c0:	4bd1      	ldr	r3, [pc, #836]	; (8013a08 <__ieee754_pow+0x748>)
 80136c2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80136c6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80136ca:	429c      	cmp	r4, r3
 80136cc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80136d0:	dd08      	ble.n	80136e4 <__ieee754_pow+0x424>
 80136d2:	4bce      	ldr	r3, [pc, #824]	; (8013a0c <__ieee754_pow+0x74c>)
 80136d4:	429c      	cmp	r4, r3
 80136d6:	f340 8163 	ble.w	80139a0 <__ieee754_pow+0x6e0>
 80136da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80136dc:	3301      	adds	r3, #1
 80136de:	9309      	str	r3, [sp, #36]	; 0x24
 80136e0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80136e4:	2400      	movs	r4, #0
 80136e6:	00e3      	lsls	r3, r4, #3
 80136e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80136ea:	4bc9      	ldr	r3, [pc, #804]	; (8013a10 <__ieee754_pow+0x750>)
 80136ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80136f0:	ed93 7b00 	vldr	d7, [r3]
 80136f4:	4629      	mov	r1, r5
 80136f6:	ec53 2b17 	vmov	r2, r3, d7
 80136fa:	eeb0 8a47 	vmov.f32	s16, s14
 80136fe:	eef0 8a67 	vmov.f32	s17, s15
 8013702:	4682      	mov	sl, r0
 8013704:	f7ec fdd0 	bl	80002a8 <__aeabi_dsub>
 8013708:	4652      	mov	r2, sl
 801370a:	4606      	mov	r6, r0
 801370c:	460f      	mov	r7, r1
 801370e:	462b      	mov	r3, r5
 8013710:	ec51 0b18 	vmov	r0, r1, d8
 8013714:	f7ec fdca 	bl	80002ac <__adddf3>
 8013718:	4602      	mov	r2, r0
 801371a:	460b      	mov	r3, r1
 801371c:	2000      	movs	r0, #0
 801371e:	49bd      	ldr	r1, [pc, #756]	; (8013a14 <__ieee754_pow+0x754>)
 8013720:	f7ed f8a4 	bl	800086c <__aeabi_ddiv>
 8013724:	ec41 0b19 	vmov	d9, r0, r1
 8013728:	4602      	mov	r2, r0
 801372a:	460b      	mov	r3, r1
 801372c:	4630      	mov	r0, r6
 801372e:	4639      	mov	r1, r7
 8013730:	f7ec ff72 	bl	8000618 <__aeabi_dmul>
 8013734:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8013738:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801373c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013740:	2300      	movs	r3, #0
 8013742:	9304      	str	r3, [sp, #16]
 8013744:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8013748:	46ab      	mov	fp, r5
 801374a:	106d      	asrs	r5, r5, #1
 801374c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8013750:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8013754:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8013758:	2200      	movs	r2, #0
 801375a:	4640      	mov	r0, r8
 801375c:	4649      	mov	r1, r9
 801375e:	4614      	mov	r4, r2
 8013760:	461d      	mov	r5, r3
 8013762:	f7ec ff59 	bl	8000618 <__aeabi_dmul>
 8013766:	4602      	mov	r2, r0
 8013768:	460b      	mov	r3, r1
 801376a:	4630      	mov	r0, r6
 801376c:	4639      	mov	r1, r7
 801376e:	f7ec fd9b 	bl	80002a8 <__aeabi_dsub>
 8013772:	ec53 2b18 	vmov	r2, r3, d8
 8013776:	4606      	mov	r6, r0
 8013778:	460f      	mov	r7, r1
 801377a:	4620      	mov	r0, r4
 801377c:	4629      	mov	r1, r5
 801377e:	f7ec fd93 	bl	80002a8 <__aeabi_dsub>
 8013782:	4602      	mov	r2, r0
 8013784:	460b      	mov	r3, r1
 8013786:	4650      	mov	r0, sl
 8013788:	4659      	mov	r1, fp
 801378a:	f7ec fd8d 	bl	80002a8 <__aeabi_dsub>
 801378e:	4642      	mov	r2, r8
 8013790:	464b      	mov	r3, r9
 8013792:	f7ec ff41 	bl	8000618 <__aeabi_dmul>
 8013796:	4602      	mov	r2, r0
 8013798:	460b      	mov	r3, r1
 801379a:	4630      	mov	r0, r6
 801379c:	4639      	mov	r1, r7
 801379e:	f7ec fd83 	bl	80002a8 <__aeabi_dsub>
 80137a2:	ec53 2b19 	vmov	r2, r3, d9
 80137a6:	f7ec ff37 	bl	8000618 <__aeabi_dmul>
 80137aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80137ae:	ec41 0b18 	vmov	d8, r0, r1
 80137b2:	4610      	mov	r0, r2
 80137b4:	4619      	mov	r1, r3
 80137b6:	f7ec ff2f 	bl	8000618 <__aeabi_dmul>
 80137ba:	a37d      	add	r3, pc, #500	; (adr r3, 80139b0 <__ieee754_pow+0x6f0>)
 80137bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137c0:	4604      	mov	r4, r0
 80137c2:	460d      	mov	r5, r1
 80137c4:	f7ec ff28 	bl	8000618 <__aeabi_dmul>
 80137c8:	a37b      	add	r3, pc, #492	; (adr r3, 80139b8 <__ieee754_pow+0x6f8>)
 80137ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137ce:	f7ec fd6d 	bl	80002ac <__adddf3>
 80137d2:	4622      	mov	r2, r4
 80137d4:	462b      	mov	r3, r5
 80137d6:	f7ec ff1f 	bl	8000618 <__aeabi_dmul>
 80137da:	a379      	add	r3, pc, #484	; (adr r3, 80139c0 <__ieee754_pow+0x700>)
 80137dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137e0:	f7ec fd64 	bl	80002ac <__adddf3>
 80137e4:	4622      	mov	r2, r4
 80137e6:	462b      	mov	r3, r5
 80137e8:	f7ec ff16 	bl	8000618 <__aeabi_dmul>
 80137ec:	a376      	add	r3, pc, #472	; (adr r3, 80139c8 <__ieee754_pow+0x708>)
 80137ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137f2:	f7ec fd5b 	bl	80002ac <__adddf3>
 80137f6:	4622      	mov	r2, r4
 80137f8:	462b      	mov	r3, r5
 80137fa:	f7ec ff0d 	bl	8000618 <__aeabi_dmul>
 80137fe:	a374      	add	r3, pc, #464	; (adr r3, 80139d0 <__ieee754_pow+0x710>)
 8013800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013804:	f7ec fd52 	bl	80002ac <__adddf3>
 8013808:	4622      	mov	r2, r4
 801380a:	462b      	mov	r3, r5
 801380c:	f7ec ff04 	bl	8000618 <__aeabi_dmul>
 8013810:	a371      	add	r3, pc, #452	; (adr r3, 80139d8 <__ieee754_pow+0x718>)
 8013812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013816:	f7ec fd49 	bl	80002ac <__adddf3>
 801381a:	4622      	mov	r2, r4
 801381c:	4606      	mov	r6, r0
 801381e:	460f      	mov	r7, r1
 8013820:	462b      	mov	r3, r5
 8013822:	4620      	mov	r0, r4
 8013824:	4629      	mov	r1, r5
 8013826:	f7ec fef7 	bl	8000618 <__aeabi_dmul>
 801382a:	4602      	mov	r2, r0
 801382c:	460b      	mov	r3, r1
 801382e:	4630      	mov	r0, r6
 8013830:	4639      	mov	r1, r7
 8013832:	f7ec fef1 	bl	8000618 <__aeabi_dmul>
 8013836:	4642      	mov	r2, r8
 8013838:	4604      	mov	r4, r0
 801383a:	460d      	mov	r5, r1
 801383c:	464b      	mov	r3, r9
 801383e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013842:	f7ec fd33 	bl	80002ac <__adddf3>
 8013846:	ec53 2b18 	vmov	r2, r3, d8
 801384a:	f7ec fee5 	bl	8000618 <__aeabi_dmul>
 801384e:	4622      	mov	r2, r4
 8013850:	462b      	mov	r3, r5
 8013852:	f7ec fd2b 	bl	80002ac <__adddf3>
 8013856:	4642      	mov	r2, r8
 8013858:	4682      	mov	sl, r0
 801385a:	468b      	mov	fp, r1
 801385c:	464b      	mov	r3, r9
 801385e:	4640      	mov	r0, r8
 8013860:	4649      	mov	r1, r9
 8013862:	f7ec fed9 	bl	8000618 <__aeabi_dmul>
 8013866:	4b6c      	ldr	r3, [pc, #432]	; (8013a18 <__ieee754_pow+0x758>)
 8013868:	2200      	movs	r2, #0
 801386a:	4606      	mov	r6, r0
 801386c:	460f      	mov	r7, r1
 801386e:	f7ec fd1d 	bl	80002ac <__adddf3>
 8013872:	4652      	mov	r2, sl
 8013874:	465b      	mov	r3, fp
 8013876:	f7ec fd19 	bl	80002ac <__adddf3>
 801387a:	9c04      	ldr	r4, [sp, #16]
 801387c:	460d      	mov	r5, r1
 801387e:	4622      	mov	r2, r4
 8013880:	460b      	mov	r3, r1
 8013882:	4640      	mov	r0, r8
 8013884:	4649      	mov	r1, r9
 8013886:	f7ec fec7 	bl	8000618 <__aeabi_dmul>
 801388a:	4b63      	ldr	r3, [pc, #396]	; (8013a18 <__ieee754_pow+0x758>)
 801388c:	4680      	mov	r8, r0
 801388e:	4689      	mov	r9, r1
 8013890:	2200      	movs	r2, #0
 8013892:	4620      	mov	r0, r4
 8013894:	4629      	mov	r1, r5
 8013896:	f7ec fd07 	bl	80002a8 <__aeabi_dsub>
 801389a:	4632      	mov	r2, r6
 801389c:	463b      	mov	r3, r7
 801389e:	f7ec fd03 	bl	80002a8 <__aeabi_dsub>
 80138a2:	4602      	mov	r2, r0
 80138a4:	460b      	mov	r3, r1
 80138a6:	4650      	mov	r0, sl
 80138a8:	4659      	mov	r1, fp
 80138aa:	f7ec fcfd 	bl	80002a8 <__aeabi_dsub>
 80138ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80138b2:	f7ec feb1 	bl	8000618 <__aeabi_dmul>
 80138b6:	4622      	mov	r2, r4
 80138b8:	4606      	mov	r6, r0
 80138ba:	460f      	mov	r7, r1
 80138bc:	462b      	mov	r3, r5
 80138be:	ec51 0b18 	vmov	r0, r1, d8
 80138c2:	f7ec fea9 	bl	8000618 <__aeabi_dmul>
 80138c6:	4602      	mov	r2, r0
 80138c8:	460b      	mov	r3, r1
 80138ca:	4630      	mov	r0, r6
 80138cc:	4639      	mov	r1, r7
 80138ce:	f7ec fced 	bl	80002ac <__adddf3>
 80138d2:	4606      	mov	r6, r0
 80138d4:	460f      	mov	r7, r1
 80138d6:	4602      	mov	r2, r0
 80138d8:	460b      	mov	r3, r1
 80138da:	4640      	mov	r0, r8
 80138dc:	4649      	mov	r1, r9
 80138de:	f7ec fce5 	bl	80002ac <__adddf3>
 80138e2:	9c04      	ldr	r4, [sp, #16]
 80138e4:	a33e      	add	r3, pc, #248	; (adr r3, 80139e0 <__ieee754_pow+0x720>)
 80138e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138ea:	4620      	mov	r0, r4
 80138ec:	460d      	mov	r5, r1
 80138ee:	f7ec fe93 	bl	8000618 <__aeabi_dmul>
 80138f2:	4642      	mov	r2, r8
 80138f4:	ec41 0b18 	vmov	d8, r0, r1
 80138f8:	464b      	mov	r3, r9
 80138fa:	4620      	mov	r0, r4
 80138fc:	4629      	mov	r1, r5
 80138fe:	f7ec fcd3 	bl	80002a8 <__aeabi_dsub>
 8013902:	4602      	mov	r2, r0
 8013904:	460b      	mov	r3, r1
 8013906:	4630      	mov	r0, r6
 8013908:	4639      	mov	r1, r7
 801390a:	f7ec fccd 	bl	80002a8 <__aeabi_dsub>
 801390e:	a336      	add	r3, pc, #216	; (adr r3, 80139e8 <__ieee754_pow+0x728>)
 8013910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013914:	f7ec fe80 	bl	8000618 <__aeabi_dmul>
 8013918:	a335      	add	r3, pc, #212	; (adr r3, 80139f0 <__ieee754_pow+0x730>)
 801391a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801391e:	4606      	mov	r6, r0
 8013920:	460f      	mov	r7, r1
 8013922:	4620      	mov	r0, r4
 8013924:	4629      	mov	r1, r5
 8013926:	f7ec fe77 	bl	8000618 <__aeabi_dmul>
 801392a:	4602      	mov	r2, r0
 801392c:	460b      	mov	r3, r1
 801392e:	4630      	mov	r0, r6
 8013930:	4639      	mov	r1, r7
 8013932:	f7ec fcbb 	bl	80002ac <__adddf3>
 8013936:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013938:	4b38      	ldr	r3, [pc, #224]	; (8013a1c <__ieee754_pow+0x75c>)
 801393a:	4413      	add	r3, r2
 801393c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013940:	f7ec fcb4 	bl	80002ac <__adddf3>
 8013944:	4682      	mov	sl, r0
 8013946:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013948:	468b      	mov	fp, r1
 801394a:	f7ec fdfb 	bl	8000544 <__aeabi_i2d>
 801394e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013950:	4b33      	ldr	r3, [pc, #204]	; (8013a20 <__ieee754_pow+0x760>)
 8013952:	4413      	add	r3, r2
 8013954:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013958:	4606      	mov	r6, r0
 801395a:	460f      	mov	r7, r1
 801395c:	4652      	mov	r2, sl
 801395e:	465b      	mov	r3, fp
 8013960:	ec51 0b18 	vmov	r0, r1, d8
 8013964:	f7ec fca2 	bl	80002ac <__adddf3>
 8013968:	4642      	mov	r2, r8
 801396a:	464b      	mov	r3, r9
 801396c:	f7ec fc9e 	bl	80002ac <__adddf3>
 8013970:	4632      	mov	r2, r6
 8013972:	463b      	mov	r3, r7
 8013974:	f7ec fc9a 	bl	80002ac <__adddf3>
 8013978:	9c04      	ldr	r4, [sp, #16]
 801397a:	4632      	mov	r2, r6
 801397c:	463b      	mov	r3, r7
 801397e:	4620      	mov	r0, r4
 8013980:	460d      	mov	r5, r1
 8013982:	f7ec fc91 	bl	80002a8 <__aeabi_dsub>
 8013986:	4642      	mov	r2, r8
 8013988:	464b      	mov	r3, r9
 801398a:	f7ec fc8d 	bl	80002a8 <__aeabi_dsub>
 801398e:	ec53 2b18 	vmov	r2, r3, d8
 8013992:	f7ec fc89 	bl	80002a8 <__aeabi_dsub>
 8013996:	4602      	mov	r2, r0
 8013998:	460b      	mov	r3, r1
 801399a:	4650      	mov	r0, sl
 801399c:	4659      	mov	r1, fp
 801399e:	e606      	b.n	80135ae <__ieee754_pow+0x2ee>
 80139a0:	2401      	movs	r4, #1
 80139a2:	e6a0      	b.n	80136e6 <__ieee754_pow+0x426>
 80139a4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80139f8 <__ieee754_pow+0x738>
 80139a8:	e60d      	b.n	80135c6 <__ieee754_pow+0x306>
 80139aa:	bf00      	nop
 80139ac:	f3af 8000 	nop.w
 80139b0:	4a454eef 	.word	0x4a454eef
 80139b4:	3fca7e28 	.word	0x3fca7e28
 80139b8:	93c9db65 	.word	0x93c9db65
 80139bc:	3fcd864a 	.word	0x3fcd864a
 80139c0:	a91d4101 	.word	0xa91d4101
 80139c4:	3fd17460 	.word	0x3fd17460
 80139c8:	518f264d 	.word	0x518f264d
 80139cc:	3fd55555 	.word	0x3fd55555
 80139d0:	db6fabff 	.word	0xdb6fabff
 80139d4:	3fdb6db6 	.word	0x3fdb6db6
 80139d8:	33333303 	.word	0x33333303
 80139dc:	3fe33333 	.word	0x3fe33333
 80139e0:	e0000000 	.word	0xe0000000
 80139e4:	3feec709 	.word	0x3feec709
 80139e8:	dc3a03fd 	.word	0xdc3a03fd
 80139ec:	3feec709 	.word	0x3feec709
 80139f0:	145b01f5 	.word	0x145b01f5
 80139f4:	be3e2fe0 	.word	0xbe3e2fe0
 80139f8:	00000000 	.word	0x00000000
 80139fc:	3ff00000 	.word	0x3ff00000
 8013a00:	7ff00000 	.word	0x7ff00000
 8013a04:	43400000 	.word	0x43400000
 8013a08:	0003988e 	.word	0x0003988e
 8013a0c:	000bb679 	.word	0x000bb679
 8013a10:	08015150 	.word	0x08015150
 8013a14:	3ff00000 	.word	0x3ff00000
 8013a18:	40080000 	.word	0x40080000
 8013a1c:	08015170 	.word	0x08015170
 8013a20:	08015160 	.word	0x08015160
 8013a24:	a3b5      	add	r3, pc, #724	; (adr r3, 8013cfc <__ieee754_pow+0xa3c>)
 8013a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a2a:	4640      	mov	r0, r8
 8013a2c:	4649      	mov	r1, r9
 8013a2e:	f7ec fc3d 	bl	80002ac <__adddf3>
 8013a32:	4622      	mov	r2, r4
 8013a34:	ec41 0b1a 	vmov	d10, r0, r1
 8013a38:	462b      	mov	r3, r5
 8013a3a:	4630      	mov	r0, r6
 8013a3c:	4639      	mov	r1, r7
 8013a3e:	f7ec fc33 	bl	80002a8 <__aeabi_dsub>
 8013a42:	4602      	mov	r2, r0
 8013a44:	460b      	mov	r3, r1
 8013a46:	ec51 0b1a 	vmov	r0, r1, d10
 8013a4a:	f7ed f875 	bl	8000b38 <__aeabi_dcmpgt>
 8013a4e:	2800      	cmp	r0, #0
 8013a50:	f47f adf8 	bne.w	8013644 <__ieee754_pow+0x384>
 8013a54:	4aa4      	ldr	r2, [pc, #656]	; (8013ce8 <__ieee754_pow+0xa28>)
 8013a56:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013a5a:	4293      	cmp	r3, r2
 8013a5c:	f340 810b 	ble.w	8013c76 <__ieee754_pow+0x9b6>
 8013a60:	151b      	asrs	r3, r3, #20
 8013a62:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8013a66:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8013a6a:	fa4a f303 	asr.w	r3, sl, r3
 8013a6e:	445b      	add	r3, fp
 8013a70:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8013a74:	4e9d      	ldr	r6, [pc, #628]	; (8013cec <__ieee754_pow+0xa2c>)
 8013a76:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8013a7a:	4116      	asrs	r6, r2
 8013a7c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8013a80:	2000      	movs	r0, #0
 8013a82:	ea23 0106 	bic.w	r1, r3, r6
 8013a86:	f1c2 0214 	rsb	r2, r2, #20
 8013a8a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8013a8e:	fa4a fa02 	asr.w	sl, sl, r2
 8013a92:	f1bb 0f00 	cmp.w	fp, #0
 8013a96:	4602      	mov	r2, r0
 8013a98:	460b      	mov	r3, r1
 8013a9a:	4620      	mov	r0, r4
 8013a9c:	4629      	mov	r1, r5
 8013a9e:	bfb8      	it	lt
 8013aa0:	f1ca 0a00 	rsblt	sl, sl, #0
 8013aa4:	f7ec fc00 	bl	80002a8 <__aeabi_dsub>
 8013aa8:	ec41 0b19 	vmov	d9, r0, r1
 8013aac:	4642      	mov	r2, r8
 8013aae:	464b      	mov	r3, r9
 8013ab0:	ec51 0b19 	vmov	r0, r1, d9
 8013ab4:	f7ec fbfa 	bl	80002ac <__adddf3>
 8013ab8:	2400      	movs	r4, #0
 8013aba:	a379      	add	r3, pc, #484	; (adr r3, 8013ca0 <__ieee754_pow+0x9e0>)
 8013abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ac0:	4620      	mov	r0, r4
 8013ac2:	460d      	mov	r5, r1
 8013ac4:	f7ec fda8 	bl	8000618 <__aeabi_dmul>
 8013ac8:	ec53 2b19 	vmov	r2, r3, d9
 8013acc:	4606      	mov	r6, r0
 8013ace:	460f      	mov	r7, r1
 8013ad0:	4620      	mov	r0, r4
 8013ad2:	4629      	mov	r1, r5
 8013ad4:	f7ec fbe8 	bl	80002a8 <__aeabi_dsub>
 8013ad8:	4602      	mov	r2, r0
 8013ada:	460b      	mov	r3, r1
 8013adc:	4640      	mov	r0, r8
 8013ade:	4649      	mov	r1, r9
 8013ae0:	f7ec fbe2 	bl	80002a8 <__aeabi_dsub>
 8013ae4:	a370      	add	r3, pc, #448	; (adr r3, 8013ca8 <__ieee754_pow+0x9e8>)
 8013ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013aea:	f7ec fd95 	bl	8000618 <__aeabi_dmul>
 8013aee:	a370      	add	r3, pc, #448	; (adr r3, 8013cb0 <__ieee754_pow+0x9f0>)
 8013af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013af4:	4680      	mov	r8, r0
 8013af6:	4689      	mov	r9, r1
 8013af8:	4620      	mov	r0, r4
 8013afa:	4629      	mov	r1, r5
 8013afc:	f7ec fd8c 	bl	8000618 <__aeabi_dmul>
 8013b00:	4602      	mov	r2, r0
 8013b02:	460b      	mov	r3, r1
 8013b04:	4640      	mov	r0, r8
 8013b06:	4649      	mov	r1, r9
 8013b08:	f7ec fbd0 	bl	80002ac <__adddf3>
 8013b0c:	4604      	mov	r4, r0
 8013b0e:	460d      	mov	r5, r1
 8013b10:	4602      	mov	r2, r0
 8013b12:	460b      	mov	r3, r1
 8013b14:	4630      	mov	r0, r6
 8013b16:	4639      	mov	r1, r7
 8013b18:	f7ec fbc8 	bl	80002ac <__adddf3>
 8013b1c:	4632      	mov	r2, r6
 8013b1e:	463b      	mov	r3, r7
 8013b20:	4680      	mov	r8, r0
 8013b22:	4689      	mov	r9, r1
 8013b24:	f7ec fbc0 	bl	80002a8 <__aeabi_dsub>
 8013b28:	4602      	mov	r2, r0
 8013b2a:	460b      	mov	r3, r1
 8013b2c:	4620      	mov	r0, r4
 8013b2e:	4629      	mov	r1, r5
 8013b30:	f7ec fbba 	bl	80002a8 <__aeabi_dsub>
 8013b34:	4642      	mov	r2, r8
 8013b36:	4606      	mov	r6, r0
 8013b38:	460f      	mov	r7, r1
 8013b3a:	464b      	mov	r3, r9
 8013b3c:	4640      	mov	r0, r8
 8013b3e:	4649      	mov	r1, r9
 8013b40:	f7ec fd6a 	bl	8000618 <__aeabi_dmul>
 8013b44:	a35c      	add	r3, pc, #368	; (adr r3, 8013cb8 <__ieee754_pow+0x9f8>)
 8013b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b4a:	4604      	mov	r4, r0
 8013b4c:	460d      	mov	r5, r1
 8013b4e:	f7ec fd63 	bl	8000618 <__aeabi_dmul>
 8013b52:	a35b      	add	r3, pc, #364	; (adr r3, 8013cc0 <__ieee754_pow+0xa00>)
 8013b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b58:	f7ec fba6 	bl	80002a8 <__aeabi_dsub>
 8013b5c:	4622      	mov	r2, r4
 8013b5e:	462b      	mov	r3, r5
 8013b60:	f7ec fd5a 	bl	8000618 <__aeabi_dmul>
 8013b64:	a358      	add	r3, pc, #352	; (adr r3, 8013cc8 <__ieee754_pow+0xa08>)
 8013b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b6a:	f7ec fb9f 	bl	80002ac <__adddf3>
 8013b6e:	4622      	mov	r2, r4
 8013b70:	462b      	mov	r3, r5
 8013b72:	f7ec fd51 	bl	8000618 <__aeabi_dmul>
 8013b76:	a356      	add	r3, pc, #344	; (adr r3, 8013cd0 <__ieee754_pow+0xa10>)
 8013b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b7c:	f7ec fb94 	bl	80002a8 <__aeabi_dsub>
 8013b80:	4622      	mov	r2, r4
 8013b82:	462b      	mov	r3, r5
 8013b84:	f7ec fd48 	bl	8000618 <__aeabi_dmul>
 8013b88:	a353      	add	r3, pc, #332	; (adr r3, 8013cd8 <__ieee754_pow+0xa18>)
 8013b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b8e:	f7ec fb8d 	bl	80002ac <__adddf3>
 8013b92:	4622      	mov	r2, r4
 8013b94:	462b      	mov	r3, r5
 8013b96:	f7ec fd3f 	bl	8000618 <__aeabi_dmul>
 8013b9a:	4602      	mov	r2, r0
 8013b9c:	460b      	mov	r3, r1
 8013b9e:	4640      	mov	r0, r8
 8013ba0:	4649      	mov	r1, r9
 8013ba2:	f7ec fb81 	bl	80002a8 <__aeabi_dsub>
 8013ba6:	4604      	mov	r4, r0
 8013ba8:	460d      	mov	r5, r1
 8013baa:	4602      	mov	r2, r0
 8013bac:	460b      	mov	r3, r1
 8013bae:	4640      	mov	r0, r8
 8013bb0:	4649      	mov	r1, r9
 8013bb2:	f7ec fd31 	bl	8000618 <__aeabi_dmul>
 8013bb6:	2200      	movs	r2, #0
 8013bb8:	ec41 0b19 	vmov	d9, r0, r1
 8013bbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013bc0:	4620      	mov	r0, r4
 8013bc2:	4629      	mov	r1, r5
 8013bc4:	f7ec fb70 	bl	80002a8 <__aeabi_dsub>
 8013bc8:	4602      	mov	r2, r0
 8013bca:	460b      	mov	r3, r1
 8013bcc:	ec51 0b19 	vmov	r0, r1, d9
 8013bd0:	f7ec fe4c 	bl	800086c <__aeabi_ddiv>
 8013bd4:	4632      	mov	r2, r6
 8013bd6:	4604      	mov	r4, r0
 8013bd8:	460d      	mov	r5, r1
 8013bda:	463b      	mov	r3, r7
 8013bdc:	4640      	mov	r0, r8
 8013bde:	4649      	mov	r1, r9
 8013be0:	f7ec fd1a 	bl	8000618 <__aeabi_dmul>
 8013be4:	4632      	mov	r2, r6
 8013be6:	463b      	mov	r3, r7
 8013be8:	f7ec fb60 	bl	80002ac <__adddf3>
 8013bec:	4602      	mov	r2, r0
 8013bee:	460b      	mov	r3, r1
 8013bf0:	4620      	mov	r0, r4
 8013bf2:	4629      	mov	r1, r5
 8013bf4:	f7ec fb58 	bl	80002a8 <__aeabi_dsub>
 8013bf8:	4642      	mov	r2, r8
 8013bfa:	464b      	mov	r3, r9
 8013bfc:	f7ec fb54 	bl	80002a8 <__aeabi_dsub>
 8013c00:	460b      	mov	r3, r1
 8013c02:	4602      	mov	r2, r0
 8013c04:	493a      	ldr	r1, [pc, #232]	; (8013cf0 <__ieee754_pow+0xa30>)
 8013c06:	2000      	movs	r0, #0
 8013c08:	f7ec fb4e 	bl	80002a8 <__aeabi_dsub>
 8013c0c:	e9cd 0100 	strd	r0, r1, [sp]
 8013c10:	9b01      	ldr	r3, [sp, #4]
 8013c12:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8013c16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8013c1a:	da2f      	bge.n	8013c7c <__ieee754_pow+0x9bc>
 8013c1c:	4650      	mov	r0, sl
 8013c1e:	ed9d 0b00 	vldr	d0, [sp]
 8013c22:	f000 f9c1 	bl	8013fa8 <scalbn>
 8013c26:	ec51 0b10 	vmov	r0, r1, d0
 8013c2a:	ec53 2b18 	vmov	r2, r3, d8
 8013c2e:	f7ff bbe0 	b.w	80133f2 <__ieee754_pow+0x132>
 8013c32:	4b30      	ldr	r3, [pc, #192]	; (8013cf4 <__ieee754_pow+0xa34>)
 8013c34:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8013c38:	429e      	cmp	r6, r3
 8013c3a:	f77f af0b 	ble.w	8013a54 <__ieee754_pow+0x794>
 8013c3e:	4b2e      	ldr	r3, [pc, #184]	; (8013cf8 <__ieee754_pow+0xa38>)
 8013c40:	440b      	add	r3, r1
 8013c42:	4303      	orrs	r3, r0
 8013c44:	d00b      	beq.n	8013c5e <__ieee754_pow+0x99e>
 8013c46:	a326      	add	r3, pc, #152	; (adr r3, 8013ce0 <__ieee754_pow+0xa20>)
 8013c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c4c:	ec51 0b18 	vmov	r0, r1, d8
 8013c50:	f7ec fce2 	bl	8000618 <__aeabi_dmul>
 8013c54:	a322      	add	r3, pc, #136	; (adr r3, 8013ce0 <__ieee754_pow+0xa20>)
 8013c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c5a:	f7ff bbca 	b.w	80133f2 <__ieee754_pow+0x132>
 8013c5e:	4622      	mov	r2, r4
 8013c60:	462b      	mov	r3, r5
 8013c62:	f7ec fb21 	bl	80002a8 <__aeabi_dsub>
 8013c66:	4642      	mov	r2, r8
 8013c68:	464b      	mov	r3, r9
 8013c6a:	f7ec ff5b 	bl	8000b24 <__aeabi_dcmpge>
 8013c6e:	2800      	cmp	r0, #0
 8013c70:	f43f aef0 	beq.w	8013a54 <__ieee754_pow+0x794>
 8013c74:	e7e7      	b.n	8013c46 <__ieee754_pow+0x986>
 8013c76:	f04f 0a00 	mov.w	sl, #0
 8013c7a:	e717      	b.n	8013aac <__ieee754_pow+0x7ec>
 8013c7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013c80:	4619      	mov	r1, r3
 8013c82:	e7d2      	b.n	8013c2a <__ieee754_pow+0x96a>
 8013c84:	491a      	ldr	r1, [pc, #104]	; (8013cf0 <__ieee754_pow+0xa30>)
 8013c86:	2000      	movs	r0, #0
 8013c88:	f7ff bb9e 	b.w	80133c8 <__ieee754_pow+0x108>
 8013c8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013c90:	f7ff bb9a 	b.w	80133c8 <__ieee754_pow+0x108>
 8013c94:	9000      	str	r0, [sp, #0]
 8013c96:	f7ff bb76 	b.w	8013386 <__ieee754_pow+0xc6>
 8013c9a:	2100      	movs	r1, #0
 8013c9c:	f7ff bb60 	b.w	8013360 <__ieee754_pow+0xa0>
 8013ca0:	00000000 	.word	0x00000000
 8013ca4:	3fe62e43 	.word	0x3fe62e43
 8013ca8:	fefa39ef 	.word	0xfefa39ef
 8013cac:	3fe62e42 	.word	0x3fe62e42
 8013cb0:	0ca86c39 	.word	0x0ca86c39
 8013cb4:	be205c61 	.word	0xbe205c61
 8013cb8:	72bea4d0 	.word	0x72bea4d0
 8013cbc:	3e663769 	.word	0x3e663769
 8013cc0:	c5d26bf1 	.word	0xc5d26bf1
 8013cc4:	3ebbbd41 	.word	0x3ebbbd41
 8013cc8:	af25de2c 	.word	0xaf25de2c
 8013ccc:	3f11566a 	.word	0x3f11566a
 8013cd0:	16bebd93 	.word	0x16bebd93
 8013cd4:	3f66c16c 	.word	0x3f66c16c
 8013cd8:	5555553e 	.word	0x5555553e
 8013cdc:	3fc55555 	.word	0x3fc55555
 8013ce0:	c2f8f359 	.word	0xc2f8f359
 8013ce4:	01a56e1f 	.word	0x01a56e1f
 8013ce8:	3fe00000 	.word	0x3fe00000
 8013cec:	000fffff 	.word	0x000fffff
 8013cf0:	3ff00000 	.word	0x3ff00000
 8013cf4:	4090cbff 	.word	0x4090cbff
 8013cf8:	3f6f3400 	.word	0x3f6f3400
 8013cfc:	652b82fe 	.word	0x652b82fe
 8013d00:	3c971547 	.word	0x3c971547

08013d04 <__ieee754_sqrt>:
 8013d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d08:	ec55 4b10 	vmov	r4, r5, d0
 8013d0c:	4e56      	ldr	r6, [pc, #344]	; (8013e68 <__ieee754_sqrt+0x164>)
 8013d0e:	43ae      	bics	r6, r5
 8013d10:	ee10 0a10 	vmov	r0, s0
 8013d14:	ee10 3a10 	vmov	r3, s0
 8013d18:	4629      	mov	r1, r5
 8013d1a:	462a      	mov	r2, r5
 8013d1c:	d110      	bne.n	8013d40 <__ieee754_sqrt+0x3c>
 8013d1e:	ee10 2a10 	vmov	r2, s0
 8013d22:	462b      	mov	r3, r5
 8013d24:	f7ec fc78 	bl	8000618 <__aeabi_dmul>
 8013d28:	4602      	mov	r2, r0
 8013d2a:	460b      	mov	r3, r1
 8013d2c:	4620      	mov	r0, r4
 8013d2e:	4629      	mov	r1, r5
 8013d30:	f7ec fabc 	bl	80002ac <__adddf3>
 8013d34:	4604      	mov	r4, r0
 8013d36:	460d      	mov	r5, r1
 8013d38:	ec45 4b10 	vmov	d0, r4, r5
 8013d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d40:	2d00      	cmp	r5, #0
 8013d42:	dc10      	bgt.n	8013d66 <__ieee754_sqrt+0x62>
 8013d44:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8013d48:	4330      	orrs	r0, r6
 8013d4a:	d0f5      	beq.n	8013d38 <__ieee754_sqrt+0x34>
 8013d4c:	b15d      	cbz	r5, 8013d66 <__ieee754_sqrt+0x62>
 8013d4e:	ee10 2a10 	vmov	r2, s0
 8013d52:	462b      	mov	r3, r5
 8013d54:	ee10 0a10 	vmov	r0, s0
 8013d58:	f7ec faa6 	bl	80002a8 <__aeabi_dsub>
 8013d5c:	4602      	mov	r2, r0
 8013d5e:	460b      	mov	r3, r1
 8013d60:	f7ec fd84 	bl	800086c <__aeabi_ddiv>
 8013d64:	e7e6      	b.n	8013d34 <__ieee754_sqrt+0x30>
 8013d66:	1509      	asrs	r1, r1, #20
 8013d68:	d076      	beq.n	8013e58 <__ieee754_sqrt+0x154>
 8013d6a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8013d6e:	07ce      	lsls	r6, r1, #31
 8013d70:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8013d74:	bf5e      	ittt	pl
 8013d76:	0fda      	lsrpl	r2, r3, #31
 8013d78:	005b      	lslpl	r3, r3, #1
 8013d7a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8013d7e:	0fda      	lsrs	r2, r3, #31
 8013d80:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8013d84:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8013d88:	2000      	movs	r0, #0
 8013d8a:	106d      	asrs	r5, r5, #1
 8013d8c:	005b      	lsls	r3, r3, #1
 8013d8e:	f04f 0e16 	mov.w	lr, #22
 8013d92:	4684      	mov	ip, r0
 8013d94:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8013d98:	eb0c 0401 	add.w	r4, ip, r1
 8013d9c:	4294      	cmp	r4, r2
 8013d9e:	bfde      	ittt	le
 8013da0:	1b12      	suble	r2, r2, r4
 8013da2:	eb04 0c01 	addle.w	ip, r4, r1
 8013da6:	1840      	addle	r0, r0, r1
 8013da8:	0052      	lsls	r2, r2, #1
 8013daa:	f1be 0e01 	subs.w	lr, lr, #1
 8013dae:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8013db2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8013db6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013dba:	d1ed      	bne.n	8013d98 <__ieee754_sqrt+0x94>
 8013dbc:	4671      	mov	r1, lr
 8013dbe:	2720      	movs	r7, #32
 8013dc0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8013dc4:	4562      	cmp	r2, ip
 8013dc6:	eb04 060e 	add.w	r6, r4, lr
 8013dca:	dc02      	bgt.n	8013dd2 <__ieee754_sqrt+0xce>
 8013dcc:	d113      	bne.n	8013df6 <__ieee754_sqrt+0xf2>
 8013dce:	429e      	cmp	r6, r3
 8013dd0:	d811      	bhi.n	8013df6 <__ieee754_sqrt+0xf2>
 8013dd2:	2e00      	cmp	r6, #0
 8013dd4:	eb06 0e04 	add.w	lr, r6, r4
 8013dd8:	da43      	bge.n	8013e62 <__ieee754_sqrt+0x15e>
 8013dda:	f1be 0f00 	cmp.w	lr, #0
 8013dde:	db40      	blt.n	8013e62 <__ieee754_sqrt+0x15e>
 8013de0:	f10c 0801 	add.w	r8, ip, #1
 8013de4:	eba2 020c 	sub.w	r2, r2, ip
 8013de8:	429e      	cmp	r6, r3
 8013dea:	bf88      	it	hi
 8013dec:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8013df0:	1b9b      	subs	r3, r3, r6
 8013df2:	4421      	add	r1, r4
 8013df4:	46c4      	mov	ip, r8
 8013df6:	0052      	lsls	r2, r2, #1
 8013df8:	3f01      	subs	r7, #1
 8013dfa:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8013dfe:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8013e02:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013e06:	d1dd      	bne.n	8013dc4 <__ieee754_sqrt+0xc0>
 8013e08:	4313      	orrs	r3, r2
 8013e0a:	d006      	beq.n	8013e1a <__ieee754_sqrt+0x116>
 8013e0c:	1c4c      	adds	r4, r1, #1
 8013e0e:	bf13      	iteet	ne
 8013e10:	3101      	addne	r1, #1
 8013e12:	3001      	addeq	r0, #1
 8013e14:	4639      	moveq	r1, r7
 8013e16:	f021 0101 	bicne.w	r1, r1, #1
 8013e1a:	1043      	asrs	r3, r0, #1
 8013e1c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8013e20:	0849      	lsrs	r1, r1, #1
 8013e22:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8013e26:	07c2      	lsls	r2, r0, #31
 8013e28:	bf48      	it	mi
 8013e2a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8013e2e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8013e32:	460c      	mov	r4, r1
 8013e34:	463d      	mov	r5, r7
 8013e36:	e77f      	b.n	8013d38 <__ieee754_sqrt+0x34>
 8013e38:	0ada      	lsrs	r2, r3, #11
 8013e3a:	3815      	subs	r0, #21
 8013e3c:	055b      	lsls	r3, r3, #21
 8013e3e:	2a00      	cmp	r2, #0
 8013e40:	d0fa      	beq.n	8013e38 <__ieee754_sqrt+0x134>
 8013e42:	02d7      	lsls	r7, r2, #11
 8013e44:	d50a      	bpl.n	8013e5c <__ieee754_sqrt+0x158>
 8013e46:	f1c1 0420 	rsb	r4, r1, #32
 8013e4a:	fa23 f404 	lsr.w	r4, r3, r4
 8013e4e:	1e4d      	subs	r5, r1, #1
 8013e50:	408b      	lsls	r3, r1
 8013e52:	4322      	orrs	r2, r4
 8013e54:	1b41      	subs	r1, r0, r5
 8013e56:	e788      	b.n	8013d6a <__ieee754_sqrt+0x66>
 8013e58:	4608      	mov	r0, r1
 8013e5a:	e7f0      	b.n	8013e3e <__ieee754_sqrt+0x13a>
 8013e5c:	0052      	lsls	r2, r2, #1
 8013e5e:	3101      	adds	r1, #1
 8013e60:	e7ef      	b.n	8013e42 <__ieee754_sqrt+0x13e>
 8013e62:	46e0      	mov	r8, ip
 8013e64:	e7be      	b.n	8013de4 <__ieee754_sqrt+0xe0>
 8013e66:	bf00      	nop
 8013e68:	7ff00000 	.word	0x7ff00000

08013e6c <fabs>:
 8013e6c:	ec51 0b10 	vmov	r0, r1, d0
 8013e70:	ee10 2a10 	vmov	r2, s0
 8013e74:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013e78:	ec43 2b10 	vmov	d0, r2, r3
 8013e7c:	4770      	bx	lr

08013e7e <finite>:
 8013e7e:	b082      	sub	sp, #8
 8013e80:	ed8d 0b00 	vstr	d0, [sp]
 8013e84:	9801      	ldr	r0, [sp, #4]
 8013e86:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8013e8a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8013e8e:	0fc0      	lsrs	r0, r0, #31
 8013e90:	b002      	add	sp, #8
 8013e92:	4770      	bx	lr

08013e94 <rint>:
 8013e94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013e96:	ec51 0b10 	vmov	r0, r1, d0
 8013e9a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013e9e:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8013ea2:	2e13      	cmp	r6, #19
 8013ea4:	ee10 4a10 	vmov	r4, s0
 8013ea8:	460b      	mov	r3, r1
 8013eaa:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8013eae:	dc58      	bgt.n	8013f62 <rint+0xce>
 8013eb0:	2e00      	cmp	r6, #0
 8013eb2:	da2b      	bge.n	8013f0c <rint+0x78>
 8013eb4:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8013eb8:	4302      	orrs	r2, r0
 8013eba:	d023      	beq.n	8013f04 <rint+0x70>
 8013ebc:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8013ec0:	4302      	orrs	r2, r0
 8013ec2:	4254      	negs	r4, r2
 8013ec4:	4314      	orrs	r4, r2
 8013ec6:	0c4b      	lsrs	r3, r1, #17
 8013ec8:	0b24      	lsrs	r4, r4, #12
 8013eca:	045b      	lsls	r3, r3, #17
 8013ecc:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8013ed0:	ea44 0103 	orr.w	r1, r4, r3
 8013ed4:	4b32      	ldr	r3, [pc, #200]	; (8013fa0 <rint+0x10c>)
 8013ed6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8013eda:	e9d3 6700 	ldrd	r6, r7, [r3]
 8013ede:	4602      	mov	r2, r0
 8013ee0:	460b      	mov	r3, r1
 8013ee2:	4630      	mov	r0, r6
 8013ee4:	4639      	mov	r1, r7
 8013ee6:	f7ec f9e1 	bl	80002ac <__adddf3>
 8013eea:	e9cd 0100 	strd	r0, r1, [sp]
 8013eee:	463b      	mov	r3, r7
 8013ef0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013ef4:	4632      	mov	r2, r6
 8013ef6:	f7ec f9d7 	bl	80002a8 <__aeabi_dsub>
 8013efa:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013efe:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8013f02:	4639      	mov	r1, r7
 8013f04:	ec41 0b10 	vmov	d0, r0, r1
 8013f08:	b003      	add	sp, #12
 8013f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013f0c:	4a25      	ldr	r2, [pc, #148]	; (8013fa4 <rint+0x110>)
 8013f0e:	4132      	asrs	r2, r6
 8013f10:	ea01 0702 	and.w	r7, r1, r2
 8013f14:	4307      	orrs	r7, r0
 8013f16:	d0f5      	beq.n	8013f04 <rint+0x70>
 8013f18:	0851      	lsrs	r1, r2, #1
 8013f1a:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 8013f1e:	4314      	orrs	r4, r2
 8013f20:	d00c      	beq.n	8013f3c <rint+0xa8>
 8013f22:	ea23 0201 	bic.w	r2, r3, r1
 8013f26:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8013f2a:	2e13      	cmp	r6, #19
 8013f2c:	fa43 f606 	asr.w	r6, r3, r6
 8013f30:	bf0c      	ite	eq
 8013f32:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8013f36:	2400      	movne	r4, #0
 8013f38:	ea42 0306 	orr.w	r3, r2, r6
 8013f3c:	4918      	ldr	r1, [pc, #96]	; (8013fa0 <rint+0x10c>)
 8013f3e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8013f42:	4622      	mov	r2, r4
 8013f44:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013f48:	4620      	mov	r0, r4
 8013f4a:	4629      	mov	r1, r5
 8013f4c:	f7ec f9ae 	bl	80002ac <__adddf3>
 8013f50:	e9cd 0100 	strd	r0, r1, [sp]
 8013f54:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013f58:	4622      	mov	r2, r4
 8013f5a:	462b      	mov	r3, r5
 8013f5c:	f7ec f9a4 	bl	80002a8 <__aeabi_dsub>
 8013f60:	e7d0      	b.n	8013f04 <rint+0x70>
 8013f62:	2e33      	cmp	r6, #51	; 0x33
 8013f64:	dd07      	ble.n	8013f76 <rint+0xe2>
 8013f66:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8013f6a:	d1cb      	bne.n	8013f04 <rint+0x70>
 8013f6c:	ee10 2a10 	vmov	r2, s0
 8013f70:	f7ec f99c 	bl	80002ac <__adddf3>
 8013f74:	e7c6      	b.n	8013f04 <rint+0x70>
 8013f76:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8013f7a:	f04f 36ff 	mov.w	r6, #4294967295
 8013f7e:	40d6      	lsrs	r6, r2
 8013f80:	4230      	tst	r0, r6
 8013f82:	d0bf      	beq.n	8013f04 <rint+0x70>
 8013f84:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8013f88:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8013f8c:	bf1f      	itttt	ne
 8013f8e:	ea24 0101 	bicne.w	r1, r4, r1
 8013f92:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8013f96:	fa44 f202 	asrne.w	r2, r4, r2
 8013f9a:	ea41 0402 	orrne.w	r4, r1, r2
 8013f9e:	e7cd      	b.n	8013f3c <rint+0xa8>
 8013fa0:	08015180 	.word	0x08015180
 8013fa4:	000fffff 	.word	0x000fffff

08013fa8 <scalbn>:
 8013fa8:	b570      	push	{r4, r5, r6, lr}
 8013faa:	ec55 4b10 	vmov	r4, r5, d0
 8013fae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8013fb2:	4606      	mov	r6, r0
 8013fb4:	462b      	mov	r3, r5
 8013fb6:	b99a      	cbnz	r2, 8013fe0 <scalbn+0x38>
 8013fb8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013fbc:	4323      	orrs	r3, r4
 8013fbe:	d036      	beq.n	801402e <scalbn+0x86>
 8013fc0:	4b39      	ldr	r3, [pc, #228]	; (80140a8 <scalbn+0x100>)
 8013fc2:	4629      	mov	r1, r5
 8013fc4:	ee10 0a10 	vmov	r0, s0
 8013fc8:	2200      	movs	r2, #0
 8013fca:	f7ec fb25 	bl	8000618 <__aeabi_dmul>
 8013fce:	4b37      	ldr	r3, [pc, #220]	; (80140ac <scalbn+0x104>)
 8013fd0:	429e      	cmp	r6, r3
 8013fd2:	4604      	mov	r4, r0
 8013fd4:	460d      	mov	r5, r1
 8013fd6:	da10      	bge.n	8013ffa <scalbn+0x52>
 8013fd8:	a32b      	add	r3, pc, #172	; (adr r3, 8014088 <scalbn+0xe0>)
 8013fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fde:	e03a      	b.n	8014056 <scalbn+0xae>
 8013fe0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8013fe4:	428a      	cmp	r2, r1
 8013fe6:	d10c      	bne.n	8014002 <scalbn+0x5a>
 8013fe8:	ee10 2a10 	vmov	r2, s0
 8013fec:	4620      	mov	r0, r4
 8013fee:	4629      	mov	r1, r5
 8013ff0:	f7ec f95c 	bl	80002ac <__adddf3>
 8013ff4:	4604      	mov	r4, r0
 8013ff6:	460d      	mov	r5, r1
 8013ff8:	e019      	b.n	801402e <scalbn+0x86>
 8013ffa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013ffe:	460b      	mov	r3, r1
 8014000:	3a36      	subs	r2, #54	; 0x36
 8014002:	4432      	add	r2, r6
 8014004:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8014008:	428a      	cmp	r2, r1
 801400a:	dd08      	ble.n	801401e <scalbn+0x76>
 801400c:	2d00      	cmp	r5, #0
 801400e:	a120      	add	r1, pc, #128	; (adr r1, 8014090 <scalbn+0xe8>)
 8014010:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014014:	da1c      	bge.n	8014050 <scalbn+0xa8>
 8014016:	a120      	add	r1, pc, #128	; (adr r1, 8014098 <scalbn+0xf0>)
 8014018:	e9d1 0100 	ldrd	r0, r1, [r1]
 801401c:	e018      	b.n	8014050 <scalbn+0xa8>
 801401e:	2a00      	cmp	r2, #0
 8014020:	dd08      	ble.n	8014034 <scalbn+0x8c>
 8014022:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014026:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801402a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801402e:	ec45 4b10 	vmov	d0, r4, r5
 8014032:	bd70      	pop	{r4, r5, r6, pc}
 8014034:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8014038:	da19      	bge.n	801406e <scalbn+0xc6>
 801403a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801403e:	429e      	cmp	r6, r3
 8014040:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8014044:	dd0a      	ble.n	801405c <scalbn+0xb4>
 8014046:	a112      	add	r1, pc, #72	; (adr r1, 8014090 <scalbn+0xe8>)
 8014048:	e9d1 0100 	ldrd	r0, r1, [r1]
 801404c:	2b00      	cmp	r3, #0
 801404e:	d1e2      	bne.n	8014016 <scalbn+0x6e>
 8014050:	a30f      	add	r3, pc, #60	; (adr r3, 8014090 <scalbn+0xe8>)
 8014052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014056:	f7ec fadf 	bl	8000618 <__aeabi_dmul>
 801405a:	e7cb      	b.n	8013ff4 <scalbn+0x4c>
 801405c:	a10a      	add	r1, pc, #40	; (adr r1, 8014088 <scalbn+0xe0>)
 801405e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014062:	2b00      	cmp	r3, #0
 8014064:	d0b8      	beq.n	8013fd8 <scalbn+0x30>
 8014066:	a10e      	add	r1, pc, #56	; (adr r1, 80140a0 <scalbn+0xf8>)
 8014068:	e9d1 0100 	ldrd	r0, r1, [r1]
 801406c:	e7b4      	b.n	8013fd8 <scalbn+0x30>
 801406e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8014072:	3236      	adds	r2, #54	; 0x36
 8014074:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8014078:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801407c:	4620      	mov	r0, r4
 801407e:	4b0c      	ldr	r3, [pc, #48]	; (80140b0 <scalbn+0x108>)
 8014080:	2200      	movs	r2, #0
 8014082:	e7e8      	b.n	8014056 <scalbn+0xae>
 8014084:	f3af 8000 	nop.w
 8014088:	c2f8f359 	.word	0xc2f8f359
 801408c:	01a56e1f 	.word	0x01a56e1f
 8014090:	8800759c 	.word	0x8800759c
 8014094:	7e37e43c 	.word	0x7e37e43c
 8014098:	8800759c 	.word	0x8800759c
 801409c:	fe37e43c 	.word	0xfe37e43c
 80140a0:	c2f8f359 	.word	0xc2f8f359
 80140a4:	81a56e1f 	.word	0x81a56e1f
 80140a8:	43500000 	.word	0x43500000
 80140ac:	ffff3cb0 	.word	0xffff3cb0
 80140b0:	3c900000 	.word	0x3c900000

080140b4 <_init>:
 80140b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140b6:	bf00      	nop
 80140b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80140ba:	bc08      	pop	{r3}
 80140bc:	469e      	mov	lr, r3
 80140be:	4770      	bx	lr

080140c0 <_fini>:
 80140c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80140c2:	bf00      	nop
 80140c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80140c6:	bc08      	pop	{r3}
 80140c8:	469e      	mov	lr, r3
 80140ca:	4770      	bx	lr
