{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705860036614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705860036615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 21:00:36 2024 " "Processing started: Sun Jan 21 21:00:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705860036615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860036615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ILI9488 -c ILI9488 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ILI9488 -c ILI9488" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860036615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705860036772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705860036772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ILI9488.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ILI9488.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ILI9488 " "Found entity 1: ILI9488" {  } { { "ILI9488.bdf" "" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860044156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_Serialiser.v(16) " "Verilog HDL information at SPI_Serialiser.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "SPI_Serialiser.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/SPI_Serialiser.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705860044157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_Serialiser.v 1 1 " "Found 1 design units, including 1 entities, in source file SPI_Serialiser.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Serialiser " "Found entity 1: SPI_Serialiser" {  } { { "SPI_Serialiser.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/SPI_Serialiser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860044157 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bus_or.v " "Can't analyze file -- file bus_or.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1705860044158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860044158 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "color_generator.v(19) " "Verilog HDL information at color_generator.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "color_generator.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/color_generator.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705860044159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file color_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_generator " "Found entity 1: color_generator" {  } { { "color_generator.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/color_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860044159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860044159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ILI9488 " "Elaborating entity \"ILI9488\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705860044195 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_mux.v 1 1 " "Using design file bus_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/bus_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044213 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1705860044213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux bus_mux:inst8 " "Elaborating entity \"bus_mux\" for hierarchy \"bus_mux:inst8\"" {  } { { "ILI9488.bdf" "inst8" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 584 704 912 792 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705860044214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "LCD_init.v 1 1 " "Using design file LCD_init.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_init " "Found entity 1: LCD_init" {  } { { "LCD_init.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1705860044219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_init LCD_init:inst2 " "Elaborating entity \"LCD_init\" for hierarchy \"LCD_init:inst2\"" {  } { { "ILI9488.bdf" "inst2" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 224 400 600 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705860044221 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LCD_init.v(21) " "Verilog HDL Case Statement warning at LCD_init.v(21): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LCD_init.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_init.v" 21 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1705860044225 "|ILI9488|LCD_init:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:inst13 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:inst13\"" {  } { { "ILI9488.bdf" "inst13" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 208 88 232 288 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705860044245 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_color_fill.v(23) " "Verilog HDL information at LCD_color_fill.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705860044253 ""}
{ "Warning" "WSGN_SEARCH_FILE" "LCD_color_fill.v 1 1 " "Using design file LCD_color_fill.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_color_fill " "Found entity 1: LCD_color_fill" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705860044253 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1705860044253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_color_fill LCD_color_fill:inst3 " "Elaborating entity \"LCD_color_fill\" for hierarchy \"LCD_color_fill:inst3\"" {  } { { "ILI9488.bdf" "inst3" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 416 336 568 560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705860044253 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LCD_color_fill.v(35) " "Verilog HDL assignment warning at LCD_color_fill.v(35): truncated value with size 32 to match size of target (2)" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705860044255 "|ILI9488|LCD_color_fill:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LCD_color_fill.v(40) " "Verilog HDL assignment warning at LCD_color_fill.v(40): truncated value with size 32 to match size of target (9)" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705860044255 "|ILI9488|LCD_color_fill:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 LCD_color_fill.v(45) " "Verilog HDL assignment warning at LCD_color_fill.v(45): truncated value with size 32 to match size of target (9)" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705860044255 "|ILI9488|LCD_color_fill:inst3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "LCD_color_fill.v(63) " "Verilog HDL Case Statement warning at LCD_color_fill.v(63): can't check case statement for completeness because the case expression has too many possible states" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 63 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1705860044255 "|ILI9488|LCD_color_fill:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_data LCD_color_fill.v(100) " "Verilog HDL Always Construct warning at LCD_color_fill.v(100): inferring latch(es) for variable \"send_data\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705860044255 "|ILI9488|LCD_color_fill:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_data LCD_color_fill.v(100) " "Inferred latch for \"send_data\" at LCD_color_fill.v(100)" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860044255 "|ILI9488|LCD_color_fill:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_generator color_generator:inst5 " "Elaborating entity \"color_generator\" for hierarchy \"color_generator:inst5\"" {  } { { "ILI9488.bdf" "inst5" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 464 40 256 544 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705860044255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Serialiser SPI_Serialiser:inst " "Elaborating entity \"SPI_Serialiser\" for hierarchy \"SPI_Serialiser:inst\"" {  } { { "ILI9488.bdf" "inst" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 552 968 1176 664 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705860044256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705860045257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705860045968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705860045968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "577 " "Implemented 577 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705860046032 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705860046032 ""} { "Info" "ICUT_CUT_TM_LCELLS" "569 " "Implemented 569 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705860046032 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705860046032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705860046038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 21:00:46 2024 " "Processing ended: Sun Jan 21 21:00:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705860046038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705860046038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705860046038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705860046038 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1705860047303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705860047303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 21:00:47 2024 " "Processing started: Sun Jan 21 21:00:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705860047303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1705860047303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ILI9488 -c ILI9488 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ILI9488 -c ILI9488" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1705860047303 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1705860047333 ""}
{ "Info" "0" "" "Project  = ILI9488" {  } {  } 0 0 "Project  = ILI9488" 0 0 "Fitter" 0 0 1705860047334 ""}
{ "Info" "0" "" "Revision = ILI9488" {  } {  } 0 0 "Revision = ILI9488" 0 0 "Fitter" 0 0 1705860047334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1705860047392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1705860047392 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ILI9488 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"ILI9488\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1705860047398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705860047461 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705860047461 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1705860047566 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1705860047570 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705860047622 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705860047622 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705860047622 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1705860047622 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/pc1/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pc1/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 1120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705860047628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/pc1/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pc1/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705860047628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/pc1/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pc1/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705860047628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/pc1/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pc1/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 1126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705860047628 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/pc1/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pc1/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 1128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705860047628 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1705860047628 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1705860047629 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1705860048052 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ILI9488.sdc " "Synopsys Design Constraints File file not found: 'ILI9488.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1705860048053 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1705860048053 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1705860048058 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1705860048059 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1705860048059 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK_50M~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705860048099 ""}  } { { "ILI9488.bdf" "" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 232 -104 64 248 "CLK_50M" "" } } } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705860048099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:inst13\|out2  " "Automatically promoted node clock_divider:inst13\|out2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705860048099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bus_mux:inst8\|sd~1 " "Destination node bus_mux:inst8\|sd~1" {  } { { "bus_mux.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/bus_mux.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705860048099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_color_fill:inst3\|send_data~10 " "Destination node LCD_color_fill:inst3\|send_data~10" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705860048099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_200k~output " "Destination node clk_200k~output" {  } { { "ILI9488.bdf" "" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 688 384 560 704 "clk_200k" "" } } } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705860048099 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705860048099 ""}  } { { "clock_divider.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/clock_divider.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705860048099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:inst13\|out1  " "Automatically promoted node clock_divider:inst13\|out1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705860048099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Serialiser:inst\|clk_out~0 " "Destination node SPI_Serialiser:inst\|clk_out~0" {  } { { "SPI_Serialiser.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/SPI_Serialiser.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705860048099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_4m~output " "Destination node clk_4m~output" {  } { { "ILI9488.bdf" "" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 752 384 560 768 "clk_4m" "" } } } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 1113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705860048099 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705860048099 ""}  } { { "clock_divider.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/clock_divider.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705860048099 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_color_fill:inst3\|reset_done  " "Automatically promoted node LCD_color_fill:inst3\|reset_done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705860048099 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_color_fill:inst3\|reset_done~0 " "Destination node LCD_color_fill:inst3\|reset_done~0" {  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705860048099 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705860048099 ""}  } { { "LCD_color_fill.v" "" { Text "/home/pc1/Documents/fpga_projects/ILI9488/LCD_color_fill.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705860048099 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1705860048272 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705860048273 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705860048273 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705860048275 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705860048276 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1705860048277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1705860048277 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1705860048277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1705860048302 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1705860048303 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1705860048303 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705860048325 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1705860048330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1705860048756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705860048913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1705860048924 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1705860050067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705860050067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1705860050276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1705860050987 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1705860050987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1705860051917 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1705860051917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705860051919 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1705860052026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705860052034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705860052220 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705860052221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705860052411 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705860052747 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1705860052953 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50M 3.3-V LVTTL 23 " "Pin CLK_50M uses I/O standard 3.3-V LVTTL at 23" {  } { { "/home/pc1/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/pc1/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { CLK_50M } } } { "/home/pc1/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/pc1/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } } { "ILI9488.bdf" "" { Schematic "/home/pc1/Documents/fpga_projects/ILI9488/ILI9488.bdf" { { 232 -104 64 248 "CLK_50M" "" } } } } { "temporary_test_loc" "" { Generic "/home/pc1/Documents/fpga_projects/ILI9488/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1705860052955 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1705860052955 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pc1/Documents/fpga_projects/ILI9488/output_files/ILI9488.fit.smsg " "Generated suppressed messages file /home/pc1/Documents/fpga_projects/ILI9488/output_files/ILI9488.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1705860053008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705860053321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 21:00:53 2024 " "Processing ended: Sun Jan 21 21:00:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705860053321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705860053321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705860053321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1705860053321 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1705860054646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705860054647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 21:00:54 2024 " "Processing started: Sun Jan 21 21:00:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705860054647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1705860054647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ILI9488 -c ILI9488 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ILI9488 -c ILI9488" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1705860054647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1705860054804 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1705860055059 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1705860055071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705860055133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 21:00:55 2024 " "Processing ended: Sun Jan 21 21:00:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705860055133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705860055133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705860055133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1705860055133 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1705860055832 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1705860056363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705860056363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 21:00:56 2024 " "Processing started: Sun Jan 21 21:00:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705860056363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1705860056363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ILI9488 -c ILI9488 " "Command: quartus_sta ILI9488 -c ILI9488" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1705860056364 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1705860056396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1705860056471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1705860056471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705860056533 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705860056533 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1705860056671 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ILI9488.sdc " "Synopsys Design Constraints File file not found: 'ILI9488.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1705860056686 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1705860056686 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:inst13\|out2 clock_divider:inst13\|out2 " "create_clock -period 1.000 -name clock_divider:inst13\|out2 clock_divider:inst13\|out2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705860056689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50M CLK_50M " "create_clock -period 1.000 -name CLK_50M CLK_50M" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705860056689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_color_fill:inst3\|reset_done LCD_color_fill:inst3\|reset_done " "create_clock -period 1.000 -name LCD_color_fill:inst3\|reset_done LCD_color_fill:inst3\|reset_done" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705860056689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:inst13\|out1 clock_divider:inst13\|out1 " "create_clock -period 1.000 -name clock_divider:inst13\|out1 clock_divider:inst13\|out1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705860056689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_init:inst2\|init_done LCD_init:inst2\|init_done " "create_clock -period 1.000 -name LCD_init:inst2\|init_done LCD_init:inst2\|init_done" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1705860056689 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705860056689 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1705860056693 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705860056694 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1705860056695 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1705860056699 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705860056726 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705860056726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.307 " "Worst-case setup slack is -10.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.307             -10.307 LCD_init:inst2\|init_done  " "  -10.307             -10.307 LCD_init:inst2\|init_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.251            -652.458 clock_divider:inst13\|out2  " "   -9.251            -652.458 clock_divider:inst13\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.714             -60.051 clock_divider:inst13\|out1  " "   -8.714             -60.051 clock_divider:inst13\|out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.912            -243.745 CLK_50M  " "   -3.912            -243.745 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174              -0.457 LCD_color_fill:inst3\|reset_done  " "   -0.174              -0.457 LCD_color_fill:inst3\|reset_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705860056727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 clock_divider:inst13\|out2  " "    0.434               0.000 clock_divider:inst13\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 LCD_color_fill:inst3\|reset_done  " "    0.454               0.000 LCD_color_fill:inst3\|reset_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clock_divider:inst13\|out1  " "    0.454               0.000 clock_divider:inst13\|out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 CLK_50M  " "    0.759               0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 LCD_init:inst2\|init_done  " "    0.961               0.000 LCD_init:inst2\|init_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705860056731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705860056732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705860056732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -101.142 CLK_50M  " "   -3.000            -101.142 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -162.083 clock_divider:inst13\|out2  " "   -1.487            -162.083 clock_divider:inst13\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 clock_divider:inst13\|out1  " "   -1.487             -10.409 clock_divider:inst13\|out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 LCD_color_fill:inst3\|reset_done  " "   -1.487              -7.435 LCD_color_fill:inst3\|reset_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 LCD_init:inst2\|init_done  " "    0.422               0.000 LCD_init:inst2\|init_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860056733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705860056733 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705860056784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705860056811 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705860057085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705860057173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705860057182 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705860057182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.585 " "Worst-case setup slack is -9.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.585              -9.585 LCD_init:inst2\|init_done  " "   -9.585              -9.585 LCD_init:inst2\|init_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.494            -604.144 clock_divider:inst13\|out2  " "   -8.494            -604.144 clock_divider:inst13\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.798             -53.796 clock_divider:inst13\|out1  " "   -7.798             -53.796 clock_divider:inst13\|out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.621            -225.120 CLK_50M  " "   -3.621            -225.120 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.130 LCD_color_fill:inst3\|reset_done  " "   -0.061              -0.130 LCD_color_fill:inst3\|reset_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705860057185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 clock_divider:inst13\|out2  " "    0.383               0.000 clock_divider:inst13\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 LCD_color_fill:inst3\|reset_done  " "    0.402               0.000 LCD_color_fill:inst3\|reset_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_divider:inst13\|out1  " "    0.402               0.000 clock_divider:inst13\|out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 CLK_50M  " "    0.704               0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 LCD_init:inst2\|init_done  " "    0.865               0.000 LCD_init:inst2\|init_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705860057190 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705860057194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705860057197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -101.142 CLK_50M  " "   -3.000            -101.142 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -162.083 clock_divider:inst13\|out2  " "   -1.487            -162.083 clock_divider:inst13\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 clock_divider:inst13\|out1  " "   -1.487             -10.409 clock_divider:inst13\|out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 LCD_color_fill:inst3\|reset_done  " "   -1.487              -7.435 LCD_color_fill:inst3\|reset_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 LCD_init:inst2\|init_done  " "    0.333               0.000 LCD_init:inst2\|init_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705860057200 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1705860057281 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705860057389 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1705860057392 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1705860057392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.029 " "Worst-case setup slack is -4.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.029              -4.029 LCD_init:inst2\|init_done  " "   -4.029              -4.029 LCD_init:inst2\|init_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.366            -220.382 clock_divider:inst13\|out2  " "   -3.366            -220.382 clock_divider:inst13\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.215             -22.155 clock_divider:inst13\|out1  " "   -3.215             -22.155 clock_divider:inst13\|out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.014             -61.516 CLK_50M  " "   -1.014             -61.516 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 LCD_color_fill:inst3\|reset_done  " "    0.489               0.000 LCD_color_fill:inst3\|reset_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705860057395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clock_divider:inst13\|out2  " "    0.178               0.000 clock_divider:inst13\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 LCD_color_fill:inst3\|reset_done  " "    0.187               0.000 LCD_color_fill:inst3\|reset_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clock_divider:inst13\|out1  " "    0.187               0.000 clock_divider:inst13\|out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 CLK_50M  " "    0.303               0.000 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 LCD_init:inst2\|init_done  " "    0.409               0.000 LCD_init:inst2\|init_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705860057401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705860057406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1705860057411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -88.480 CLK_50M  " "   -3.000             -88.480 CLK_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -109.000 clock_divider:inst13\|out2  " "   -1.000            -109.000 clock_divider:inst13\|out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 clock_divider:inst13\|out1  " "   -1.000              -7.000 clock_divider:inst13\|out1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 LCD_color_fill:inst3\|reset_done  " "   -1.000              -5.000 LCD_color_fill:inst3\|reset_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 LCD_init:inst2\|init_done  " "    0.419               0.000 LCD_init:inst2\|init_done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705860057415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705860057415 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705860057794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705860057794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705860057842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 21:00:57 2024 " "Processing ended: Sun Jan 21 21:00:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705860057842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705860057842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705860057842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1705860057842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1705860059135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705860059135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 21:00:59 2024 " "Processing started: Sun Jan 21 21:00:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705860059135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705860059135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ILI9488 -c ILI9488 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ILI9488 -c ILI9488" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1705860059136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1705860059340 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ILI9488.vo /home/pc1/Documents/fpga_projects/ILI9488/simulation/questa/ simulation " "Generated file ILI9488.vo in folder \"/home/pc1/Documents/fpga_projects/ILI9488/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1705860059453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705860059466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 21:00:59 2024 " "Processing ended: Sun Jan 21 21:00:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705860059466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705860059466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705860059466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705860059466 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1705860060176 ""}
