
synthesis -f "SonyVivazLCDDriver_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Tue May 17 22:45:20 2016


Command Line:  synthesis -f SonyVivazLCDDriver_impl1_lattice.synproj -gui -msgset Z:/GITHUB/Lattice/Sony Vivaz LCD driver/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = main.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data (searchpath added)
-p Z:/GITHUB/Lattice/Sony Vivaz LCD driver/impl1 (searchpath added)
-p Z:/GITHUB/Lattice/Sony Vivaz LCD driver (searchpath added)
VHDL library = work
VHDL design file = Z:/GITHUB/Lattice/Sony Vivaz LCD driver/main.vhd
VHDL design file = Z:/GITHUB/Lattice/Sony Vivaz LCD driver/constants.vhd
NGD file = SonyVivazLCDDriver_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="Z:/GITHUB/Lattice/Sony Vivaz LCD driver/impl1"  />
Analyzing VHDL file z:/github/lattice/sony vivaz lcd driver/constants.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/constants.vhd(6): " arg1="constants" arg2="z:/github/lattice/sony vivaz lcd driver/constants.vhd" arg3="6"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/constants.vhd(14): " arg1="constants" arg2="z:/github/lattice/sony vivaz lcd driver/constants.vhd" arg3="14"  />
Analyzing VHDL file z:/github/lattice/sony vivaz lcd driver/main.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/main.vhd(10): " arg1="main" arg2="z:/github/lattice/sony vivaz lcd driver/main.vhd" arg3="10"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/main.vhd(22): " arg1="behavioral" arg2="z:/github/lattice/sony vivaz lcd driver/main.vhd" arg3="22"  />
unit main is not yet analyzed. VHDL-1485
z:/github/lattice/sony vivaz lcd driver/main.vhd(10): executing main(behavioral)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="z:/github/lattice/sony vivaz lcd driver/main.vhd(20): " arg1="main" arg2="behavioral" arg3="z:/github/lattice/sony vivaz lcd driver/main.vhd" arg4="20"  />
Top module name (VHDL): main
Last elaborated design is main(behavioral)
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = main.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="NS_vivaz_state[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="NS_vivaz_state[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="NS_vivaz_state[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="lcd_go_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="lcd_busy_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="lcd_dataTrue_commandFalse_i"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="NS_lcd_state[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="NS_lcd_state[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="NS_lcd_state[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="NS_lcd_state[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[23]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[22]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[21]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[20]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[19]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[18]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[17]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[16]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[15]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[14]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[13]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[12]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[11]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[10]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[9]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[8]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[7]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[6]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[5]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[4]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="waitcounter[0]"  />
######## Converting I/O port leds[7] to output.
######## Converting I/O port leds[6] to output.
######## Converting I/O port leds[5] to output.
######## Converting I/O port leds[4] to output.
######## Converting I/O port leds[3] to output.
######## Converting I/O port leds[2] to output.
######## Converting I/O port leds[1] to output.
######## Converting I/O port leds[0] to output.
######## Converting I/O port lcd_LCDBus[15] to output.
######## Converting I/O port lcd_LCDBus[14] to output.
######## Converting I/O port lcd_LCDBus[13] to output.
######## Converting I/O port lcd_LCDBus[12] to output.
######## Converting I/O port lcd_LCDBus[11] to output.
######## Converting I/O port lcd_LCDBus[10] to output.
######## Converting I/O port lcd_LCDBus[9] to output.
######## Converting I/O port lcd_LCDBus[8] to output.
######## Converting I/O port lcd_LCDBus[7] to output.
######## Converting I/O port lcd_LCDBus[6] to output.
######## Converting I/O port lcd_LCDBus[5] to output.
######## Converting I/O port lcd_LCDBus[4] to output.
######## Converting I/O port lcd_LCDBus[3] to output.
######## Converting I/O port lcd_LCDBus[2] to output.
######## Converting I/O port lcd_LCDBus[1] to output.
######## Converting I/O port lcd_LCDBus[0] to output.
######## Converting I/O port lcd_wr to output.
######## Converting I/O port lcd_reset to output.
######## Converting I/O port lcd_rs to output.



Combinational loop found : 1

	Net NS_vivaz_state[0] 

	Instance NS_vivaz_state_2__I_0_i1 

	Net NS_vivaz_state_2__N_35[0] 

	Instance PS_vivaz_state_2__I_0_79_Mux_0_i7 

	Net \PS_vivaz_state_2__I_0_79_Mux_0/n3 

	Instance PS_vivaz_state_2__I_0_79_Mux_0_i3 

	Net \PS_vivaz_state_2__I_0_79_Mux_0/n1 

	Instance PS_vivaz_state_2__I_0_79_Mux_0_i1 

	Net NS_vivaz_state_2__N_110[0] 

	Instance mux_12_i1 

Combinational loop found : 2

	Net lcd_busy_i 

	Instance lcd_busy_i_I_0_76 

	Net lcd_busy_i_N_16 

	Instance PS_vivaz_state_2__I_0_78_i7 

	Net \PS_vivaz_state_2__I_0_78/n3 

	Instance PS_vivaz_state_2__I_0_78_i3 

	Net \PS_vivaz_state_2__I_0_78/n1 

	Instance PS_vivaz_state_2__I_0_78_i1 

	Net lcd_busy_i_N_17 

	Instance lcd_busy_i_I_2 

Combinational loop found : 3

	Net lcd_wr_N_9 

	Instance lcd_go_i_I_0 

	Net NS_vivaz_state_2__N_35[0] 

	Instance PS_vivaz_state_2__I_0_79_Mux_0_i7 

	Net \PS_vivaz_state_2__I_0_79_Mux_0/n3 

	Instance PS_vivaz_state_2__I_0_79_Mux_0_i3 

	Net \PS_vivaz_state_2__I_0_79_Mux_0/n1 

	Instance PS_vivaz_state_2__I_0_79_Mux_0_i1 

	Net NS_vivaz_state_2__N_110[0] 

	Instance mux_12_i1 

	Net leds_c_0 

	Instance lcd_busy_i_I_0 

	Net lcd_busy_i_N_18 

	Instance lcd_busy_i_I_0_77 

	Net lcd_busy_i_N_16 

	Instance PS_vivaz_state_2__I_0_78_i7 

	Net \PS_vivaz_state_2__I_0_78/n3 

	Instance PS_vivaz_state_2__I_0_78_i3 

	Net \PS_vivaz_state_2__I_0_78/n1 

	Instance PS_vivaz_state_2__I_0_78_i1 

	Net lcd_busy_i_N_17 

	Instance lcd_busy_i_I_2 

Combinational loop found : 4

	Net lcd_go_i 

	Instance lcd_go_i_I_0_65 

	Net \PS_lcd_state_3__I_0_73/n1 

	Instance PS_lcd_state_3__I_0_73_i1 

	Net lcd_go_i_N_4 

	Instance lcd_go_i_I_1 

	Net lcd_go_i_N_5 

	Instance PS_lcd_state_3__I_0_73_i15 

	Net \PS_lcd_state_3__I_0_73/n7 

	Instance PS_lcd_state_3__I_0_73_i7 

	Net \PS_lcd_state_3__I_0_73/n3 

	Instance PS_lcd_state_3__I_0_73_i3 

Combinational loop found : 5

	Net waitcounter[23] 

	Instance waitcounter_23__I_0_i24 

	Net waitcounter_23__N_86[23] 

	Instance PS_lcd_state_3__I_0_83_Mux_23_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_23/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_23_i7 

	Net \PS_lcd_state_3__I_0_83_Mux_23/n3 

	Instance PS_lcd_state_3__I_0_83_Mux_23_i3 

	Net \PS_lcd_state_3__I_0_83_Mux_23/n1 

	Instance PS_lcd_state_3__I_0_83_Mux_23_i1 

Combinational loop found : 6

	Net waitcounter[22] 

	Instance waitcounter_23__I_0_i23 

	Net waitcounter_23__N_86[22] 

	Instance PS_lcd_state_3__I_0_83_Mux_22_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_22/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_22_i7 

	Net \PS_lcd_state_3__I_0_83_Mux_22/n3 

	Instance PS_lcd_state_3__I_0_83_Mux_22_i3 

Combinational loop found : 7

	Net waitcounter[21] 

	Instance waitcounter_23__I_0_i22 

	Net waitcounter_23__N_86[21] 

	Instance PS_lcd_state_3__I_0_83_Mux_21_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_21/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_21_i7 

Combinational loop found : 8

	Net waitcounter[20] 

	Instance waitcounter_23__I_0_i21 

	Net waitcounter_23__N_86[20] 

	Instance PS_lcd_state_3__I_0_83_Mux_20_i15 

Combinational loop found : 9

	Net waitcounter[19] 

	Instance waitcounter_23__I_0_i20 

Combinational loop found : 10

	Net waitcounter[18] 

	Instance waitcounter_23__I_0_i19 

	Net waitcounter_23__N_86[18] 

	Instance PS_lcd_state_3__I_0_83_Mux_18_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_18/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_18_i7 

	Net \PS_lcd_state_3__I_0_83_Mux_18/n3 

	Instance PS_lcd_state_3__I_0_83_Mux_18_i3 

	Net \PS_lcd_state_3__I_0_83_Mux_18/n1 

	Instance PS_lcd_state_3__I_0_83_Mux_18_i1 

Combinational loop found : 11

	Net waitcounter[17] 

	Instance waitcounter_23__I_0_i18 

	Net waitcounter_23__N_86[17] 

	Instance PS_lcd_state_3__I_0_83_Mux_17_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_17/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_17_i7 

	Net \PS_lcd_state_3__I_0_83_Mux_17/n3 

	Instance PS_lcd_state_3__I_0_83_Mux_17_i3 

Combinational loop found : 12

	Net waitcounter[16] 

	Instance waitcounter_23__I_0_i17 

	Net waitcounter_23__N_86[16] 

	Instance PS_lcd_state_3__I_0_83_Mux_16_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_16/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_16_i7 

Combinational loop found : 13

	Net waitcounter[15] 

	Instance waitcounter_23__I_0_i16 

	Net waitcounter_23__N_86[15] 

	Instance PS_lcd_state_3__I_0_83_Mux_15_i15 

Combinational loop found : 14

	Net waitcounter[14] 

	Instance waitcounter_23__I_0_i15 

Combinational loop found : 15

	Net waitcounter[13] 

	Instance waitcounter_23__I_0_i14 

	Net waitcounter_23__N_86[13] 

	Instance PS_lcd_state_3__I_0_83_Mux_13_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_13/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_13_i7 

	Net \PS_lcd_state_3__I_0_83_Mux_13/n3 

	Instance PS_lcd_state_3__I_0_83_Mux_13_i3 

	Net \PS_lcd_state_3__I_0_83_Mux_13/n1 

	Instance PS_lcd_state_3__I_0_83_Mux_13_i1 

Combinational loop found : 16

	Net waitcounter[12] 

	Instance waitcounter_23__I_0_i13 

	Net waitcounter_23__N_86[12] 

	Instance PS_lcd_state_3__I_0_83_Mux_12_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_12/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_12_i7 

	Net \PS_lcd_state_3__I_0_83_Mux_12/n3 

	Instance PS_lcd_state_3__I_0_83_Mux_12_i3 

Combinational loop found : 17

	Net waitcounter[11] 

	Instance waitcounter_23__I_0_i12 

	Net waitcounter_23__N_86[11] 

	Instance PS_lcd_state_3__I_0_83_Mux_11_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_11/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_11_i7 

Combinational loop found : 18

	Net waitcounter[10] 

	Instance waitcounter_23__I_0_i11 

	Net waitcounter_23__N_86[10] 

	Instance PS_lcd_state_3__I_0_83_Mux_10_i15 

Combinational loop found : 19

	Net waitcounter[9] 

	Instance waitcounter_23__I_0_i10 

Combinational loop found : 20

	Net waitcounter[8] 

	Instance waitcounter_23__I_0_i9 

	Net waitcounter_23__N_86[8] 

	Instance PS_lcd_state_3__I_0_83_Mux_8_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_8/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_8_i7 

	Net \PS_lcd_state_3__I_0_83_Mux_8/n3 

	Instance PS_lcd_state_3__I_0_83_Mux_8_i3 

	Net \PS_lcd_state_3__I_0_83_Mux_8/n1 

	Instance PS_lcd_state_3__I_0_83_Mux_8_i1 

Combinational loop found : 21

	Net waitcounter[7] 

	Instance waitcounter_23__I_0_i8 

	Net waitcounter_23__N_86[7] 

	Instance PS_lcd_state_3__I_0_83_Mux_7_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_7/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_7_i7 

	Net \PS_lcd_state_3__I_0_83_Mux_7/n3 

	Instance PS_lcd_state_3__I_0_83_Mux_7_i3 

Combinational loop found : 22

	Net waitcounter[6] 

	Instance waitcounter_23__I_0_i7 

	Net waitcounter_23__N_86[6] 

	Instance PS_lcd_state_3__I_0_83_Mux_6_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_6/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_6_i7 

Combinational loop found : 23

	Net waitcounter[5] 

	Instance waitcounter_23__I_0_i6 

	Net waitcounter_23__N_86[5] 

	Instance PS_lcd_state_3__I_0_83_Mux_5_i15 

Combinational loop found : 24

	Net waitcounter[4] 

	Instance waitcounter_23__I_0_i5 

Combinational loop found : 25

	Net waitcounter[3] 

	Instance waitcounter_23__I_0_i4 

	Net waitcounter_23__N_86[3] 

	Instance PS_lcd_state_3__I_0_83_Mux_3_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_3/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_3_i7 

	Net \PS_lcd_state_3__I_0_83_Mux_3/n3 

	Instance PS_lcd_state_3__I_0_83_Mux_3_i3 

	Net \PS_lcd_state_3__I_0_83_Mux_3/n1 

	Instance PS_lcd_state_3__I_0_83_Mux_3_i1 

Combinational loop found : 26

	Net waitcounter[2] 

	Instance waitcounter_23__I_0_i3 

	Net waitcounter_23__N_86[2] 

	Instance PS_lcd_state_3__I_0_83_Mux_2_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_2/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_2_i7 

	Net \PS_lcd_state_3__I_0_83_Mux_2/n3 

	Instance PS_lcd_state_3__I_0_83_Mux_2_i3 

Combinational loop found : 27

	Net waitcounter[1] 

	Instance waitcounter_23__I_0_i2 

	Net waitcounter_23__N_86[1] 

	Instance PS_lcd_state_3__I_0_83_Mux_1_i15 

	Net \PS_lcd_state_3__I_0_83_Mux_1/n7 

	Instance PS_lcd_state_3__I_0_83_Mux_1_i7 

Combinational loop found : 28

	Net waitcounter[0] 

	Instance waitcounter_23__I_0_i1 

	Net waitcounter_23__N_86[0] 

	Instance PS_lcd_state_3__I_0_83_Mux_0_i15 

Combinational loop found : 29

	Net lcd_rs_c 

	Instance lcd_rs_I_0_71 

	Net lcd_rs_N_11 

	Instance PS_vivaz_state_2__I_0_75_i7 

	Net \PS_vivaz_state_2__I_0_75/n3 

	Instance PS_vivaz_state_2__I_0_75_i3 

	Net \PS_vivaz_state_2__I_0_75/n1 

	Instance PS_vivaz_state_2__I_0_75_i1 

	Net lcd_rs_N_12 

	Instance lcd_rs_I_0_72 

Combinational loop found : 30

	Net lcd_dataTrue_commandFalse_i 

	Instance lcd_dataTrue_commandFalse_i_I_0 

	Net lcd_rs_N_11 

	Instance PS_vivaz_state_2__I_0_75_i7 

	Net \PS_vivaz_state_2__I_0_75/n3 

	Instance PS_vivaz_state_2__I_0_75_i3 

	Net \PS_vivaz_state_2__I_0_75/n1 

	Instance PS_vivaz_state_2__I_0_75_i1 

	Net lcd_rs_N_12 

	Instance lcd_rs_I_0_72 

	Net lcd_dataTrue_commandFalse_i_N_146 

	Instance PS_lcd_state_3__I_0_i15 

	Net \PS_lcd_state_3__I_0/n7 

	Instance PS_lcd_state_3__I_0_i7 

Combinational loop found : 31

	Net lcd_reset_c 

	Instance lcd_reset_I_0_74 

	Net lcd_reset_N_14 

	Instance PS_lcd_state_3__I_0_82_i15 

	Net \PS_lcd_state_3__I_0_82/n7 

	Instance PS_lcd_state_3__I_0_82_i7 

	Net \PS_lcd_state_3__I_0_82/n3 

	Instance PS_lcd_state_3__I_0_82_i3 

Combinational loop found : 32

	Net lcd_wr_c 

	Instance lcd_wr_I_0_67 

	Net lcd_wr_N_7 

	Instance PS_vivaz_state_2__I_0_70_i7 

	Net \PS_vivaz_state_2__I_0_70/n3 

	Instance PS_vivaz_state_2__I_0_70_i3 

	Net \PS_vivaz_state_2__I_0_70/n1 

	Instance PS_vivaz_state_2__I_0_70_i1 

	Net lcd_wr_N_8 

	Instance lcd_wr_I_0_69 

Combinational loop found : 33

	Net lcd_LCDBus_c_0 

	Instance mux_706_i1 

	Net n1304 

	Instance mux_704_i1 

Combinational loop found : 34

	Net lcd_payload_i[0] 

	Instance mux_690_i1 

	Net n1304 

	Instance mux_704_i1 

	Net n1237 

	Instance mux_685_i1 

Combinational loop found : 35

	Net lcd_LCDBus_c_1 

	Instance mux_706_i2 

	Net n1303 

	Instance mux_704_i2 

Combinational loop found : 36

	Net lcd_payload_i[1] 

	Instance mux_690_i2 

	Net n1303 

	Instance mux_704_i2 

	Net n1236 

	Instance mux_685_i2 

Combinational loop found : 37

	Net lcd_LCDBus_c_2 

	Instance mux_706_i3 

	Net n1302 

	Instance mux_704_i3 

Combinational loop found : 38

	Net lcd_payload_i[2] 

	Instance mux_690_i3 

	Net n1302 

	Instance mux_704_i3 

	Net n1235 

	Instance mux_685_i3 

Combinational loop found : 39

	Net lcd_LCDBus_c_3 

	Instance mux_706_i4 

	Net n1301 

	Instance mux_704_i4 

Combinational loop found : 40

	Net lcd_payload_i[3] 

	Instance mux_690_i4 

	Net n1301 

	Instance mux_704_i4 

	Net n1234 

	Instance mux_685_i4 

Combinational loop found : 41

	Net lcd_LCDBus_c_4 

	Instance mux_706_i5 

	Net n1300 

	Instance mux_704_i5 

Combinational loop found : 42

	Net lcd_payload_i[4] 

	Instance mux_690_i5 

	Net n1300 

	Instance mux_704_i5 

	Net n1233 

	Instance mux_685_i5 

Combinational loop found : 43

	Net lcd_LCDBus_c_5 

	Instance mux_706_i6 

	Net n1299 

	Instance mux_704_i6 

Combinational loop found : 44

	Net lcd_payload_i[5] 

	Instance mux_690_i6 

	Net n1299 

	Instance mux_704_i6 

	Net n1232 

	Instance mux_685_i6 

Combinational loop found : 45

	Net lcd_LCDBus_c_6 

	Instance mux_706_i7 

	Net n1298 

	Instance mux_704_i7 

Combinational loop found : 46

	Net lcd_payload_i[6] 

	Instance mux_690_i7 

	Net n1298 

	Instance mux_704_i7 

	Net n1231 

	Instance mux_685_i7 

Combinational loop found : 47

	Net lcd_LCDBus_c_7 

	Instance mux_706_i8 

	Net n1297 

	Instance mux_704_i8 

Combinational loop found : 48

	Net lcd_payload_i[7] 

	Instance mux_690_i8 

	Net n1297 

	Instance mux_704_i8 

	Net n1230 

	Instance mux_685_i8 

Combinational loop found : 49

	Net lcd_LCDBus_c_8 

	Instance mux_706_i9 

	Net n1296 

	Instance mux_704_i9 

Combinational loop found : 50

	Net lcd_payload_i[8] 

	Instance mux_690_i9 

	Net n1296 

	Instance mux_704_i9 

	Net n1229 

	Instance mux_685_i9 

Combinational loop found : 51

	Net lcd_LCDBus_c_9 

	Instance mux_706_i10 

	Net n1295 

	Instance mux_704_i10 

Combinational loop found : 52

	Net lcd_payload_i[9] 

	Instance mux_690_i10 

	Net n1295 

	Instance mux_704_i10 

	Net n1228 

	Instance mux_685_i10 

Combinational loop found : 53

	Net lcd_LCDBus_c_10 

	Instance mux_706_i11 

	Net n1294 

	Instance mux_704_i11 

Combinational loop found : 54

	Net lcd_payload_i[10] 

	Instance mux_690_i11 

	Net n1294 

	Instance mux_704_i11 

	Net n1227 

	Instance mux_685_i11 

Combinational loop found : 55

	Net lcd_LCDBus_c_11 

	Instance mux_706_i12 

	Net n1293 

	Instance mux_704_i12 

Combinational loop found : 56

	Net lcd_payload_i[11] 

	Instance mux_690_i12 

	Net n1293 

	Instance mux_704_i12 

	Net n1226 

	Instance mux_685_i12 

Combinational loop found : 57

	Net lcd_LCDBus_c_12 

	Instance mux_706_i13 

	Net n1292 

	Instance mux_704_i13 

Combinational loop found : 58

	Net lcd_payload_i[12] 

	Instance mux_690_i13 

	Net n1292 

	Instance mux_704_i13 

	Net n1225 

	Instance mux_685_i13 

Combinational loop found : 59

	Net lcd_LCDBus_c_13 

	Instance mux_706_i14 

	Net n1291 

	Instance mux_704_i14 

Combinational loop found : 60

	Net lcd_payload_i[13] 

	Instance mux_690_i14 

	Net n1291 

	Instance mux_704_i14 

	Net n1224 

	Instance mux_685_i14 

Combinational loop found : 61

	Net lcd_LCDBus_c_14 

	Instance mux_706_i15 

	Net n1290 

	Instance mux_704_i15 

Combinational loop found : 62

	Net lcd_payload_i[14] 

	Instance mux_690_i15 

	Net n1290 

	Instance mux_704_i15 

	Net n1223 

	Instance mux_685_i15 

Combinational loop found : 63

	Net lcd_LCDBus_c_15 

	Instance mux_706_i16 

	Net n1289 

	Instance mux_704_i16 

Combinational loop found : 64

	Net lcd_payload_i[15] 

	Instance mux_690_i16 

	Net n1289 

	Instance mux_704_i16 

	Net n1222 

	Instance mux_685_i16 

Combinational loop found : 65

	Net NS_vivaz_state[2] 

	Instance NS_vivaz_state_2__I_0_i3 

	Net NS_vivaz_state_2__N_35[2] 

	Instance PS_vivaz_state_2__I_0_79_Mux_2_i7 

	Net \PS_vivaz_state_2__I_0_79_Mux_2/n3 

	Instance PS_vivaz_state_2__I_0_79_Mux_2_i3 

	Net \PS_vivaz_state_2__I_0_79_Mux_2/n1 

	Instance PS_vivaz_state_2__I_0_79_Mux_2_i1 

	Net NS_vivaz_state_2__N_110[2] 

	Instance mux_12_i3 

Combinational loop found : 66

	Net NS_vivaz_state[1] 

	Instance NS_vivaz_state_2__I_0_i2 

	Net NS_vivaz_state_2__N_35[1] 

	Instance PS_vivaz_state_2__I_0_79_Mux_1_i7 

	Net \PS_vivaz_state_2__I_0_79_Mux_1/n3 

	Instance PS_vivaz_state_2__I_0_79_Mux_1_i3 

	Net \PS_vivaz_state_2__I_0_79_Mux_1/n1 

	Instance PS_vivaz_state_2__I_0_79_Mux_1_i1 

	Net NS_vivaz_state_2__N_110[1] 

	Instance mux_12_i2 

Combinational loop found : 67

	Net NS_lcd_state[0] 

	Instance NS_lcd_state_3__I_0_81_i1 

	Net NS_lcd_state_3__N_54[0] 

	Instance PS_lcd_state_3__I_0_84_Mux_0_i15 

	Net \PS_lcd_state_3__I_0_84_Mux_0/n14 

	Instance PS_lcd_state_3__I_0_84_Mux_0_i14 

	Net \PS_lcd_state_3__I_0_84_Mux_0/n10 

	Instance PS_lcd_state_3__I_0_84_Mux_0_i10 

	Net \PS_lcd_state_3__I_0_84_Mux_0/n8 

	Instance PS_lcd_state_3__I_0_84_Mux_0_i8 

	Net NS_lcd_state_3__N_142[0] 

	Instance mux_34_i1 

Combinational loop found : 68

	Net NS_lcd_state[1] 

	Instance NS_lcd_state_3__I_0_81_i2 

	Net NS_lcd_state_3__N_54[1] 

	Instance PS_lcd_state_3__I_0_84_Mux_1_i15 

	Net \PS_lcd_state_3__I_0_84_Mux_1/n14 

	Instance PS_lcd_state_3__I_0_84_Mux_1_i14 

	Net \PS_lcd_state_3__I_0_84_Mux_1/n10 

	Instance PS_lcd_state_3__I_0_84_Mux_1_i10 

	Net \PS_lcd_state_3__I_0_84_Mux_1/n8 

	Instance PS_lcd_state_3__I_0_84_Mux_1_i8 

	Net NS_lcd_state_3__N_142[1] 

	Instance mux_34_i2 

Combinational loop found : 69

	Net NS_lcd_state[2] 

	Instance NS_lcd_state_3__I_0_81_i3 

	Net NS_lcd_state_3__N_54[2] 

	Instance PS_lcd_state_3__I_0_84_Mux_2_i15 

	Net \PS_lcd_state_3__I_0_84_Mux_2/n14 

	Instance PS_lcd_state_3__I_0_84_Mux_2_i14 

	Net \PS_lcd_state_3__I_0_84_Mux_2/n10 

	Instance PS_lcd_state_3__I_0_84_Mux_2_i10 

	Net \PS_lcd_state_3__I_0_84_Mux_2/n8 

	Instance PS_lcd_state_3__I_0_84_Mux_2_i8 

	Net NS_lcd_state_3__N_142[2] 

	Instance mux_34_i3 

Combinational loop found : 70

	Net NS_lcd_state[3] 

	Instance NS_lcd_state_3__I_0_81_i4 

	Net NS_lcd_state_3__N_54[3] 

	Instance PS_lcd_state_3__I_0_84_Mux_3_i15 

	Net \PS_lcd_state_3__I_0_84_Mux_3/n14 

	Instance PS_lcd_state_3__I_0_84_Mux_3_i14 

	Net \PS_lcd_state_3__I_0_84_Mux_3/n10 

	Instance PS_lcd_state_3__I_0_84_Mux_3_i10 

	Net \PS_lcd_state_3__I_0_84_Mux_3/n8 

	Instance PS_lcd_state_3__I_0_84_Mux_3_i8 

	Net NS_lcd_state_3__N_142[3] 

	Instance mux_34_i4 

GSR instance connected to net n1281.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="PS_vivaz_state_i0"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="PS_lcd_state_i0_i0"  />
Duplicate register/latch removal. i2827 is a one-to-one match with i2824.
Duplicate register/latch removal. i2836 is a one-to-one match with i2812.
Duplicate register/latch removal. i2800 is a one-to-one match with i2797.
Duplicate register/latch removal. i2818 is a one-to-one match with i2800.
Duplicate register/latch removal. i2815 is a one-to-one match with i2833.
Duplicate register/latch removal. i2848 is a one-to-one match with i2836.
Duplicate register/latch removal. i2842 is a one-to-one match with i2815.
Duplicate register/latch removal. i2806 is a one-to-one match with i2848.
Duplicate register/latch removal. i2791 is a one-to-one match with i2767.
Duplicate register/latch removal. i2785 is a one-to-one match with i2791.
Duplicate register/latch removal. i2782 is a one-to-one match with i2785.
Duplicate register/latch removal. i2776 is a one-to-one match with i2806.
Duplicate register/latch removal. i2839 is a one-to-one match with i2845.
Duplicate register/latch removal. i2821 is a one-to-one match with i2839.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    212 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file SonyVivazLCDDriver_impl1.ngd.

################### Begin Area Report (main)######################
Number of register bits => 60 of 7209 (0 % )
CCU2D => 26
FD1P3AX => 3
FD1P3AY => 1
FD1S1A => 5
FD1S1I => 22
FD1S1J => 2
FD1S3AX => 2
FD1S3AY => 1
FD1S3IX => 24
GSR => 1
IB => 1
LUT4 => 88
OB => 27
OSCH => 1
PFUMX => 5
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 12
  Net : clk133, loads : 31
  Net : lcd_dataTrue_commandFalse_i_N_146_derived_3, loads : 16
  Net : synch_rst_c_derived_17, loads : 14
  Net : PS_lcd_state_1_derived_3, loads : 3
  Net : PS_lcd_state_1_derived_5, loads : 2
  Net : lcd_busy_i_derived_1, loads : 1
  Net : lcd_busy_i_derived_2, loads : 1
  Net : lcd_dataTrue_commandFalse_i_N_146_derived_4, loads : 1
  Net : synch_rst_c_derived_15, loads : 1
  Net : synch_rst_c_derived_4, loads : 1
  Net : synch_rst_c_derived_9, loads : 1
  Net : PS_vivaz_state_0_derived_1, loads : 1
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : clk133_enable_4, loads : 28
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : synch_rst_c, loads : 57
  Net : PS_lcd_state_0, loads : 31
  Net : clk133_enable_4, loads : 28
  Net : PS_lcd_state_2, loads : 27
  Net : PS_lcd_state_1, loads : 27
  Net : lcd_dataTrue_commandFalse_i_N_146, loads : 22
  Net : lcd_busy_i, loads : 13
  Net : PS_vivaz_state_2, loads : 11
  Net : PS_vivaz_state_1, loads : 10
  Net : PS_vivaz_state_0, loads : 9
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets synch_rst_c_derived_9]   |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets                          |             |             |
lcd_dataTrue_commandFalse_i_N_146_derive|             |             |
d_3]                                    |    1.000 MHz|  346.741 MHz|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets                          |             |             |
PS_lcd_state[1]_derived_3]              |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk133]                  |    1.000 MHz|   94.029 MHz|    16  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 77.734  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.139  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "SonyVivazLCDDriver_impl1.ngd" -o "SonyVivazLCDDriver_impl1_map.ncd" -pr "SonyVivazLCDDriver_impl1.prf" -mp "SonyVivazLCDDriver_impl1.mrp" -lpf "Z:/GITHUB/Lattice/Sony Vivaz LCD driver/impl1/SonyVivazLCDDriver_impl1.lpf" -lpf "Z:/GITHUB/Lattice/Sony Vivaz LCD driver/SonyVivazLCDDriver.lpf" -c 0            
map:  version Diamond (64-bit) 3.7.1.502

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: SonyVivazLCDDriver_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     60 out of  7209 (1%)
      PFU registers:           60 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        71 out of  3432 (2%)
      SLICEs as Logic/ROM:     71 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         26 out of  3432 (1%)
   Number of LUT4s:        140 out of  6864 (2%)
      Number used as logic LUTs:         88
      Number used as distributed RAM:     0
      Number used as ripple logic:       52
      Number used as shift registers:     0
   Number of PIO sites used: 28 + 4(JTAG) out of 115 (28%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  12
     Net clk133: 18 loads, 18 rising, 0 falling (Driver: inst_clk )
     Net lcd_dataTrue_commandFalse_i_N_146_derived_3: 2 loads, 2 rising, 0 falling (Driver: i4713/GATE )
     Net synch_rst_c_derived_17: 7 loads, 7 rising, 0 falling (Driver: i1_4_lut_adj_22 )
     Net PS_lcd_state[1]_derived_3: 2 loads, 2 rising, 0 falling (Driver: i2_3_lut_4_lut_adj_5 )
     Net synch_rst_c_derived_4: 1 loads, 1 rising, 0 falling (Driver: i1_2_lut_3_lut )
     Net lcd_busy_i_derived_1: 1 loads, 1 rising, 0 falling (Driver: i2_4_lut )
     Net synch_rst_c_derived_9: 1 loads, 1 rising, 0 falling (Driver: i2_3_lut_rep_28_4_lut )
     Net PS_lcd_state_1_derived_5: 1 loads, 1 rising, 0 falling (Driver: i2_2_lut_4_lut )
     Net synch_rst_c_derived_15: 1 loads, 1 rising, 0 falling (Driver: i1_4_lut_adj_7 )
     Net lcd_dataTrue_commandFalse_i_N_146_derived_4: 1 loads, 1 rising, 0 falling (Driver: i2_4_lut_adj_15 )
     Net lcd_busy_i_derived_2: 1 loads, 1 rising, 0 falling (Driver: i2_3_lut_4_lut_4_lut_adj_17 )
     Net PS_vivaz_state_0_derived_1: 1 loads, 1 rising, 0 falling (Driver: i1_4_lut_adj_24 )
   Number of Clock Enables:  1
     Net clk133_enable_4: 3 loads, 3 LSLICEs
   Number of LSRs:  3
     Net synch_rst_c: 14 loads, 14 LSLICEs
     Net clk133_enable_4: 13 loads, 13 LSLICEs
     Net n3293: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net synch_rst_c: 48 loads
     Net PS_lcd_state_0: 31 loads
     Net PS_lcd_state_1: 27 loads
     Net PS_lcd_state_2: 27 loads
     Net lcd_dataTrue_commandFalse_i_N_146: 22 loads
     Net clk133_enable_4: 16 loads
     Net lcd_busy_i: 13 loads
     Net PS_vivaz_state_2: 11 loads
     Net PS_vivaz_state_1: 10 loads
     Net PS_vivaz_state_0: 9 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 54 MB

Dumping design to file SonyVivazLCDDriver_impl1_map.ncd.

ncd2vdb "SonyVivazLCDDriver_impl1_map.ncd" ".vdbs/SonyVivazLCDDriver_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.

mpartrce -p "SonyVivazLCDDriver_impl1.p2t" -f "SonyVivazLCDDriver_impl1.p3t" -tf "SonyVivazLCDDriver_impl1.pt" "SonyVivazLCDDriver_impl1_map.ncd" "SonyVivazLCDDriver_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "SonyVivazLCDDriver_impl1_map.ncd"
Tue May 17 22:45:23 2016

PAR: Place And Route Diamond (64-bit) 3.7.1.502.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "Z:/GITHUB/Lattice/Sony Vivaz LCD driver/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF SonyVivazLCDDriver_impl1_map.ncd SonyVivazLCDDriver_impl1.dir/5_1.ncd SonyVivazLCDDriver_impl1.prf
Preference file: SonyVivazLCDDriver_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file SonyVivazLCDDriver_impl1_map.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   28+4(JTAG)/336     10% used
                  28+4(JTAG)/115     28% bonded

   SLICE             71/3432          2% used

   GSR                1/1           100% used
   OSC                1/1           100% used


27 potential circuit loops found in timing analysis.
Number of Signals: 194
Number of Connections: 530

Pin Constraint Summary:
   28 out of 28 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk133 (driver: inst_clk, clk load #: 18)


The following 3 signals are selected to use the secondary clock routing resources:
    clk133_enable_4 (driver: SLICE_13, clk load #: 0, sr load #: 13, ce load #: 3)
    synch_rst_c (driver: synch_rst, clk load #: 0, sr load #: 14, ce load #: 0)
    synch_rst_c_derived_17 (driver: SLICE_70, clk load #: 7, sr load #: 0, ce load #: 0)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="synch_rst_c" arg1="Secondary" arg2="synch_rst" arg3="69" arg4="Secondary"  />
Signal synch_rst_c is selected as Global Set/Reset.
Starting Placer Phase 0.
.........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 33125.
Finished Placer Phase 1.  REAL time: 2 secs 

Starting Placer Phase 2.
.
Placer score =  32977
Finished Placer Phase 2.  REAL time: 2 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 336 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk133" from OSC on comp "inst_clk" on site "OSC", clk load = 18
  SECONDARY "clk133_enable_4" from F1 on comp "SLICE_13" on site "R14C21A", clk load = 0, ce load = 3, sr load = 13
  SECONDARY "synch_rst_c" from comp "synch_rst" on PIO site "69 (PB37B)", clk load = 0, ce load = 0, sr load = 14
  SECONDARY "synch_rst_c_derived_17" from F1 on comp "SLICE_70" on site "R21C20D", clk load = 7, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   28 + 4(JTAG) out of 336 (9.5%) PIO sites used.
   28 + 4(JTAG) out of 115 (27.8%) bonded PIO sites used.
   Number of PIO comps: 28; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 0 / 28 (  0%)  | -          | -         |
| 1        | 8 / 29 ( 27%)  | 2.5V       | -         |
| 2        | 20 / 29 ( 68%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 0 / 10 (  0%)  | -          | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 2 secs 

Dumping design to file SonyVivazLCDDriver_impl1.dir/5_1.ncd.

27 potential circuit loops found in timing analysis.
0 connections routed; 530 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=lcd_dataTrue_commandFalse_i_N_146_derived_3 loads=15 clock_loads=2&#xA;   Signal=PS_lcd_state[1]_derived_3 loads=2 clock_loads=2&#xA;   Signal=synch_rst_c_derived_4 loads=1 clock_loads=1&#xA;   Signal=lcd_busy_i_derived_1 loads=1 clock_loads=1&#xA;   Signal=synch_rst_c_derived_9 loads=1 clock_loads=1&#xA;   Signal=PS_lcd_state_1_der   ....   _commandFalse_i_N_146_derived_4 loads=1 clock_loads=1&#xA;   Signal=lcd_busy_i_derived_2 loads=1 clock_loads=1&#xA;   Signal=PS_vivaz_state_0_derived_1 loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 4 secs 

Start NBR router at 22:45:27 05/17/16

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

27 potential circuit loops found in timing analysis.
Start NBR special constraint process at 22:45:27 05/17/16

Start NBR section for initial routing at 22:45:27 05/17/16
Level 4, iteration 1
31(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.721ns/0.000ns; real time: 4 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 22:45:27 05/17/16
Level 4, iteration 1
29(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.721ns/0.000ns; real time: 4 secs 
Level 4, iteration 2
28(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.721ns/0.000ns; real time: 5 secs 
Level 4, iteration 3
23(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.721ns/0.000ns; real time: 5 secs 
Level 4, iteration 4
18(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.721ns/0.000ns; real time: 5 secs 
Level 4, iteration 5
15(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.237ns/0.000ns; real time: 5 secs 
Level 4, iteration 6
11(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.237ns/0.000ns; real time: 5 secs 
Level 4, iteration 7
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.224ns/0.000ns; real time: 5 secs 
Level 4, iteration 8
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.224ns/0.000ns; real time: 5 secs 
Level 4, iteration 9
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.224ns/0.000ns; real time: 5 secs 
Level 4, iteration 10
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.224ns/0.000ns; real time: 5 secs 
Level 4, iteration 11
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.218ns/0.000ns; real time: 5 secs 
Level 4, iteration 12
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.218ns/0.000ns; real time: 5 secs 
Level 4, iteration 13
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.224ns/0.000ns; real time: 5 secs 
Level 4, iteration 14
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.224ns/0.000ns; real time: 5 secs 
Level 4, iteration 15
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.224ns/0.000ns; real time: 5 secs 
Level 4, iteration 16
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.224ns/0.000ns; real time: 5 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 22:45:28 05/17/16
27 potential circuit loops found in timing analysis.
27 potential circuit loops found in timing analysis.

Start NBR section for re-routing at 22:45:28 05/17/16
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 37.224ns/0.000ns; real time: 5 secs 

Start NBR section for post-routing at 22:45:28 05/17/16
27 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 37.224ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=lcd_dataTrue_commandFalse_i_N_146_derived_3 loads=15 clock_loads=2&#xA;   Signal=PS_lcd_state[1]_derived_3 loads=2 clock_loads=2&#xA;   Signal=synch_rst_c_derived_4 loads=1 clock_loads=1&#xA;   Signal=lcd_busy_i_derived_1 loads=1 clock_loads=1&#xA;   Signal=synch_rst_c_derived_9 loads=1 clock_loads=1&#xA;   Signal=PS_lcd_state_1_der   ....   _commandFalse_i_N_146_derived_4 loads=1 clock_loads=1&#xA;   Signal=lcd_busy_i_derived_2 loads=1 clock_loads=1&#xA;   Signal=PS_vivaz_state_0_derived_1 loads=1 clock_loads=1"  />

27 potential circuit loops found in timing analysis.
27 potential circuit loops found in timing analysis.
27 potential circuit loops found in timing analysis.
Total CPU time 5 secs 
Total REAL time: 5 secs 
Completely routed.
End of route.  530 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file SonyVivazLCDDriver_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 37.224
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.379
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 5 secs 
Total REAL time to completion: 6 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "SonyVivazLCDDriver_impl1.t2b" -w "SonyVivazLCDDriver_impl1.ncd" "SonyVivazLCDDriver_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.7.1.502
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file SonyVivazLCDDriver_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from SonyVivazLCDDriver_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.90.
 
Saving bit stream in "SonyVivazLCDDriver_impl1.bit".
