WARNING: Hls::stream 'hls::stream<ap_uint<8> >.2' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_uint<8> >.1' contains leftover data, which may result in RTL simulation hanging.
Test failed! total pixel errors: 2995


C:\Users\estra\Desktop\proyectos_vivado\VentanaDeslizanteHLS\solution1\sim\verilog>set PATH= 

C:\Users\estra\Desktop\proyectos_vivado\VentanaDeslizanteHLS\solution1\sim\verilog>call D:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_img_filter_hw_top glbl -prj img_filter_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s img_filter_hw  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_img_filter_hw_top glbl -prj img_filter_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s img_filter_hw 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/AESL_axi_s_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/AESL_axi_s_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/fifo_w8_d640_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d640_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_img_filter_hw_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_hw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw_am_dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_hw_am_dEe_DSP48_0
INFO: [VRFC 10-311] analyzing module img_filter_hw_am_dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw_kerbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_hw_kerbkb_rom
INFO: [VRFC 10-311] analyzing module img_filter_hw_kerbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw_maceOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_hw_maceOg_DSP48_1
INFO: [VRFC 10-311] analyzing module img_filter_hw_maceOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw_swicud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_hw_swicud_ram
INFO: [VRFC 10-311] analyzing module img_filter_hw_swicud
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.img_filter_hw_kerbkb_rom
Compiling module xil_defaultlib.img_filter_hw_kerbkb(DataWidth=2...
Compiling module xil_defaultlib.img_filter_hw_swicud_ram
Compiling module xil_defaultlib.img_filter_hw_swicud(DataWidth=8...
Compiling module xil_defaultlib.img_filter_hw_am_dEe_DSP48_0
Compiling module xil_defaultlib.img_filter_hw_am_dEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.img_filter_hw_maceOg_DSP48_1
Compiling module xil_defaultlib.img_filter_hw_maceOg(ID=1,NUM_ST...
Compiling module xil_defaultlib.fifo_w8_d640_A
Compiling module xil_defaultlib.img_filter_hw
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=24)
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=3)
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_in_r
Compiling module xil_defaultlib.AESL_axi_s_out_r
Compiling module xil_defaultlib.apatb_img_filter_hw_top
Compiling module work.glbl
Built simulation snapshot img_filter_hw

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/xsim.dir/img_filter_hw/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 14 19:30:09 2020...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/img_filter_hw/xsim_script.tcl
# xsim {img_filter_hw} -autoloadwcfg -tclbatch {img_filter_hw.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source img_filter_hw.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 0 / 1 [92.99%] @ "100000145000"
// RTL Simulation : 1 / 1 [100.00%] @ "107536165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 107536205 ns : File "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw.autotb.v" Line 360
run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:09 . Memory (MB): peak = 217.520 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec 14 19:33:29 2020...
WARNING: Hls::stream 'hls::stream<ap_uint<8> >.2' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_uint<8> >.1' contains leftover data, which may result in RTL simulation hanging.
Test failed! total pixel errors: 2946


C:\Users\estra\Desktop\proyectos_vivado\VentanaDeslizanteHLS\solution1\sim\verilog>set PATH= 

C:\Users\estra\Desktop\proyectos_vivado\VentanaDeslizanteHLS\solution1\sim\verilog>call D:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_img_filter_hw_top glbl -prj img_filter_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s img_filter_hw  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_img_filter_hw_top glbl -prj img_filter_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s img_filter_hw 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/AESL_axi_s_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/AESL_axi_s_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/fifo_w8_d640_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d640_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_img_filter_hw_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_hw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw_am_dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_hw_am_dEe_DSP48_0
INFO: [VRFC 10-311] analyzing module img_filter_hw_am_dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw_kerbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_hw_kerbkb_rom
INFO: [VRFC 10-311] analyzing module img_filter_hw_kerbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw_maceOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_hw_maceOg_DSP48_1
INFO: [VRFC 10-311] analyzing module img_filter_hw_maceOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw_swicud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_hw_swicud_ram
INFO: [VRFC 10-311] analyzing module img_filter_hw_swicud
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.img_filter_hw_kerbkb_rom
Compiling module xil_defaultlib.img_filter_hw_kerbkb(DataWidth=2...
Compiling module xil_defaultlib.img_filter_hw_swicud_ram
Compiling module xil_defaultlib.img_filter_hw_swicud(DataWidth=8...
Compiling module xil_defaultlib.img_filter_hw_am_dEe_DSP48_0
Compiling module xil_defaultlib.img_filter_hw_am_dEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.img_filter_hw_maceOg_DSP48_1
Compiling module xil_defaultlib.img_filter_hw_maceOg(ID=1,NUM_ST...
Compiling module xil_defaultlib.fifo_w8_d640_A
Compiling module xil_defaultlib.img_filter_hw
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=24)
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=3)
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_in_r
Compiling module xil_defaultlib.AESL_axi_s_out_r
Compiling module xil_defaultlib.apatb_img_filter_hw_top
Compiling module work.glbl
Built simulation snapshot img_filter_hw

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/xsim.dir/img_filter_hw/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 14 19:42:21 2020...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/img_filter_hw/xsim_script.tcl
# xsim {img_filter_hw} -autoloadwcfg -tclbatch {img_filter_hw.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source img_filter_hw.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 0 / 1 [92.99%] @ "100000145000"
// RTL Simulation : 1 / 1 [100.00%] @ "107536165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 107536205 ns : File "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw.autotb.v" Line 360
run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:11 . Memory (MB): peak = 217.578 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec 14 19:45:37 2020...
WARNING: Hls::stream 'hls::stream<ap_uint<8> >.2' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_uint<8> >.1' contains leftover data, which may result in RTL simulation hanging.
Test failed! total pixel errors: 287464


C:\Users\estra\Desktop\proyectos_vivado\VentanaDeslizanteHLS\solution1\sim\verilog>set PATH= 

C:\Users\estra\Desktop\proyectos_vivado\VentanaDeslizanteHLS\solution1\sim\verilog>call D:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_img_filter_hw_top glbl -prj img_filter_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s img_filter_hw  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_img_filter_hw_top glbl -prj img_filter_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s img_filter_hw 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/AESL_axi_s_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/AESL_axi_s_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/fifo_w8_d640_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d640_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_img_filter_hw_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_hw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw_am_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_hw_am_bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module img_filter_hw_am_bkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.img_filter_hw_am_bkb_DSP48_0
Compiling module xil_defaultlib.img_filter_hw_am_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.fifo_w8_d640_A
Compiling module xil_defaultlib.img_filter_hw
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=24)
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=3)
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_in_r
Compiling module xil_defaultlib.AESL_axi_s_out_r
Compiling module xil_defaultlib.apatb_img_filter_hw_top
Compiling module work.glbl
Built simulation snapshot img_filter_hw

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/xsim.dir/img_filter_hw/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 28 10:36:59 2020...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/img_filter_hw/xsim_script.tcl
# xsim {img_filter_hw} -autoloadwcfg -tclbatch {img_filter_hw.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source img_filter_hw.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "6160135000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 6160175 ns : File "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw.autotb.v" Line 360
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:37 . Memory (MB): peak = 219.016 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec 28 10:37:50 2020...
Test failed! total pixel errors: 287596

