// Seed: 2292372165
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    output wor id_8,
    output wor id_9,
    output wire id_10,
    input uwire id_11,
    output tri1 id_12
    , id_31, id_32,
    output wand id_13,
    input wire id_14,
    input wire id_15,
    input supply1 id_16,
    input wand id_17,
    output uwire module_0,
    output logic id_19,
    input wor id_20,
    input uwire id_21,
    input wire id_22,
    input wand id_23,
    input tri0 id_24,
    output supply1 id_25,
    input supply1 id_26,
    input supply1 id_27,
    input tri id_28,
    input tri id_29
);
  logic id_33 = -1;
  always @(posedge id_27 or posedge -1'b0) begin : LABEL_0
    id_19 <= id_1 == 1;
  end
  assign id_32 = -1;
  initial $unsigned(36);
  ;
  wire id_34;
  wire id_35;
endmodule
module module_1 #(
    parameter id_7 = 32'd43,
    parameter id_8 = 32'd37
) (
    input  wand  id_0,
    input  wire  id_1,
    input  wor   id_2,
    output logic id_3,
    output wor   id_4
);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_0,
      id_0,
      id_1,
      id_2,
      id_4,
      id_3,
      id_1,
      id_0,
      id_2,
      id_0,
      id_1,
      id_4,
      id_0,
      id_1,
      id_0,
      id_2
  );
  assign modCall_1.id_18 = 0;
  logic [7:0][-1  ==  -1  &&  1 : 1] id_6;
  logic _id_7;
  ;
  wire [1 : id_7] _id_8;
  always_comb @(negedge id_6[id_8]) id_3 <= -1;
endmodule
