2831|4608|Public
2500|$|During the Fifth Generation Computer Systems project, {{there were}} {{attempts}} to implement Prolog in hardware {{with the aim}} of achieving faster execution with dedicated architectures. [...] Furthermore, Prolog has a number of properties that may allow speed-up through parallel execution. [...] A more recent approach has been to compile restricted Prolog programs to a field <b>programmable</b> <b>gate</b> <b>array.</b> [...] However, rapid progress in general-purpose hardware has consistently overtaken more specialised architectures.|$|E
5000|$|... in Field <b>Programmable</b> <b>Gate</b> <b>Array</b> and Complex Programmable Logic Device ...|$|E
50|$|Stellarton is a Tunnel Creek CPU with an Altera Field <b>Programmable</b> <b>Gate</b> <b>Array</b> (FPGA).|$|E
40|$|This {{bachelor}} thesis {{shows the}} way how to measure vibrations by field of <b>programmable</b> <b>gate</b> <b>arrays</b> in Compact RIO, using the measurement application created in LabVIEW. Text describes possibilities of vibration measurement and devices appropriate to work with. Then the field of <b>programmable</b> <b>gate</b> <b>arrays</b> is introduced and the Compact RIO as well. The following is a description of LabVIEW software and its benefits. The next chapter is presentation of created application showed in two phases: the main program for projection of measured values and the code implemented into the field of <b>programmable</b> <b>gate</b> <b>arrays.</b> In {{the last part of}} the thesis the measurement application is confronted to a commercial measurement system for vibration analysis and consequently the evaluated result is shown...|$|R
40|$|Abstract—For certain applications, custom {{computational}} hardware created using field <b>programmable</b> <b>gate</b> <b>arrays</b> (FPGAs) produces significant performance improvements over processors, leading some {{in academia}} and industry {{to call for}} the inclusion of FPGAs in supercomputing clusters. This paper presents a comparative analysis of FPGAs and traditional processors, focusing on floatingpoint performance and procurement costs, revealing economic hurdles in the adoption of FPGAs for general High-Performance Computing (HPC). Index Terms — computational accelerator, digital arithmetic, Field <b>programmable</b> <b>gate</b> <b>arrays,</b> highperformanc...|$|R
50|$|A {{programmable}} logic array (PLA) has a <b>programmable</b> AND <b>gate</b> <b>array,</b> which links to a <b>programmable</b> OR <b>gate</b> <b>array,</b> which can then be conditionally complemented to produce an output.|$|R
50|$|The new {{correlator}} is a 96 input continuum correlator using Field <b>Programmable</b> <b>Gate</b> <b>Array</b> (FPGA) chips.|$|E
5000|$|... a microcontroller, in some versions; a {{microprocessor}} or field <b>programmable</b> <b>gate</b> <b>array</b> (FPGA), which processes {{the information and}} acts on the interface between the GPS; ...|$|E
50|$|Crystal Core {{processing}} engine - a sound {{processing device}} capable of sampling frequencies up to 384 kHz. Crystal core {{does not use}} DSP-based architecture, but a Field <b>Programmable</b> <b>Gate</b> <b>Array.</b>|$|E
40|$|Field <b>programmable</b> <b>gate</b> <b>arrays</b> (FPGA) are a {{recently}} developed family of programmable circuits. Like mask <b>programmable</b> <b>gate</b> <b>arrays</b> (MPGA), FPGAs implement thousands of logic gates. But, unlike MPGAs, a user can program an FPGA design as traditional programmable logic devices (PLDs) : in-site and a {{in a few}} seconds. These features, added to reprogrammability, have made FPGAs the dream tool for evolvable hardware. This paper is an introduction to FPGAs, presenting differencies with more traditional PLDs and giving a survey of two commercial architectures...|$|R
50|$|The FITkit {{contains}} a low-power microcontroller, field <b>programmable</b> <b>gate</b> <b>arrays</b> chip (FPGA) {{and a set}} of peripherals.Utilizing advanced reconfigurable hardware, FITkit may be modified to suit various tasks.|$|R
40|$|Abstract—The Auction Based {{methodology}} for routing of 3 D FPGA (Field <b>Programmable</b> <b>Gate</b> <b>Arrays)</b> has been implemented using two approaches. One is the Simultaneous approach, where the Nets {{bid for the}} Pins they need, and all the bids are processed simultaneously. In the sequential approach, the bidding process is finalized sequentially. It has been observed that in large circuit designs, the simultaneous approach gives better results over sequential approach. different tracks. This path is called a Net. Each Net is made of Index Terms—Field <b>programmable</b> <b>gate</b> <b>arrays,</b> Routing...|$|R
50|$|An Actel Field <b>Programmable</b> <b>Gate</b> <b>Array</b> (FPGA) RT1280 {{provides}} the necessary computational abilities for the camera. The signal of the CCD {{is transformed into}} a 12 bit digital signal before data processing.|$|E
50|$|Field {{programmable}} RF (FPRF) is a {{class of}} radio frequency transceiver microchip that mimics {{the concept of an}} FPGA (field <b>programmable</b> <b>gate</b> <b>array)</b> in the RF domain to deliver a multi-standard, multi frequency device.|$|E
5000|$|The main {{objective}} is to develop equipment involving digital signal processing. Includes signal acquisition, signal conditioning, software development, microcontrollers (PIC, Motorola series) programming, Real time signal processing using digital signal processor (DSP) and Field <b>Programmable</b> <b>Gate</b> <b>Array</b> (FPGA, Altera MAX+PLUS). Signal communication USB, RS232 and digital filters implementation ...|$|E
40|$|An {{experiment}} on the Microelectronics and Photonics Test Bed (MPTB) was testing lield <b>programmable</b> <b>gate</b> <b>arrays</b> using spot shields {{to extend the}} life of some of the devices being tested. It was expected that the unshielded parts would fail from a total ionizing dose (TID) and yet the opposite occurred. The data show that the devices failing from the TID effects are those with the spot shields attached. This effort is to determine the mechanism by which the environment is interacting with the high-Z material to enhance the TID in these field <b>programmable</b> <b>gate</b> <b>arrays...</b>|$|R
40|$|ABSTRACT: A Built-In Self-Test (BIST) {{approach}} is presented for system-level {{testing of the}} programmable Input/Output (I/O) buffers in Field <b>Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGAs) and configurable System-on-Chip (SoC). We discuss implementation methods for the BIST approach, including parameterized VHDL and FPGA-specific hardware design description languages. The fault detection capabilities and limitations of the BIST approach are presented along {{with the results of}} the application of the various implementation methods to several commercially available FPGAs and SoCs. 1 I. INTRODUCTION AND BACKGROUND The programmable Input/Output (I/O) cells in Field <b>Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGAs), as well as the programmable I/O cells associated with FPGA cores i...|$|R
50|$|Partial re-configuration is {{the process}} of {{changing}} a portion of reconfigurable hardware circuitry while the other part is still running/operating. Field <b>programmable</b> <b>gate</b> <b>arrays</b> are often used as a support to partial reconfiguration.|$|R
50|$|New {{circuit boards}} in turn contain large Field <b>Programmable</b> <b>Gate</b> <b>Array</b> chips {{which can be}} {{programmed}} when a device starts up. This can create a single circuit board which previously would have been {{made up of a}} larger amount of chips across more boards all requiring manufacturing and testing with increased cost.|$|E
50|$|TimeLogic {{was founded}} in 1981 by James W. (Jim) Lindelien and {{developed}} {{one of the first}} commercial hardware-accelerated tools for bioinformatics, an FPGA-accelerated version of the Smith-Waterman algorithm. TimeLogic's DeCypher systems have expanded to provide accelerated implementations of the ubiquitous bioinformatics algorithms BLAST, Smith-Waterman, and HMMER using field <b>programmable</b> <b>gate</b> <b>array</b> (FPGA) technology.|$|E
50|$|FPGA-controlled test (FCT):' Instruments are {{temporarily}} embedded {{into a field}} <b>programmable</b> <b>gate</b> <b>array</b> (FPGA) {{device on}} a circuit board to accomplish FCT tests. The types of tests performed {{will depend on the}} test functionality of the instruments embedded into the FPGA. Once the tests have been completed, the FCT embedded instruments can be removed and operating firmware loaded into the FPGA.|$|E
5000|$|The {{output from}} the {{frequency}} receivers is in turn processed by the Juno DPU. The DPU has two microprocessors that use field <b>programmable</b> <b>gate</b> <b>arrays</b> are {{they are both}} system on chip designs. The two chips: ...|$|R
30|$|The {{most popular}} {{vertical}} scale up paradigms are High Performance Computing Clusters (HPC), Multicore processors, Graphics Processing Unit (GPU) and Field <b>Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGA). We describe {{each of these}} platforms and their capabilities in the following sections.|$|R
40|$|Abstract — A Structured Application-specific Integrated Circuit (SASIC) is a {{programmable}} fabric {{in which}} a small set of masks are customized for a particular application, serving to reduce the associated non-recurring engineering cost (NRE). In this paper we describe {{the implementation of a}} SASIC logic cell which is programmable via a single metal layer. A SASIC fabric prototype is fabricated and all implemented functions are verified on silicon. Experimental measurement verifies correct operation of our SASIC with a clock frequency of over 250 MHz. Keywords-application specific integrated circuits; digital integrated circuits; field <b>programmable</b> <b>gate</b> <b>arrays</b> I. INTORDUCTION Application-specific integrated circuits (ASICs) and field <b>programmable</b> <b>gate</b> <b>arrays</b> (FPGAs) are the two main technologies for implementing digital designs. ASICs hav...|$|R
50|$|With Bernard Vonderschmitt and James V Barnett II Freeman co-founded Xilinx in 1984, and a {{year later}} invented the first Field <b>Programmable</b> <b>Gate</b> <b>Array.</b> Freeman's {{invention}} - patent 4,870,302 - is a computer chip full of 'open gates' that engineers can reprogram as much as needed to add new functionality, adapt to changing standards or specifications and make last minute design changes.|$|E
50|$|The ESPRESSO {{algorithm}} {{proved so}} successful {{that it has been}} incorporated as a standard logic function minimization step into virtually any contemporary logic synthesis tool. For implementing a function in multi-level logic, the minimization result is optimized by factorization and mapped onto the available basic logic cells in the target technology, whether this concerns an FPGA (Field <b>Programmable</b> <b>Gate</b> <b>Array)</b> or an ASIC (Application Specific Integrated Circuit).|$|E
50|$|Other IC {{applications}} may {{use only}} a {{portions of the}} flows mentioned here. A gate array or field <b>programmable</b> <b>gate</b> <b>array</b> (FPGA) designer, for example, will only do the design stages, since the detailed usage of these parts is not known when the power supply must be designed. Likewise, a user of FPGAs or gate arrays will only use the analysis portion, as the design is already fixed.|$|E
40|$|We {{describe}} {{a new approach}} for technology mapping of electrically <b>programmable</b> <b>gate</b> <b>arrays</b> (EPGAs). These are arrays of uncommitted modules, where the personalization is achieved by fuse/antifuse technology and can be modeled by stuck-at and/or bridging inputs. We present a matching algorithm that determines whether {{a portion of a}} combinational logic circuit can be implemented by personalizing a module. The algorithm has the advantage of considering the entire library of functions that can be implemented by the module without resorting to an explicit enumeration. The benefits are an increased efficiency in technology mapping, as well as portability to different types of electrically <b>programmable</b> <b>gate</b> <b>arrays.</b> Experimental results on standard benchmarks are reported...|$|R
40|$|FPGAs (Field <b>Programmable</b> <b>Gate</b> <b>Arrays)</b> are silicon {{chips that}} can be {{continuously}} reprogrammed with application specific logic configurations. This interesting property gives them many advantages over ASICs (Application Specific Integrated Circuits), which contain fixed hardware configurations and cannot be altered to implemen...|$|R
40|$|The {{results of}} five eSTREAM {{candidates}} using ALTERA Field <b>Programmable</b> <b>Gate</b> <b>Arrays</b> are presented and analyzed. Implementation costs {{and performance of}} chosen architectures are compared and disscussed. The chosen eSTREAM proposals are divided into four classes regarding {{the results of their}} implementation features...|$|R
5000|$|During the Fifth Generation Computer Systems project, {{there were}} {{attempts}} to implement Prolog in hardware {{with the aim}} of achieving faster execution with dedicated architectures. [...] Furthermore, Prolog has a number of properties that may allow speed-up through parallel execution. [...] A more recent approach has been to compile restricted Prolog programs to a field <b>programmable</b> <b>gate</b> <b>array.</b> [...] However, rapid progress in general-purpose hardware has consistently overtaken more specialised architectures.|$|E
50|$|Prof. El Gamal's {{research}} contributions have spanned several areas, including network information theory, field <b>programmable</b> <b>gate</b> <b>array,</b> {{and digital}} imaging devices and systems. He has authored or coauthored over 200 papers and holds 30 patents in these areas. Prof. El Gamal is a Fellow of the IEEE and has received several honors and awards for his research contributions, including the 2012 Claude E. Shannon Award, the 2004 INFOCOM Paper Award, and the 2016 IEEE Richard W. Hamming Medal.|$|E
50|$|Lattice Semiconductor Corporation is an American {{manufacturer}} of high-performance programmable logic devices (FPGAs, CPLDs, & SPLDs). Founded in 1983, the company employs about 700 people and has annual revenues of around $300 million, with Darin Billerbeck {{as the chief}} executive officer. The Oregon-based company is the number three ranked company in world market share for field <b>programmable</b> <b>gate</b> <b>array</b> (FPGA) devices, and number two for CPLDs & SPLDs. The company went public in 1989 and is traded on the NASDAQ stock exchange under the symbol LSCC.|$|E
40|$|Improvements in {{computer}} performance {{have traditionally been}} the result of higher clock speed, pipelining, cache memories, multiple execution units, hardwired control units, and RISC. With the appearance of re-configurable devices such as field <b>programmable</b> <b>gate</b> <b>arrays</b> (FPGAs), a new means for increasing computer performanc...|$|R
40|$|Reconfigurable Computers are {{general-purpose}} high-end computers {{based on}} a hybrid architecture and close system-level integration of traditional microprocessors and Field <b>Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGAs). It is expected that programming of reconfigurable computers should not require any knowledge of hardware design, assuming that sufficiently larg...|$|R
50|$|The Configurable Fault Tolerant Processor Project aims to {{demonstrate}} the feasibility of using Field <b>Programmable</b> <b>Gate</b> <b>Arrays</b> (FPGAs) for spacecraft computer processing by applying various fault tolerance techniques to the designs. CFTP provides a valuable testbed for on-orbit evaluation of various fault tolerant concepts.|$|R
