<interfaceDefinition version='1.2' language='vhdl' kind='component' name='flow'>
  <useClause path='ieee.NUMERIC_STD.all' />
  <useClause path='ieee.std_logic_1164.all' />
    <portList>

      <port name='debug_valid' direction='out' type='STD_LOGIC' kind='' />
      <port name='debug_num_0' direction='out' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='debug_num_1' direction='out' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='debug_num_2' direction='out' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='debug_num_3' direction='out' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='debug_num_4' direction='out' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='debug_num_5' direction='out' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='debug_num_6' direction='out' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='debug_num_7' direction='out' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='debug_num_8' direction='out' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='t1' direction='in' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='t2' direction='in' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='t3' direction='in' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='b1' direction='in' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='b2' direction='in' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='b3' direction='in' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='i1' direction='in' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='i2' direction='in' type='UNSIGNED (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='i_clock' direction='in' type='STD_LOGIC' kind='' />
      <port name='i_reset' direction='in' type='STD_LOGIC' kind='' />
      <port name='i_valid' direction='in' type='STD_LOGIC' kind='' />
      <port name='i_mode' direction='in' type='std_logic_vector (1 downto 0)' kind='array' library='work' package='flow' packedDimension='(1 downto 0)' />
      <port name='i_row' direction='in' type='std_logic_vector (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />
      <port name='o_dir' direction='out' type='std_logic_vector (2 downto 0)' kind='array' library='work' package='flow' packedDimension='(2 downto 0)' />
      <port name='o_edge' direction='out' type='STD_LOGIC' kind='' />
      <port name='o_valid' direction='out' type='STD_LOGIC' kind='' />
      <port name='o_mode' direction='out' type='std_logic_vector (1 downto 0)' kind='array' library='work' package='flow' packedDimension='(1 downto 0)' />
      <port name='o_row' direction='out' type='std_logic_vector (7 downto 0)' kind='array' library='work' package='flow' packedDimension='(7 downto 0)' />

    </portList>
</interfaceDefinition>
