// Seed: 2991833340
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input supply0 id_2,
    output wand id_3,
    input wand id_4,
    input wor id_5,
    input uwire id_6,
    input wand id_7,
    output tri1 id_8,
    input wor id_9,
    input uwire id_10
    , id_15,
    input supply1 id_11,
    input tri id_12,
    output wor id_13
);
  assign id_1 = id_11;
  assign id_8 = id_10;
  assign (pull1, strong0) id_3 = id_0;
  reg id_16;
  assign id_13 = 1'b0 === 1;
  supply1 id_17 = 1'b0;
  wire id_18;
  assign id_8 = id_10;
  assign id_1 = 1;
  always id_16 <= 1'h0;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    output wire id_2,
    inout wire id_3,
    input wor id_4,
    output uwire id_5,
    output supply1 id_6
);
  module_0(
      id_3, id_5, id_4, id_2, id_3, id_3, id_1, id_1, id_2, id_4, id_3, id_4, id_4, id_0
  );
endmodule
