// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
// Date        : Sun Jun 25 13:38:16 2023
// Host        : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k160tfbg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,loop_imperfect,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "loop_imperfect,Vivado 2019.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (matrix_ce0,
    matrix_we0,
    matrix_ce1,
    matrix_we1,
    row_ce0,
    row_ce1,
    col_ce0,
    col_ce1,
    a_ce0,
    a_ce1,
    ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    matrix_address0,
    matrix_d0,
    matrix_q0,
    matrix_address1,
    matrix_d1,
    matrix_q1,
    row_address0,
    row_q0,
    row_address1,
    row_q1,
    col_address0,
    col_q0,
    col_address1,
    col_q1,
    a_address0,
    a_q0,
    a_address1,
    a_q1);
  output matrix_ce0;
  output matrix_we0;
  output matrix_ce1;
  output matrix_we1;
  output row_ce0;
  output row_ce1;
  output col_ce0;
  output col_ce1;
  output a_ce0;
  output a_ce1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 250000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input ap_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 matrix_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME matrix_address0, LAYERED_METADATA undef" *) output [8:0]matrix_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 matrix_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME matrix_d0, LAYERED_METADATA undef" *) output [31:0]matrix_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 matrix_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME matrix_q0, LAYERED_METADATA undef" *) input [31:0]matrix_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 matrix_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME matrix_address1, LAYERED_METADATA undef" *) output [8:0]matrix_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 matrix_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME matrix_d1, LAYERED_METADATA undef" *) output [31:0]matrix_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 matrix_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME matrix_q1, LAYERED_METADATA undef" *) input [31:0]matrix_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 row_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME row_address0, LAYERED_METADATA undef" *) output [8:0]row_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 row_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME row_q0, LAYERED_METADATA undef" *) input [31:0]row_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 row_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME row_address1, LAYERED_METADATA undef" *) output [8:0]row_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 row_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME row_q1, LAYERED_METADATA undef" *) input [31:0]row_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 col_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME col_address0, LAYERED_METADATA undef" *) output [8:0]col_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 col_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME col_q0, LAYERED_METADATA undef" *) input [31:0]col_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 col_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME col_address1, LAYERED_METADATA undef" *) output [8:0]col_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 col_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME col_q1, LAYERED_METADATA undef" *) input [31:0]col_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_address0, LAYERED_METADATA undef" *) output [8:0]a_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_q0, LAYERED_METADATA undef" *) input [31:0]a_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_address1, LAYERED_METADATA undef" *) output [8:0]a_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_q1, LAYERED_METADATA undef" *) input [31:0]a_q1;

  wire [8:0]a_address0;
  wire [8:0]a_address1;
  wire a_ce0;
  wire a_ce1;
  wire [31:0]a_q0;
  wire [31:0]a_q1;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [8:0]col_address0;
  wire [8:0]col_address1;
  wire col_ce0;
  wire col_ce1;
  wire [31:0]col_q0;
  wire [31:0]col_q1;
  wire [8:0]matrix_address0;
  wire [8:0]matrix_address1;
  wire matrix_ce0;
  wire matrix_ce1;
  wire [31:0]matrix_d0;
  wire [31:0]matrix_d1;
  wire [31:0]matrix_q0;
  wire [31:0]matrix_q1;
  wire matrix_we0;
  wire matrix_we1;
  wire [8:0]row_address0;
  wire [8:0]row_address1;
  wire row_ce0;
  wire row_ce1;
  wire [31:0]row_q0;
  wire [31:0]row_q1;

  (* ap_ST_fsm_pp0_stage0 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_pp0_stage1 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_pp0_stage10 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_pp0_stage100 = "122'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage101 = "122'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage102 = "122'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage103 = "122'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage104 = "122'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage105 = "122'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage106 = "122'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage107 = "122'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage108 = "122'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage109 = "122'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage11 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_pp0_stage110 = "122'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage111 = "122'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage112 = "122'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage113 = "122'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage114 = "122'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage115 = "122'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage116 = "122'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage117 = "122'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage118 = "122'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage119 = "122'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage12 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_pp0_stage13 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_pp0_stage14 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_pp0_stage15 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_pp0_stage16 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_pp0_stage17 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage18 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage19 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_pp0_stage20 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage21 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage22 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage23 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage24 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage25 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage26 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage27 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage28 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage29 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage3 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_pp0_stage30 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage31 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage32 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage33 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage34 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage35 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage36 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage37 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage38 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage39 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage4 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_pp0_stage40 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage41 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage42 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage43 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage44 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage45 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage46 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage47 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage48 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage49 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage5 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_pp0_stage50 = "122'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage51 = "122'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage52 = "122'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage53 = "122'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage54 = "122'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage55 = "122'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage56 = "122'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage57 = "122'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage58 = "122'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage59 = "122'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage6 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_pp0_stage60 = "122'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage61 = "122'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage62 = "122'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage63 = "122'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage64 = "122'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage65 = "122'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage66 = "122'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage67 = "122'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage68 = "122'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage69 = "122'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_pp0_stage70 = "122'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage71 = "122'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage72 = "122'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage73 = "122'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage74 = "122'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage75 = "122'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage76 = "122'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage77 = "122'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage78 = "122'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage79 = "122'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage8 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_pp0_stage80 = "122'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage81 = "122'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage82 = "122'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage83 = "122'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage84 = "122'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage85 = "122'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage86 = "122'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage87 = "122'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage88 = "122'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage89 = "122'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage9 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_pp0_stage90 = "122'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage91 = "122'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage92 = "122'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage93 = "122'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage94 = "122'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage95 = "122'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage96 = "122'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage97 = "122'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage98 = "122'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage99 = "122'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state1 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state123 = "122'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect inst
       (.a_address0(a_address0),
        .a_address1(a_address1),
        .a_ce0(a_ce0),
        .a_ce1(a_ce1),
        .a_q0(a_q0),
        .a_q1(a_q1),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .col_address0(col_address0),
        .col_address1(col_address1),
        .col_ce0(col_ce0),
        .col_ce1(col_ce1),
        .col_q0(col_q0),
        .col_q1(col_q1),
        .matrix_address0(matrix_address0),
        .matrix_address1(matrix_address1),
        .matrix_ce0(matrix_ce0),
        .matrix_ce1(matrix_ce1),
        .matrix_d0(matrix_d0),
        .matrix_d1(matrix_d1),
        .matrix_q0(matrix_q0),
        .matrix_q1(matrix_q1),
        .matrix_we0(matrix_we0),
        .matrix_we1(matrix_we1),
        .row_address0(row_address0),
        .row_address1(row_address1),
        .row_ce0(row_ce0),
        .row_ce1(row_ce1),
        .row_q0(row_q0),
        .row_q1(row_q1));
endmodule

(* ap_ST_fsm_pp0_stage0 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_pp0_stage1 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_pp0_stage10 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_pp0_stage100 = "122'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage101 = "122'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage102 = "122'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage103 = "122'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage104 = "122'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage105 = "122'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage106 = "122'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage107 = "122'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage108 = "122'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage109 = "122'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage11 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_pp0_stage110 = "122'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage111 = "122'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage112 = "122'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage113 = "122'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage114 = "122'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage115 = "122'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage116 = "122'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage117 = "122'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage118 = "122'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage119 = "122'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage12 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_pp0_stage13 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_pp0_stage14 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
(* ap_ST_fsm_pp0_stage15 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_pp0_stage16 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_pp0_stage17 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
(* ap_ST_fsm_pp0_stage18 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_pp0_stage19 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_pp0_stage2 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_pp0_stage20 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_pp0_stage21 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_pp0_stage22 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage23 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_pp0_stage24 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_pp0_stage25 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage26 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage27 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage28 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage29 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage3 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_pp0_stage30 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage31 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage32 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage33 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage34 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage35 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage36 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage37 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage38 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage39 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage4 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_pp0_stage40 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage41 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage42 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage43 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage44 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage45 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage46 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage47 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage48 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage49 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage5 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_pp0_stage50 = "122'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage51 = "122'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage52 = "122'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage53 = "122'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage54 = "122'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage55 = "122'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage56 = "122'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage57 = "122'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage58 = "122'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage59 = "122'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage6 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_pp0_stage60 = "122'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage61 = "122'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage62 = "122'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage63 = "122'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage64 = "122'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage65 = "122'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage66 = "122'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage67 = "122'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage68 = "122'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage69 = "122'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage7 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* ap_ST_fsm_pp0_stage70 = "122'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage71 = "122'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage72 = "122'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage73 = "122'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage74 = "122'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage75 = "122'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage76 = "122'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage77 = "122'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage78 = "122'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage79 = "122'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage8 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
(* ap_ST_fsm_pp0_stage80 = "122'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage81 = "122'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage82 = "122'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage83 = "122'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage84 = "122'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage85 = "122'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage86 = "122'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage87 = "122'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage88 = "122'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage89 = "122'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage9 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_pp0_stage90 = "122'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage91 = "122'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage92 = "122'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage93 = "122'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage94 = "122'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage95 = "122'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage96 = "122'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp0_stage97 = "122'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage98 = "122'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp0_stage99 = "122'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state1 = "122'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state123 = "122'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect
   (ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    matrix_address0,
    matrix_ce0,
    matrix_we0,
    matrix_d0,
    matrix_q0,
    matrix_address1,
    matrix_ce1,
    matrix_we1,
    matrix_d1,
    matrix_q1,
    row_address0,
    row_ce0,
    row_q0,
    row_address1,
    row_ce1,
    row_q1,
    col_address0,
    col_ce0,
    col_q0,
    col_address1,
    col_ce1,
    col_q1,
    a_address0,
    a_ce0,
    a_q0,
    a_address1,
    a_ce1,
    a_q1);
  input ap_clk;
  input ap_rst;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  output [8:0]matrix_address0;
  output matrix_ce0;
  output matrix_we0;
  output [31:0]matrix_d0;
  input [31:0]matrix_q0;
  output [8:0]matrix_address1;
  output matrix_ce1;
  output matrix_we1;
  output [31:0]matrix_d1;
  input [31:0]matrix_q1;
  output [8:0]row_address0;
  output row_ce0;
  input [31:0]row_q0;
  output [8:0]row_address1;
  output row_ce1;
  input [31:0]row_q1;
  output [8:0]col_address0;
  output col_ce0;
  input [31:0]col_q0;
  output [8:0]col_address1;
  output col_ce1;
  input [31:0]col_q1;
  output [8:0]a_address0;
  output a_ce0;
  input [31:0]a_q0;
  output [8:0]a_address1;
  output a_ce1;
  input [31:0]a_q1;

  wire \<const0> ;
  wire [4:1]\^a_address0 ;
  wire \a_address0[1]_INST_0_i_1_n_0 ;
  wire \a_address0[1]_INST_0_i_2_n_0 ;
  wire \a_address0[2]_INST_0_i_1_n_0 ;
  wire [4:0]\^a_address1 ;
  wire \a_address1[1]_INST_0_i_1_n_0 ;
  wire \a_address1[1]_INST_0_i_2_n_0 ;
  wire \a_address1[2]_INST_0_i_1_n_0 ;
  wire \a_address1[2]_INST_0_i_2_n_0 ;
  wire \a_address1[2]_INST_0_i_3_n_0 ;
  wire a_ce1_INST_0_i_1_n_0;
  wire a_ce1_INST_0_i_2_n_0;
  wire [31:17]a_load_11_reg_2091;
  wire a_load_11_reg_20910;
  wire [31:17]a_load_12_reg_2142;
  wire a_load_12_reg_21420;
  wire [31:17]a_load_13_reg_2153;
  wire [31:17]a_load_14_reg_2199;
  wire [31:17]a_load_15_reg_2215;
  wire [31:17]a_load_16_reg_2261;
  wire a_load_16_reg_22610;
  wire [31:17]a_load_17_reg_2277;
  wire [31:17]a_load_18_reg_2313;
  wire a_load_18_reg_23130;
  wire [31:17]a_load_19_reg_2329;
  wire [31:17]a_load_1_reg_1773;
  wire a_load_1_reg_17730;
  wire [31:17]a_load_2_reg_1832;
  wire [31:17]a_load_3_reg_1848;
  wire [31:17]a_load_4_reg_1894;
  wire a_load_4_reg_18940;
  wire [31:17]a_load_5_reg_1910;
  wire [31:17]a_load_6_reg_1956;
  wire a_load_6_reg_19560;
  wire [31:17]a_load_7_reg_1972;
  wire [31:17]a_load_8_reg_2018;
  wire a_load_8_reg_20180;
  wire [31:17]a_load_9_reg_2034;
  wire [31:0]a_q0;
  wire [31:0]a_q1;
  wire [8:2]add_ln102_11_fu_1209_p2;
  wire [6:0]add_ln102_11_reg_2127_reg;
  wire \add_ln102_13_reg_2189[6]_i_1_n_0 ;
  wire \add_ln102_13_reg_2189[7]_i_1_n_0 ;
  wire [8:2]add_ln102_1_fu_1044_p2;
  wire \add_ln102_1_reg_1822[8]_i_2_n_0 ;
  wire \add_ln102_1_reg_1822_reg_n_0_[2] ;
  wire \add_ln102_1_reg_1822_reg_n_0_[3] ;
  wire \add_ln102_1_reg_1822_reg_n_0_[4] ;
  wire \add_ln102_1_reg_1822_reg_n_0_[5] ;
  wire \add_ln102_1_reg_1822_reg_n_0_[6] ;
  wire \add_ln102_1_reg_1822_reg_n_0_[7] ;
  wire \add_ln102_1_reg_1822_reg_n_0_[8] ;
  wire [8:3]add_ln102_3_fu_1082_p2;
  wire \add_ln102_3_reg_1884[4]_i_1_n_0 ;
  wire \add_ln102_3_reg_1884[6]_i_1_n_0 ;
  wire \add_ln102_3_reg_1884[8]_i_2_n_0 ;
  wire \add_ln102_3_reg_1884_reg_n_0_[2] ;
  wire \add_ln102_3_reg_1884_reg_n_0_[3] ;
  wire \add_ln102_3_reg_1884_reg_n_0_[4] ;
  wire \add_ln102_3_reg_1884_reg_n_0_[5] ;
  wire \add_ln102_3_reg_1884_reg_n_0_[6] ;
  wire \add_ln102_3_reg_1884_reg_n_0_[7] ;
  wire \add_ln102_3_reg_1884_reg_n_0_[8] ;
  wire [6:0]add_ln102_5_reg_1946_reg;
  wire [8:3]add_ln102_7_fu_1142_p2;
  wire [6:0]add_ln102_7_reg_2008_reg;
  wire \add_ln102_9_reg_2070[4]_i_1_n_0 ;
  wire \add_ln102_9_reg_2070[6]_i_1_n_0 ;
  wire [6:0]add_ln102_9_reg_2070_reg;
  wire [8:1]add_ln102_fu_1004_p2;
  wire \add_ln102_reg_1752[4]_i_2_n_0 ;
  wire \add_ln102_reg_1752[5]_i_2_n_0 ;
  wire \add_ln102_reg_1752[6]_i_2_n_0 ;
  wire \add_ln102_reg_1752[7]_i_2_n_0 ;
  wire \add_ln102_reg_1752[8]_i_2_n_0 ;
  wire add_ln102_reg_1752_reg0;
  wire \ap_CS_fsm[121]_i_10_n_0 ;
  wire \ap_CS_fsm[121]_i_11_n_0 ;
  wire \ap_CS_fsm[121]_i_12_n_0 ;
  wire \ap_CS_fsm[121]_i_13_n_0 ;
  wire \ap_CS_fsm[121]_i_14_n_0 ;
  wire \ap_CS_fsm[121]_i_15_n_0 ;
  wire \ap_CS_fsm[121]_i_16_n_0 ;
  wire \ap_CS_fsm[121]_i_17_n_0 ;
  wire \ap_CS_fsm[121]_i_18_n_0 ;
  wire \ap_CS_fsm[121]_i_19_n_0 ;
  wire \ap_CS_fsm[121]_i_20_n_0 ;
  wire \ap_CS_fsm[121]_i_21_n_0 ;
  wire \ap_CS_fsm[121]_i_22_n_0 ;
  wire \ap_CS_fsm[121]_i_23_n_0 ;
  wire \ap_CS_fsm[121]_i_24_n_0 ;
  wire \ap_CS_fsm[121]_i_25_n_0 ;
  wire \ap_CS_fsm[121]_i_26_n_0 ;
  wire \ap_CS_fsm[121]_i_27_n_0 ;
  wire \ap_CS_fsm[121]_i_28_n_0 ;
  wire \ap_CS_fsm[121]_i_29_n_0 ;
  wire \ap_CS_fsm[121]_i_2_n_0 ;
  wire \ap_CS_fsm[121]_i_30_n_0 ;
  wire \ap_CS_fsm[121]_i_31_n_0 ;
  wire \ap_CS_fsm[121]_i_32_n_0 ;
  wire \ap_CS_fsm[121]_i_33_n_0 ;
  wire \ap_CS_fsm[121]_i_3_n_0 ;
  wire \ap_CS_fsm[121]_i_4_n_0 ;
  wire \ap_CS_fsm[121]_i_5_n_0 ;
  wire \ap_CS_fsm[121]_i_6_n_0 ;
  wire \ap_CS_fsm[121]_i_7_n_0 ;
  wire \ap_CS_fsm[121]_i_8_n_0 ;
  wire \ap_CS_fsm[121]_i_9_n_0 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage102;
  wire ap_CS_fsm_pp0_stage103;
  wire ap_CS_fsm_pp0_stage104;
  wire ap_CS_fsm_pp0_stage108;
  wire ap_CS_fsm_pp0_stage109;
  wire ap_CS_fsm_pp0_stage114;
  wire ap_CS_fsm_pp0_stage115;
  wire ap_CS_fsm_pp0_stage119;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage30;
  wire ap_CS_fsm_pp0_stage31;
  wire ap_CS_fsm_pp0_stage32;
  wire ap_CS_fsm_pp0_stage36;
  wire ap_CS_fsm_pp0_stage37;
  wire ap_CS_fsm_pp0_stage38;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage42;
  wire ap_CS_fsm_pp0_stage43;
  wire ap_CS_fsm_pp0_stage44;
  wire ap_CS_fsm_pp0_stage48;
  wire ap_CS_fsm_pp0_stage49;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage50;
  wire ap_CS_fsm_pp0_stage54;
  wire ap_CS_fsm_pp0_stage55;
  wire ap_CS_fsm_pp0_stage56;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage60;
  wire ap_CS_fsm_pp0_stage61;
  wire ap_CS_fsm_pp0_stage62;
  wire ap_CS_fsm_pp0_stage66;
  wire ap_CS_fsm_pp0_stage67;
  wire ap_CS_fsm_pp0_stage68;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage72;
  wire ap_CS_fsm_pp0_stage73;
  wire ap_CS_fsm_pp0_stage74;
  wire ap_CS_fsm_pp0_stage78;
  wire ap_CS_fsm_pp0_stage79;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage80;
  wire ap_CS_fsm_pp0_stage84;
  wire ap_CS_fsm_pp0_stage85;
  wire ap_CS_fsm_pp0_stage86;
  wire ap_CS_fsm_pp0_stage9;
  wire ap_CS_fsm_pp0_stage90;
  wire ap_CS_fsm_pp0_stage91;
  wire ap_CS_fsm_pp0_stage92;
  wire ap_CS_fsm_pp0_stage96;
  wire ap_CS_fsm_pp0_stage97;
  wire ap_CS_fsm_pp0_stage98;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[100] ;
  wire \ap_CS_fsm_reg_n_0_[101] ;
  wire \ap_CS_fsm_reg_n_0_[102] ;
  wire \ap_CS_fsm_reg_n_0_[106] ;
  wire \ap_CS_fsm_reg_n_0_[107] ;
  wire \ap_CS_fsm_reg_n_0_[108] ;
  wire \ap_CS_fsm_reg_n_0_[111] ;
  wire \ap_CS_fsm_reg_n_0_[112] ;
  wire \ap_CS_fsm_reg_n_0_[113] ;
  wire \ap_CS_fsm_reg_n_0_[114] ;
  wire \ap_CS_fsm_reg_n_0_[117] ;
  wire \ap_CS_fsm_reg_n_0_[118] ;
  wire \ap_CS_fsm_reg_n_0_[119] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[22] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[24] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[34] ;
  wire \ap_CS_fsm_reg_n_0_[35] ;
  wire \ap_CS_fsm_reg_n_0_[36] ;
  wire \ap_CS_fsm_reg_n_0_[40] ;
  wire \ap_CS_fsm_reg_n_0_[41] ;
  wire \ap_CS_fsm_reg_n_0_[42] ;
  wire \ap_CS_fsm_reg_n_0_[46] ;
  wire \ap_CS_fsm_reg_n_0_[47] ;
  wire \ap_CS_fsm_reg_n_0_[48] ;
  wire \ap_CS_fsm_reg_n_0_[52] ;
  wire \ap_CS_fsm_reg_n_0_[53] ;
  wire \ap_CS_fsm_reg_n_0_[54] ;
  wire \ap_CS_fsm_reg_n_0_[58] ;
  wire \ap_CS_fsm_reg_n_0_[59] ;
  wire \ap_CS_fsm_reg_n_0_[60] ;
  wire \ap_CS_fsm_reg_n_0_[64] ;
  wire \ap_CS_fsm_reg_n_0_[65] ;
  wire \ap_CS_fsm_reg_n_0_[66] ;
  wire \ap_CS_fsm_reg_n_0_[70] ;
  wire \ap_CS_fsm_reg_n_0_[71] ;
  wire \ap_CS_fsm_reg_n_0_[72] ;
  wire \ap_CS_fsm_reg_n_0_[76] ;
  wire \ap_CS_fsm_reg_n_0_[77] ;
  wire \ap_CS_fsm_reg_n_0_[78] ;
  wire \ap_CS_fsm_reg_n_0_[82] ;
  wire \ap_CS_fsm_reg_n_0_[83] ;
  wire \ap_CS_fsm_reg_n_0_[84] ;
  wire \ap_CS_fsm_reg_n_0_[88] ;
  wire \ap_CS_fsm_reg_n_0_[89] ;
  wire \ap_CS_fsm_reg_n_0_[90] ;
  wire \ap_CS_fsm_reg_n_0_[94] ;
  wire \ap_CS_fsm_reg_n_0_[95] ;
  wire \ap_CS_fsm_reg_n_0_[96] ;
  wire [121:0]ap_NS_fsm;
  wire ap_NS_fsm124_out;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_idle;
  wire ap_rst;
  wire ap_start;
  wire [8:1]\^col_address0 ;
  wire \col_address0[0]_INST_0_i_1_n_0 ;
  wire \col_address0[1]_INST_0_i_1_n_0 ;
  wire \col_address0[1]_INST_0_i_2_n_0 ;
  wire \col_address0[2]_INST_0_i_1_n_0 ;
  wire \col_address0[2]_INST_0_i_2_n_0 ;
  wire \col_address0[2]_INST_0_i_3_n_0 ;
  wire \col_address0[2]_INST_0_i_4_n_0 ;
  wire \col_address0[3]_INST_0_i_1_n_0 ;
  wire \col_address0[3]_INST_0_i_2_n_0 ;
  wire \col_address0[3]_INST_0_i_3_n_0 ;
  wire \col_address0[3]_INST_0_i_4_n_0 ;
  wire \col_address0[4]_INST_0_i_1_n_0 ;
  wire \col_address0[4]_INST_0_i_2_n_0 ;
  wire \col_address0[4]_INST_0_i_3_n_0 ;
  wire \col_address0[4]_INST_0_i_4_n_0 ;
  wire \col_address0[5]_INST_0_i_1_n_0 ;
  wire \col_address0[5]_INST_0_i_2_n_0 ;
  wire \col_address0[5]_INST_0_i_3_n_0 ;
  wire \col_address0[5]_INST_0_i_4_n_0 ;
  wire \col_address0[6]_INST_0_i_1_n_0 ;
  wire \col_address0[6]_INST_0_i_2_n_0 ;
  wire \col_address0[6]_INST_0_i_3_n_0 ;
  wire \col_address0[6]_INST_0_i_4_n_0 ;
  wire \col_address0[7]_INST_0_i_1_n_0 ;
  wire \col_address0[7]_INST_0_i_2_n_0 ;
  wire \col_address0[7]_INST_0_i_3_n_0 ;
  wire \col_address0[7]_INST_0_i_4_n_0 ;
  wire \col_address0[8]_INST_0_i_1_n_0 ;
  wire \col_address0[8]_INST_0_i_2_n_0 ;
  wire \col_address0[8]_INST_0_i_3_n_0 ;
  wire \col_address0[8]_INST_0_i_4_n_0 ;
  wire \col_address0[8]_INST_0_i_5_n_0 ;
  wire \col_address0[8]_INST_0_i_6_n_0 ;
  wire [8:0]col_address1;
  wire \col_address1[1]_INST_0_i_1_n_0 ;
  wire \col_address1[2]_INST_0_i_1_n_0 ;
  wire \col_address1[3]_INST_0_i_1_n_0 ;
  wire \col_address1[4]_INST_0_i_1_n_0 ;
  wire \col_address1[5]_INST_0_i_1_n_0 ;
  wire \col_address1[6]_INST_0_i_1_n_0 ;
  wire \col_address1[7]_INST_0_i_1_n_0 ;
  wire \col_address1[8]_INST_0_i_1_n_0 ;
  wire [8:0]col_load_10_reg_2080;
  wire [8:0]col_load_11_reg_2096;
  wire [8:0]col_load_13_reg_2158;
  wire [8:0]col_load_14_reg_2204;
  wire [8:0]col_load_15_reg_2220;
  wire [8:0]col_load_16_reg_2266;
  wire [8:0]col_load_17_reg_2282;
  wire [8:0]col_load_18_reg_2318;
  wire [8:0]col_load_19_reg_2334;
  wire [8:0]col_load_2_reg_1837;
  wire [8:0]col_load_3_reg_1853;
  wire [8:0]col_load_4_reg_1899;
  wire [8:0]col_load_5_reg_1915;
  wire [8:0]col_load_6_reg_1961;
  wire [8:0]col_load_7_reg_1977;
  wire [8:0]col_load_8_reg_2023;
  wire [8:0]col_load_9_reg_2039;
  wire [31:0]col_q0;
  wire [31:0]col_q1;
  wire [8:2]data0;
  wire [8:2]data1;
  wire [8:1]data8__0;
  wire [8:2]data9;
  wire [1:1]data9__0;
  wire \icmp_ln97_reg_1728[0]_i_1_n_0 ;
  wire \icmp_ln97_reg_1728_reg_n_0_[0] ;
  wire k_0_reg_945;
  wire \k_0_reg_945[4]_i_2_n_0 ;
  wire \k_0_reg_945_reg_n_0_[0] ;
  wire \k_0_reg_945_reg_n_0_[1] ;
  wire \k_0_reg_945_reg_n_0_[2] ;
  wire \k_0_reg_945_reg_n_0_[3] ;
  wire \k_0_reg_945_reg_n_0_[4] ;
  wire [4:0]k_fu_1615_p2;
  wire [4:0]k_reg_2440;
  wire k_reg_24400;
  wire [31:0]\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0 ;
  wire [31:0]\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_0 ;
  wire [31:0]\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_1 ;
  wire [31:0]\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_10 ;
  wire [31:0]\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_2 ;
  wire [31:0]\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_3 ;
  wire [31:0]\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_4 ;
  wire [31:0]\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_5 ;
  wire [31:0]\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_6 ;
  wire [31:0]\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_7 ;
  wire [31:0]\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_8 ;
  wire [31:0]\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_9 ;
  wire loop_imperfect_mubkb_U11_n_0;
  wire loop_imperfect_mubkb_U11_n_1;
  wire loop_imperfect_mubkb_U11_n_10;
  wire loop_imperfect_mubkb_U11_n_11;
  wire loop_imperfect_mubkb_U11_n_12;
  wire loop_imperfect_mubkb_U11_n_13;
  wire loop_imperfect_mubkb_U11_n_14;
  wire loop_imperfect_mubkb_U11_n_15;
  wire loop_imperfect_mubkb_U11_n_16;
  wire loop_imperfect_mubkb_U11_n_17;
  wire loop_imperfect_mubkb_U11_n_18;
  wire loop_imperfect_mubkb_U11_n_19;
  wire loop_imperfect_mubkb_U11_n_2;
  wire loop_imperfect_mubkb_U11_n_20;
  wire loop_imperfect_mubkb_U11_n_21;
  wire loop_imperfect_mubkb_U11_n_22;
  wire loop_imperfect_mubkb_U11_n_23;
  wire loop_imperfect_mubkb_U11_n_24;
  wire loop_imperfect_mubkb_U11_n_25;
  wire loop_imperfect_mubkb_U11_n_26;
  wire loop_imperfect_mubkb_U11_n_27;
  wire loop_imperfect_mubkb_U11_n_28;
  wire loop_imperfect_mubkb_U11_n_29;
  wire loop_imperfect_mubkb_U11_n_3;
  wire loop_imperfect_mubkb_U11_n_30;
  wire loop_imperfect_mubkb_U11_n_31;
  wire loop_imperfect_mubkb_U11_n_4;
  wire loop_imperfect_mubkb_U11_n_5;
  wire loop_imperfect_mubkb_U11_n_6;
  wire loop_imperfect_mubkb_U11_n_7;
  wire loop_imperfect_mubkb_U11_n_8;
  wire loop_imperfect_mubkb_U11_n_9;
  wire loop_imperfect_mubkb_U17_n_1;
  wire loop_imperfect_mubkb_U17_n_10;
  wire loop_imperfect_mubkb_U17_n_11;
  wire loop_imperfect_mubkb_U17_n_12;
  wire loop_imperfect_mubkb_U17_n_13;
  wire loop_imperfect_mubkb_U17_n_14;
  wire loop_imperfect_mubkb_U17_n_15;
  wire loop_imperfect_mubkb_U17_n_16;
  wire loop_imperfect_mubkb_U17_n_17;
  wire loop_imperfect_mubkb_U17_n_18;
  wire loop_imperfect_mubkb_U17_n_19;
  wire loop_imperfect_mubkb_U17_n_2;
  wire loop_imperfect_mubkb_U17_n_20;
  wire loop_imperfect_mubkb_U17_n_21;
  wire loop_imperfect_mubkb_U17_n_22;
  wire loop_imperfect_mubkb_U17_n_23;
  wire loop_imperfect_mubkb_U17_n_24;
  wire loop_imperfect_mubkb_U17_n_25;
  wire loop_imperfect_mubkb_U17_n_26;
  wire loop_imperfect_mubkb_U17_n_27;
  wire loop_imperfect_mubkb_U17_n_28;
  wire loop_imperfect_mubkb_U17_n_29;
  wire loop_imperfect_mubkb_U17_n_3;
  wire loop_imperfect_mubkb_U17_n_30;
  wire loop_imperfect_mubkb_U17_n_31;
  wire loop_imperfect_mubkb_U17_n_32;
  wire loop_imperfect_mubkb_U17_n_4;
  wire loop_imperfect_mubkb_U17_n_5;
  wire loop_imperfect_mubkb_U17_n_6;
  wire loop_imperfect_mubkb_U17_n_7;
  wire loop_imperfect_mubkb_U17_n_8;
  wire loop_imperfect_mubkb_U17_n_9;
  wire loop_imperfect_mubkb_U18_n_0;
  wire loop_imperfect_mubkb_U18_n_1;
  wire loop_imperfect_mubkb_U18_n_10;
  wire loop_imperfect_mubkb_U18_n_11;
  wire loop_imperfect_mubkb_U18_n_12;
  wire loop_imperfect_mubkb_U18_n_13;
  wire loop_imperfect_mubkb_U18_n_14;
  wire loop_imperfect_mubkb_U18_n_15;
  wire loop_imperfect_mubkb_U18_n_16;
  wire loop_imperfect_mubkb_U18_n_17;
  wire loop_imperfect_mubkb_U18_n_18;
  wire loop_imperfect_mubkb_U18_n_19;
  wire loop_imperfect_mubkb_U18_n_2;
  wire loop_imperfect_mubkb_U18_n_20;
  wire loop_imperfect_mubkb_U18_n_21;
  wire loop_imperfect_mubkb_U18_n_22;
  wire loop_imperfect_mubkb_U18_n_23;
  wire loop_imperfect_mubkb_U18_n_24;
  wire loop_imperfect_mubkb_U18_n_25;
  wire loop_imperfect_mubkb_U18_n_26;
  wire loop_imperfect_mubkb_U18_n_27;
  wire loop_imperfect_mubkb_U18_n_28;
  wire loop_imperfect_mubkb_U18_n_29;
  wire loop_imperfect_mubkb_U18_n_3;
  wire loop_imperfect_mubkb_U18_n_30;
  wire loop_imperfect_mubkb_U18_n_31;
  wire loop_imperfect_mubkb_U18_n_4;
  wire loop_imperfect_mubkb_U18_n_5;
  wire loop_imperfect_mubkb_U18_n_6;
  wire loop_imperfect_mubkb_U18_n_7;
  wire loop_imperfect_mubkb_U18_n_8;
  wire loop_imperfect_mubkb_U18_n_9;
  wire loop_imperfect_mubkb_U3_n_1;
  wire loop_imperfect_mubkb_U3_n_10;
  wire loop_imperfect_mubkb_U3_n_11;
  wire loop_imperfect_mubkb_U3_n_12;
  wire loop_imperfect_mubkb_U3_n_13;
  wire loop_imperfect_mubkb_U3_n_14;
  wire loop_imperfect_mubkb_U3_n_15;
  wire loop_imperfect_mubkb_U3_n_16;
  wire loop_imperfect_mubkb_U3_n_17;
  wire loop_imperfect_mubkb_U3_n_18;
  wire loop_imperfect_mubkb_U3_n_19;
  wire loop_imperfect_mubkb_U3_n_2;
  wire loop_imperfect_mubkb_U3_n_20;
  wire loop_imperfect_mubkb_U3_n_21;
  wire loop_imperfect_mubkb_U3_n_22;
  wire loop_imperfect_mubkb_U3_n_23;
  wire loop_imperfect_mubkb_U3_n_24;
  wire loop_imperfect_mubkb_U3_n_25;
  wire loop_imperfect_mubkb_U3_n_26;
  wire loop_imperfect_mubkb_U3_n_27;
  wire loop_imperfect_mubkb_U3_n_28;
  wire loop_imperfect_mubkb_U3_n_29;
  wire loop_imperfect_mubkb_U3_n_3;
  wire loop_imperfect_mubkb_U3_n_30;
  wire loop_imperfect_mubkb_U3_n_31;
  wire loop_imperfect_mubkb_U3_n_32;
  wire loop_imperfect_mubkb_U3_n_4;
  wire loop_imperfect_mubkb_U3_n_5;
  wire loop_imperfect_mubkb_U3_n_6;
  wire loop_imperfect_mubkb_U3_n_7;
  wire loop_imperfect_mubkb_U3_n_8;
  wire loop_imperfect_mubkb_U3_n_9;
  wire loop_imperfect_mubkb_U4_n_0;
  wire loop_imperfect_mubkb_U4_n_1;
  wire loop_imperfect_mubkb_U4_n_10;
  wire loop_imperfect_mubkb_U4_n_11;
  wire loop_imperfect_mubkb_U4_n_12;
  wire loop_imperfect_mubkb_U4_n_13;
  wire loop_imperfect_mubkb_U4_n_14;
  wire loop_imperfect_mubkb_U4_n_15;
  wire loop_imperfect_mubkb_U4_n_16;
  wire loop_imperfect_mubkb_U4_n_17;
  wire loop_imperfect_mubkb_U4_n_18;
  wire loop_imperfect_mubkb_U4_n_19;
  wire loop_imperfect_mubkb_U4_n_2;
  wire loop_imperfect_mubkb_U4_n_20;
  wire loop_imperfect_mubkb_U4_n_21;
  wire loop_imperfect_mubkb_U4_n_22;
  wire loop_imperfect_mubkb_U4_n_23;
  wire loop_imperfect_mubkb_U4_n_24;
  wire loop_imperfect_mubkb_U4_n_25;
  wire loop_imperfect_mubkb_U4_n_26;
  wire loop_imperfect_mubkb_U4_n_27;
  wire loop_imperfect_mubkb_U4_n_28;
  wire loop_imperfect_mubkb_U4_n_29;
  wire loop_imperfect_mubkb_U4_n_3;
  wire loop_imperfect_mubkb_U4_n_30;
  wire loop_imperfect_mubkb_U4_n_31;
  wire loop_imperfect_mubkb_U4_n_4;
  wire loop_imperfect_mubkb_U4_n_5;
  wire loop_imperfect_mubkb_U4_n_6;
  wire loop_imperfect_mubkb_U4_n_7;
  wire loop_imperfect_mubkb_U4_n_8;
  wire loop_imperfect_mubkb_U4_n_9;
  wire loop_imperfect_mubkb_U8_n_0;
  wire loop_imperfect_mubkb_U8_n_1;
  wire loop_imperfect_mubkb_U8_n_10;
  wire loop_imperfect_mubkb_U8_n_11;
  wire loop_imperfect_mubkb_U8_n_12;
  wire loop_imperfect_mubkb_U8_n_13;
  wire loop_imperfect_mubkb_U8_n_14;
  wire loop_imperfect_mubkb_U8_n_15;
  wire loop_imperfect_mubkb_U8_n_16;
  wire loop_imperfect_mubkb_U8_n_17;
  wire loop_imperfect_mubkb_U8_n_18;
  wire loop_imperfect_mubkb_U8_n_19;
  wire loop_imperfect_mubkb_U8_n_2;
  wire loop_imperfect_mubkb_U8_n_20;
  wire loop_imperfect_mubkb_U8_n_21;
  wire loop_imperfect_mubkb_U8_n_22;
  wire loop_imperfect_mubkb_U8_n_23;
  wire loop_imperfect_mubkb_U8_n_24;
  wire loop_imperfect_mubkb_U8_n_25;
  wire loop_imperfect_mubkb_U8_n_26;
  wire loop_imperfect_mubkb_U8_n_27;
  wire loop_imperfect_mubkb_U8_n_28;
  wire loop_imperfect_mubkb_U8_n_29;
  wire loop_imperfect_mubkb_U8_n_3;
  wire loop_imperfect_mubkb_U8_n_30;
  wire loop_imperfect_mubkb_U8_n_31;
  wire loop_imperfect_mubkb_U8_n_4;
  wire loop_imperfect_mubkb_U8_n_5;
  wire loop_imperfect_mubkb_U8_n_6;
  wire loop_imperfect_mubkb_U8_n_7;
  wire loop_imperfect_mubkb_U8_n_8;
  wire loop_imperfect_mubkb_U8_n_9;
  wire [8:0]matrix_addr_11_reg_1920;
  wire \matrix_addr_11_reg_1920[8]_i_1_n_0 ;
  wire [8:0]matrix_addr_13_reg_1966;
  wire [8:0]matrix_addr_15_reg_1982;
  wire \matrix_addr_15_reg_1982[8]_i_1_n_0 ;
  wire [8:0]matrix_addr_17_reg_2028;
  wire [8:0]matrix_addr_19_reg_2044;
  wire \matrix_addr_19_reg_2044[8]_i_1_n_0 ;
  wire [8:0]matrix_addr_1_reg_1768;
  wire [8:0]matrix_addr_21_reg_2085;
  wire [8:0]matrix_addr_23_reg_2101;
  wire \matrix_addr_23_reg_2101[8]_i_1_n_0 ;
  wire [8:0]matrix_addr_25_reg_2147;
  wire [8:0]matrix_addr_27_reg_2163;
  wire \matrix_addr_27_reg_2163[8]_i_1_n_0 ;
  wire [8:0]matrix_addr_29_reg_2209;
  wire [8:0]matrix_addr_31_reg_2225;
  wire \matrix_addr_31_reg_2225[8]_i_1_n_0 ;
  wire [8:0]matrix_addr_33_reg_2271;
  wire [8:0]matrix_addr_35_reg_2287;
  wire \matrix_addr_35_reg_2287[8]_i_1_n_0 ;
  wire [8:0]matrix_addr_37_reg_2323;
  wire [8:0]matrix_addr_39_reg_2339;
  wire \matrix_addr_39_reg_2339[8]_i_1_n_0 ;
  wire [8:0]matrix_addr_3_reg_1778;
  wire [8:0]matrix_addr_5_reg_1842;
  wire [8:0]matrix_addr_7_reg_1858;
  wire \matrix_addr_7_reg_1858[8]_i_1_n_0 ;
  wire [8:0]matrix_addr_9_reg_1904;
  wire [8:0]matrix_address0;
  wire matrix_address01;
  wire matrix_address0147_out;
  wire matrix_address0148_out;
  wire matrix_address0149_out;
  wire matrix_address0150_out;
  wire matrix_address0151_out;
  wire matrix_address0152_out;
  wire matrix_address0153_out;
  wire matrix_address0154_out;
  wire matrix_address0155_out;
  wire matrix_address0156_out;
  wire matrix_address0157_out;
  wire matrix_address0158_out;
  wire matrix_address0159_out;
  wire matrix_address0160_out;
  wire matrix_address0161_out;
  wire matrix_address0162_out;
  wire matrix_address0163_out;
  wire matrix_address0164_out;
  wire matrix_address0165_out;
  wire matrix_address0166_out;
  wire matrix_address0167_out;
  wire matrix_address0168_out;
  wire matrix_address0169_out;
  wire matrix_address0170_out;
  wire matrix_address0171_out;
  wire matrix_address0172_out;
  wire matrix_address0173_out;
  wire \matrix_address0[0]_INST_0_i_10_n_0 ;
  wire \matrix_address0[0]_INST_0_i_11_n_0 ;
  wire \matrix_address0[0]_INST_0_i_12_n_0 ;
  wire \matrix_address0[0]_INST_0_i_13_n_0 ;
  wire \matrix_address0[0]_INST_0_i_1_n_0 ;
  wire \matrix_address0[0]_INST_0_i_2_n_0 ;
  wire \matrix_address0[0]_INST_0_i_3_n_0 ;
  wire \matrix_address0[0]_INST_0_i_4_n_0 ;
  wire \matrix_address0[0]_INST_0_i_5_n_0 ;
  wire \matrix_address0[0]_INST_0_i_6_n_0 ;
  wire \matrix_address0[0]_INST_0_i_7_n_0 ;
  wire \matrix_address0[0]_INST_0_i_8_n_0 ;
  wire \matrix_address0[0]_INST_0_i_9_n_0 ;
  wire \matrix_address0[1]_INST_0_i_10_n_0 ;
  wire \matrix_address0[1]_INST_0_i_11_n_0 ;
  wire \matrix_address0[1]_INST_0_i_12_n_0 ;
  wire \matrix_address0[1]_INST_0_i_13_n_0 ;
  wire \matrix_address0[1]_INST_0_i_1_n_0 ;
  wire \matrix_address0[1]_INST_0_i_2_n_0 ;
  wire \matrix_address0[1]_INST_0_i_3_n_0 ;
  wire \matrix_address0[1]_INST_0_i_4_n_0 ;
  wire \matrix_address0[1]_INST_0_i_5_n_0 ;
  wire \matrix_address0[1]_INST_0_i_6_n_0 ;
  wire \matrix_address0[1]_INST_0_i_7_n_0 ;
  wire \matrix_address0[1]_INST_0_i_8_n_0 ;
  wire \matrix_address0[1]_INST_0_i_9_n_0 ;
  wire \matrix_address0[2]_INST_0_i_10_n_0 ;
  wire \matrix_address0[2]_INST_0_i_11_n_0 ;
  wire \matrix_address0[2]_INST_0_i_12_n_0 ;
  wire \matrix_address0[2]_INST_0_i_13_n_0 ;
  wire \matrix_address0[2]_INST_0_i_1_n_0 ;
  wire \matrix_address0[2]_INST_0_i_2_n_0 ;
  wire \matrix_address0[2]_INST_0_i_3_n_0 ;
  wire \matrix_address0[2]_INST_0_i_4_n_0 ;
  wire \matrix_address0[2]_INST_0_i_5_n_0 ;
  wire \matrix_address0[2]_INST_0_i_6_n_0 ;
  wire \matrix_address0[2]_INST_0_i_7_n_0 ;
  wire \matrix_address0[2]_INST_0_i_8_n_0 ;
  wire \matrix_address0[2]_INST_0_i_9_n_0 ;
  wire \matrix_address0[3]_INST_0_i_10_n_0 ;
  wire \matrix_address0[3]_INST_0_i_11_n_0 ;
  wire \matrix_address0[3]_INST_0_i_12_n_0 ;
  wire \matrix_address0[3]_INST_0_i_13_n_0 ;
  wire \matrix_address0[3]_INST_0_i_1_n_0 ;
  wire \matrix_address0[3]_INST_0_i_2_n_0 ;
  wire \matrix_address0[3]_INST_0_i_3_n_0 ;
  wire \matrix_address0[3]_INST_0_i_4_n_0 ;
  wire \matrix_address0[3]_INST_0_i_5_n_0 ;
  wire \matrix_address0[3]_INST_0_i_6_n_0 ;
  wire \matrix_address0[3]_INST_0_i_7_n_0 ;
  wire \matrix_address0[3]_INST_0_i_8_n_0 ;
  wire \matrix_address0[3]_INST_0_i_9_n_0 ;
  wire \matrix_address0[4]_INST_0_i_10_n_0 ;
  wire \matrix_address0[4]_INST_0_i_11_n_0 ;
  wire \matrix_address0[4]_INST_0_i_12_n_0 ;
  wire \matrix_address0[4]_INST_0_i_13_n_0 ;
  wire \matrix_address0[4]_INST_0_i_1_n_0 ;
  wire \matrix_address0[4]_INST_0_i_2_n_0 ;
  wire \matrix_address0[4]_INST_0_i_3_n_0 ;
  wire \matrix_address0[4]_INST_0_i_4_n_0 ;
  wire \matrix_address0[4]_INST_0_i_5_n_0 ;
  wire \matrix_address0[4]_INST_0_i_6_n_0 ;
  wire \matrix_address0[4]_INST_0_i_7_n_0 ;
  wire \matrix_address0[4]_INST_0_i_8_n_0 ;
  wire \matrix_address0[4]_INST_0_i_9_n_0 ;
  wire \matrix_address0[5]_INST_0_i_10_n_0 ;
  wire \matrix_address0[5]_INST_0_i_11_n_0 ;
  wire \matrix_address0[5]_INST_0_i_12_n_0 ;
  wire \matrix_address0[5]_INST_0_i_13_n_0 ;
  wire \matrix_address0[5]_INST_0_i_1_n_0 ;
  wire \matrix_address0[5]_INST_0_i_2_n_0 ;
  wire \matrix_address0[5]_INST_0_i_3_n_0 ;
  wire \matrix_address0[5]_INST_0_i_4_n_0 ;
  wire \matrix_address0[5]_INST_0_i_5_n_0 ;
  wire \matrix_address0[5]_INST_0_i_6_n_0 ;
  wire \matrix_address0[5]_INST_0_i_7_n_0 ;
  wire \matrix_address0[5]_INST_0_i_8_n_0 ;
  wire \matrix_address0[5]_INST_0_i_9_n_0 ;
  wire \matrix_address0[6]_INST_0_i_10_n_0 ;
  wire \matrix_address0[6]_INST_0_i_11_n_0 ;
  wire \matrix_address0[6]_INST_0_i_12_n_0 ;
  wire \matrix_address0[6]_INST_0_i_13_n_0 ;
  wire \matrix_address0[6]_INST_0_i_1_n_0 ;
  wire \matrix_address0[6]_INST_0_i_2_n_0 ;
  wire \matrix_address0[6]_INST_0_i_3_n_0 ;
  wire \matrix_address0[6]_INST_0_i_4_n_0 ;
  wire \matrix_address0[6]_INST_0_i_5_n_0 ;
  wire \matrix_address0[6]_INST_0_i_6_n_0 ;
  wire \matrix_address0[6]_INST_0_i_7_n_0 ;
  wire \matrix_address0[6]_INST_0_i_8_n_0 ;
  wire \matrix_address0[6]_INST_0_i_9_n_0 ;
  wire \matrix_address0[7]_INST_0_i_10_n_0 ;
  wire \matrix_address0[7]_INST_0_i_11_n_0 ;
  wire \matrix_address0[7]_INST_0_i_12_n_0 ;
  wire \matrix_address0[7]_INST_0_i_13_n_0 ;
  wire \matrix_address0[7]_INST_0_i_1_n_0 ;
  wire \matrix_address0[7]_INST_0_i_2_n_0 ;
  wire \matrix_address0[7]_INST_0_i_3_n_0 ;
  wire \matrix_address0[7]_INST_0_i_4_n_0 ;
  wire \matrix_address0[7]_INST_0_i_5_n_0 ;
  wire \matrix_address0[7]_INST_0_i_6_n_0 ;
  wire \matrix_address0[7]_INST_0_i_7_n_0 ;
  wire \matrix_address0[7]_INST_0_i_8_n_0 ;
  wire \matrix_address0[7]_INST_0_i_9_n_0 ;
  wire \matrix_address0[8]_INST_0_i_10_n_0 ;
  wire \matrix_address0[8]_INST_0_i_11_n_0 ;
  wire \matrix_address0[8]_INST_0_i_12_n_0 ;
  wire \matrix_address0[8]_INST_0_i_13_n_0 ;
  wire \matrix_address0[8]_INST_0_i_14_n_0 ;
  wire \matrix_address0[8]_INST_0_i_15_n_0 ;
  wire \matrix_address0[8]_INST_0_i_16_n_0 ;
  wire \matrix_address0[8]_INST_0_i_17_n_0 ;
  wire \matrix_address0[8]_INST_0_i_18_n_0 ;
  wire \matrix_address0[8]_INST_0_i_19_n_0 ;
  wire \matrix_address0[8]_INST_0_i_1_n_0 ;
  wire \matrix_address0[8]_INST_0_i_20_n_0 ;
  wire \matrix_address0[8]_INST_0_i_21_n_0 ;
  wire \matrix_address0[8]_INST_0_i_22_n_0 ;
  wire \matrix_address0[8]_INST_0_i_2_n_0 ;
  wire \matrix_address0[8]_INST_0_i_3_n_0 ;
  wire \matrix_address0[8]_INST_0_i_4_n_0 ;
  wire \matrix_address0[8]_INST_0_i_5_n_0 ;
  wire \matrix_address0[8]_INST_0_i_6_n_0 ;
  wire \matrix_address0[8]_INST_0_i_7_n_0 ;
  wire \matrix_address0[8]_INST_0_i_8_n_0 ;
  wire \matrix_address0[8]_INST_0_i_9_n_0 ;
  wire [8:0]matrix_address1;
  wire \matrix_address1[0]_INST_0_i_10_n_0 ;
  wire \matrix_address1[0]_INST_0_i_11_n_0 ;
  wire \matrix_address1[0]_INST_0_i_12_n_0 ;
  wire \matrix_address1[0]_INST_0_i_13_n_0 ;
  wire \matrix_address1[0]_INST_0_i_1_n_0 ;
  wire \matrix_address1[0]_INST_0_i_2_n_0 ;
  wire \matrix_address1[0]_INST_0_i_3_n_0 ;
  wire \matrix_address1[0]_INST_0_i_4_n_0 ;
  wire \matrix_address1[0]_INST_0_i_5_n_0 ;
  wire \matrix_address1[0]_INST_0_i_6_n_0 ;
  wire \matrix_address1[0]_INST_0_i_7_n_0 ;
  wire \matrix_address1[0]_INST_0_i_8_n_0 ;
  wire \matrix_address1[0]_INST_0_i_9_n_0 ;
  wire \matrix_address1[1]_INST_0_i_10_n_0 ;
  wire \matrix_address1[1]_INST_0_i_11_n_0 ;
  wire \matrix_address1[1]_INST_0_i_12_n_0 ;
  wire \matrix_address1[1]_INST_0_i_13_n_0 ;
  wire \matrix_address1[1]_INST_0_i_1_n_0 ;
  wire \matrix_address1[1]_INST_0_i_2_n_0 ;
  wire \matrix_address1[1]_INST_0_i_3_n_0 ;
  wire \matrix_address1[1]_INST_0_i_4_n_0 ;
  wire \matrix_address1[1]_INST_0_i_5_n_0 ;
  wire \matrix_address1[1]_INST_0_i_6_n_0 ;
  wire \matrix_address1[1]_INST_0_i_7_n_0 ;
  wire \matrix_address1[1]_INST_0_i_8_n_0 ;
  wire \matrix_address1[1]_INST_0_i_9_n_0 ;
  wire \matrix_address1[2]_INST_0_i_10_n_0 ;
  wire \matrix_address1[2]_INST_0_i_11_n_0 ;
  wire \matrix_address1[2]_INST_0_i_12_n_0 ;
  wire \matrix_address1[2]_INST_0_i_13_n_0 ;
  wire \matrix_address1[2]_INST_0_i_1_n_0 ;
  wire \matrix_address1[2]_INST_0_i_2_n_0 ;
  wire \matrix_address1[2]_INST_0_i_3_n_0 ;
  wire \matrix_address1[2]_INST_0_i_4_n_0 ;
  wire \matrix_address1[2]_INST_0_i_5_n_0 ;
  wire \matrix_address1[2]_INST_0_i_6_n_0 ;
  wire \matrix_address1[2]_INST_0_i_7_n_0 ;
  wire \matrix_address1[2]_INST_0_i_8_n_0 ;
  wire \matrix_address1[2]_INST_0_i_9_n_0 ;
  wire \matrix_address1[3]_INST_0_i_10_n_0 ;
  wire \matrix_address1[3]_INST_0_i_11_n_0 ;
  wire \matrix_address1[3]_INST_0_i_12_n_0 ;
  wire \matrix_address1[3]_INST_0_i_13_n_0 ;
  wire \matrix_address1[3]_INST_0_i_1_n_0 ;
  wire \matrix_address1[3]_INST_0_i_2_n_0 ;
  wire \matrix_address1[3]_INST_0_i_3_n_0 ;
  wire \matrix_address1[3]_INST_0_i_4_n_0 ;
  wire \matrix_address1[3]_INST_0_i_5_n_0 ;
  wire \matrix_address1[3]_INST_0_i_6_n_0 ;
  wire \matrix_address1[3]_INST_0_i_7_n_0 ;
  wire \matrix_address1[3]_INST_0_i_8_n_0 ;
  wire \matrix_address1[3]_INST_0_i_9_n_0 ;
  wire \matrix_address1[4]_INST_0_i_10_n_0 ;
  wire \matrix_address1[4]_INST_0_i_11_n_0 ;
  wire \matrix_address1[4]_INST_0_i_12_n_0 ;
  wire \matrix_address1[4]_INST_0_i_13_n_0 ;
  wire \matrix_address1[4]_INST_0_i_1_n_0 ;
  wire \matrix_address1[4]_INST_0_i_2_n_0 ;
  wire \matrix_address1[4]_INST_0_i_3_n_0 ;
  wire \matrix_address1[4]_INST_0_i_4_n_0 ;
  wire \matrix_address1[4]_INST_0_i_5_n_0 ;
  wire \matrix_address1[4]_INST_0_i_6_n_0 ;
  wire \matrix_address1[4]_INST_0_i_7_n_0 ;
  wire \matrix_address1[4]_INST_0_i_8_n_0 ;
  wire \matrix_address1[4]_INST_0_i_9_n_0 ;
  wire \matrix_address1[5]_INST_0_i_10_n_0 ;
  wire \matrix_address1[5]_INST_0_i_11_n_0 ;
  wire \matrix_address1[5]_INST_0_i_12_n_0 ;
  wire \matrix_address1[5]_INST_0_i_13_n_0 ;
  wire \matrix_address1[5]_INST_0_i_1_n_0 ;
  wire \matrix_address1[5]_INST_0_i_2_n_0 ;
  wire \matrix_address1[5]_INST_0_i_3_n_0 ;
  wire \matrix_address1[5]_INST_0_i_4_n_0 ;
  wire \matrix_address1[5]_INST_0_i_5_n_0 ;
  wire \matrix_address1[5]_INST_0_i_6_n_0 ;
  wire \matrix_address1[5]_INST_0_i_7_n_0 ;
  wire \matrix_address1[5]_INST_0_i_8_n_0 ;
  wire \matrix_address1[5]_INST_0_i_9_n_0 ;
  wire \matrix_address1[6]_INST_0_i_10_n_0 ;
  wire \matrix_address1[6]_INST_0_i_11_n_0 ;
  wire \matrix_address1[6]_INST_0_i_12_n_0 ;
  wire \matrix_address1[6]_INST_0_i_13_n_0 ;
  wire \matrix_address1[6]_INST_0_i_1_n_0 ;
  wire \matrix_address1[6]_INST_0_i_2_n_0 ;
  wire \matrix_address1[6]_INST_0_i_3_n_0 ;
  wire \matrix_address1[6]_INST_0_i_4_n_0 ;
  wire \matrix_address1[6]_INST_0_i_5_n_0 ;
  wire \matrix_address1[6]_INST_0_i_6_n_0 ;
  wire \matrix_address1[6]_INST_0_i_7_n_0 ;
  wire \matrix_address1[6]_INST_0_i_8_n_0 ;
  wire \matrix_address1[6]_INST_0_i_9_n_0 ;
  wire \matrix_address1[7]_INST_0_i_10_n_0 ;
  wire \matrix_address1[7]_INST_0_i_11_n_0 ;
  wire \matrix_address1[7]_INST_0_i_12_n_0 ;
  wire \matrix_address1[7]_INST_0_i_13_n_0 ;
  wire \matrix_address1[7]_INST_0_i_1_n_0 ;
  wire \matrix_address1[7]_INST_0_i_2_n_0 ;
  wire \matrix_address1[7]_INST_0_i_3_n_0 ;
  wire \matrix_address1[7]_INST_0_i_4_n_0 ;
  wire \matrix_address1[7]_INST_0_i_5_n_0 ;
  wire \matrix_address1[7]_INST_0_i_6_n_0 ;
  wire \matrix_address1[7]_INST_0_i_7_n_0 ;
  wire \matrix_address1[7]_INST_0_i_8_n_0 ;
  wire \matrix_address1[7]_INST_0_i_9_n_0 ;
  wire \matrix_address1[8]_INST_0_i_10_n_0 ;
  wire \matrix_address1[8]_INST_0_i_11_n_0 ;
  wire \matrix_address1[8]_INST_0_i_12_n_0 ;
  wire \matrix_address1[8]_INST_0_i_13_n_0 ;
  wire \matrix_address1[8]_INST_0_i_14_n_0 ;
  wire \matrix_address1[8]_INST_0_i_15_n_0 ;
  wire \matrix_address1[8]_INST_0_i_16_n_0 ;
  wire \matrix_address1[8]_INST_0_i_17_n_0 ;
  wire \matrix_address1[8]_INST_0_i_18_n_0 ;
  wire \matrix_address1[8]_INST_0_i_19_n_0 ;
  wire \matrix_address1[8]_INST_0_i_1_n_0 ;
  wire \matrix_address1[8]_INST_0_i_20_n_0 ;
  wire \matrix_address1[8]_INST_0_i_21_n_0 ;
  wire \matrix_address1[8]_INST_0_i_22_n_0 ;
  wire \matrix_address1[8]_INST_0_i_2_n_0 ;
  wire \matrix_address1[8]_INST_0_i_3_n_0 ;
  wire \matrix_address1[8]_INST_0_i_4_n_0 ;
  wire \matrix_address1[8]_INST_0_i_5_n_0 ;
  wire \matrix_address1[8]_INST_0_i_6_n_0 ;
  wire \matrix_address1[8]_INST_0_i_7_n_0 ;
  wire \matrix_address1[8]_INST_0_i_8_n_0 ;
  wire \matrix_address1[8]_INST_0_i_9_n_0 ;
  wire matrix_ce0;
  wire matrix_ce0_INST_0_i_11_n_0;
  wire matrix_ce0_INST_0_i_12_n_0;
  wire matrix_ce0_INST_0_i_1_n_0;
  wire matrix_ce0_INST_0_i_3_n_0;
  wire matrix_ce0_INST_0_i_4_n_0;
  wire matrix_ce0_INST_0_i_5_n_0;
  wire matrix_ce0_INST_0_i_6_n_0;
  wire matrix_ce1;
  wire matrix_ce1_INST_0_i_1_n_0;
  wire matrix_ce1_INST_0_i_2_n_0;
  wire matrix_ce1_INST_0_i_3_n_0;
  wire matrix_ce1_INST_0_i_7_n_0;
  wire matrix_ce1_INST_0_i_8_n_0;
  wire matrix_ce1_INST_0_i_9_n_0;
  wire [31:0]matrix_d0;
  wire \matrix_d0[28]_INST_0_i_14_n_0 ;
  wire \matrix_d0[28]_INST_0_i_16_n_0 ;
  wire [31:0]matrix_d1;
  wire \matrix_d1[28]_INST_0_i_14_n_0 ;
  wire [31:0]matrix_q0;
  wire [31:0]matrix_q1;
  wire matrix_we0;
  wire matrix_we0_INST_0_i_1_n_0;
  wire matrix_we0_INST_0_i_2_n_0;
  wire matrix_we1;
  wire matrix_we1_INST_0_i_1_n_0;
  wire matrix_we1_INST_0_i_2_n_0;
  wire \or_ln102_1_reg_1757[8]_i_4_n_0 ;
  wire \or_ln102_1_reg_1757[8]_i_5_n_0 ;
  wire [6:2]p_0_in;
  wire [31:0]p_1_in;
  wire [8:0]ptr_0_reg_933;
  wire [8:2]ptr_fu_1609_p2;
  wire [8:0]ptr_reg_2435;
  wire \ptr_reg_2435[4]_i_1_n_0 ;
  wire \ptr_reg_2435[8]_i_2_n_0 ;
  wire [31:17]reg_957;
  wire reg_9570;
  wire reg_961;
  wire \reg_961[0]_i_1_n_0 ;
  wire \reg_961[1]_i_1_n_0 ;
  wire \reg_961[2]_i_1_n_0 ;
  wire \reg_961[3]_i_1_n_0 ;
  wire \reg_961[4]_i_1_n_0 ;
  wire \reg_961[5]_i_1_n_0 ;
  wire \reg_961[6]_i_1_n_0 ;
  wire \reg_961[7]_i_1_n_0 ;
  wire \reg_961[8]_i_2_n_0 ;
  wire \reg_961_reg_n_0_[0] ;
  wire \reg_961_reg_n_0_[1] ;
  wire \reg_961_reg_n_0_[2] ;
  wire \reg_961_reg_n_0_[3] ;
  wire \reg_961_reg_n_0_[4] ;
  wire \reg_961_reg_n_0_[5] ;
  wire \reg_961_reg_n_0_[6] ;
  wire \reg_961_reg_n_0_[7] ;
  wire \reg_961_reg_n_0_[8] ;
  wire [31:0]reg_971;
  wire reg_9711;
  wire reg_97110_out;
  wire reg_971212_out;
  wire \reg_971[31]_i_1_n_0 ;
  wire \reg_971[31]_i_4_n_0 ;
  wire \reg_971[31]_i_5_n_0 ;
  wire \reg_971[31]_i_6_n_0 ;
  wire \reg_971[31]_i_7_n_0 ;
  wire \reg_971[31]_i_8_n_0 ;
  wire [0:0]\^row_address0 ;
  wire row_ce0;
  wire [31:0]row_q0;
  wire [31:0]row_q1;
  wire [8:2]zext_ln102_1_fu_1036_p1;
  wire [8:2]zext_ln102_1_reg_1794;
  wire \zext_ln102_1_reg_1794[8]_i_1_n_0 ;

  assign a_address0[8] = \<const0> ;
  assign a_address0[7] = \<const0> ;
  assign a_address0[6] = \<const0> ;
  assign a_address0[5] = \<const0> ;
  assign a_address0[4:1] = \^a_address0 [4:1];
  assign a_address0[0] = \<const0> ;
  assign a_address1[8] = \<const0> ;
  assign a_address1[7] = \<const0> ;
  assign a_address1[6] = \<const0> ;
  assign a_address1[5] = \<const0> ;
  assign a_address1[4:0] = \^a_address1 [4:0];
  assign a_ce0 = row_ce0;
  assign a_ce1 = row_ce0;
  assign ap_ready = ap_done;
  assign col_address0[8:1] = \^col_address0 [8:1];
  assign col_address0[0] = \^row_address0 [0];
  assign col_ce0 = row_ce0;
  assign col_ce1 = row_ce0;
  assign row_address0[8:1] = \^col_address0 [8:1];
  assign row_address0[0] = \^row_address0 [0];
  assign row_address1[8:0] = col_address1;
  assign row_ce1 = row_ce0;
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hABAAABAB)) 
    \a_address0[1]_INST_0 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(\a_address0[1]_INST_0_i_1_n_0 ),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_CS_fsm_pp0_stage7),
        .I4(ap_CS_fsm_pp0_stage6),
        .O(\^a_address0 [1]));
  LUT6 #(
    .INIT(64'h0000000000AA00EF)) 
    \a_address0[1]_INST_0_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\a_address0[1]_INST_0_i_2_n_0 ),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\a_address0[1]_INST_0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \a_address0[1]_INST_0_i_2 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage6),
        .O(\a_address0[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCCCCCFE)) 
    \a_address0[2]_INST_0 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\a_address0[2]_INST_0_i_1_n_0 ),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage5),
        .I5(\^a_address0 [4]),
        .O(\^a_address0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \a_address0[2]_INST_0_i_1 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage7),
        .O(\a_address0[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \a_address0[3]_INST_0 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_CS_fsm_pp0_stage7),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(ap_CS_fsm_pp0_stage8),
        .O(\^a_address0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \a_address0[4]_INST_0 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_CS_fsm_pp0_stage9),
        .O(\^a_address0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \a_address1[0]_INST_0 
       (.I0(\a_address1[2]_INST_0_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage9),
        .O(\^a_address1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFFBA)) 
    \a_address1[1]_INST_0 
       (.I0(\a_address1[1]_INST_0_i_1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage9),
        .O(\^a_address1 [1]));
  LUT6 #(
    .INIT(64'h000F000F0000000E)) 
    \a_address1[1]_INST_0_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\a_address1[1]_INST_0_i_2_n_0 ),
        .I2(\a_address1[2]_INST_0_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_CS_fsm_pp0_stage5),
        .O(\a_address1[1]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \a_address1[1]_INST_0_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .O(\a_address1[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \a_address1[2]_INST_0 
       (.I0(\a_address1[2]_INST_0_i_1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(\a_address1[2]_INST_0_i_2_n_0 ),
        .I5(\a_address1[2]_INST_0_i_3_n_0 ),
        .O(\^a_address1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \a_address1[2]_INST_0_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_CS_fsm_pp0_stage6),
        .O(\a_address1[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \a_address1[2]_INST_0_i_2 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(ap_CS_fsm_pp0_stage9),
        .O(\a_address1[2]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \a_address1[2]_INST_0_i_3 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(ap_CS_fsm_pp0_stage9),
        .O(\a_address1[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000FF00FE)) 
    \a_address1[3]_INST_0 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage7),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(\^a_address1 [3]));
  LUT2 #(
    .INIT(4'hE)) 
    \a_address1[4]_INST_0 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_CS_fsm_pp0_stage8),
        .O(\^a_address1 [4]));
  LUT5 #(
    .INIT(32'hFFFFFFC8)) 
    a_ce1_INST_0
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(a_ce1_INST_0_i_1_n_0),
        .I4(a_ce1_INST_0_i_2_n_0),
        .O(row_ce0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    a_ce1_INST_0_i_1
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(a_ce1_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    a_ce1_INST_0_i_2
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(a_ce1_INST_0_i_2_n_0));
  FDRE \a_load_11_reg_2091_reg[17] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[17]),
        .Q(a_load_11_reg_2091[17]),
        .R(1'b0));
  FDRE \a_load_11_reg_2091_reg[18] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[18]),
        .Q(a_load_11_reg_2091[18]),
        .R(1'b0));
  FDRE \a_load_11_reg_2091_reg[19] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[19]),
        .Q(a_load_11_reg_2091[19]),
        .R(1'b0));
  FDRE \a_load_11_reg_2091_reg[20] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[20]),
        .Q(a_load_11_reg_2091[20]),
        .R(1'b0));
  FDRE \a_load_11_reg_2091_reg[21] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[21]),
        .Q(a_load_11_reg_2091[21]),
        .R(1'b0));
  FDRE \a_load_11_reg_2091_reg[22] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[22]),
        .Q(a_load_11_reg_2091[22]),
        .R(1'b0));
  FDRE \a_load_11_reg_2091_reg[23] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[23]),
        .Q(a_load_11_reg_2091[23]),
        .R(1'b0));
  FDRE \a_load_11_reg_2091_reg[24] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[24]),
        .Q(a_load_11_reg_2091[24]),
        .R(1'b0));
  FDRE \a_load_11_reg_2091_reg[25] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[25]),
        .Q(a_load_11_reg_2091[25]),
        .R(1'b0));
  FDRE \a_load_11_reg_2091_reg[26] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[26]),
        .Q(a_load_11_reg_2091[26]),
        .R(1'b0));
  FDRE \a_load_11_reg_2091_reg[27] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[27]),
        .Q(a_load_11_reg_2091[27]),
        .R(1'b0));
  FDRE \a_load_11_reg_2091_reg[28] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[28]),
        .Q(a_load_11_reg_2091[28]),
        .R(1'b0));
  FDRE \a_load_11_reg_2091_reg[29] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[29]),
        .Q(a_load_11_reg_2091[29]),
        .R(1'b0));
  FDRE \a_load_11_reg_2091_reg[30] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[30]),
        .Q(a_load_11_reg_2091[30]),
        .R(1'b0));
  FDRE \a_load_11_reg_2091_reg[31] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(a_q1[31]),
        .Q(a_load_11_reg_2091[31]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[17] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[17]),
        .Q(a_load_12_reg_2142[17]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[18] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[18]),
        .Q(a_load_12_reg_2142[18]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[19] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[19]),
        .Q(a_load_12_reg_2142[19]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[20] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[20]),
        .Q(a_load_12_reg_2142[20]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[21] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[21]),
        .Q(a_load_12_reg_2142[21]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[22] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[22]),
        .Q(a_load_12_reg_2142[22]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[23] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[23]),
        .Q(a_load_12_reg_2142[23]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[24] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[24]),
        .Q(a_load_12_reg_2142[24]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[25] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[25]),
        .Q(a_load_12_reg_2142[25]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[26] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[26]),
        .Q(a_load_12_reg_2142[26]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[27] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[27]),
        .Q(a_load_12_reg_2142[27]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[28] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[28]),
        .Q(a_load_12_reg_2142[28]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[29] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[29]),
        .Q(a_load_12_reg_2142[29]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[30] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[30]),
        .Q(a_load_12_reg_2142[30]),
        .R(1'b0));
  FDRE \a_load_12_reg_2142_reg[31] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q0[31]),
        .Q(a_load_12_reg_2142[31]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[17] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[17]),
        .Q(a_load_13_reg_2153[17]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[18] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[18]),
        .Q(a_load_13_reg_2153[18]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[19] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[19]),
        .Q(a_load_13_reg_2153[19]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[20] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[20]),
        .Q(a_load_13_reg_2153[20]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[21] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[21]),
        .Q(a_load_13_reg_2153[21]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[22] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[22]),
        .Q(a_load_13_reg_2153[22]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[23] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[23]),
        .Q(a_load_13_reg_2153[23]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[24] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[24]),
        .Q(a_load_13_reg_2153[24]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[25] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[25]),
        .Q(a_load_13_reg_2153[25]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[26] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[26]),
        .Q(a_load_13_reg_2153[26]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[27] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[27]),
        .Q(a_load_13_reg_2153[27]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[28] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[28]),
        .Q(a_load_13_reg_2153[28]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[29] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[29]),
        .Q(a_load_13_reg_2153[29]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[30] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[30]),
        .Q(a_load_13_reg_2153[30]),
        .R(1'b0));
  FDRE \a_load_13_reg_2153_reg[31] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(a_q1[31]),
        .Q(a_load_13_reg_2153[31]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[17] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[17]),
        .Q(a_load_14_reg_2199[17]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[18] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[18]),
        .Q(a_load_14_reg_2199[18]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[19] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[19]),
        .Q(a_load_14_reg_2199[19]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[20] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[20]),
        .Q(a_load_14_reg_2199[20]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[21] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[21]),
        .Q(a_load_14_reg_2199[21]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[22] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[22]),
        .Q(a_load_14_reg_2199[22]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[23] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[23]),
        .Q(a_load_14_reg_2199[23]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[24] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[24]),
        .Q(a_load_14_reg_2199[24]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[25] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[25]),
        .Q(a_load_14_reg_2199[25]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[26] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[26]),
        .Q(a_load_14_reg_2199[26]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[27] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[27]),
        .Q(a_load_14_reg_2199[27]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[28] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[28]),
        .Q(a_load_14_reg_2199[28]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[29] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[29]),
        .Q(a_load_14_reg_2199[29]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[30] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[30]),
        .Q(a_load_14_reg_2199[30]),
        .R(1'b0));
  FDRE \a_load_14_reg_2199_reg[31] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q0[31]),
        .Q(a_load_14_reg_2199[31]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[17] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[17]),
        .Q(a_load_15_reg_2215[17]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[18] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[18]),
        .Q(a_load_15_reg_2215[18]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[19] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[19]),
        .Q(a_load_15_reg_2215[19]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[20] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[20]),
        .Q(a_load_15_reg_2215[20]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[21] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[21]),
        .Q(a_load_15_reg_2215[21]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[22] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[22]),
        .Q(a_load_15_reg_2215[22]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[23] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[23]),
        .Q(a_load_15_reg_2215[23]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[24] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[24]),
        .Q(a_load_15_reg_2215[24]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[25] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[25]),
        .Q(a_load_15_reg_2215[25]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[26] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[26]),
        .Q(a_load_15_reg_2215[26]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[27] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[27]),
        .Q(a_load_15_reg_2215[27]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[28] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[28]),
        .Q(a_load_15_reg_2215[28]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[29] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[29]),
        .Q(a_load_15_reg_2215[29]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[30] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[30]),
        .Q(a_load_15_reg_2215[30]),
        .R(1'b0));
  FDRE \a_load_15_reg_2215_reg[31] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(a_q1[31]),
        .Q(a_load_15_reg_2215[31]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[17] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[17]),
        .Q(a_load_16_reg_2261[17]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[18] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[18]),
        .Q(a_load_16_reg_2261[18]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[19] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[19]),
        .Q(a_load_16_reg_2261[19]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[20] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[20]),
        .Q(a_load_16_reg_2261[20]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[21] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[21]),
        .Q(a_load_16_reg_2261[21]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[22] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[22]),
        .Q(a_load_16_reg_2261[22]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[23] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[23]),
        .Q(a_load_16_reg_2261[23]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[24] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[24]),
        .Q(a_load_16_reg_2261[24]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[25] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[25]),
        .Q(a_load_16_reg_2261[25]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[26] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[26]),
        .Q(a_load_16_reg_2261[26]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[27] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[27]),
        .Q(a_load_16_reg_2261[27]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[28] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[28]),
        .Q(a_load_16_reg_2261[28]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[29] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[29]),
        .Q(a_load_16_reg_2261[29]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[30] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[30]),
        .Q(a_load_16_reg_2261[30]),
        .R(1'b0));
  FDRE \a_load_16_reg_2261_reg[31] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q0[31]),
        .Q(a_load_16_reg_2261[31]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[17] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[17]),
        .Q(a_load_17_reg_2277[17]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[18] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[18]),
        .Q(a_load_17_reg_2277[18]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[19] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[19]),
        .Q(a_load_17_reg_2277[19]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[20] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[20]),
        .Q(a_load_17_reg_2277[20]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[21] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[21]),
        .Q(a_load_17_reg_2277[21]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[22] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[22]),
        .Q(a_load_17_reg_2277[22]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[23] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[23]),
        .Q(a_load_17_reg_2277[23]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[24] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[24]),
        .Q(a_load_17_reg_2277[24]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[25] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[25]),
        .Q(a_load_17_reg_2277[25]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[26] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[26]),
        .Q(a_load_17_reg_2277[26]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[27] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[27]),
        .Q(a_load_17_reg_2277[27]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[28] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[28]),
        .Q(a_load_17_reg_2277[28]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[29] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[29]),
        .Q(a_load_17_reg_2277[29]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[30] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[30]),
        .Q(a_load_17_reg_2277[30]),
        .R(1'b0));
  FDRE \a_load_17_reg_2277_reg[31] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(a_q1[31]),
        .Q(a_load_17_reg_2277[31]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[17] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[17]),
        .Q(a_load_18_reg_2313[17]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[18] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[18]),
        .Q(a_load_18_reg_2313[18]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[19] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[19]),
        .Q(a_load_18_reg_2313[19]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[20] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[20]),
        .Q(a_load_18_reg_2313[20]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[21] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[21]),
        .Q(a_load_18_reg_2313[21]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[22] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[22]),
        .Q(a_load_18_reg_2313[22]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[23] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[23]),
        .Q(a_load_18_reg_2313[23]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[24] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[24]),
        .Q(a_load_18_reg_2313[24]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[25] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[25]),
        .Q(a_load_18_reg_2313[25]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[26] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[26]),
        .Q(a_load_18_reg_2313[26]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[27] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[27]),
        .Q(a_load_18_reg_2313[27]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[28] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[28]),
        .Q(a_load_18_reg_2313[28]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[29] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[29]),
        .Q(a_load_18_reg_2313[29]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[30] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[30]),
        .Q(a_load_18_reg_2313[30]),
        .R(1'b0));
  FDRE \a_load_18_reg_2313_reg[31] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q0[31]),
        .Q(a_load_18_reg_2313[31]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[17] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[17]),
        .Q(a_load_19_reg_2329[17]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[18] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[18]),
        .Q(a_load_19_reg_2329[18]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[19] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[19]),
        .Q(a_load_19_reg_2329[19]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[20] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[20]),
        .Q(a_load_19_reg_2329[20]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[21] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[21]),
        .Q(a_load_19_reg_2329[21]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[22] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[22]),
        .Q(a_load_19_reg_2329[22]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[23] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[23]),
        .Q(a_load_19_reg_2329[23]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[24] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[24]),
        .Q(a_load_19_reg_2329[24]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[25] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[25]),
        .Q(a_load_19_reg_2329[25]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[26] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[26]),
        .Q(a_load_19_reg_2329[26]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[27] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[27]),
        .Q(a_load_19_reg_2329[27]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[28] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[28]),
        .Q(a_load_19_reg_2329[28]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[29] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[29]),
        .Q(a_load_19_reg_2329[29]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[30] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[30]),
        .Q(a_load_19_reg_2329[30]),
        .R(1'b0));
  FDRE \a_load_19_reg_2329_reg[31] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(a_q1[31]),
        .Q(a_load_19_reg_2329[31]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[17] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[17]),
        .Q(a_load_1_reg_1773[17]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[18] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[18]),
        .Q(a_load_1_reg_1773[18]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[19] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[19]),
        .Q(a_load_1_reg_1773[19]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[20] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[20]),
        .Q(a_load_1_reg_1773[20]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[21] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[21]),
        .Q(a_load_1_reg_1773[21]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[22] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[22]),
        .Q(a_load_1_reg_1773[22]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[23] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[23]),
        .Q(a_load_1_reg_1773[23]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[24] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[24]),
        .Q(a_load_1_reg_1773[24]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[25] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[25]),
        .Q(a_load_1_reg_1773[25]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[26] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[26]),
        .Q(a_load_1_reg_1773[26]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[27] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[27]),
        .Q(a_load_1_reg_1773[27]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[28] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[28]),
        .Q(a_load_1_reg_1773[28]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[29] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[29]),
        .Q(a_load_1_reg_1773[29]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[30] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[30]),
        .Q(a_load_1_reg_1773[30]),
        .R(1'b0));
  FDRE \a_load_1_reg_1773_reg[31] 
       (.C(ap_clk),
        .CE(a_load_1_reg_17730),
        .D(a_q1[31]),
        .Q(a_load_1_reg_1773[31]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[17] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[17]),
        .Q(a_load_2_reg_1832[17]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[18] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[18]),
        .Q(a_load_2_reg_1832[18]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[19] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[19]),
        .Q(a_load_2_reg_1832[19]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[20] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[20]),
        .Q(a_load_2_reg_1832[20]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[21] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[21]),
        .Q(a_load_2_reg_1832[21]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[22] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[22]),
        .Q(a_load_2_reg_1832[22]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[23] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[23]),
        .Q(a_load_2_reg_1832[23]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[24] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[24]),
        .Q(a_load_2_reg_1832[24]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[25] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[25]),
        .Q(a_load_2_reg_1832[25]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[26] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[26]),
        .Q(a_load_2_reg_1832[26]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[27] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[27]),
        .Q(a_load_2_reg_1832[27]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[28] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[28]),
        .Q(a_load_2_reg_1832[28]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[29] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[29]),
        .Q(a_load_2_reg_1832[29]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[30] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[30]),
        .Q(a_load_2_reg_1832[30]),
        .R(1'b0));
  FDRE \a_load_2_reg_1832_reg[31] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q0[31]),
        .Q(a_load_2_reg_1832[31]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[17] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[17]),
        .Q(a_load_3_reg_1848[17]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[18] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[18]),
        .Q(a_load_3_reg_1848[18]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[19] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[19]),
        .Q(a_load_3_reg_1848[19]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[20] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[20]),
        .Q(a_load_3_reg_1848[20]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[21] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[21]),
        .Q(a_load_3_reg_1848[21]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[22] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[22]),
        .Q(a_load_3_reg_1848[22]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[23] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[23]),
        .Q(a_load_3_reg_1848[23]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[24] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[24]),
        .Q(a_load_3_reg_1848[24]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[25] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[25]),
        .Q(a_load_3_reg_1848[25]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[26] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[26]),
        .Q(a_load_3_reg_1848[26]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[27] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[27]),
        .Q(a_load_3_reg_1848[27]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[28] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[28]),
        .Q(a_load_3_reg_1848[28]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[29] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[29]),
        .Q(a_load_3_reg_1848[29]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[30] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[30]),
        .Q(a_load_3_reg_1848[30]),
        .R(1'b0));
  FDRE \a_load_3_reg_1848_reg[31] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(a_q1[31]),
        .Q(a_load_3_reg_1848[31]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[17] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[17]),
        .Q(a_load_4_reg_1894[17]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[18] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[18]),
        .Q(a_load_4_reg_1894[18]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[19] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[19]),
        .Q(a_load_4_reg_1894[19]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[20] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[20]),
        .Q(a_load_4_reg_1894[20]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[21] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[21]),
        .Q(a_load_4_reg_1894[21]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[22] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[22]),
        .Q(a_load_4_reg_1894[22]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[23] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[23]),
        .Q(a_load_4_reg_1894[23]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[24] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[24]),
        .Q(a_load_4_reg_1894[24]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[25] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[25]),
        .Q(a_load_4_reg_1894[25]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[26] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[26]),
        .Q(a_load_4_reg_1894[26]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[27] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[27]),
        .Q(a_load_4_reg_1894[27]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[28] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[28]),
        .Q(a_load_4_reg_1894[28]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[29] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[29]),
        .Q(a_load_4_reg_1894[29]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[30] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[30]),
        .Q(a_load_4_reg_1894[30]),
        .R(1'b0));
  FDRE \a_load_4_reg_1894_reg[31] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q0[31]),
        .Q(a_load_4_reg_1894[31]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[17] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[17]),
        .Q(a_load_5_reg_1910[17]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[18] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[18]),
        .Q(a_load_5_reg_1910[18]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[19] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[19]),
        .Q(a_load_5_reg_1910[19]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[20] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[20]),
        .Q(a_load_5_reg_1910[20]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[21] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[21]),
        .Q(a_load_5_reg_1910[21]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[22] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[22]),
        .Q(a_load_5_reg_1910[22]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[23] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[23]),
        .Q(a_load_5_reg_1910[23]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[24] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[24]),
        .Q(a_load_5_reg_1910[24]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[25] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[25]),
        .Q(a_load_5_reg_1910[25]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[26] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[26]),
        .Q(a_load_5_reg_1910[26]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[27] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[27]),
        .Q(a_load_5_reg_1910[27]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[28] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[28]),
        .Q(a_load_5_reg_1910[28]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[29] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[29]),
        .Q(a_load_5_reg_1910[29]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[30] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[30]),
        .Q(a_load_5_reg_1910[30]),
        .R(1'b0));
  FDRE \a_load_5_reg_1910_reg[31] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(a_q1[31]),
        .Q(a_load_5_reg_1910[31]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[17] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[17]),
        .Q(a_load_6_reg_1956[17]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[18] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[18]),
        .Q(a_load_6_reg_1956[18]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[19] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[19]),
        .Q(a_load_6_reg_1956[19]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[20] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[20]),
        .Q(a_load_6_reg_1956[20]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[21] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[21]),
        .Q(a_load_6_reg_1956[21]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[22] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[22]),
        .Q(a_load_6_reg_1956[22]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[23] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[23]),
        .Q(a_load_6_reg_1956[23]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[24] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[24]),
        .Q(a_load_6_reg_1956[24]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[25] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[25]),
        .Q(a_load_6_reg_1956[25]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[26] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[26]),
        .Q(a_load_6_reg_1956[26]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[27] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[27]),
        .Q(a_load_6_reg_1956[27]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[28] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[28]),
        .Q(a_load_6_reg_1956[28]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[29] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[29]),
        .Q(a_load_6_reg_1956[29]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[30] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[30]),
        .Q(a_load_6_reg_1956[30]),
        .R(1'b0));
  FDRE \a_load_6_reg_1956_reg[31] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q0[31]),
        .Q(a_load_6_reg_1956[31]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[17] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[17]),
        .Q(a_load_7_reg_1972[17]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[18] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[18]),
        .Q(a_load_7_reg_1972[18]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[19] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[19]),
        .Q(a_load_7_reg_1972[19]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[20] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[20]),
        .Q(a_load_7_reg_1972[20]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[21] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[21]),
        .Q(a_load_7_reg_1972[21]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[22] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[22]),
        .Q(a_load_7_reg_1972[22]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[23] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[23]),
        .Q(a_load_7_reg_1972[23]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[24] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[24]),
        .Q(a_load_7_reg_1972[24]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[25] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[25]),
        .Q(a_load_7_reg_1972[25]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[26] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[26]),
        .Q(a_load_7_reg_1972[26]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[27] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[27]),
        .Q(a_load_7_reg_1972[27]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[28] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[28]),
        .Q(a_load_7_reg_1972[28]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[29] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[29]),
        .Q(a_load_7_reg_1972[29]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[30] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[30]),
        .Q(a_load_7_reg_1972[30]),
        .R(1'b0));
  FDRE \a_load_7_reg_1972_reg[31] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(a_q1[31]),
        .Q(a_load_7_reg_1972[31]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[17] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[17]),
        .Q(a_load_8_reg_2018[17]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[18] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[18]),
        .Q(a_load_8_reg_2018[18]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[19] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[19]),
        .Q(a_load_8_reg_2018[19]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[20] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[20]),
        .Q(a_load_8_reg_2018[20]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[21] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[21]),
        .Q(a_load_8_reg_2018[21]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[22] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[22]),
        .Q(a_load_8_reg_2018[22]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[23] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[23]),
        .Q(a_load_8_reg_2018[23]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[24] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[24]),
        .Q(a_load_8_reg_2018[24]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[25] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[25]),
        .Q(a_load_8_reg_2018[25]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[26] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[26]),
        .Q(a_load_8_reg_2018[26]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[27] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[27]),
        .Q(a_load_8_reg_2018[27]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[28] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[28]),
        .Q(a_load_8_reg_2018[28]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[29] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[29]),
        .Q(a_load_8_reg_2018[29]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[30] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[30]),
        .Q(a_load_8_reg_2018[30]),
        .R(1'b0));
  FDRE \a_load_8_reg_2018_reg[31] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q0[31]),
        .Q(a_load_8_reg_2018[31]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[17] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[17]),
        .Q(a_load_9_reg_2034[17]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[18] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[18]),
        .Q(a_load_9_reg_2034[18]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[19] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[19]),
        .Q(a_load_9_reg_2034[19]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[20] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[20]),
        .Q(a_load_9_reg_2034[20]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[21] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[21]),
        .Q(a_load_9_reg_2034[21]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[22] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[22]),
        .Q(a_load_9_reg_2034[22]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[23] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[23]),
        .Q(a_load_9_reg_2034[23]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[24] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[24]),
        .Q(a_load_9_reg_2034[24]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[25] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[25]),
        .Q(a_load_9_reg_2034[25]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[26] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[26]),
        .Q(a_load_9_reg_2034[26]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[27] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[27]),
        .Q(a_load_9_reg_2034[27]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[28] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[28]),
        .Q(a_load_9_reg_2034[28]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[29] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[29]),
        .Q(a_load_9_reg_2034[29]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[30] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[30]),
        .Q(a_load_9_reg_2034[30]),
        .R(1'b0));
  FDRE \a_load_9_reg_2034_reg[31] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(a_q1[31]),
        .Q(a_load_9_reg_2034[31]),
        .R(1'b0));
  FDRE \add_ln102_11_reg_2127_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(add_ln102_11_fu_1209_p2[2]),
        .Q(add_ln102_11_reg_2127_reg[0]),
        .R(1'b0));
  FDRE \add_ln102_11_reg_2127_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(add_ln102_11_fu_1209_p2[3]),
        .Q(add_ln102_11_reg_2127_reg[1]),
        .R(1'b0));
  FDRE \add_ln102_11_reg_2127_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(\add_ln102_9_reg_2070[4]_i_1_n_0 ),
        .Q(add_ln102_11_reg_2127_reg[2]),
        .R(1'b0));
  FDRE \add_ln102_11_reg_2127_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(add_ln102_11_fu_1209_p2[5]),
        .Q(add_ln102_11_reg_2127_reg[3]),
        .R(1'b0));
  FDRE \add_ln102_11_reg_2127_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(\add_ln102_9_reg_2070[6]_i_1_n_0 ),
        .Q(add_ln102_11_reg_2127_reg[4]),
        .R(1'b0));
  FDRE \add_ln102_11_reg_2127_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(add_ln102_11_fu_1209_p2[7]),
        .Q(add_ln102_11_reg_2127_reg[5]),
        .R(1'b0));
  FDRE \add_ln102_11_reg_2127_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(add_ln102_11_fu_1209_p2[8]),
        .Q(add_ln102_11_reg_2127_reg[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln102_13_reg_2189[4]_i_1 
       (.I0(zext_ln102_1_reg_1794[4]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_13_reg_2189[5]_i_1 
       (.I0(zext_ln102_1_reg_1794[4]),
        .I1(zext_ln102_1_reg_1794[5]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln102_13_reg_2189[6]_i_1 
       (.I0(zext_ln102_1_reg_1794[6]),
        .I1(zext_ln102_1_reg_1794[5]),
        .I2(zext_ln102_1_reg_1794[4]),
        .O(\add_ln102_13_reg_2189[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln102_13_reg_2189[7]_i_1 
       (.I0(zext_ln102_1_reg_1794[7]),
        .I1(zext_ln102_1_reg_1794[6]),
        .I2(zext_ln102_1_reg_1794[4]),
        .I3(zext_ln102_1_reg_1794[5]),
        .O(\add_ln102_13_reg_2189[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln102_13_reg_2189[8]_i_1 
       (.I0(zext_ln102_1_reg_1794[8]),
        .I1(zext_ln102_1_reg_1794[5]),
        .I2(zext_ln102_1_reg_1794[4]),
        .I3(zext_ln102_1_reg_1794[6]),
        .I4(zext_ln102_1_reg_1794[7]),
        .O(p_0_in[6]));
  FDRE \add_ln102_13_reg_2189_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(zext_ln102_1_reg_1794[2]),
        .Q(data1[2]),
        .R(1'b0));
  FDRE \add_ln102_13_reg_2189_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(zext_ln102_1_reg_1794[3]),
        .Q(data1[3]),
        .R(1'b0));
  FDRE \add_ln102_13_reg_2189_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(data1[4]),
        .R(1'b0));
  FDRE \add_ln102_13_reg_2189_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(data1[5]),
        .R(1'b0));
  FDRE \add_ln102_13_reg_2189_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(\add_ln102_13_reg_2189[6]_i_1_n_0 ),
        .Q(data1[6]),
        .R(1'b0));
  FDRE \add_ln102_13_reg_2189_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(\add_ln102_13_reg_2189[7]_i_1_n_0 ),
        .Q(data1[7]),
        .R(1'b0));
  FDRE \add_ln102_13_reg_2189_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(data1[8]),
        .R(1'b0));
  FDRE \add_ln102_15_reg_2251_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(zext_ln102_1_reg_1794[2]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \add_ln102_15_reg_2251_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(zext_ln102_1_reg_1794[3]),
        .Q(data0[3]),
        .R(1'b0));
  FDRE \add_ln102_15_reg_2251_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE \add_ln102_15_reg_2251_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \add_ln102_15_reg_2251_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(\add_ln102_13_reg_2189[6]_i_1_n_0 ),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \add_ln102_15_reg_2251_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(\add_ln102_13_reg_2189[7]_i_1_n_0 ),
        .Q(data0[7]),
        .R(1'b0));
  FDRE \add_ln102_15_reg_2251_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(data0[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln102_1_reg_1822[2]_i_1 
       (.I0(zext_ln102_1_fu_1036_p1[2]),
        .O(add_ln102_1_fu_1044_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_1_reg_1822[3]_i_1 
       (.I0(zext_ln102_1_fu_1036_p1[2]),
        .I1(zext_ln102_1_fu_1036_p1[3]),
        .O(add_ln102_1_fu_1044_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln102_1_reg_1822[4]_i_1 
       (.I0(zext_ln102_1_fu_1036_p1[2]),
        .I1(zext_ln102_1_fu_1036_p1[3]),
        .I2(zext_ln102_1_fu_1036_p1[4]),
        .O(add_ln102_1_fu_1044_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln102_1_reg_1822[5]_i_1 
       (.I0(zext_ln102_1_fu_1036_p1[3]),
        .I1(zext_ln102_1_fu_1036_p1[2]),
        .I2(zext_ln102_1_fu_1036_p1[4]),
        .I3(zext_ln102_1_fu_1036_p1[5]),
        .O(add_ln102_1_fu_1044_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln102_1_reg_1822[6]_i_1 
       (.I0(zext_ln102_1_fu_1036_p1[4]),
        .I1(zext_ln102_1_fu_1036_p1[2]),
        .I2(zext_ln102_1_fu_1036_p1[3]),
        .I3(zext_ln102_1_fu_1036_p1[5]),
        .I4(zext_ln102_1_fu_1036_p1[6]),
        .O(add_ln102_1_fu_1044_p2[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln102_1_reg_1822[7]_i_1 
       (.I0(zext_ln102_1_fu_1036_p1[5]),
        .I1(zext_ln102_1_fu_1036_p1[3]),
        .I2(zext_ln102_1_fu_1036_p1[2]),
        .I3(zext_ln102_1_fu_1036_p1[4]),
        .I4(zext_ln102_1_fu_1036_p1[6]),
        .I5(zext_ln102_1_fu_1036_p1[7]),
        .O(add_ln102_1_fu_1044_p2[7]));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln102_1_reg_1822[8]_i_1 
       (.I0(\add_ln102_1_reg_1822[8]_i_2_n_0 ),
        .I1(zext_ln102_1_fu_1036_p1[7]),
        .I2(zext_ln102_1_fu_1036_p1[8]),
        .O(add_ln102_1_fu_1044_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \add_ln102_1_reg_1822[8]_i_2 
       (.I0(zext_ln102_1_fu_1036_p1[6]),
        .I1(zext_ln102_1_fu_1036_p1[4]),
        .I2(zext_ln102_1_fu_1036_p1[2]),
        .I3(zext_ln102_1_fu_1036_p1[3]),
        .I4(zext_ln102_1_fu_1036_p1[5]),
        .O(\add_ln102_1_reg_1822[8]_i_2_n_0 ));
  FDRE \add_ln102_1_reg_1822_reg[2] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(add_ln102_1_fu_1044_p2[2]),
        .Q(\add_ln102_1_reg_1822_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1822_reg[3] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(add_ln102_1_fu_1044_p2[3]),
        .Q(\add_ln102_1_reg_1822_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1822_reg[4] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(add_ln102_1_fu_1044_p2[4]),
        .Q(\add_ln102_1_reg_1822_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1822_reg[5] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(add_ln102_1_fu_1044_p2[5]),
        .Q(\add_ln102_1_reg_1822_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1822_reg[6] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(add_ln102_1_fu_1044_p2[6]),
        .Q(\add_ln102_1_reg_1822_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1822_reg[7] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(add_ln102_1_fu_1044_p2[7]),
        .Q(\add_ln102_1_reg_1822_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \add_ln102_1_reg_1822_reg[8] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(add_ln102_1_fu_1044_p2[8]),
        .Q(\add_ln102_1_reg_1822_reg_n_0_[8] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln102_3_reg_1884[2]_i_1 
       (.I0(zext_ln102_1_reg_1794[2]),
        .O(add_ln102_11_fu_1209_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_3_reg_1884[3]_i_1 
       (.I0(zext_ln102_1_reg_1794[3]),
        .I1(zext_ln102_1_reg_1794[2]),
        .O(add_ln102_3_fu_1082_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln102_3_reg_1884[4]_i_1 
       (.I0(zext_ln102_1_reg_1794[4]),
        .I1(zext_ln102_1_reg_1794[2]),
        .I2(zext_ln102_1_reg_1794[3]),
        .O(\add_ln102_3_reg_1884[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln102_3_reg_1884[5]_i_1 
       (.I0(zext_ln102_1_reg_1794[5]),
        .I1(zext_ln102_1_reg_1794[3]),
        .I2(zext_ln102_1_reg_1794[2]),
        .I3(zext_ln102_1_reg_1794[4]),
        .O(add_ln102_3_fu_1082_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln102_3_reg_1884[6]_i_1 
       (.I0(zext_ln102_1_reg_1794[6]),
        .I1(zext_ln102_1_reg_1794[3]),
        .I2(zext_ln102_1_reg_1794[2]),
        .I3(zext_ln102_1_reg_1794[4]),
        .I4(zext_ln102_1_reg_1794[5]),
        .O(\add_ln102_3_reg_1884[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln102_3_reg_1884[7]_i_1 
       (.I0(zext_ln102_1_reg_1794[7]),
        .I1(zext_ln102_1_reg_1794[5]),
        .I2(zext_ln102_1_reg_1794[4]),
        .I3(zext_ln102_1_reg_1794[2]),
        .I4(zext_ln102_1_reg_1794[3]),
        .I5(zext_ln102_1_reg_1794[6]),
        .O(add_ln102_3_fu_1082_p2[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \add_ln102_3_reg_1884[8]_i_1 
       (.I0(zext_ln102_1_reg_1794[8]),
        .I1(zext_ln102_1_reg_1794[3]),
        .I2(zext_ln102_1_reg_1794[2]),
        .I3(zext_ln102_1_reg_1794[7]),
        .I4(zext_ln102_1_reg_1794[6]),
        .I5(\add_ln102_3_reg_1884[8]_i_2_n_0 ),
        .O(add_ln102_3_fu_1082_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln102_3_reg_1884[8]_i_2 
       (.I0(zext_ln102_1_reg_1794[4]),
        .I1(zext_ln102_1_reg_1794[5]),
        .O(\add_ln102_3_reg_1884[8]_i_2_n_0 ));
  FDRE \add_ln102_3_reg_1884_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(add_ln102_11_fu_1209_p2[2]),
        .Q(\add_ln102_3_reg_1884_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1884_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(add_ln102_3_fu_1082_p2[3]),
        .Q(\add_ln102_3_reg_1884_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1884_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(\add_ln102_3_reg_1884[4]_i_1_n_0 ),
        .Q(\add_ln102_3_reg_1884_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1884_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(add_ln102_3_fu_1082_p2[5]),
        .Q(\add_ln102_3_reg_1884_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1884_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(\add_ln102_3_reg_1884[6]_i_1_n_0 ),
        .Q(\add_ln102_3_reg_1884_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1884_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(add_ln102_3_fu_1082_p2[7]),
        .Q(\add_ln102_3_reg_1884_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \add_ln102_3_reg_1884_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(add_ln102_3_fu_1082_p2[8]),
        .Q(\add_ln102_3_reg_1884_reg_n_0_[8] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln102_5_reg_1946[3]_i_1 
       (.I0(zext_ln102_1_reg_1794[3]),
        .O(add_ln102_7_fu_1142_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln102_5_reg_1946[4]_i_1 
       (.I0(zext_ln102_1_reg_1794[4]),
        .I1(zext_ln102_1_reg_1794[3]),
        .O(add_ln102_7_fu_1142_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln102_5_reg_1946[5]_i_1 
       (.I0(zext_ln102_1_reg_1794[5]),
        .I1(zext_ln102_1_reg_1794[3]),
        .I2(zext_ln102_1_reg_1794[4]),
        .O(add_ln102_7_fu_1142_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln102_5_reg_1946[6]_i_1 
       (.I0(zext_ln102_1_reg_1794[6]),
        .I1(zext_ln102_1_reg_1794[4]),
        .I2(zext_ln102_1_reg_1794[5]),
        .I3(zext_ln102_1_reg_1794[3]),
        .O(add_ln102_7_fu_1142_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln102_5_reg_1946[7]_i_1 
       (.I0(zext_ln102_1_reg_1794[7]),
        .I1(zext_ln102_1_reg_1794[5]),
        .I2(zext_ln102_1_reg_1794[4]),
        .I3(zext_ln102_1_reg_1794[6]),
        .I4(zext_ln102_1_reg_1794[3]),
        .O(add_ln102_7_fu_1142_p2[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln102_5_reg_1946[8]_i_1 
       (.I0(zext_ln102_1_reg_1794[8]),
        .I1(zext_ln102_1_reg_1794[3]),
        .I2(zext_ln102_1_reg_1794[7]),
        .I3(zext_ln102_1_reg_1794[6]),
        .I4(zext_ln102_1_reg_1794[4]),
        .I5(zext_ln102_1_reg_1794[5]),
        .O(add_ln102_7_fu_1142_p2[8]));
  FDRE \add_ln102_5_reg_1946_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(zext_ln102_1_reg_1794[2]),
        .Q(add_ln102_5_reg_1946_reg[0]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1946_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(add_ln102_7_fu_1142_p2[3]),
        .Q(add_ln102_5_reg_1946_reg[1]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1946_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(add_ln102_7_fu_1142_p2[4]),
        .Q(add_ln102_5_reg_1946_reg[2]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1946_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(add_ln102_7_fu_1142_p2[5]),
        .Q(add_ln102_5_reg_1946_reg[3]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1946_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(add_ln102_7_fu_1142_p2[6]),
        .Q(add_ln102_5_reg_1946_reg[4]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1946_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(add_ln102_7_fu_1142_p2[7]),
        .Q(add_ln102_5_reg_1946_reg[5]),
        .R(1'b0));
  FDRE \add_ln102_5_reg_1946_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(add_ln102_7_fu_1142_p2[8]),
        .Q(add_ln102_5_reg_1946_reg[6]),
        .R(1'b0));
  FDRE \add_ln102_7_reg_2008_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(zext_ln102_1_reg_1794[2]),
        .Q(add_ln102_7_reg_2008_reg[0]),
        .R(1'b0));
  FDRE \add_ln102_7_reg_2008_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(add_ln102_7_fu_1142_p2[3]),
        .Q(add_ln102_7_reg_2008_reg[1]),
        .R(1'b0));
  FDRE \add_ln102_7_reg_2008_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(add_ln102_7_fu_1142_p2[4]),
        .Q(add_ln102_7_reg_2008_reg[2]),
        .R(1'b0));
  FDRE \add_ln102_7_reg_2008_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(add_ln102_7_fu_1142_p2[5]),
        .Q(add_ln102_7_reg_2008_reg[3]),
        .R(1'b0));
  FDRE \add_ln102_7_reg_2008_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(add_ln102_7_fu_1142_p2[6]),
        .Q(add_ln102_7_reg_2008_reg[4]),
        .R(1'b0));
  FDRE \add_ln102_7_reg_2008_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(add_ln102_7_fu_1142_p2[7]),
        .Q(add_ln102_7_reg_2008_reg[5]),
        .R(1'b0));
  FDRE \add_ln102_7_reg_2008_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(add_ln102_7_fu_1142_p2[8]),
        .Q(add_ln102_7_reg_2008_reg[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln102_9_reg_2070[3]_i_1 
       (.I0(zext_ln102_1_reg_1794[2]),
        .I1(zext_ln102_1_reg_1794[3]),
        .O(add_ln102_11_fu_1209_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \add_ln102_9_reg_2070[4]_i_1 
       (.I0(zext_ln102_1_reg_1794[4]),
        .I1(zext_ln102_1_reg_1794[2]),
        .I2(zext_ln102_1_reg_1794[3]),
        .O(\add_ln102_9_reg_2070[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \add_ln102_9_reg_2070[5]_i_1 
       (.I0(zext_ln102_1_reg_1794[5]),
        .I1(zext_ln102_1_reg_1794[3]),
        .I2(zext_ln102_1_reg_1794[2]),
        .I3(zext_ln102_1_reg_1794[4]),
        .O(add_ln102_11_fu_1209_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h56AAAAAA)) 
    \add_ln102_9_reg_2070[6]_i_1 
       (.I0(zext_ln102_1_reg_1794[6]),
        .I1(zext_ln102_1_reg_1794[3]),
        .I2(zext_ln102_1_reg_1794[2]),
        .I3(zext_ln102_1_reg_1794[4]),
        .I4(zext_ln102_1_reg_1794[5]),
        .O(\add_ln102_9_reg_2070[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6A6A6AAAAAAAAAAA)) 
    \add_ln102_9_reg_2070[7]_i_1 
       (.I0(zext_ln102_1_reg_1794[7]),
        .I1(zext_ln102_1_reg_1794[5]),
        .I2(zext_ln102_1_reg_1794[4]),
        .I3(zext_ln102_1_reg_1794[2]),
        .I4(zext_ln102_1_reg_1794[3]),
        .I5(zext_ln102_1_reg_1794[6]),
        .O(add_ln102_11_fu_1209_p2[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA56AAAAAA)) 
    \add_ln102_9_reg_2070[8]_i_1 
       (.I0(zext_ln102_1_reg_1794[8]),
        .I1(zext_ln102_1_reg_1794[3]),
        .I2(zext_ln102_1_reg_1794[2]),
        .I3(zext_ln102_1_reg_1794[7]),
        .I4(zext_ln102_1_reg_1794[6]),
        .I5(\add_ln102_3_reg_1884[8]_i_2_n_0 ),
        .O(add_ln102_11_fu_1209_p2[8]));
  FDRE \add_ln102_9_reg_2070_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(add_ln102_11_fu_1209_p2[2]),
        .Q(add_ln102_9_reg_2070_reg[0]),
        .R(1'b0));
  FDRE \add_ln102_9_reg_2070_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(add_ln102_11_fu_1209_p2[3]),
        .Q(add_ln102_9_reg_2070_reg[1]),
        .R(1'b0));
  FDRE \add_ln102_9_reg_2070_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(\add_ln102_9_reg_2070[4]_i_1_n_0 ),
        .Q(add_ln102_9_reg_2070_reg[2]),
        .R(1'b0));
  FDRE \add_ln102_9_reg_2070_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(add_ln102_11_fu_1209_p2[5]),
        .Q(add_ln102_9_reg_2070_reg[3]),
        .R(1'b0));
  FDRE \add_ln102_9_reg_2070_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(\add_ln102_9_reg_2070[6]_i_1_n_0 ),
        .Q(add_ln102_9_reg_2070_reg[4]),
        .R(1'b0));
  FDRE \add_ln102_9_reg_2070_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(add_ln102_11_fu_1209_p2[7]),
        .Q(add_ln102_9_reg_2070_reg[5]),
        .R(1'b0));
  FDRE \add_ln102_9_reg_2070_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(add_ln102_11_fu_1209_p2[8]),
        .Q(add_ln102_9_reg_2070_reg[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \add_ln102_reg_1752[1]_i_1 
       (.I0(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I1(matrix_address0173_out),
        .I2(ptr_0_reg_933[1]),
        .I3(ptr_reg_2435[1]),
        .O(add_ln102_fu_1004_p2[1]));
  LUT6 #(
    .INIT(64'h5355A3AA5C55ACAA)) 
    \add_ln102_reg_1752[2]_i_1 
       (.I0(ptr_0_reg_933[1]),
        .I1(ptr_reg_2435[1]),
        .I2(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I3(matrix_address0173_out),
        .I4(ptr_0_reg_933[2]),
        .I5(ptr_reg_2435[2]),
        .O(add_ln102_fu_1004_p2[2]));
  LUT6 #(
    .INIT(64'h53F35FFFAC0CA000)) 
    \add_ln102_reg_1752[3]_i_1 
       (.I0(ptr_reg_2435[1]),
        .I1(ptr_0_reg_933[1]),
        .I2(\k_0_reg_945[4]_i_2_n_0 ),
        .I3(ptr_reg_2435[2]),
        .I4(ptr_0_reg_933[2]),
        .I5(data9[3]),
        .O(add_ln102_fu_1004_p2[3]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln102_reg_1752[4]_i_1 
       (.I0(\add_ln102_reg_1752[4]_i_2_n_0 ),
        .I1(ptr_reg_2435[3]),
        .I2(ptr_0_reg_933[3]),
        .I3(\k_0_reg_945[4]_i_2_n_0 ),
        .I4(ptr_0_reg_933[4]),
        .I5(ptr_reg_2435[4]),
        .O(add_ln102_fu_1004_p2[4]));
  LUT6 #(
    .INIT(64'hACAA0C00A0AA0000)) 
    \add_ln102_reg_1752[4]_i_2 
       (.I0(ptr_0_reg_933[2]),
        .I1(ptr_reg_2435[2]),
        .I2(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I3(matrix_address0173_out),
        .I4(ptr_0_reg_933[1]),
        .I5(ptr_reg_2435[1]),
        .O(\add_ln102_reg_1752[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln102_reg_1752[5]_i_1 
       (.I0(\add_ln102_reg_1752[5]_i_2_n_0 ),
        .I1(ptr_reg_2435[4]),
        .I2(ptr_0_reg_933[4]),
        .I3(\k_0_reg_945[4]_i_2_n_0 ),
        .I4(ptr_0_reg_933[5]),
        .I5(ptr_reg_2435[5]),
        .O(add_ln102_fu_1004_p2[5]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln102_reg_1752[5]_i_2 
       (.I0(ptr_0_reg_933[3]),
        .I1(ptr_reg_2435[3]),
        .I2(data9__0),
        .I3(ptr_reg_2435[2]),
        .I4(ptr_0_reg_933[2]),
        .I5(\k_0_reg_945[4]_i_2_n_0 ),
        .O(\add_ln102_reg_1752[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln102_reg_1752[6]_i_1 
       (.I0(\add_ln102_reg_1752[6]_i_2_n_0 ),
        .I1(ptr_reg_2435[5]),
        .I2(ptr_0_reg_933[5]),
        .I3(\k_0_reg_945[4]_i_2_n_0 ),
        .I4(ptr_0_reg_933[6]),
        .I5(ptr_reg_2435[6]),
        .O(add_ln102_fu_1004_p2[6]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln102_reg_1752[6]_i_2 
       (.I0(ptr_0_reg_933[4]),
        .I1(ptr_reg_2435[4]),
        .I2(\add_ln102_reg_1752[4]_i_2_n_0 ),
        .I3(ptr_reg_2435[3]),
        .I4(ptr_0_reg_933[3]),
        .I5(\k_0_reg_945[4]_i_2_n_0 ),
        .O(\add_ln102_reg_1752[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln102_reg_1752[7]_i_1 
       (.I0(\add_ln102_reg_1752[7]_i_2_n_0 ),
        .I1(ptr_reg_2435[6]),
        .I2(ptr_0_reg_933[6]),
        .I3(\k_0_reg_945[4]_i_2_n_0 ),
        .I4(ptr_0_reg_933[7]),
        .I5(ptr_reg_2435[7]),
        .O(add_ln102_fu_1004_p2[7]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln102_reg_1752[7]_i_2 
       (.I0(ptr_0_reg_933[5]),
        .I1(ptr_reg_2435[5]),
        .I2(\add_ln102_reg_1752[5]_i_2_n_0 ),
        .I3(ptr_reg_2435[4]),
        .I4(ptr_0_reg_933[4]),
        .I5(\k_0_reg_945[4]_i_2_n_0 ),
        .O(\add_ln102_reg_1752[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln102_reg_1752[8]_i_1 
       (.I0(\add_ln102_reg_1752[8]_i_2_n_0 ),
        .I1(ptr_reg_2435[7]),
        .I2(ptr_0_reg_933[7]),
        .I3(\k_0_reg_945[4]_i_2_n_0 ),
        .I4(ptr_0_reg_933[8]),
        .I5(ptr_reg_2435[8]),
        .O(add_ln102_fu_1004_p2[8]));
  LUT6 #(
    .INIT(64'hC000C000A0A00000)) 
    \add_ln102_reg_1752[8]_i_2 
       (.I0(ptr_0_reg_933[6]),
        .I1(ptr_reg_2435[6]),
        .I2(\add_ln102_reg_1752[6]_i_2_n_0 ),
        .I3(ptr_reg_2435[5]),
        .I4(ptr_0_reg_933[5]),
        .I5(\k_0_reg_945[4]_i_2_n_0 ),
        .O(\add_ln102_reg_1752[8]_i_2_n_0 ));
  FDRE \add_ln102_reg_1752_reg[1] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(add_ln102_fu_1004_p2[1]),
        .Q(data8__0[1]),
        .R(1'b0));
  FDRE \add_ln102_reg_1752_reg[2] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(add_ln102_fu_1004_p2[2]),
        .Q(data8__0[2]),
        .R(1'b0));
  FDRE \add_ln102_reg_1752_reg[3] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(add_ln102_fu_1004_p2[3]),
        .Q(data8__0[3]),
        .R(1'b0));
  FDRE \add_ln102_reg_1752_reg[4] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(add_ln102_fu_1004_p2[4]),
        .Q(data8__0[4]),
        .R(1'b0));
  FDRE \add_ln102_reg_1752_reg[5] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(add_ln102_fu_1004_p2[5]),
        .Q(data8__0[5]),
        .R(1'b0));
  FDRE \add_ln102_reg_1752_reg[6] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(add_ln102_fu_1004_p2[6]),
        .Q(data8__0[6]),
        .R(1'b0));
  FDRE \add_ln102_reg_1752_reg[7] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(add_ln102_fu_1004_p2[7]),
        .Q(data8__0[7]),
        .R(1'b0));
  FDRE \add_ln102_reg_1752_reg[8] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(add_ln102_fu_1004_p2[8]),
        .Q(data8__0[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(ap_done),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[121]_i_1 
       (.I0(\ap_CS_fsm[121]_i_2_n_0 ),
        .I1(\ap_CS_fsm[121]_i_3_n_0 ),
        .I2(\ap_CS_fsm[121]_i_4_n_0 ),
        .I3(\ap_CS_fsm[121]_i_5_n_0 ),
        .I4(\ap_CS_fsm[121]_i_6_n_0 ),
        .O(ap_NS_fsm[121]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[121]_i_10 
       (.I0(\ap_CS_fsm[121]_i_24_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[111] ),
        .I2(ap_CS_fsm_pp0_stage109),
        .I3(\ap_CS_fsm_reg_n_0_[113] ),
        .I4(\ap_CS_fsm_reg_n_0_[112] ),
        .I5(\ap_CS_fsm[121]_i_25_n_0 ),
        .O(\ap_CS_fsm[121]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_11 
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(ap_CS_fsm_pp0_stage26),
        .I2(\ap_CS_fsm_reg_n_0_[24] ),
        .I3(ap_CS_fsm_pp0_stage24),
        .O(\ap_CS_fsm[121]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[121]_i_12 
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_CS_fsm_pp0_stage19),
        .I2(\ap_CS_fsm_reg_n_0_[23] ),
        .I3(\ap_CS_fsm_reg_n_0_[22] ),
        .I4(\ap_CS_fsm[121]_i_26_n_0 ),
        .O(\ap_CS_fsm[121]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_13 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage4),
        .O(\ap_CS_fsm[121]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_14 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage8),
        .O(\ap_CS_fsm[121]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[121]_i_15 
       (.I0(\ap_CS_fsm_reg_n_0_[53] ),
        .I1(\ap_CS_fsm_reg_n_0_[52] ),
        .I2(ap_CS_fsm_pp0_stage54),
        .I3(\ap_CS_fsm_reg_n_0_[54] ),
        .I4(\ap_CS_fsm[121]_i_27_n_0 ),
        .O(\ap_CS_fsm[121]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[121]_i_16 
       (.I0(\ap_CS_fsm_reg_n_0_[60] ),
        .I1(\ap_CS_fsm_reg_n_0_[59] ),
        .I2(ap_CS_fsm_pp0_stage61),
        .I3(ap_CS_fsm_pp0_stage60),
        .I4(\ap_CS_fsm[121]_i_28_n_0 ),
        .O(\ap_CS_fsm[121]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[121]_i_17 
       (.I0(ap_CS_fsm_pp0_stage36),
        .I1(\ap_CS_fsm_reg_n_0_[36] ),
        .I2(ap_CS_fsm_pp0_stage38),
        .I3(ap_CS_fsm_pp0_stage37),
        .I4(\ap_CS_fsm[121]_i_29_n_0 ),
        .O(\ap_CS_fsm[121]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[121]_i_18 
       (.I0(ap_CS_fsm_pp0_stage44),
        .I1(ap_CS_fsm_pp0_stage43),
        .I2(\ap_CS_fsm_reg_n_0_[47] ),
        .I3(\ap_CS_fsm_reg_n_0_[46] ),
        .I4(\ap_CS_fsm[121]_i_30_n_0 ),
        .O(\ap_CS_fsm[121]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_19 
       (.I0(ap_CS_fsm_pp0_stage98),
        .I1(ap_CS_fsm_pp0_stage97),
        .I2(\ap_CS_fsm_reg_n_0_[101] ),
        .I3(\ap_CS_fsm_reg_n_0_[100] ),
        .O(\ap_CS_fsm[121]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[121]_i_2 
       (.I0(\ap_CS_fsm[121]_i_7_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[90] ),
        .I2(\ap_CS_fsm_reg_n_0_[84] ),
        .I3(\ap_CS_fsm[121]_i_8_n_0 ),
        .I4(\ap_CS_fsm[121]_i_9_n_0 ),
        .I5(\ap_CS_fsm[121]_i_10_n_0 ),
        .O(\ap_CS_fsm[121]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[121]_i_20 
       (.I0(ap_CS_fsm_pp0_stage103),
        .I1(ap_CS_fsm_pp0_stage104),
        .I2(\ap_CS_fsm_reg_n_0_[102] ),
        .I3(ap_CS_fsm_pp0_stage102),
        .I4(\ap_CS_fsm[121]_i_31_n_0 ),
        .O(\ap_CS_fsm[121]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_21 
       (.I0(ap_CS_fsm_pp0_stage91),
        .I1(\ap_CS_fsm_reg_n_0_[89] ),
        .I2(ap_CS_fsm_pp0_stage92),
        .I3(ap_CS_fsm_pp0_stage90),
        .O(\ap_CS_fsm[121]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_22 
       (.I0(ap_CS_fsm_pp0_stage72),
        .I1(ap_CS_fsm_pp0_stage73),
        .I2(\ap_CS_fsm_reg_n_0_[71] ),
        .I3(\ap_CS_fsm_reg_n_0_[72] ),
        .O(\ap_CS_fsm[121]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[121]_i_23 
       (.I0(ap_CS_fsm_pp0_stage67),
        .I1(ap_CS_fsm_pp0_stage66),
        .I2(\ap_CS_fsm_reg_n_0_[70] ),
        .I3(ap_CS_fsm_pp0_stage68),
        .I4(\ap_CS_fsm[121]_i_32_n_0 ),
        .O(\ap_CS_fsm[121]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_24 
       (.I0(ap_CS_fsm_pp0_stage114),
        .I1(\ap_CS_fsm_reg_n_0_[114] ),
        .I2(\ap_CS_fsm_reg_n_0_[117] ),
        .I3(ap_CS_fsm_pp0_stage115),
        .O(\ap_CS_fsm[121]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[121]_i_25 
       (.I0(ap_done),
        .I1(\ap_CS_fsm_reg_n_0_[83] ),
        .I2(\ap_CS_fsm_reg_n_0_[118] ),
        .I3(\ap_CS_fsm_reg_n_0_[119] ),
        .I4(\ap_CS_fsm[121]_i_33_n_0 ),
        .O(\ap_CS_fsm[121]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_26 
       (.I0(\ap_CS_fsm_reg_n_0_[18] ),
        .I1(ap_CS_fsm_pp0_stage18),
        .I2(\ap_CS_fsm_reg_n_0_[16] ),
        .I3(\ap_CS_fsm_reg_n_0_[17] ),
        .O(\ap_CS_fsm[121]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_27 
       (.I0(ap_CS_fsm_pp0_stage49),
        .I1(ap_CS_fsm_pp0_stage50),
        .I2(\ap_CS_fsm_reg_n_0_[48] ),
        .I3(ap_CS_fsm_pp0_stage48),
        .O(\ap_CS_fsm[121]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_28 
       (.I0(\ap_CS_fsm_reg_n_0_[95] ),
        .I1(\ap_CS_fsm_reg_n_0_[58] ),
        .I2(ap_CS_fsm_pp0_stage55),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm[121]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_29 
       (.I0(\ap_CS_fsm_reg_n_0_[34] ),
        .I1(\ap_CS_fsm_reg_n_0_[35] ),
        .I2(ap_CS_fsm_pp0_stage31),
        .I3(ap_CS_fsm_pp0_stage32),
        .O(\ap_CS_fsm[121]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[121]_i_3 
       (.I0(\ap_CS_fsm[121]_i_11_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[30] ),
        .I2(ap_CS_fsm_pp0_stage30),
        .I3(\ap_CS_fsm_reg_n_0_[28] ),
        .I4(\ap_CS_fsm_reg_n_0_[29] ),
        .I5(\ap_CS_fsm[121]_i_12_n_0 ),
        .O(\ap_CS_fsm[121]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_30 
       (.I0(\ap_CS_fsm_reg_n_0_[42] ),
        .I1(ap_CS_fsm_pp0_stage42),
        .I2(\ap_CS_fsm_reg_n_0_[40] ),
        .I3(\ap_CS_fsm_reg_n_0_[41] ),
        .O(\ap_CS_fsm[121]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_31 
       (.I0(\ap_CS_fsm_reg_n_0_[107] ),
        .I1(\ap_CS_fsm_reg_n_0_[106] ),
        .I2(ap_CS_fsm_pp0_stage108),
        .I3(\ap_CS_fsm_reg_n_0_[108] ),
        .O(\ap_CS_fsm[121]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_32 
       (.I0(\ap_CS_fsm_reg_n_0_[65] ),
        .I1(\ap_CS_fsm_reg_n_0_[66] ),
        .I2(ap_CS_fsm_pp0_stage62),
        .I3(\ap_CS_fsm_reg_n_0_[64] ),
        .O(\ap_CS_fsm[121]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_33 
       (.I0(ap_CS_fsm_pp0_stage80),
        .I1(\ap_CS_fsm_reg_n_0_[82] ),
        .I2(ap_CS_fsm_pp0_stage78),
        .I3(ap_CS_fsm_pp0_stage79),
        .O(\ap_CS_fsm[121]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \ap_CS_fsm[121]_i_4 
       (.I0(\ap_CS_fsm[121]_i_13_n_0 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage56),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_condition_pp0_exit_iter0_state2),
        .O(\ap_CS_fsm[121]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[121]_i_5 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(\ap_CS_fsm_reg_n_0_[12] ),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_CS_fsm_pp0_stage13),
        .I4(\ap_CS_fsm[121]_i_14_n_0 ),
        .O(\ap_CS_fsm[121]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[121]_i_6 
       (.I0(\ap_CS_fsm[121]_i_15_n_0 ),
        .I1(\ap_CS_fsm[121]_i_16_n_0 ),
        .I2(\ap_CS_fsm[121]_i_17_n_0 ),
        .I3(\ap_CS_fsm[121]_i_18_n_0 ),
        .O(\ap_CS_fsm[121]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[121]_i_7 
       (.I0(\ap_CS_fsm[121]_i_19_n_0 ),
        .I1(ap_CS_fsm_pp0_stage119),
        .I2(\ap_CS_fsm_reg_n_0_[94] ),
        .I3(ap_CS_fsm_pp0_stage96),
        .I4(\ap_CS_fsm_reg_n_0_[96] ),
        .I5(\ap_CS_fsm[121]_i_20_n_0 ),
        .O(\ap_CS_fsm[121]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[121]_i_8 
       (.I0(ap_CS_fsm_pp0_stage86),
        .I1(\ap_CS_fsm_reg_n_0_[88] ),
        .I2(ap_CS_fsm_pp0_stage84),
        .I3(ap_CS_fsm_pp0_stage85),
        .I4(\ap_CS_fsm[121]_i_21_n_0 ),
        .O(\ap_CS_fsm[121]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[121]_i_9 
       (.I0(\ap_CS_fsm[121]_i_22_n_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[77] ),
        .I2(\ap_CS_fsm_reg_n_0_[78] ),
        .I3(ap_CS_fsm_pp0_stage74),
        .I4(\ap_CS_fsm_reg_n_0_[76] ),
        .I5(\ap_CS_fsm[121]_i_23_n_0 ),
        .O(\ap_CS_fsm[121]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(ap_CS_fsm_pp0_stage119),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[121]_i_2_n_0 ),
        .I1(\ap_CS_fsm[121]_i_3_n_0 ),
        .I2(\ap_CS_fsm[2]_i_2_n_0 ),
        .I3(\ap_CS_fsm[121]_i_5_n_0 ),
        .I4(\ap_CS_fsm[121]_i_6_n_0 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[121]_i_13_n_0 ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage56),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_condition_pp0_exit_iter0_state2),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage98),
        .Q(\ap_CS_fsm_reg_n_0_[100] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[100] ),
        .Q(\ap_CS_fsm_reg_n_0_[101] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[101] ),
        .Q(\ap_CS_fsm_reg_n_0_[102] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[102] ),
        .Q(ap_CS_fsm_pp0_stage102),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage102),
        .Q(ap_CS_fsm_pp0_stage103),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage103),
        .Q(ap_CS_fsm_pp0_stage104),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage104),
        .Q(\ap_CS_fsm_reg_n_0_[106] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[106] ),
        .Q(\ap_CS_fsm_reg_n_0_[107] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[107] ),
        .Q(\ap_CS_fsm_reg_n_0_[108] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[108] ),
        .Q(ap_CS_fsm_pp0_stage108),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage108),
        .Q(ap_CS_fsm_pp0_stage109),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage109),
        .Q(\ap_CS_fsm_reg_n_0_[111] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[111] ),
        .Q(\ap_CS_fsm_reg_n_0_[112] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[112] ),
        .Q(\ap_CS_fsm_reg_n_0_[113] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[113] ),
        .Q(\ap_CS_fsm_reg_n_0_[114] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[114] ),
        .Q(ap_CS_fsm_pp0_stage114),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage114),
        .Q(ap_CS_fsm_pp0_stage115),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage115),
        .Q(\ap_CS_fsm_reg_n_0_[117] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[117] ),
        .Q(\ap_CS_fsm_reg_n_0_[118] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[118] ),
        .Q(\ap_CS_fsm_reg_n_0_[119] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[119] ),
        .Q(ap_CS_fsm_pp0_stage119),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[121]),
        .Q(ap_done),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(ap_CS_fsm_pp0_stage18),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage18),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage19),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage20),
        .Q(\ap_CS_fsm_reg_n_0_[22] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[22] ),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(\ap_CS_fsm_reg_n_0_[24] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[24] ),
        .Q(ap_CS_fsm_pp0_stage24),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage24),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage25),
        .Q(ap_CS_fsm_pp0_stage26),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage26),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(ap_CS_fsm_pp0_stage30),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage30),
        .Q(ap_CS_fsm_pp0_stage31),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage31),
        .Q(ap_CS_fsm_pp0_stage32),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage32),
        .Q(\ap_CS_fsm_reg_n_0_[34] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[34] ),
        .Q(\ap_CS_fsm_reg_n_0_[35] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[35] ),
        .Q(\ap_CS_fsm_reg_n_0_[36] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[36] ),
        .Q(ap_CS_fsm_pp0_stage36),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage36),
        .Q(ap_CS_fsm_pp0_stage37),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage37),
        .Q(ap_CS_fsm_pp0_stage38),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage38),
        .Q(\ap_CS_fsm_reg_n_0_[40] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[40] ),
        .Q(\ap_CS_fsm_reg_n_0_[41] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[41] ),
        .Q(\ap_CS_fsm_reg_n_0_[42] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[42] ),
        .Q(ap_CS_fsm_pp0_stage42),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage42),
        .Q(ap_CS_fsm_pp0_stage43),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage43),
        .Q(ap_CS_fsm_pp0_stage44),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage44),
        .Q(\ap_CS_fsm_reg_n_0_[46] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[46] ),
        .Q(\ap_CS_fsm_reg_n_0_[47] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[47] ),
        .Q(\ap_CS_fsm_reg_n_0_[48] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[48] ),
        .Q(ap_CS_fsm_pp0_stage48),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage48),
        .Q(ap_CS_fsm_pp0_stage49),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage49),
        .Q(ap_CS_fsm_pp0_stage50),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage50),
        .Q(\ap_CS_fsm_reg_n_0_[52] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[52] ),
        .Q(\ap_CS_fsm_reg_n_0_[53] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[53] ),
        .Q(\ap_CS_fsm_reg_n_0_[54] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[54] ),
        .Q(ap_CS_fsm_pp0_stage54),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage54),
        .Q(ap_CS_fsm_pp0_stage55),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage55),
        .Q(ap_CS_fsm_pp0_stage56),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage56),
        .Q(\ap_CS_fsm_reg_n_0_[58] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[58] ),
        .Q(\ap_CS_fsm_reg_n_0_[59] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[59] ),
        .Q(\ap_CS_fsm_reg_n_0_[60] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[60] ),
        .Q(ap_CS_fsm_pp0_stage60),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage60),
        .Q(ap_CS_fsm_pp0_stage61),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage61),
        .Q(ap_CS_fsm_pp0_stage62),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage62),
        .Q(\ap_CS_fsm_reg_n_0_[64] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[64] ),
        .Q(\ap_CS_fsm_reg_n_0_[65] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[65] ),
        .Q(\ap_CS_fsm_reg_n_0_[66] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[66] ),
        .Q(ap_CS_fsm_pp0_stage66),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage66),
        .Q(ap_CS_fsm_pp0_stage67),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage67),
        .Q(ap_CS_fsm_pp0_stage68),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage68),
        .Q(\ap_CS_fsm_reg_n_0_[70] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[70] ),
        .Q(\ap_CS_fsm_reg_n_0_[71] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[71] ),
        .Q(\ap_CS_fsm_reg_n_0_[72] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[72] ),
        .Q(ap_CS_fsm_pp0_stage72),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage72),
        .Q(ap_CS_fsm_pp0_stage73),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage73),
        .Q(ap_CS_fsm_pp0_stage74),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage74),
        .Q(\ap_CS_fsm_reg_n_0_[76] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[76] ),
        .Q(\ap_CS_fsm_reg_n_0_[77] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[77] ),
        .Q(\ap_CS_fsm_reg_n_0_[78] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[78] ),
        .Q(ap_CS_fsm_pp0_stage78),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage78),
        .Q(ap_CS_fsm_pp0_stage79),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage79),
        .Q(ap_CS_fsm_pp0_stage80),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage80),
        .Q(\ap_CS_fsm_reg_n_0_[82] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[82] ),
        .Q(\ap_CS_fsm_reg_n_0_[83] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[83] ),
        .Q(\ap_CS_fsm_reg_n_0_[84] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[84] ),
        .Q(ap_CS_fsm_pp0_stage84),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage84),
        .Q(ap_CS_fsm_pp0_stage85),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage85),
        .Q(ap_CS_fsm_pp0_stage86),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage86),
        .Q(\ap_CS_fsm_reg_n_0_[88] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[88] ),
        .Q(\ap_CS_fsm_reg_n_0_[89] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[89] ),
        .Q(\ap_CS_fsm_reg_n_0_[90] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[90] ),
        .Q(ap_CS_fsm_pp0_stage90),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage90),
        .Q(ap_CS_fsm_pp0_stage91),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage91),
        .Q(ap_CS_fsm_pp0_stage92),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage92),
        .Q(\ap_CS_fsm_reg_n_0_[94] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[94] ),
        .Q(\ap_CS_fsm_reg_n_0_[95] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[95] ),
        .Q(\ap_CS_fsm_reg_n_0_[96] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[96] ),
        .Q(ap_CS_fsm_pp0_stage96),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage96),
        .Q(ap_CS_fsm_pp0_stage97),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage97),
        .Q(ap_CS_fsm_pp0_stage98),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h0000000000EAEAEA)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_start),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(ap_rst),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CCCCCC0A)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_NS_fsm124_out),
        .I3(ap_CS_fsm_pp0_stage119),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_rst),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_start),
        .O(ap_NS_fsm124_out));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_start),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \col_address0[0]_INST_0 
       (.I0(\col_address0[8]_INST_0_i_3_n_0 ),
        .I1(\col_address0[0]_INST_0_i_1_n_0 ),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(\^row_address0 ));
  LUT6 #(
    .INIT(64'h0000000050504450)) 
    \col_address0[0]_INST_0_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ptr_reg_2435[0]),
        .I2(ptr_0_reg_933[0]),
        .I3(matrix_address0173_out),
        .I4(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(\col_address0[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFAFE)) 
    \col_address0[1]_INST_0 
       (.I0(\col_address0[1]_INST_0_i_1_n_0 ),
        .I1(\col_address0[1]_INST_0_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(\^col_address0 [1]));
  LUT6 #(
    .INIT(64'h00000000000000F4)) 
    \col_address0[1]_INST_0_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[1]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00000D08)) 
    \col_address0[1]_INST_0_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(data8__0[1]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(data9__0),
        .I4(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address0[1]_INST_0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \col_address0[1]_INST_0_i_3 
       (.I0(ptr_reg_2435[1]),
        .I1(ptr_0_reg_933[1]),
        .I2(matrix_address0173_out),
        .I3(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(data9__0));
  LUT6 #(
    .INIT(64'hFFFFFFAE0000FFAE)) 
    \col_address0[2]_INST_0 
       (.I0(\col_address0[2]_INST_0_i_1_n_0 ),
        .I1(\col_address0[2]_INST_0_i_2_n_0 ),
        .I2(\col_address0[8]_INST_0_i_3_n_0 ),
        .I3(\col_address0[2]_INST_0_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(data0[2]),
        .O(\^col_address0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \col_address0[2]_INST_0_i_1 
       (.I0(\col_address0[2]_INST_0_i_4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \col_address0[2]_INST_0_i_2 
       (.I0(\add_ln102_1_reg_1822_reg_n_0_[2] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(data9[2]),
        .I3(data8__0[2]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address0[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \col_address0[2]_INST_0_i_3 
       (.I0(data1[2]),
        .I1(add_ln102_9_reg_2070_reg[0]),
        .I2(add_ln102_11_reg_2127_reg[0]),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \col_address0[2]_INST_0_i_4 
       (.I0(add_ln102_7_reg_2008_reg[0]),
        .I1(\add_ln102_3_reg_1884_reg_n_0_[2] ),
        .I2(add_ln102_5_reg_1946_reg[0]),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(\col_address0[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAE0000FFAE)) 
    \col_address0[3]_INST_0 
       (.I0(\col_address0[3]_INST_0_i_1_n_0 ),
        .I1(\col_address0[3]_INST_0_i_2_n_0 ),
        .I2(\col_address0[8]_INST_0_i_3_n_0 ),
        .I3(\col_address0[3]_INST_0_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(data0[3]),
        .O(\^col_address0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \col_address0[3]_INST_0_i_1 
       (.I0(\col_address0[3]_INST_0_i_4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \col_address0[3]_INST_0_i_2 
       (.I0(\add_ln102_1_reg_1822_reg_n_0_[3] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(data9[3]),
        .I3(data8__0[3]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address0[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \col_address0[3]_INST_0_i_3 
       (.I0(data1[3]),
        .I1(add_ln102_9_reg_2070_reg[1]),
        .I2(add_ln102_11_reg_2127_reg[1]),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \col_address0[3]_INST_0_i_4 
       (.I0(add_ln102_7_reg_2008_reg[1]),
        .I1(\add_ln102_3_reg_1884_reg_n_0_[3] ),
        .I2(add_ln102_5_reg_1946_reg[1]),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(\col_address0[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAE0000FFAE)) 
    \col_address0[4]_INST_0 
       (.I0(\col_address0[4]_INST_0_i_1_n_0 ),
        .I1(\col_address0[4]_INST_0_i_2_n_0 ),
        .I2(\col_address0[8]_INST_0_i_3_n_0 ),
        .I3(\col_address0[4]_INST_0_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(data0[4]),
        .O(\^col_address0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \col_address0[4]_INST_0_i_1 
       (.I0(\col_address0[4]_INST_0_i_4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \col_address0[4]_INST_0_i_2 
       (.I0(\add_ln102_1_reg_1822_reg_n_0_[4] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(data9[4]),
        .I3(data8__0[4]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address0[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \col_address0[4]_INST_0_i_3 
       (.I0(data1[4]),
        .I1(add_ln102_9_reg_2070_reg[2]),
        .I2(add_ln102_11_reg_2127_reg[2]),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \col_address0[4]_INST_0_i_4 
       (.I0(add_ln102_7_reg_2008_reg[2]),
        .I1(\add_ln102_3_reg_1884_reg_n_0_[4] ),
        .I2(add_ln102_5_reg_1946_reg[2]),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(\col_address0[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAE0000FFAE)) 
    \col_address0[5]_INST_0 
       (.I0(\col_address0[5]_INST_0_i_1_n_0 ),
        .I1(\col_address0[5]_INST_0_i_2_n_0 ),
        .I2(\col_address0[8]_INST_0_i_3_n_0 ),
        .I3(\col_address0[5]_INST_0_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(data0[5]),
        .O(\^col_address0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \col_address0[5]_INST_0_i_1 
       (.I0(\col_address0[5]_INST_0_i_4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \col_address0[5]_INST_0_i_2 
       (.I0(\add_ln102_1_reg_1822_reg_n_0_[5] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(data9[5]),
        .I3(data8__0[5]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address0[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \col_address0[5]_INST_0_i_3 
       (.I0(data1[5]),
        .I1(add_ln102_9_reg_2070_reg[3]),
        .I2(add_ln102_11_reg_2127_reg[3]),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[5]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \col_address0[5]_INST_0_i_4 
       (.I0(add_ln102_7_reg_2008_reg[3]),
        .I1(\add_ln102_3_reg_1884_reg_n_0_[5] ),
        .I2(add_ln102_5_reg_1946_reg[3]),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(\col_address0[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAE0000FFAE)) 
    \col_address0[6]_INST_0 
       (.I0(\col_address0[6]_INST_0_i_1_n_0 ),
        .I1(\col_address0[6]_INST_0_i_2_n_0 ),
        .I2(\col_address0[8]_INST_0_i_3_n_0 ),
        .I3(\col_address0[6]_INST_0_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(data0[6]),
        .O(\^col_address0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \col_address0[6]_INST_0_i_1 
       (.I0(\col_address0[6]_INST_0_i_4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \col_address0[6]_INST_0_i_2 
       (.I0(\add_ln102_1_reg_1822_reg_n_0_[6] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(data9[6]),
        .I3(data8__0[6]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address0[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \col_address0[6]_INST_0_i_3 
       (.I0(data1[6]),
        .I1(add_ln102_9_reg_2070_reg[4]),
        .I2(add_ln102_11_reg_2127_reg[4]),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[6]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \col_address0[6]_INST_0_i_4 
       (.I0(add_ln102_7_reg_2008_reg[4]),
        .I1(\add_ln102_3_reg_1884_reg_n_0_[6] ),
        .I2(add_ln102_5_reg_1946_reg[4]),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(\col_address0[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAE0000FFAE)) 
    \col_address0[7]_INST_0 
       (.I0(\col_address0[7]_INST_0_i_1_n_0 ),
        .I1(\col_address0[7]_INST_0_i_2_n_0 ),
        .I2(\col_address0[8]_INST_0_i_3_n_0 ),
        .I3(\col_address0[7]_INST_0_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(data0[7]),
        .O(\^col_address0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \col_address0[7]_INST_0_i_1 
       (.I0(\col_address0[7]_INST_0_i_4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \col_address0[7]_INST_0_i_2 
       (.I0(\add_ln102_1_reg_1822_reg_n_0_[7] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(data9[7]),
        .I3(data8__0[7]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address0[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \col_address0[7]_INST_0_i_3 
       (.I0(data1[7]),
        .I1(add_ln102_9_reg_2070_reg[5]),
        .I2(add_ln102_11_reg_2127_reg[5]),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[7]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \col_address0[7]_INST_0_i_4 
       (.I0(add_ln102_7_reg_2008_reg[5]),
        .I1(\add_ln102_3_reg_1884_reg_n_0_[7] ),
        .I2(add_ln102_5_reg_1946_reg[5]),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(\col_address0[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAE0000FFAE)) 
    \col_address0[8]_INST_0 
       (.I0(\col_address0[8]_INST_0_i_1_n_0 ),
        .I1(\col_address0[8]_INST_0_i_2_n_0 ),
        .I2(\col_address0[8]_INST_0_i_3_n_0 ),
        .I3(\col_address0[8]_INST_0_i_4_n_0 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(data0[8]),
        .O(\^col_address0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \col_address0[8]_INST_0_i_1 
       (.I0(\col_address0[8]_INST_0_i_5_n_0 ),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \col_address0[8]_INST_0_i_2 
       (.I0(\add_ln102_1_reg_1822_reg_n_0_[8] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(data9[8]),
        .I3(data8__0[8]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address0[8]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \col_address0[8]_INST_0_i_3 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_CS_fsm_pp0_stage8),
        .O(\col_address0[8]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \col_address0[8]_INST_0_i_4 
       (.I0(data1[8]),
        .I1(add_ln102_9_reg_2070_reg[6]),
        .I2(add_ln102_11_reg_2127_reg[6]),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\col_address0[8]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \col_address0[8]_INST_0_i_5 
       (.I0(add_ln102_7_reg_2008_reg[6]),
        .I1(\add_ln102_3_reg_1884_reg_n_0_[8] ),
        .I2(add_ln102_5_reg_1946_reg[6]),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(\col_address0[8]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \col_address0[8]_INST_0_i_6 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage5),
        .O(\col_address0[8]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \col_address1[0]_INST_0 
       (.I0(\col_address0[8]_INST_0_i_3_n_0 ),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(ap_CS_fsm_pp0_stage9),
        .O(col_address1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFAFE)) 
    \col_address1[1]_INST_0 
       (.I0(\col_address0[1]_INST_0_i_1_n_0 ),
        .I1(\col_address1[1]_INST_0_i_1_n_0 ),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(col_address1[1]));
  LUT6 #(
    .INIT(64'h0000000032323322)) 
    \col_address1[1]_INST_0_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ptr_reg_2435[1]),
        .I3(ptr_0_reg_933[1]),
        .I4(\k_0_reg_945[4]_i_2_n_0 ),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address1[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAE0000FFAE)) 
    \col_address1[2]_INST_0 
       (.I0(\col_address0[2]_INST_0_i_1_n_0 ),
        .I1(\col_address1[2]_INST_0_i_1_n_0 ),
        .I2(\col_address0[8]_INST_0_i_3_n_0 ),
        .I3(\col_address0[2]_INST_0_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(data0[2]),
        .O(col_address1[2]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \col_address1[2]_INST_0_i_1 
       (.I0(\add_ln102_1_reg_1822_reg_n_0_[2] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(data9[2]),
        .I3(zext_ln102_1_fu_1036_p1[2]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address1[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAE0000FFAE)) 
    \col_address1[3]_INST_0 
       (.I0(\col_address0[3]_INST_0_i_1_n_0 ),
        .I1(\col_address1[3]_INST_0_i_1_n_0 ),
        .I2(\col_address0[8]_INST_0_i_3_n_0 ),
        .I3(\col_address0[3]_INST_0_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(data0[3]),
        .O(col_address1[3]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \col_address1[3]_INST_0_i_1 
       (.I0(\add_ln102_1_reg_1822_reg_n_0_[3] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(data9[3]),
        .I3(zext_ln102_1_fu_1036_p1[3]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address1[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAE0000FFAE)) 
    \col_address1[4]_INST_0 
       (.I0(\col_address0[4]_INST_0_i_1_n_0 ),
        .I1(\col_address1[4]_INST_0_i_1_n_0 ),
        .I2(\col_address0[8]_INST_0_i_3_n_0 ),
        .I3(\col_address0[4]_INST_0_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(data0[4]),
        .O(col_address1[4]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \col_address1[4]_INST_0_i_1 
       (.I0(\add_ln102_1_reg_1822_reg_n_0_[4] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(data9[4]),
        .I3(zext_ln102_1_fu_1036_p1[4]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address1[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAE0000FFAE)) 
    \col_address1[5]_INST_0 
       (.I0(\col_address0[5]_INST_0_i_1_n_0 ),
        .I1(\col_address1[5]_INST_0_i_1_n_0 ),
        .I2(\col_address0[8]_INST_0_i_3_n_0 ),
        .I3(\col_address0[5]_INST_0_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(data0[5]),
        .O(col_address1[5]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \col_address1[5]_INST_0_i_1 
       (.I0(\add_ln102_1_reg_1822_reg_n_0_[5] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(data9[5]),
        .I3(zext_ln102_1_fu_1036_p1[5]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address1[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAE0000FFAE)) 
    \col_address1[6]_INST_0 
       (.I0(\col_address0[6]_INST_0_i_1_n_0 ),
        .I1(\col_address1[6]_INST_0_i_1_n_0 ),
        .I2(\col_address0[8]_INST_0_i_3_n_0 ),
        .I3(\col_address0[6]_INST_0_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(data0[6]),
        .O(col_address1[6]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \col_address1[6]_INST_0_i_1 
       (.I0(\add_ln102_1_reg_1822_reg_n_0_[6] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(data9[6]),
        .I3(zext_ln102_1_fu_1036_p1[6]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address1[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAE0000FFAE)) 
    \col_address1[7]_INST_0 
       (.I0(\col_address0[7]_INST_0_i_1_n_0 ),
        .I1(\col_address1[7]_INST_0_i_1_n_0 ),
        .I2(\col_address0[8]_INST_0_i_3_n_0 ),
        .I3(\col_address0[7]_INST_0_i_3_n_0 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(data0[7]),
        .O(col_address1[7]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \col_address1[7]_INST_0_i_1 
       (.I0(\add_ln102_1_reg_1822_reg_n_0_[7] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(data9[7]),
        .I3(zext_ln102_1_fu_1036_p1[7]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address1[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAE0000FFAE)) 
    \col_address1[8]_INST_0 
       (.I0(\col_address0[8]_INST_0_i_1_n_0 ),
        .I1(\col_address1[8]_INST_0_i_1_n_0 ),
        .I2(\col_address0[8]_INST_0_i_3_n_0 ),
        .I3(\col_address0[8]_INST_0_i_4_n_0 ),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(data0[8]),
        .O(col_address1[8]));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \col_address1[8]_INST_0_i_1 
       (.I0(\add_ln102_1_reg_1822_reg_n_0_[8] ),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(data9[8]),
        .I3(zext_ln102_1_fu_1036_p1[8]),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(\col_address0[8]_INST_0_i_6_n_0 ),
        .O(\col_address1[8]_INST_0_i_1_n_0 ));
  FDRE \col_load_10_reg_2080_reg[0] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q0[0]),
        .Q(col_load_10_reg_2080[0]),
        .R(1'b0));
  FDRE \col_load_10_reg_2080_reg[1] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q0[1]),
        .Q(col_load_10_reg_2080[1]),
        .R(1'b0));
  FDRE \col_load_10_reg_2080_reg[2] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q0[2]),
        .Q(col_load_10_reg_2080[2]),
        .R(1'b0));
  FDRE \col_load_10_reg_2080_reg[3] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q0[3]),
        .Q(col_load_10_reg_2080[3]),
        .R(1'b0));
  FDRE \col_load_10_reg_2080_reg[4] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q0[4]),
        .Q(col_load_10_reg_2080[4]),
        .R(1'b0));
  FDRE \col_load_10_reg_2080_reg[5] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q0[5]),
        .Q(col_load_10_reg_2080[5]),
        .R(1'b0));
  FDRE \col_load_10_reg_2080_reg[6] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q0[6]),
        .Q(col_load_10_reg_2080[6]),
        .R(1'b0));
  FDRE \col_load_10_reg_2080_reg[7] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q0[7]),
        .Q(col_load_10_reg_2080[7]),
        .R(1'b0));
  FDRE \col_load_10_reg_2080_reg[8] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q0[8]),
        .Q(col_load_10_reg_2080[8]),
        .R(1'b0));
  FDRE \col_load_11_reg_2096_reg[0] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q1[0]),
        .Q(col_load_11_reg_2096[0]),
        .R(1'b0));
  FDRE \col_load_11_reg_2096_reg[1] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q1[1]),
        .Q(col_load_11_reg_2096[1]),
        .R(1'b0));
  FDRE \col_load_11_reg_2096_reg[2] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q1[2]),
        .Q(col_load_11_reg_2096[2]),
        .R(1'b0));
  FDRE \col_load_11_reg_2096_reg[3] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q1[3]),
        .Q(col_load_11_reg_2096[3]),
        .R(1'b0));
  FDRE \col_load_11_reg_2096_reg[4] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q1[4]),
        .Q(col_load_11_reg_2096[4]),
        .R(1'b0));
  FDRE \col_load_11_reg_2096_reg[5] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q1[5]),
        .Q(col_load_11_reg_2096[5]),
        .R(1'b0));
  FDRE \col_load_11_reg_2096_reg[6] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q1[6]),
        .Q(col_load_11_reg_2096[6]),
        .R(1'b0));
  FDRE \col_load_11_reg_2096_reg[7] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q1[7]),
        .Q(col_load_11_reg_2096[7]),
        .R(1'b0));
  FDRE \col_load_11_reg_2096_reg[8] 
       (.C(ap_clk),
        .CE(a_load_11_reg_20910),
        .D(col_q1[8]),
        .Q(col_load_11_reg_2096[8]),
        .R(1'b0));
  FDRE \col_load_13_reg_2158_reg[0] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(col_q1[0]),
        .Q(col_load_13_reg_2158[0]),
        .R(1'b0));
  FDRE \col_load_13_reg_2158_reg[1] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(col_q1[1]),
        .Q(col_load_13_reg_2158[1]),
        .R(1'b0));
  FDRE \col_load_13_reg_2158_reg[2] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(col_q1[2]),
        .Q(col_load_13_reg_2158[2]),
        .R(1'b0));
  FDRE \col_load_13_reg_2158_reg[3] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(col_q1[3]),
        .Q(col_load_13_reg_2158[3]),
        .R(1'b0));
  FDRE \col_load_13_reg_2158_reg[4] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(col_q1[4]),
        .Q(col_load_13_reg_2158[4]),
        .R(1'b0));
  FDRE \col_load_13_reg_2158_reg[5] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(col_q1[5]),
        .Q(col_load_13_reg_2158[5]),
        .R(1'b0));
  FDRE \col_load_13_reg_2158_reg[6] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(col_q1[6]),
        .Q(col_load_13_reg_2158[6]),
        .R(1'b0));
  FDRE \col_load_13_reg_2158_reg[7] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(col_q1[7]),
        .Q(col_load_13_reg_2158[7]),
        .R(1'b0));
  FDRE \col_load_13_reg_2158_reg[8] 
       (.C(ap_clk),
        .CE(a_load_12_reg_21420),
        .D(col_q1[8]),
        .Q(col_load_13_reg_2158[8]),
        .R(1'b0));
  FDRE \col_load_14_reg_2204_reg[0] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q0[0]),
        .Q(col_load_14_reg_2204[0]),
        .R(1'b0));
  FDRE \col_load_14_reg_2204_reg[1] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q0[1]),
        .Q(col_load_14_reg_2204[1]),
        .R(1'b0));
  FDRE \col_load_14_reg_2204_reg[2] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q0[2]),
        .Q(col_load_14_reg_2204[2]),
        .R(1'b0));
  FDRE \col_load_14_reg_2204_reg[3] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q0[3]),
        .Q(col_load_14_reg_2204[3]),
        .R(1'b0));
  FDRE \col_load_14_reg_2204_reg[4] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q0[4]),
        .Q(col_load_14_reg_2204[4]),
        .R(1'b0));
  FDRE \col_load_14_reg_2204_reg[5] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q0[5]),
        .Q(col_load_14_reg_2204[5]),
        .R(1'b0));
  FDRE \col_load_14_reg_2204_reg[6] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q0[6]),
        .Q(col_load_14_reg_2204[6]),
        .R(1'b0));
  FDRE \col_load_14_reg_2204_reg[7] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q0[7]),
        .Q(col_load_14_reg_2204[7]),
        .R(1'b0));
  FDRE \col_load_14_reg_2204_reg[8] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q0[8]),
        .Q(col_load_14_reg_2204[8]),
        .R(1'b0));
  FDRE \col_load_15_reg_2220_reg[0] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q1[0]),
        .Q(col_load_15_reg_2220[0]),
        .R(1'b0));
  FDRE \col_load_15_reg_2220_reg[1] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q1[1]),
        .Q(col_load_15_reg_2220[1]),
        .R(1'b0));
  FDRE \col_load_15_reg_2220_reg[2] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q1[2]),
        .Q(col_load_15_reg_2220[2]),
        .R(1'b0));
  FDRE \col_load_15_reg_2220_reg[3] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q1[3]),
        .Q(col_load_15_reg_2220[3]),
        .R(1'b0));
  FDRE \col_load_15_reg_2220_reg[4] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q1[4]),
        .Q(col_load_15_reg_2220[4]),
        .R(1'b0));
  FDRE \col_load_15_reg_2220_reg[5] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q1[5]),
        .Q(col_load_15_reg_2220[5]),
        .R(1'b0));
  FDRE \col_load_15_reg_2220_reg[6] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q1[6]),
        .Q(col_load_15_reg_2220[6]),
        .R(1'b0));
  FDRE \col_load_15_reg_2220_reg[7] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q1[7]),
        .Q(col_load_15_reg_2220[7]),
        .R(1'b0));
  FDRE \col_load_15_reg_2220_reg[8] 
       (.C(ap_clk),
        .CE(reg_971212_out),
        .D(col_q1[8]),
        .Q(col_load_15_reg_2220[8]),
        .R(1'b0));
  FDRE \col_load_16_reg_2266_reg[0] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q0[0]),
        .Q(col_load_16_reg_2266[0]),
        .R(1'b0));
  FDRE \col_load_16_reg_2266_reg[1] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q0[1]),
        .Q(col_load_16_reg_2266[1]),
        .R(1'b0));
  FDRE \col_load_16_reg_2266_reg[2] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q0[2]),
        .Q(col_load_16_reg_2266[2]),
        .R(1'b0));
  FDRE \col_load_16_reg_2266_reg[3] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q0[3]),
        .Q(col_load_16_reg_2266[3]),
        .R(1'b0));
  FDRE \col_load_16_reg_2266_reg[4] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q0[4]),
        .Q(col_load_16_reg_2266[4]),
        .R(1'b0));
  FDRE \col_load_16_reg_2266_reg[5] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q0[5]),
        .Q(col_load_16_reg_2266[5]),
        .R(1'b0));
  FDRE \col_load_16_reg_2266_reg[6] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q0[6]),
        .Q(col_load_16_reg_2266[6]),
        .R(1'b0));
  FDRE \col_load_16_reg_2266_reg[7] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q0[7]),
        .Q(col_load_16_reg_2266[7]),
        .R(1'b0));
  FDRE \col_load_16_reg_2266_reg[8] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q0[8]),
        .Q(col_load_16_reg_2266[8]),
        .R(1'b0));
  FDRE \col_load_17_reg_2282_reg[0] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q1[0]),
        .Q(col_load_17_reg_2282[0]),
        .R(1'b0));
  FDRE \col_load_17_reg_2282_reg[1] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q1[1]),
        .Q(col_load_17_reg_2282[1]),
        .R(1'b0));
  FDRE \col_load_17_reg_2282_reg[2] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q1[2]),
        .Q(col_load_17_reg_2282[2]),
        .R(1'b0));
  FDRE \col_load_17_reg_2282_reg[3] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q1[3]),
        .Q(col_load_17_reg_2282[3]),
        .R(1'b0));
  FDRE \col_load_17_reg_2282_reg[4] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q1[4]),
        .Q(col_load_17_reg_2282[4]),
        .R(1'b0));
  FDRE \col_load_17_reg_2282_reg[5] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q1[5]),
        .Q(col_load_17_reg_2282[5]),
        .R(1'b0));
  FDRE \col_load_17_reg_2282_reg[6] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q1[6]),
        .Q(col_load_17_reg_2282[6]),
        .R(1'b0));
  FDRE \col_load_17_reg_2282_reg[7] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q1[7]),
        .Q(col_load_17_reg_2282[7]),
        .R(1'b0));
  FDRE \col_load_17_reg_2282_reg[8] 
       (.C(ap_clk),
        .CE(a_load_16_reg_22610),
        .D(col_q1[8]),
        .Q(col_load_17_reg_2282[8]),
        .R(1'b0));
  FDRE \col_load_18_reg_2318_reg[0] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q0[0]),
        .Q(col_load_18_reg_2318[0]),
        .R(1'b0));
  FDRE \col_load_18_reg_2318_reg[1] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q0[1]),
        .Q(col_load_18_reg_2318[1]),
        .R(1'b0));
  FDRE \col_load_18_reg_2318_reg[2] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q0[2]),
        .Q(col_load_18_reg_2318[2]),
        .R(1'b0));
  FDRE \col_load_18_reg_2318_reg[3] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q0[3]),
        .Q(col_load_18_reg_2318[3]),
        .R(1'b0));
  FDRE \col_load_18_reg_2318_reg[4] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q0[4]),
        .Q(col_load_18_reg_2318[4]),
        .R(1'b0));
  FDRE \col_load_18_reg_2318_reg[5] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q0[5]),
        .Q(col_load_18_reg_2318[5]),
        .R(1'b0));
  FDRE \col_load_18_reg_2318_reg[6] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q0[6]),
        .Q(col_load_18_reg_2318[6]),
        .R(1'b0));
  FDRE \col_load_18_reg_2318_reg[7] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q0[7]),
        .Q(col_load_18_reg_2318[7]),
        .R(1'b0));
  FDRE \col_load_18_reg_2318_reg[8] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q0[8]),
        .Q(col_load_18_reg_2318[8]),
        .R(1'b0));
  FDRE \col_load_19_reg_2334_reg[0] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q1[0]),
        .Q(col_load_19_reg_2334[0]),
        .R(1'b0));
  FDRE \col_load_19_reg_2334_reg[1] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q1[1]),
        .Q(col_load_19_reg_2334[1]),
        .R(1'b0));
  FDRE \col_load_19_reg_2334_reg[2] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q1[2]),
        .Q(col_load_19_reg_2334[2]),
        .R(1'b0));
  FDRE \col_load_19_reg_2334_reg[3] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q1[3]),
        .Q(col_load_19_reg_2334[3]),
        .R(1'b0));
  FDRE \col_load_19_reg_2334_reg[4] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q1[4]),
        .Q(col_load_19_reg_2334[4]),
        .R(1'b0));
  FDRE \col_load_19_reg_2334_reg[5] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q1[5]),
        .Q(col_load_19_reg_2334[5]),
        .R(1'b0));
  FDRE \col_load_19_reg_2334_reg[6] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q1[6]),
        .Q(col_load_19_reg_2334[6]),
        .R(1'b0));
  FDRE \col_load_19_reg_2334_reg[7] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q1[7]),
        .Q(col_load_19_reg_2334[7]),
        .R(1'b0));
  FDRE \col_load_19_reg_2334_reg[8] 
       (.C(ap_clk),
        .CE(a_load_18_reg_23130),
        .D(col_q1[8]),
        .Q(col_load_19_reg_2334[8]),
        .R(1'b0));
  FDRE \col_load_2_reg_1837_reg[0] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q0[0]),
        .Q(col_load_2_reg_1837[0]),
        .R(1'b0));
  FDRE \col_load_2_reg_1837_reg[1] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q0[1]),
        .Q(col_load_2_reg_1837[1]),
        .R(1'b0));
  FDRE \col_load_2_reg_1837_reg[2] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q0[2]),
        .Q(col_load_2_reg_1837[2]),
        .R(1'b0));
  FDRE \col_load_2_reg_1837_reg[3] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q0[3]),
        .Q(col_load_2_reg_1837[3]),
        .R(1'b0));
  FDRE \col_load_2_reg_1837_reg[4] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q0[4]),
        .Q(col_load_2_reg_1837[4]),
        .R(1'b0));
  FDRE \col_load_2_reg_1837_reg[5] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q0[5]),
        .Q(col_load_2_reg_1837[5]),
        .R(1'b0));
  FDRE \col_load_2_reg_1837_reg[6] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q0[6]),
        .Q(col_load_2_reg_1837[6]),
        .R(1'b0));
  FDRE \col_load_2_reg_1837_reg[7] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q0[7]),
        .Q(col_load_2_reg_1837[7]),
        .R(1'b0));
  FDRE \col_load_2_reg_1837_reg[8] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q0[8]),
        .Q(col_load_2_reg_1837[8]),
        .R(1'b0));
  FDRE \col_load_3_reg_1853_reg[0] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q1[0]),
        .Q(col_load_3_reg_1853[0]),
        .R(1'b0));
  FDRE \col_load_3_reg_1853_reg[1] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q1[1]),
        .Q(col_load_3_reg_1853[1]),
        .R(1'b0));
  FDRE \col_load_3_reg_1853_reg[2] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q1[2]),
        .Q(col_load_3_reg_1853[2]),
        .R(1'b0));
  FDRE \col_load_3_reg_1853_reg[3] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q1[3]),
        .Q(col_load_3_reg_1853[3]),
        .R(1'b0));
  FDRE \col_load_3_reg_1853_reg[4] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q1[4]),
        .Q(col_load_3_reg_1853[4]),
        .R(1'b0));
  FDRE \col_load_3_reg_1853_reg[5] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q1[5]),
        .Q(col_load_3_reg_1853[5]),
        .R(1'b0));
  FDRE \col_load_3_reg_1853_reg[6] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q1[6]),
        .Q(col_load_3_reg_1853[6]),
        .R(1'b0));
  FDRE \col_load_3_reg_1853_reg[7] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q1[7]),
        .Q(col_load_3_reg_1853[7]),
        .R(1'b0));
  FDRE \col_load_3_reg_1853_reg[8] 
       (.C(ap_clk),
        .CE(reg_9711),
        .D(col_q1[8]),
        .Q(col_load_3_reg_1853[8]),
        .R(1'b0));
  FDRE \col_load_4_reg_1899_reg[0] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q0[0]),
        .Q(col_load_4_reg_1899[0]),
        .R(1'b0));
  FDRE \col_load_4_reg_1899_reg[1] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q0[1]),
        .Q(col_load_4_reg_1899[1]),
        .R(1'b0));
  FDRE \col_load_4_reg_1899_reg[2] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q0[2]),
        .Q(col_load_4_reg_1899[2]),
        .R(1'b0));
  FDRE \col_load_4_reg_1899_reg[3] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q0[3]),
        .Q(col_load_4_reg_1899[3]),
        .R(1'b0));
  FDRE \col_load_4_reg_1899_reg[4] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q0[4]),
        .Q(col_load_4_reg_1899[4]),
        .R(1'b0));
  FDRE \col_load_4_reg_1899_reg[5] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q0[5]),
        .Q(col_load_4_reg_1899[5]),
        .R(1'b0));
  FDRE \col_load_4_reg_1899_reg[6] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q0[6]),
        .Q(col_load_4_reg_1899[6]),
        .R(1'b0));
  FDRE \col_load_4_reg_1899_reg[7] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q0[7]),
        .Q(col_load_4_reg_1899[7]),
        .R(1'b0));
  FDRE \col_load_4_reg_1899_reg[8] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q0[8]),
        .Q(col_load_4_reg_1899[8]),
        .R(1'b0));
  FDRE \col_load_5_reg_1915_reg[0] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q1[0]),
        .Q(col_load_5_reg_1915[0]),
        .R(1'b0));
  FDRE \col_load_5_reg_1915_reg[1] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q1[1]),
        .Q(col_load_5_reg_1915[1]),
        .R(1'b0));
  FDRE \col_load_5_reg_1915_reg[2] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q1[2]),
        .Q(col_load_5_reg_1915[2]),
        .R(1'b0));
  FDRE \col_load_5_reg_1915_reg[3] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q1[3]),
        .Q(col_load_5_reg_1915[3]),
        .R(1'b0));
  FDRE \col_load_5_reg_1915_reg[4] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q1[4]),
        .Q(col_load_5_reg_1915[4]),
        .R(1'b0));
  FDRE \col_load_5_reg_1915_reg[5] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q1[5]),
        .Q(col_load_5_reg_1915[5]),
        .R(1'b0));
  FDRE \col_load_5_reg_1915_reg[6] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q1[6]),
        .Q(col_load_5_reg_1915[6]),
        .R(1'b0));
  FDRE \col_load_5_reg_1915_reg[7] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q1[7]),
        .Q(col_load_5_reg_1915[7]),
        .R(1'b0));
  FDRE \col_load_5_reg_1915_reg[8] 
       (.C(ap_clk),
        .CE(a_load_4_reg_18940),
        .D(col_q1[8]),
        .Q(col_load_5_reg_1915[8]),
        .R(1'b0));
  FDRE \col_load_6_reg_1961_reg[0] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q0[0]),
        .Q(col_load_6_reg_1961[0]),
        .R(1'b0));
  FDRE \col_load_6_reg_1961_reg[1] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q0[1]),
        .Q(col_load_6_reg_1961[1]),
        .R(1'b0));
  FDRE \col_load_6_reg_1961_reg[2] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q0[2]),
        .Q(col_load_6_reg_1961[2]),
        .R(1'b0));
  FDRE \col_load_6_reg_1961_reg[3] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q0[3]),
        .Q(col_load_6_reg_1961[3]),
        .R(1'b0));
  FDRE \col_load_6_reg_1961_reg[4] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q0[4]),
        .Q(col_load_6_reg_1961[4]),
        .R(1'b0));
  FDRE \col_load_6_reg_1961_reg[5] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q0[5]),
        .Q(col_load_6_reg_1961[5]),
        .R(1'b0));
  FDRE \col_load_6_reg_1961_reg[6] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q0[6]),
        .Q(col_load_6_reg_1961[6]),
        .R(1'b0));
  FDRE \col_load_6_reg_1961_reg[7] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q0[7]),
        .Q(col_load_6_reg_1961[7]),
        .R(1'b0));
  FDRE \col_load_6_reg_1961_reg[8] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q0[8]),
        .Q(col_load_6_reg_1961[8]),
        .R(1'b0));
  FDRE \col_load_7_reg_1977_reg[0] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q1[0]),
        .Q(col_load_7_reg_1977[0]),
        .R(1'b0));
  FDRE \col_load_7_reg_1977_reg[1] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q1[1]),
        .Q(col_load_7_reg_1977[1]),
        .R(1'b0));
  FDRE \col_load_7_reg_1977_reg[2] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q1[2]),
        .Q(col_load_7_reg_1977[2]),
        .R(1'b0));
  FDRE \col_load_7_reg_1977_reg[3] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q1[3]),
        .Q(col_load_7_reg_1977[3]),
        .R(1'b0));
  FDRE \col_load_7_reg_1977_reg[4] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q1[4]),
        .Q(col_load_7_reg_1977[4]),
        .R(1'b0));
  FDRE \col_load_7_reg_1977_reg[5] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q1[5]),
        .Q(col_load_7_reg_1977[5]),
        .R(1'b0));
  FDRE \col_load_7_reg_1977_reg[6] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q1[6]),
        .Q(col_load_7_reg_1977[6]),
        .R(1'b0));
  FDRE \col_load_7_reg_1977_reg[7] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q1[7]),
        .Q(col_load_7_reg_1977[7]),
        .R(1'b0));
  FDRE \col_load_7_reg_1977_reg[8] 
       (.C(ap_clk),
        .CE(a_load_6_reg_19560),
        .D(col_q1[8]),
        .Q(col_load_7_reg_1977[8]),
        .R(1'b0));
  FDRE \col_load_8_reg_2023_reg[0] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q0[0]),
        .Q(col_load_8_reg_2023[0]),
        .R(1'b0));
  FDRE \col_load_8_reg_2023_reg[1] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q0[1]),
        .Q(col_load_8_reg_2023[1]),
        .R(1'b0));
  FDRE \col_load_8_reg_2023_reg[2] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q0[2]),
        .Q(col_load_8_reg_2023[2]),
        .R(1'b0));
  FDRE \col_load_8_reg_2023_reg[3] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q0[3]),
        .Q(col_load_8_reg_2023[3]),
        .R(1'b0));
  FDRE \col_load_8_reg_2023_reg[4] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q0[4]),
        .Q(col_load_8_reg_2023[4]),
        .R(1'b0));
  FDRE \col_load_8_reg_2023_reg[5] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q0[5]),
        .Q(col_load_8_reg_2023[5]),
        .R(1'b0));
  FDRE \col_load_8_reg_2023_reg[6] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q0[6]),
        .Q(col_load_8_reg_2023[6]),
        .R(1'b0));
  FDRE \col_load_8_reg_2023_reg[7] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q0[7]),
        .Q(col_load_8_reg_2023[7]),
        .R(1'b0));
  FDRE \col_load_8_reg_2023_reg[8] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q0[8]),
        .Q(col_load_8_reg_2023[8]),
        .R(1'b0));
  FDRE \col_load_9_reg_2039_reg[0] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q1[0]),
        .Q(col_load_9_reg_2039[0]),
        .R(1'b0));
  FDRE \col_load_9_reg_2039_reg[1] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q1[1]),
        .Q(col_load_9_reg_2039[1]),
        .R(1'b0));
  FDRE \col_load_9_reg_2039_reg[2] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q1[2]),
        .Q(col_load_9_reg_2039[2]),
        .R(1'b0));
  FDRE \col_load_9_reg_2039_reg[3] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q1[3]),
        .Q(col_load_9_reg_2039[3]),
        .R(1'b0));
  FDRE \col_load_9_reg_2039_reg[4] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q1[4]),
        .Q(col_load_9_reg_2039[4]),
        .R(1'b0));
  FDRE \col_load_9_reg_2039_reg[5] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q1[5]),
        .Q(col_load_9_reg_2039[5]),
        .R(1'b0));
  FDRE \col_load_9_reg_2039_reg[6] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q1[6]),
        .Q(col_load_9_reg_2039[6]),
        .R(1'b0));
  FDRE \col_load_9_reg_2039_reg[7] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q1[7]),
        .Q(col_load_9_reg_2039[7]),
        .R(1'b0));
  FDRE \col_load_9_reg_2039_reg[8] 
       (.C(ap_clk),
        .CE(a_load_8_reg_20180),
        .D(col_q1[8]),
        .Q(col_load_9_reg_2039[8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln97_reg_1728[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(\icmp_ln97_reg_1728[0]_i_1_n_0 ));
  FDRE \icmp_ln97_reg_1728_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln97_reg_1728[0]_i_1_n_0 ),
        .Q(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8088)) 
    \k_0_reg_945[4]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I3(matrix_address0173_out),
        .O(k_0_reg_945));
  LUT2 #(
    .INIT(4'h2)) 
    \k_0_reg_945[4]_i_2 
       (.I0(matrix_address0173_out),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(\k_0_reg_945[4]_i_2_n_0 ));
  FDSE \k_0_reg_945_reg[0] 
       (.C(ap_clk),
        .CE(\k_0_reg_945[4]_i_2_n_0 ),
        .D(k_reg_2440[0]),
        .Q(\k_0_reg_945_reg_n_0_[0] ),
        .S(k_0_reg_945));
  FDRE \k_0_reg_945_reg[1] 
       (.C(ap_clk),
        .CE(\k_0_reg_945[4]_i_2_n_0 ),
        .D(k_reg_2440[1]),
        .Q(\k_0_reg_945_reg_n_0_[1] ),
        .R(k_0_reg_945));
  FDRE \k_0_reg_945_reg[2] 
       (.C(ap_clk),
        .CE(\k_0_reg_945[4]_i_2_n_0 ),
        .D(k_reg_2440[2]),
        .Q(\k_0_reg_945_reg_n_0_[2] ),
        .R(k_0_reg_945));
  FDRE \k_0_reg_945_reg[3] 
       (.C(ap_clk),
        .CE(\k_0_reg_945[4]_i_2_n_0 ),
        .D(k_reg_2440[3]),
        .Q(\k_0_reg_945_reg_n_0_[3] ),
        .R(k_0_reg_945));
  FDRE \k_0_reg_945_reg[4] 
       (.C(ap_clk),
        .CE(\k_0_reg_945[4]_i_2_n_0 ),
        .D(k_reg_2440[4]),
        .Q(\k_0_reg_945_reg_n_0_[4] ),
        .R(k_0_reg_945));
  LUT1 #(
    .INIT(2'h1)) 
    \k_reg_2440[0]_i_1 
       (.I0(\k_0_reg_945_reg_n_0_[0] ),
        .O(k_fu_1615_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \k_reg_2440[1]_i_1 
       (.I0(\k_0_reg_945_reg_n_0_[0] ),
        .I1(\k_0_reg_945_reg_n_0_[1] ),
        .O(k_fu_1615_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \k_reg_2440[2]_i_1 
       (.I0(\k_0_reg_945_reg_n_0_[0] ),
        .I1(\k_0_reg_945_reg_n_0_[1] ),
        .I2(\k_0_reg_945_reg_n_0_[2] ),
        .O(k_fu_1615_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \k_reg_2440[3]_i_1 
       (.I0(\k_0_reg_945_reg_n_0_[1] ),
        .I1(\k_0_reg_945_reg_n_0_[0] ),
        .I2(\k_0_reg_945_reg_n_0_[2] ),
        .I3(\k_0_reg_945_reg_n_0_[3] ),
        .O(k_fu_1615_p2[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \k_reg_2440[4]_i_1 
       (.I0(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage119),
        .O(k_reg_24400));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \k_reg_2440[4]_i_2 
       (.I0(\k_0_reg_945_reg_n_0_[2] ),
        .I1(\k_0_reg_945_reg_n_0_[0] ),
        .I2(\k_0_reg_945_reg_n_0_[1] ),
        .I3(\k_0_reg_945_reg_n_0_[3] ),
        .I4(\k_0_reg_945_reg_n_0_[4] ),
        .O(k_fu_1615_p2[4]));
  FDRE \k_reg_2440_reg[0] 
       (.C(ap_clk),
        .CE(k_reg_24400),
        .D(k_fu_1615_p2[0]),
        .Q(k_reg_2440[0]),
        .R(1'b0));
  FDRE \k_reg_2440_reg[1] 
       (.C(ap_clk),
        .CE(k_reg_24400),
        .D(k_fu_1615_p2[1]),
        .Q(k_reg_2440[1]),
        .R(1'b0));
  FDRE \k_reg_2440_reg[2] 
       (.C(ap_clk),
        .CE(k_reg_24400),
        .D(k_fu_1615_p2[2]),
        .Q(k_reg_2440[2]),
        .R(1'b0));
  FDRE \k_reg_2440_reg[3] 
       (.C(ap_clk),
        .CE(k_reg_24400),
        .D(k_fu_1615_p2[3]),
        .Q(k_reg_2440[3]),
        .R(1'b0));
  FDRE \k_reg_2440_reg[4] 
       (.C(ap_clk),
        .CE(k_reg_24400),
        .D(k_fu_1615_p2[4]),
        .Q(k_reg_2440[4]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb loop_imperfect_mubkb_U1
       (.Q(reg_957),
        .a_q0(a_q0[16:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg({ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage1}),
        .buff1_reg_0(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0 ),
        .matrix_q0(matrix_q0),
        .reg_9570(reg_9570));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_0 loop_imperfect_mubkb_U10
       (.Q(a_load_9_reg_2034),
        .a_load_8_reg_20180(a_load_8_reg_20180),
        .a_q1(a_q1[16:0]),
        .ap_clk(ap_clk),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_0 ),
        .matrix_q0(matrix_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_1 loop_imperfect_mubkb_U11
       (.E(reg_9570),
        .Q(reg_957),
        .a_q0(a_q0[16:0]),
        .ap_clk(ap_clk),
        .buff2_reg(loop_imperfect_mubkb_U11_n_17),
        .\buff2_reg[0] (loop_imperfect_mubkb_U11_n_0),
        .\buff2_reg[10] (loop_imperfect_mubkb_U11_n_10),
        .\buff2_reg[11] (loop_imperfect_mubkb_U11_n_11),
        .\buff2_reg[12] (loop_imperfect_mubkb_U11_n_12),
        .\buff2_reg[13] (loop_imperfect_mubkb_U11_n_13),
        .\buff2_reg[14] (loop_imperfect_mubkb_U11_n_14),
        .\buff2_reg[15] (loop_imperfect_mubkb_U11_n_15),
        .\buff2_reg[16] (loop_imperfect_mubkb_U11_n_16),
        .\buff2_reg[1] (loop_imperfect_mubkb_U11_n_1),
        .\buff2_reg[2] (loop_imperfect_mubkb_U11_n_2),
        .\buff2_reg[3] (loop_imperfect_mubkb_U11_n_3),
        .\buff2_reg[4] (loop_imperfect_mubkb_U11_n_4),
        .\buff2_reg[5] (loop_imperfect_mubkb_U11_n_5),
        .\buff2_reg[6] (loop_imperfect_mubkb_U11_n_6),
        .\buff2_reg[7] (loop_imperfect_mubkb_U11_n_7),
        .\buff2_reg[8] (loop_imperfect_mubkb_U11_n_8),
        .\buff2_reg[9] (loop_imperfect_mubkb_U11_n_9),
        .buff2_reg_0(loop_imperfect_mubkb_U11_n_18),
        .buff2_reg_1(loop_imperfect_mubkb_U11_n_19),
        .buff2_reg_10(loop_imperfect_mubkb_U11_n_28),
        .buff2_reg_11(loop_imperfect_mubkb_U11_n_29),
        .buff2_reg_12(loop_imperfect_mubkb_U11_n_30),
        .buff2_reg_13(loop_imperfect_mubkb_U11_n_31),
        .buff2_reg_2(loop_imperfect_mubkb_U11_n_20),
        .buff2_reg_3(loop_imperfect_mubkb_U11_n_21),
        .buff2_reg_4(loop_imperfect_mubkb_U11_n_22),
        .buff2_reg_5(loop_imperfect_mubkb_U11_n_23),
        .buff2_reg_6(loop_imperfect_mubkb_U11_n_24),
        .buff2_reg_7(loop_imperfect_mubkb_U11_n_25),
        .buff2_reg_8(loop_imperfect_mubkb_U11_n_26),
        .buff2_reg_9(loop_imperfect_mubkb_U11_n_27),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_9 ),
        .buff2_reg__0_0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_10 ),
        .\matrix_d1[0]_INST_0_i_12 ({ap_CS_fsm_pp0_stage66,ap_CS_fsm_pp0_stage54,ap_CS_fsm_pp0_stage42}),
        .matrix_q1(matrix_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_2 loop_imperfect_mubkb_U12
       (.E(a_load_11_reg_20910),
        .Q(a_load_11_reg_2091),
        .a_q1(a_q1[16:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .buff1_reg_0(ap_CS_fsm_pp0_stage6),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_1 ),
        .matrix_q0(matrix_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_3 loop_imperfect_mubkb_U13
       (.Q(a_load_12_reg_2142),
        .a_load_12_reg_21420(a_load_12_reg_21420),
        .a_q0(a_q0[16:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .buff1_reg_0(ap_CS_fsm_pp0_stage7),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_2 ),
        .matrix_q1(matrix_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_4 loop_imperfect_mubkb_U14
       (.E(a_load_12_reg_21420),
        .Q(a_load_13_reg_2153),
        .a_q1(a_q1[16:0]),
        .ap_clk(ap_clk),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_3 ),
        .matrix_q0(matrix_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_5 loop_imperfect_mubkb_U15
       (.Q(a_load_14_reg_2199),
        .a_q0(a_q0[16:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .buff1_reg_0(ap_CS_fsm_pp0_stage8),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_4 ),
        .matrix_q1(matrix_q1),
        .reg_971212_out(reg_971212_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_6 loop_imperfect_mubkb_U16
       (.Q(a_load_15_reg_2215),
        .a_q1(a_q1[16:0]),
        .ap_clk(ap_clk),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_5 ),
        .matrix_q0(matrix_q0),
        .reg_971212_out(reg_971212_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_7 loop_imperfect_mubkb_U17
       (.Q(a_load_16_reg_2261),
        .a_load_16_reg_22610(a_load_16_reg_22610),
        .a_q0(a_q0[16:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .buff2_reg(loop_imperfect_mubkb_U17_n_18),
        .\buff2_reg[0] (loop_imperfect_mubkb_U17_n_1),
        .\buff2_reg[10] (loop_imperfect_mubkb_U17_n_11),
        .\buff2_reg[11] (loop_imperfect_mubkb_U17_n_12),
        .\buff2_reg[12] (loop_imperfect_mubkb_U17_n_13),
        .\buff2_reg[13] (loop_imperfect_mubkb_U17_n_14),
        .\buff2_reg[14] (loop_imperfect_mubkb_U17_n_15),
        .\buff2_reg[15] (loop_imperfect_mubkb_U17_n_16),
        .\buff2_reg[16] (loop_imperfect_mubkb_U17_n_17),
        .\buff2_reg[1] (loop_imperfect_mubkb_U17_n_2),
        .\buff2_reg[2] (loop_imperfect_mubkb_U17_n_3),
        .\buff2_reg[3] (loop_imperfect_mubkb_U17_n_4),
        .\buff2_reg[4] (loop_imperfect_mubkb_U17_n_5),
        .\buff2_reg[5] (loop_imperfect_mubkb_U17_n_6),
        .\buff2_reg[6] (loop_imperfect_mubkb_U17_n_7),
        .\buff2_reg[7] (loop_imperfect_mubkb_U17_n_8),
        .\buff2_reg[8] (loop_imperfect_mubkb_U17_n_9),
        .\buff2_reg[9] (loop_imperfect_mubkb_U17_n_10),
        .buff2_reg_0(loop_imperfect_mubkb_U17_n_19),
        .buff2_reg_1(loop_imperfect_mubkb_U17_n_20),
        .buff2_reg_10(loop_imperfect_mubkb_U17_n_29),
        .buff2_reg_11(loop_imperfect_mubkb_U17_n_30),
        .buff2_reg_12(loop_imperfect_mubkb_U17_n_31),
        .buff2_reg_13(loop_imperfect_mubkb_U17_n_32),
        .buff2_reg_2(loop_imperfect_mubkb_U17_n_21),
        .buff2_reg_3(loop_imperfect_mubkb_U17_n_22),
        .buff2_reg_4(loop_imperfect_mubkb_U17_n_23),
        .buff2_reg_5(loop_imperfect_mubkb_U17_n_24),
        .buff2_reg_6(loop_imperfect_mubkb_U17_n_25),
        .buff2_reg_7(loop_imperfect_mubkb_U17_n_26),
        .buff2_reg_8(loop_imperfect_mubkb_U17_n_27),
        .buff2_reg_9(loop_imperfect_mubkb_U17_n_28),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_2 ),
        .buff2_reg__0_0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_4 ),
        .\matrix_d1[0]_INST_0_i_4 ({ap_CS_fsm_pp0_stage102,ap_CS_fsm_pp0_stage90,ap_CS_fsm_pp0_stage78,ap_CS_fsm_pp0_stage9}),
        .matrix_q1(matrix_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_8 loop_imperfect_mubkb_U18
       (.E(a_load_16_reg_22610),
        .Q(a_load_17_reg_2277),
        .a_q1(a_q1[16:0]),
        .ap_clk(ap_clk),
        .buff2_reg(loop_imperfect_mubkb_U18_n_17),
        .\buff2_reg[0] (loop_imperfect_mubkb_U18_n_0),
        .\buff2_reg[10] (loop_imperfect_mubkb_U18_n_10),
        .\buff2_reg[11] (loop_imperfect_mubkb_U18_n_11),
        .\buff2_reg[12] (loop_imperfect_mubkb_U18_n_12),
        .\buff2_reg[13] (loop_imperfect_mubkb_U18_n_13),
        .\buff2_reg[14] (loop_imperfect_mubkb_U18_n_14),
        .\buff2_reg[15] (loop_imperfect_mubkb_U18_n_15),
        .\buff2_reg[16] (loop_imperfect_mubkb_U18_n_16),
        .\buff2_reg[1] (loop_imperfect_mubkb_U18_n_1),
        .\buff2_reg[2] (loop_imperfect_mubkb_U18_n_2),
        .\buff2_reg[3] (loop_imperfect_mubkb_U18_n_3),
        .\buff2_reg[4] (loop_imperfect_mubkb_U18_n_4),
        .\buff2_reg[5] (loop_imperfect_mubkb_U18_n_5),
        .\buff2_reg[6] (loop_imperfect_mubkb_U18_n_6),
        .\buff2_reg[7] (loop_imperfect_mubkb_U18_n_7),
        .\buff2_reg[8] (loop_imperfect_mubkb_U18_n_8),
        .\buff2_reg[9] (loop_imperfect_mubkb_U18_n_9),
        .buff2_reg_0(loop_imperfect_mubkb_U18_n_18),
        .buff2_reg_1(loop_imperfect_mubkb_U18_n_19),
        .buff2_reg_10(loop_imperfect_mubkb_U18_n_28),
        .buff2_reg_11(loop_imperfect_mubkb_U18_n_29),
        .buff2_reg_12(loop_imperfect_mubkb_U18_n_30),
        .buff2_reg_13(loop_imperfect_mubkb_U18_n_31),
        .buff2_reg_2(loop_imperfect_mubkb_U18_n_20),
        .buff2_reg_3(loop_imperfect_mubkb_U18_n_21),
        .buff2_reg_4(loop_imperfect_mubkb_U18_n_22),
        .buff2_reg_5(loop_imperfect_mubkb_U18_n_23),
        .buff2_reg_6(loop_imperfect_mubkb_U18_n_24),
        .buff2_reg_7(loop_imperfect_mubkb_U18_n_25),
        .buff2_reg_8(loop_imperfect_mubkb_U18_n_26),
        .buff2_reg_9(loop_imperfect_mubkb_U18_n_27),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_3 ),
        .buff2_reg__0_0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_5 ),
        .matrix_address0164_out(matrix_address0164_out),
        .matrix_address0167_out(matrix_address0167_out),
        .matrix_address0170_out(matrix_address0170_out),
        .matrix_q0(matrix_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_9 loop_imperfect_mubkb_U19
       (.Q(a_load_18_reg_2313),
        .a_load_18_reg_23130(a_load_18_reg_23130),
        .a_q0(a_q0[16:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .matrix_d1(matrix_d1),
        .\matrix_d1[11]_0 (loop_imperfect_mubkb_U3_n_9),
        .\matrix_d1[11]_1 (loop_imperfect_mubkb_U17_n_10),
        .\matrix_d1[11]_2 (loop_imperfect_mubkb_U3_n_10),
        .\matrix_d1[11]_3 (loop_imperfect_mubkb_U17_n_11),
        .\matrix_d1[11]_4 (loop_imperfect_mubkb_U3_n_11),
        .\matrix_d1[11]_5 (loop_imperfect_mubkb_U17_n_12),
        .\matrix_d1[11]_6 (loop_imperfect_mubkb_U3_n_12),
        .\matrix_d1[15]_0 (loop_imperfect_mubkb_U3_n_13),
        .\matrix_d1[15]_1 (loop_imperfect_mubkb_U17_n_14),
        .\matrix_d1[15]_2 (loop_imperfect_mubkb_U3_n_14),
        .\matrix_d1[15]_3 (loop_imperfect_mubkb_U17_n_15),
        .\matrix_d1[15]_4 (loop_imperfect_mubkb_U3_n_15),
        .\matrix_d1[15]_5 (loop_imperfect_mubkb_U17_n_16),
        .\matrix_d1[15]_6 (loop_imperfect_mubkb_U3_n_16),
        .\matrix_d1[19]_0 (loop_imperfect_mubkb_U3_n_17),
        .\matrix_d1[19]_1 (loop_imperfect_mubkb_U17_n_18),
        .\matrix_d1[19]_2 (loop_imperfect_mubkb_U3_n_18),
        .\matrix_d1[19]_3 (loop_imperfect_mubkb_U17_n_19),
        .\matrix_d1[19]_4 (loop_imperfect_mubkb_U3_n_19),
        .\matrix_d1[19]_5 (loop_imperfect_mubkb_U17_n_20),
        .\matrix_d1[19]_6 (loop_imperfect_mubkb_U3_n_20),
        .\matrix_d1[23]_0 (loop_imperfect_mubkb_U3_n_21),
        .\matrix_d1[23]_1 (loop_imperfect_mubkb_U17_n_22),
        .\matrix_d1[23]_2 (loop_imperfect_mubkb_U3_n_22),
        .\matrix_d1[23]_3 (loop_imperfect_mubkb_U17_n_23),
        .\matrix_d1[23]_4 (loop_imperfect_mubkb_U3_n_23),
        .\matrix_d1[23]_5 (loop_imperfect_mubkb_U17_n_24),
        .\matrix_d1[23]_6 (loop_imperfect_mubkb_U3_n_24),
        .\matrix_d1[27]_0 (loop_imperfect_mubkb_U3_n_25),
        .\matrix_d1[27]_1 (loop_imperfect_mubkb_U17_n_26),
        .\matrix_d1[27]_2 (loop_imperfect_mubkb_U3_n_26),
        .\matrix_d1[27]_3 (loop_imperfect_mubkb_U17_n_27),
        .\matrix_d1[27]_4 (loop_imperfect_mubkb_U3_n_27),
        .\matrix_d1[27]_5 (loop_imperfect_mubkb_U17_n_28),
        .\matrix_d1[27]_6 (loop_imperfect_mubkb_U3_n_28),
        .\matrix_d1[31] ({ap_CS_fsm_pp0_stage114,ap_CS_fsm_pp0_stage10}),
        .\matrix_d1[31]_0 (loop_imperfect_mubkb_U17_n_32),
        .\matrix_d1[31]_1 (loop_imperfect_mubkb_U3_n_32),
        .\matrix_d1[31]_2 (reg_971),
        .\matrix_d1[31]_3 (loop_imperfect_mubkb_U17_n_29),
        .\matrix_d1[31]_4 (loop_imperfect_mubkb_U3_n_29),
        .\matrix_d1[31]_5 (loop_imperfect_mubkb_U17_n_30),
        .\matrix_d1[31]_6 (loop_imperfect_mubkb_U3_n_30),
        .\matrix_d1[31]_7 (loop_imperfect_mubkb_U17_n_31),
        .\matrix_d1[31]_8 (loop_imperfect_mubkb_U3_n_31),
        .\matrix_d1[3]_0 (loop_imperfect_mubkb_U3_n_1),
        .\matrix_d1[3]_1 (loop_imperfect_mubkb_U17_n_2),
        .\matrix_d1[3]_2 (loop_imperfect_mubkb_U3_n_2),
        .\matrix_d1[3]_3 (loop_imperfect_mubkb_U17_n_3),
        .\matrix_d1[3]_4 (loop_imperfect_mubkb_U3_n_3),
        .\matrix_d1[3]_5 (loop_imperfect_mubkb_U17_n_4),
        .\matrix_d1[3]_6 (loop_imperfect_mubkb_U3_n_4),
        .\matrix_d1[7]_0 (loop_imperfect_mubkb_U3_n_5),
        .\matrix_d1[7]_1 (loop_imperfect_mubkb_U17_n_6),
        .\matrix_d1[7]_2 (loop_imperfect_mubkb_U3_n_6),
        .\matrix_d1[7]_3 (loop_imperfect_mubkb_U17_n_7),
        .\matrix_d1[7]_4 (loop_imperfect_mubkb_U3_n_7),
        .\matrix_d1[7]_5 (loop_imperfect_mubkb_U17_n_8),
        .\matrix_d1[7]_6 (loop_imperfect_mubkb_U3_n_8),
        .matrix_d1_11_sp_1(loop_imperfect_mubkb_U17_n_9),
        .matrix_d1_15_sp_1(loop_imperfect_mubkb_U17_n_13),
        .matrix_d1_19_sp_1(loop_imperfect_mubkb_U17_n_17),
        .matrix_d1_23_sp_1(loop_imperfect_mubkb_U17_n_21),
        .matrix_d1_27_sp_1(loop_imperfect_mubkb_U17_n_25),
        .matrix_d1_3_sp_1(loop_imperfect_mubkb_U17_n_1),
        .matrix_d1_7_sp_1(loop_imperfect_mubkb_U17_n_5),
        .matrix_q1(matrix_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_10 loop_imperfect_mubkb_U2
       (.E(a_load_1_reg_17730),
        .Q(a_load_1_reg_1773),
        .a_q1(a_q1[16:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(ap_CS_fsm_pp0_stage1),
        .buff1_reg_0(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_6 ),
        .matrix_q0(matrix_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_11 loop_imperfect_mubkb_U20
       (.E(a_load_18_reg_23130),
        .Q(a_load_19_reg_2329),
        .a_q1(a_q1[16:0]),
        .ap_clk(ap_clk),
        .matrix_address0173_out(matrix_address0173_out),
        .matrix_d0(matrix_d0),
        .\matrix_d0[11]_0 (loop_imperfect_mubkb_U4_n_23),
        .\matrix_d0[11]_1 (loop_imperfect_mubkb_U18_n_9),
        .\matrix_d0[11]_2 (loop_imperfect_mubkb_U4_n_22),
        .\matrix_d0[11]_3 (loop_imperfect_mubkb_U18_n_10),
        .\matrix_d0[11]_4 (loop_imperfect_mubkb_U4_n_21),
        .\matrix_d0[11]_5 (loop_imperfect_mubkb_U18_n_11),
        .\matrix_d0[11]_6 (loop_imperfect_mubkb_U4_n_20),
        .\matrix_d0[15]_0 (loop_imperfect_mubkb_U4_n_19),
        .\matrix_d0[15]_1 (loop_imperfect_mubkb_U18_n_13),
        .\matrix_d0[15]_2 (loop_imperfect_mubkb_U4_n_18),
        .\matrix_d0[15]_3 (loop_imperfect_mubkb_U18_n_14),
        .\matrix_d0[15]_4 (loop_imperfect_mubkb_U4_n_17),
        .\matrix_d0[15]_5 (loop_imperfect_mubkb_U18_n_15),
        .\matrix_d0[15]_6 (loop_imperfect_mubkb_U4_n_16),
        .\matrix_d0[19]_0 (loop_imperfect_mubkb_U4_n_15),
        .\matrix_d0[19]_1 (loop_imperfect_mubkb_U18_n_17),
        .\matrix_d0[19]_2 (loop_imperfect_mubkb_U4_n_14),
        .\matrix_d0[19]_3 (loop_imperfect_mubkb_U18_n_18),
        .\matrix_d0[19]_4 (loop_imperfect_mubkb_U4_n_13),
        .\matrix_d0[19]_5 (loop_imperfect_mubkb_U18_n_19),
        .\matrix_d0[19]_6 (loop_imperfect_mubkb_U4_n_12),
        .\matrix_d0[23]_0 (loop_imperfect_mubkb_U4_n_11),
        .\matrix_d0[23]_1 (loop_imperfect_mubkb_U18_n_21),
        .\matrix_d0[23]_2 (loop_imperfect_mubkb_U4_n_10),
        .\matrix_d0[23]_3 (loop_imperfect_mubkb_U18_n_22),
        .\matrix_d0[23]_4 (loop_imperfect_mubkb_U4_n_9),
        .\matrix_d0[23]_5 (loop_imperfect_mubkb_U18_n_23),
        .\matrix_d0[23]_6 (loop_imperfect_mubkb_U4_n_8),
        .\matrix_d0[27]_0 (loop_imperfect_mubkb_U4_n_7),
        .\matrix_d0[27]_1 (loop_imperfect_mubkb_U18_n_25),
        .\matrix_d0[27]_2 (loop_imperfect_mubkb_U4_n_6),
        .\matrix_d0[27]_3 (loop_imperfect_mubkb_U18_n_26),
        .\matrix_d0[27]_4 (loop_imperfect_mubkb_U4_n_5),
        .\matrix_d0[27]_5 (loop_imperfect_mubkb_U18_n_27),
        .\matrix_d0[27]_6 (loop_imperfect_mubkb_U4_n_4),
        .\matrix_d0[31]_0 (loop_imperfect_mubkb_U4_n_0),
        .\matrix_d0[31]_1 (reg_971),
        .\matrix_d0[31]_2 (loop_imperfect_mubkb_U18_n_28),
        .\matrix_d0[31]_3 (loop_imperfect_mubkb_U4_n_3),
        .\matrix_d0[31]_4 (loop_imperfect_mubkb_U18_n_29),
        .\matrix_d0[31]_5 (loop_imperfect_mubkb_U4_n_2),
        .\matrix_d0[31]_6 (loop_imperfect_mubkb_U18_n_30),
        .\matrix_d0[31]_7 (loop_imperfect_mubkb_U4_n_1),
        .\matrix_d0[3]_0 (loop_imperfect_mubkb_U4_n_31),
        .\matrix_d0[3]_1 (loop_imperfect_mubkb_U18_n_1),
        .\matrix_d0[3]_2 (loop_imperfect_mubkb_U4_n_30),
        .\matrix_d0[3]_3 (loop_imperfect_mubkb_U18_n_2),
        .\matrix_d0[3]_4 (loop_imperfect_mubkb_U4_n_29),
        .\matrix_d0[3]_5 (loop_imperfect_mubkb_U18_n_3),
        .\matrix_d0[3]_6 (loop_imperfect_mubkb_U4_n_28),
        .\matrix_d0[7]_0 (loop_imperfect_mubkb_U4_n_27),
        .\matrix_d0[7]_1 (loop_imperfect_mubkb_U18_n_5),
        .\matrix_d0[7]_2 (loop_imperfect_mubkb_U4_n_26),
        .\matrix_d0[7]_3 (loop_imperfect_mubkb_U18_n_6),
        .\matrix_d0[7]_4 (loop_imperfect_mubkb_U4_n_25),
        .\matrix_d0[7]_5 (loop_imperfect_mubkb_U18_n_7),
        .\matrix_d0[7]_6 (loop_imperfect_mubkb_U4_n_24),
        .matrix_d0_11_sp_1(loop_imperfect_mubkb_U18_n_8),
        .matrix_d0_15_sp_1(loop_imperfect_mubkb_U18_n_12),
        .matrix_d0_19_sp_1(loop_imperfect_mubkb_U18_n_16),
        .matrix_d0_23_sp_1(loop_imperfect_mubkb_U18_n_20),
        .matrix_d0_27_sp_1(loop_imperfect_mubkb_U18_n_24),
        .matrix_d0_31_sp_1(loop_imperfect_mubkb_U18_n_31),
        .matrix_d0_3_sp_1(loop_imperfect_mubkb_U18_n_0),
        .matrix_d0_7_sp_1(loop_imperfect_mubkb_U18_n_4),
        .matrix_q0(matrix_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_12 loop_imperfect_mubkb_U3
       (.Q(a_load_2_reg_1832),
        .a_q0(a_q0[16:0]),
        .\ap_CS_fsm_reg[67] (loop_imperfect_mubkb_U3_n_1),
        .\ap_CS_fsm_reg[67]_0 (loop_imperfect_mubkb_U3_n_2),
        .\ap_CS_fsm_reg[67]_1 (loop_imperfect_mubkb_U3_n_3),
        .\ap_CS_fsm_reg[67]_10 (loop_imperfect_mubkb_U3_n_12),
        .\ap_CS_fsm_reg[67]_11 (loop_imperfect_mubkb_U3_n_13),
        .\ap_CS_fsm_reg[67]_12 (loop_imperfect_mubkb_U3_n_14),
        .\ap_CS_fsm_reg[67]_13 (loop_imperfect_mubkb_U3_n_15),
        .\ap_CS_fsm_reg[67]_14 (loop_imperfect_mubkb_U3_n_16),
        .\ap_CS_fsm_reg[67]_15 (loop_imperfect_mubkb_U3_n_17),
        .\ap_CS_fsm_reg[67]_16 (loop_imperfect_mubkb_U3_n_18),
        .\ap_CS_fsm_reg[67]_17 (loop_imperfect_mubkb_U3_n_19),
        .\ap_CS_fsm_reg[67]_18 (loop_imperfect_mubkb_U3_n_20),
        .\ap_CS_fsm_reg[67]_19 (loop_imperfect_mubkb_U3_n_21),
        .\ap_CS_fsm_reg[67]_2 (loop_imperfect_mubkb_U3_n_4),
        .\ap_CS_fsm_reg[67]_20 (loop_imperfect_mubkb_U3_n_22),
        .\ap_CS_fsm_reg[67]_21 (loop_imperfect_mubkb_U3_n_23),
        .\ap_CS_fsm_reg[67]_22 (loop_imperfect_mubkb_U3_n_24),
        .\ap_CS_fsm_reg[67]_23 (loop_imperfect_mubkb_U3_n_25),
        .\ap_CS_fsm_reg[67]_24 (loop_imperfect_mubkb_U3_n_26),
        .\ap_CS_fsm_reg[67]_25 (loop_imperfect_mubkb_U3_n_27),
        .\ap_CS_fsm_reg[67]_26 (loop_imperfect_mubkb_U3_n_28),
        .\ap_CS_fsm_reg[67]_27 (loop_imperfect_mubkb_U3_n_29),
        .\ap_CS_fsm_reg[67]_28 (loop_imperfect_mubkb_U3_n_30),
        .\ap_CS_fsm_reg[67]_29 (loop_imperfect_mubkb_U3_n_31),
        .\ap_CS_fsm_reg[67]_3 (loop_imperfect_mubkb_U3_n_5),
        .\ap_CS_fsm_reg[67]_30 (loop_imperfect_mubkb_U3_n_32),
        .\ap_CS_fsm_reg[67]_4 (loop_imperfect_mubkb_U3_n_6),
        .\ap_CS_fsm_reg[67]_5 (loop_imperfect_mubkb_U3_n_7),
        .\ap_CS_fsm_reg[67]_6 (loop_imperfect_mubkb_U3_n_8),
        .\ap_CS_fsm_reg[67]_7 (loop_imperfect_mubkb_U3_n_9),
        .\ap_CS_fsm_reg[67]_8 (loop_imperfect_mubkb_U3_n_10),
        .\ap_CS_fsm_reg[67]_9 (loop_imperfect_mubkb_U3_n_11),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0 ),
        .buff2_reg__0_0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_7 ),
        .\matrix_d1[0]_INST_0_i_1 (loop_imperfect_mubkb_U11_n_3),
        .\matrix_d1[0]_INST_0_i_2 (loop_imperfect_mubkb_U11_n_2),
        .\matrix_d1[0]_INST_0_i_3 (loop_imperfect_mubkb_U11_n_1),
        .\matrix_d1[0]_INST_0_i_4 ({ap_CS_fsm_pp0_stage66,ap_CS_fsm_pp0_stage54,ap_CS_fsm_pp0_stage42,ap_CS_fsm_pp0_stage30,ap_CS_fsm_pp0_stage18,ap_CS_fsm_pp0_stage2}),
        .\matrix_d1[0]_INST_0_i_4_0 (\matrix_d1[28]_INST_0_i_14_n_0 ),
        .\matrix_d1[0]_INST_0_i_4_1 (loop_imperfect_mubkb_U11_n_0),
        .\matrix_d1[12]_INST_0_i_1 (loop_imperfect_mubkb_U11_n_15),
        .\matrix_d1[12]_INST_0_i_2 (loop_imperfect_mubkb_U11_n_14),
        .\matrix_d1[12]_INST_0_i_3 (loop_imperfect_mubkb_U11_n_13),
        .\matrix_d1[12]_INST_0_i_4 (loop_imperfect_mubkb_U11_n_12),
        .\matrix_d1[16]_INST_0_i_1 (loop_imperfect_mubkb_U11_n_19),
        .\matrix_d1[16]_INST_0_i_2 (loop_imperfect_mubkb_U11_n_18),
        .\matrix_d1[16]_INST_0_i_3 (loop_imperfect_mubkb_U11_n_17),
        .\matrix_d1[16]_INST_0_i_4 (loop_imperfect_mubkb_U11_n_16),
        .\matrix_d1[20]_INST_0_i_1 (loop_imperfect_mubkb_U11_n_23),
        .\matrix_d1[20]_INST_0_i_2 (loop_imperfect_mubkb_U11_n_22),
        .\matrix_d1[20]_INST_0_i_3 (loop_imperfect_mubkb_U11_n_21),
        .\matrix_d1[20]_INST_0_i_4 (loop_imperfect_mubkb_U11_n_20),
        .\matrix_d1[24]_INST_0_i_1 (loop_imperfect_mubkb_U11_n_27),
        .\matrix_d1[24]_INST_0_i_2 (loop_imperfect_mubkb_U11_n_26),
        .\matrix_d1[24]_INST_0_i_3 (loop_imperfect_mubkb_U11_n_25),
        .\matrix_d1[24]_INST_0_i_4 (loop_imperfect_mubkb_U11_n_24),
        .\matrix_d1[28]_INST_0_i_1 (loop_imperfect_mubkb_U11_n_31),
        .\matrix_d1[28]_INST_0_i_2 (loop_imperfect_mubkb_U11_n_30),
        .\matrix_d1[28]_INST_0_i_3 (loop_imperfect_mubkb_U11_n_29),
        .\matrix_d1[28]_INST_0_i_4 (loop_imperfect_mubkb_U11_n_28),
        .\matrix_d1[4]_INST_0_i_1 (loop_imperfect_mubkb_U11_n_7),
        .\matrix_d1[4]_INST_0_i_2 (loop_imperfect_mubkb_U11_n_6),
        .\matrix_d1[4]_INST_0_i_3 (loop_imperfect_mubkb_U11_n_5),
        .\matrix_d1[4]_INST_0_i_4 (loop_imperfect_mubkb_U11_n_4),
        .\matrix_d1[8]_INST_0_i_1 (loop_imperfect_mubkb_U11_n_11),
        .\matrix_d1[8]_INST_0_i_2 (loop_imperfect_mubkb_U11_n_10),
        .\matrix_d1[8]_INST_0_i_3 (loop_imperfect_mubkb_U11_n_9),
        .\matrix_d1[8]_INST_0_i_4 (loop_imperfect_mubkb_U11_n_8),
        .matrix_q1(matrix_q1),
        .reg_9711(reg_9711));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_13 loop_imperfect_mubkb_U4
       (.Q(a_load_3_reg_1848),
        .a_q1(a_q1[16:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff2_reg(loop_imperfect_mubkb_U4_n_0),
        .\buff2_reg[0] (loop_imperfect_mubkb_U4_n_31),
        .\buff2_reg[10] (loop_imperfect_mubkb_U4_n_21),
        .\buff2_reg[11] (loop_imperfect_mubkb_U4_n_20),
        .\buff2_reg[12] (loop_imperfect_mubkb_U4_n_19),
        .\buff2_reg[13] (loop_imperfect_mubkb_U4_n_18),
        .\buff2_reg[14] (loop_imperfect_mubkb_U4_n_17),
        .\buff2_reg[15] (loop_imperfect_mubkb_U4_n_16),
        .\buff2_reg[16] (loop_imperfect_mubkb_U4_n_15),
        .\buff2_reg[1] (loop_imperfect_mubkb_U4_n_30),
        .\buff2_reg[2] (loop_imperfect_mubkb_U4_n_29),
        .\buff2_reg[3] (loop_imperfect_mubkb_U4_n_28),
        .\buff2_reg[4] (loop_imperfect_mubkb_U4_n_27),
        .\buff2_reg[5] (loop_imperfect_mubkb_U4_n_26),
        .\buff2_reg[6] (loop_imperfect_mubkb_U4_n_25),
        .\buff2_reg[7] (loop_imperfect_mubkb_U4_n_24),
        .\buff2_reg[8] (loop_imperfect_mubkb_U4_n_23),
        .\buff2_reg[9] (loop_imperfect_mubkb_U4_n_22),
        .buff2_reg_0(loop_imperfect_mubkb_U4_n_1),
        .buff2_reg_1(loop_imperfect_mubkb_U4_n_2),
        .buff2_reg_10(loop_imperfect_mubkb_U4_n_11),
        .buff2_reg_11(loop_imperfect_mubkb_U4_n_12),
        .buff2_reg_12(loop_imperfect_mubkb_U4_n_13),
        .buff2_reg_13(loop_imperfect_mubkb_U4_n_14),
        .buff2_reg_2(loop_imperfect_mubkb_U4_n_3),
        .buff2_reg_3(loop_imperfect_mubkb_U4_n_4),
        .buff2_reg_4(loop_imperfect_mubkb_U4_n_5),
        .buff2_reg_5(loop_imperfect_mubkb_U4_n_6),
        .buff2_reg_6(loop_imperfect_mubkb_U4_n_7),
        .buff2_reg_7(loop_imperfect_mubkb_U4_n_8),
        .buff2_reg_8(loop_imperfect_mubkb_U4_n_9),
        .buff2_reg_9(loop_imperfect_mubkb_U4_n_10),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_1 ),
        .buff2_reg__0_0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_6 ),
        .buff2_reg__0_1(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_8 ),
        .matrix_address0161_out(matrix_address0161_out),
        .\matrix_d0[0]_INST_0_i_1 (loop_imperfect_mubkb_U8_n_3),
        .\matrix_d0[0]_INST_0_i_2 (loop_imperfect_mubkb_U8_n_2),
        .\matrix_d0[0]_INST_0_i_3 (loop_imperfect_mubkb_U8_n_1),
        .\matrix_d0[0]_INST_0_i_4 (loop_imperfect_mubkb_U8_n_0),
        .\matrix_d0[12]_INST_0_i_1 (loop_imperfect_mubkb_U8_n_15),
        .\matrix_d0[12]_INST_0_i_2 (loop_imperfect_mubkb_U8_n_14),
        .\matrix_d0[12]_INST_0_i_3 (loop_imperfect_mubkb_U8_n_13),
        .\matrix_d0[12]_INST_0_i_4 (loop_imperfect_mubkb_U8_n_12),
        .\matrix_d0[16]_INST_0_i_1 (loop_imperfect_mubkb_U8_n_19),
        .\matrix_d0[16]_INST_0_i_2 (loop_imperfect_mubkb_U8_n_18),
        .\matrix_d0[16]_INST_0_i_3 (loop_imperfect_mubkb_U8_n_17),
        .\matrix_d0[16]_INST_0_i_4 (loop_imperfect_mubkb_U8_n_16),
        .\matrix_d0[20]_INST_0_i_1 (loop_imperfect_mubkb_U8_n_23),
        .\matrix_d0[20]_INST_0_i_2 (loop_imperfect_mubkb_U8_n_22),
        .\matrix_d0[20]_INST_0_i_3 (loop_imperfect_mubkb_U8_n_21),
        .\matrix_d0[20]_INST_0_i_4 (loop_imperfect_mubkb_U8_n_20),
        .\matrix_d0[24]_INST_0_i_1 (loop_imperfect_mubkb_U8_n_27),
        .\matrix_d0[24]_INST_0_i_2 (loop_imperfect_mubkb_U8_n_26),
        .\matrix_d0[24]_INST_0_i_3 (loop_imperfect_mubkb_U8_n_25),
        .\matrix_d0[24]_INST_0_i_4 (loop_imperfect_mubkb_U8_n_24),
        .\matrix_d0[28]_INST_0_i_1 (\matrix_d0[28]_INST_0_i_14_n_0 ),
        .\matrix_d0[28]_INST_0_i_1_0 (loop_imperfect_mubkb_U8_n_31),
        .\matrix_d0[28]_INST_0_i_1_1 (\matrix_d0[28]_INST_0_i_16_n_0 ),
        .\matrix_d0[28]_INST_0_i_2 (loop_imperfect_mubkb_U8_n_30),
        .\matrix_d0[28]_INST_0_i_3 (loop_imperfect_mubkb_U8_n_29),
        .\matrix_d0[28]_INST_0_i_4 (loop_imperfect_mubkb_U8_n_28),
        .\matrix_d0[28]_INST_0_i_6 ({ap_CS_fsm_pp0_stage36,ap_CS_fsm_pp0_stage24}),
        .\matrix_d0[4]_INST_0_i_1 (loop_imperfect_mubkb_U8_n_7),
        .\matrix_d0[4]_INST_0_i_2 (loop_imperfect_mubkb_U8_n_6),
        .\matrix_d0[4]_INST_0_i_3 (loop_imperfect_mubkb_U8_n_5),
        .\matrix_d0[4]_INST_0_i_4 (loop_imperfect_mubkb_U8_n_4),
        .\matrix_d0[8]_INST_0_i_1 (loop_imperfect_mubkb_U8_n_11),
        .\matrix_d0[8]_INST_0_i_2 (loop_imperfect_mubkb_U8_n_10),
        .\matrix_d0[8]_INST_0_i_3 (loop_imperfect_mubkb_U8_n_9),
        .\matrix_d0[8]_INST_0_i_4 (loop_imperfect_mubkb_U8_n_8),
        .matrix_q0(matrix_q0),
        .reg_9711(reg_9711));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_14 loop_imperfect_mubkb_U5
       (.Q(a_load_4_reg_1894),
        .a_load_4_reg_18940(a_load_4_reg_18940),
        .a_q0(a_q0[16:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .buff1_reg_0(ap_CS_fsm_pp0_stage3),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_7 ),
        .matrix_q1(matrix_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_15 loop_imperfect_mubkb_U6
       (.E(a_load_4_reg_18940),
        .Q(a_load_5_reg_1910),
        .a_q1(a_q1[16:0]),
        .ap_clk(ap_clk),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_8 ),
        .matrix_q0(matrix_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_16 loop_imperfect_mubkb_U7
       (.Q(a_load_6_reg_1956),
        .a_load_6_reg_19560(a_load_6_reg_19560),
        .a_q0(a_q0[16:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .buff1_reg_0(ap_CS_fsm_pp0_stage4),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_9 ),
        .matrix_q1(matrix_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_17 loop_imperfect_mubkb_U8
       (.E(a_load_6_reg_19560),
        .Q(a_load_7_reg_1972),
        .a_q1(a_q1[16:0]),
        .\ap_CS_fsm_reg[49] (loop_imperfect_mubkb_U8_n_0),
        .\ap_CS_fsm_reg[49]_0 (loop_imperfect_mubkb_U8_n_1),
        .\ap_CS_fsm_reg[49]_1 (loop_imperfect_mubkb_U8_n_2),
        .\ap_CS_fsm_reg[49]_10 (loop_imperfect_mubkb_U8_n_11),
        .\ap_CS_fsm_reg[49]_11 (loop_imperfect_mubkb_U8_n_12),
        .\ap_CS_fsm_reg[49]_12 (loop_imperfect_mubkb_U8_n_13),
        .\ap_CS_fsm_reg[49]_13 (loop_imperfect_mubkb_U8_n_14),
        .\ap_CS_fsm_reg[49]_14 (loop_imperfect_mubkb_U8_n_15),
        .\ap_CS_fsm_reg[49]_15 (loop_imperfect_mubkb_U8_n_16),
        .\ap_CS_fsm_reg[49]_16 (loop_imperfect_mubkb_U8_n_17),
        .\ap_CS_fsm_reg[49]_17 (loop_imperfect_mubkb_U8_n_18),
        .\ap_CS_fsm_reg[49]_18 (loop_imperfect_mubkb_U8_n_19),
        .\ap_CS_fsm_reg[49]_19 (loop_imperfect_mubkb_U8_n_20),
        .\ap_CS_fsm_reg[49]_2 (loop_imperfect_mubkb_U8_n_3),
        .\ap_CS_fsm_reg[49]_20 (loop_imperfect_mubkb_U8_n_21),
        .\ap_CS_fsm_reg[49]_21 (loop_imperfect_mubkb_U8_n_22),
        .\ap_CS_fsm_reg[49]_22 (loop_imperfect_mubkb_U8_n_23),
        .\ap_CS_fsm_reg[49]_23 (loop_imperfect_mubkb_U8_n_24),
        .\ap_CS_fsm_reg[49]_24 (loop_imperfect_mubkb_U8_n_25),
        .\ap_CS_fsm_reg[49]_25 (loop_imperfect_mubkb_U8_n_26),
        .\ap_CS_fsm_reg[49]_26 (loop_imperfect_mubkb_U8_n_27),
        .\ap_CS_fsm_reg[49]_27 (loop_imperfect_mubkb_U8_n_28),
        .\ap_CS_fsm_reg[49]_28 (loop_imperfect_mubkb_U8_n_29),
        .\ap_CS_fsm_reg[49]_29 (loop_imperfect_mubkb_U8_n_30),
        .\ap_CS_fsm_reg[49]_3 (loop_imperfect_mubkb_U8_n_4),
        .\ap_CS_fsm_reg[49]_30 (loop_imperfect_mubkb_U8_n_31),
        .\ap_CS_fsm_reg[49]_4 (loop_imperfect_mubkb_U8_n_5),
        .\ap_CS_fsm_reg[49]_5 (loop_imperfect_mubkb_U8_n_6),
        .\ap_CS_fsm_reg[49]_6 (loop_imperfect_mubkb_U8_n_7),
        .\ap_CS_fsm_reg[49]_7 (loop_imperfect_mubkb_U8_n_8),
        .\ap_CS_fsm_reg[49]_8 (loop_imperfect_mubkb_U8_n_9),
        .\ap_CS_fsm_reg[49]_9 (loop_imperfect_mubkb_U8_n_10),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_0 ),
        .\matrix_d0[0]_INST_0_i_12 ({ap_CS_fsm_pp0_stage72,ap_CS_fsm_pp0_stage60,ap_CS_fsm_pp0_stage48}),
        .matrix_q0(matrix_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_18 loop_imperfect_mubkb_U9
       (.Q(a_load_8_reg_2018),
        .a_load_8_reg_20180(a_load_8_reg_20180),
        .a_q0(a_q0[16:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .buff1_reg_0(ap_CS_fsm_pp0_stage5),
        .buff2_reg__0(\loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0_10 ),
        .matrix_q1(matrix_q1));
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_addr_11_reg_1920[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(\matrix_addr_11_reg_1920[8]_i_1_n_0 ));
  FDRE \matrix_addr_11_reg_1920_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q1[0]),
        .Q(matrix_addr_11_reg_1920[0]),
        .R(1'b0));
  FDRE \matrix_addr_11_reg_1920_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q1[1]),
        .Q(matrix_addr_11_reg_1920[1]),
        .R(1'b0));
  FDRE \matrix_addr_11_reg_1920_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q1[2]),
        .Q(matrix_addr_11_reg_1920[2]),
        .R(1'b0));
  FDRE \matrix_addr_11_reg_1920_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q1[3]),
        .Q(matrix_addr_11_reg_1920[3]),
        .R(1'b0));
  FDRE \matrix_addr_11_reg_1920_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q1[4]),
        .Q(matrix_addr_11_reg_1920[4]),
        .R(1'b0));
  FDRE \matrix_addr_11_reg_1920_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q1[5]),
        .Q(matrix_addr_11_reg_1920[5]),
        .R(1'b0));
  FDRE \matrix_addr_11_reg_1920_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q1[6]),
        .Q(matrix_addr_11_reg_1920[6]),
        .R(1'b0));
  FDRE \matrix_addr_11_reg_1920_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q1[7]),
        .Q(matrix_addr_11_reg_1920[7]),
        .R(1'b0));
  FDRE \matrix_addr_11_reg_1920_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q1[8]),
        .Q(matrix_addr_11_reg_1920[8]),
        .R(1'b0));
  FDRE \matrix_addr_13_reg_1966_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q0[0]),
        .Q(matrix_addr_13_reg_1966[0]),
        .R(1'b0));
  FDRE \matrix_addr_13_reg_1966_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q0[1]),
        .Q(matrix_addr_13_reg_1966[1]),
        .R(1'b0));
  FDRE \matrix_addr_13_reg_1966_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q0[2]),
        .Q(matrix_addr_13_reg_1966[2]),
        .R(1'b0));
  FDRE \matrix_addr_13_reg_1966_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q0[3]),
        .Q(matrix_addr_13_reg_1966[3]),
        .R(1'b0));
  FDRE \matrix_addr_13_reg_1966_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q0[4]),
        .Q(matrix_addr_13_reg_1966[4]),
        .R(1'b0));
  FDRE \matrix_addr_13_reg_1966_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q0[5]),
        .Q(matrix_addr_13_reg_1966[5]),
        .R(1'b0));
  FDRE \matrix_addr_13_reg_1966_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q0[6]),
        .Q(matrix_addr_13_reg_1966[6]),
        .R(1'b0));
  FDRE \matrix_addr_13_reg_1966_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q0[7]),
        .Q(matrix_addr_13_reg_1966[7]),
        .R(1'b0));
  FDRE \matrix_addr_13_reg_1966_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q0[8]),
        .Q(matrix_addr_13_reg_1966[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_addr_15_reg_1982[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(\matrix_addr_15_reg_1982[8]_i_1_n_0 ));
  FDRE \matrix_addr_15_reg_1982_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q1[0]),
        .Q(matrix_addr_15_reg_1982[0]),
        .R(1'b0));
  FDRE \matrix_addr_15_reg_1982_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q1[1]),
        .Q(matrix_addr_15_reg_1982[1]),
        .R(1'b0));
  FDRE \matrix_addr_15_reg_1982_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q1[2]),
        .Q(matrix_addr_15_reg_1982[2]),
        .R(1'b0));
  FDRE \matrix_addr_15_reg_1982_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q1[3]),
        .Q(matrix_addr_15_reg_1982[3]),
        .R(1'b0));
  FDRE \matrix_addr_15_reg_1982_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q1[4]),
        .Q(matrix_addr_15_reg_1982[4]),
        .R(1'b0));
  FDRE \matrix_addr_15_reg_1982_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q1[5]),
        .Q(matrix_addr_15_reg_1982[5]),
        .R(1'b0));
  FDRE \matrix_addr_15_reg_1982_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q1[6]),
        .Q(matrix_addr_15_reg_1982[6]),
        .R(1'b0));
  FDRE \matrix_addr_15_reg_1982_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q1[7]),
        .Q(matrix_addr_15_reg_1982[7]),
        .R(1'b0));
  FDRE \matrix_addr_15_reg_1982_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_15_reg_1982[8]_i_1_n_0 ),
        .D(row_q1[8]),
        .Q(matrix_addr_15_reg_1982[8]),
        .R(1'b0));
  FDRE \matrix_addr_17_reg_2028_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q0[0]),
        .Q(matrix_addr_17_reg_2028[0]),
        .R(1'b0));
  FDRE \matrix_addr_17_reg_2028_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q0[1]),
        .Q(matrix_addr_17_reg_2028[1]),
        .R(1'b0));
  FDRE \matrix_addr_17_reg_2028_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q0[2]),
        .Q(matrix_addr_17_reg_2028[2]),
        .R(1'b0));
  FDRE \matrix_addr_17_reg_2028_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q0[3]),
        .Q(matrix_addr_17_reg_2028[3]),
        .R(1'b0));
  FDRE \matrix_addr_17_reg_2028_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q0[4]),
        .Q(matrix_addr_17_reg_2028[4]),
        .R(1'b0));
  FDRE \matrix_addr_17_reg_2028_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q0[5]),
        .Q(matrix_addr_17_reg_2028[5]),
        .R(1'b0));
  FDRE \matrix_addr_17_reg_2028_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q0[6]),
        .Q(matrix_addr_17_reg_2028[6]),
        .R(1'b0));
  FDRE \matrix_addr_17_reg_2028_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q0[7]),
        .Q(matrix_addr_17_reg_2028[7]),
        .R(1'b0));
  FDRE \matrix_addr_17_reg_2028_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q0[8]),
        .Q(matrix_addr_17_reg_2028[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_addr_19_reg_2044[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(\matrix_addr_19_reg_2044[8]_i_1_n_0 ));
  FDRE \matrix_addr_19_reg_2044_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q1[0]),
        .Q(matrix_addr_19_reg_2044[0]),
        .R(1'b0));
  FDRE \matrix_addr_19_reg_2044_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q1[1]),
        .Q(matrix_addr_19_reg_2044[1]),
        .R(1'b0));
  FDRE \matrix_addr_19_reg_2044_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q1[2]),
        .Q(matrix_addr_19_reg_2044[2]),
        .R(1'b0));
  FDRE \matrix_addr_19_reg_2044_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q1[3]),
        .Q(matrix_addr_19_reg_2044[3]),
        .R(1'b0));
  FDRE \matrix_addr_19_reg_2044_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q1[4]),
        .Q(matrix_addr_19_reg_2044[4]),
        .R(1'b0));
  FDRE \matrix_addr_19_reg_2044_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q1[5]),
        .Q(matrix_addr_19_reg_2044[5]),
        .R(1'b0));
  FDRE \matrix_addr_19_reg_2044_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q1[6]),
        .Q(matrix_addr_19_reg_2044[6]),
        .R(1'b0));
  FDRE \matrix_addr_19_reg_2044_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q1[7]),
        .Q(matrix_addr_19_reg_2044[7]),
        .R(1'b0));
  FDRE \matrix_addr_19_reg_2044_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_19_reg_2044[8]_i_1_n_0 ),
        .D(row_q1[8]),
        .Q(matrix_addr_19_reg_2044[8]),
        .R(1'b0));
  FDRE \matrix_addr_1_reg_1768_reg[0] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q0[0]),
        .Q(matrix_addr_1_reg_1768[0]),
        .R(1'b0));
  FDRE \matrix_addr_1_reg_1768_reg[1] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q0[1]),
        .Q(matrix_addr_1_reg_1768[1]),
        .R(1'b0));
  FDRE \matrix_addr_1_reg_1768_reg[2] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q0[2]),
        .Q(matrix_addr_1_reg_1768[2]),
        .R(1'b0));
  FDRE \matrix_addr_1_reg_1768_reg[3] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q0[3]),
        .Q(matrix_addr_1_reg_1768[3]),
        .R(1'b0));
  FDRE \matrix_addr_1_reg_1768_reg[4] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q0[4]),
        .Q(matrix_addr_1_reg_1768[4]),
        .R(1'b0));
  FDRE \matrix_addr_1_reg_1768_reg[5] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q0[5]),
        .Q(matrix_addr_1_reg_1768[5]),
        .R(1'b0));
  FDRE \matrix_addr_1_reg_1768_reg[6] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q0[6]),
        .Q(matrix_addr_1_reg_1768[6]),
        .R(1'b0));
  FDRE \matrix_addr_1_reg_1768_reg[7] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q0[7]),
        .Q(matrix_addr_1_reg_1768[7]),
        .R(1'b0));
  FDRE \matrix_addr_1_reg_1768_reg[8] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q0[8]),
        .Q(matrix_addr_1_reg_1768[8]),
        .R(1'b0));
  FDRE \matrix_addr_21_reg_2085_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q0[0]),
        .Q(matrix_addr_21_reg_2085[0]),
        .R(1'b0));
  FDRE \matrix_addr_21_reg_2085_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q0[1]),
        .Q(matrix_addr_21_reg_2085[1]),
        .R(1'b0));
  FDRE \matrix_addr_21_reg_2085_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q0[2]),
        .Q(matrix_addr_21_reg_2085[2]),
        .R(1'b0));
  FDRE \matrix_addr_21_reg_2085_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q0[3]),
        .Q(matrix_addr_21_reg_2085[3]),
        .R(1'b0));
  FDRE \matrix_addr_21_reg_2085_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q0[4]),
        .Q(matrix_addr_21_reg_2085[4]),
        .R(1'b0));
  FDRE \matrix_addr_21_reg_2085_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q0[5]),
        .Q(matrix_addr_21_reg_2085[5]),
        .R(1'b0));
  FDRE \matrix_addr_21_reg_2085_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q0[6]),
        .Q(matrix_addr_21_reg_2085[6]),
        .R(1'b0));
  FDRE \matrix_addr_21_reg_2085_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q0[7]),
        .Q(matrix_addr_21_reg_2085[7]),
        .R(1'b0));
  FDRE \matrix_addr_21_reg_2085_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q0[8]),
        .Q(matrix_addr_21_reg_2085[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_addr_23_reg_2101[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(\matrix_addr_23_reg_2101[8]_i_1_n_0 ));
  FDRE \matrix_addr_23_reg_2101_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q1[0]),
        .Q(matrix_addr_23_reg_2101[0]),
        .R(1'b0));
  FDRE \matrix_addr_23_reg_2101_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q1[1]),
        .Q(matrix_addr_23_reg_2101[1]),
        .R(1'b0));
  FDRE \matrix_addr_23_reg_2101_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q1[2]),
        .Q(matrix_addr_23_reg_2101[2]),
        .R(1'b0));
  FDRE \matrix_addr_23_reg_2101_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q1[3]),
        .Q(matrix_addr_23_reg_2101[3]),
        .R(1'b0));
  FDRE \matrix_addr_23_reg_2101_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q1[4]),
        .Q(matrix_addr_23_reg_2101[4]),
        .R(1'b0));
  FDRE \matrix_addr_23_reg_2101_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q1[5]),
        .Q(matrix_addr_23_reg_2101[5]),
        .R(1'b0));
  FDRE \matrix_addr_23_reg_2101_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q1[6]),
        .Q(matrix_addr_23_reg_2101[6]),
        .R(1'b0));
  FDRE \matrix_addr_23_reg_2101_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q1[7]),
        .Q(matrix_addr_23_reg_2101[7]),
        .R(1'b0));
  FDRE \matrix_addr_23_reg_2101_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_23_reg_2101[8]_i_1_n_0 ),
        .D(row_q1[8]),
        .Q(matrix_addr_23_reg_2101[8]),
        .R(1'b0));
  FDRE \matrix_addr_25_reg_2147_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q0[0]),
        .Q(matrix_addr_25_reg_2147[0]),
        .R(1'b0));
  FDRE \matrix_addr_25_reg_2147_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q0[1]),
        .Q(matrix_addr_25_reg_2147[1]),
        .R(1'b0));
  FDRE \matrix_addr_25_reg_2147_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q0[2]),
        .Q(matrix_addr_25_reg_2147[2]),
        .R(1'b0));
  FDRE \matrix_addr_25_reg_2147_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q0[3]),
        .Q(matrix_addr_25_reg_2147[3]),
        .R(1'b0));
  FDRE \matrix_addr_25_reg_2147_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q0[4]),
        .Q(matrix_addr_25_reg_2147[4]),
        .R(1'b0));
  FDRE \matrix_addr_25_reg_2147_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q0[5]),
        .Q(matrix_addr_25_reg_2147[5]),
        .R(1'b0));
  FDRE \matrix_addr_25_reg_2147_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q0[6]),
        .Q(matrix_addr_25_reg_2147[6]),
        .R(1'b0));
  FDRE \matrix_addr_25_reg_2147_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q0[7]),
        .Q(matrix_addr_25_reg_2147[7]),
        .R(1'b0));
  FDRE \matrix_addr_25_reg_2147_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q0[8]),
        .Q(matrix_addr_25_reg_2147[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_addr_27_reg_2163[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(\matrix_addr_27_reg_2163[8]_i_1_n_0 ));
  FDRE \matrix_addr_27_reg_2163_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q1[0]),
        .Q(matrix_addr_27_reg_2163[0]),
        .R(1'b0));
  FDRE \matrix_addr_27_reg_2163_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q1[1]),
        .Q(matrix_addr_27_reg_2163[1]),
        .R(1'b0));
  FDRE \matrix_addr_27_reg_2163_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q1[2]),
        .Q(matrix_addr_27_reg_2163[2]),
        .R(1'b0));
  FDRE \matrix_addr_27_reg_2163_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q1[3]),
        .Q(matrix_addr_27_reg_2163[3]),
        .R(1'b0));
  FDRE \matrix_addr_27_reg_2163_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q1[4]),
        .Q(matrix_addr_27_reg_2163[4]),
        .R(1'b0));
  FDRE \matrix_addr_27_reg_2163_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q1[5]),
        .Q(matrix_addr_27_reg_2163[5]),
        .R(1'b0));
  FDRE \matrix_addr_27_reg_2163_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q1[6]),
        .Q(matrix_addr_27_reg_2163[6]),
        .R(1'b0));
  FDRE \matrix_addr_27_reg_2163_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q1[7]),
        .Q(matrix_addr_27_reg_2163[7]),
        .R(1'b0));
  FDRE \matrix_addr_27_reg_2163_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_27_reg_2163[8]_i_1_n_0 ),
        .D(row_q1[8]),
        .Q(matrix_addr_27_reg_2163[8]),
        .R(1'b0));
  FDRE \matrix_addr_29_reg_2209_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q0[0]),
        .Q(matrix_addr_29_reg_2209[0]),
        .R(1'b0));
  FDRE \matrix_addr_29_reg_2209_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q0[1]),
        .Q(matrix_addr_29_reg_2209[1]),
        .R(1'b0));
  FDRE \matrix_addr_29_reg_2209_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q0[2]),
        .Q(matrix_addr_29_reg_2209[2]),
        .R(1'b0));
  FDRE \matrix_addr_29_reg_2209_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q0[3]),
        .Q(matrix_addr_29_reg_2209[3]),
        .R(1'b0));
  FDRE \matrix_addr_29_reg_2209_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q0[4]),
        .Q(matrix_addr_29_reg_2209[4]),
        .R(1'b0));
  FDRE \matrix_addr_29_reg_2209_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q0[5]),
        .Q(matrix_addr_29_reg_2209[5]),
        .R(1'b0));
  FDRE \matrix_addr_29_reg_2209_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q0[6]),
        .Q(matrix_addr_29_reg_2209[6]),
        .R(1'b0));
  FDRE \matrix_addr_29_reg_2209_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q0[7]),
        .Q(matrix_addr_29_reg_2209[7]),
        .R(1'b0));
  FDRE \matrix_addr_29_reg_2209_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q0[8]),
        .Q(matrix_addr_29_reg_2209[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_addr_31_reg_2225[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(\matrix_addr_31_reg_2225[8]_i_1_n_0 ));
  FDRE \matrix_addr_31_reg_2225_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q1[0]),
        .Q(matrix_addr_31_reg_2225[0]),
        .R(1'b0));
  FDRE \matrix_addr_31_reg_2225_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q1[1]),
        .Q(matrix_addr_31_reg_2225[1]),
        .R(1'b0));
  FDRE \matrix_addr_31_reg_2225_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q1[2]),
        .Q(matrix_addr_31_reg_2225[2]),
        .R(1'b0));
  FDRE \matrix_addr_31_reg_2225_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q1[3]),
        .Q(matrix_addr_31_reg_2225[3]),
        .R(1'b0));
  FDRE \matrix_addr_31_reg_2225_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q1[4]),
        .Q(matrix_addr_31_reg_2225[4]),
        .R(1'b0));
  FDRE \matrix_addr_31_reg_2225_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q1[5]),
        .Q(matrix_addr_31_reg_2225[5]),
        .R(1'b0));
  FDRE \matrix_addr_31_reg_2225_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q1[6]),
        .Q(matrix_addr_31_reg_2225[6]),
        .R(1'b0));
  FDRE \matrix_addr_31_reg_2225_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q1[7]),
        .Q(matrix_addr_31_reg_2225[7]),
        .R(1'b0));
  FDRE \matrix_addr_31_reg_2225_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_31_reg_2225[8]_i_1_n_0 ),
        .D(row_q1[8]),
        .Q(matrix_addr_31_reg_2225[8]),
        .R(1'b0));
  FDRE \matrix_addr_33_reg_2271_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q0[0]),
        .Q(matrix_addr_33_reg_2271[0]),
        .R(1'b0));
  FDRE \matrix_addr_33_reg_2271_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q0[1]),
        .Q(matrix_addr_33_reg_2271[1]),
        .R(1'b0));
  FDRE \matrix_addr_33_reg_2271_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q0[2]),
        .Q(matrix_addr_33_reg_2271[2]),
        .R(1'b0));
  FDRE \matrix_addr_33_reg_2271_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q0[3]),
        .Q(matrix_addr_33_reg_2271[3]),
        .R(1'b0));
  FDRE \matrix_addr_33_reg_2271_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q0[4]),
        .Q(matrix_addr_33_reg_2271[4]),
        .R(1'b0));
  FDRE \matrix_addr_33_reg_2271_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q0[5]),
        .Q(matrix_addr_33_reg_2271[5]),
        .R(1'b0));
  FDRE \matrix_addr_33_reg_2271_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q0[6]),
        .Q(matrix_addr_33_reg_2271[6]),
        .R(1'b0));
  FDRE \matrix_addr_33_reg_2271_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q0[7]),
        .Q(matrix_addr_33_reg_2271[7]),
        .R(1'b0));
  FDRE \matrix_addr_33_reg_2271_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q0[8]),
        .Q(matrix_addr_33_reg_2271[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_addr_35_reg_2287[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(\matrix_addr_35_reg_2287[8]_i_1_n_0 ));
  FDRE \matrix_addr_35_reg_2287_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q1[0]),
        .Q(matrix_addr_35_reg_2287[0]),
        .R(1'b0));
  FDRE \matrix_addr_35_reg_2287_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q1[1]),
        .Q(matrix_addr_35_reg_2287[1]),
        .R(1'b0));
  FDRE \matrix_addr_35_reg_2287_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q1[2]),
        .Q(matrix_addr_35_reg_2287[2]),
        .R(1'b0));
  FDRE \matrix_addr_35_reg_2287_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q1[3]),
        .Q(matrix_addr_35_reg_2287[3]),
        .R(1'b0));
  FDRE \matrix_addr_35_reg_2287_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q1[4]),
        .Q(matrix_addr_35_reg_2287[4]),
        .R(1'b0));
  FDRE \matrix_addr_35_reg_2287_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q1[5]),
        .Q(matrix_addr_35_reg_2287[5]),
        .R(1'b0));
  FDRE \matrix_addr_35_reg_2287_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q1[6]),
        .Q(matrix_addr_35_reg_2287[6]),
        .R(1'b0));
  FDRE \matrix_addr_35_reg_2287_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q1[7]),
        .Q(matrix_addr_35_reg_2287[7]),
        .R(1'b0));
  FDRE \matrix_addr_35_reg_2287_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_35_reg_2287[8]_i_1_n_0 ),
        .D(row_q1[8]),
        .Q(matrix_addr_35_reg_2287[8]),
        .R(1'b0));
  FDRE \matrix_addr_37_reg_2323_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q0[0]),
        .Q(matrix_addr_37_reg_2323[0]),
        .R(1'b0));
  FDRE \matrix_addr_37_reg_2323_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q0[1]),
        .Q(matrix_addr_37_reg_2323[1]),
        .R(1'b0));
  FDRE \matrix_addr_37_reg_2323_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q0[2]),
        .Q(matrix_addr_37_reg_2323[2]),
        .R(1'b0));
  FDRE \matrix_addr_37_reg_2323_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q0[3]),
        .Q(matrix_addr_37_reg_2323[3]),
        .R(1'b0));
  FDRE \matrix_addr_37_reg_2323_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q0[4]),
        .Q(matrix_addr_37_reg_2323[4]),
        .R(1'b0));
  FDRE \matrix_addr_37_reg_2323_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q0[5]),
        .Q(matrix_addr_37_reg_2323[5]),
        .R(1'b0));
  FDRE \matrix_addr_37_reg_2323_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q0[6]),
        .Q(matrix_addr_37_reg_2323[6]),
        .R(1'b0));
  FDRE \matrix_addr_37_reg_2323_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q0[7]),
        .Q(matrix_addr_37_reg_2323[7]),
        .R(1'b0));
  FDRE \matrix_addr_37_reg_2323_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q0[8]),
        .Q(matrix_addr_37_reg_2323[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_addr_39_reg_2339[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(\matrix_addr_39_reg_2339[8]_i_1_n_0 ));
  FDRE \matrix_addr_39_reg_2339_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q1[0]),
        .Q(matrix_addr_39_reg_2339[0]),
        .R(1'b0));
  FDRE \matrix_addr_39_reg_2339_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q1[1]),
        .Q(matrix_addr_39_reg_2339[1]),
        .R(1'b0));
  FDRE \matrix_addr_39_reg_2339_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q1[2]),
        .Q(matrix_addr_39_reg_2339[2]),
        .R(1'b0));
  FDRE \matrix_addr_39_reg_2339_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q1[3]),
        .Q(matrix_addr_39_reg_2339[3]),
        .R(1'b0));
  FDRE \matrix_addr_39_reg_2339_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q1[4]),
        .Q(matrix_addr_39_reg_2339[4]),
        .R(1'b0));
  FDRE \matrix_addr_39_reg_2339_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q1[5]),
        .Q(matrix_addr_39_reg_2339[5]),
        .R(1'b0));
  FDRE \matrix_addr_39_reg_2339_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q1[6]),
        .Q(matrix_addr_39_reg_2339[6]),
        .R(1'b0));
  FDRE \matrix_addr_39_reg_2339_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q1[7]),
        .Q(matrix_addr_39_reg_2339[7]),
        .R(1'b0));
  FDRE \matrix_addr_39_reg_2339_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_39_reg_2339[8]_i_1_n_0 ),
        .D(row_q1[8]),
        .Q(matrix_addr_39_reg_2339[8]),
        .R(1'b0));
  FDRE \matrix_addr_3_reg_1778_reg[0] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q1[0]),
        .Q(matrix_addr_3_reg_1778[0]),
        .R(1'b0));
  FDRE \matrix_addr_3_reg_1778_reg[1] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q1[1]),
        .Q(matrix_addr_3_reg_1778[1]),
        .R(1'b0));
  FDRE \matrix_addr_3_reg_1778_reg[2] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q1[2]),
        .Q(matrix_addr_3_reg_1778[2]),
        .R(1'b0));
  FDRE \matrix_addr_3_reg_1778_reg[3] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q1[3]),
        .Q(matrix_addr_3_reg_1778[3]),
        .R(1'b0));
  FDRE \matrix_addr_3_reg_1778_reg[4] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q1[4]),
        .Q(matrix_addr_3_reg_1778[4]),
        .R(1'b0));
  FDRE \matrix_addr_3_reg_1778_reg[5] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q1[5]),
        .Q(matrix_addr_3_reg_1778[5]),
        .R(1'b0));
  FDRE \matrix_addr_3_reg_1778_reg[6] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q1[6]),
        .Q(matrix_addr_3_reg_1778[6]),
        .R(1'b0));
  FDRE \matrix_addr_3_reg_1778_reg[7] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q1[7]),
        .Q(matrix_addr_3_reg_1778[7]),
        .R(1'b0));
  FDRE \matrix_addr_3_reg_1778_reg[8] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(row_q1[8]),
        .Q(matrix_addr_3_reg_1778[8]),
        .R(1'b0));
  FDRE \matrix_addr_5_reg_1842_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q0[0]),
        .Q(matrix_addr_5_reg_1842[0]),
        .R(1'b0));
  FDRE \matrix_addr_5_reg_1842_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q0[1]),
        .Q(matrix_addr_5_reg_1842[1]),
        .R(1'b0));
  FDRE \matrix_addr_5_reg_1842_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q0[2]),
        .Q(matrix_addr_5_reg_1842[2]),
        .R(1'b0));
  FDRE \matrix_addr_5_reg_1842_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q0[3]),
        .Q(matrix_addr_5_reg_1842[3]),
        .R(1'b0));
  FDRE \matrix_addr_5_reg_1842_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q0[4]),
        .Q(matrix_addr_5_reg_1842[4]),
        .R(1'b0));
  FDRE \matrix_addr_5_reg_1842_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q0[5]),
        .Q(matrix_addr_5_reg_1842[5]),
        .R(1'b0));
  FDRE \matrix_addr_5_reg_1842_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q0[6]),
        .Q(matrix_addr_5_reg_1842[6]),
        .R(1'b0));
  FDRE \matrix_addr_5_reg_1842_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q0[7]),
        .Q(matrix_addr_5_reg_1842[7]),
        .R(1'b0));
  FDRE \matrix_addr_5_reg_1842_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q0[8]),
        .Q(matrix_addr_5_reg_1842[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \matrix_addr_7_reg_1858[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(\matrix_addr_7_reg_1858[8]_i_1_n_0 ));
  FDRE \matrix_addr_7_reg_1858_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q1[0]),
        .Q(matrix_addr_7_reg_1858[0]),
        .R(1'b0));
  FDRE \matrix_addr_7_reg_1858_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q1[1]),
        .Q(matrix_addr_7_reg_1858[1]),
        .R(1'b0));
  FDRE \matrix_addr_7_reg_1858_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q1[2]),
        .Q(matrix_addr_7_reg_1858[2]),
        .R(1'b0));
  FDRE \matrix_addr_7_reg_1858_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q1[3]),
        .Q(matrix_addr_7_reg_1858[3]),
        .R(1'b0));
  FDRE \matrix_addr_7_reg_1858_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q1[4]),
        .Q(matrix_addr_7_reg_1858[4]),
        .R(1'b0));
  FDRE \matrix_addr_7_reg_1858_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q1[5]),
        .Q(matrix_addr_7_reg_1858[5]),
        .R(1'b0));
  FDRE \matrix_addr_7_reg_1858_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q1[6]),
        .Q(matrix_addr_7_reg_1858[6]),
        .R(1'b0));
  FDRE \matrix_addr_7_reg_1858_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q1[7]),
        .Q(matrix_addr_7_reg_1858[7]),
        .R(1'b0));
  FDRE \matrix_addr_7_reg_1858_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_7_reg_1858[8]_i_1_n_0 ),
        .D(row_q1[8]),
        .Q(matrix_addr_7_reg_1858[8]),
        .R(1'b0));
  FDRE \matrix_addr_9_reg_1904_reg[0] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q0[0]),
        .Q(matrix_addr_9_reg_1904[0]),
        .R(1'b0));
  FDRE \matrix_addr_9_reg_1904_reg[1] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q0[1]),
        .Q(matrix_addr_9_reg_1904[1]),
        .R(1'b0));
  FDRE \matrix_addr_9_reg_1904_reg[2] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q0[2]),
        .Q(matrix_addr_9_reg_1904[2]),
        .R(1'b0));
  FDRE \matrix_addr_9_reg_1904_reg[3] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q0[3]),
        .Q(matrix_addr_9_reg_1904[3]),
        .R(1'b0));
  FDRE \matrix_addr_9_reg_1904_reg[4] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q0[4]),
        .Q(matrix_addr_9_reg_1904[4]),
        .R(1'b0));
  FDRE \matrix_addr_9_reg_1904_reg[5] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q0[5]),
        .Q(matrix_addr_9_reg_1904[5]),
        .R(1'b0));
  FDRE \matrix_addr_9_reg_1904_reg[6] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q0[6]),
        .Q(matrix_addr_9_reg_1904[6]),
        .R(1'b0));
  FDRE \matrix_addr_9_reg_1904_reg[7] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q0[7]),
        .Q(matrix_addr_9_reg_1904[7]),
        .R(1'b0));
  FDRE \matrix_addr_9_reg_1904_reg[8] 
       (.C(ap_clk),
        .CE(\matrix_addr_11_reg_1920[8]_i_1_n_0 ),
        .D(row_q0[8]),
        .Q(matrix_addr_9_reg_1904[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address0[0]_INST_0 
       (.I0(\matrix_address0[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address0[0]_INST_0_i_1_n_0 ),
        .I2(\matrix_address0[0]_INST_0_i_2_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address0[0]_INST_0_i_3_n_0 ),
        .I5(\matrix_address0[0]_INST_0_i_4_n_0 ),
        .O(matrix_address0[0]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address0[0]_INST_0_i_1 
       (.I0(\matrix_address0[0]_INST_0_i_5_n_0 ),
        .I1(\matrix_address0[0]_INST_0_i_6_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address0[0]_INST_0_i_7_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[0]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[0]),
        .I1(matrix_addr_5_reg_1842[0]),
        .I2(col_load_3_reg_1853[0]),
        .I3(matrix_address0149_out),
        .I4(matrix_address0147_out),
        .I5(matrix_address0148_out),
        .O(\matrix_address0[0]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[0]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[0]),
        .I1(matrix_addr_29_reg_2209[0]),
        .I2(col_load_15_reg_2220[0]),
        .I3(matrix_address0167_out),
        .I4(matrix_address0165_out),
        .I5(matrix_address0166_out),
        .O(\matrix_address0[0]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[0]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[0]),
        .I1(matrix_addr_25_reg_2147[0]),
        .I2(col_load_13_reg_2158[0]),
        .I3(matrix_address0164_out),
        .I4(matrix_address0162_out),
        .I5(matrix_address0163_out),
        .O(\matrix_address0[0]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[0]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[0]),
        .I1(matrix_addr_33_reg_2271[0]),
        .I2(col_load_17_reg_2282[0]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0168_out),
        .I5(matrix_address0169_out),
        .O(\matrix_address0[0]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    \matrix_address0[0]_INST_0_i_2 
       (.I0(\matrix_address0[0]_INST_0_i_8_n_0 ),
        .I1(\matrix_address0[0]_INST_0_i_9_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_16_n_0 ),
        .I4(\matrix_address0[0]_INST_0_i_10_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[0]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address0[0]_INST_0_i_3 
       (.I0(\matrix_address0[0]_INST_0_i_11_n_0 ),
        .I1(\matrix_address0[8]_INST_0_i_19_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_18_n_0 ),
        .I3(\matrix_address0[0]_INST_0_i_12_n_0 ),
        .I4(\matrix_address0[0]_INST_0_i_13_n_0 ),
        .O(\matrix_address0[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[0]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[0]),
        .I1(matrix_addr_37_reg_2323[0]),
        .I2(col_load_19_reg_2334[0]),
        .I3(matrix_address0173_out),
        .I4(matrix_address0171_out),
        .I5(matrix_address0172_out),
        .O(\matrix_address0[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[0]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[0]),
        .I1(matrix_addr_21_reg_2085[0]),
        .I2(col_load_11_reg_2096[0]),
        .I3(matrix_address0161_out),
        .I4(matrix_address0159_out),
        .I5(matrix_address0160_out),
        .O(\matrix_address0[0]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[0]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[0]),
        .I1(matrix_addr_13_reg_1966[0]),
        .I2(col_load_7_reg_1977[0]),
        .I3(matrix_address0155_out),
        .I4(matrix_address0153_out),
        .I5(matrix_address0154_out),
        .O(\matrix_address0[0]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[0]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[0]),
        .I1(matrix_addr_17_reg_2028[0]),
        .I2(col_load_9_reg_2039[0]),
        .I3(matrix_address0158_out),
        .I4(matrix_address0156_out),
        .I5(matrix_address0157_out),
        .O(\matrix_address0[0]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[0]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[0]),
        .I1(matrix_addr_9_reg_1904[0]),
        .I2(col_load_5_reg_1915[0]),
        .I3(matrix_address0152_out),
        .I4(matrix_address0150_out),
        .I5(matrix_address0151_out),
        .O(\matrix_address0[0]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_address0[0]_INST_0_i_9 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\reg_961_reg_n_0_[0] ),
        .I2(col_q0[0]),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(matrix_addr_3_reg_1778[0]),
        .O(\matrix_address0[0]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address0[1]_INST_0 
       (.I0(\matrix_address0[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address0[1]_INST_0_i_1_n_0 ),
        .I2(\matrix_address0[1]_INST_0_i_2_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address0[1]_INST_0_i_3_n_0 ),
        .I5(\matrix_address0[1]_INST_0_i_4_n_0 ),
        .O(matrix_address0[1]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address0[1]_INST_0_i_1 
       (.I0(\matrix_address0[1]_INST_0_i_5_n_0 ),
        .I1(\matrix_address0[1]_INST_0_i_6_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address0[1]_INST_0_i_7_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[1]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[1]),
        .I1(matrix_addr_5_reg_1842[1]),
        .I2(col_load_3_reg_1853[1]),
        .I3(matrix_address0149_out),
        .I4(matrix_address0147_out),
        .I5(matrix_address0148_out),
        .O(\matrix_address0[1]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[1]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[1]),
        .I1(matrix_addr_29_reg_2209[1]),
        .I2(col_load_15_reg_2220[1]),
        .I3(matrix_address0167_out),
        .I4(matrix_address0165_out),
        .I5(matrix_address0166_out),
        .O(\matrix_address0[1]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[1]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[1]),
        .I1(matrix_addr_25_reg_2147[1]),
        .I2(col_load_13_reg_2158[1]),
        .I3(matrix_address0164_out),
        .I4(matrix_address0162_out),
        .I5(matrix_address0163_out),
        .O(\matrix_address0[1]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[1]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[1]),
        .I1(matrix_addr_33_reg_2271[1]),
        .I2(col_load_17_reg_2282[1]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0168_out),
        .I5(matrix_address0169_out),
        .O(\matrix_address0[1]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    \matrix_address0[1]_INST_0_i_2 
       (.I0(\matrix_address0[1]_INST_0_i_8_n_0 ),
        .I1(\matrix_address0[1]_INST_0_i_9_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_16_n_0 ),
        .I4(\matrix_address0[1]_INST_0_i_10_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[1]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address0[1]_INST_0_i_3 
       (.I0(\matrix_address0[1]_INST_0_i_11_n_0 ),
        .I1(\matrix_address0[8]_INST_0_i_19_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_18_n_0 ),
        .I3(\matrix_address0[1]_INST_0_i_12_n_0 ),
        .I4(\matrix_address0[1]_INST_0_i_13_n_0 ),
        .O(\matrix_address0[1]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[1]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[1]),
        .I1(matrix_addr_37_reg_2323[1]),
        .I2(col_load_19_reg_2334[1]),
        .I3(matrix_address0173_out),
        .I4(matrix_address0171_out),
        .I5(matrix_address0172_out),
        .O(\matrix_address0[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[1]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[1]),
        .I1(matrix_addr_21_reg_2085[1]),
        .I2(col_load_11_reg_2096[1]),
        .I3(matrix_address0161_out),
        .I4(matrix_address0159_out),
        .I5(matrix_address0160_out),
        .O(\matrix_address0[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[1]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[1]),
        .I1(matrix_addr_13_reg_1966[1]),
        .I2(col_load_7_reg_1977[1]),
        .I3(matrix_address0155_out),
        .I4(matrix_address0153_out),
        .I5(matrix_address0154_out),
        .O(\matrix_address0[1]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[1]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[1]),
        .I1(matrix_addr_17_reg_2028[1]),
        .I2(col_load_9_reg_2039[1]),
        .I3(matrix_address0158_out),
        .I4(matrix_address0156_out),
        .I5(matrix_address0157_out),
        .O(\matrix_address0[1]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[1]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[1]),
        .I1(matrix_addr_9_reg_1904[1]),
        .I2(col_load_5_reg_1915[1]),
        .I3(matrix_address0152_out),
        .I4(matrix_address0150_out),
        .I5(matrix_address0151_out),
        .O(\matrix_address0[1]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_address0[1]_INST_0_i_9 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\reg_961_reg_n_0_[1] ),
        .I2(col_q0[1]),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(matrix_addr_3_reg_1778[1]),
        .O(\matrix_address0[1]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address0[2]_INST_0 
       (.I0(\matrix_address0[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address0[2]_INST_0_i_1_n_0 ),
        .I2(\matrix_address0[2]_INST_0_i_2_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address0[2]_INST_0_i_3_n_0 ),
        .I5(\matrix_address0[2]_INST_0_i_4_n_0 ),
        .O(matrix_address0[2]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address0[2]_INST_0_i_1 
       (.I0(\matrix_address0[2]_INST_0_i_5_n_0 ),
        .I1(\matrix_address0[2]_INST_0_i_6_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address0[2]_INST_0_i_7_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[2]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[2]),
        .I1(matrix_addr_5_reg_1842[2]),
        .I2(col_load_3_reg_1853[2]),
        .I3(matrix_address0149_out),
        .I4(matrix_address0147_out),
        .I5(matrix_address0148_out),
        .O(\matrix_address0[2]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[2]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[2]),
        .I1(matrix_addr_29_reg_2209[2]),
        .I2(col_load_15_reg_2220[2]),
        .I3(matrix_address0167_out),
        .I4(matrix_address0165_out),
        .I5(matrix_address0166_out),
        .O(\matrix_address0[2]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[2]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[2]),
        .I1(matrix_addr_25_reg_2147[2]),
        .I2(col_load_13_reg_2158[2]),
        .I3(matrix_address0164_out),
        .I4(matrix_address0162_out),
        .I5(matrix_address0163_out),
        .O(\matrix_address0[2]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[2]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[2]),
        .I1(matrix_addr_33_reg_2271[2]),
        .I2(col_load_17_reg_2282[2]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0168_out),
        .I5(matrix_address0169_out),
        .O(\matrix_address0[2]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    \matrix_address0[2]_INST_0_i_2 
       (.I0(\matrix_address0[2]_INST_0_i_8_n_0 ),
        .I1(\matrix_address0[2]_INST_0_i_9_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_16_n_0 ),
        .I4(\matrix_address0[2]_INST_0_i_10_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[2]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address0[2]_INST_0_i_3 
       (.I0(\matrix_address0[2]_INST_0_i_11_n_0 ),
        .I1(\matrix_address0[8]_INST_0_i_19_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_18_n_0 ),
        .I3(\matrix_address0[2]_INST_0_i_12_n_0 ),
        .I4(\matrix_address0[2]_INST_0_i_13_n_0 ),
        .O(\matrix_address0[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[2]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[2]),
        .I1(matrix_addr_37_reg_2323[2]),
        .I2(col_load_19_reg_2334[2]),
        .I3(matrix_address0173_out),
        .I4(matrix_address0171_out),
        .I5(matrix_address0172_out),
        .O(\matrix_address0[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[2]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[2]),
        .I1(matrix_addr_21_reg_2085[2]),
        .I2(col_load_11_reg_2096[2]),
        .I3(matrix_address0161_out),
        .I4(matrix_address0159_out),
        .I5(matrix_address0160_out),
        .O(\matrix_address0[2]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[2]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[2]),
        .I1(matrix_addr_13_reg_1966[2]),
        .I2(col_load_7_reg_1977[2]),
        .I3(matrix_address0155_out),
        .I4(matrix_address0153_out),
        .I5(matrix_address0154_out),
        .O(\matrix_address0[2]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[2]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[2]),
        .I1(matrix_addr_17_reg_2028[2]),
        .I2(col_load_9_reg_2039[2]),
        .I3(matrix_address0158_out),
        .I4(matrix_address0156_out),
        .I5(matrix_address0157_out),
        .O(\matrix_address0[2]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[2]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[2]),
        .I1(matrix_addr_9_reg_1904[2]),
        .I2(col_load_5_reg_1915[2]),
        .I3(matrix_address0152_out),
        .I4(matrix_address0150_out),
        .I5(matrix_address0151_out),
        .O(\matrix_address0[2]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_address0[2]_INST_0_i_9 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\reg_961_reg_n_0_[2] ),
        .I2(col_q0[2]),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(matrix_addr_3_reg_1778[2]),
        .O(\matrix_address0[2]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address0[3]_INST_0 
       (.I0(\matrix_address0[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address0[3]_INST_0_i_1_n_0 ),
        .I2(\matrix_address0[3]_INST_0_i_2_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address0[3]_INST_0_i_3_n_0 ),
        .I5(\matrix_address0[3]_INST_0_i_4_n_0 ),
        .O(matrix_address0[3]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address0[3]_INST_0_i_1 
       (.I0(\matrix_address0[3]_INST_0_i_5_n_0 ),
        .I1(\matrix_address0[3]_INST_0_i_6_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address0[3]_INST_0_i_7_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[3]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[3]),
        .I1(matrix_addr_5_reg_1842[3]),
        .I2(col_load_3_reg_1853[3]),
        .I3(matrix_address0149_out),
        .I4(matrix_address0147_out),
        .I5(matrix_address0148_out),
        .O(\matrix_address0[3]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[3]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[3]),
        .I1(matrix_addr_29_reg_2209[3]),
        .I2(col_load_15_reg_2220[3]),
        .I3(matrix_address0167_out),
        .I4(matrix_address0165_out),
        .I5(matrix_address0166_out),
        .O(\matrix_address0[3]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[3]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[3]),
        .I1(matrix_addr_25_reg_2147[3]),
        .I2(col_load_13_reg_2158[3]),
        .I3(matrix_address0164_out),
        .I4(matrix_address0162_out),
        .I5(matrix_address0163_out),
        .O(\matrix_address0[3]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[3]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[3]),
        .I1(matrix_addr_33_reg_2271[3]),
        .I2(col_load_17_reg_2282[3]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0168_out),
        .I5(matrix_address0169_out),
        .O(\matrix_address0[3]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    \matrix_address0[3]_INST_0_i_2 
       (.I0(\matrix_address0[3]_INST_0_i_8_n_0 ),
        .I1(\matrix_address0[3]_INST_0_i_9_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_16_n_0 ),
        .I4(\matrix_address0[3]_INST_0_i_10_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[3]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address0[3]_INST_0_i_3 
       (.I0(\matrix_address0[3]_INST_0_i_11_n_0 ),
        .I1(\matrix_address0[8]_INST_0_i_19_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_18_n_0 ),
        .I3(\matrix_address0[3]_INST_0_i_12_n_0 ),
        .I4(\matrix_address0[3]_INST_0_i_13_n_0 ),
        .O(\matrix_address0[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[3]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[3]),
        .I1(matrix_addr_37_reg_2323[3]),
        .I2(col_load_19_reg_2334[3]),
        .I3(matrix_address0173_out),
        .I4(matrix_address0171_out),
        .I5(matrix_address0172_out),
        .O(\matrix_address0[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[3]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[3]),
        .I1(matrix_addr_21_reg_2085[3]),
        .I2(col_load_11_reg_2096[3]),
        .I3(matrix_address0161_out),
        .I4(matrix_address0159_out),
        .I5(matrix_address0160_out),
        .O(\matrix_address0[3]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[3]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[3]),
        .I1(matrix_addr_13_reg_1966[3]),
        .I2(col_load_7_reg_1977[3]),
        .I3(matrix_address0155_out),
        .I4(matrix_address0153_out),
        .I5(matrix_address0154_out),
        .O(\matrix_address0[3]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[3]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[3]),
        .I1(matrix_addr_17_reg_2028[3]),
        .I2(col_load_9_reg_2039[3]),
        .I3(matrix_address0158_out),
        .I4(matrix_address0156_out),
        .I5(matrix_address0157_out),
        .O(\matrix_address0[3]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[3]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[3]),
        .I1(matrix_addr_9_reg_1904[3]),
        .I2(col_load_5_reg_1915[3]),
        .I3(matrix_address0152_out),
        .I4(matrix_address0150_out),
        .I5(matrix_address0151_out),
        .O(\matrix_address0[3]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_address0[3]_INST_0_i_9 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\reg_961_reg_n_0_[3] ),
        .I2(col_q0[3]),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(matrix_addr_3_reg_1778[3]),
        .O(\matrix_address0[3]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address0[4]_INST_0 
       (.I0(\matrix_address0[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address0[4]_INST_0_i_1_n_0 ),
        .I2(\matrix_address0[4]_INST_0_i_2_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address0[4]_INST_0_i_3_n_0 ),
        .I5(\matrix_address0[4]_INST_0_i_4_n_0 ),
        .O(matrix_address0[4]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address0[4]_INST_0_i_1 
       (.I0(\matrix_address0[4]_INST_0_i_5_n_0 ),
        .I1(\matrix_address0[4]_INST_0_i_6_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address0[4]_INST_0_i_7_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[4]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[4]),
        .I1(matrix_addr_5_reg_1842[4]),
        .I2(col_load_3_reg_1853[4]),
        .I3(matrix_address0149_out),
        .I4(matrix_address0147_out),
        .I5(matrix_address0148_out),
        .O(\matrix_address0[4]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[4]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[4]),
        .I1(matrix_addr_29_reg_2209[4]),
        .I2(col_load_15_reg_2220[4]),
        .I3(matrix_address0167_out),
        .I4(matrix_address0165_out),
        .I5(matrix_address0166_out),
        .O(\matrix_address0[4]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[4]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[4]),
        .I1(matrix_addr_25_reg_2147[4]),
        .I2(col_load_13_reg_2158[4]),
        .I3(matrix_address0164_out),
        .I4(matrix_address0162_out),
        .I5(matrix_address0163_out),
        .O(\matrix_address0[4]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[4]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[4]),
        .I1(matrix_addr_33_reg_2271[4]),
        .I2(col_load_17_reg_2282[4]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0168_out),
        .I5(matrix_address0169_out),
        .O(\matrix_address0[4]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    \matrix_address0[4]_INST_0_i_2 
       (.I0(\matrix_address0[4]_INST_0_i_8_n_0 ),
        .I1(\matrix_address0[4]_INST_0_i_9_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_16_n_0 ),
        .I4(\matrix_address0[4]_INST_0_i_10_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[4]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address0[4]_INST_0_i_3 
       (.I0(\matrix_address0[4]_INST_0_i_11_n_0 ),
        .I1(\matrix_address0[8]_INST_0_i_19_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_18_n_0 ),
        .I3(\matrix_address0[4]_INST_0_i_12_n_0 ),
        .I4(\matrix_address0[4]_INST_0_i_13_n_0 ),
        .O(\matrix_address0[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[4]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[4]),
        .I1(matrix_addr_37_reg_2323[4]),
        .I2(col_load_19_reg_2334[4]),
        .I3(matrix_address0173_out),
        .I4(matrix_address0171_out),
        .I5(matrix_address0172_out),
        .O(\matrix_address0[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[4]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[4]),
        .I1(matrix_addr_21_reg_2085[4]),
        .I2(col_load_11_reg_2096[4]),
        .I3(matrix_address0161_out),
        .I4(matrix_address0159_out),
        .I5(matrix_address0160_out),
        .O(\matrix_address0[4]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[4]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[4]),
        .I1(matrix_addr_13_reg_1966[4]),
        .I2(col_load_7_reg_1977[4]),
        .I3(matrix_address0155_out),
        .I4(matrix_address0153_out),
        .I5(matrix_address0154_out),
        .O(\matrix_address0[4]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[4]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[4]),
        .I1(matrix_addr_17_reg_2028[4]),
        .I2(col_load_9_reg_2039[4]),
        .I3(matrix_address0158_out),
        .I4(matrix_address0156_out),
        .I5(matrix_address0157_out),
        .O(\matrix_address0[4]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[4]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[4]),
        .I1(matrix_addr_9_reg_1904[4]),
        .I2(col_load_5_reg_1915[4]),
        .I3(matrix_address0152_out),
        .I4(matrix_address0150_out),
        .I5(matrix_address0151_out),
        .O(\matrix_address0[4]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_address0[4]_INST_0_i_9 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\reg_961_reg_n_0_[4] ),
        .I2(col_q0[4]),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(matrix_addr_3_reg_1778[4]),
        .O(\matrix_address0[4]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address0[5]_INST_0 
       (.I0(\matrix_address0[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address0[5]_INST_0_i_1_n_0 ),
        .I2(\matrix_address0[5]_INST_0_i_2_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address0[5]_INST_0_i_3_n_0 ),
        .I5(\matrix_address0[5]_INST_0_i_4_n_0 ),
        .O(matrix_address0[5]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address0[5]_INST_0_i_1 
       (.I0(\matrix_address0[5]_INST_0_i_5_n_0 ),
        .I1(\matrix_address0[5]_INST_0_i_6_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address0[5]_INST_0_i_7_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[5]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[5]),
        .I1(matrix_addr_5_reg_1842[5]),
        .I2(col_load_3_reg_1853[5]),
        .I3(matrix_address0149_out),
        .I4(matrix_address0147_out),
        .I5(matrix_address0148_out),
        .O(\matrix_address0[5]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[5]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[5]),
        .I1(matrix_addr_29_reg_2209[5]),
        .I2(col_load_15_reg_2220[5]),
        .I3(matrix_address0167_out),
        .I4(matrix_address0165_out),
        .I5(matrix_address0166_out),
        .O(\matrix_address0[5]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[5]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[5]),
        .I1(matrix_addr_25_reg_2147[5]),
        .I2(col_load_13_reg_2158[5]),
        .I3(matrix_address0164_out),
        .I4(matrix_address0162_out),
        .I5(matrix_address0163_out),
        .O(\matrix_address0[5]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[5]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[5]),
        .I1(matrix_addr_33_reg_2271[5]),
        .I2(col_load_17_reg_2282[5]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0168_out),
        .I5(matrix_address0169_out),
        .O(\matrix_address0[5]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    \matrix_address0[5]_INST_0_i_2 
       (.I0(\matrix_address0[5]_INST_0_i_8_n_0 ),
        .I1(\matrix_address0[5]_INST_0_i_9_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_16_n_0 ),
        .I4(\matrix_address0[5]_INST_0_i_10_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[5]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address0[5]_INST_0_i_3 
       (.I0(\matrix_address0[5]_INST_0_i_11_n_0 ),
        .I1(\matrix_address0[8]_INST_0_i_19_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_18_n_0 ),
        .I3(\matrix_address0[5]_INST_0_i_12_n_0 ),
        .I4(\matrix_address0[5]_INST_0_i_13_n_0 ),
        .O(\matrix_address0[5]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[5]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[5]),
        .I1(matrix_addr_37_reg_2323[5]),
        .I2(col_load_19_reg_2334[5]),
        .I3(matrix_address0173_out),
        .I4(matrix_address0171_out),
        .I5(matrix_address0172_out),
        .O(\matrix_address0[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[5]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[5]),
        .I1(matrix_addr_21_reg_2085[5]),
        .I2(col_load_11_reg_2096[5]),
        .I3(matrix_address0161_out),
        .I4(matrix_address0159_out),
        .I5(matrix_address0160_out),
        .O(\matrix_address0[5]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[5]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[5]),
        .I1(matrix_addr_13_reg_1966[5]),
        .I2(col_load_7_reg_1977[5]),
        .I3(matrix_address0155_out),
        .I4(matrix_address0153_out),
        .I5(matrix_address0154_out),
        .O(\matrix_address0[5]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[5]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[5]),
        .I1(matrix_addr_17_reg_2028[5]),
        .I2(col_load_9_reg_2039[5]),
        .I3(matrix_address0158_out),
        .I4(matrix_address0156_out),
        .I5(matrix_address0157_out),
        .O(\matrix_address0[5]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[5]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[5]),
        .I1(matrix_addr_9_reg_1904[5]),
        .I2(col_load_5_reg_1915[5]),
        .I3(matrix_address0152_out),
        .I4(matrix_address0150_out),
        .I5(matrix_address0151_out),
        .O(\matrix_address0[5]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_address0[5]_INST_0_i_9 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\reg_961_reg_n_0_[5] ),
        .I2(col_q0[5]),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(matrix_addr_3_reg_1778[5]),
        .O(\matrix_address0[5]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address0[6]_INST_0 
       (.I0(\matrix_address0[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address0[6]_INST_0_i_1_n_0 ),
        .I2(\matrix_address0[6]_INST_0_i_2_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address0[6]_INST_0_i_3_n_0 ),
        .I5(\matrix_address0[6]_INST_0_i_4_n_0 ),
        .O(matrix_address0[6]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address0[6]_INST_0_i_1 
       (.I0(\matrix_address0[6]_INST_0_i_5_n_0 ),
        .I1(\matrix_address0[6]_INST_0_i_6_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address0[6]_INST_0_i_7_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[6]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[6]),
        .I1(matrix_addr_5_reg_1842[6]),
        .I2(col_load_3_reg_1853[6]),
        .I3(matrix_address0149_out),
        .I4(matrix_address0147_out),
        .I5(matrix_address0148_out),
        .O(\matrix_address0[6]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[6]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[6]),
        .I1(matrix_addr_29_reg_2209[6]),
        .I2(col_load_15_reg_2220[6]),
        .I3(matrix_address0167_out),
        .I4(matrix_address0165_out),
        .I5(matrix_address0166_out),
        .O(\matrix_address0[6]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[6]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[6]),
        .I1(matrix_addr_25_reg_2147[6]),
        .I2(col_load_13_reg_2158[6]),
        .I3(matrix_address0164_out),
        .I4(matrix_address0162_out),
        .I5(matrix_address0163_out),
        .O(\matrix_address0[6]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[6]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[6]),
        .I1(matrix_addr_33_reg_2271[6]),
        .I2(col_load_17_reg_2282[6]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0168_out),
        .I5(matrix_address0169_out),
        .O(\matrix_address0[6]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    \matrix_address0[6]_INST_0_i_2 
       (.I0(\matrix_address0[6]_INST_0_i_8_n_0 ),
        .I1(\matrix_address0[6]_INST_0_i_9_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_16_n_0 ),
        .I4(\matrix_address0[6]_INST_0_i_10_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[6]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address0[6]_INST_0_i_3 
       (.I0(\matrix_address0[6]_INST_0_i_11_n_0 ),
        .I1(\matrix_address0[8]_INST_0_i_19_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_18_n_0 ),
        .I3(\matrix_address0[6]_INST_0_i_12_n_0 ),
        .I4(\matrix_address0[6]_INST_0_i_13_n_0 ),
        .O(\matrix_address0[6]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[6]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[6]),
        .I1(matrix_addr_37_reg_2323[6]),
        .I2(col_load_19_reg_2334[6]),
        .I3(matrix_address0173_out),
        .I4(matrix_address0171_out),
        .I5(matrix_address0172_out),
        .O(\matrix_address0[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[6]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[6]),
        .I1(matrix_addr_21_reg_2085[6]),
        .I2(col_load_11_reg_2096[6]),
        .I3(matrix_address0161_out),
        .I4(matrix_address0159_out),
        .I5(matrix_address0160_out),
        .O(\matrix_address0[6]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[6]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[6]),
        .I1(matrix_addr_13_reg_1966[6]),
        .I2(col_load_7_reg_1977[6]),
        .I3(matrix_address0155_out),
        .I4(matrix_address0153_out),
        .I5(matrix_address0154_out),
        .O(\matrix_address0[6]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[6]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[6]),
        .I1(matrix_addr_17_reg_2028[6]),
        .I2(col_load_9_reg_2039[6]),
        .I3(matrix_address0158_out),
        .I4(matrix_address0156_out),
        .I5(matrix_address0157_out),
        .O(\matrix_address0[6]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[6]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[6]),
        .I1(matrix_addr_9_reg_1904[6]),
        .I2(col_load_5_reg_1915[6]),
        .I3(matrix_address0152_out),
        .I4(matrix_address0150_out),
        .I5(matrix_address0151_out),
        .O(\matrix_address0[6]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_address0[6]_INST_0_i_9 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\reg_961_reg_n_0_[6] ),
        .I2(col_q0[6]),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(matrix_addr_3_reg_1778[6]),
        .O(\matrix_address0[6]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address0[7]_INST_0 
       (.I0(\matrix_address0[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address0[7]_INST_0_i_1_n_0 ),
        .I2(\matrix_address0[7]_INST_0_i_2_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address0[7]_INST_0_i_3_n_0 ),
        .I5(\matrix_address0[7]_INST_0_i_4_n_0 ),
        .O(matrix_address0[7]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address0[7]_INST_0_i_1 
       (.I0(\matrix_address0[7]_INST_0_i_5_n_0 ),
        .I1(\matrix_address0[7]_INST_0_i_6_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address0[7]_INST_0_i_7_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[7]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[7]),
        .I1(matrix_addr_5_reg_1842[7]),
        .I2(col_load_3_reg_1853[7]),
        .I3(matrix_address0149_out),
        .I4(matrix_address0147_out),
        .I5(matrix_address0148_out),
        .O(\matrix_address0[7]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[7]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[7]),
        .I1(matrix_addr_29_reg_2209[7]),
        .I2(col_load_15_reg_2220[7]),
        .I3(matrix_address0167_out),
        .I4(matrix_address0165_out),
        .I5(matrix_address0166_out),
        .O(\matrix_address0[7]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[7]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[7]),
        .I1(matrix_addr_25_reg_2147[7]),
        .I2(col_load_13_reg_2158[7]),
        .I3(matrix_address0164_out),
        .I4(matrix_address0162_out),
        .I5(matrix_address0163_out),
        .O(\matrix_address0[7]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[7]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[7]),
        .I1(matrix_addr_33_reg_2271[7]),
        .I2(col_load_17_reg_2282[7]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0168_out),
        .I5(matrix_address0169_out),
        .O(\matrix_address0[7]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    \matrix_address0[7]_INST_0_i_2 
       (.I0(\matrix_address0[7]_INST_0_i_8_n_0 ),
        .I1(\matrix_address0[7]_INST_0_i_9_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_16_n_0 ),
        .I4(\matrix_address0[7]_INST_0_i_10_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[7]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address0[7]_INST_0_i_3 
       (.I0(\matrix_address0[7]_INST_0_i_11_n_0 ),
        .I1(\matrix_address0[8]_INST_0_i_19_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_18_n_0 ),
        .I3(\matrix_address0[7]_INST_0_i_12_n_0 ),
        .I4(\matrix_address0[7]_INST_0_i_13_n_0 ),
        .O(\matrix_address0[7]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[7]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[7]),
        .I1(matrix_addr_37_reg_2323[7]),
        .I2(col_load_19_reg_2334[7]),
        .I3(matrix_address0173_out),
        .I4(matrix_address0171_out),
        .I5(matrix_address0172_out),
        .O(\matrix_address0[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[7]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[7]),
        .I1(matrix_addr_21_reg_2085[7]),
        .I2(col_load_11_reg_2096[7]),
        .I3(matrix_address0161_out),
        .I4(matrix_address0159_out),
        .I5(matrix_address0160_out),
        .O(\matrix_address0[7]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[7]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[7]),
        .I1(matrix_addr_13_reg_1966[7]),
        .I2(col_load_7_reg_1977[7]),
        .I3(matrix_address0155_out),
        .I4(matrix_address0153_out),
        .I5(matrix_address0154_out),
        .O(\matrix_address0[7]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[7]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[7]),
        .I1(matrix_addr_17_reg_2028[7]),
        .I2(col_load_9_reg_2039[7]),
        .I3(matrix_address0158_out),
        .I4(matrix_address0156_out),
        .I5(matrix_address0157_out),
        .O(\matrix_address0[7]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[7]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[7]),
        .I1(matrix_addr_9_reg_1904[7]),
        .I2(col_load_5_reg_1915[7]),
        .I3(matrix_address0152_out),
        .I4(matrix_address0150_out),
        .I5(matrix_address0151_out),
        .O(\matrix_address0[7]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_address0[7]_INST_0_i_9 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\reg_961_reg_n_0_[7] ),
        .I2(col_q0[7]),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(matrix_addr_3_reg_1778[7]),
        .O(\matrix_address0[7]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address0[8]_INST_0 
       (.I0(\matrix_address0[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address0[8]_INST_0_i_2_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_3_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address0[8]_INST_0_i_5_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_6_n_0 ),
        .O(matrix_address0[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    \matrix_address0[8]_INST_0_i_1 
       (.I0(ap_CS_fsm_pp0_stage115),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage109),
        .I3(matrix_address0173_out),
        .O(\matrix_address0[8]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \matrix_address0[8]_INST_0_i_10 
       (.I0(ap_CS_fsm_pp0_stage67),
        .I1(ap_CS_fsm_pp0_stage61),
        .I2(ap_CS_fsm_pp0_stage72),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\matrix_address0[8]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[8]_INST_0_i_11 
       (.I0(matrix_addr_19_reg_2044[8]),
        .I1(matrix_addr_17_reg_2028[8]),
        .I2(col_load_9_reg_2039[8]),
        .I3(matrix_address0158_out),
        .I4(matrix_address0156_out),
        .I5(matrix_address0157_out),
        .O(\matrix_address0[8]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAFEAA)) 
    \matrix_address0[8]_INST_0_i_12 
       (.I0(\matrix_address0[8]_INST_0_i_9_n_0 ),
        .I1(ap_CS_fsm_pp0_stage43),
        .I2(ap_CS_fsm_pp0_stage37),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage48),
        .I5(\matrix_address0[8]_INST_0_i_10_n_0 ),
        .O(\matrix_address0[8]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[8]_INST_0_i_13 
       (.I0(matrix_addr_11_reg_1920[8]),
        .I1(matrix_addr_9_reg_1904[8]),
        .I2(col_load_5_reg_1915[8]),
        .I3(matrix_address0152_out),
        .I4(matrix_address0150_out),
        .I5(matrix_address0151_out),
        .O(\matrix_address0[8]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_address0[8]_INST_0_i_14 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\reg_961_reg_n_0_[8] ),
        .I2(col_q0[8]),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(matrix_addr_3_reg_1778[8]),
        .O(\matrix_address0[8]_INST_0_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    \matrix_address0[8]_INST_0_i_15 
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage24),
        .O(\matrix_address0[8]_INST_0_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    \matrix_address0[8]_INST_0_i_16 
       (.I0(ap_CS_fsm_pp0_stage31),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage36),
        .O(\matrix_address0[8]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[8]_INST_0_i_17 
       (.I0(matrix_addr_7_reg_1858[8]),
        .I1(matrix_addr_5_reg_1842[8]),
        .I2(col_load_3_reg_1853[8]),
        .I3(matrix_address0149_out),
        .I4(matrix_address0147_out),
        .I5(matrix_address0148_out),
        .O(\matrix_address0[8]_INST_0_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \matrix_address0[8]_INST_0_i_18 
       (.I0(ap_CS_fsm_pp0_stage91),
        .I1(ap_CS_fsm_pp0_stage85),
        .I2(ap_CS_fsm_pp0_stage96),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\matrix_address0[8]_INST_0_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    \matrix_address0[8]_INST_0_i_19 
       (.I0(ap_CS_fsm_pp0_stage103),
        .I1(ap_CS_fsm_pp0_stage97),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage108),
        .O(\matrix_address0[8]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address0[8]_INST_0_i_2 
       (.I0(\matrix_address0[8]_INST_0_i_7_n_0 ),
        .I1(\matrix_address0[8]_INST_0_i_8_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address0[8]_INST_0_i_11_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[8]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[8]_INST_0_i_20 
       (.I0(matrix_addr_31_reg_2225[8]),
        .I1(matrix_addr_29_reg_2209[8]),
        .I2(col_load_15_reg_2220[8]),
        .I3(matrix_address0167_out),
        .I4(matrix_address0165_out),
        .I5(matrix_address0166_out),
        .O(\matrix_address0[8]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[8]_INST_0_i_21 
       (.I0(matrix_addr_27_reg_2163[8]),
        .I1(matrix_addr_25_reg_2147[8]),
        .I2(col_load_13_reg_2158[8]),
        .I3(matrix_address0164_out),
        .I4(matrix_address0162_out),
        .I5(matrix_address0163_out),
        .O(\matrix_address0[8]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[8]_INST_0_i_22 
       (.I0(matrix_addr_35_reg_2287[8]),
        .I1(matrix_addr_33_reg_2271[8]),
        .I2(col_load_17_reg_2282[8]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0168_out),
        .I5(matrix_address0169_out),
        .O(\matrix_address0[8]_INST_0_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_23 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage109),
        .O(matrix_address0171_out));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_24 
       (.I0(ap_CS_fsm_pp0_stage115),
        .I1(ap_enable_reg_pp0_iter0),
        .O(matrix_address0172_out));
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_25 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage72),
        .O(matrix_address0161_out));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_26 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage61),
        .O(matrix_address0159_out));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_27 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage67),
        .O(matrix_address0160_out));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_28 
       (.I0(ap_CS_fsm_pp0_stage48),
        .I1(ap_enable_reg_pp0_iter0),
        .O(matrix_address0155_out));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_29 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage43),
        .O(matrix_address0154_out));
  LUT6 #(
    .INIT(64'h00000000AAFFAAAE)) 
    \matrix_address0[8]_INST_0_i_3 
       (.I0(\matrix_address0[8]_INST_0_i_13_n_0 ),
        .I1(\matrix_address0[8]_INST_0_i_14_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_16_n_0 ),
        .I4(\matrix_address0[8]_INST_0_i_17_n_0 ),
        .I5(\matrix_address0[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address0[8]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_30 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage60),
        .O(matrix_address0158_out));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_31 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage49),
        .O(matrix_address0156_out));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_32 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage55),
        .O(matrix_address0157_out));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_33 
       (.I0(ap_CS_fsm_pp0_stage36),
        .I1(ap_enable_reg_pp0_iter0),
        .O(matrix_address0152_out));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_34 
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(ap_enable_reg_pp0_iter0),
        .O(matrix_address0149_out));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_35 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage96),
        .O(matrix_address0167_out));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_36 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage85),
        .O(matrix_address0165_out));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_37 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage91),
        .O(matrix_address0166_out));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_38 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage84),
        .O(matrix_address0164_out));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_39 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage73),
        .O(matrix_address0162_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \matrix_address0[8]_INST_0_i_4 
       (.I0(\matrix_address0[8]_INST_0_i_18_n_0 ),
        .I1(ap_CS_fsm_pp0_stage79),
        .I2(ap_CS_fsm_pp0_stage73),
        .I3(ap_CS_fsm_pp0_stage84),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\matrix_address0[8]_INST_0_i_19_n_0 ),
        .O(\matrix_address0[8]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_40 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage79),
        .O(matrix_address0163_out));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_41 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage97),
        .O(matrix_address0168_out));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matrix_address0[8]_INST_0_i_42 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage103),
        .O(matrix_address0169_out));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address0[8]_INST_0_i_5 
       (.I0(\matrix_address0[8]_INST_0_i_20_n_0 ),
        .I1(\matrix_address0[8]_INST_0_i_19_n_0 ),
        .I2(\matrix_address0[8]_INST_0_i_18_n_0 ),
        .I3(\matrix_address0[8]_INST_0_i_21_n_0 ),
        .I4(\matrix_address0[8]_INST_0_i_22_n_0 ),
        .O(\matrix_address0[8]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[8]_INST_0_i_6 
       (.I0(matrix_addr_39_reg_2339[8]),
        .I1(matrix_addr_37_reg_2323[8]),
        .I2(col_load_19_reg_2334[8]),
        .I3(matrix_address0173_out),
        .I4(matrix_address0171_out),
        .I5(matrix_address0172_out),
        .O(\matrix_address0[8]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[8]_INST_0_i_7 
       (.I0(matrix_addr_23_reg_2101[8]),
        .I1(matrix_addr_21_reg_2085[8]),
        .I2(col_load_11_reg_2096[8]),
        .I3(matrix_address0161_out),
        .I4(matrix_address0159_out),
        .I5(matrix_address0160_out),
        .O(\matrix_address0[8]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address0[8]_INST_0_i_8 
       (.I0(matrix_addr_15_reg_1982[8]),
        .I1(matrix_addr_13_reg_1966[8]),
        .I2(col_load_7_reg_1977[8]),
        .I3(matrix_address0155_out),
        .I4(matrix_address0153_out),
        .I5(matrix_address0154_out),
        .O(\matrix_address0[8]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \matrix_address0[8]_INST_0_i_9 
       (.I0(ap_CS_fsm_pp0_stage55),
        .I1(ap_CS_fsm_pp0_stage49),
        .I2(ap_CS_fsm_pp0_stage60),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\matrix_address0[8]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address1[0]_INST_0 
       (.I0(\matrix_address1[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address1[0]_INST_0_i_1_n_0 ),
        .I2(\matrix_address1[0]_INST_0_i_2_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address1[0]_INST_0_i_3_n_0 ),
        .I5(\matrix_address1[0]_INST_0_i_4_n_0 ),
        .O(matrix_address1[0]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address1[0]_INST_0_i_1 
       (.I0(\matrix_address1[0]_INST_0_i_5_n_0 ),
        .I1(\matrix_address1[0]_INST_0_i_6_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[0]_INST_0_i_7_n_0 ),
        .I5(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[0]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[0]),
        .I1(col_load_2_reg_1837[0]),
        .I2(matrix_addr_5_reg_1842[0]),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage18),
        .O(\matrix_address1[0]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[0]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[0]),
        .I1(col_load_14_reg_2204[0]),
        .I2(matrix_addr_29_reg_2209[0]),
        .I3(ap_CS_fsm_pp0_stage91),
        .I4(ap_CS_fsm_pp0_stage85),
        .I5(ap_CS_fsm_pp0_stage90),
        .O(\matrix_address1[0]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[0]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[0]),
        .I1(\reg_961_reg_n_0_[0] ),
        .I2(matrix_addr_25_reg_2147[0]),
        .I3(ap_CS_fsm_pp0_stage79),
        .I4(ap_CS_fsm_pp0_stage73),
        .I5(ap_CS_fsm_pp0_stage78),
        .O(\matrix_address1[0]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[0]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[0]),
        .I1(col_load_16_reg_2266[0]),
        .I2(matrix_addr_33_reg_2271[0]),
        .I3(ap_CS_fsm_pp0_stage103),
        .I4(ap_CS_fsm_pp0_stage97),
        .I5(ap_CS_fsm_pp0_stage102),
        .O(\matrix_address1[0]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \matrix_address1[0]_INST_0_i_2 
       (.I0(\matrix_address1[0]_INST_0_i_8_n_0 ),
        .I1(\matrix_address1[0]_INST_0_i_9_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address1[0]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[0]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address1[0]_INST_0_i_3 
       (.I0(\matrix_address1[0]_INST_0_i_11_n_0 ),
        .I1(\matrix_address1[8]_INST_0_i_18_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_17_n_0 ),
        .I3(\matrix_address1[0]_INST_0_i_12_n_0 ),
        .I4(\matrix_address1[0]_INST_0_i_13_n_0 ),
        .O(\matrix_address1[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[0]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[0]),
        .I1(col_load_18_reg_2318[0]),
        .I2(matrix_addr_37_reg_2323[0]),
        .I3(ap_CS_fsm_pp0_stage115),
        .I4(ap_CS_fsm_pp0_stage109),
        .I5(ap_CS_fsm_pp0_stage114),
        .O(\matrix_address1[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[0]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[0]),
        .I1(col_load_10_reg_2080[0]),
        .I2(matrix_addr_21_reg_2085[0]),
        .I3(ap_CS_fsm_pp0_stage67),
        .I4(ap_CS_fsm_pp0_stage61),
        .I5(ap_CS_fsm_pp0_stage66),
        .O(\matrix_address1[0]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[0]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[0]),
        .I1(col_load_6_reg_1961[0]),
        .I2(matrix_addr_13_reg_1966[0]),
        .I3(ap_CS_fsm_pp0_stage43),
        .I4(ap_CS_fsm_pp0_stage37),
        .I5(ap_CS_fsm_pp0_stage42),
        .O(\matrix_address1[0]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[0]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[0]),
        .I1(col_load_8_reg_2023[0]),
        .I2(matrix_addr_17_reg_2028[0]),
        .I3(ap_CS_fsm_pp0_stage55),
        .I4(ap_CS_fsm_pp0_stage49),
        .I5(ap_CS_fsm_pp0_stage54),
        .O(\matrix_address1[0]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[0]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[0]),
        .I1(col_load_4_reg_1899[0]),
        .I2(matrix_addr_9_reg_1904[0]),
        .I3(ap_CS_fsm_pp0_stage31),
        .I4(ap_CS_fsm_pp0_stage25),
        .I5(ap_CS_fsm_pp0_stage30),
        .O(\matrix_address1[0]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \matrix_address1[0]_INST_0_i_9 
       (.I0(matrix_addr_3_reg_1778[0]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(row_q0[0]),
        .I3(matrix_addr_1_reg_1768[0]),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(\matrix_address1[8]_INST_0_i_22_n_0 ),
        .O(\matrix_address1[0]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address1[1]_INST_0 
       (.I0(\matrix_address1[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address1[1]_INST_0_i_1_n_0 ),
        .I2(\matrix_address1[1]_INST_0_i_2_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address1[1]_INST_0_i_3_n_0 ),
        .I5(\matrix_address1[1]_INST_0_i_4_n_0 ),
        .O(matrix_address1[1]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address1[1]_INST_0_i_1 
       (.I0(\matrix_address1[1]_INST_0_i_5_n_0 ),
        .I1(\matrix_address1[1]_INST_0_i_6_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[1]_INST_0_i_7_n_0 ),
        .I5(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[1]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[1]),
        .I1(col_load_2_reg_1837[1]),
        .I2(matrix_addr_5_reg_1842[1]),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage18),
        .O(\matrix_address1[1]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[1]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[1]),
        .I1(col_load_14_reg_2204[1]),
        .I2(matrix_addr_29_reg_2209[1]),
        .I3(ap_CS_fsm_pp0_stage91),
        .I4(ap_CS_fsm_pp0_stage85),
        .I5(ap_CS_fsm_pp0_stage90),
        .O(\matrix_address1[1]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[1]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[1]),
        .I1(\reg_961_reg_n_0_[1] ),
        .I2(matrix_addr_25_reg_2147[1]),
        .I3(ap_CS_fsm_pp0_stage79),
        .I4(ap_CS_fsm_pp0_stage73),
        .I5(ap_CS_fsm_pp0_stage78),
        .O(\matrix_address1[1]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[1]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[1]),
        .I1(col_load_16_reg_2266[1]),
        .I2(matrix_addr_33_reg_2271[1]),
        .I3(ap_CS_fsm_pp0_stage103),
        .I4(ap_CS_fsm_pp0_stage97),
        .I5(ap_CS_fsm_pp0_stage102),
        .O(\matrix_address1[1]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \matrix_address1[1]_INST_0_i_2 
       (.I0(\matrix_address1[1]_INST_0_i_8_n_0 ),
        .I1(\matrix_address1[1]_INST_0_i_9_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address1[1]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[1]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address1[1]_INST_0_i_3 
       (.I0(\matrix_address1[1]_INST_0_i_11_n_0 ),
        .I1(\matrix_address1[8]_INST_0_i_18_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_17_n_0 ),
        .I3(\matrix_address1[1]_INST_0_i_12_n_0 ),
        .I4(\matrix_address1[1]_INST_0_i_13_n_0 ),
        .O(\matrix_address1[1]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[1]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[1]),
        .I1(col_load_18_reg_2318[1]),
        .I2(matrix_addr_37_reg_2323[1]),
        .I3(ap_CS_fsm_pp0_stage115),
        .I4(ap_CS_fsm_pp0_stage109),
        .I5(ap_CS_fsm_pp0_stage114),
        .O(\matrix_address1[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[1]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[1]),
        .I1(col_load_10_reg_2080[1]),
        .I2(matrix_addr_21_reg_2085[1]),
        .I3(ap_CS_fsm_pp0_stage67),
        .I4(ap_CS_fsm_pp0_stage61),
        .I5(ap_CS_fsm_pp0_stage66),
        .O(\matrix_address1[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[1]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[1]),
        .I1(col_load_6_reg_1961[1]),
        .I2(matrix_addr_13_reg_1966[1]),
        .I3(ap_CS_fsm_pp0_stage43),
        .I4(ap_CS_fsm_pp0_stage37),
        .I5(ap_CS_fsm_pp0_stage42),
        .O(\matrix_address1[1]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[1]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[1]),
        .I1(col_load_8_reg_2023[1]),
        .I2(matrix_addr_17_reg_2028[1]),
        .I3(ap_CS_fsm_pp0_stage55),
        .I4(ap_CS_fsm_pp0_stage49),
        .I5(ap_CS_fsm_pp0_stage54),
        .O(\matrix_address1[1]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[1]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[1]),
        .I1(col_load_4_reg_1899[1]),
        .I2(matrix_addr_9_reg_1904[1]),
        .I3(ap_CS_fsm_pp0_stage31),
        .I4(ap_CS_fsm_pp0_stage25),
        .I5(ap_CS_fsm_pp0_stage30),
        .O(\matrix_address1[1]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \matrix_address1[1]_INST_0_i_9 
       (.I0(matrix_addr_3_reg_1778[1]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(row_q0[1]),
        .I3(matrix_addr_1_reg_1768[1]),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(\matrix_address1[8]_INST_0_i_22_n_0 ),
        .O(\matrix_address1[1]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address1[2]_INST_0 
       (.I0(\matrix_address1[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address1[2]_INST_0_i_1_n_0 ),
        .I2(\matrix_address1[2]_INST_0_i_2_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address1[2]_INST_0_i_3_n_0 ),
        .I5(\matrix_address1[2]_INST_0_i_4_n_0 ),
        .O(matrix_address1[2]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address1[2]_INST_0_i_1 
       (.I0(\matrix_address1[2]_INST_0_i_5_n_0 ),
        .I1(\matrix_address1[2]_INST_0_i_6_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[2]_INST_0_i_7_n_0 ),
        .I5(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[2]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[2]),
        .I1(col_load_2_reg_1837[2]),
        .I2(matrix_addr_5_reg_1842[2]),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage18),
        .O(\matrix_address1[2]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[2]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[2]),
        .I1(col_load_14_reg_2204[2]),
        .I2(matrix_addr_29_reg_2209[2]),
        .I3(ap_CS_fsm_pp0_stage91),
        .I4(ap_CS_fsm_pp0_stage85),
        .I5(ap_CS_fsm_pp0_stage90),
        .O(\matrix_address1[2]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[2]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[2]),
        .I1(\reg_961_reg_n_0_[2] ),
        .I2(matrix_addr_25_reg_2147[2]),
        .I3(ap_CS_fsm_pp0_stage79),
        .I4(ap_CS_fsm_pp0_stage73),
        .I5(ap_CS_fsm_pp0_stage78),
        .O(\matrix_address1[2]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[2]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[2]),
        .I1(col_load_16_reg_2266[2]),
        .I2(matrix_addr_33_reg_2271[2]),
        .I3(ap_CS_fsm_pp0_stage103),
        .I4(ap_CS_fsm_pp0_stage97),
        .I5(ap_CS_fsm_pp0_stage102),
        .O(\matrix_address1[2]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \matrix_address1[2]_INST_0_i_2 
       (.I0(\matrix_address1[2]_INST_0_i_8_n_0 ),
        .I1(\matrix_address1[2]_INST_0_i_9_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address1[2]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[2]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address1[2]_INST_0_i_3 
       (.I0(\matrix_address1[2]_INST_0_i_11_n_0 ),
        .I1(\matrix_address1[8]_INST_0_i_18_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_17_n_0 ),
        .I3(\matrix_address1[2]_INST_0_i_12_n_0 ),
        .I4(\matrix_address1[2]_INST_0_i_13_n_0 ),
        .O(\matrix_address1[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[2]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[2]),
        .I1(col_load_18_reg_2318[2]),
        .I2(matrix_addr_37_reg_2323[2]),
        .I3(ap_CS_fsm_pp0_stage115),
        .I4(ap_CS_fsm_pp0_stage109),
        .I5(ap_CS_fsm_pp0_stage114),
        .O(\matrix_address1[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[2]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[2]),
        .I1(col_load_10_reg_2080[2]),
        .I2(matrix_addr_21_reg_2085[2]),
        .I3(ap_CS_fsm_pp0_stage67),
        .I4(ap_CS_fsm_pp0_stage61),
        .I5(ap_CS_fsm_pp0_stage66),
        .O(\matrix_address1[2]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[2]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[2]),
        .I1(col_load_6_reg_1961[2]),
        .I2(matrix_addr_13_reg_1966[2]),
        .I3(ap_CS_fsm_pp0_stage43),
        .I4(ap_CS_fsm_pp0_stage37),
        .I5(ap_CS_fsm_pp0_stage42),
        .O(\matrix_address1[2]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[2]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[2]),
        .I1(col_load_8_reg_2023[2]),
        .I2(matrix_addr_17_reg_2028[2]),
        .I3(ap_CS_fsm_pp0_stage55),
        .I4(ap_CS_fsm_pp0_stage49),
        .I5(ap_CS_fsm_pp0_stage54),
        .O(\matrix_address1[2]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[2]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[2]),
        .I1(col_load_4_reg_1899[2]),
        .I2(matrix_addr_9_reg_1904[2]),
        .I3(ap_CS_fsm_pp0_stage31),
        .I4(ap_CS_fsm_pp0_stage25),
        .I5(ap_CS_fsm_pp0_stage30),
        .O(\matrix_address1[2]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \matrix_address1[2]_INST_0_i_9 
       (.I0(matrix_addr_3_reg_1778[2]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(row_q0[2]),
        .I3(matrix_addr_1_reg_1768[2]),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(\matrix_address1[8]_INST_0_i_22_n_0 ),
        .O(\matrix_address1[2]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address1[3]_INST_0 
       (.I0(\matrix_address1[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address1[3]_INST_0_i_1_n_0 ),
        .I2(\matrix_address1[3]_INST_0_i_2_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address1[3]_INST_0_i_3_n_0 ),
        .I5(\matrix_address1[3]_INST_0_i_4_n_0 ),
        .O(matrix_address1[3]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address1[3]_INST_0_i_1 
       (.I0(\matrix_address1[3]_INST_0_i_5_n_0 ),
        .I1(\matrix_address1[3]_INST_0_i_6_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[3]_INST_0_i_7_n_0 ),
        .I5(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[3]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[3]),
        .I1(col_load_2_reg_1837[3]),
        .I2(matrix_addr_5_reg_1842[3]),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage18),
        .O(\matrix_address1[3]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[3]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[3]),
        .I1(col_load_14_reg_2204[3]),
        .I2(matrix_addr_29_reg_2209[3]),
        .I3(ap_CS_fsm_pp0_stage91),
        .I4(ap_CS_fsm_pp0_stage85),
        .I5(ap_CS_fsm_pp0_stage90),
        .O(\matrix_address1[3]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[3]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[3]),
        .I1(\reg_961_reg_n_0_[3] ),
        .I2(matrix_addr_25_reg_2147[3]),
        .I3(ap_CS_fsm_pp0_stage79),
        .I4(ap_CS_fsm_pp0_stage73),
        .I5(ap_CS_fsm_pp0_stage78),
        .O(\matrix_address1[3]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[3]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[3]),
        .I1(col_load_16_reg_2266[3]),
        .I2(matrix_addr_33_reg_2271[3]),
        .I3(ap_CS_fsm_pp0_stage103),
        .I4(ap_CS_fsm_pp0_stage97),
        .I5(ap_CS_fsm_pp0_stage102),
        .O(\matrix_address1[3]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \matrix_address1[3]_INST_0_i_2 
       (.I0(\matrix_address1[3]_INST_0_i_8_n_0 ),
        .I1(\matrix_address1[3]_INST_0_i_9_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address1[3]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[3]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address1[3]_INST_0_i_3 
       (.I0(\matrix_address1[3]_INST_0_i_11_n_0 ),
        .I1(\matrix_address1[8]_INST_0_i_18_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_17_n_0 ),
        .I3(\matrix_address1[3]_INST_0_i_12_n_0 ),
        .I4(\matrix_address1[3]_INST_0_i_13_n_0 ),
        .O(\matrix_address1[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[3]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[3]),
        .I1(col_load_18_reg_2318[3]),
        .I2(matrix_addr_37_reg_2323[3]),
        .I3(ap_CS_fsm_pp0_stage115),
        .I4(ap_CS_fsm_pp0_stage109),
        .I5(ap_CS_fsm_pp0_stage114),
        .O(\matrix_address1[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[3]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[3]),
        .I1(col_load_10_reg_2080[3]),
        .I2(matrix_addr_21_reg_2085[3]),
        .I3(ap_CS_fsm_pp0_stage67),
        .I4(ap_CS_fsm_pp0_stage61),
        .I5(ap_CS_fsm_pp0_stage66),
        .O(\matrix_address1[3]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[3]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[3]),
        .I1(col_load_6_reg_1961[3]),
        .I2(matrix_addr_13_reg_1966[3]),
        .I3(ap_CS_fsm_pp0_stage43),
        .I4(ap_CS_fsm_pp0_stage37),
        .I5(ap_CS_fsm_pp0_stage42),
        .O(\matrix_address1[3]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[3]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[3]),
        .I1(col_load_8_reg_2023[3]),
        .I2(matrix_addr_17_reg_2028[3]),
        .I3(ap_CS_fsm_pp0_stage55),
        .I4(ap_CS_fsm_pp0_stage49),
        .I5(ap_CS_fsm_pp0_stage54),
        .O(\matrix_address1[3]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[3]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[3]),
        .I1(col_load_4_reg_1899[3]),
        .I2(matrix_addr_9_reg_1904[3]),
        .I3(ap_CS_fsm_pp0_stage31),
        .I4(ap_CS_fsm_pp0_stage25),
        .I5(ap_CS_fsm_pp0_stage30),
        .O(\matrix_address1[3]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \matrix_address1[3]_INST_0_i_9 
       (.I0(matrix_addr_3_reg_1778[3]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(row_q0[3]),
        .I3(matrix_addr_1_reg_1768[3]),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(\matrix_address1[8]_INST_0_i_22_n_0 ),
        .O(\matrix_address1[3]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address1[4]_INST_0 
       (.I0(\matrix_address1[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address1[4]_INST_0_i_1_n_0 ),
        .I2(\matrix_address1[4]_INST_0_i_2_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address1[4]_INST_0_i_3_n_0 ),
        .I5(\matrix_address1[4]_INST_0_i_4_n_0 ),
        .O(matrix_address1[4]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address1[4]_INST_0_i_1 
       (.I0(\matrix_address1[4]_INST_0_i_5_n_0 ),
        .I1(\matrix_address1[4]_INST_0_i_6_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[4]_INST_0_i_7_n_0 ),
        .I5(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[4]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[4]),
        .I1(col_load_2_reg_1837[4]),
        .I2(matrix_addr_5_reg_1842[4]),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage18),
        .O(\matrix_address1[4]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[4]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[4]),
        .I1(col_load_14_reg_2204[4]),
        .I2(matrix_addr_29_reg_2209[4]),
        .I3(ap_CS_fsm_pp0_stage91),
        .I4(ap_CS_fsm_pp0_stage85),
        .I5(ap_CS_fsm_pp0_stage90),
        .O(\matrix_address1[4]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[4]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[4]),
        .I1(\reg_961_reg_n_0_[4] ),
        .I2(matrix_addr_25_reg_2147[4]),
        .I3(ap_CS_fsm_pp0_stage79),
        .I4(ap_CS_fsm_pp0_stage73),
        .I5(ap_CS_fsm_pp0_stage78),
        .O(\matrix_address1[4]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[4]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[4]),
        .I1(col_load_16_reg_2266[4]),
        .I2(matrix_addr_33_reg_2271[4]),
        .I3(ap_CS_fsm_pp0_stage103),
        .I4(ap_CS_fsm_pp0_stage97),
        .I5(ap_CS_fsm_pp0_stage102),
        .O(\matrix_address1[4]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \matrix_address1[4]_INST_0_i_2 
       (.I0(\matrix_address1[4]_INST_0_i_8_n_0 ),
        .I1(\matrix_address1[4]_INST_0_i_9_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address1[4]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[4]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address1[4]_INST_0_i_3 
       (.I0(\matrix_address1[4]_INST_0_i_11_n_0 ),
        .I1(\matrix_address1[8]_INST_0_i_18_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_17_n_0 ),
        .I3(\matrix_address1[4]_INST_0_i_12_n_0 ),
        .I4(\matrix_address1[4]_INST_0_i_13_n_0 ),
        .O(\matrix_address1[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[4]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[4]),
        .I1(col_load_18_reg_2318[4]),
        .I2(matrix_addr_37_reg_2323[4]),
        .I3(ap_CS_fsm_pp0_stage115),
        .I4(ap_CS_fsm_pp0_stage109),
        .I5(ap_CS_fsm_pp0_stage114),
        .O(\matrix_address1[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[4]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[4]),
        .I1(col_load_10_reg_2080[4]),
        .I2(matrix_addr_21_reg_2085[4]),
        .I3(ap_CS_fsm_pp0_stage67),
        .I4(ap_CS_fsm_pp0_stage61),
        .I5(ap_CS_fsm_pp0_stage66),
        .O(\matrix_address1[4]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[4]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[4]),
        .I1(col_load_6_reg_1961[4]),
        .I2(matrix_addr_13_reg_1966[4]),
        .I3(ap_CS_fsm_pp0_stage43),
        .I4(ap_CS_fsm_pp0_stage37),
        .I5(ap_CS_fsm_pp0_stage42),
        .O(\matrix_address1[4]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[4]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[4]),
        .I1(col_load_8_reg_2023[4]),
        .I2(matrix_addr_17_reg_2028[4]),
        .I3(ap_CS_fsm_pp0_stage55),
        .I4(ap_CS_fsm_pp0_stage49),
        .I5(ap_CS_fsm_pp0_stage54),
        .O(\matrix_address1[4]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[4]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[4]),
        .I1(col_load_4_reg_1899[4]),
        .I2(matrix_addr_9_reg_1904[4]),
        .I3(ap_CS_fsm_pp0_stage31),
        .I4(ap_CS_fsm_pp0_stage25),
        .I5(ap_CS_fsm_pp0_stage30),
        .O(\matrix_address1[4]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \matrix_address1[4]_INST_0_i_9 
       (.I0(matrix_addr_3_reg_1778[4]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(row_q0[4]),
        .I3(matrix_addr_1_reg_1768[4]),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(\matrix_address1[8]_INST_0_i_22_n_0 ),
        .O(\matrix_address1[4]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address1[5]_INST_0 
       (.I0(\matrix_address1[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address1[5]_INST_0_i_1_n_0 ),
        .I2(\matrix_address1[5]_INST_0_i_2_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address1[5]_INST_0_i_3_n_0 ),
        .I5(\matrix_address1[5]_INST_0_i_4_n_0 ),
        .O(matrix_address1[5]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address1[5]_INST_0_i_1 
       (.I0(\matrix_address1[5]_INST_0_i_5_n_0 ),
        .I1(\matrix_address1[5]_INST_0_i_6_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[5]_INST_0_i_7_n_0 ),
        .I5(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[5]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[5]),
        .I1(col_load_2_reg_1837[5]),
        .I2(matrix_addr_5_reg_1842[5]),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage18),
        .O(\matrix_address1[5]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[5]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[5]),
        .I1(col_load_14_reg_2204[5]),
        .I2(matrix_addr_29_reg_2209[5]),
        .I3(ap_CS_fsm_pp0_stage91),
        .I4(ap_CS_fsm_pp0_stage85),
        .I5(ap_CS_fsm_pp0_stage90),
        .O(\matrix_address1[5]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[5]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[5]),
        .I1(\reg_961_reg_n_0_[5] ),
        .I2(matrix_addr_25_reg_2147[5]),
        .I3(ap_CS_fsm_pp0_stage79),
        .I4(ap_CS_fsm_pp0_stage73),
        .I5(ap_CS_fsm_pp0_stage78),
        .O(\matrix_address1[5]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[5]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[5]),
        .I1(col_load_16_reg_2266[5]),
        .I2(matrix_addr_33_reg_2271[5]),
        .I3(ap_CS_fsm_pp0_stage103),
        .I4(ap_CS_fsm_pp0_stage97),
        .I5(ap_CS_fsm_pp0_stage102),
        .O(\matrix_address1[5]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \matrix_address1[5]_INST_0_i_2 
       (.I0(\matrix_address1[5]_INST_0_i_8_n_0 ),
        .I1(\matrix_address1[5]_INST_0_i_9_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address1[5]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[5]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address1[5]_INST_0_i_3 
       (.I0(\matrix_address1[5]_INST_0_i_11_n_0 ),
        .I1(\matrix_address1[8]_INST_0_i_18_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_17_n_0 ),
        .I3(\matrix_address1[5]_INST_0_i_12_n_0 ),
        .I4(\matrix_address1[5]_INST_0_i_13_n_0 ),
        .O(\matrix_address1[5]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[5]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[5]),
        .I1(col_load_18_reg_2318[5]),
        .I2(matrix_addr_37_reg_2323[5]),
        .I3(ap_CS_fsm_pp0_stage115),
        .I4(ap_CS_fsm_pp0_stage109),
        .I5(ap_CS_fsm_pp0_stage114),
        .O(\matrix_address1[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[5]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[5]),
        .I1(col_load_10_reg_2080[5]),
        .I2(matrix_addr_21_reg_2085[5]),
        .I3(ap_CS_fsm_pp0_stage67),
        .I4(ap_CS_fsm_pp0_stage61),
        .I5(ap_CS_fsm_pp0_stage66),
        .O(\matrix_address1[5]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[5]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[5]),
        .I1(col_load_6_reg_1961[5]),
        .I2(matrix_addr_13_reg_1966[5]),
        .I3(ap_CS_fsm_pp0_stage43),
        .I4(ap_CS_fsm_pp0_stage37),
        .I5(ap_CS_fsm_pp0_stage42),
        .O(\matrix_address1[5]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[5]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[5]),
        .I1(col_load_8_reg_2023[5]),
        .I2(matrix_addr_17_reg_2028[5]),
        .I3(ap_CS_fsm_pp0_stage55),
        .I4(ap_CS_fsm_pp0_stage49),
        .I5(ap_CS_fsm_pp0_stage54),
        .O(\matrix_address1[5]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[5]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[5]),
        .I1(col_load_4_reg_1899[5]),
        .I2(matrix_addr_9_reg_1904[5]),
        .I3(ap_CS_fsm_pp0_stage31),
        .I4(ap_CS_fsm_pp0_stage25),
        .I5(ap_CS_fsm_pp0_stage30),
        .O(\matrix_address1[5]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \matrix_address1[5]_INST_0_i_9 
       (.I0(matrix_addr_3_reg_1778[5]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(row_q0[5]),
        .I3(matrix_addr_1_reg_1768[5]),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(\matrix_address1[8]_INST_0_i_22_n_0 ),
        .O(\matrix_address1[5]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address1[6]_INST_0 
       (.I0(\matrix_address1[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address1[6]_INST_0_i_1_n_0 ),
        .I2(\matrix_address1[6]_INST_0_i_2_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address1[6]_INST_0_i_3_n_0 ),
        .I5(\matrix_address1[6]_INST_0_i_4_n_0 ),
        .O(matrix_address1[6]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address1[6]_INST_0_i_1 
       (.I0(\matrix_address1[6]_INST_0_i_5_n_0 ),
        .I1(\matrix_address1[6]_INST_0_i_6_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[6]_INST_0_i_7_n_0 ),
        .I5(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[6]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[6]),
        .I1(col_load_2_reg_1837[6]),
        .I2(matrix_addr_5_reg_1842[6]),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage18),
        .O(\matrix_address1[6]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[6]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[6]),
        .I1(col_load_14_reg_2204[6]),
        .I2(matrix_addr_29_reg_2209[6]),
        .I3(ap_CS_fsm_pp0_stage91),
        .I4(ap_CS_fsm_pp0_stage85),
        .I5(ap_CS_fsm_pp0_stage90),
        .O(\matrix_address1[6]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[6]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[6]),
        .I1(\reg_961_reg_n_0_[6] ),
        .I2(matrix_addr_25_reg_2147[6]),
        .I3(ap_CS_fsm_pp0_stage79),
        .I4(ap_CS_fsm_pp0_stage73),
        .I5(ap_CS_fsm_pp0_stage78),
        .O(\matrix_address1[6]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[6]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[6]),
        .I1(col_load_16_reg_2266[6]),
        .I2(matrix_addr_33_reg_2271[6]),
        .I3(ap_CS_fsm_pp0_stage103),
        .I4(ap_CS_fsm_pp0_stage97),
        .I5(ap_CS_fsm_pp0_stage102),
        .O(\matrix_address1[6]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \matrix_address1[6]_INST_0_i_2 
       (.I0(\matrix_address1[6]_INST_0_i_8_n_0 ),
        .I1(\matrix_address1[6]_INST_0_i_9_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address1[6]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[6]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address1[6]_INST_0_i_3 
       (.I0(\matrix_address1[6]_INST_0_i_11_n_0 ),
        .I1(\matrix_address1[8]_INST_0_i_18_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_17_n_0 ),
        .I3(\matrix_address1[6]_INST_0_i_12_n_0 ),
        .I4(\matrix_address1[6]_INST_0_i_13_n_0 ),
        .O(\matrix_address1[6]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[6]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[6]),
        .I1(col_load_18_reg_2318[6]),
        .I2(matrix_addr_37_reg_2323[6]),
        .I3(ap_CS_fsm_pp0_stage115),
        .I4(ap_CS_fsm_pp0_stage109),
        .I5(ap_CS_fsm_pp0_stage114),
        .O(\matrix_address1[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[6]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[6]),
        .I1(col_load_10_reg_2080[6]),
        .I2(matrix_addr_21_reg_2085[6]),
        .I3(ap_CS_fsm_pp0_stage67),
        .I4(ap_CS_fsm_pp0_stage61),
        .I5(ap_CS_fsm_pp0_stage66),
        .O(\matrix_address1[6]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[6]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[6]),
        .I1(col_load_6_reg_1961[6]),
        .I2(matrix_addr_13_reg_1966[6]),
        .I3(ap_CS_fsm_pp0_stage43),
        .I4(ap_CS_fsm_pp0_stage37),
        .I5(ap_CS_fsm_pp0_stage42),
        .O(\matrix_address1[6]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[6]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[6]),
        .I1(col_load_8_reg_2023[6]),
        .I2(matrix_addr_17_reg_2028[6]),
        .I3(ap_CS_fsm_pp0_stage55),
        .I4(ap_CS_fsm_pp0_stage49),
        .I5(ap_CS_fsm_pp0_stage54),
        .O(\matrix_address1[6]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[6]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[6]),
        .I1(col_load_4_reg_1899[6]),
        .I2(matrix_addr_9_reg_1904[6]),
        .I3(ap_CS_fsm_pp0_stage31),
        .I4(ap_CS_fsm_pp0_stage25),
        .I5(ap_CS_fsm_pp0_stage30),
        .O(\matrix_address1[6]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \matrix_address1[6]_INST_0_i_9 
       (.I0(matrix_addr_3_reg_1778[6]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(row_q0[6]),
        .I3(matrix_addr_1_reg_1768[6]),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(\matrix_address1[8]_INST_0_i_22_n_0 ),
        .O(\matrix_address1[6]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address1[7]_INST_0 
       (.I0(\matrix_address1[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address1[7]_INST_0_i_1_n_0 ),
        .I2(\matrix_address1[7]_INST_0_i_2_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address1[7]_INST_0_i_3_n_0 ),
        .I5(\matrix_address1[7]_INST_0_i_4_n_0 ),
        .O(matrix_address1[7]));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address1[7]_INST_0_i_1 
       (.I0(\matrix_address1[7]_INST_0_i_5_n_0 ),
        .I1(\matrix_address1[7]_INST_0_i_6_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[7]_INST_0_i_7_n_0 ),
        .I5(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[7]_INST_0_i_10 
       (.I0(matrix_addr_7_reg_1858[7]),
        .I1(col_load_2_reg_1837[7]),
        .I2(matrix_addr_5_reg_1842[7]),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage18),
        .O(\matrix_address1[7]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[7]_INST_0_i_11 
       (.I0(matrix_addr_31_reg_2225[7]),
        .I1(col_load_14_reg_2204[7]),
        .I2(matrix_addr_29_reg_2209[7]),
        .I3(ap_CS_fsm_pp0_stage91),
        .I4(ap_CS_fsm_pp0_stage85),
        .I5(ap_CS_fsm_pp0_stage90),
        .O(\matrix_address1[7]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[7]_INST_0_i_12 
       (.I0(matrix_addr_27_reg_2163[7]),
        .I1(\reg_961_reg_n_0_[7] ),
        .I2(matrix_addr_25_reg_2147[7]),
        .I3(ap_CS_fsm_pp0_stage79),
        .I4(ap_CS_fsm_pp0_stage73),
        .I5(ap_CS_fsm_pp0_stage78),
        .O(\matrix_address1[7]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[7]_INST_0_i_13 
       (.I0(matrix_addr_35_reg_2287[7]),
        .I1(col_load_16_reg_2266[7]),
        .I2(matrix_addr_33_reg_2271[7]),
        .I3(ap_CS_fsm_pp0_stage103),
        .I4(ap_CS_fsm_pp0_stage97),
        .I5(ap_CS_fsm_pp0_stage102),
        .O(\matrix_address1[7]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \matrix_address1[7]_INST_0_i_2 
       (.I0(\matrix_address1[7]_INST_0_i_8_n_0 ),
        .I1(\matrix_address1[7]_INST_0_i_9_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address1[7]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[7]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address1[7]_INST_0_i_3 
       (.I0(\matrix_address1[7]_INST_0_i_11_n_0 ),
        .I1(\matrix_address1[8]_INST_0_i_18_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_17_n_0 ),
        .I3(\matrix_address1[7]_INST_0_i_12_n_0 ),
        .I4(\matrix_address1[7]_INST_0_i_13_n_0 ),
        .O(\matrix_address1[7]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[7]_INST_0_i_4 
       (.I0(matrix_addr_39_reg_2339[7]),
        .I1(col_load_18_reg_2318[7]),
        .I2(matrix_addr_37_reg_2323[7]),
        .I3(ap_CS_fsm_pp0_stage115),
        .I4(ap_CS_fsm_pp0_stage109),
        .I5(ap_CS_fsm_pp0_stage114),
        .O(\matrix_address1[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[7]_INST_0_i_5 
       (.I0(matrix_addr_23_reg_2101[7]),
        .I1(col_load_10_reg_2080[7]),
        .I2(matrix_addr_21_reg_2085[7]),
        .I3(ap_CS_fsm_pp0_stage67),
        .I4(ap_CS_fsm_pp0_stage61),
        .I5(ap_CS_fsm_pp0_stage66),
        .O(\matrix_address1[7]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[7]_INST_0_i_6 
       (.I0(matrix_addr_15_reg_1982[7]),
        .I1(col_load_6_reg_1961[7]),
        .I2(matrix_addr_13_reg_1966[7]),
        .I3(ap_CS_fsm_pp0_stage43),
        .I4(ap_CS_fsm_pp0_stage37),
        .I5(ap_CS_fsm_pp0_stage42),
        .O(\matrix_address1[7]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[7]_INST_0_i_7 
       (.I0(matrix_addr_19_reg_2044[7]),
        .I1(col_load_8_reg_2023[7]),
        .I2(matrix_addr_17_reg_2028[7]),
        .I3(ap_CS_fsm_pp0_stage55),
        .I4(ap_CS_fsm_pp0_stage49),
        .I5(ap_CS_fsm_pp0_stage54),
        .O(\matrix_address1[7]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[7]_INST_0_i_8 
       (.I0(matrix_addr_11_reg_1920[7]),
        .I1(col_load_4_reg_1899[7]),
        .I2(matrix_addr_9_reg_1904[7]),
        .I3(ap_CS_fsm_pp0_stage31),
        .I4(ap_CS_fsm_pp0_stage25),
        .I5(ap_CS_fsm_pp0_stage30),
        .O(\matrix_address1[7]_INST_0_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \matrix_address1[7]_INST_0_i_9 
       (.I0(matrix_addr_3_reg_1778[7]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(row_q0[7]),
        .I3(matrix_addr_1_reg_1768[7]),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(\matrix_address1[8]_INST_0_i_22_n_0 ),
        .O(\matrix_address1[7]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540054)) 
    \matrix_address1[8]_INST_0 
       (.I0(\matrix_address1[8]_INST_0_i_1_n_0 ),
        .I1(\matrix_address1[8]_INST_0_i_2_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_3_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_4_n_0 ),
        .I4(\matrix_address1[8]_INST_0_i_5_n_0 ),
        .I5(\matrix_address1[8]_INST_0_i_6_n_0 ),
        .O(matrix_address1[8]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \matrix_address1[8]_INST_0_i_1 
       (.I0(ap_CS_fsm_pp0_stage114),
        .I1(ap_CS_fsm_pp0_stage109),
        .I2(ap_CS_fsm_pp0_stage115),
        .O(\matrix_address1[8]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \matrix_address1[8]_INST_0_i_10 
       (.I0(ap_CS_fsm_pp0_stage66),
        .I1(ap_CS_fsm_pp0_stage61),
        .I2(ap_CS_fsm_pp0_stage67),
        .O(\matrix_address1[8]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[8]_INST_0_i_11 
       (.I0(matrix_addr_19_reg_2044[8]),
        .I1(col_load_8_reg_2023[8]),
        .I2(matrix_addr_17_reg_2028[8]),
        .I3(ap_CS_fsm_pp0_stage55),
        .I4(ap_CS_fsm_pp0_stage49),
        .I5(ap_CS_fsm_pp0_stage54),
        .O(\matrix_address1[8]_INST_0_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \matrix_address1[8]_INST_0_i_12 
       (.I0(\matrix_address1[8]_INST_0_i_9_n_0 ),
        .I1(ap_CS_fsm_pp0_stage42),
        .I2(ap_CS_fsm_pp0_stage37),
        .I3(ap_CS_fsm_pp0_stage43),
        .I4(\matrix_address1[8]_INST_0_i_10_n_0 ),
        .O(\matrix_address1[8]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[8]_INST_0_i_13 
       (.I0(matrix_addr_11_reg_1920[8]),
        .I1(col_load_4_reg_1899[8]),
        .I2(matrix_addr_9_reg_1904[8]),
        .I3(ap_CS_fsm_pp0_stage31),
        .I4(ap_CS_fsm_pp0_stage25),
        .I5(ap_CS_fsm_pp0_stage30),
        .O(\matrix_address1[8]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \matrix_address1[8]_INST_0_i_14 
       (.I0(matrix_addr_3_reg_1778[8]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(row_q0[8]),
        .I3(matrix_addr_1_reg_1768[8]),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(\matrix_address1[8]_INST_0_i_22_n_0 ),
        .O(\matrix_address1[8]_INST_0_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \matrix_address1[8]_INST_0_i_15 
       (.I0(ap_CS_fsm_pp0_stage30),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(ap_CS_fsm_pp0_stage31),
        .O(\matrix_address1[8]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[8]_INST_0_i_16 
       (.I0(matrix_addr_7_reg_1858[8]),
        .I1(col_load_2_reg_1837[8]),
        .I2(matrix_addr_5_reg_1842[8]),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage18),
        .O(\matrix_address1[8]_INST_0_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \matrix_address1[8]_INST_0_i_17 
       (.I0(ap_CS_fsm_pp0_stage90),
        .I1(ap_CS_fsm_pp0_stage85),
        .I2(ap_CS_fsm_pp0_stage91),
        .O(\matrix_address1[8]_INST_0_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \matrix_address1[8]_INST_0_i_18 
       (.I0(ap_CS_fsm_pp0_stage102),
        .I1(ap_CS_fsm_pp0_stage97),
        .I2(ap_CS_fsm_pp0_stage103),
        .O(\matrix_address1[8]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[8]_INST_0_i_19 
       (.I0(matrix_addr_31_reg_2225[8]),
        .I1(col_load_14_reg_2204[8]),
        .I2(matrix_addr_29_reg_2209[8]),
        .I3(ap_CS_fsm_pp0_stage91),
        .I4(ap_CS_fsm_pp0_stage85),
        .I5(ap_CS_fsm_pp0_stage90),
        .O(\matrix_address1[8]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \matrix_address1[8]_INST_0_i_2 
       (.I0(\matrix_address1[8]_INST_0_i_7_n_0 ),
        .I1(\matrix_address1[8]_INST_0_i_8_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_9_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_10_n_0 ),
        .I4(\matrix_address1[8]_INST_0_i_11_n_0 ),
        .I5(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[8]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[8]_INST_0_i_20 
       (.I0(matrix_addr_27_reg_2163[8]),
        .I1(\reg_961_reg_n_0_[8] ),
        .I2(matrix_addr_25_reg_2147[8]),
        .I3(ap_CS_fsm_pp0_stage79),
        .I4(ap_CS_fsm_pp0_stage73),
        .I5(ap_CS_fsm_pp0_stage78),
        .O(\matrix_address1[8]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[8]_INST_0_i_21 
       (.I0(matrix_addr_35_reg_2287[8]),
        .I1(col_load_16_reg_2266[8]),
        .I2(matrix_addr_33_reg_2271[8]),
        .I3(ap_CS_fsm_pp0_stage103),
        .I4(ap_CS_fsm_pp0_stage97),
        .I5(ap_CS_fsm_pp0_stage102),
        .O(\matrix_address1[8]_INST_0_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \matrix_address1[8]_INST_0_i_22 
       (.I0(ap_CS_fsm_pp0_stage18),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage19),
        .O(\matrix_address1[8]_INST_0_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h0000AFAE)) 
    \matrix_address1[8]_INST_0_i_3 
       (.I0(\matrix_address1[8]_INST_0_i_13_n_0 ),
        .I1(\matrix_address1[8]_INST_0_i_14_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_15_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_16_n_0 ),
        .I4(\matrix_address1[8]_INST_0_i_12_n_0 ),
        .O(\matrix_address1[8]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \matrix_address1[8]_INST_0_i_4 
       (.I0(\matrix_address1[8]_INST_0_i_17_n_0 ),
        .I1(ap_CS_fsm_pp0_stage78),
        .I2(ap_CS_fsm_pp0_stage73),
        .I3(ap_CS_fsm_pp0_stage79),
        .I4(\matrix_address1[8]_INST_0_i_18_n_0 ),
        .O(\matrix_address1[8]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \matrix_address1[8]_INST_0_i_5 
       (.I0(\matrix_address1[8]_INST_0_i_19_n_0 ),
        .I1(\matrix_address1[8]_INST_0_i_18_n_0 ),
        .I2(\matrix_address1[8]_INST_0_i_17_n_0 ),
        .I3(\matrix_address1[8]_INST_0_i_20_n_0 ),
        .I4(\matrix_address1[8]_INST_0_i_21_n_0 ),
        .O(\matrix_address1[8]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[8]_INST_0_i_6 
       (.I0(matrix_addr_39_reg_2339[8]),
        .I1(col_load_18_reg_2318[8]),
        .I2(matrix_addr_37_reg_2323[8]),
        .I3(ap_CS_fsm_pp0_stage115),
        .I4(ap_CS_fsm_pp0_stage109),
        .I5(ap_CS_fsm_pp0_stage114),
        .O(\matrix_address1[8]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[8]_INST_0_i_7 
       (.I0(matrix_addr_23_reg_2101[8]),
        .I1(col_load_10_reg_2080[8]),
        .I2(matrix_addr_21_reg_2085[8]),
        .I3(ap_CS_fsm_pp0_stage67),
        .I4(ap_CS_fsm_pp0_stage61),
        .I5(ap_CS_fsm_pp0_stage66),
        .O(\matrix_address1[8]_INST_0_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_address1[8]_INST_0_i_8 
       (.I0(matrix_addr_15_reg_1982[8]),
        .I1(col_load_6_reg_1961[8]),
        .I2(matrix_addr_13_reg_1966[8]),
        .I3(ap_CS_fsm_pp0_stage43),
        .I4(ap_CS_fsm_pp0_stage37),
        .I5(ap_CS_fsm_pp0_stage42),
        .O(\matrix_address1[8]_INST_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \matrix_address1[8]_INST_0_i_9 
       (.I0(ap_CS_fsm_pp0_stage54),
        .I1(ap_CS_fsm_pp0_stage49),
        .I2(ap_CS_fsm_pp0_stage55),
        .O(\matrix_address1[8]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    matrix_ce0_INST_0
       (.I0(matrix_ce0_INST_0_i_1_n_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(matrix_address0173_out),
        .I4(matrix_ce0_INST_0_i_3_n_0),
        .I5(matrix_ce0_INST_0_i_4_n_0),
        .O(matrix_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    matrix_ce0_INST_0_i_1
       (.I0(ap_CS_fsm_pp0_stage36),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage48),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_CS_fsm_pp0_stage24),
        .I5(matrix_ce0_INST_0_i_5_n_0),
        .O(matrix_ce0_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    matrix_ce0_INST_0_i_10
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage13),
        .O(matrix_address0147_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    matrix_ce0_INST_0_i_11
       (.I0(ap_CS_fsm_pp0_stage61),
        .I1(ap_CS_fsm_pp0_stage67),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage49),
        .I4(ap_CS_fsm_pp0_stage55),
        .I5(matrix_ce0_INST_0_i_12_n_0),
        .O(matrix_ce0_INST_0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    matrix_ce0_INST_0_i_12
       (.I0(ap_CS_fsm_pp0_stage79),
        .I1(ap_CS_fsm_pp0_stage73),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage91),
        .I4(ap_CS_fsm_pp0_stage85),
        .O(matrix_ce0_INST_0_i_12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    matrix_ce0_INST_0_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(matrix_address0173_out));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    matrix_ce0_INST_0_i_3
       (.I0(ap_CS_fsm_pp0_stage103),
        .I1(ap_CS_fsm_pp0_stage97),
        .I2(ap_CS_fsm_pp0_stage115),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage109),
        .O(matrix_ce0_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    matrix_ce0_INST_0_i_4
       (.I0(matrix_ce0_INST_0_i_6_n_0),
        .I1(matrix_address01),
        .I2(matrix_address0170_out),
        .I3(matrix_address0148_out),
        .I4(matrix_address0147_out),
        .I5(matrix_ce0_INST_0_i_11_n_0),
        .O(matrix_ce0_INST_0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    matrix_ce0_INST_0_i_5
       (.I0(ap_CS_fsm_pp0_stage72),
        .I1(ap_CS_fsm_pp0_stage60),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage96),
        .I4(ap_CS_fsm_pp0_stage84),
        .O(matrix_ce0_INST_0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    matrix_ce0_INST_0_i_6
       (.I0(ap_CS_fsm_pp0_stage31),
        .I1(ap_CS_fsm_pp0_stage25),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage43),
        .I4(ap_CS_fsm_pp0_stage37),
        .O(matrix_ce0_INST_0_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    matrix_ce0_INST_0_i_7
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_enable_reg_pp0_iter0),
        .O(matrix_address01));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    matrix_ce0_INST_0_i_8
       (.I0(ap_CS_fsm_pp0_stage108),
        .I1(ap_enable_reg_pp0_iter0),
        .O(matrix_address0170_out));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    matrix_ce0_INST_0_i_9
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage19),
        .O(matrix_address0148_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFAEA)) 
    matrix_ce1_INST_0
       (.I0(matrix_ce1_INST_0_i_1_n_0),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage91),
        .I4(matrix_ce0_INST_0_i_3_n_0),
        .I5(matrix_ce1_INST_0_i_2_n_0),
        .O(matrix_ce1));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    matrix_ce1_INST_0_i_1
       (.I0(ap_CS_fsm_pp0_stage42),
        .I1(ap_CS_fsm_pp0_stage54),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage18),
        .I4(ap_CS_fsm_pp0_stage30),
        .I5(matrix_ce1_INST_0_i_3_n_0),
        .O(matrix_ce1_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    matrix_ce1_INST_0_i_2
       (.I0(matrix_address0150_out),
        .I1(matrix_address0148_out),
        .I2(matrix_address0153_out),
        .I3(matrix_address0151_out),
        .I4(matrix_ce1_INST_0_i_7_n_0),
        .I5(matrix_ce1_INST_0_i_8_n_0),
        .O(matrix_ce1_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    matrix_ce1_INST_0_i_3
       (.I0(ap_CS_fsm_pp0_stage78),
        .I1(ap_CS_fsm_pp0_stage66),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage102),
        .I4(ap_CS_fsm_pp0_stage90),
        .O(matrix_ce1_INST_0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    matrix_ce1_INST_0_i_4
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage25),
        .O(matrix_address0150_out));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    matrix_ce1_INST_0_i_5
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage37),
        .O(matrix_address0153_out));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    matrix_ce1_INST_0_i_6
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage31),
        .O(matrix_address0151_out));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    matrix_ce1_INST_0_i_7
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage114),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage13),
        .I4(ap_CS_fsm_pp0_stage7),
        .O(matrix_ce1_INST_0_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    matrix_ce1_INST_0_i_8
       (.I0(ap_CS_fsm_pp0_stage55),
        .I1(ap_CS_fsm_pp0_stage61),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage43),
        .I4(ap_CS_fsm_pp0_stage49),
        .I5(matrix_ce1_INST_0_i_9_n_0),
        .O(matrix_ce1_INST_0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    matrix_ce1_INST_0_i_9
       (.I0(ap_CS_fsm_pp0_stage73),
        .I1(ap_CS_fsm_pp0_stage67),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage85),
        .I4(ap_CS_fsm_pp0_stage79),
        .O(matrix_ce1_INST_0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hF0E0)) 
    \matrix_d0[28]_INST_0_i_14 
       (.I0(ap_CS_fsm_pp0_stage96),
        .I1(ap_CS_fsm_pp0_stage84),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage108),
        .O(\matrix_d0[28]_INST_0_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \matrix_d0[28]_INST_0_i_16 
       (.I0(ap_CS_fsm_pp0_stage60),
        .I1(ap_CS_fsm_pp0_stage48),
        .I2(ap_CS_fsm_pp0_stage72),
        .I3(ap_enable_reg_pp0_iter0),
        .O(\matrix_d0[28]_INST_0_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \matrix_d1[28]_INST_0_i_14 
       (.I0(ap_CS_fsm_pp0_stage90),
        .I1(ap_CS_fsm_pp0_stage78),
        .I2(ap_CS_fsm_pp0_stage102),
        .O(\matrix_d1[28]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF3320)) 
    matrix_we0_INST_0
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(matrix_address0173_out),
        .I4(matrix_we0_INST_0_i_1_n_0),
        .I5(matrix_we0_INST_0_i_2_n_0),
        .O(matrix_we0));
  LUT6 #(
    .INIT(64'h00FF000000FE0000)) 
    matrix_we0_INST_0_i_1
       (.I0(ap_CS_fsm_pp0_stage84),
        .I1(ap_CS_fsm_pp0_stage72),
        .I2(ap_CS_fsm_pp0_stage108),
        .I3(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage96),
        .O(matrix_we0_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h00FF000000FE0000)) 
    matrix_we0_INST_0_i_2
       (.I0(ap_CS_fsm_pp0_stage36),
        .I1(ap_CS_fsm_pp0_stage24),
        .I2(ap_CS_fsm_pp0_stage60),
        .I3(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage48),
        .O(matrix_we0_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF3020)) 
    matrix_we1_INST_0
       (.I0(ap_CS_fsm_pp0_stage18),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(matrix_we1_INST_0_i_1_n_0),
        .I5(matrix_we1_INST_0_i_2_n_0),
        .O(matrix_we1));
  LUT6 #(
    .INIT(64'h00FF000000FE0000)) 
    matrix_we1_INST_0_i_1
       (.I0(ap_CS_fsm_pp0_stage90),
        .I1(ap_CS_fsm_pp0_stage78),
        .I2(ap_CS_fsm_pp0_stage114),
        .I3(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage102),
        .O(matrix_we1_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h00FF000000FE0000)) 
    matrix_we1_INST_0_i_2
       (.I0(ap_CS_fsm_pp0_stage42),
        .I1(ap_CS_fsm_pp0_stage30),
        .I2(ap_CS_fsm_pp0_stage66),
        .I3(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage54),
        .O(matrix_we1_INST_0_i_2_n_0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \or_ln102_1_reg_1757[2]_i_1 
       (.I0(ptr_reg_2435[2]),
        .I1(ptr_0_reg_933[2]),
        .I2(matrix_address0173_out),
        .I3(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(data9[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \or_ln102_1_reg_1757[3]_i_1 
       (.I0(ptr_reg_2435[3]),
        .I1(ptr_0_reg_933[3]),
        .I2(matrix_address0173_out),
        .I3(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(data9[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \or_ln102_1_reg_1757[4]_i_1 
       (.I0(ptr_reg_2435[4]),
        .I1(ptr_0_reg_933[4]),
        .I2(matrix_address0173_out),
        .I3(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(data9[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \or_ln102_1_reg_1757[5]_i_1 
       (.I0(ptr_reg_2435[5]),
        .I1(ptr_0_reg_933[5]),
        .I2(matrix_address0173_out),
        .I3(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(data9[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \or_ln102_1_reg_1757[6]_i_1 
       (.I0(ptr_reg_2435[6]),
        .I1(ptr_0_reg_933[6]),
        .I2(matrix_address0173_out),
        .I3(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(data9[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \or_ln102_1_reg_1757[7]_i_1 
       (.I0(ptr_reg_2435[7]),
        .I1(ptr_0_reg_933[7]),
        .I2(matrix_address0173_out),
        .I3(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(data9[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \or_ln102_1_reg_1757[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .O(add_ln102_reg_1752_reg0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \or_ln102_1_reg_1757[8]_i_2 
       (.I0(ptr_reg_2435[8]),
        .I1(ptr_0_reg_933[8]),
        .I2(matrix_address0173_out),
        .I3(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(data9[8]));
  LUT6 #(
    .INIT(64'h000000000000BA8A)) 
    \or_ln102_1_reg_1757[8]_i_3 
       (.I0(\k_0_reg_945_reg_n_0_[2] ),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I2(matrix_address0173_out),
        .I3(k_reg_2440[2]),
        .I4(\or_ln102_1_reg_1757[8]_i_4_n_0 ),
        .I5(\or_ln102_1_reg_1757[8]_i_5_n_0 ),
        .O(ap_condition_pp0_exit_iter0_state2));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    \or_ln102_1_reg_1757[8]_i_4 
       (.I0(\k_0_reg_945_reg_n_0_[0] ),
        .I1(k_reg_2440[0]),
        .I2(\k_0_reg_945_reg_n_0_[1] ),
        .I3(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I4(matrix_address0173_out),
        .I5(k_reg_2440[1]),
        .O(\or_ln102_1_reg_1757[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFCCAFAFAFFFAFAF)) 
    \or_ln102_1_reg_1757[8]_i_5 
       (.I0(\k_0_reg_945_reg_n_0_[3] ),
        .I1(k_reg_2440[3]),
        .I2(\k_0_reg_945_reg_n_0_[4] ),
        .I3(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I4(matrix_address0173_out),
        .I5(k_reg_2440[4]),
        .O(\or_ln102_1_reg_1757[8]_i_5_n_0 ));
  FDRE \or_ln102_1_reg_1757_reg[2] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(data9[2]),
        .Q(zext_ln102_1_fu_1036_p1[2]),
        .R(1'b0));
  FDRE \or_ln102_1_reg_1757_reg[3] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(data9[3]),
        .Q(zext_ln102_1_fu_1036_p1[3]),
        .R(1'b0));
  FDRE \or_ln102_1_reg_1757_reg[4] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(data9[4]),
        .Q(zext_ln102_1_fu_1036_p1[4]),
        .R(1'b0));
  FDRE \or_ln102_1_reg_1757_reg[5] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(data9[5]),
        .Q(zext_ln102_1_fu_1036_p1[5]),
        .R(1'b0));
  FDRE \or_ln102_1_reg_1757_reg[6] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(data9[6]),
        .Q(zext_ln102_1_fu_1036_p1[6]),
        .R(1'b0));
  FDRE \or_ln102_1_reg_1757_reg[7] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(data9[7]),
        .Q(zext_ln102_1_fu_1036_p1[7]),
        .R(1'b0));
  FDRE \or_ln102_1_reg_1757_reg[8] 
       (.C(ap_clk),
        .CE(add_ln102_reg_1752_reg0),
        .D(data9[8]),
        .Q(zext_ln102_1_fu_1036_p1[8]),
        .R(1'b0));
  FDRE \ptr_0_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(\k_0_reg_945[4]_i_2_n_0 ),
        .D(ptr_reg_2435[0]),
        .Q(ptr_0_reg_933[0]),
        .R(k_0_reg_945));
  FDRE \ptr_0_reg_933_reg[1] 
       (.C(ap_clk),
        .CE(\k_0_reg_945[4]_i_2_n_0 ),
        .D(ptr_reg_2435[1]),
        .Q(ptr_0_reg_933[1]),
        .R(k_0_reg_945));
  FDRE \ptr_0_reg_933_reg[2] 
       (.C(ap_clk),
        .CE(\k_0_reg_945[4]_i_2_n_0 ),
        .D(ptr_reg_2435[2]),
        .Q(ptr_0_reg_933[2]),
        .R(k_0_reg_945));
  FDRE \ptr_0_reg_933_reg[3] 
       (.C(ap_clk),
        .CE(\k_0_reg_945[4]_i_2_n_0 ),
        .D(ptr_reg_2435[3]),
        .Q(ptr_0_reg_933[3]),
        .R(k_0_reg_945));
  FDRE \ptr_0_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(\k_0_reg_945[4]_i_2_n_0 ),
        .D(ptr_reg_2435[4]),
        .Q(ptr_0_reg_933[4]),
        .R(k_0_reg_945));
  FDRE \ptr_0_reg_933_reg[5] 
       (.C(ap_clk),
        .CE(\k_0_reg_945[4]_i_2_n_0 ),
        .D(ptr_reg_2435[5]),
        .Q(ptr_0_reg_933[5]),
        .R(k_0_reg_945));
  FDRE \ptr_0_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(\k_0_reg_945[4]_i_2_n_0 ),
        .D(ptr_reg_2435[6]),
        .Q(ptr_0_reg_933[6]),
        .R(k_0_reg_945));
  FDRE \ptr_0_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(\k_0_reg_945[4]_i_2_n_0 ),
        .D(ptr_reg_2435[7]),
        .Q(ptr_0_reg_933[7]),
        .R(k_0_reg_945));
  FDRE \ptr_0_reg_933_reg[8] 
       (.C(ap_clk),
        .CE(\k_0_reg_945[4]_i_2_n_0 ),
        .D(ptr_reg_2435[8]),
        .Q(ptr_0_reg_933[8]),
        .R(k_0_reg_945));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ptr_reg_2435[2]_i_1 
       (.I0(ptr_0_reg_933[2]),
        .O(ptr_fu_1609_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ptr_reg_2435[3]_i_1 
       (.I0(ptr_0_reg_933[2]),
        .I1(ptr_0_reg_933[3]),
        .O(ptr_fu_1609_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \ptr_reg_2435[4]_i_1 
       (.I0(ptr_0_reg_933[2]),
        .I1(ptr_0_reg_933[3]),
        .I2(ptr_0_reg_933[4]),
        .O(\ptr_reg_2435[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h15EA)) 
    \ptr_reg_2435[5]_i_1 
       (.I0(ptr_0_reg_933[4]),
        .I1(ptr_0_reg_933[3]),
        .I2(ptr_0_reg_933[2]),
        .I3(ptr_0_reg_933[5]),
        .O(ptr_fu_1609_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h07FFF800)) 
    \ptr_reg_2435[6]_i_1 
       (.I0(ptr_0_reg_933[2]),
        .I1(ptr_0_reg_933[3]),
        .I2(ptr_0_reg_933[4]),
        .I3(ptr_0_reg_933[5]),
        .I4(ptr_0_reg_933[6]),
        .O(ptr_fu_1609_p2[6]));
  LUT6 #(
    .INIT(64'h5777FFFFA8880000)) 
    \ptr_reg_2435[7]_i_1 
       (.I0(ptr_0_reg_933[5]),
        .I1(ptr_0_reg_933[4]),
        .I2(ptr_0_reg_933[3]),
        .I3(ptr_0_reg_933[2]),
        .I4(ptr_0_reg_933[6]),
        .I5(ptr_0_reg_933[7]),
        .O(ptr_fu_1609_p2[7]));
  LUT3 #(
    .INIT(8'h78)) 
    \ptr_reg_2435[8]_i_1 
       (.I0(\ptr_reg_2435[8]_i_2_n_0 ),
        .I1(ptr_0_reg_933[7]),
        .I2(ptr_0_reg_933[8]),
        .O(ptr_fu_1609_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hAA800000)) 
    \ptr_reg_2435[8]_i_2 
       (.I0(ptr_0_reg_933[6]),
        .I1(ptr_0_reg_933[2]),
        .I2(ptr_0_reg_933[3]),
        .I3(ptr_0_reg_933[4]),
        .I4(ptr_0_reg_933[5]),
        .O(\ptr_reg_2435[8]_i_2_n_0 ));
  FDRE \ptr_reg_2435_reg[0] 
       (.C(ap_clk),
        .CE(k_reg_24400),
        .D(ptr_0_reg_933[0]),
        .Q(ptr_reg_2435[0]),
        .R(1'b0));
  FDRE \ptr_reg_2435_reg[1] 
       (.C(ap_clk),
        .CE(k_reg_24400),
        .D(ptr_0_reg_933[1]),
        .Q(ptr_reg_2435[1]),
        .R(1'b0));
  FDRE \ptr_reg_2435_reg[2] 
       (.C(ap_clk),
        .CE(k_reg_24400),
        .D(ptr_fu_1609_p2[2]),
        .Q(ptr_reg_2435[2]),
        .R(1'b0));
  FDRE \ptr_reg_2435_reg[3] 
       (.C(ap_clk),
        .CE(k_reg_24400),
        .D(ptr_fu_1609_p2[3]),
        .Q(ptr_reg_2435[3]),
        .R(1'b0));
  FDRE \ptr_reg_2435_reg[4] 
       (.C(ap_clk),
        .CE(k_reg_24400),
        .D(\ptr_reg_2435[4]_i_1_n_0 ),
        .Q(ptr_reg_2435[4]),
        .R(1'b0));
  FDRE \ptr_reg_2435_reg[5] 
       (.C(ap_clk),
        .CE(k_reg_24400),
        .D(ptr_fu_1609_p2[5]),
        .Q(ptr_reg_2435[5]),
        .R(1'b0));
  FDRE \ptr_reg_2435_reg[6] 
       (.C(ap_clk),
        .CE(k_reg_24400),
        .D(ptr_fu_1609_p2[6]),
        .Q(ptr_reg_2435[6]),
        .R(1'b0));
  FDRE \ptr_reg_2435_reg[7] 
       (.C(ap_clk),
        .CE(k_reg_24400),
        .D(ptr_fu_1609_p2[7]),
        .Q(ptr_reg_2435[7]),
        .R(1'b0));
  FDRE \ptr_reg_2435_reg[8] 
       (.C(ap_clk),
        .CE(k_reg_24400),
        .D(ptr_fu_1609_p2[8]),
        .Q(ptr_reg_2435[8]),
        .R(1'b0));
  FDRE \reg_957_reg[17] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[17]),
        .Q(reg_957[17]),
        .R(1'b0));
  FDRE \reg_957_reg[18] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[18]),
        .Q(reg_957[18]),
        .R(1'b0));
  FDRE \reg_957_reg[19] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[19]),
        .Q(reg_957[19]),
        .R(1'b0));
  FDRE \reg_957_reg[20] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[20]),
        .Q(reg_957[20]),
        .R(1'b0));
  FDRE \reg_957_reg[21] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[21]),
        .Q(reg_957[21]),
        .R(1'b0));
  FDRE \reg_957_reg[22] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[22]),
        .Q(reg_957[22]),
        .R(1'b0));
  FDRE \reg_957_reg[23] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[23]),
        .Q(reg_957[23]),
        .R(1'b0));
  FDRE \reg_957_reg[24] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[24]),
        .Q(reg_957[24]),
        .R(1'b0));
  FDRE \reg_957_reg[25] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[25]),
        .Q(reg_957[25]),
        .R(1'b0));
  FDRE \reg_957_reg[26] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[26]),
        .Q(reg_957[26]),
        .R(1'b0));
  FDRE \reg_957_reg[27] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[27]),
        .Q(reg_957[27]),
        .R(1'b0));
  FDRE \reg_957_reg[28] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[28]),
        .Q(reg_957[28]),
        .R(1'b0));
  FDRE \reg_957_reg[29] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[29]),
        .Q(reg_957[29]),
        .R(1'b0));
  FDRE \reg_957_reg[30] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[30]),
        .Q(reg_957[30]),
        .R(1'b0));
  FDRE \reg_957_reg[31] 
       (.C(ap_clk),
        .CE(reg_9570),
        .D(a_q0[31]),
        .Q(reg_957[31]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_961[0]_i_1 
       (.I0(col_q0[0]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(col_q1[0]),
        .O(\reg_961[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_961[1]_i_1 
       (.I0(col_q0[1]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(col_q1[1]),
        .O(\reg_961[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_961[2]_i_1 
       (.I0(col_q0[2]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(col_q1[2]),
        .O(\reg_961[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_961[3]_i_1 
       (.I0(col_q0[3]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(col_q1[3]),
        .O(\reg_961[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_961[4]_i_1 
       (.I0(col_q0[4]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(col_q1[4]),
        .O(\reg_961[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_961[5]_i_1 
       (.I0(col_q0[5]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(col_q1[5]),
        .O(\reg_961[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_961[6]_i_1 
       (.I0(col_q0[6]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(col_q1[6]),
        .O(\reg_961[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_961[7]_i_1 
       (.I0(col_q0[7]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(col_q1[7]),
        .O(\reg_961[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    \reg_961[8]_i_1 
       (.I0(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_CS_fsm_pp0_stage7),
        .O(reg_961));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_961[8]_i_2 
       (.I0(col_q0[8]),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(col_q1[8]),
        .O(\reg_961[8]_i_2_n_0 ));
  FDRE \reg_961_reg[0] 
       (.C(ap_clk),
        .CE(reg_961),
        .D(\reg_961[0]_i_1_n_0 ),
        .Q(\reg_961_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_961_reg[1] 
       (.C(ap_clk),
        .CE(reg_961),
        .D(\reg_961[1]_i_1_n_0 ),
        .Q(\reg_961_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_961_reg[2] 
       (.C(ap_clk),
        .CE(reg_961),
        .D(\reg_961[2]_i_1_n_0 ),
        .Q(\reg_961_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_961_reg[3] 
       (.C(ap_clk),
        .CE(reg_961),
        .D(\reg_961[3]_i_1_n_0 ),
        .Q(\reg_961_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_961_reg[4] 
       (.C(ap_clk),
        .CE(reg_961),
        .D(\reg_961[4]_i_1_n_0 ),
        .Q(\reg_961_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_961_reg[5] 
       (.C(ap_clk),
        .CE(reg_961),
        .D(\reg_961[5]_i_1_n_0 ),
        .Q(\reg_961_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_961_reg[6] 
       (.C(ap_clk),
        .CE(reg_961),
        .D(\reg_961[6]_i_1_n_0 ),
        .Q(\reg_961_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_961_reg[7] 
       (.C(ap_clk),
        .CE(reg_961),
        .D(\reg_961[7]_i_1_n_0 ),
        .Q(\reg_961_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_961_reg[8] 
       (.C(ap_clk),
        .CE(reg_961),
        .D(\reg_961[8]_i_2_n_0 ),
        .Q(\reg_961_reg_n_0_[8] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[0]_i_1 
       (.I0(matrix_q0[0]),
        .I1(matrix_q1[0]),
        .I2(reg_97110_out),
        .O(p_1_in[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[10]_i_1 
       (.I0(matrix_q0[10]),
        .I1(matrix_q1[10]),
        .I2(reg_97110_out),
        .O(p_1_in[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[11]_i_1 
       (.I0(matrix_q0[11]),
        .I1(matrix_q1[11]),
        .I2(reg_97110_out),
        .O(p_1_in[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[12]_i_1 
       (.I0(matrix_q0[12]),
        .I1(matrix_q1[12]),
        .I2(reg_97110_out),
        .O(p_1_in[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[13]_i_1 
       (.I0(matrix_q0[13]),
        .I1(matrix_q1[13]),
        .I2(reg_97110_out),
        .O(p_1_in[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[14]_i_1 
       (.I0(matrix_q0[14]),
        .I1(matrix_q1[14]),
        .I2(reg_97110_out),
        .O(p_1_in[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[15]_i_1 
       (.I0(matrix_q0[15]),
        .I1(matrix_q1[15]),
        .I2(reg_97110_out),
        .O(p_1_in[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[16]_i_1 
       (.I0(matrix_q0[16]),
        .I1(matrix_q1[16]),
        .I2(reg_97110_out),
        .O(p_1_in[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[17]_i_1 
       (.I0(matrix_q0[17]),
        .I1(matrix_q1[17]),
        .I2(reg_97110_out),
        .O(p_1_in[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[18]_i_1 
       (.I0(matrix_q0[18]),
        .I1(matrix_q1[18]),
        .I2(reg_97110_out),
        .O(p_1_in[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[19]_i_1 
       (.I0(matrix_q0[19]),
        .I1(matrix_q1[19]),
        .I2(reg_97110_out),
        .O(p_1_in[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[1]_i_1 
       (.I0(matrix_q0[1]),
        .I1(matrix_q1[1]),
        .I2(reg_97110_out),
        .O(p_1_in[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[20]_i_1 
       (.I0(matrix_q0[20]),
        .I1(matrix_q1[20]),
        .I2(reg_97110_out),
        .O(p_1_in[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[21]_i_1 
       (.I0(matrix_q0[21]),
        .I1(matrix_q1[21]),
        .I2(reg_97110_out),
        .O(p_1_in[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[22]_i_1 
       (.I0(matrix_q0[22]),
        .I1(matrix_q1[22]),
        .I2(reg_97110_out),
        .O(p_1_in[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[23]_i_1 
       (.I0(matrix_q0[23]),
        .I1(matrix_q1[23]),
        .I2(reg_97110_out),
        .O(p_1_in[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[24]_i_1 
       (.I0(matrix_q0[24]),
        .I1(matrix_q1[24]),
        .I2(reg_97110_out),
        .O(p_1_in[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[25]_i_1 
       (.I0(matrix_q0[25]),
        .I1(matrix_q1[25]),
        .I2(reg_97110_out),
        .O(p_1_in[25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[26]_i_1 
       (.I0(matrix_q0[26]),
        .I1(matrix_q1[26]),
        .I2(reg_97110_out),
        .O(p_1_in[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[27]_i_1 
       (.I0(matrix_q0[27]),
        .I1(matrix_q1[27]),
        .I2(reg_97110_out),
        .O(p_1_in[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[28]_i_1 
       (.I0(matrix_q0[28]),
        .I1(matrix_q1[28]),
        .I2(reg_97110_out),
        .O(p_1_in[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[29]_i_1 
       (.I0(matrix_q0[29]),
        .I1(matrix_q1[29]),
        .I2(reg_97110_out),
        .O(p_1_in[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[2]_i_1 
       (.I0(matrix_q0[2]),
        .I1(matrix_q1[2]),
        .I2(reg_97110_out),
        .O(p_1_in[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[30]_i_1 
       (.I0(matrix_q0[30]),
        .I1(matrix_q1[30]),
        .I2(reg_97110_out),
        .O(p_1_in[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \reg_971[31]_i_1 
       (.I0(reg_97110_out),
        .I1(\reg_971[31]_i_4_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[117] ),
        .I3(\reg_971[31]_i_5_n_0 ),
        .I4(reg_971212_out),
        .I5(reg_9711),
        .O(\reg_971[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[31]_i_2 
       (.I0(matrix_q0[31]),
        .I1(matrix_q1[31]),
        .I2(reg_97110_out),
        .O(p_1_in[31]));
  LUT5 #(
    .INIT(32'hFFFFFF08)) 
    \reg_971[31]_i_3 
       (.I0(\ap_CS_fsm_reg_n_0_[111] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I3(\reg_971[31]_i_6_n_0 ),
        .I4(\reg_971[31]_i_7_n_0 ),
        .O(reg_97110_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \reg_971[31]_i_4 
       (.I0(ap_CS_fsm_pp0_stage44),
        .I1(ap_CS_fsm_pp0_stage56),
        .I2(\reg_971[31]_i_5_n_0 ),
        .I3(ap_CS_fsm_pp0_stage20),
        .I4(ap_CS_fsm_pp0_stage32),
        .I5(\reg_971[31]_i_8_n_0 ),
        .O(\reg_971[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reg_971[31]_i_5 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(\reg_971[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0F000F000F000E00)) 
    \reg_971[31]_i_6 
       (.I0(ap_CS_fsm_pp0_stage74),
        .I1(ap_CS_fsm_pp0_stage62),
        .I2(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage98),
        .I5(ap_CS_fsm_pp0_stage86),
        .O(\reg_971[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F000F000F000E00)) 
    \reg_971[31]_i_7 
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage50),
        .I5(ap_CS_fsm_pp0_stage38),
        .O(\reg_971[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0F000F000F000E00)) 
    \reg_971[31]_i_8 
       (.I0(ap_CS_fsm_pp0_stage80),
        .I1(ap_CS_fsm_pp0_stage68),
        .I2(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage104),
        .I5(ap_CS_fsm_pp0_stage92),
        .O(\reg_971[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[3]_i_1 
       (.I0(matrix_q0[3]),
        .I1(matrix_q1[3]),
        .I2(reg_97110_out),
        .O(p_1_in[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[4]_i_1 
       (.I0(matrix_q0[4]),
        .I1(matrix_q1[4]),
        .I2(reg_97110_out),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[5]_i_1 
       (.I0(matrix_q0[5]),
        .I1(matrix_q1[5]),
        .I2(reg_97110_out),
        .O(p_1_in[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[6]_i_1 
       (.I0(matrix_q0[6]),
        .I1(matrix_q1[6]),
        .I2(reg_97110_out),
        .O(p_1_in[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[7]_i_1 
       (.I0(matrix_q0[7]),
        .I1(matrix_q1[7]),
        .I2(reg_97110_out),
        .O(p_1_in[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[8]_i_1 
       (.I0(matrix_q0[8]),
        .I1(matrix_q1[8]),
        .I2(reg_97110_out),
        .O(p_1_in[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \reg_971[9]_i_1 
       (.I0(matrix_q0[9]),
        .I1(matrix_q1[9]),
        .I2(reg_97110_out),
        .O(p_1_in[9]));
  FDRE \reg_971_reg[0] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(reg_971[0]),
        .R(1'b0));
  FDRE \reg_971_reg[10] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(reg_971[10]),
        .R(1'b0));
  FDRE \reg_971_reg[11] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(reg_971[11]),
        .R(1'b0));
  FDRE \reg_971_reg[12] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(reg_971[12]),
        .R(1'b0));
  FDRE \reg_971_reg[13] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(reg_971[13]),
        .R(1'b0));
  FDRE \reg_971_reg[14] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(reg_971[14]),
        .R(1'b0));
  FDRE \reg_971_reg[15] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(reg_971[15]),
        .R(1'b0));
  FDRE \reg_971_reg[16] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[16]),
        .Q(reg_971[16]),
        .R(1'b0));
  FDRE \reg_971_reg[17] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[17]),
        .Q(reg_971[17]),
        .R(1'b0));
  FDRE \reg_971_reg[18] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[18]),
        .Q(reg_971[18]),
        .R(1'b0));
  FDRE \reg_971_reg[19] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[19]),
        .Q(reg_971[19]),
        .R(1'b0));
  FDRE \reg_971_reg[1] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(reg_971[1]),
        .R(1'b0));
  FDRE \reg_971_reg[20] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[20]),
        .Q(reg_971[20]),
        .R(1'b0));
  FDRE \reg_971_reg[21] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[21]),
        .Q(reg_971[21]),
        .R(1'b0));
  FDRE \reg_971_reg[22] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[22]),
        .Q(reg_971[22]),
        .R(1'b0));
  FDRE \reg_971_reg[23] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[23]),
        .Q(reg_971[23]),
        .R(1'b0));
  FDRE \reg_971_reg[24] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[24]),
        .Q(reg_971[24]),
        .R(1'b0));
  FDRE \reg_971_reg[25] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[25]),
        .Q(reg_971[25]),
        .R(1'b0));
  FDRE \reg_971_reg[26] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[26]),
        .Q(reg_971[26]),
        .R(1'b0));
  FDRE \reg_971_reg[27] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[27]),
        .Q(reg_971[27]),
        .R(1'b0));
  FDRE \reg_971_reg[28] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[28]),
        .Q(reg_971[28]),
        .R(1'b0));
  FDRE \reg_971_reg[29] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[29]),
        .Q(reg_971[29]),
        .R(1'b0));
  FDRE \reg_971_reg[2] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(reg_971[2]),
        .R(1'b0));
  FDRE \reg_971_reg[30] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[30]),
        .Q(reg_971[30]),
        .R(1'b0));
  FDRE \reg_971_reg[31] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[31]),
        .Q(reg_971[31]),
        .R(1'b0));
  FDRE \reg_971_reg[3] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(reg_971[3]),
        .R(1'b0));
  FDRE \reg_971_reg[4] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(reg_971[4]),
        .R(1'b0));
  FDRE \reg_971_reg[5] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(reg_971[5]),
        .R(1'b0));
  FDRE \reg_971_reg[6] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(reg_971[6]),
        .R(1'b0));
  FDRE \reg_971_reg[7] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(reg_971[7]),
        .R(1'b0));
  FDRE \reg_971_reg[8] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(reg_971[8]),
        .R(1'b0));
  FDRE \reg_971_reg[9] 
       (.C(ap_clk),
        .CE(\reg_971[31]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(reg_971[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln102_1_reg_1794[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(\icmp_ln97_reg_1728_reg_n_0_[0] ),
        .O(\zext_ln102_1_reg_1794[8]_i_1_n_0 ));
  FDRE \zext_ln102_1_reg_1794_reg[2] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(zext_ln102_1_fu_1036_p1[2]),
        .Q(zext_ln102_1_reg_1794[2]),
        .R(1'b0));
  FDRE \zext_ln102_1_reg_1794_reg[3] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(zext_ln102_1_fu_1036_p1[3]),
        .Q(zext_ln102_1_reg_1794[3]),
        .R(1'b0));
  FDRE \zext_ln102_1_reg_1794_reg[4] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(zext_ln102_1_fu_1036_p1[4]),
        .Q(zext_ln102_1_reg_1794[4]),
        .R(1'b0));
  FDRE \zext_ln102_1_reg_1794_reg[5] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(zext_ln102_1_fu_1036_p1[5]),
        .Q(zext_ln102_1_reg_1794[5]),
        .R(1'b0));
  FDRE \zext_ln102_1_reg_1794_reg[6] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(zext_ln102_1_fu_1036_p1[6]),
        .Q(zext_ln102_1_reg_1794[6]),
        .R(1'b0));
  FDRE \zext_ln102_1_reg_1794_reg[7] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(zext_ln102_1_fu_1036_p1[7]),
        .Q(zext_ln102_1_reg_1794[7]),
        .R(1'b0));
  FDRE \zext_ln102_1_reg_1794_reg[8] 
       (.C(ap_clk),
        .CE(\zext_ln102_1_reg_1794[8]_i_1_n_0 ),
        .D(zext_ln102_1_fu_1036_p1[8]),
        .Q(zext_ln102_1_reg_1794[8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb
   (reg_9570,
    buff2_reg__0,
    ap_clk,
    matrix_q0,
    a_q0,
    Q,
    buff1_reg,
    ap_enable_reg_pp0_iter0,
    buff1_reg_0);
  output reg_9570;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q0;
  input [14:0]Q;
  input [1:0]buff1_reg;
  input ap_enable_reg_pp0_iter0;
  input buff1_reg_0;

  wire [14:0]Q;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [1:0]buff1_reg;
  wire buff1_reg_0;
  wire [31:0]buff2_reg__0;
  wire [31:0]matrix_q0;
  wire reg_9570;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_37 loop_imperfect_mubkb_MulnS_0_U
       (.Q(Q),
        .a_q0(a_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff2_reg__0(buff2_reg__0),
        .matrix_q0(matrix_q0),
        .reg_9570(reg_9570));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_0
   (buff2_reg__0,
    a_load_8_reg_20180,
    ap_clk,
    matrix_q0,
    a_q1,
    Q);
  output [31:0]buff2_reg__0;
  input a_load_8_reg_20180;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;

  wire [14:0]Q;
  wire a_load_8_reg_20180;
  wire [16:0]a_q1;
  wire ap_clk;
  wire [31:0]buff2_reg__0;
  wire [31:0]matrix_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_36 loop_imperfect_mubkb_MulnS_0_U
       (.Q(Q),
        .a_load_8_reg_20180(a_load_8_reg_20180),
        .a_q1(a_q1),
        .ap_clk(ap_clk),
        .buff2_reg__0(buff2_reg__0),
        .matrix_q0(matrix_q0));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_1
   (\buff2_reg[0] ,
    \buff2_reg[1] ,
    \buff2_reg[2] ,
    \buff2_reg[3] ,
    \buff2_reg[4] ,
    \buff2_reg[5] ,
    \buff2_reg[6] ,
    \buff2_reg[7] ,
    \buff2_reg[8] ,
    \buff2_reg[9] ,
    \buff2_reg[10] ,
    \buff2_reg[11] ,
    \buff2_reg[12] ,
    \buff2_reg[13] ,
    \buff2_reg[14] ,
    \buff2_reg[15] ,
    \buff2_reg[16] ,
    buff2_reg,
    buff2_reg_0,
    buff2_reg_1,
    buff2_reg_2,
    buff2_reg_3,
    buff2_reg_4,
    buff2_reg_5,
    buff2_reg_6,
    buff2_reg_7,
    buff2_reg_8,
    buff2_reg_9,
    buff2_reg_10,
    buff2_reg_11,
    buff2_reg_12,
    buff2_reg_13,
    E,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff2_reg__0,
    buff2_reg__0_0,
    \matrix_d1[0]_INST_0_i_12 );
  output \buff2_reg[0] ;
  output \buff2_reg[1] ;
  output \buff2_reg[2] ;
  output \buff2_reg[3] ;
  output \buff2_reg[4] ;
  output \buff2_reg[5] ;
  output \buff2_reg[6] ;
  output \buff2_reg[7] ;
  output \buff2_reg[8] ;
  output \buff2_reg[9] ;
  output \buff2_reg[10] ;
  output \buff2_reg[11] ;
  output \buff2_reg[12] ;
  output \buff2_reg[13] ;
  output \buff2_reg[14] ;
  output \buff2_reg[15] ;
  output \buff2_reg[16] ;
  output buff2_reg;
  output buff2_reg_0;
  output buff2_reg_1;
  output buff2_reg_2;
  output buff2_reg_3;
  output buff2_reg_4;
  output buff2_reg_5;
  output buff2_reg_6;
  output buff2_reg_7;
  output buff2_reg_8;
  output buff2_reg_9;
  output buff2_reg_10;
  output buff2_reg_11;
  output buff2_reg_12;
  output buff2_reg_13;
  input [0:0]E;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input [31:0]buff2_reg__0;
  input [31:0]buff2_reg__0_0;
  input [2:0]\matrix_d1[0]_INST_0_i_12 ;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q0;
  wire ap_clk;
  wire buff2_reg;
  wire \buff2_reg[0] ;
  wire \buff2_reg[10] ;
  wire \buff2_reg[11] ;
  wire \buff2_reg[12] ;
  wire \buff2_reg[13] ;
  wire \buff2_reg[14] ;
  wire \buff2_reg[15] ;
  wire \buff2_reg[16] ;
  wire \buff2_reg[1] ;
  wire \buff2_reg[2] ;
  wire \buff2_reg[3] ;
  wire \buff2_reg[4] ;
  wire \buff2_reg[5] ;
  wire \buff2_reg[6] ;
  wire \buff2_reg[7] ;
  wire \buff2_reg[8] ;
  wire \buff2_reg[9] ;
  wire buff2_reg_0;
  wire buff2_reg_1;
  wire buff2_reg_10;
  wire buff2_reg_11;
  wire buff2_reg_12;
  wire buff2_reg_13;
  wire buff2_reg_2;
  wire buff2_reg_3;
  wire buff2_reg_4;
  wire buff2_reg_5;
  wire buff2_reg_6;
  wire buff2_reg_7;
  wire buff2_reg_8;
  wire buff2_reg_9;
  wire [31:0]buff2_reg__0;
  wire [31:0]buff2_reg__0_0;
  wire [2:0]\matrix_d1[0]_INST_0_i_12 ;
  wire [31:0]matrix_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_35 loop_imperfect_mubkb_MulnS_0_U
       (.E(E),
        .Q(Q),
        .a_q0(a_q0),
        .ap_clk(ap_clk),
        .\buff2_reg[0]_0 (\buff2_reg[0] ),
        .\buff2_reg[10]_0 (\buff2_reg[10] ),
        .\buff2_reg[11]_0 (\buff2_reg[11] ),
        .\buff2_reg[12]_0 (\buff2_reg[12] ),
        .\buff2_reg[13]_0 (\buff2_reg[13] ),
        .\buff2_reg[14]_0 (\buff2_reg[14] ),
        .\buff2_reg[15]_0 (\buff2_reg[15] ),
        .\buff2_reg[16]_0 (\buff2_reg[16] ),
        .\buff2_reg[1]_0 (\buff2_reg[1] ),
        .\buff2_reg[2]_0 (\buff2_reg[2] ),
        .\buff2_reg[3]_0 (\buff2_reg[3] ),
        .\buff2_reg[4]_0 (\buff2_reg[4] ),
        .\buff2_reg[5]_0 (\buff2_reg[5] ),
        .\buff2_reg[6]_0 (\buff2_reg[6] ),
        .\buff2_reg[7]_0 (\buff2_reg[7] ),
        .\buff2_reg[8]_0 (\buff2_reg[8] ),
        .\buff2_reg[9]_0 (\buff2_reg[9] ),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .buff2_reg_10(buff2_reg_9),
        .buff2_reg_11(buff2_reg_10),
        .buff2_reg_12(buff2_reg_11),
        .buff2_reg_13(buff2_reg_12),
        .buff2_reg_14(buff2_reg_13),
        .buff2_reg_2(buff2_reg_1),
        .buff2_reg_3(buff2_reg_2),
        .buff2_reg_4(buff2_reg_3),
        .buff2_reg_5(buff2_reg_4),
        .buff2_reg_6(buff2_reg_5),
        .buff2_reg_7(buff2_reg_6),
        .buff2_reg_8(buff2_reg_7),
        .buff2_reg_9(buff2_reg_8),
        .buff2_reg__0(buff2_reg__0),
        .buff2_reg__0_0(buff2_reg__0_0),
        .\matrix_d1[0]_INST_0_i_12 (\matrix_d1[0]_INST_0_i_12 ),
        .matrix_q1(matrix_q1));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_10
   (E,
    buff2_reg__0,
    ap_clk,
    matrix_q0,
    a_q1,
    Q,
    buff1_reg,
    buff1_reg_0,
    ap_enable_reg_pp0_iter0);
  output [0:0]E;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;
  input [0:0]buff1_reg;
  input buff1_reg_0;
  input ap_enable_reg_pp0_iter0;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [0:0]buff1_reg;
  wire buff1_reg_0;
  wire [31:0]buff2_reg__0;
  wire [31:0]matrix_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_26 loop_imperfect_mubkb_MulnS_0_U
       (.E(E),
        .Q(Q),
        .a_q1(a_q1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff2_reg__0(buff2_reg__0),
        .matrix_q0(matrix_q0));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_11
   (matrix_d0,
    E,
    ap_clk,
    matrix_q0,
    a_q1,
    Q,
    matrix_address0173_out,
    matrix_d0_31_sp_1,
    \matrix_d0[31]_0 ,
    \matrix_d0[31]_1 ,
    matrix_d0_3_sp_1,
    \matrix_d0[3]_0 ,
    \matrix_d0[3]_1 ,
    \matrix_d0[3]_2 ,
    \matrix_d0[3]_3 ,
    \matrix_d0[3]_4 ,
    \matrix_d0[3]_5 ,
    \matrix_d0[3]_6 ,
    matrix_d0_7_sp_1,
    \matrix_d0[7]_0 ,
    \matrix_d0[7]_1 ,
    \matrix_d0[7]_2 ,
    \matrix_d0[7]_3 ,
    \matrix_d0[7]_4 ,
    \matrix_d0[7]_5 ,
    \matrix_d0[7]_6 ,
    matrix_d0_11_sp_1,
    \matrix_d0[11]_0 ,
    \matrix_d0[11]_1 ,
    \matrix_d0[11]_2 ,
    \matrix_d0[11]_3 ,
    \matrix_d0[11]_4 ,
    \matrix_d0[11]_5 ,
    \matrix_d0[11]_6 ,
    matrix_d0_15_sp_1,
    \matrix_d0[15]_0 ,
    \matrix_d0[15]_1 ,
    \matrix_d0[15]_2 ,
    \matrix_d0[15]_3 ,
    \matrix_d0[15]_4 ,
    \matrix_d0[15]_5 ,
    \matrix_d0[15]_6 ,
    matrix_d0_19_sp_1,
    \matrix_d0[19]_0 ,
    \matrix_d0[19]_1 ,
    \matrix_d0[19]_2 ,
    \matrix_d0[19]_3 ,
    \matrix_d0[19]_4 ,
    \matrix_d0[19]_5 ,
    \matrix_d0[19]_6 ,
    matrix_d0_23_sp_1,
    \matrix_d0[23]_0 ,
    \matrix_d0[23]_1 ,
    \matrix_d0[23]_2 ,
    \matrix_d0[23]_3 ,
    \matrix_d0[23]_4 ,
    \matrix_d0[23]_5 ,
    \matrix_d0[23]_6 ,
    matrix_d0_27_sp_1,
    \matrix_d0[27]_0 ,
    \matrix_d0[27]_1 ,
    \matrix_d0[27]_2 ,
    \matrix_d0[27]_3 ,
    \matrix_d0[27]_4 ,
    \matrix_d0[27]_5 ,
    \matrix_d0[27]_6 ,
    \matrix_d0[31]_2 ,
    \matrix_d0[31]_3 ,
    \matrix_d0[31]_4 ,
    \matrix_d0[31]_5 ,
    \matrix_d0[31]_6 ,
    \matrix_d0[31]_7 );
  output [31:0]matrix_d0;
  input [0:0]E;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;
  input matrix_address0173_out;
  input matrix_d0_31_sp_1;
  input \matrix_d0[31]_0 ;
  input [31:0]\matrix_d0[31]_1 ;
  input matrix_d0_3_sp_1;
  input \matrix_d0[3]_0 ;
  input \matrix_d0[3]_1 ;
  input \matrix_d0[3]_2 ;
  input \matrix_d0[3]_3 ;
  input \matrix_d0[3]_4 ;
  input \matrix_d0[3]_5 ;
  input \matrix_d0[3]_6 ;
  input matrix_d0_7_sp_1;
  input \matrix_d0[7]_0 ;
  input \matrix_d0[7]_1 ;
  input \matrix_d0[7]_2 ;
  input \matrix_d0[7]_3 ;
  input \matrix_d0[7]_4 ;
  input \matrix_d0[7]_5 ;
  input \matrix_d0[7]_6 ;
  input matrix_d0_11_sp_1;
  input \matrix_d0[11]_0 ;
  input \matrix_d0[11]_1 ;
  input \matrix_d0[11]_2 ;
  input \matrix_d0[11]_3 ;
  input \matrix_d0[11]_4 ;
  input \matrix_d0[11]_5 ;
  input \matrix_d0[11]_6 ;
  input matrix_d0_15_sp_1;
  input \matrix_d0[15]_0 ;
  input \matrix_d0[15]_1 ;
  input \matrix_d0[15]_2 ;
  input \matrix_d0[15]_3 ;
  input \matrix_d0[15]_4 ;
  input \matrix_d0[15]_5 ;
  input \matrix_d0[15]_6 ;
  input matrix_d0_19_sp_1;
  input \matrix_d0[19]_0 ;
  input \matrix_d0[19]_1 ;
  input \matrix_d0[19]_2 ;
  input \matrix_d0[19]_3 ;
  input \matrix_d0[19]_4 ;
  input \matrix_d0[19]_5 ;
  input \matrix_d0[19]_6 ;
  input matrix_d0_23_sp_1;
  input \matrix_d0[23]_0 ;
  input \matrix_d0[23]_1 ;
  input \matrix_d0[23]_2 ;
  input \matrix_d0[23]_3 ;
  input \matrix_d0[23]_4 ;
  input \matrix_d0[23]_5 ;
  input \matrix_d0[23]_6 ;
  input matrix_d0_27_sp_1;
  input \matrix_d0[27]_0 ;
  input \matrix_d0[27]_1 ;
  input \matrix_d0[27]_2 ;
  input \matrix_d0[27]_3 ;
  input \matrix_d0[27]_4 ;
  input \matrix_d0[27]_5 ;
  input \matrix_d0[27]_6 ;
  input \matrix_d0[31]_2 ;
  input \matrix_d0[31]_3 ;
  input \matrix_d0[31]_4 ;
  input \matrix_d0[31]_5 ;
  input \matrix_d0[31]_6 ;
  input \matrix_d0[31]_7 ;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire matrix_address0173_out;
  wire [31:0]matrix_d0;
  wire \matrix_d0[11]_0 ;
  wire \matrix_d0[11]_1 ;
  wire \matrix_d0[11]_2 ;
  wire \matrix_d0[11]_3 ;
  wire \matrix_d0[11]_4 ;
  wire \matrix_d0[11]_5 ;
  wire \matrix_d0[11]_6 ;
  wire \matrix_d0[15]_0 ;
  wire \matrix_d0[15]_1 ;
  wire \matrix_d0[15]_2 ;
  wire \matrix_d0[15]_3 ;
  wire \matrix_d0[15]_4 ;
  wire \matrix_d0[15]_5 ;
  wire \matrix_d0[15]_6 ;
  wire \matrix_d0[19]_0 ;
  wire \matrix_d0[19]_1 ;
  wire \matrix_d0[19]_2 ;
  wire \matrix_d0[19]_3 ;
  wire \matrix_d0[19]_4 ;
  wire \matrix_d0[19]_5 ;
  wire \matrix_d0[19]_6 ;
  wire \matrix_d0[23]_0 ;
  wire \matrix_d0[23]_1 ;
  wire \matrix_d0[23]_2 ;
  wire \matrix_d0[23]_3 ;
  wire \matrix_d0[23]_4 ;
  wire \matrix_d0[23]_5 ;
  wire \matrix_d0[23]_6 ;
  wire \matrix_d0[27]_0 ;
  wire \matrix_d0[27]_1 ;
  wire \matrix_d0[27]_2 ;
  wire \matrix_d0[27]_3 ;
  wire \matrix_d0[27]_4 ;
  wire \matrix_d0[27]_5 ;
  wire \matrix_d0[27]_6 ;
  wire \matrix_d0[31]_0 ;
  wire [31:0]\matrix_d0[31]_1 ;
  wire \matrix_d0[31]_2 ;
  wire \matrix_d0[31]_3 ;
  wire \matrix_d0[31]_4 ;
  wire \matrix_d0[31]_5 ;
  wire \matrix_d0[31]_6 ;
  wire \matrix_d0[31]_7 ;
  wire \matrix_d0[3]_0 ;
  wire \matrix_d0[3]_1 ;
  wire \matrix_d0[3]_2 ;
  wire \matrix_d0[3]_3 ;
  wire \matrix_d0[3]_4 ;
  wire \matrix_d0[3]_5 ;
  wire \matrix_d0[3]_6 ;
  wire \matrix_d0[7]_0 ;
  wire \matrix_d0[7]_1 ;
  wire \matrix_d0[7]_2 ;
  wire \matrix_d0[7]_3 ;
  wire \matrix_d0[7]_4 ;
  wire \matrix_d0[7]_5 ;
  wire \matrix_d0[7]_6 ;
  wire matrix_d0_11_sn_1;
  wire matrix_d0_15_sn_1;
  wire matrix_d0_19_sn_1;
  wire matrix_d0_23_sn_1;
  wire matrix_d0_27_sn_1;
  wire matrix_d0_31_sn_1;
  wire matrix_d0_3_sn_1;
  wire matrix_d0_7_sn_1;
  wire [31:0]matrix_q0;

  assign matrix_d0_11_sn_1 = matrix_d0_11_sp_1;
  assign matrix_d0_15_sn_1 = matrix_d0_15_sp_1;
  assign matrix_d0_19_sn_1 = matrix_d0_19_sp_1;
  assign matrix_d0_23_sn_1 = matrix_d0_23_sp_1;
  assign matrix_d0_27_sn_1 = matrix_d0_27_sp_1;
  assign matrix_d0_31_sn_1 = matrix_d0_31_sp_1;
  assign matrix_d0_3_sn_1 = matrix_d0_3_sp_1;
  assign matrix_d0_7_sn_1 = matrix_d0_7_sp_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_25 loop_imperfect_mubkb_MulnS_0_U
       (.E(E),
        .Q(Q),
        .a_q1(a_q1),
        .ap_clk(ap_clk),
        .matrix_address0173_out(matrix_address0173_out),
        .matrix_d0(matrix_d0),
        .\matrix_d0[11]_0 (\matrix_d0[11]_0 ),
        .\matrix_d0[11]_1 (\matrix_d0[11]_1 ),
        .\matrix_d0[11]_2 (\matrix_d0[11]_2 ),
        .\matrix_d0[11]_3 (\matrix_d0[11]_3 ),
        .\matrix_d0[11]_4 (\matrix_d0[11]_4 ),
        .\matrix_d0[11]_5 (\matrix_d0[11]_5 ),
        .\matrix_d0[11]_6 (\matrix_d0[11]_6 ),
        .\matrix_d0[15]_0 (\matrix_d0[15]_0 ),
        .\matrix_d0[15]_1 (\matrix_d0[15]_1 ),
        .\matrix_d0[15]_2 (\matrix_d0[15]_2 ),
        .\matrix_d0[15]_3 (\matrix_d0[15]_3 ),
        .\matrix_d0[15]_4 (\matrix_d0[15]_4 ),
        .\matrix_d0[15]_5 (\matrix_d0[15]_5 ),
        .\matrix_d0[15]_6 (\matrix_d0[15]_6 ),
        .\matrix_d0[19]_0 (\matrix_d0[19]_0 ),
        .\matrix_d0[19]_1 (\matrix_d0[19]_1 ),
        .\matrix_d0[19]_2 (\matrix_d0[19]_2 ),
        .\matrix_d0[19]_3 (\matrix_d0[19]_3 ),
        .\matrix_d0[19]_4 (\matrix_d0[19]_4 ),
        .\matrix_d0[19]_5 (\matrix_d0[19]_5 ),
        .\matrix_d0[19]_6 (\matrix_d0[19]_6 ),
        .\matrix_d0[23]_0 (\matrix_d0[23]_0 ),
        .\matrix_d0[23]_1 (\matrix_d0[23]_1 ),
        .\matrix_d0[23]_2 (\matrix_d0[23]_2 ),
        .\matrix_d0[23]_3 (\matrix_d0[23]_3 ),
        .\matrix_d0[23]_4 (\matrix_d0[23]_4 ),
        .\matrix_d0[23]_5 (\matrix_d0[23]_5 ),
        .\matrix_d0[23]_6 (\matrix_d0[23]_6 ),
        .\matrix_d0[27]_0 (\matrix_d0[27]_0 ),
        .\matrix_d0[27]_1 (\matrix_d0[27]_1 ),
        .\matrix_d0[27]_2 (\matrix_d0[27]_2 ),
        .\matrix_d0[27]_3 (\matrix_d0[27]_3 ),
        .\matrix_d0[27]_4 (\matrix_d0[27]_4 ),
        .\matrix_d0[27]_5 (\matrix_d0[27]_5 ),
        .\matrix_d0[27]_6 (\matrix_d0[27]_6 ),
        .\matrix_d0[31]_0 (\matrix_d0[31]_0 ),
        .\matrix_d0[31]_1 (\matrix_d0[31]_1 ),
        .\matrix_d0[31]_2 (\matrix_d0[31]_2 ),
        .\matrix_d0[31]_3 (\matrix_d0[31]_3 ),
        .\matrix_d0[31]_4 (\matrix_d0[31]_4 ),
        .\matrix_d0[31]_5 (\matrix_d0[31]_5 ),
        .\matrix_d0[31]_6 (\matrix_d0[31]_6 ),
        .\matrix_d0[31]_7 (\matrix_d0[31]_7 ),
        .\matrix_d0[3]_0 (\matrix_d0[3]_0 ),
        .\matrix_d0[3]_1 (\matrix_d0[3]_1 ),
        .\matrix_d0[3]_2 (\matrix_d0[3]_2 ),
        .\matrix_d0[3]_3 (\matrix_d0[3]_3 ),
        .\matrix_d0[3]_4 (\matrix_d0[3]_4 ),
        .\matrix_d0[3]_5 (\matrix_d0[3]_5 ),
        .\matrix_d0[3]_6 (\matrix_d0[3]_6 ),
        .\matrix_d0[7]_0 (\matrix_d0[7]_0 ),
        .\matrix_d0[7]_1 (\matrix_d0[7]_1 ),
        .\matrix_d0[7]_2 (\matrix_d0[7]_2 ),
        .\matrix_d0[7]_3 (\matrix_d0[7]_3 ),
        .\matrix_d0[7]_4 (\matrix_d0[7]_4 ),
        .\matrix_d0[7]_5 (\matrix_d0[7]_5 ),
        .\matrix_d0[7]_6 (\matrix_d0[7]_6 ),
        .matrix_d0_11_sp_1(matrix_d0_11_sn_1),
        .matrix_d0_15_sp_1(matrix_d0_15_sn_1),
        .matrix_d0_19_sp_1(matrix_d0_19_sn_1),
        .matrix_d0_23_sp_1(matrix_d0_23_sn_1),
        .matrix_d0_27_sp_1(matrix_d0_27_sn_1),
        .matrix_d0_31_sp_1(matrix_d0_31_sn_1),
        .matrix_d0_3_sp_1(matrix_d0_3_sn_1),
        .matrix_d0_7_sp_1(matrix_d0_7_sn_1),
        .matrix_q0(matrix_q0));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_12
   (reg_9711,
    \ap_CS_fsm_reg[67] ,
    \ap_CS_fsm_reg[67]_0 ,
    \ap_CS_fsm_reg[67]_1 ,
    \ap_CS_fsm_reg[67]_2 ,
    \ap_CS_fsm_reg[67]_3 ,
    \ap_CS_fsm_reg[67]_4 ,
    \ap_CS_fsm_reg[67]_5 ,
    \ap_CS_fsm_reg[67]_6 ,
    \ap_CS_fsm_reg[67]_7 ,
    \ap_CS_fsm_reg[67]_8 ,
    \ap_CS_fsm_reg[67]_9 ,
    \ap_CS_fsm_reg[67]_10 ,
    \ap_CS_fsm_reg[67]_11 ,
    \ap_CS_fsm_reg[67]_12 ,
    \ap_CS_fsm_reg[67]_13 ,
    \ap_CS_fsm_reg[67]_14 ,
    \ap_CS_fsm_reg[67]_15 ,
    \ap_CS_fsm_reg[67]_16 ,
    \ap_CS_fsm_reg[67]_17 ,
    \ap_CS_fsm_reg[67]_18 ,
    \ap_CS_fsm_reg[67]_19 ,
    \ap_CS_fsm_reg[67]_20 ,
    \ap_CS_fsm_reg[67]_21 ,
    \ap_CS_fsm_reg[67]_22 ,
    \ap_CS_fsm_reg[67]_23 ,
    \ap_CS_fsm_reg[67]_24 ,
    \ap_CS_fsm_reg[67]_25 ,
    \ap_CS_fsm_reg[67]_26 ,
    \ap_CS_fsm_reg[67]_27 ,
    \ap_CS_fsm_reg[67]_28 ,
    \ap_CS_fsm_reg[67]_29 ,
    \ap_CS_fsm_reg[67]_30 ,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff1_reg,
    \matrix_d1[0]_INST_0_i_4 ,
    ap_enable_reg_pp0_iter0,
    \matrix_d1[0]_INST_0_i_4_0 ,
    \matrix_d1[0]_INST_0_i_4_1 ,
    buff2_reg__0,
    buff2_reg__0_0,
    \matrix_d1[0]_INST_0_i_3 ,
    \matrix_d1[0]_INST_0_i_2 ,
    \matrix_d1[0]_INST_0_i_1 ,
    \matrix_d1[4]_INST_0_i_4 ,
    \matrix_d1[4]_INST_0_i_3 ,
    \matrix_d1[4]_INST_0_i_2 ,
    \matrix_d1[4]_INST_0_i_1 ,
    \matrix_d1[8]_INST_0_i_4 ,
    \matrix_d1[8]_INST_0_i_3 ,
    \matrix_d1[8]_INST_0_i_2 ,
    \matrix_d1[8]_INST_0_i_1 ,
    \matrix_d1[12]_INST_0_i_4 ,
    \matrix_d1[12]_INST_0_i_3 ,
    \matrix_d1[12]_INST_0_i_2 ,
    \matrix_d1[12]_INST_0_i_1 ,
    \matrix_d1[16]_INST_0_i_4 ,
    \matrix_d1[16]_INST_0_i_3 ,
    \matrix_d1[16]_INST_0_i_2 ,
    \matrix_d1[16]_INST_0_i_1 ,
    \matrix_d1[20]_INST_0_i_4 ,
    \matrix_d1[20]_INST_0_i_3 ,
    \matrix_d1[20]_INST_0_i_2 ,
    \matrix_d1[20]_INST_0_i_1 ,
    \matrix_d1[24]_INST_0_i_4 ,
    \matrix_d1[24]_INST_0_i_3 ,
    \matrix_d1[24]_INST_0_i_2 ,
    \matrix_d1[24]_INST_0_i_1 ,
    \matrix_d1[28]_INST_0_i_4 ,
    \matrix_d1[28]_INST_0_i_3 ,
    \matrix_d1[28]_INST_0_i_2 ,
    \matrix_d1[28]_INST_0_i_1 );
  output reg_9711;
  output \ap_CS_fsm_reg[67] ;
  output \ap_CS_fsm_reg[67]_0 ;
  output \ap_CS_fsm_reg[67]_1 ;
  output \ap_CS_fsm_reg[67]_2 ;
  output \ap_CS_fsm_reg[67]_3 ;
  output \ap_CS_fsm_reg[67]_4 ;
  output \ap_CS_fsm_reg[67]_5 ;
  output \ap_CS_fsm_reg[67]_6 ;
  output \ap_CS_fsm_reg[67]_7 ;
  output \ap_CS_fsm_reg[67]_8 ;
  output \ap_CS_fsm_reg[67]_9 ;
  output \ap_CS_fsm_reg[67]_10 ;
  output \ap_CS_fsm_reg[67]_11 ;
  output \ap_CS_fsm_reg[67]_12 ;
  output \ap_CS_fsm_reg[67]_13 ;
  output \ap_CS_fsm_reg[67]_14 ;
  output \ap_CS_fsm_reg[67]_15 ;
  output \ap_CS_fsm_reg[67]_16 ;
  output \ap_CS_fsm_reg[67]_17 ;
  output \ap_CS_fsm_reg[67]_18 ;
  output \ap_CS_fsm_reg[67]_19 ;
  output \ap_CS_fsm_reg[67]_20 ;
  output \ap_CS_fsm_reg[67]_21 ;
  output \ap_CS_fsm_reg[67]_22 ;
  output \ap_CS_fsm_reg[67]_23 ;
  output \ap_CS_fsm_reg[67]_24 ;
  output \ap_CS_fsm_reg[67]_25 ;
  output \ap_CS_fsm_reg[67]_26 ;
  output \ap_CS_fsm_reg[67]_27 ;
  output \ap_CS_fsm_reg[67]_28 ;
  output \ap_CS_fsm_reg[67]_29 ;
  output \ap_CS_fsm_reg[67]_30 ;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input buff1_reg;
  input [5:0]\matrix_d1[0]_INST_0_i_4 ;
  input ap_enable_reg_pp0_iter0;
  input \matrix_d1[0]_INST_0_i_4_0 ;
  input \matrix_d1[0]_INST_0_i_4_1 ;
  input [31:0]buff2_reg__0;
  input [31:0]buff2_reg__0_0;
  input \matrix_d1[0]_INST_0_i_3 ;
  input \matrix_d1[0]_INST_0_i_2 ;
  input \matrix_d1[0]_INST_0_i_1 ;
  input \matrix_d1[4]_INST_0_i_4 ;
  input \matrix_d1[4]_INST_0_i_3 ;
  input \matrix_d1[4]_INST_0_i_2 ;
  input \matrix_d1[4]_INST_0_i_1 ;
  input \matrix_d1[8]_INST_0_i_4 ;
  input \matrix_d1[8]_INST_0_i_3 ;
  input \matrix_d1[8]_INST_0_i_2 ;
  input \matrix_d1[8]_INST_0_i_1 ;
  input \matrix_d1[12]_INST_0_i_4 ;
  input \matrix_d1[12]_INST_0_i_3 ;
  input \matrix_d1[12]_INST_0_i_2 ;
  input \matrix_d1[12]_INST_0_i_1 ;
  input \matrix_d1[16]_INST_0_i_4 ;
  input \matrix_d1[16]_INST_0_i_3 ;
  input \matrix_d1[16]_INST_0_i_2 ;
  input \matrix_d1[16]_INST_0_i_1 ;
  input \matrix_d1[20]_INST_0_i_4 ;
  input \matrix_d1[20]_INST_0_i_3 ;
  input \matrix_d1[20]_INST_0_i_2 ;
  input \matrix_d1[20]_INST_0_i_1 ;
  input \matrix_d1[24]_INST_0_i_4 ;
  input \matrix_d1[24]_INST_0_i_3 ;
  input \matrix_d1[24]_INST_0_i_2 ;
  input \matrix_d1[24]_INST_0_i_1 ;
  input \matrix_d1[28]_INST_0_i_4 ;
  input \matrix_d1[28]_INST_0_i_3 ;
  input \matrix_d1[28]_INST_0_i_2 ;
  input \matrix_d1[28]_INST_0_i_1 ;

  wire [14:0]Q;
  wire [16:0]a_q0;
  wire \ap_CS_fsm_reg[67] ;
  wire \ap_CS_fsm_reg[67]_0 ;
  wire \ap_CS_fsm_reg[67]_1 ;
  wire \ap_CS_fsm_reg[67]_10 ;
  wire \ap_CS_fsm_reg[67]_11 ;
  wire \ap_CS_fsm_reg[67]_12 ;
  wire \ap_CS_fsm_reg[67]_13 ;
  wire \ap_CS_fsm_reg[67]_14 ;
  wire \ap_CS_fsm_reg[67]_15 ;
  wire \ap_CS_fsm_reg[67]_16 ;
  wire \ap_CS_fsm_reg[67]_17 ;
  wire \ap_CS_fsm_reg[67]_18 ;
  wire \ap_CS_fsm_reg[67]_19 ;
  wire \ap_CS_fsm_reg[67]_2 ;
  wire \ap_CS_fsm_reg[67]_20 ;
  wire \ap_CS_fsm_reg[67]_21 ;
  wire \ap_CS_fsm_reg[67]_22 ;
  wire \ap_CS_fsm_reg[67]_23 ;
  wire \ap_CS_fsm_reg[67]_24 ;
  wire \ap_CS_fsm_reg[67]_25 ;
  wire \ap_CS_fsm_reg[67]_26 ;
  wire \ap_CS_fsm_reg[67]_27 ;
  wire \ap_CS_fsm_reg[67]_28 ;
  wire \ap_CS_fsm_reg[67]_29 ;
  wire \ap_CS_fsm_reg[67]_3 ;
  wire \ap_CS_fsm_reg[67]_30 ;
  wire \ap_CS_fsm_reg[67]_4 ;
  wire \ap_CS_fsm_reg[67]_5 ;
  wire \ap_CS_fsm_reg[67]_6 ;
  wire \ap_CS_fsm_reg[67]_7 ;
  wire \ap_CS_fsm_reg[67]_8 ;
  wire \ap_CS_fsm_reg[67]_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff1_reg;
  wire [31:0]buff2_reg__0;
  wire [31:0]buff2_reg__0_0;
  wire \matrix_d1[0]_INST_0_i_1 ;
  wire \matrix_d1[0]_INST_0_i_2 ;
  wire \matrix_d1[0]_INST_0_i_3 ;
  wire [5:0]\matrix_d1[0]_INST_0_i_4 ;
  wire \matrix_d1[0]_INST_0_i_4_0 ;
  wire \matrix_d1[0]_INST_0_i_4_1 ;
  wire \matrix_d1[12]_INST_0_i_1 ;
  wire \matrix_d1[12]_INST_0_i_2 ;
  wire \matrix_d1[12]_INST_0_i_3 ;
  wire \matrix_d1[12]_INST_0_i_4 ;
  wire \matrix_d1[16]_INST_0_i_1 ;
  wire \matrix_d1[16]_INST_0_i_2 ;
  wire \matrix_d1[16]_INST_0_i_3 ;
  wire \matrix_d1[16]_INST_0_i_4 ;
  wire \matrix_d1[20]_INST_0_i_1 ;
  wire \matrix_d1[20]_INST_0_i_2 ;
  wire \matrix_d1[20]_INST_0_i_3 ;
  wire \matrix_d1[20]_INST_0_i_4 ;
  wire \matrix_d1[24]_INST_0_i_1 ;
  wire \matrix_d1[24]_INST_0_i_2 ;
  wire \matrix_d1[24]_INST_0_i_3 ;
  wire \matrix_d1[24]_INST_0_i_4 ;
  wire \matrix_d1[28]_INST_0_i_1 ;
  wire \matrix_d1[28]_INST_0_i_2 ;
  wire \matrix_d1[28]_INST_0_i_3 ;
  wire \matrix_d1[28]_INST_0_i_4 ;
  wire \matrix_d1[4]_INST_0_i_1 ;
  wire \matrix_d1[4]_INST_0_i_2 ;
  wire \matrix_d1[4]_INST_0_i_3 ;
  wire \matrix_d1[4]_INST_0_i_4 ;
  wire \matrix_d1[8]_INST_0_i_1 ;
  wire \matrix_d1[8]_INST_0_i_2 ;
  wire \matrix_d1[8]_INST_0_i_3 ;
  wire \matrix_d1[8]_INST_0_i_4 ;
  wire [31:0]matrix_q1;
  wire reg_9711;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_24 loop_imperfect_mubkb_MulnS_0_U
       (.Q(Q),
        .a_q0(a_q0),
        .\ap_CS_fsm_reg[67] (\ap_CS_fsm_reg[67] ),
        .\ap_CS_fsm_reg[67]_0 (\ap_CS_fsm_reg[67]_0 ),
        .\ap_CS_fsm_reg[67]_1 (\ap_CS_fsm_reg[67]_1 ),
        .\ap_CS_fsm_reg[67]_10 (\ap_CS_fsm_reg[67]_10 ),
        .\ap_CS_fsm_reg[67]_11 (\ap_CS_fsm_reg[67]_11 ),
        .\ap_CS_fsm_reg[67]_12 (\ap_CS_fsm_reg[67]_12 ),
        .\ap_CS_fsm_reg[67]_13 (\ap_CS_fsm_reg[67]_13 ),
        .\ap_CS_fsm_reg[67]_14 (\ap_CS_fsm_reg[67]_14 ),
        .\ap_CS_fsm_reg[67]_15 (\ap_CS_fsm_reg[67]_15 ),
        .\ap_CS_fsm_reg[67]_16 (\ap_CS_fsm_reg[67]_16 ),
        .\ap_CS_fsm_reg[67]_17 (\ap_CS_fsm_reg[67]_17 ),
        .\ap_CS_fsm_reg[67]_18 (\ap_CS_fsm_reg[67]_18 ),
        .\ap_CS_fsm_reg[67]_19 (\ap_CS_fsm_reg[67]_19 ),
        .\ap_CS_fsm_reg[67]_2 (\ap_CS_fsm_reg[67]_2 ),
        .\ap_CS_fsm_reg[67]_20 (\ap_CS_fsm_reg[67]_20 ),
        .\ap_CS_fsm_reg[67]_21 (\ap_CS_fsm_reg[67]_21 ),
        .\ap_CS_fsm_reg[67]_22 (\ap_CS_fsm_reg[67]_22 ),
        .\ap_CS_fsm_reg[67]_23 (\ap_CS_fsm_reg[67]_23 ),
        .\ap_CS_fsm_reg[67]_24 (\ap_CS_fsm_reg[67]_24 ),
        .\ap_CS_fsm_reg[67]_25 (\ap_CS_fsm_reg[67]_25 ),
        .\ap_CS_fsm_reg[67]_26 (\ap_CS_fsm_reg[67]_26 ),
        .\ap_CS_fsm_reg[67]_27 (\ap_CS_fsm_reg[67]_27 ),
        .\ap_CS_fsm_reg[67]_28 (\ap_CS_fsm_reg[67]_28 ),
        .\ap_CS_fsm_reg[67]_29 (\ap_CS_fsm_reg[67]_29 ),
        .\ap_CS_fsm_reg[67]_3 (\ap_CS_fsm_reg[67]_3 ),
        .\ap_CS_fsm_reg[67]_30 (\ap_CS_fsm_reg[67]_30 ),
        .\ap_CS_fsm_reg[67]_4 (\ap_CS_fsm_reg[67]_4 ),
        .\ap_CS_fsm_reg[67]_5 (\ap_CS_fsm_reg[67]_5 ),
        .\ap_CS_fsm_reg[67]_6 (\ap_CS_fsm_reg[67]_6 ),
        .\ap_CS_fsm_reg[67]_7 (\ap_CS_fsm_reg[67]_7 ),
        .\ap_CS_fsm_reg[67]_8 (\ap_CS_fsm_reg[67]_8 ),
        .\ap_CS_fsm_reg[67]_9 (\ap_CS_fsm_reg[67]_9 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff2_reg__0(buff2_reg__0),
        .buff2_reg__0_0(buff2_reg__0_0),
        .\matrix_d1[0]_INST_0_i_1 (\matrix_d1[0]_INST_0_i_1 ),
        .\matrix_d1[0]_INST_0_i_2 (\matrix_d1[0]_INST_0_i_2 ),
        .\matrix_d1[0]_INST_0_i_3 (\matrix_d1[0]_INST_0_i_3 ),
        .\matrix_d1[0]_INST_0_i_4 (\matrix_d1[0]_INST_0_i_4 ),
        .\matrix_d1[0]_INST_0_i_4_0 (\matrix_d1[0]_INST_0_i_4_0 ),
        .\matrix_d1[0]_INST_0_i_4_1 (\matrix_d1[0]_INST_0_i_4_1 ),
        .\matrix_d1[12]_INST_0_i_1 (\matrix_d1[12]_INST_0_i_1 ),
        .\matrix_d1[12]_INST_0_i_2 (\matrix_d1[12]_INST_0_i_2 ),
        .\matrix_d1[12]_INST_0_i_3 (\matrix_d1[12]_INST_0_i_3 ),
        .\matrix_d1[12]_INST_0_i_4 (\matrix_d1[12]_INST_0_i_4 ),
        .\matrix_d1[16]_INST_0_i_1 (\matrix_d1[16]_INST_0_i_1 ),
        .\matrix_d1[16]_INST_0_i_2 (\matrix_d1[16]_INST_0_i_2 ),
        .\matrix_d1[16]_INST_0_i_3 (\matrix_d1[16]_INST_0_i_3 ),
        .\matrix_d1[16]_INST_0_i_4 (\matrix_d1[16]_INST_0_i_4 ),
        .\matrix_d1[20]_INST_0_i_1 (\matrix_d1[20]_INST_0_i_1 ),
        .\matrix_d1[20]_INST_0_i_2 (\matrix_d1[20]_INST_0_i_2 ),
        .\matrix_d1[20]_INST_0_i_3 (\matrix_d1[20]_INST_0_i_3 ),
        .\matrix_d1[20]_INST_0_i_4 (\matrix_d1[20]_INST_0_i_4 ),
        .\matrix_d1[24]_INST_0_i_1 (\matrix_d1[24]_INST_0_i_1 ),
        .\matrix_d1[24]_INST_0_i_2 (\matrix_d1[24]_INST_0_i_2 ),
        .\matrix_d1[24]_INST_0_i_3 (\matrix_d1[24]_INST_0_i_3 ),
        .\matrix_d1[24]_INST_0_i_4 (\matrix_d1[24]_INST_0_i_4 ),
        .\matrix_d1[28]_INST_0_i_1 (\matrix_d1[28]_INST_0_i_1 ),
        .\matrix_d1[28]_INST_0_i_2 (\matrix_d1[28]_INST_0_i_2 ),
        .\matrix_d1[28]_INST_0_i_3 (\matrix_d1[28]_INST_0_i_3 ),
        .\matrix_d1[28]_INST_0_i_4 (\matrix_d1[28]_INST_0_i_4 ),
        .\matrix_d1[4]_INST_0_i_1 (\matrix_d1[4]_INST_0_i_1 ),
        .\matrix_d1[4]_INST_0_i_2 (\matrix_d1[4]_INST_0_i_2 ),
        .\matrix_d1[4]_INST_0_i_3 (\matrix_d1[4]_INST_0_i_3 ),
        .\matrix_d1[4]_INST_0_i_4 (\matrix_d1[4]_INST_0_i_4 ),
        .\matrix_d1[8]_INST_0_i_1 (\matrix_d1[8]_INST_0_i_1 ),
        .\matrix_d1[8]_INST_0_i_2 (\matrix_d1[8]_INST_0_i_2 ),
        .\matrix_d1[8]_INST_0_i_3 (\matrix_d1[8]_INST_0_i_3 ),
        .\matrix_d1[8]_INST_0_i_4 (\matrix_d1[8]_INST_0_i_4 ),
        .matrix_q1(matrix_q1),
        .reg_9711(reg_9711));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_13
   (buff2_reg,
    buff2_reg_0,
    buff2_reg_1,
    buff2_reg_2,
    buff2_reg_3,
    buff2_reg_4,
    buff2_reg_5,
    buff2_reg_6,
    buff2_reg_7,
    buff2_reg_8,
    buff2_reg_9,
    buff2_reg_10,
    buff2_reg_11,
    buff2_reg_12,
    buff2_reg_13,
    \buff2_reg[16] ,
    \buff2_reg[15] ,
    \buff2_reg[14] ,
    \buff2_reg[13] ,
    \buff2_reg[12] ,
    \buff2_reg[11] ,
    \buff2_reg[10] ,
    \buff2_reg[9] ,
    \buff2_reg[8] ,
    \buff2_reg[7] ,
    \buff2_reg[6] ,
    \buff2_reg[5] ,
    \buff2_reg[4] ,
    \buff2_reg[3] ,
    \buff2_reg[2] ,
    \buff2_reg[1] ,
    \buff2_reg[0] ,
    reg_9711,
    ap_clk,
    matrix_q0,
    a_q1,
    Q,
    \matrix_d0[28]_INST_0_i_1 ,
    buff2_reg__0,
    matrix_address0161_out,
    \matrix_d0[28]_INST_0_i_1_0 ,
    \matrix_d0[28]_INST_0_i_1_1 ,
    \matrix_d0[28]_INST_0_i_6 ,
    buff2_reg__0_0,
    ap_enable_reg_pp0_iter0,
    buff2_reg__0_1,
    \matrix_d0[28]_INST_0_i_2 ,
    \matrix_d0[28]_INST_0_i_3 ,
    \matrix_d0[28]_INST_0_i_4 ,
    \matrix_d0[24]_INST_0_i_1 ,
    \matrix_d0[24]_INST_0_i_2 ,
    \matrix_d0[24]_INST_0_i_3 ,
    \matrix_d0[24]_INST_0_i_4 ,
    \matrix_d0[20]_INST_0_i_1 ,
    \matrix_d0[20]_INST_0_i_2 ,
    \matrix_d0[20]_INST_0_i_3 ,
    \matrix_d0[20]_INST_0_i_4 ,
    \matrix_d0[16]_INST_0_i_1 ,
    \matrix_d0[16]_INST_0_i_2 ,
    \matrix_d0[16]_INST_0_i_3 ,
    \matrix_d0[16]_INST_0_i_4 ,
    \matrix_d0[12]_INST_0_i_1 ,
    \matrix_d0[12]_INST_0_i_2 ,
    \matrix_d0[12]_INST_0_i_3 ,
    \matrix_d0[12]_INST_0_i_4 ,
    \matrix_d0[8]_INST_0_i_1 ,
    \matrix_d0[8]_INST_0_i_2 ,
    \matrix_d0[8]_INST_0_i_3 ,
    \matrix_d0[8]_INST_0_i_4 ,
    \matrix_d0[4]_INST_0_i_1 ,
    \matrix_d0[4]_INST_0_i_2 ,
    \matrix_d0[4]_INST_0_i_3 ,
    \matrix_d0[4]_INST_0_i_4 ,
    \matrix_d0[0]_INST_0_i_1 ,
    \matrix_d0[0]_INST_0_i_2 ,
    \matrix_d0[0]_INST_0_i_3 ,
    \matrix_d0[0]_INST_0_i_4 );
  output buff2_reg;
  output buff2_reg_0;
  output buff2_reg_1;
  output buff2_reg_2;
  output buff2_reg_3;
  output buff2_reg_4;
  output buff2_reg_5;
  output buff2_reg_6;
  output buff2_reg_7;
  output buff2_reg_8;
  output buff2_reg_9;
  output buff2_reg_10;
  output buff2_reg_11;
  output buff2_reg_12;
  output buff2_reg_13;
  output \buff2_reg[16] ;
  output \buff2_reg[15] ;
  output \buff2_reg[14] ;
  output \buff2_reg[13] ;
  output \buff2_reg[12] ;
  output \buff2_reg[11] ;
  output \buff2_reg[10] ;
  output \buff2_reg[9] ;
  output \buff2_reg[8] ;
  output \buff2_reg[7] ;
  output \buff2_reg[6] ;
  output \buff2_reg[5] ;
  output \buff2_reg[4] ;
  output \buff2_reg[3] ;
  output \buff2_reg[2] ;
  output \buff2_reg[1] ;
  output \buff2_reg[0] ;
  input reg_9711;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;
  input \matrix_d0[28]_INST_0_i_1 ;
  input [31:0]buff2_reg__0;
  input matrix_address0161_out;
  input \matrix_d0[28]_INST_0_i_1_0 ;
  input \matrix_d0[28]_INST_0_i_1_1 ;
  input [1:0]\matrix_d0[28]_INST_0_i_6 ;
  input [31:0]buff2_reg__0_0;
  input ap_enable_reg_pp0_iter0;
  input [31:0]buff2_reg__0_1;
  input \matrix_d0[28]_INST_0_i_2 ;
  input \matrix_d0[28]_INST_0_i_3 ;
  input \matrix_d0[28]_INST_0_i_4 ;
  input \matrix_d0[24]_INST_0_i_1 ;
  input \matrix_d0[24]_INST_0_i_2 ;
  input \matrix_d0[24]_INST_0_i_3 ;
  input \matrix_d0[24]_INST_0_i_4 ;
  input \matrix_d0[20]_INST_0_i_1 ;
  input \matrix_d0[20]_INST_0_i_2 ;
  input \matrix_d0[20]_INST_0_i_3 ;
  input \matrix_d0[20]_INST_0_i_4 ;
  input \matrix_d0[16]_INST_0_i_1 ;
  input \matrix_d0[16]_INST_0_i_2 ;
  input \matrix_d0[16]_INST_0_i_3 ;
  input \matrix_d0[16]_INST_0_i_4 ;
  input \matrix_d0[12]_INST_0_i_1 ;
  input \matrix_d0[12]_INST_0_i_2 ;
  input \matrix_d0[12]_INST_0_i_3 ;
  input \matrix_d0[12]_INST_0_i_4 ;
  input \matrix_d0[8]_INST_0_i_1 ;
  input \matrix_d0[8]_INST_0_i_2 ;
  input \matrix_d0[8]_INST_0_i_3 ;
  input \matrix_d0[8]_INST_0_i_4 ;
  input \matrix_d0[4]_INST_0_i_1 ;
  input \matrix_d0[4]_INST_0_i_2 ;
  input \matrix_d0[4]_INST_0_i_3 ;
  input \matrix_d0[4]_INST_0_i_4 ;
  input \matrix_d0[0]_INST_0_i_1 ;
  input \matrix_d0[0]_INST_0_i_2 ;
  input \matrix_d0[0]_INST_0_i_3 ;
  input \matrix_d0[0]_INST_0_i_4 ;

  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff2_reg;
  wire \buff2_reg[0] ;
  wire \buff2_reg[10] ;
  wire \buff2_reg[11] ;
  wire \buff2_reg[12] ;
  wire \buff2_reg[13] ;
  wire \buff2_reg[14] ;
  wire \buff2_reg[15] ;
  wire \buff2_reg[16] ;
  wire \buff2_reg[1] ;
  wire \buff2_reg[2] ;
  wire \buff2_reg[3] ;
  wire \buff2_reg[4] ;
  wire \buff2_reg[5] ;
  wire \buff2_reg[6] ;
  wire \buff2_reg[7] ;
  wire \buff2_reg[8] ;
  wire \buff2_reg[9] ;
  wire buff2_reg_0;
  wire buff2_reg_1;
  wire buff2_reg_10;
  wire buff2_reg_11;
  wire buff2_reg_12;
  wire buff2_reg_13;
  wire buff2_reg_2;
  wire buff2_reg_3;
  wire buff2_reg_4;
  wire buff2_reg_5;
  wire buff2_reg_6;
  wire buff2_reg_7;
  wire buff2_reg_8;
  wire buff2_reg_9;
  wire [31:0]buff2_reg__0;
  wire [31:0]buff2_reg__0_0;
  wire [31:0]buff2_reg__0_1;
  wire matrix_address0161_out;
  wire \matrix_d0[0]_INST_0_i_1 ;
  wire \matrix_d0[0]_INST_0_i_2 ;
  wire \matrix_d0[0]_INST_0_i_3 ;
  wire \matrix_d0[0]_INST_0_i_4 ;
  wire \matrix_d0[12]_INST_0_i_1 ;
  wire \matrix_d0[12]_INST_0_i_2 ;
  wire \matrix_d0[12]_INST_0_i_3 ;
  wire \matrix_d0[12]_INST_0_i_4 ;
  wire \matrix_d0[16]_INST_0_i_1 ;
  wire \matrix_d0[16]_INST_0_i_2 ;
  wire \matrix_d0[16]_INST_0_i_3 ;
  wire \matrix_d0[16]_INST_0_i_4 ;
  wire \matrix_d0[20]_INST_0_i_1 ;
  wire \matrix_d0[20]_INST_0_i_2 ;
  wire \matrix_d0[20]_INST_0_i_3 ;
  wire \matrix_d0[20]_INST_0_i_4 ;
  wire \matrix_d0[24]_INST_0_i_1 ;
  wire \matrix_d0[24]_INST_0_i_2 ;
  wire \matrix_d0[24]_INST_0_i_3 ;
  wire \matrix_d0[24]_INST_0_i_4 ;
  wire \matrix_d0[28]_INST_0_i_1 ;
  wire \matrix_d0[28]_INST_0_i_1_0 ;
  wire \matrix_d0[28]_INST_0_i_1_1 ;
  wire \matrix_d0[28]_INST_0_i_2 ;
  wire \matrix_d0[28]_INST_0_i_3 ;
  wire \matrix_d0[28]_INST_0_i_4 ;
  wire [1:0]\matrix_d0[28]_INST_0_i_6 ;
  wire \matrix_d0[4]_INST_0_i_1 ;
  wire \matrix_d0[4]_INST_0_i_2 ;
  wire \matrix_d0[4]_INST_0_i_3 ;
  wire \matrix_d0[4]_INST_0_i_4 ;
  wire \matrix_d0[8]_INST_0_i_1 ;
  wire \matrix_d0[8]_INST_0_i_2 ;
  wire \matrix_d0[8]_INST_0_i_3 ;
  wire \matrix_d0[8]_INST_0_i_4 ;
  wire [31:0]matrix_q0;
  wire reg_9711;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_23 loop_imperfect_mubkb_MulnS_0_U
       (.Q(Q),
        .a_q1(a_q1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .\buff2_reg[0]_0 (\buff2_reg[0] ),
        .\buff2_reg[10]_0 (\buff2_reg[10] ),
        .\buff2_reg[11]_0 (\buff2_reg[11] ),
        .\buff2_reg[12]_0 (\buff2_reg[12] ),
        .\buff2_reg[13]_0 (\buff2_reg[13] ),
        .\buff2_reg[14]_0 (\buff2_reg[14] ),
        .\buff2_reg[15]_0 (\buff2_reg[15] ),
        .\buff2_reg[16]_0 (\buff2_reg[16] ),
        .\buff2_reg[1]_0 (\buff2_reg[1] ),
        .\buff2_reg[2]_0 (\buff2_reg[2] ),
        .\buff2_reg[3]_0 (\buff2_reg[3] ),
        .\buff2_reg[4]_0 (\buff2_reg[4] ),
        .\buff2_reg[5]_0 (\buff2_reg[5] ),
        .\buff2_reg[6]_0 (\buff2_reg[6] ),
        .\buff2_reg[7]_0 (\buff2_reg[7] ),
        .\buff2_reg[8]_0 (\buff2_reg[8] ),
        .\buff2_reg[9]_0 (\buff2_reg[9] ),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .buff2_reg_10(buff2_reg_9),
        .buff2_reg_11(buff2_reg_10),
        .buff2_reg_12(buff2_reg_11),
        .buff2_reg_13(buff2_reg_12),
        .buff2_reg_14(buff2_reg_13),
        .buff2_reg_2(buff2_reg_1),
        .buff2_reg_3(buff2_reg_2),
        .buff2_reg_4(buff2_reg_3),
        .buff2_reg_5(buff2_reg_4),
        .buff2_reg_6(buff2_reg_5),
        .buff2_reg_7(buff2_reg_6),
        .buff2_reg_8(buff2_reg_7),
        .buff2_reg_9(buff2_reg_8),
        .buff2_reg__0(buff2_reg__0),
        .buff2_reg__0_0(buff2_reg__0_0),
        .buff2_reg__0_1(buff2_reg__0_1),
        .matrix_address0161_out(matrix_address0161_out),
        .\matrix_d0[0]_INST_0_i_1 (\matrix_d0[0]_INST_0_i_1 ),
        .\matrix_d0[0]_INST_0_i_2 (\matrix_d0[0]_INST_0_i_2 ),
        .\matrix_d0[0]_INST_0_i_3 (\matrix_d0[0]_INST_0_i_3 ),
        .\matrix_d0[0]_INST_0_i_4 (\matrix_d0[0]_INST_0_i_4 ),
        .\matrix_d0[12]_INST_0_i_1 (\matrix_d0[12]_INST_0_i_1 ),
        .\matrix_d0[12]_INST_0_i_2 (\matrix_d0[12]_INST_0_i_2 ),
        .\matrix_d0[12]_INST_0_i_3 (\matrix_d0[12]_INST_0_i_3 ),
        .\matrix_d0[12]_INST_0_i_4 (\matrix_d0[12]_INST_0_i_4 ),
        .\matrix_d0[16]_INST_0_i_1 (\matrix_d0[16]_INST_0_i_1 ),
        .\matrix_d0[16]_INST_0_i_2 (\matrix_d0[16]_INST_0_i_2 ),
        .\matrix_d0[16]_INST_0_i_3 (\matrix_d0[16]_INST_0_i_3 ),
        .\matrix_d0[16]_INST_0_i_4 (\matrix_d0[16]_INST_0_i_4 ),
        .\matrix_d0[20]_INST_0_i_1 (\matrix_d0[20]_INST_0_i_1 ),
        .\matrix_d0[20]_INST_0_i_2 (\matrix_d0[20]_INST_0_i_2 ),
        .\matrix_d0[20]_INST_0_i_3 (\matrix_d0[20]_INST_0_i_3 ),
        .\matrix_d0[20]_INST_0_i_4 (\matrix_d0[20]_INST_0_i_4 ),
        .\matrix_d0[24]_INST_0_i_1 (\matrix_d0[24]_INST_0_i_1 ),
        .\matrix_d0[24]_INST_0_i_2 (\matrix_d0[24]_INST_0_i_2 ),
        .\matrix_d0[24]_INST_0_i_3 (\matrix_d0[24]_INST_0_i_3 ),
        .\matrix_d0[24]_INST_0_i_4 (\matrix_d0[24]_INST_0_i_4 ),
        .\matrix_d0[28]_INST_0_i_1 (\matrix_d0[28]_INST_0_i_1 ),
        .\matrix_d0[28]_INST_0_i_1_0 (\matrix_d0[28]_INST_0_i_1_0 ),
        .\matrix_d0[28]_INST_0_i_1_1 (\matrix_d0[28]_INST_0_i_1_1 ),
        .\matrix_d0[28]_INST_0_i_2 (\matrix_d0[28]_INST_0_i_2 ),
        .\matrix_d0[28]_INST_0_i_3 (\matrix_d0[28]_INST_0_i_3 ),
        .\matrix_d0[28]_INST_0_i_4 (\matrix_d0[28]_INST_0_i_4 ),
        .\matrix_d0[28]_INST_0_i_6_0 (\matrix_d0[28]_INST_0_i_6 ),
        .\matrix_d0[4]_INST_0_i_1 (\matrix_d0[4]_INST_0_i_1 ),
        .\matrix_d0[4]_INST_0_i_2 (\matrix_d0[4]_INST_0_i_2 ),
        .\matrix_d0[4]_INST_0_i_3 (\matrix_d0[4]_INST_0_i_3 ),
        .\matrix_d0[4]_INST_0_i_4 (\matrix_d0[4]_INST_0_i_4 ),
        .\matrix_d0[8]_INST_0_i_1 (\matrix_d0[8]_INST_0_i_1 ),
        .\matrix_d0[8]_INST_0_i_2 (\matrix_d0[8]_INST_0_i_2 ),
        .\matrix_d0[8]_INST_0_i_3 (\matrix_d0[8]_INST_0_i_3 ),
        .\matrix_d0[8]_INST_0_i_4 (\matrix_d0[8]_INST_0_i_4 ),
        .matrix_q0(matrix_q0),
        .reg_9711(reg_9711));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_14
   (a_load_4_reg_18940,
    buff2_reg__0,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff1_reg,
    buff1_reg_0,
    ap_enable_reg_pp0_iter0);
  output a_load_4_reg_18940;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input buff1_reg;
  input [0:0]buff1_reg_0;
  input ap_enable_reg_pp0_iter0;

  wire [14:0]Q;
  wire a_load_4_reg_18940;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff1_reg;
  wire [0:0]buff1_reg_0;
  wire [31:0]buff2_reg__0;
  wire [31:0]matrix_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_22 loop_imperfect_mubkb_MulnS_0_U
       (.Q(Q),
        .a_load_4_reg_18940(a_load_4_reg_18940),
        .a_q0(a_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff2_reg__0(buff2_reg__0),
        .matrix_q1(matrix_q1));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_15
   (buff2_reg__0,
    E,
    ap_clk,
    matrix_q0,
    a_q1,
    Q);
  output [31:0]buff2_reg__0;
  input [0:0]E;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire [31:0]buff2_reg__0;
  wire [31:0]matrix_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_21 loop_imperfect_mubkb_MulnS_0_U
       (.E(E),
        .Q(Q),
        .a_q1(a_q1),
        .ap_clk(ap_clk),
        .buff2_reg__0(buff2_reg__0),
        .matrix_q0(matrix_q0));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_16
   (a_load_6_reg_19560,
    buff2_reg__0,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff1_reg,
    buff1_reg_0,
    ap_enable_reg_pp0_iter0);
  output a_load_6_reg_19560;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input buff1_reg;
  input [0:0]buff1_reg_0;
  input ap_enable_reg_pp0_iter0;

  wire [14:0]Q;
  wire a_load_6_reg_19560;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff1_reg;
  wire [0:0]buff1_reg_0;
  wire [31:0]buff2_reg__0;
  wire [31:0]matrix_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_20 loop_imperfect_mubkb_MulnS_0_U
       (.Q(Q),
        .a_load_6_reg_19560(a_load_6_reg_19560),
        .a_q0(a_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff2_reg__0(buff2_reg__0),
        .matrix_q1(matrix_q1));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_17
   (\ap_CS_fsm_reg[49] ,
    \ap_CS_fsm_reg[49]_0 ,
    \ap_CS_fsm_reg[49]_1 ,
    \ap_CS_fsm_reg[49]_2 ,
    \ap_CS_fsm_reg[49]_3 ,
    \ap_CS_fsm_reg[49]_4 ,
    \ap_CS_fsm_reg[49]_5 ,
    \ap_CS_fsm_reg[49]_6 ,
    \ap_CS_fsm_reg[49]_7 ,
    \ap_CS_fsm_reg[49]_8 ,
    \ap_CS_fsm_reg[49]_9 ,
    \ap_CS_fsm_reg[49]_10 ,
    \ap_CS_fsm_reg[49]_11 ,
    \ap_CS_fsm_reg[49]_12 ,
    \ap_CS_fsm_reg[49]_13 ,
    \ap_CS_fsm_reg[49]_14 ,
    \ap_CS_fsm_reg[49]_15 ,
    \ap_CS_fsm_reg[49]_16 ,
    \ap_CS_fsm_reg[49]_17 ,
    \ap_CS_fsm_reg[49]_18 ,
    \ap_CS_fsm_reg[49]_19 ,
    \ap_CS_fsm_reg[49]_20 ,
    \ap_CS_fsm_reg[49]_21 ,
    \ap_CS_fsm_reg[49]_22 ,
    \ap_CS_fsm_reg[49]_23 ,
    \ap_CS_fsm_reg[49]_24 ,
    \ap_CS_fsm_reg[49]_25 ,
    \ap_CS_fsm_reg[49]_26 ,
    \ap_CS_fsm_reg[49]_27 ,
    \ap_CS_fsm_reg[49]_28 ,
    \ap_CS_fsm_reg[49]_29 ,
    \ap_CS_fsm_reg[49]_30 ,
    E,
    ap_clk,
    matrix_q0,
    a_q1,
    Q,
    \matrix_d0[0]_INST_0_i_12 ,
    ap_enable_reg_pp0_iter0,
    buff2_reg__0);
  output \ap_CS_fsm_reg[49] ;
  output \ap_CS_fsm_reg[49]_0 ;
  output \ap_CS_fsm_reg[49]_1 ;
  output \ap_CS_fsm_reg[49]_2 ;
  output \ap_CS_fsm_reg[49]_3 ;
  output \ap_CS_fsm_reg[49]_4 ;
  output \ap_CS_fsm_reg[49]_5 ;
  output \ap_CS_fsm_reg[49]_6 ;
  output \ap_CS_fsm_reg[49]_7 ;
  output \ap_CS_fsm_reg[49]_8 ;
  output \ap_CS_fsm_reg[49]_9 ;
  output \ap_CS_fsm_reg[49]_10 ;
  output \ap_CS_fsm_reg[49]_11 ;
  output \ap_CS_fsm_reg[49]_12 ;
  output \ap_CS_fsm_reg[49]_13 ;
  output \ap_CS_fsm_reg[49]_14 ;
  output \ap_CS_fsm_reg[49]_15 ;
  output \ap_CS_fsm_reg[49]_16 ;
  output \ap_CS_fsm_reg[49]_17 ;
  output \ap_CS_fsm_reg[49]_18 ;
  output \ap_CS_fsm_reg[49]_19 ;
  output \ap_CS_fsm_reg[49]_20 ;
  output \ap_CS_fsm_reg[49]_21 ;
  output \ap_CS_fsm_reg[49]_22 ;
  output \ap_CS_fsm_reg[49]_23 ;
  output \ap_CS_fsm_reg[49]_24 ;
  output \ap_CS_fsm_reg[49]_25 ;
  output \ap_CS_fsm_reg[49]_26 ;
  output \ap_CS_fsm_reg[49]_27 ;
  output \ap_CS_fsm_reg[49]_28 ;
  output \ap_CS_fsm_reg[49]_29 ;
  output \ap_CS_fsm_reg[49]_30 ;
  input [0:0]E;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;
  input [2:0]\matrix_d0[0]_INST_0_i_12 ;
  input ap_enable_reg_pp0_iter0;
  input [31:0]buff2_reg__0;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q1;
  wire \ap_CS_fsm_reg[49] ;
  wire \ap_CS_fsm_reg[49]_0 ;
  wire \ap_CS_fsm_reg[49]_1 ;
  wire \ap_CS_fsm_reg[49]_10 ;
  wire \ap_CS_fsm_reg[49]_11 ;
  wire \ap_CS_fsm_reg[49]_12 ;
  wire \ap_CS_fsm_reg[49]_13 ;
  wire \ap_CS_fsm_reg[49]_14 ;
  wire \ap_CS_fsm_reg[49]_15 ;
  wire \ap_CS_fsm_reg[49]_16 ;
  wire \ap_CS_fsm_reg[49]_17 ;
  wire \ap_CS_fsm_reg[49]_18 ;
  wire \ap_CS_fsm_reg[49]_19 ;
  wire \ap_CS_fsm_reg[49]_2 ;
  wire \ap_CS_fsm_reg[49]_20 ;
  wire \ap_CS_fsm_reg[49]_21 ;
  wire \ap_CS_fsm_reg[49]_22 ;
  wire \ap_CS_fsm_reg[49]_23 ;
  wire \ap_CS_fsm_reg[49]_24 ;
  wire \ap_CS_fsm_reg[49]_25 ;
  wire \ap_CS_fsm_reg[49]_26 ;
  wire \ap_CS_fsm_reg[49]_27 ;
  wire \ap_CS_fsm_reg[49]_28 ;
  wire \ap_CS_fsm_reg[49]_29 ;
  wire \ap_CS_fsm_reg[49]_3 ;
  wire \ap_CS_fsm_reg[49]_30 ;
  wire \ap_CS_fsm_reg[49]_4 ;
  wire \ap_CS_fsm_reg[49]_5 ;
  wire \ap_CS_fsm_reg[49]_6 ;
  wire \ap_CS_fsm_reg[49]_7 ;
  wire \ap_CS_fsm_reg[49]_8 ;
  wire \ap_CS_fsm_reg[49]_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [31:0]buff2_reg__0;
  wire [2:0]\matrix_d0[0]_INST_0_i_12 ;
  wire [31:0]matrix_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_19 loop_imperfect_mubkb_MulnS_0_U
       (.E(E),
        .Q(Q),
        .a_q1(a_q1),
        .\ap_CS_fsm_reg[49] (\ap_CS_fsm_reg[49] ),
        .\ap_CS_fsm_reg[49]_0 (\ap_CS_fsm_reg[49]_0 ),
        .\ap_CS_fsm_reg[49]_1 (\ap_CS_fsm_reg[49]_1 ),
        .\ap_CS_fsm_reg[49]_10 (\ap_CS_fsm_reg[49]_10 ),
        .\ap_CS_fsm_reg[49]_11 (\ap_CS_fsm_reg[49]_11 ),
        .\ap_CS_fsm_reg[49]_12 (\ap_CS_fsm_reg[49]_12 ),
        .\ap_CS_fsm_reg[49]_13 (\ap_CS_fsm_reg[49]_13 ),
        .\ap_CS_fsm_reg[49]_14 (\ap_CS_fsm_reg[49]_14 ),
        .\ap_CS_fsm_reg[49]_15 (\ap_CS_fsm_reg[49]_15 ),
        .\ap_CS_fsm_reg[49]_16 (\ap_CS_fsm_reg[49]_16 ),
        .\ap_CS_fsm_reg[49]_17 (\ap_CS_fsm_reg[49]_17 ),
        .\ap_CS_fsm_reg[49]_18 (\ap_CS_fsm_reg[49]_18 ),
        .\ap_CS_fsm_reg[49]_19 (\ap_CS_fsm_reg[49]_19 ),
        .\ap_CS_fsm_reg[49]_2 (\ap_CS_fsm_reg[49]_2 ),
        .\ap_CS_fsm_reg[49]_20 (\ap_CS_fsm_reg[49]_20 ),
        .\ap_CS_fsm_reg[49]_21 (\ap_CS_fsm_reg[49]_21 ),
        .\ap_CS_fsm_reg[49]_22 (\ap_CS_fsm_reg[49]_22 ),
        .\ap_CS_fsm_reg[49]_23 (\ap_CS_fsm_reg[49]_23 ),
        .\ap_CS_fsm_reg[49]_24 (\ap_CS_fsm_reg[49]_24 ),
        .\ap_CS_fsm_reg[49]_25 (\ap_CS_fsm_reg[49]_25 ),
        .\ap_CS_fsm_reg[49]_26 (\ap_CS_fsm_reg[49]_26 ),
        .\ap_CS_fsm_reg[49]_27 (\ap_CS_fsm_reg[49]_27 ),
        .\ap_CS_fsm_reg[49]_28 (\ap_CS_fsm_reg[49]_28 ),
        .\ap_CS_fsm_reg[49]_29 (\ap_CS_fsm_reg[49]_29 ),
        .\ap_CS_fsm_reg[49]_3 (\ap_CS_fsm_reg[49]_3 ),
        .\ap_CS_fsm_reg[49]_30 (\ap_CS_fsm_reg[49]_30 ),
        .\ap_CS_fsm_reg[49]_4 (\ap_CS_fsm_reg[49]_4 ),
        .\ap_CS_fsm_reg[49]_5 (\ap_CS_fsm_reg[49]_5 ),
        .\ap_CS_fsm_reg[49]_6 (\ap_CS_fsm_reg[49]_6 ),
        .\ap_CS_fsm_reg[49]_7 (\ap_CS_fsm_reg[49]_7 ),
        .\ap_CS_fsm_reg[49]_8 (\ap_CS_fsm_reg[49]_8 ),
        .\ap_CS_fsm_reg[49]_9 (\ap_CS_fsm_reg[49]_9 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff2_reg__0(buff2_reg__0),
        .\matrix_d0[0]_INST_0_i_12 (\matrix_d0[0]_INST_0_i_12 ),
        .matrix_q0(matrix_q0));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_18
   (a_load_8_reg_20180,
    buff2_reg__0,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    ap_enable_reg_pp0_iter0,
    buff1_reg,
    buff1_reg_0);
  output a_load_8_reg_20180;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input ap_enable_reg_pp0_iter0;
  input buff1_reg;
  input [0:0]buff1_reg_0;

  wire [14:0]Q;
  wire a_load_8_reg_20180;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff1_reg;
  wire [0:0]buff1_reg_0;
  wire [31:0]buff2_reg__0;
  wire [31:0]matrix_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0 loop_imperfect_mubkb_MulnS_0_U
       (.Q(Q),
        .a_load_8_reg_20180(a_load_8_reg_20180),
        .a_q0(a_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff2_reg__0(buff2_reg__0),
        .matrix_q1(matrix_q1));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_2
   (E,
    buff2_reg__0,
    ap_clk,
    matrix_q0,
    a_q1,
    Q,
    ap_enable_reg_pp0_iter0,
    buff1_reg,
    buff1_reg_0);
  output [0:0]E;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;
  input ap_enable_reg_pp0_iter0;
  input buff1_reg;
  input [0:0]buff1_reg_0;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff1_reg;
  wire [0:0]buff1_reg_0;
  wire [31:0]buff2_reg__0;
  wire [31:0]matrix_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_34 loop_imperfect_mubkb_MulnS_0_U
       (.E(E),
        .Q(Q),
        .a_q1(a_q1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff2_reg__0(buff2_reg__0),
        .matrix_q0(matrix_q0));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_3
   (a_load_12_reg_21420,
    buff2_reg__0,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff1_reg,
    buff1_reg_0,
    ap_enable_reg_pp0_iter0);
  output a_load_12_reg_21420;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input buff1_reg;
  input [0:0]buff1_reg_0;
  input ap_enable_reg_pp0_iter0;

  wire [14:0]Q;
  wire a_load_12_reg_21420;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff1_reg;
  wire [0:0]buff1_reg_0;
  wire [31:0]buff2_reg__0;
  wire [31:0]matrix_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_33 loop_imperfect_mubkb_MulnS_0_U
       (.Q(Q),
        .a_load_12_reg_21420(a_load_12_reg_21420),
        .a_q0(a_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff2_reg__0(buff2_reg__0),
        .matrix_q1(matrix_q1));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_4
   (buff2_reg__0,
    E,
    ap_clk,
    matrix_q0,
    a_q1,
    Q);
  output [31:0]buff2_reg__0;
  input [0:0]E;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire [31:0]buff2_reg__0;
  wire [31:0]matrix_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_32 loop_imperfect_mubkb_MulnS_0_U
       (.E(E),
        .Q(Q),
        .a_q1(a_q1),
        .ap_clk(ap_clk),
        .buff2_reg__0(buff2_reg__0),
        .matrix_q0(matrix_q0));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_5
   (reg_971212_out,
    buff2_reg__0,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff1_reg,
    buff1_reg_0,
    ap_enable_reg_pp0_iter0);
  output reg_971212_out;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input buff1_reg;
  input [0:0]buff1_reg_0;
  input ap_enable_reg_pp0_iter0;

  wire [14:0]Q;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff1_reg;
  wire [0:0]buff1_reg_0;
  wire [31:0]buff2_reg__0;
  wire [31:0]matrix_q1;
  wire reg_971212_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_31 loop_imperfect_mubkb_MulnS_0_U
       (.Q(Q),
        .a_q0(a_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff2_reg__0(buff2_reg__0),
        .matrix_q1(matrix_q1),
        .reg_971212_out(reg_971212_out));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_6
   (buff2_reg__0,
    reg_971212_out,
    ap_clk,
    matrix_q0,
    a_q1,
    Q);
  output [31:0]buff2_reg__0;
  input reg_971212_out;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;

  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire [31:0]buff2_reg__0;
  wire [31:0]matrix_q0;
  wire reg_971212_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_30 loop_imperfect_mubkb_MulnS_0_U
       (.Q(Q),
        .a_q1(a_q1),
        .ap_clk(ap_clk),
        .buff2_reg__0(buff2_reg__0),
        .matrix_q0(matrix_q0),
        .reg_971212_out(reg_971212_out));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_7
   (a_load_16_reg_22610,
    \buff2_reg[0] ,
    \buff2_reg[1] ,
    \buff2_reg[2] ,
    \buff2_reg[3] ,
    \buff2_reg[4] ,
    \buff2_reg[5] ,
    \buff2_reg[6] ,
    \buff2_reg[7] ,
    \buff2_reg[8] ,
    \buff2_reg[9] ,
    \buff2_reg[10] ,
    \buff2_reg[11] ,
    \buff2_reg[12] ,
    \buff2_reg[13] ,
    \buff2_reg[14] ,
    \buff2_reg[15] ,
    \buff2_reg[16] ,
    buff2_reg,
    buff2_reg_0,
    buff2_reg_1,
    buff2_reg_2,
    buff2_reg_3,
    buff2_reg_4,
    buff2_reg_5,
    buff2_reg_6,
    buff2_reg_7,
    buff2_reg_8,
    buff2_reg_9,
    buff2_reg_10,
    buff2_reg_11,
    buff2_reg_12,
    buff2_reg_13,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff1_reg,
    \matrix_d1[0]_INST_0_i_4 ,
    ap_enable_reg_pp0_iter0,
    buff2_reg__0,
    buff2_reg__0_0);
  output a_load_16_reg_22610;
  output \buff2_reg[0] ;
  output \buff2_reg[1] ;
  output \buff2_reg[2] ;
  output \buff2_reg[3] ;
  output \buff2_reg[4] ;
  output \buff2_reg[5] ;
  output \buff2_reg[6] ;
  output \buff2_reg[7] ;
  output \buff2_reg[8] ;
  output \buff2_reg[9] ;
  output \buff2_reg[10] ;
  output \buff2_reg[11] ;
  output \buff2_reg[12] ;
  output \buff2_reg[13] ;
  output \buff2_reg[14] ;
  output \buff2_reg[15] ;
  output \buff2_reg[16] ;
  output buff2_reg;
  output buff2_reg_0;
  output buff2_reg_1;
  output buff2_reg_2;
  output buff2_reg_3;
  output buff2_reg_4;
  output buff2_reg_5;
  output buff2_reg_6;
  output buff2_reg_7;
  output buff2_reg_8;
  output buff2_reg_9;
  output buff2_reg_10;
  output buff2_reg_11;
  output buff2_reg_12;
  output buff2_reg_13;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input buff1_reg;
  input [3:0]\matrix_d1[0]_INST_0_i_4 ;
  input ap_enable_reg_pp0_iter0;
  input [31:0]buff2_reg__0;
  input [31:0]buff2_reg__0_0;

  wire [14:0]Q;
  wire a_load_16_reg_22610;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff1_reg;
  wire buff2_reg;
  wire \buff2_reg[0] ;
  wire \buff2_reg[10] ;
  wire \buff2_reg[11] ;
  wire \buff2_reg[12] ;
  wire \buff2_reg[13] ;
  wire \buff2_reg[14] ;
  wire \buff2_reg[15] ;
  wire \buff2_reg[16] ;
  wire \buff2_reg[1] ;
  wire \buff2_reg[2] ;
  wire \buff2_reg[3] ;
  wire \buff2_reg[4] ;
  wire \buff2_reg[5] ;
  wire \buff2_reg[6] ;
  wire \buff2_reg[7] ;
  wire \buff2_reg[8] ;
  wire \buff2_reg[9] ;
  wire buff2_reg_0;
  wire buff2_reg_1;
  wire buff2_reg_10;
  wire buff2_reg_11;
  wire buff2_reg_12;
  wire buff2_reg_13;
  wire buff2_reg_2;
  wire buff2_reg_3;
  wire buff2_reg_4;
  wire buff2_reg_5;
  wire buff2_reg_6;
  wire buff2_reg_7;
  wire buff2_reg_8;
  wire buff2_reg_9;
  wire [31:0]buff2_reg__0;
  wire [31:0]buff2_reg__0_0;
  wire [3:0]\matrix_d1[0]_INST_0_i_4 ;
  wire [31:0]matrix_q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_29 loop_imperfect_mubkb_MulnS_0_U
       (.Q(Q),
        .a_load_16_reg_22610(a_load_16_reg_22610),
        .a_q0(a_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .\buff2_reg[0]_0 (\buff2_reg[0] ),
        .\buff2_reg[10]_0 (\buff2_reg[10] ),
        .\buff2_reg[11]_0 (\buff2_reg[11] ),
        .\buff2_reg[12]_0 (\buff2_reg[12] ),
        .\buff2_reg[13]_0 (\buff2_reg[13] ),
        .\buff2_reg[14]_0 (\buff2_reg[14] ),
        .\buff2_reg[15]_0 (\buff2_reg[15] ),
        .\buff2_reg[16]_0 (\buff2_reg[16] ),
        .\buff2_reg[1]_0 (\buff2_reg[1] ),
        .\buff2_reg[2]_0 (\buff2_reg[2] ),
        .\buff2_reg[3]_0 (\buff2_reg[3] ),
        .\buff2_reg[4]_0 (\buff2_reg[4] ),
        .\buff2_reg[5]_0 (\buff2_reg[5] ),
        .\buff2_reg[6]_0 (\buff2_reg[6] ),
        .\buff2_reg[7]_0 (\buff2_reg[7] ),
        .\buff2_reg[8]_0 (\buff2_reg[8] ),
        .\buff2_reg[9]_0 (\buff2_reg[9] ),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .buff2_reg_10(buff2_reg_9),
        .buff2_reg_11(buff2_reg_10),
        .buff2_reg_12(buff2_reg_11),
        .buff2_reg_13(buff2_reg_12),
        .buff2_reg_14(buff2_reg_13),
        .buff2_reg_2(buff2_reg_1),
        .buff2_reg_3(buff2_reg_2),
        .buff2_reg_4(buff2_reg_3),
        .buff2_reg_5(buff2_reg_4),
        .buff2_reg_6(buff2_reg_5),
        .buff2_reg_7(buff2_reg_6),
        .buff2_reg_8(buff2_reg_7),
        .buff2_reg_9(buff2_reg_8),
        .buff2_reg__0(buff2_reg__0),
        .buff2_reg__0_0(buff2_reg__0_0),
        .\matrix_d1[0]_INST_0_i_4 (\matrix_d1[0]_INST_0_i_4 ),
        .matrix_q1(matrix_q1));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_8
   (\buff2_reg[0] ,
    \buff2_reg[1] ,
    \buff2_reg[2] ,
    \buff2_reg[3] ,
    \buff2_reg[4] ,
    \buff2_reg[5] ,
    \buff2_reg[6] ,
    \buff2_reg[7] ,
    \buff2_reg[8] ,
    \buff2_reg[9] ,
    \buff2_reg[10] ,
    \buff2_reg[11] ,
    \buff2_reg[12] ,
    \buff2_reg[13] ,
    \buff2_reg[14] ,
    \buff2_reg[15] ,
    \buff2_reg[16] ,
    buff2_reg,
    buff2_reg_0,
    buff2_reg_1,
    buff2_reg_2,
    buff2_reg_3,
    buff2_reg_4,
    buff2_reg_5,
    buff2_reg_6,
    buff2_reg_7,
    buff2_reg_8,
    buff2_reg_9,
    buff2_reg_10,
    buff2_reg_11,
    buff2_reg_12,
    buff2_reg_13,
    E,
    ap_clk,
    matrix_q0,
    a_q1,
    Q,
    buff2_reg__0,
    buff2_reg__0_0,
    matrix_address0170_out,
    matrix_address0164_out,
    matrix_address0167_out);
  output \buff2_reg[0] ;
  output \buff2_reg[1] ;
  output \buff2_reg[2] ;
  output \buff2_reg[3] ;
  output \buff2_reg[4] ;
  output \buff2_reg[5] ;
  output \buff2_reg[6] ;
  output \buff2_reg[7] ;
  output \buff2_reg[8] ;
  output \buff2_reg[9] ;
  output \buff2_reg[10] ;
  output \buff2_reg[11] ;
  output \buff2_reg[12] ;
  output \buff2_reg[13] ;
  output \buff2_reg[14] ;
  output \buff2_reg[15] ;
  output \buff2_reg[16] ;
  output buff2_reg;
  output buff2_reg_0;
  output buff2_reg_1;
  output buff2_reg_2;
  output buff2_reg_3;
  output buff2_reg_4;
  output buff2_reg_5;
  output buff2_reg_6;
  output buff2_reg_7;
  output buff2_reg_8;
  output buff2_reg_9;
  output buff2_reg_10;
  output buff2_reg_11;
  output buff2_reg_12;
  output buff2_reg_13;
  input [0:0]E;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;
  input [31:0]buff2_reg__0;
  input [31:0]buff2_reg__0_0;
  input matrix_address0170_out;
  input matrix_address0164_out;
  input matrix_address0167_out;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire buff2_reg;
  wire \buff2_reg[0] ;
  wire \buff2_reg[10] ;
  wire \buff2_reg[11] ;
  wire \buff2_reg[12] ;
  wire \buff2_reg[13] ;
  wire \buff2_reg[14] ;
  wire \buff2_reg[15] ;
  wire \buff2_reg[16] ;
  wire \buff2_reg[1] ;
  wire \buff2_reg[2] ;
  wire \buff2_reg[3] ;
  wire \buff2_reg[4] ;
  wire \buff2_reg[5] ;
  wire \buff2_reg[6] ;
  wire \buff2_reg[7] ;
  wire \buff2_reg[8] ;
  wire \buff2_reg[9] ;
  wire buff2_reg_0;
  wire buff2_reg_1;
  wire buff2_reg_10;
  wire buff2_reg_11;
  wire buff2_reg_12;
  wire buff2_reg_13;
  wire buff2_reg_2;
  wire buff2_reg_3;
  wire buff2_reg_4;
  wire buff2_reg_5;
  wire buff2_reg_6;
  wire buff2_reg_7;
  wire buff2_reg_8;
  wire buff2_reg_9;
  wire [31:0]buff2_reg__0;
  wire [31:0]buff2_reg__0_0;
  wire matrix_address0164_out;
  wire matrix_address0167_out;
  wire matrix_address0170_out;
  wire [31:0]matrix_q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_28 loop_imperfect_mubkb_MulnS_0_U
       (.E(E),
        .Q(Q),
        .a_q1(a_q1),
        .ap_clk(ap_clk),
        .\buff2_reg[0]_0 (\buff2_reg[0] ),
        .\buff2_reg[10]_0 (\buff2_reg[10] ),
        .\buff2_reg[11]_0 (\buff2_reg[11] ),
        .\buff2_reg[12]_0 (\buff2_reg[12] ),
        .\buff2_reg[13]_0 (\buff2_reg[13] ),
        .\buff2_reg[14]_0 (\buff2_reg[14] ),
        .\buff2_reg[15]_0 (\buff2_reg[15] ),
        .\buff2_reg[16]_0 (\buff2_reg[16] ),
        .\buff2_reg[1]_0 (\buff2_reg[1] ),
        .\buff2_reg[2]_0 (\buff2_reg[2] ),
        .\buff2_reg[3]_0 (\buff2_reg[3] ),
        .\buff2_reg[4]_0 (\buff2_reg[4] ),
        .\buff2_reg[5]_0 (\buff2_reg[5] ),
        .\buff2_reg[6]_0 (\buff2_reg[6] ),
        .\buff2_reg[7]_0 (\buff2_reg[7] ),
        .\buff2_reg[8]_0 (\buff2_reg[8] ),
        .\buff2_reg[9]_0 (\buff2_reg[9] ),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .buff2_reg_10(buff2_reg_9),
        .buff2_reg_11(buff2_reg_10),
        .buff2_reg_12(buff2_reg_11),
        .buff2_reg_13(buff2_reg_12),
        .buff2_reg_14(buff2_reg_13),
        .buff2_reg_2(buff2_reg_1),
        .buff2_reg_3(buff2_reg_2),
        .buff2_reg_4(buff2_reg_3),
        .buff2_reg_5(buff2_reg_4),
        .buff2_reg_6(buff2_reg_5),
        .buff2_reg_7(buff2_reg_6),
        .buff2_reg_8(buff2_reg_7),
        .buff2_reg_9(buff2_reg_8),
        .buff2_reg__0(buff2_reg__0),
        .buff2_reg__0_0(buff2_reg__0_0),
        .matrix_address0164_out(matrix_address0164_out),
        .matrix_address0167_out(matrix_address0167_out),
        .matrix_address0170_out(matrix_address0170_out),
        .matrix_q0(matrix_q0));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_9
   (a_load_18_reg_23130,
    matrix_d1,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff1_reg,
    \matrix_d1[31] ,
    ap_enable_reg_pp0_iter0,
    \matrix_d1[31]_0 ,
    \matrix_d1[31]_1 ,
    \matrix_d1[31]_2 ,
    matrix_d1_3_sp_1,
    \matrix_d1[3]_0 ,
    \matrix_d1[3]_1 ,
    \matrix_d1[3]_2 ,
    \matrix_d1[3]_3 ,
    \matrix_d1[3]_4 ,
    \matrix_d1[3]_5 ,
    \matrix_d1[3]_6 ,
    matrix_d1_7_sp_1,
    \matrix_d1[7]_0 ,
    \matrix_d1[7]_1 ,
    \matrix_d1[7]_2 ,
    \matrix_d1[7]_3 ,
    \matrix_d1[7]_4 ,
    \matrix_d1[7]_5 ,
    \matrix_d1[7]_6 ,
    matrix_d1_11_sp_1,
    \matrix_d1[11]_0 ,
    \matrix_d1[11]_1 ,
    \matrix_d1[11]_2 ,
    \matrix_d1[11]_3 ,
    \matrix_d1[11]_4 ,
    \matrix_d1[11]_5 ,
    \matrix_d1[11]_6 ,
    matrix_d1_15_sp_1,
    \matrix_d1[15]_0 ,
    \matrix_d1[15]_1 ,
    \matrix_d1[15]_2 ,
    \matrix_d1[15]_3 ,
    \matrix_d1[15]_4 ,
    \matrix_d1[15]_5 ,
    \matrix_d1[15]_6 ,
    matrix_d1_19_sp_1,
    \matrix_d1[19]_0 ,
    \matrix_d1[19]_1 ,
    \matrix_d1[19]_2 ,
    \matrix_d1[19]_3 ,
    \matrix_d1[19]_4 ,
    \matrix_d1[19]_5 ,
    \matrix_d1[19]_6 ,
    matrix_d1_23_sp_1,
    \matrix_d1[23]_0 ,
    \matrix_d1[23]_1 ,
    \matrix_d1[23]_2 ,
    \matrix_d1[23]_3 ,
    \matrix_d1[23]_4 ,
    \matrix_d1[23]_5 ,
    \matrix_d1[23]_6 ,
    matrix_d1_27_sp_1,
    \matrix_d1[27]_0 ,
    \matrix_d1[27]_1 ,
    \matrix_d1[27]_2 ,
    \matrix_d1[27]_3 ,
    \matrix_d1[27]_4 ,
    \matrix_d1[27]_5 ,
    \matrix_d1[27]_6 ,
    \matrix_d1[31]_3 ,
    \matrix_d1[31]_4 ,
    \matrix_d1[31]_5 ,
    \matrix_d1[31]_6 ,
    \matrix_d1[31]_7 ,
    \matrix_d1[31]_8 );
  output a_load_18_reg_23130;
  output [31:0]matrix_d1;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input buff1_reg;
  input [1:0]\matrix_d1[31] ;
  input ap_enable_reg_pp0_iter0;
  input \matrix_d1[31]_0 ;
  input \matrix_d1[31]_1 ;
  input [31:0]\matrix_d1[31]_2 ;
  input matrix_d1_3_sp_1;
  input \matrix_d1[3]_0 ;
  input \matrix_d1[3]_1 ;
  input \matrix_d1[3]_2 ;
  input \matrix_d1[3]_3 ;
  input \matrix_d1[3]_4 ;
  input \matrix_d1[3]_5 ;
  input \matrix_d1[3]_6 ;
  input matrix_d1_7_sp_1;
  input \matrix_d1[7]_0 ;
  input \matrix_d1[7]_1 ;
  input \matrix_d1[7]_2 ;
  input \matrix_d1[7]_3 ;
  input \matrix_d1[7]_4 ;
  input \matrix_d1[7]_5 ;
  input \matrix_d1[7]_6 ;
  input matrix_d1_11_sp_1;
  input \matrix_d1[11]_0 ;
  input \matrix_d1[11]_1 ;
  input \matrix_d1[11]_2 ;
  input \matrix_d1[11]_3 ;
  input \matrix_d1[11]_4 ;
  input \matrix_d1[11]_5 ;
  input \matrix_d1[11]_6 ;
  input matrix_d1_15_sp_1;
  input \matrix_d1[15]_0 ;
  input \matrix_d1[15]_1 ;
  input \matrix_d1[15]_2 ;
  input \matrix_d1[15]_3 ;
  input \matrix_d1[15]_4 ;
  input \matrix_d1[15]_5 ;
  input \matrix_d1[15]_6 ;
  input matrix_d1_19_sp_1;
  input \matrix_d1[19]_0 ;
  input \matrix_d1[19]_1 ;
  input \matrix_d1[19]_2 ;
  input \matrix_d1[19]_3 ;
  input \matrix_d1[19]_4 ;
  input \matrix_d1[19]_5 ;
  input \matrix_d1[19]_6 ;
  input matrix_d1_23_sp_1;
  input \matrix_d1[23]_0 ;
  input \matrix_d1[23]_1 ;
  input \matrix_d1[23]_2 ;
  input \matrix_d1[23]_3 ;
  input \matrix_d1[23]_4 ;
  input \matrix_d1[23]_5 ;
  input \matrix_d1[23]_6 ;
  input matrix_d1_27_sp_1;
  input \matrix_d1[27]_0 ;
  input \matrix_d1[27]_1 ;
  input \matrix_d1[27]_2 ;
  input \matrix_d1[27]_3 ;
  input \matrix_d1[27]_4 ;
  input \matrix_d1[27]_5 ;
  input \matrix_d1[27]_6 ;
  input \matrix_d1[31]_3 ;
  input \matrix_d1[31]_4 ;
  input \matrix_d1[31]_5 ;
  input \matrix_d1[31]_6 ;
  input \matrix_d1[31]_7 ;
  input \matrix_d1[31]_8 ;

  wire [14:0]Q;
  wire a_load_18_reg_23130;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff1_reg;
  wire [31:0]matrix_d1;
  wire \matrix_d1[11]_0 ;
  wire \matrix_d1[11]_1 ;
  wire \matrix_d1[11]_2 ;
  wire \matrix_d1[11]_3 ;
  wire \matrix_d1[11]_4 ;
  wire \matrix_d1[11]_5 ;
  wire \matrix_d1[11]_6 ;
  wire \matrix_d1[15]_0 ;
  wire \matrix_d1[15]_1 ;
  wire \matrix_d1[15]_2 ;
  wire \matrix_d1[15]_3 ;
  wire \matrix_d1[15]_4 ;
  wire \matrix_d1[15]_5 ;
  wire \matrix_d1[15]_6 ;
  wire \matrix_d1[19]_0 ;
  wire \matrix_d1[19]_1 ;
  wire \matrix_d1[19]_2 ;
  wire \matrix_d1[19]_3 ;
  wire \matrix_d1[19]_4 ;
  wire \matrix_d1[19]_5 ;
  wire \matrix_d1[19]_6 ;
  wire \matrix_d1[23]_0 ;
  wire \matrix_d1[23]_1 ;
  wire \matrix_d1[23]_2 ;
  wire \matrix_d1[23]_3 ;
  wire \matrix_d1[23]_4 ;
  wire \matrix_d1[23]_5 ;
  wire \matrix_d1[23]_6 ;
  wire \matrix_d1[27]_0 ;
  wire \matrix_d1[27]_1 ;
  wire \matrix_d1[27]_2 ;
  wire \matrix_d1[27]_3 ;
  wire \matrix_d1[27]_4 ;
  wire \matrix_d1[27]_5 ;
  wire \matrix_d1[27]_6 ;
  wire [1:0]\matrix_d1[31] ;
  wire \matrix_d1[31]_0 ;
  wire \matrix_d1[31]_1 ;
  wire [31:0]\matrix_d1[31]_2 ;
  wire \matrix_d1[31]_3 ;
  wire \matrix_d1[31]_4 ;
  wire \matrix_d1[31]_5 ;
  wire \matrix_d1[31]_6 ;
  wire \matrix_d1[31]_7 ;
  wire \matrix_d1[31]_8 ;
  wire \matrix_d1[3]_0 ;
  wire \matrix_d1[3]_1 ;
  wire \matrix_d1[3]_2 ;
  wire \matrix_d1[3]_3 ;
  wire \matrix_d1[3]_4 ;
  wire \matrix_d1[3]_5 ;
  wire \matrix_d1[3]_6 ;
  wire \matrix_d1[7]_0 ;
  wire \matrix_d1[7]_1 ;
  wire \matrix_d1[7]_2 ;
  wire \matrix_d1[7]_3 ;
  wire \matrix_d1[7]_4 ;
  wire \matrix_d1[7]_5 ;
  wire \matrix_d1[7]_6 ;
  wire matrix_d1_11_sn_1;
  wire matrix_d1_15_sn_1;
  wire matrix_d1_19_sn_1;
  wire matrix_d1_23_sn_1;
  wire matrix_d1_27_sn_1;
  wire matrix_d1_3_sn_1;
  wire matrix_d1_7_sn_1;
  wire [31:0]matrix_q1;

  assign matrix_d1_11_sn_1 = matrix_d1_11_sp_1;
  assign matrix_d1_15_sn_1 = matrix_d1_15_sp_1;
  assign matrix_d1_19_sn_1 = matrix_d1_19_sp_1;
  assign matrix_d1_23_sn_1 = matrix_d1_23_sp_1;
  assign matrix_d1_27_sn_1 = matrix_d1_27_sp_1;
  assign matrix_d1_3_sn_1 = matrix_d1_3_sp_1;
  assign matrix_d1_7_sn_1 = matrix_d1_7_sp_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_27 loop_imperfect_mubkb_MulnS_0_U
       (.Q(Q),
        .a_load_18_reg_23130(a_load_18_reg_23130),
        .a_q0(a_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .matrix_d1(matrix_d1),
        .\matrix_d1[11]_0 (\matrix_d1[11]_0 ),
        .\matrix_d1[11]_1 (\matrix_d1[11]_1 ),
        .\matrix_d1[11]_2 (\matrix_d1[11]_2 ),
        .\matrix_d1[11]_3 (\matrix_d1[11]_3 ),
        .\matrix_d1[11]_4 (\matrix_d1[11]_4 ),
        .\matrix_d1[11]_5 (\matrix_d1[11]_5 ),
        .\matrix_d1[11]_6 (\matrix_d1[11]_6 ),
        .\matrix_d1[15]_0 (\matrix_d1[15]_0 ),
        .\matrix_d1[15]_1 (\matrix_d1[15]_1 ),
        .\matrix_d1[15]_2 (\matrix_d1[15]_2 ),
        .\matrix_d1[15]_3 (\matrix_d1[15]_3 ),
        .\matrix_d1[15]_4 (\matrix_d1[15]_4 ),
        .\matrix_d1[15]_5 (\matrix_d1[15]_5 ),
        .\matrix_d1[15]_6 (\matrix_d1[15]_6 ),
        .\matrix_d1[19]_0 (\matrix_d1[19]_0 ),
        .\matrix_d1[19]_1 (\matrix_d1[19]_1 ),
        .\matrix_d1[19]_2 (\matrix_d1[19]_2 ),
        .\matrix_d1[19]_3 (\matrix_d1[19]_3 ),
        .\matrix_d1[19]_4 (\matrix_d1[19]_4 ),
        .\matrix_d1[19]_5 (\matrix_d1[19]_5 ),
        .\matrix_d1[19]_6 (\matrix_d1[19]_6 ),
        .\matrix_d1[23]_0 (\matrix_d1[23]_0 ),
        .\matrix_d1[23]_1 (\matrix_d1[23]_1 ),
        .\matrix_d1[23]_2 (\matrix_d1[23]_2 ),
        .\matrix_d1[23]_3 (\matrix_d1[23]_3 ),
        .\matrix_d1[23]_4 (\matrix_d1[23]_4 ),
        .\matrix_d1[23]_5 (\matrix_d1[23]_5 ),
        .\matrix_d1[23]_6 (\matrix_d1[23]_6 ),
        .\matrix_d1[27]_0 (\matrix_d1[27]_0 ),
        .\matrix_d1[27]_1 (\matrix_d1[27]_1 ),
        .\matrix_d1[27]_2 (\matrix_d1[27]_2 ),
        .\matrix_d1[27]_3 (\matrix_d1[27]_3 ),
        .\matrix_d1[27]_4 (\matrix_d1[27]_4 ),
        .\matrix_d1[27]_5 (\matrix_d1[27]_5 ),
        .\matrix_d1[27]_6 (\matrix_d1[27]_6 ),
        .\matrix_d1[31] (\matrix_d1[31] ),
        .\matrix_d1[31]_0 (\matrix_d1[31]_0 ),
        .\matrix_d1[31]_1 (\matrix_d1[31]_1 ),
        .\matrix_d1[31]_2 (\matrix_d1[31]_2 ),
        .\matrix_d1[31]_3 (\matrix_d1[31]_3 ),
        .\matrix_d1[31]_4 (\matrix_d1[31]_4 ),
        .\matrix_d1[31]_5 (\matrix_d1[31]_5 ),
        .\matrix_d1[31]_6 (\matrix_d1[31]_6 ),
        .\matrix_d1[31]_7 (\matrix_d1[31]_7 ),
        .\matrix_d1[31]_8 (\matrix_d1[31]_8 ),
        .\matrix_d1[3]_0 (\matrix_d1[3]_0 ),
        .\matrix_d1[3]_1 (\matrix_d1[3]_1 ),
        .\matrix_d1[3]_2 (\matrix_d1[3]_2 ),
        .\matrix_d1[3]_3 (\matrix_d1[3]_3 ),
        .\matrix_d1[3]_4 (\matrix_d1[3]_4 ),
        .\matrix_d1[3]_5 (\matrix_d1[3]_5 ),
        .\matrix_d1[3]_6 (\matrix_d1[3]_6 ),
        .\matrix_d1[7]_0 (\matrix_d1[7]_0 ),
        .\matrix_d1[7]_1 (\matrix_d1[7]_1 ),
        .\matrix_d1[7]_2 (\matrix_d1[7]_2 ),
        .\matrix_d1[7]_3 (\matrix_d1[7]_3 ),
        .\matrix_d1[7]_4 (\matrix_d1[7]_4 ),
        .\matrix_d1[7]_5 (\matrix_d1[7]_5 ),
        .\matrix_d1[7]_6 (\matrix_d1[7]_6 ),
        .matrix_d1_11_sp_1(matrix_d1_11_sn_1),
        .matrix_d1_15_sp_1(matrix_d1_15_sn_1),
        .matrix_d1_19_sp_1(matrix_d1_19_sn_1),
        .matrix_d1_23_sp_1(matrix_d1_23_sn_1),
        .matrix_d1_27_sp_1(matrix_d1_27_sn_1),
        .matrix_d1_3_sp_1(matrix_d1_3_sn_1),
        .matrix_d1_7_sp_1(matrix_d1_7_sn_1),
        .matrix_q1(matrix_q1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0
   (a_load_8_reg_20180,
    buff2_reg__0,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    ap_enable_reg_pp0_iter0,
    buff1_reg_0,
    buff1_reg_1);
  output a_load_8_reg_20180;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input ap_enable_reg_pp0_iter0;
  input buff1_reg_0;
  input [0:0]buff1_reg_1;

  wire [14:0]Q;
  wire a_load_8_reg_20180;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_0;
  wire [0:0]buff1_reg_1;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [31:0]matrix_q1;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(a_load_8_reg_20180),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q1[31],matrix_q1[31],matrix_q1[31],matrix_q1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(a_load_8_reg_20180),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \col_load_9_reg_2039[8]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(buff1_reg_0),
        .I2(buff1_reg_1),
        .O(a_load_8_reg_20180));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_19
   (\ap_CS_fsm_reg[49] ,
    \ap_CS_fsm_reg[49]_0 ,
    \ap_CS_fsm_reg[49]_1 ,
    \ap_CS_fsm_reg[49]_2 ,
    \ap_CS_fsm_reg[49]_3 ,
    \ap_CS_fsm_reg[49]_4 ,
    \ap_CS_fsm_reg[49]_5 ,
    \ap_CS_fsm_reg[49]_6 ,
    \ap_CS_fsm_reg[49]_7 ,
    \ap_CS_fsm_reg[49]_8 ,
    \ap_CS_fsm_reg[49]_9 ,
    \ap_CS_fsm_reg[49]_10 ,
    \ap_CS_fsm_reg[49]_11 ,
    \ap_CS_fsm_reg[49]_12 ,
    \ap_CS_fsm_reg[49]_13 ,
    \ap_CS_fsm_reg[49]_14 ,
    \ap_CS_fsm_reg[49]_15 ,
    \ap_CS_fsm_reg[49]_16 ,
    \ap_CS_fsm_reg[49]_17 ,
    \ap_CS_fsm_reg[49]_18 ,
    \ap_CS_fsm_reg[49]_19 ,
    \ap_CS_fsm_reg[49]_20 ,
    \ap_CS_fsm_reg[49]_21 ,
    \ap_CS_fsm_reg[49]_22 ,
    \ap_CS_fsm_reg[49]_23 ,
    \ap_CS_fsm_reg[49]_24 ,
    \ap_CS_fsm_reg[49]_25 ,
    \ap_CS_fsm_reg[49]_26 ,
    \ap_CS_fsm_reg[49]_27 ,
    \ap_CS_fsm_reg[49]_28 ,
    \ap_CS_fsm_reg[49]_29 ,
    \ap_CS_fsm_reg[49]_30 ,
    E,
    ap_clk,
    matrix_q0,
    a_q1,
    Q,
    \matrix_d0[0]_INST_0_i_12 ,
    ap_enable_reg_pp0_iter0,
    buff2_reg__0);
  output \ap_CS_fsm_reg[49] ;
  output \ap_CS_fsm_reg[49]_0 ;
  output \ap_CS_fsm_reg[49]_1 ;
  output \ap_CS_fsm_reg[49]_2 ;
  output \ap_CS_fsm_reg[49]_3 ;
  output \ap_CS_fsm_reg[49]_4 ;
  output \ap_CS_fsm_reg[49]_5 ;
  output \ap_CS_fsm_reg[49]_6 ;
  output \ap_CS_fsm_reg[49]_7 ;
  output \ap_CS_fsm_reg[49]_8 ;
  output \ap_CS_fsm_reg[49]_9 ;
  output \ap_CS_fsm_reg[49]_10 ;
  output \ap_CS_fsm_reg[49]_11 ;
  output \ap_CS_fsm_reg[49]_12 ;
  output \ap_CS_fsm_reg[49]_13 ;
  output \ap_CS_fsm_reg[49]_14 ;
  output \ap_CS_fsm_reg[49]_15 ;
  output \ap_CS_fsm_reg[49]_16 ;
  output \ap_CS_fsm_reg[49]_17 ;
  output \ap_CS_fsm_reg[49]_18 ;
  output \ap_CS_fsm_reg[49]_19 ;
  output \ap_CS_fsm_reg[49]_20 ;
  output \ap_CS_fsm_reg[49]_21 ;
  output \ap_CS_fsm_reg[49]_22 ;
  output \ap_CS_fsm_reg[49]_23 ;
  output \ap_CS_fsm_reg[49]_24 ;
  output \ap_CS_fsm_reg[49]_25 ;
  output \ap_CS_fsm_reg[49]_26 ;
  output \ap_CS_fsm_reg[49]_27 ;
  output \ap_CS_fsm_reg[49]_28 ;
  output \ap_CS_fsm_reg[49]_29 ;
  output \ap_CS_fsm_reg[49]_30 ;
  input [0:0]E;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;
  input [2:0]\matrix_d0[0]_INST_0_i_12 ;
  input ap_enable_reg_pp0_iter0;
  input [31:0]buff2_reg__0;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q1;
  wire \ap_CS_fsm_reg[49] ;
  wire \ap_CS_fsm_reg[49]_0 ;
  wire \ap_CS_fsm_reg[49]_1 ;
  wire \ap_CS_fsm_reg[49]_10 ;
  wire \ap_CS_fsm_reg[49]_11 ;
  wire \ap_CS_fsm_reg[49]_12 ;
  wire \ap_CS_fsm_reg[49]_13 ;
  wire \ap_CS_fsm_reg[49]_14 ;
  wire \ap_CS_fsm_reg[49]_15 ;
  wire \ap_CS_fsm_reg[49]_16 ;
  wire \ap_CS_fsm_reg[49]_17 ;
  wire \ap_CS_fsm_reg[49]_18 ;
  wire \ap_CS_fsm_reg[49]_19 ;
  wire \ap_CS_fsm_reg[49]_2 ;
  wire \ap_CS_fsm_reg[49]_20 ;
  wire \ap_CS_fsm_reg[49]_21 ;
  wire \ap_CS_fsm_reg[49]_22 ;
  wire \ap_CS_fsm_reg[49]_23 ;
  wire \ap_CS_fsm_reg[49]_24 ;
  wire \ap_CS_fsm_reg[49]_25 ;
  wire \ap_CS_fsm_reg[49]_26 ;
  wire \ap_CS_fsm_reg[49]_27 ;
  wire \ap_CS_fsm_reg[49]_28 ;
  wire \ap_CS_fsm_reg[49]_29 ;
  wire \ap_CS_fsm_reg[49]_3 ;
  wire \ap_CS_fsm_reg[49]_30 ;
  wire \ap_CS_fsm_reg[49]_4 ;
  wire \ap_CS_fsm_reg[49]_5 ;
  wire \ap_CS_fsm_reg[49]_6 ;
  wire \ap_CS_fsm_reg[49]_7 ;
  wire \ap_CS_fsm_reg[49]_8 ;
  wire \ap_CS_fsm_reg[49]_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire [31:0]buff2_reg__0_0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [2:0]\matrix_d0[0]_INST_0_i_12 ;
  wire [31:0]matrix_q0;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q0[31],matrix_q0[31],matrix_q0[31],matrix_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0_0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0_0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0_0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0_0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0_0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0_0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0_0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0_0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0_0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0_0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0_0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0_0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0_0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0_0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0_0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0_0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0_0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0_0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[0]_INST_0_i_14 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[3]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[3]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_2 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[0]_INST_0_i_16 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[2]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[2]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_1 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[0]_INST_0_i_18 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[1]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_0 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[0]_INST_0_i_20 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[0]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[0]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49] ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[12]_INST_0_i_14 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[15]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[15]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_14 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[12]_INST_0_i_16 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[14]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[14]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_13 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[12]_INST_0_i_18 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[13]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[13]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_12 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[12]_INST_0_i_20 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[12]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[12]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_11 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[16]_INST_0_i_14 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[19]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[19]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_18 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[16]_INST_0_i_16 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[18]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[18]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_17 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[16]_INST_0_i_18 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[17]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[17]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_16 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[16]_INST_0_i_20 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[16]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[16]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_15 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[20]_INST_0_i_14 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[23]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[23]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_22 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[20]_INST_0_i_16 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[22]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[22]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_21 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[20]_INST_0_i_18 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[21]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[21]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_20 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[20]_INST_0_i_20 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[20]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[20]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_19 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[24]_INST_0_i_14 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[27]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[27]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_26 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[24]_INST_0_i_16 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[26]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[26]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_25 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[24]_INST_0_i_18 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[25]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[25]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_24 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[24]_INST_0_i_20 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[24]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[24]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_23 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[28]_INST_0_i_15 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[31]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[31]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_30 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[28]_INST_0_i_18 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[30]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[30]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_29 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[28]_INST_0_i_20 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[29]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[29]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_28 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[28]_INST_0_i_22 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[28]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[28]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_27 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[4]_INST_0_i_14 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[7]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[7]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_6 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[4]_INST_0_i_16 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[6]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[6]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_5 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[4]_INST_0_i_18 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[5]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[5]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_4 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[4]_INST_0_i_20 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[4]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[4]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_3 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[8]_INST_0_i_14 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[11]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[11]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_10 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[8]_INST_0_i_16 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[10]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[10]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_9 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[8]_INST_0_i_18 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[9]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[9]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_8 ));
  LUT6 #(
    .INIT(64'h00F0000000800080)) 
    \matrix_d0[8]_INST_0_i_20 
       (.I0(\matrix_d0[0]_INST_0_i_12 [0]),
        .I1(buff2_reg__0_0[8]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\matrix_d0[0]_INST_0_i_12 [2]),
        .I4(buff2_reg__0[8]),
        .I5(\matrix_d0[0]_INST_0_i_12 [1]),
        .O(\ap_CS_fsm_reg[49]_7 ));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_20
   (a_load_6_reg_19560,
    buff2_reg__0,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff1_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0);
  output a_load_6_reg_19560;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input buff1_reg_0;
  input [0:0]buff1_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [14:0]Q;
  wire a_load_6_reg_19560;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_0;
  wire [0:0]buff1_reg_1;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [31:0]matrix_q1;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(a_load_6_reg_19560),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q1[31],matrix_q1[31],matrix_q1[31],matrix_q1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(a_load_6_reg_19560),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \col_load_7_reg_1977[8]_i_1 
       (.I0(buff1_reg_0),
        .I1(buff1_reg_1),
        .I2(ap_enable_reg_pp0_iter0),
        .O(a_load_6_reg_19560));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_21
   (buff2_reg__0,
    E,
    ap_clk,
    matrix_q0,
    a_q1,
    Q);
  output [31:0]buff2_reg__0;
  input [0:0]E;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [31:0]matrix_q0;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q0[31],matrix_q0[31],matrix_q0[31],matrix_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_22
   (a_load_4_reg_18940,
    buff2_reg__0,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff1_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0);
  output a_load_4_reg_18940;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input buff1_reg_0;
  input [0:0]buff1_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [14:0]Q;
  wire a_load_4_reg_18940;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_0;
  wire [0:0]buff1_reg_1;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [31:0]matrix_q1;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(a_load_4_reg_18940),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q1[31],matrix_q1[31],matrix_q1[31],matrix_q1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(a_load_4_reg_18940),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \col_load_5_reg_1915[8]_i_1 
       (.I0(buff1_reg_0),
        .I1(buff1_reg_1),
        .I2(ap_enable_reg_pp0_iter0),
        .O(a_load_4_reg_18940));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_23
   (buff2_reg_0,
    buff2_reg_1,
    buff2_reg_2,
    buff2_reg_3,
    buff2_reg_4,
    buff2_reg_5,
    buff2_reg_6,
    buff2_reg_7,
    buff2_reg_8,
    buff2_reg_9,
    buff2_reg_10,
    buff2_reg_11,
    buff2_reg_12,
    buff2_reg_13,
    buff2_reg_14,
    \buff2_reg[16]_0 ,
    \buff2_reg[15]_0 ,
    \buff2_reg[14]_0 ,
    \buff2_reg[13]_0 ,
    \buff2_reg[12]_0 ,
    \buff2_reg[11]_0 ,
    \buff2_reg[10]_0 ,
    \buff2_reg[9]_0 ,
    \buff2_reg[8]_0 ,
    \buff2_reg[7]_0 ,
    \buff2_reg[6]_0 ,
    \buff2_reg[5]_0 ,
    \buff2_reg[4]_0 ,
    \buff2_reg[3]_0 ,
    \buff2_reg[2]_0 ,
    \buff2_reg[1]_0 ,
    \buff2_reg[0]_0 ,
    reg_9711,
    ap_clk,
    matrix_q0,
    a_q1,
    Q,
    \matrix_d0[28]_INST_0_i_1 ,
    buff2_reg__0,
    matrix_address0161_out,
    \matrix_d0[28]_INST_0_i_1_0 ,
    \matrix_d0[28]_INST_0_i_1_1 ,
    \matrix_d0[28]_INST_0_i_6_0 ,
    buff2_reg__0_0,
    ap_enable_reg_pp0_iter0,
    buff2_reg__0_1,
    \matrix_d0[28]_INST_0_i_2 ,
    \matrix_d0[28]_INST_0_i_3 ,
    \matrix_d0[28]_INST_0_i_4 ,
    \matrix_d0[24]_INST_0_i_1 ,
    \matrix_d0[24]_INST_0_i_2 ,
    \matrix_d0[24]_INST_0_i_3 ,
    \matrix_d0[24]_INST_0_i_4 ,
    \matrix_d0[20]_INST_0_i_1 ,
    \matrix_d0[20]_INST_0_i_2 ,
    \matrix_d0[20]_INST_0_i_3 ,
    \matrix_d0[20]_INST_0_i_4 ,
    \matrix_d0[16]_INST_0_i_1 ,
    \matrix_d0[16]_INST_0_i_2 ,
    \matrix_d0[16]_INST_0_i_3 ,
    \matrix_d0[16]_INST_0_i_4 ,
    \matrix_d0[12]_INST_0_i_1 ,
    \matrix_d0[12]_INST_0_i_2 ,
    \matrix_d0[12]_INST_0_i_3 ,
    \matrix_d0[12]_INST_0_i_4 ,
    \matrix_d0[8]_INST_0_i_1 ,
    \matrix_d0[8]_INST_0_i_2 ,
    \matrix_d0[8]_INST_0_i_3 ,
    \matrix_d0[8]_INST_0_i_4 ,
    \matrix_d0[4]_INST_0_i_1 ,
    \matrix_d0[4]_INST_0_i_2 ,
    \matrix_d0[4]_INST_0_i_3 ,
    \matrix_d0[4]_INST_0_i_4 ,
    \matrix_d0[0]_INST_0_i_1 ,
    \matrix_d0[0]_INST_0_i_2 ,
    \matrix_d0[0]_INST_0_i_3 ,
    \matrix_d0[0]_INST_0_i_4 );
  output buff2_reg_0;
  output buff2_reg_1;
  output buff2_reg_2;
  output buff2_reg_3;
  output buff2_reg_4;
  output buff2_reg_5;
  output buff2_reg_6;
  output buff2_reg_7;
  output buff2_reg_8;
  output buff2_reg_9;
  output buff2_reg_10;
  output buff2_reg_11;
  output buff2_reg_12;
  output buff2_reg_13;
  output buff2_reg_14;
  output \buff2_reg[16]_0 ;
  output \buff2_reg[15]_0 ;
  output \buff2_reg[14]_0 ;
  output \buff2_reg[13]_0 ;
  output \buff2_reg[12]_0 ;
  output \buff2_reg[11]_0 ;
  output \buff2_reg[10]_0 ;
  output \buff2_reg[9]_0 ;
  output \buff2_reg[8]_0 ;
  output \buff2_reg[7]_0 ;
  output \buff2_reg[6]_0 ;
  output \buff2_reg[5]_0 ;
  output \buff2_reg[4]_0 ;
  output \buff2_reg[3]_0 ;
  output \buff2_reg[2]_0 ;
  output \buff2_reg[1]_0 ;
  output \buff2_reg[0]_0 ;
  input reg_9711;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;
  input \matrix_d0[28]_INST_0_i_1 ;
  input [31:0]buff2_reg__0;
  input matrix_address0161_out;
  input \matrix_d0[28]_INST_0_i_1_0 ;
  input \matrix_d0[28]_INST_0_i_1_1 ;
  input [1:0]\matrix_d0[28]_INST_0_i_6_0 ;
  input [31:0]buff2_reg__0_0;
  input ap_enable_reg_pp0_iter0;
  input [31:0]buff2_reg__0_1;
  input \matrix_d0[28]_INST_0_i_2 ;
  input \matrix_d0[28]_INST_0_i_3 ;
  input \matrix_d0[28]_INST_0_i_4 ;
  input \matrix_d0[24]_INST_0_i_1 ;
  input \matrix_d0[24]_INST_0_i_2 ;
  input \matrix_d0[24]_INST_0_i_3 ;
  input \matrix_d0[24]_INST_0_i_4 ;
  input \matrix_d0[20]_INST_0_i_1 ;
  input \matrix_d0[20]_INST_0_i_2 ;
  input \matrix_d0[20]_INST_0_i_3 ;
  input \matrix_d0[20]_INST_0_i_4 ;
  input \matrix_d0[16]_INST_0_i_1 ;
  input \matrix_d0[16]_INST_0_i_2 ;
  input \matrix_d0[16]_INST_0_i_3 ;
  input \matrix_d0[16]_INST_0_i_4 ;
  input \matrix_d0[12]_INST_0_i_1 ;
  input \matrix_d0[12]_INST_0_i_2 ;
  input \matrix_d0[12]_INST_0_i_3 ;
  input \matrix_d0[12]_INST_0_i_4 ;
  input \matrix_d0[8]_INST_0_i_1 ;
  input \matrix_d0[8]_INST_0_i_2 ;
  input \matrix_d0[8]_INST_0_i_3 ;
  input \matrix_d0[8]_INST_0_i_4 ;
  input \matrix_d0[4]_INST_0_i_1 ;
  input \matrix_d0[4]_INST_0_i_2 ;
  input \matrix_d0[4]_INST_0_i_3 ;
  input \matrix_d0[4]_INST_0_i_4 ;
  input \matrix_d0[0]_INST_0_i_1 ;
  input \matrix_d0[0]_INST_0_i_2 ;
  input \matrix_d0[0]_INST_0_i_3 ;
  input \matrix_d0[0]_INST_0_i_4 ;

  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire \buff2_reg[0]_0 ;
  wire \buff2_reg[10]_0 ;
  wire \buff2_reg[11]_0 ;
  wire \buff2_reg[12]_0 ;
  wire \buff2_reg[13]_0 ;
  wire \buff2_reg[14]_0 ;
  wire \buff2_reg[15]_0 ;
  wire \buff2_reg[16]_0 ;
  wire \buff2_reg[1]_0 ;
  wire \buff2_reg[2]_0 ;
  wire \buff2_reg[3]_0 ;
  wire \buff2_reg[4]_0 ;
  wire \buff2_reg[5]_0 ;
  wire \buff2_reg[6]_0 ;
  wire \buff2_reg[7]_0 ;
  wire \buff2_reg[8]_0 ;
  wire \buff2_reg[9]_0 ;
  wire buff2_reg_0;
  wire buff2_reg_1;
  wire buff2_reg_10;
  wire buff2_reg_11;
  wire buff2_reg_12;
  wire buff2_reg_13;
  wire buff2_reg_14;
  wire buff2_reg_2;
  wire buff2_reg_3;
  wire buff2_reg_4;
  wire buff2_reg_5;
  wire buff2_reg_6;
  wire buff2_reg_7;
  wire buff2_reg_8;
  wire buff2_reg_9;
  wire [31:0]buff2_reg__0;
  wire [31:0]buff2_reg__0_0;
  wire [31:0]buff2_reg__0_1;
  wire [31:0]buff2_reg__0_2;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire matrix_address0161_out;
  wire \matrix_d0[0]_INST_0_i_1 ;
  wire \matrix_d0[0]_INST_0_i_13_n_0 ;
  wire \matrix_d0[0]_INST_0_i_15_n_0 ;
  wire \matrix_d0[0]_INST_0_i_17_n_0 ;
  wire \matrix_d0[0]_INST_0_i_19_n_0 ;
  wire \matrix_d0[0]_INST_0_i_2 ;
  wire \matrix_d0[0]_INST_0_i_3 ;
  wire \matrix_d0[0]_INST_0_i_4 ;
  wire \matrix_d0[12]_INST_0_i_1 ;
  wire \matrix_d0[12]_INST_0_i_13_n_0 ;
  wire \matrix_d0[12]_INST_0_i_15_n_0 ;
  wire \matrix_d0[12]_INST_0_i_17_n_0 ;
  wire \matrix_d0[12]_INST_0_i_19_n_0 ;
  wire \matrix_d0[12]_INST_0_i_2 ;
  wire \matrix_d0[12]_INST_0_i_3 ;
  wire \matrix_d0[12]_INST_0_i_4 ;
  wire \matrix_d0[16]_INST_0_i_1 ;
  wire \matrix_d0[16]_INST_0_i_13_n_0 ;
  wire \matrix_d0[16]_INST_0_i_15_n_0 ;
  wire \matrix_d0[16]_INST_0_i_17_n_0 ;
  wire \matrix_d0[16]_INST_0_i_19_n_0 ;
  wire \matrix_d0[16]_INST_0_i_2 ;
  wire \matrix_d0[16]_INST_0_i_3 ;
  wire \matrix_d0[16]_INST_0_i_4 ;
  wire \matrix_d0[20]_INST_0_i_1 ;
  wire \matrix_d0[20]_INST_0_i_13_n_0 ;
  wire \matrix_d0[20]_INST_0_i_15_n_0 ;
  wire \matrix_d0[20]_INST_0_i_17_n_0 ;
  wire \matrix_d0[20]_INST_0_i_19_n_0 ;
  wire \matrix_d0[20]_INST_0_i_2 ;
  wire \matrix_d0[20]_INST_0_i_3 ;
  wire \matrix_d0[20]_INST_0_i_4 ;
  wire \matrix_d0[24]_INST_0_i_1 ;
  wire \matrix_d0[24]_INST_0_i_13_n_0 ;
  wire \matrix_d0[24]_INST_0_i_15_n_0 ;
  wire \matrix_d0[24]_INST_0_i_17_n_0 ;
  wire \matrix_d0[24]_INST_0_i_19_n_0 ;
  wire \matrix_d0[24]_INST_0_i_2 ;
  wire \matrix_d0[24]_INST_0_i_3 ;
  wire \matrix_d0[24]_INST_0_i_4 ;
  wire \matrix_d0[28]_INST_0_i_1 ;
  wire \matrix_d0[28]_INST_0_i_13_n_0 ;
  wire \matrix_d0[28]_INST_0_i_17_n_0 ;
  wire \matrix_d0[28]_INST_0_i_19_n_0 ;
  wire \matrix_d0[28]_INST_0_i_1_0 ;
  wire \matrix_d0[28]_INST_0_i_1_1 ;
  wire \matrix_d0[28]_INST_0_i_2 ;
  wire \matrix_d0[28]_INST_0_i_21_n_0 ;
  wire \matrix_d0[28]_INST_0_i_3 ;
  wire \matrix_d0[28]_INST_0_i_4 ;
  wire [1:0]\matrix_d0[28]_INST_0_i_6_0 ;
  wire \matrix_d0[4]_INST_0_i_1 ;
  wire \matrix_d0[4]_INST_0_i_13_n_0 ;
  wire \matrix_d0[4]_INST_0_i_15_n_0 ;
  wire \matrix_d0[4]_INST_0_i_17_n_0 ;
  wire \matrix_d0[4]_INST_0_i_19_n_0 ;
  wire \matrix_d0[4]_INST_0_i_2 ;
  wire \matrix_d0[4]_INST_0_i_3 ;
  wire \matrix_d0[4]_INST_0_i_4 ;
  wire \matrix_d0[8]_INST_0_i_1 ;
  wire \matrix_d0[8]_INST_0_i_13_n_0 ;
  wire \matrix_d0[8]_INST_0_i_15_n_0 ;
  wire \matrix_d0[8]_INST_0_i_17_n_0 ;
  wire \matrix_d0[8]_INST_0_i_19_n_0 ;
  wire \matrix_d0[8]_INST_0_i_2 ;
  wire \matrix_d0[8]_INST_0_i_3 ;
  wire \matrix_d0[8]_INST_0_i_4 ;
  wire [31:0]matrix_q0;
  wire reg_9711;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_9711),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q0[31],matrix_q0[31],matrix_q0[31],matrix_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_9711),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0_2[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0_2[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0_2[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0_2[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0_2[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0_2[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0_2[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0_2[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0_2[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0_2[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0_2[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0_2[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0_2[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0_2[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0_2[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0_2[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0_2[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0_2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[0]_INST_0_i_10 
       (.I0(\matrix_d0[0]_INST_0_i_17_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[1]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[0]_INST_0_i_3 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[0]_INST_0_i_12 
       (.I0(\matrix_d0[0]_INST_0_i_19_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[0]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[0]_INST_0_i_4 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[0]_INST_0_i_13 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[3]),
        .I2(buff2_reg__0_0[3]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[3]),
        .O(\matrix_d0[0]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[0]_INST_0_i_15 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[2]),
        .I2(buff2_reg__0_0[2]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[2]),
        .O(\matrix_d0[0]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[0]_INST_0_i_17 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[1]),
        .I2(buff2_reg__0_0[1]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[1]),
        .O(\matrix_d0[0]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[0]_INST_0_i_19 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[0]),
        .I2(buff2_reg__0_0[0]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[0]),
        .O(\matrix_d0[0]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[0]_INST_0_i_6 
       (.I0(\matrix_d0[0]_INST_0_i_13_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[3]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[0]_INST_0_i_1 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[0]_INST_0_i_8 
       (.I0(\matrix_d0[0]_INST_0_i_15_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[2]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[0]_INST_0_i_2 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[12]_INST_0_i_10 
       (.I0(\matrix_d0[12]_INST_0_i_17_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[13]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[12]_INST_0_i_3 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[12]_INST_0_i_12 
       (.I0(\matrix_d0[12]_INST_0_i_19_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[12]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[12]_INST_0_i_4 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[12]_INST_0_i_13 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[15]),
        .I2(buff2_reg__0_0[15]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[15]),
        .O(\matrix_d0[12]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[12]_INST_0_i_15 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[14]),
        .I2(buff2_reg__0_0[14]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[14]),
        .O(\matrix_d0[12]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[12]_INST_0_i_17 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[13]),
        .I2(buff2_reg__0_0[13]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[13]),
        .O(\matrix_d0[12]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[12]_INST_0_i_19 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[12]),
        .I2(buff2_reg__0_0[12]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[12]),
        .O(\matrix_d0[12]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[12]_INST_0_i_6 
       (.I0(\matrix_d0[12]_INST_0_i_13_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[15]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[12]_INST_0_i_1 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[12]_INST_0_i_8 
       (.I0(\matrix_d0[12]_INST_0_i_15_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[14]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[12]_INST_0_i_2 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[16]_INST_0_i_10 
       (.I0(\matrix_d0[16]_INST_0_i_17_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[17]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[16]_INST_0_i_3 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_14));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[16]_INST_0_i_12 
       (.I0(\matrix_d0[16]_INST_0_i_19_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[16]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[16]_INST_0_i_4 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[16]_INST_0_i_13 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[19]),
        .I2(buff2_reg__0_0[19]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[19]),
        .O(\matrix_d0[16]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[16]_INST_0_i_15 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[18]),
        .I2(buff2_reg__0_0[18]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[18]),
        .O(\matrix_d0[16]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[16]_INST_0_i_17 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[17]),
        .I2(buff2_reg__0_0[17]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[17]),
        .O(\matrix_d0[16]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[16]_INST_0_i_19 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[16]),
        .I2(buff2_reg__0_0[16]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[16]),
        .O(\matrix_d0[16]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[16]_INST_0_i_6 
       (.I0(\matrix_d0[16]_INST_0_i_13_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[19]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[16]_INST_0_i_1 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_12));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[16]_INST_0_i_8 
       (.I0(\matrix_d0[16]_INST_0_i_15_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[18]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[16]_INST_0_i_2 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_13));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[20]_INST_0_i_10 
       (.I0(\matrix_d0[20]_INST_0_i_17_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[21]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[20]_INST_0_i_3 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_10));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[20]_INST_0_i_12 
       (.I0(\matrix_d0[20]_INST_0_i_19_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[20]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[20]_INST_0_i_4 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_11));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[20]_INST_0_i_13 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[23]),
        .I2(buff2_reg__0_0[23]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[23]),
        .O(\matrix_d0[20]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[20]_INST_0_i_15 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[22]),
        .I2(buff2_reg__0_0[22]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[22]),
        .O(\matrix_d0[20]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[20]_INST_0_i_17 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[21]),
        .I2(buff2_reg__0_0[21]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[21]),
        .O(\matrix_d0[20]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[20]_INST_0_i_19 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[20]),
        .I2(buff2_reg__0_0[20]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[20]),
        .O(\matrix_d0[20]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[20]_INST_0_i_6 
       (.I0(\matrix_d0[20]_INST_0_i_13_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[23]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[20]_INST_0_i_1 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_8));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[20]_INST_0_i_8 
       (.I0(\matrix_d0[20]_INST_0_i_15_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[22]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[20]_INST_0_i_2 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_9));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[24]_INST_0_i_10 
       (.I0(\matrix_d0[24]_INST_0_i_17_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[25]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[24]_INST_0_i_3 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_6));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[24]_INST_0_i_12 
       (.I0(\matrix_d0[24]_INST_0_i_19_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[24]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[24]_INST_0_i_4 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_7));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[24]_INST_0_i_13 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[27]),
        .I2(buff2_reg__0_0[27]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[27]),
        .O(\matrix_d0[24]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[24]_INST_0_i_15 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[26]),
        .I2(buff2_reg__0_0[26]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[26]),
        .O(\matrix_d0[24]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[24]_INST_0_i_17 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[25]),
        .I2(buff2_reg__0_0[25]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[25]),
        .O(\matrix_d0[24]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[24]_INST_0_i_19 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[24]),
        .I2(buff2_reg__0_0[24]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[24]),
        .O(\matrix_d0[24]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[24]_INST_0_i_6 
       (.I0(\matrix_d0[24]_INST_0_i_13_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[27]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[24]_INST_0_i_1 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_4));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[24]_INST_0_i_8 
       (.I0(\matrix_d0[24]_INST_0_i_15_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[26]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[24]_INST_0_i_2 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_5));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[28]_INST_0_i_10 
       (.I0(\matrix_d0[28]_INST_0_i_19_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[29]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[28]_INST_0_i_3 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_2));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[28]_INST_0_i_12 
       (.I0(\matrix_d0[28]_INST_0_i_21_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[28]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[28]_INST_0_i_4 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_3));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[28]_INST_0_i_13 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[31]),
        .I2(buff2_reg__0_0[31]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[31]),
        .O(\matrix_d0[28]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[28]_INST_0_i_17 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[30]),
        .I2(buff2_reg__0_0[30]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[30]),
        .O(\matrix_d0[28]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[28]_INST_0_i_19 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[29]),
        .I2(buff2_reg__0_0[29]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[29]),
        .O(\matrix_d0[28]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[28]_INST_0_i_21 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[28]),
        .I2(buff2_reg__0_0[28]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[28]),
        .O(\matrix_d0[28]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[28]_INST_0_i_6 
       (.I0(\matrix_d0[28]_INST_0_i_13_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[31]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[28]_INST_0_i_1_0 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_0));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[28]_INST_0_i_8 
       (.I0(\matrix_d0[28]_INST_0_i_17_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[30]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[28]_INST_0_i_2 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(buff2_reg_1));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[4]_INST_0_i_10 
       (.I0(\matrix_d0[4]_INST_0_i_17_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[5]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[4]_INST_0_i_3 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[4]_INST_0_i_12 
       (.I0(\matrix_d0[4]_INST_0_i_19_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[4]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[4]_INST_0_i_4 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[4]_INST_0_i_13 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[7]),
        .I2(buff2_reg__0_0[7]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[7]),
        .O(\matrix_d0[4]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[4]_INST_0_i_15 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[6]),
        .I2(buff2_reg__0_0[6]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[6]),
        .O(\matrix_d0[4]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[4]_INST_0_i_17 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[5]),
        .I2(buff2_reg__0_0[5]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[5]),
        .O(\matrix_d0[4]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[4]_INST_0_i_19 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[4]),
        .I2(buff2_reg__0_0[4]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[4]),
        .O(\matrix_d0[4]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[4]_INST_0_i_6 
       (.I0(\matrix_d0[4]_INST_0_i_13_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[7]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[4]_INST_0_i_1 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[4]_INST_0_i_8 
       (.I0(\matrix_d0[4]_INST_0_i_15_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[6]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[4]_INST_0_i_2 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[8]_INST_0_i_10 
       (.I0(\matrix_d0[8]_INST_0_i_17_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[9]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[8]_INST_0_i_3 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[8]_INST_0_i_12 
       (.I0(\matrix_d0[8]_INST_0_i_19_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[8]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[8]_INST_0_i_4 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[8]_INST_0_i_13 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[11]),
        .I2(buff2_reg__0_0[11]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[11]),
        .O(\matrix_d0[8]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[8]_INST_0_i_15 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[10]),
        .I2(buff2_reg__0_0[10]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[10]),
        .O(\matrix_d0[8]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[8]_INST_0_i_17 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[9]),
        .I2(buff2_reg__0_0[9]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[9]),
        .O(\matrix_d0[8]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFD8F0F000D8F0F0)) 
    \matrix_d0[8]_INST_0_i_19 
       (.I0(\matrix_d0[28]_INST_0_i_6_0 [0]),
        .I1(buff2_reg__0_2[8]),
        .I2(buff2_reg__0_0[8]),
        .I3(\matrix_d0[28]_INST_0_i_6_0 [1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(buff2_reg__0_1[8]),
        .O(\matrix_d0[8]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[8]_INST_0_i_6 
       (.I0(\matrix_d0[8]_INST_0_i_13_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[11]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[8]_INST_0_i_1 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h3333300022222222)) 
    \matrix_d0[8]_INST_0_i_8 
       (.I0(\matrix_d0[8]_INST_0_i_15_n_0 ),
        .I1(\matrix_d0[28]_INST_0_i_1 ),
        .I2(buff2_reg__0[10]),
        .I3(matrix_address0161_out),
        .I4(\matrix_d0[8]_INST_0_i_2 ),
        .I5(\matrix_d0[28]_INST_0_i_1_1 ),
        .O(\buff2_reg[10]_0 ));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_24
   (reg_9711,
    \ap_CS_fsm_reg[67] ,
    \ap_CS_fsm_reg[67]_0 ,
    \ap_CS_fsm_reg[67]_1 ,
    \ap_CS_fsm_reg[67]_2 ,
    \ap_CS_fsm_reg[67]_3 ,
    \ap_CS_fsm_reg[67]_4 ,
    \ap_CS_fsm_reg[67]_5 ,
    \ap_CS_fsm_reg[67]_6 ,
    \ap_CS_fsm_reg[67]_7 ,
    \ap_CS_fsm_reg[67]_8 ,
    \ap_CS_fsm_reg[67]_9 ,
    \ap_CS_fsm_reg[67]_10 ,
    \ap_CS_fsm_reg[67]_11 ,
    \ap_CS_fsm_reg[67]_12 ,
    \ap_CS_fsm_reg[67]_13 ,
    \ap_CS_fsm_reg[67]_14 ,
    \ap_CS_fsm_reg[67]_15 ,
    \ap_CS_fsm_reg[67]_16 ,
    \ap_CS_fsm_reg[67]_17 ,
    \ap_CS_fsm_reg[67]_18 ,
    \ap_CS_fsm_reg[67]_19 ,
    \ap_CS_fsm_reg[67]_20 ,
    \ap_CS_fsm_reg[67]_21 ,
    \ap_CS_fsm_reg[67]_22 ,
    \ap_CS_fsm_reg[67]_23 ,
    \ap_CS_fsm_reg[67]_24 ,
    \ap_CS_fsm_reg[67]_25 ,
    \ap_CS_fsm_reg[67]_26 ,
    \ap_CS_fsm_reg[67]_27 ,
    \ap_CS_fsm_reg[67]_28 ,
    \ap_CS_fsm_reg[67]_29 ,
    \ap_CS_fsm_reg[67]_30 ,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff1_reg_0,
    \matrix_d1[0]_INST_0_i_4 ,
    ap_enable_reg_pp0_iter0,
    \matrix_d1[0]_INST_0_i_4_0 ,
    \matrix_d1[0]_INST_0_i_4_1 ,
    buff2_reg__0,
    buff2_reg__0_0,
    \matrix_d1[0]_INST_0_i_3 ,
    \matrix_d1[0]_INST_0_i_2 ,
    \matrix_d1[0]_INST_0_i_1 ,
    \matrix_d1[4]_INST_0_i_4 ,
    \matrix_d1[4]_INST_0_i_3 ,
    \matrix_d1[4]_INST_0_i_2 ,
    \matrix_d1[4]_INST_0_i_1 ,
    \matrix_d1[8]_INST_0_i_4 ,
    \matrix_d1[8]_INST_0_i_3 ,
    \matrix_d1[8]_INST_0_i_2 ,
    \matrix_d1[8]_INST_0_i_1 ,
    \matrix_d1[12]_INST_0_i_4 ,
    \matrix_d1[12]_INST_0_i_3 ,
    \matrix_d1[12]_INST_0_i_2 ,
    \matrix_d1[12]_INST_0_i_1 ,
    \matrix_d1[16]_INST_0_i_4 ,
    \matrix_d1[16]_INST_0_i_3 ,
    \matrix_d1[16]_INST_0_i_2 ,
    \matrix_d1[16]_INST_0_i_1 ,
    \matrix_d1[20]_INST_0_i_4 ,
    \matrix_d1[20]_INST_0_i_3 ,
    \matrix_d1[20]_INST_0_i_2 ,
    \matrix_d1[20]_INST_0_i_1 ,
    \matrix_d1[24]_INST_0_i_4 ,
    \matrix_d1[24]_INST_0_i_3 ,
    \matrix_d1[24]_INST_0_i_2 ,
    \matrix_d1[24]_INST_0_i_1 ,
    \matrix_d1[28]_INST_0_i_4 ,
    \matrix_d1[28]_INST_0_i_3 ,
    \matrix_d1[28]_INST_0_i_2 ,
    \matrix_d1[28]_INST_0_i_1 );
  output reg_9711;
  output \ap_CS_fsm_reg[67] ;
  output \ap_CS_fsm_reg[67]_0 ;
  output \ap_CS_fsm_reg[67]_1 ;
  output \ap_CS_fsm_reg[67]_2 ;
  output \ap_CS_fsm_reg[67]_3 ;
  output \ap_CS_fsm_reg[67]_4 ;
  output \ap_CS_fsm_reg[67]_5 ;
  output \ap_CS_fsm_reg[67]_6 ;
  output \ap_CS_fsm_reg[67]_7 ;
  output \ap_CS_fsm_reg[67]_8 ;
  output \ap_CS_fsm_reg[67]_9 ;
  output \ap_CS_fsm_reg[67]_10 ;
  output \ap_CS_fsm_reg[67]_11 ;
  output \ap_CS_fsm_reg[67]_12 ;
  output \ap_CS_fsm_reg[67]_13 ;
  output \ap_CS_fsm_reg[67]_14 ;
  output \ap_CS_fsm_reg[67]_15 ;
  output \ap_CS_fsm_reg[67]_16 ;
  output \ap_CS_fsm_reg[67]_17 ;
  output \ap_CS_fsm_reg[67]_18 ;
  output \ap_CS_fsm_reg[67]_19 ;
  output \ap_CS_fsm_reg[67]_20 ;
  output \ap_CS_fsm_reg[67]_21 ;
  output \ap_CS_fsm_reg[67]_22 ;
  output \ap_CS_fsm_reg[67]_23 ;
  output \ap_CS_fsm_reg[67]_24 ;
  output \ap_CS_fsm_reg[67]_25 ;
  output \ap_CS_fsm_reg[67]_26 ;
  output \ap_CS_fsm_reg[67]_27 ;
  output \ap_CS_fsm_reg[67]_28 ;
  output \ap_CS_fsm_reg[67]_29 ;
  output \ap_CS_fsm_reg[67]_30 ;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input buff1_reg_0;
  input [5:0]\matrix_d1[0]_INST_0_i_4 ;
  input ap_enable_reg_pp0_iter0;
  input \matrix_d1[0]_INST_0_i_4_0 ;
  input \matrix_d1[0]_INST_0_i_4_1 ;
  input [31:0]buff2_reg__0;
  input [31:0]buff2_reg__0_0;
  input \matrix_d1[0]_INST_0_i_3 ;
  input \matrix_d1[0]_INST_0_i_2 ;
  input \matrix_d1[0]_INST_0_i_1 ;
  input \matrix_d1[4]_INST_0_i_4 ;
  input \matrix_d1[4]_INST_0_i_3 ;
  input \matrix_d1[4]_INST_0_i_2 ;
  input \matrix_d1[4]_INST_0_i_1 ;
  input \matrix_d1[8]_INST_0_i_4 ;
  input \matrix_d1[8]_INST_0_i_3 ;
  input \matrix_d1[8]_INST_0_i_2 ;
  input \matrix_d1[8]_INST_0_i_1 ;
  input \matrix_d1[12]_INST_0_i_4 ;
  input \matrix_d1[12]_INST_0_i_3 ;
  input \matrix_d1[12]_INST_0_i_2 ;
  input \matrix_d1[12]_INST_0_i_1 ;
  input \matrix_d1[16]_INST_0_i_4 ;
  input \matrix_d1[16]_INST_0_i_3 ;
  input \matrix_d1[16]_INST_0_i_2 ;
  input \matrix_d1[16]_INST_0_i_1 ;
  input \matrix_d1[20]_INST_0_i_4 ;
  input \matrix_d1[20]_INST_0_i_3 ;
  input \matrix_d1[20]_INST_0_i_2 ;
  input \matrix_d1[20]_INST_0_i_1 ;
  input \matrix_d1[24]_INST_0_i_4 ;
  input \matrix_d1[24]_INST_0_i_3 ;
  input \matrix_d1[24]_INST_0_i_2 ;
  input \matrix_d1[24]_INST_0_i_1 ;
  input \matrix_d1[28]_INST_0_i_4 ;
  input \matrix_d1[28]_INST_0_i_3 ;
  input \matrix_d1[28]_INST_0_i_2 ;
  input \matrix_d1[28]_INST_0_i_1 ;

  wire [14:0]Q;
  wire [16:0]a_q0;
  wire \ap_CS_fsm_reg[67] ;
  wire \ap_CS_fsm_reg[67]_0 ;
  wire \ap_CS_fsm_reg[67]_1 ;
  wire \ap_CS_fsm_reg[67]_10 ;
  wire \ap_CS_fsm_reg[67]_11 ;
  wire \ap_CS_fsm_reg[67]_12 ;
  wire \ap_CS_fsm_reg[67]_13 ;
  wire \ap_CS_fsm_reg[67]_14 ;
  wire \ap_CS_fsm_reg[67]_15 ;
  wire \ap_CS_fsm_reg[67]_16 ;
  wire \ap_CS_fsm_reg[67]_17 ;
  wire \ap_CS_fsm_reg[67]_18 ;
  wire \ap_CS_fsm_reg[67]_19 ;
  wire \ap_CS_fsm_reg[67]_2 ;
  wire \ap_CS_fsm_reg[67]_20 ;
  wire \ap_CS_fsm_reg[67]_21 ;
  wire \ap_CS_fsm_reg[67]_22 ;
  wire \ap_CS_fsm_reg[67]_23 ;
  wire \ap_CS_fsm_reg[67]_24 ;
  wire \ap_CS_fsm_reg[67]_25 ;
  wire \ap_CS_fsm_reg[67]_26 ;
  wire \ap_CS_fsm_reg[67]_27 ;
  wire \ap_CS_fsm_reg[67]_28 ;
  wire \ap_CS_fsm_reg[67]_29 ;
  wire \ap_CS_fsm_reg[67]_3 ;
  wire \ap_CS_fsm_reg[67]_30 ;
  wire \ap_CS_fsm_reg[67]_4 ;
  wire \ap_CS_fsm_reg[67]_5 ;
  wire \ap_CS_fsm_reg[67]_6 ;
  wire \ap_CS_fsm_reg[67]_7 ;
  wire \ap_CS_fsm_reg[67]_8 ;
  wire \ap_CS_fsm_reg[67]_9 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_0;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire [31:0]buff2_reg__0_0;
  wire [31:0]buff2_reg__0_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire \matrix_d1[0]_INST_0_i_1 ;
  wire \matrix_d1[0]_INST_0_i_13_n_0 ;
  wire \matrix_d1[0]_INST_0_i_15_n_0 ;
  wire \matrix_d1[0]_INST_0_i_17_n_0 ;
  wire \matrix_d1[0]_INST_0_i_19_n_0 ;
  wire \matrix_d1[0]_INST_0_i_2 ;
  wire \matrix_d1[0]_INST_0_i_3 ;
  wire [5:0]\matrix_d1[0]_INST_0_i_4 ;
  wire \matrix_d1[0]_INST_0_i_4_0 ;
  wire \matrix_d1[0]_INST_0_i_4_1 ;
  wire \matrix_d1[12]_INST_0_i_1 ;
  wire \matrix_d1[12]_INST_0_i_13_n_0 ;
  wire \matrix_d1[12]_INST_0_i_15_n_0 ;
  wire \matrix_d1[12]_INST_0_i_17_n_0 ;
  wire \matrix_d1[12]_INST_0_i_19_n_0 ;
  wire \matrix_d1[12]_INST_0_i_2 ;
  wire \matrix_d1[12]_INST_0_i_3 ;
  wire \matrix_d1[12]_INST_0_i_4 ;
  wire \matrix_d1[16]_INST_0_i_1 ;
  wire \matrix_d1[16]_INST_0_i_13_n_0 ;
  wire \matrix_d1[16]_INST_0_i_15_n_0 ;
  wire \matrix_d1[16]_INST_0_i_17_n_0 ;
  wire \matrix_d1[16]_INST_0_i_19_n_0 ;
  wire \matrix_d1[16]_INST_0_i_2 ;
  wire \matrix_d1[16]_INST_0_i_3 ;
  wire \matrix_d1[16]_INST_0_i_4 ;
  wire \matrix_d1[20]_INST_0_i_1 ;
  wire \matrix_d1[20]_INST_0_i_13_n_0 ;
  wire \matrix_d1[20]_INST_0_i_15_n_0 ;
  wire \matrix_d1[20]_INST_0_i_17_n_0 ;
  wire \matrix_d1[20]_INST_0_i_19_n_0 ;
  wire \matrix_d1[20]_INST_0_i_2 ;
  wire \matrix_d1[20]_INST_0_i_3 ;
  wire \matrix_d1[20]_INST_0_i_4 ;
  wire \matrix_d1[24]_INST_0_i_1 ;
  wire \matrix_d1[24]_INST_0_i_13_n_0 ;
  wire \matrix_d1[24]_INST_0_i_15_n_0 ;
  wire \matrix_d1[24]_INST_0_i_17_n_0 ;
  wire \matrix_d1[24]_INST_0_i_19_n_0 ;
  wire \matrix_d1[24]_INST_0_i_2 ;
  wire \matrix_d1[24]_INST_0_i_3 ;
  wire \matrix_d1[24]_INST_0_i_4 ;
  wire \matrix_d1[28]_INST_0_i_1 ;
  wire \matrix_d1[28]_INST_0_i_13_n_0 ;
  wire \matrix_d1[28]_INST_0_i_16_n_0 ;
  wire \matrix_d1[28]_INST_0_i_18_n_0 ;
  wire \matrix_d1[28]_INST_0_i_2 ;
  wire \matrix_d1[28]_INST_0_i_20_n_0 ;
  wire \matrix_d1[28]_INST_0_i_3 ;
  wire \matrix_d1[28]_INST_0_i_4 ;
  wire \matrix_d1[4]_INST_0_i_1 ;
  wire \matrix_d1[4]_INST_0_i_13_n_0 ;
  wire \matrix_d1[4]_INST_0_i_15_n_0 ;
  wire \matrix_d1[4]_INST_0_i_17_n_0 ;
  wire \matrix_d1[4]_INST_0_i_19_n_0 ;
  wire \matrix_d1[4]_INST_0_i_2 ;
  wire \matrix_d1[4]_INST_0_i_3 ;
  wire \matrix_d1[4]_INST_0_i_4 ;
  wire \matrix_d1[8]_INST_0_i_1 ;
  wire \matrix_d1[8]_INST_0_i_13_n_0 ;
  wire \matrix_d1[8]_INST_0_i_15_n_0 ;
  wire \matrix_d1[8]_INST_0_i_17_n_0 ;
  wire \matrix_d1[8]_INST_0_i_19_n_0 ;
  wire \matrix_d1[8]_INST_0_i_2 ;
  wire \matrix_d1[8]_INST_0_i_3 ;
  wire \matrix_d1[8]_INST_0_i_4 ;
  wire [31:0]matrix_q1;
  wire reg_9711;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_9711),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q1[31],matrix_q1[31],matrix_q1[31],matrix_q1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_9711),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0_1[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0_1[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0_1[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0_1[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0_1[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0_1[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0_1[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0_1[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0_1[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0_1[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0_1[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0_1[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0_1[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0_1[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0_1[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0_1[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0_1[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0_1[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \col_load_3_reg_1853[8]_i_1 
       (.I0(buff1_reg_0),
        .I1(\matrix_d1[0]_INST_0_i_4 [0]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(reg_9711));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[0]_INST_0_i_10 
       (.I0(\matrix_d1[0]_INST_0_i_17_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[0]_INST_0_i_3 ),
        .O(\ap_CS_fsm_reg[67]_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[0]_INST_0_i_12 
       (.I0(\matrix_d1[0]_INST_0_i_19_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[0]_INST_0_i_4_1 ),
        .O(\ap_CS_fsm_reg[67] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[0]_INST_0_i_13 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[3]),
        .I2(buff2_reg__0[3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[3]),
        .O(\matrix_d1[0]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[0]_INST_0_i_15 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[2]),
        .I2(buff2_reg__0[2]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[2]),
        .O(\matrix_d1[0]_INST_0_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[0]_INST_0_i_17 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[1]),
        .I2(buff2_reg__0[1]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[1]),
        .O(\matrix_d1[0]_INST_0_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[0]_INST_0_i_19 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[0]),
        .I2(buff2_reg__0[0]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[0]),
        .O(\matrix_d1[0]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[0]_INST_0_i_6 
       (.I0(\matrix_d1[0]_INST_0_i_13_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[0]_INST_0_i_1 ),
        .O(\ap_CS_fsm_reg[67]_2 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[0]_INST_0_i_8 
       (.I0(\matrix_d1[0]_INST_0_i_15_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[0]_INST_0_i_2 ),
        .O(\ap_CS_fsm_reg[67]_1 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[12]_INST_0_i_10 
       (.I0(\matrix_d1[12]_INST_0_i_17_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[12]_INST_0_i_3 ),
        .O(\ap_CS_fsm_reg[67]_12 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[12]_INST_0_i_12 
       (.I0(\matrix_d1[12]_INST_0_i_19_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[12]_INST_0_i_4 ),
        .O(\ap_CS_fsm_reg[67]_11 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[12]_INST_0_i_13 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[15]),
        .I2(buff2_reg__0[15]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[15]),
        .O(\matrix_d1[12]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[12]_INST_0_i_15 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[14]),
        .I2(buff2_reg__0[14]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[14]),
        .O(\matrix_d1[12]_INST_0_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[12]_INST_0_i_17 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[13]),
        .I2(buff2_reg__0[13]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[13]),
        .O(\matrix_d1[12]_INST_0_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[12]_INST_0_i_19 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[12]),
        .I2(buff2_reg__0[12]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[12]),
        .O(\matrix_d1[12]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[12]_INST_0_i_6 
       (.I0(\matrix_d1[12]_INST_0_i_13_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[12]_INST_0_i_1 ),
        .O(\ap_CS_fsm_reg[67]_14 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[12]_INST_0_i_8 
       (.I0(\matrix_d1[12]_INST_0_i_15_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[12]_INST_0_i_2 ),
        .O(\ap_CS_fsm_reg[67]_13 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[16]_INST_0_i_10 
       (.I0(\matrix_d1[16]_INST_0_i_17_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[16]_INST_0_i_3 ),
        .O(\ap_CS_fsm_reg[67]_16 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[16]_INST_0_i_12 
       (.I0(\matrix_d1[16]_INST_0_i_19_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[16]_INST_0_i_4 ),
        .O(\ap_CS_fsm_reg[67]_15 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[16]_INST_0_i_13 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[19]),
        .I2(buff2_reg__0[19]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[19]),
        .O(\matrix_d1[16]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[16]_INST_0_i_15 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[18]),
        .I2(buff2_reg__0[18]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[18]),
        .O(\matrix_d1[16]_INST_0_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[16]_INST_0_i_17 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[17]),
        .I2(buff2_reg__0[17]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[17]),
        .O(\matrix_d1[16]_INST_0_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[16]_INST_0_i_19 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[16]),
        .I2(buff2_reg__0[16]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[16]),
        .O(\matrix_d1[16]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[16]_INST_0_i_6 
       (.I0(\matrix_d1[16]_INST_0_i_13_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[16]_INST_0_i_1 ),
        .O(\ap_CS_fsm_reg[67]_18 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[16]_INST_0_i_8 
       (.I0(\matrix_d1[16]_INST_0_i_15_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[16]_INST_0_i_2 ),
        .O(\ap_CS_fsm_reg[67]_17 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[20]_INST_0_i_10 
       (.I0(\matrix_d1[20]_INST_0_i_17_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[20]_INST_0_i_3 ),
        .O(\ap_CS_fsm_reg[67]_20 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[20]_INST_0_i_12 
       (.I0(\matrix_d1[20]_INST_0_i_19_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[20]_INST_0_i_4 ),
        .O(\ap_CS_fsm_reg[67]_19 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[20]_INST_0_i_13 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[23]),
        .I2(buff2_reg__0[23]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[23]),
        .O(\matrix_d1[20]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[20]_INST_0_i_15 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[22]),
        .I2(buff2_reg__0[22]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[22]),
        .O(\matrix_d1[20]_INST_0_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[20]_INST_0_i_17 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[21]),
        .I2(buff2_reg__0[21]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[21]),
        .O(\matrix_d1[20]_INST_0_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[20]_INST_0_i_19 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[20]),
        .I2(buff2_reg__0[20]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[20]),
        .O(\matrix_d1[20]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[20]_INST_0_i_6 
       (.I0(\matrix_d1[20]_INST_0_i_13_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[20]_INST_0_i_1 ),
        .O(\ap_CS_fsm_reg[67]_22 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[20]_INST_0_i_8 
       (.I0(\matrix_d1[20]_INST_0_i_15_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[20]_INST_0_i_2 ),
        .O(\ap_CS_fsm_reg[67]_21 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[24]_INST_0_i_10 
       (.I0(\matrix_d1[24]_INST_0_i_17_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[24]_INST_0_i_3 ),
        .O(\ap_CS_fsm_reg[67]_24 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[24]_INST_0_i_12 
       (.I0(\matrix_d1[24]_INST_0_i_19_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[24]_INST_0_i_4 ),
        .O(\ap_CS_fsm_reg[67]_23 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[24]_INST_0_i_13 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[27]),
        .I2(buff2_reg__0[27]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[27]),
        .O(\matrix_d1[24]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[24]_INST_0_i_15 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[26]),
        .I2(buff2_reg__0[26]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[26]),
        .O(\matrix_d1[24]_INST_0_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[24]_INST_0_i_17 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[25]),
        .I2(buff2_reg__0[25]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[25]),
        .O(\matrix_d1[24]_INST_0_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[24]_INST_0_i_19 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[24]),
        .I2(buff2_reg__0[24]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[24]),
        .O(\matrix_d1[24]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[24]_INST_0_i_6 
       (.I0(\matrix_d1[24]_INST_0_i_13_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[24]_INST_0_i_1 ),
        .O(\ap_CS_fsm_reg[67]_26 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[24]_INST_0_i_8 
       (.I0(\matrix_d1[24]_INST_0_i_15_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[24]_INST_0_i_2 ),
        .O(\ap_CS_fsm_reg[67]_25 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[28]_INST_0_i_10 
       (.I0(\matrix_d1[28]_INST_0_i_18_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[28]_INST_0_i_3 ),
        .O(\ap_CS_fsm_reg[67]_28 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[28]_INST_0_i_12 
       (.I0(\matrix_d1[28]_INST_0_i_20_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[28]_INST_0_i_4 ),
        .O(\ap_CS_fsm_reg[67]_27 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[28]_INST_0_i_13 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[31]),
        .I2(buff2_reg__0[31]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[31]),
        .O(\matrix_d1[28]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[28]_INST_0_i_16 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[30]),
        .I2(buff2_reg__0[30]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[30]),
        .O(\matrix_d1[28]_INST_0_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[28]_INST_0_i_18 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[29]),
        .I2(buff2_reg__0[29]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[29]),
        .O(\matrix_d1[28]_INST_0_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[28]_INST_0_i_20 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[28]),
        .I2(buff2_reg__0[28]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[28]),
        .O(\matrix_d1[28]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[28]_INST_0_i_6 
       (.I0(\matrix_d1[28]_INST_0_i_13_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[28]_INST_0_i_1 ),
        .O(\ap_CS_fsm_reg[67]_30 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[28]_INST_0_i_8 
       (.I0(\matrix_d1[28]_INST_0_i_16_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[28]_INST_0_i_2 ),
        .O(\ap_CS_fsm_reg[67]_29 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[4]_INST_0_i_10 
       (.I0(\matrix_d1[4]_INST_0_i_17_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[4]_INST_0_i_3 ),
        .O(\ap_CS_fsm_reg[67]_4 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[4]_INST_0_i_12 
       (.I0(\matrix_d1[4]_INST_0_i_19_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[4]_INST_0_i_4 ),
        .O(\ap_CS_fsm_reg[67]_3 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[4]_INST_0_i_13 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[7]),
        .I2(buff2_reg__0[7]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[7]),
        .O(\matrix_d1[4]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[4]_INST_0_i_15 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[6]),
        .I2(buff2_reg__0[6]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[6]),
        .O(\matrix_d1[4]_INST_0_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[4]_INST_0_i_17 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[5]),
        .I2(buff2_reg__0[5]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[5]),
        .O(\matrix_d1[4]_INST_0_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[4]_INST_0_i_19 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[4]),
        .I2(buff2_reg__0[4]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[4]),
        .O(\matrix_d1[4]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[4]_INST_0_i_6 
       (.I0(\matrix_d1[4]_INST_0_i_13_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[4]_INST_0_i_1 ),
        .O(\ap_CS_fsm_reg[67]_6 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[4]_INST_0_i_8 
       (.I0(\matrix_d1[4]_INST_0_i_15_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[4]_INST_0_i_2 ),
        .O(\ap_CS_fsm_reg[67]_5 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[8]_INST_0_i_10 
       (.I0(\matrix_d1[8]_INST_0_i_17_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[8]_INST_0_i_3 ),
        .O(\ap_CS_fsm_reg[67]_8 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[8]_INST_0_i_12 
       (.I0(\matrix_d1[8]_INST_0_i_19_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[8]_INST_0_i_4 ),
        .O(\ap_CS_fsm_reg[67]_7 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[8]_INST_0_i_13 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[11]),
        .I2(buff2_reg__0[11]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[11]),
        .O(\matrix_d1[8]_INST_0_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[8]_INST_0_i_15 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[10]),
        .I2(buff2_reg__0[10]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[10]),
        .O(\matrix_d1[8]_INST_0_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[8]_INST_0_i_17 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[9]),
        .I2(buff2_reg__0[9]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[9]),
        .O(\matrix_d1[8]_INST_0_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \matrix_d1[8]_INST_0_i_19 
       (.I0(\matrix_d1[0]_INST_0_i_4 [1]),
        .I1(buff2_reg__0_1[8]),
        .I2(buff2_reg__0[8]),
        .I3(\matrix_d1[0]_INST_0_i_4 [2]),
        .I4(buff2_reg__0_0[8]),
        .O(\matrix_d1[8]_INST_0_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[8]_INST_0_i_6 
       (.I0(\matrix_d1[8]_INST_0_i_13_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[8]_INST_0_i_1 ),
        .O(\ap_CS_fsm_reg[67]_10 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \matrix_d1[8]_INST_0_i_8 
       (.I0(\matrix_d1[8]_INST_0_i_15_n_0 ),
        .I1(\matrix_d1[0]_INST_0_i_4 [5]),
        .I2(\matrix_d1[0]_INST_0_i_4 [3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [4]),
        .I4(\matrix_d1[0]_INST_0_i_4_0 ),
        .I5(\matrix_d1[8]_INST_0_i_2 ),
        .O(\ap_CS_fsm_reg[67]_9 ));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_25
   (matrix_d0,
    E,
    ap_clk,
    matrix_q0,
    a_q1,
    Q,
    matrix_address0173_out,
    matrix_d0_31_sp_1,
    \matrix_d0[31]_0 ,
    \matrix_d0[31]_1 ,
    matrix_d0_3_sp_1,
    \matrix_d0[3]_0 ,
    \matrix_d0[3]_1 ,
    \matrix_d0[3]_2 ,
    \matrix_d0[3]_3 ,
    \matrix_d0[3]_4 ,
    \matrix_d0[3]_5 ,
    \matrix_d0[3]_6 ,
    matrix_d0_7_sp_1,
    \matrix_d0[7]_0 ,
    \matrix_d0[7]_1 ,
    \matrix_d0[7]_2 ,
    \matrix_d0[7]_3 ,
    \matrix_d0[7]_4 ,
    \matrix_d0[7]_5 ,
    \matrix_d0[7]_6 ,
    matrix_d0_11_sp_1,
    \matrix_d0[11]_0 ,
    \matrix_d0[11]_1 ,
    \matrix_d0[11]_2 ,
    \matrix_d0[11]_3 ,
    \matrix_d0[11]_4 ,
    \matrix_d0[11]_5 ,
    \matrix_d0[11]_6 ,
    matrix_d0_15_sp_1,
    \matrix_d0[15]_0 ,
    \matrix_d0[15]_1 ,
    \matrix_d0[15]_2 ,
    \matrix_d0[15]_3 ,
    \matrix_d0[15]_4 ,
    \matrix_d0[15]_5 ,
    \matrix_d0[15]_6 ,
    matrix_d0_19_sp_1,
    \matrix_d0[19]_0 ,
    \matrix_d0[19]_1 ,
    \matrix_d0[19]_2 ,
    \matrix_d0[19]_3 ,
    \matrix_d0[19]_4 ,
    \matrix_d0[19]_5 ,
    \matrix_d0[19]_6 ,
    matrix_d0_23_sp_1,
    \matrix_d0[23]_0 ,
    \matrix_d0[23]_1 ,
    \matrix_d0[23]_2 ,
    \matrix_d0[23]_3 ,
    \matrix_d0[23]_4 ,
    \matrix_d0[23]_5 ,
    \matrix_d0[23]_6 ,
    matrix_d0_27_sp_1,
    \matrix_d0[27]_0 ,
    \matrix_d0[27]_1 ,
    \matrix_d0[27]_2 ,
    \matrix_d0[27]_3 ,
    \matrix_d0[27]_4 ,
    \matrix_d0[27]_5 ,
    \matrix_d0[27]_6 ,
    \matrix_d0[31]_2 ,
    \matrix_d0[31]_3 ,
    \matrix_d0[31]_4 ,
    \matrix_d0[31]_5 ,
    \matrix_d0[31]_6 ,
    \matrix_d0[31]_7 );
  output [31:0]matrix_d0;
  input [0:0]E;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;
  input matrix_address0173_out;
  input matrix_d0_31_sp_1;
  input \matrix_d0[31]_0 ;
  input [31:0]\matrix_d0[31]_1 ;
  input matrix_d0_3_sp_1;
  input \matrix_d0[3]_0 ;
  input \matrix_d0[3]_1 ;
  input \matrix_d0[3]_2 ;
  input \matrix_d0[3]_3 ;
  input \matrix_d0[3]_4 ;
  input \matrix_d0[3]_5 ;
  input \matrix_d0[3]_6 ;
  input matrix_d0_7_sp_1;
  input \matrix_d0[7]_0 ;
  input \matrix_d0[7]_1 ;
  input \matrix_d0[7]_2 ;
  input \matrix_d0[7]_3 ;
  input \matrix_d0[7]_4 ;
  input \matrix_d0[7]_5 ;
  input \matrix_d0[7]_6 ;
  input matrix_d0_11_sp_1;
  input \matrix_d0[11]_0 ;
  input \matrix_d0[11]_1 ;
  input \matrix_d0[11]_2 ;
  input \matrix_d0[11]_3 ;
  input \matrix_d0[11]_4 ;
  input \matrix_d0[11]_5 ;
  input \matrix_d0[11]_6 ;
  input matrix_d0_15_sp_1;
  input \matrix_d0[15]_0 ;
  input \matrix_d0[15]_1 ;
  input \matrix_d0[15]_2 ;
  input \matrix_d0[15]_3 ;
  input \matrix_d0[15]_4 ;
  input \matrix_d0[15]_5 ;
  input \matrix_d0[15]_6 ;
  input matrix_d0_19_sp_1;
  input \matrix_d0[19]_0 ;
  input \matrix_d0[19]_1 ;
  input \matrix_d0[19]_2 ;
  input \matrix_d0[19]_3 ;
  input \matrix_d0[19]_4 ;
  input \matrix_d0[19]_5 ;
  input \matrix_d0[19]_6 ;
  input matrix_d0_23_sp_1;
  input \matrix_d0[23]_0 ;
  input \matrix_d0[23]_1 ;
  input \matrix_d0[23]_2 ;
  input \matrix_d0[23]_3 ;
  input \matrix_d0[23]_4 ;
  input \matrix_d0[23]_5 ;
  input \matrix_d0[23]_6 ;
  input matrix_d0_27_sp_1;
  input \matrix_d0[27]_0 ;
  input \matrix_d0[27]_1 ;
  input \matrix_d0[27]_2 ;
  input \matrix_d0[27]_3 ;
  input \matrix_d0[27]_4 ;
  input \matrix_d0[27]_5 ;
  input \matrix_d0[27]_6 ;
  input \matrix_d0[31]_2 ;
  input \matrix_d0[31]_3 ;
  input \matrix_d0[31]_4 ;
  input \matrix_d0[31]_5 ;
  input \matrix_d0[31]_6 ;
  input \matrix_d0[31]_7 ;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire matrix_address0173_out;
  wire [31:0]matrix_d0;
  wire \matrix_d0[0]_INST_0_i_1_n_0 ;
  wire \matrix_d0[0]_INST_0_i_2_n_0 ;
  wire \matrix_d0[0]_INST_0_i_3_n_0 ;
  wire \matrix_d0[0]_INST_0_i_4_n_0 ;
  wire \matrix_d0[0]_INST_0_n_0 ;
  wire \matrix_d0[0]_INST_0_n_1 ;
  wire \matrix_d0[0]_INST_0_n_2 ;
  wire \matrix_d0[0]_INST_0_n_3 ;
  wire \matrix_d0[11]_0 ;
  wire \matrix_d0[11]_1 ;
  wire \matrix_d0[11]_2 ;
  wire \matrix_d0[11]_3 ;
  wire \matrix_d0[11]_4 ;
  wire \matrix_d0[11]_5 ;
  wire \matrix_d0[11]_6 ;
  wire \matrix_d0[12]_INST_0_i_1_n_0 ;
  wire \matrix_d0[12]_INST_0_i_2_n_0 ;
  wire \matrix_d0[12]_INST_0_i_3_n_0 ;
  wire \matrix_d0[12]_INST_0_i_4_n_0 ;
  wire \matrix_d0[12]_INST_0_n_0 ;
  wire \matrix_d0[12]_INST_0_n_1 ;
  wire \matrix_d0[12]_INST_0_n_2 ;
  wire \matrix_d0[12]_INST_0_n_3 ;
  wire \matrix_d0[15]_0 ;
  wire \matrix_d0[15]_1 ;
  wire \matrix_d0[15]_2 ;
  wire \matrix_d0[15]_3 ;
  wire \matrix_d0[15]_4 ;
  wire \matrix_d0[15]_5 ;
  wire \matrix_d0[15]_6 ;
  wire \matrix_d0[16]_INST_0_i_1_n_0 ;
  wire \matrix_d0[16]_INST_0_i_2_n_0 ;
  wire \matrix_d0[16]_INST_0_i_3_n_0 ;
  wire \matrix_d0[16]_INST_0_i_4_n_0 ;
  wire \matrix_d0[16]_INST_0_n_0 ;
  wire \matrix_d0[16]_INST_0_n_1 ;
  wire \matrix_d0[16]_INST_0_n_2 ;
  wire \matrix_d0[16]_INST_0_n_3 ;
  wire \matrix_d0[19]_0 ;
  wire \matrix_d0[19]_1 ;
  wire \matrix_d0[19]_2 ;
  wire \matrix_d0[19]_3 ;
  wire \matrix_d0[19]_4 ;
  wire \matrix_d0[19]_5 ;
  wire \matrix_d0[19]_6 ;
  wire \matrix_d0[20]_INST_0_i_1_n_0 ;
  wire \matrix_d0[20]_INST_0_i_2_n_0 ;
  wire \matrix_d0[20]_INST_0_i_3_n_0 ;
  wire \matrix_d0[20]_INST_0_i_4_n_0 ;
  wire \matrix_d0[20]_INST_0_n_0 ;
  wire \matrix_d0[20]_INST_0_n_1 ;
  wire \matrix_d0[20]_INST_0_n_2 ;
  wire \matrix_d0[20]_INST_0_n_3 ;
  wire \matrix_d0[23]_0 ;
  wire \matrix_d0[23]_1 ;
  wire \matrix_d0[23]_2 ;
  wire \matrix_d0[23]_3 ;
  wire \matrix_d0[23]_4 ;
  wire \matrix_d0[23]_5 ;
  wire \matrix_d0[23]_6 ;
  wire \matrix_d0[24]_INST_0_i_1_n_0 ;
  wire \matrix_d0[24]_INST_0_i_2_n_0 ;
  wire \matrix_d0[24]_INST_0_i_3_n_0 ;
  wire \matrix_d0[24]_INST_0_i_4_n_0 ;
  wire \matrix_d0[24]_INST_0_n_0 ;
  wire \matrix_d0[24]_INST_0_n_1 ;
  wire \matrix_d0[24]_INST_0_n_2 ;
  wire \matrix_d0[24]_INST_0_n_3 ;
  wire \matrix_d0[27]_0 ;
  wire \matrix_d0[27]_1 ;
  wire \matrix_d0[27]_2 ;
  wire \matrix_d0[27]_3 ;
  wire \matrix_d0[27]_4 ;
  wire \matrix_d0[27]_5 ;
  wire \matrix_d0[27]_6 ;
  wire \matrix_d0[28]_INST_0_i_1_n_0 ;
  wire \matrix_d0[28]_INST_0_i_2_n_0 ;
  wire \matrix_d0[28]_INST_0_i_3_n_0 ;
  wire \matrix_d0[28]_INST_0_i_4_n_0 ;
  wire \matrix_d0[28]_INST_0_n_1 ;
  wire \matrix_d0[28]_INST_0_n_2 ;
  wire \matrix_d0[28]_INST_0_n_3 ;
  wire \matrix_d0[31]_0 ;
  wire [31:0]\matrix_d0[31]_1 ;
  wire \matrix_d0[31]_2 ;
  wire \matrix_d0[31]_3 ;
  wire \matrix_d0[31]_4 ;
  wire \matrix_d0[31]_5 ;
  wire \matrix_d0[31]_6 ;
  wire \matrix_d0[31]_7 ;
  wire \matrix_d0[3]_0 ;
  wire \matrix_d0[3]_1 ;
  wire \matrix_d0[3]_2 ;
  wire \matrix_d0[3]_3 ;
  wire \matrix_d0[3]_4 ;
  wire \matrix_d0[3]_5 ;
  wire \matrix_d0[3]_6 ;
  wire \matrix_d0[4]_INST_0_i_1_n_0 ;
  wire \matrix_d0[4]_INST_0_i_2_n_0 ;
  wire \matrix_d0[4]_INST_0_i_3_n_0 ;
  wire \matrix_d0[4]_INST_0_i_4_n_0 ;
  wire \matrix_d0[4]_INST_0_n_0 ;
  wire \matrix_d0[4]_INST_0_n_1 ;
  wire \matrix_d0[4]_INST_0_n_2 ;
  wire \matrix_d0[4]_INST_0_n_3 ;
  wire \matrix_d0[7]_0 ;
  wire \matrix_d0[7]_1 ;
  wire \matrix_d0[7]_2 ;
  wire \matrix_d0[7]_3 ;
  wire \matrix_d0[7]_4 ;
  wire \matrix_d0[7]_5 ;
  wire \matrix_d0[7]_6 ;
  wire \matrix_d0[8]_INST_0_i_1_n_0 ;
  wire \matrix_d0[8]_INST_0_i_2_n_0 ;
  wire \matrix_d0[8]_INST_0_i_3_n_0 ;
  wire \matrix_d0[8]_INST_0_i_4_n_0 ;
  wire \matrix_d0[8]_INST_0_n_0 ;
  wire \matrix_d0[8]_INST_0_n_1 ;
  wire \matrix_d0[8]_INST_0_n_2 ;
  wire \matrix_d0[8]_INST_0_n_3 ;
  wire matrix_d0_11_sn_1;
  wire matrix_d0_15_sn_1;
  wire matrix_d0_19_sn_1;
  wire matrix_d0_23_sn_1;
  wire matrix_d0_27_sn_1;
  wire matrix_d0_31_sn_1;
  wire matrix_d0_3_sn_1;
  wire matrix_d0_7_sn_1;
  wire [31:0]matrix_q0;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_matrix_d0[28]_INST_0_CO_UNCONNECTED ;

  assign matrix_d0_11_sn_1 = matrix_d0_11_sp_1;
  assign matrix_d0_15_sn_1 = matrix_d0_15_sp_1;
  assign matrix_d0_19_sn_1 = matrix_d0_19_sp_1;
  assign matrix_d0_23_sn_1 = matrix_d0_23_sp_1;
  assign matrix_d0_27_sn_1 = matrix_d0_27_sp_1;
  assign matrix_d0_31_sn_1 = matrix_d0_31_sp_1;
  assign matrix_d0_3_sn_1 = matrix_d0_3_sp_1;
  assign matrix_d0_7_sn_1 = matrix_d0_7_sp_1;
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q0[31],matrix_q0[31],matrix_q0[31],matrix_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d0[0]_INST_0 
       (.CI(1'b0),
        .CO({\matrix_d0[0]_INST_0_n_0 ,\matrix_d0[0]_INST_0_n_1 ,\matrix_d0[0]_INST_0_n_2 ,\matrix_d0[0]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(\matrix_d0[31]_1 [3:0]),
        .O(matrix_d0[3:0]),
        .S({\matrix_d0[0]_INST_0_i_1_n_0 ,\matrix_d0[0]_INST_0_i_2_n_0 ,\matrix_d0[0]_INST_0_i_3_n_0 ,\matrix_d0[0]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[0]_INST_0_i_1 
       (.I0(buff2_reg__0[3]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[3]_5 ),
        .I3(\matrix_d0[3]_6 ),
        .I4(\matrix_d0[31]_1 [3]),
        .O(\matrix_d0[0]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[0]_INST_0_i_2 
       (.I0(buff2_reg__0[2]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[3]_3 ),
        .I3(\matrix_d0[3]_4 ),
        .I4(\matrix_d0[31]_1 [2]),
        .O(\matrix_d0[0]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[0]_INST_0_i_3 
       (.I0(buff2_reg__0[1]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[3]_1 ),
        .I3(\matrix_d0[3]_2 ),
        .I4(\matrix_d0[31]_1 [1]),
        .O(\matrix_d0[0]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[0]_INST_0_i_4 
       (.I0(buff2_reg__0[0]),
        .I1(matrix_address0173_out),
        .I2(matrix_d0_3_sn_1),
        .I3(\matrix_d0[3]_0 ),
        .I4(\matrix_d0[31]_1 [0]),
        .O(\matrix_d0[0]_INST_0_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d0[12]_INST_0 
       (.CI(\matrix_d0[8]_INST_0_n_0 ),
        .CO({\matrix_d0[12]_INST_0_n_0 ,\matrix_d0[12]_INST_0_n_1 ,\matrix_d0[12]_INST_0_n_2 ,\matrix_d0[12]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(\matrix_d0[31]_1 [15:12]),
        .O(matrix_d0[15:12]),
        .S({\matrix_d0[12]_INST_0_i_1_n_0 ,\matrix_d0[12]_INST_0_i_2_n_0 ,\matrix_d0[12]_INST_0_i_3_n_0 ,\matrix_d0[12]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[12]_INST_0_i_1 
       (.I0(buff2_reg__0[15]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[15]_5 ),
        .I3(\matrix_d0[15]_6 ),
        .I4(\matrix_d0[31]_1 [15]),
        .O(\matrix_d0[12]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[12]_INST_0_i_2 
       (.I0(buff2_reg__0[14]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[15]_3 ),
        .I3(\matrix_d0[15]_4 ),
        .I4(\matrix_d0[31]_1 [14]),
        .O(\matrix_d0[12]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[12]_INST_0_i_3 
       (.I0(buff2_reg__0[13]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[15]_1 ),
        .I3(\matrix_d0[15]_2 ),
        .I4(\matrix_d0[31]_1 [13]),
        .O(\matrix_d0[12]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[12]_INST_0_i_4 
       (.I0(buff2_reg__0[12]),
        .I1(matrix_address0173_out),
        .I2(matrix_d0_15_sn_1),
        .I3(\matrix_d0[15]_0 ),
        .I4(\matrix_d0[31]_1 [12]),
        .O(\matrix_d0[12]_INST_0_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d0[16]_INST_0 
       (.CI(\matrix_d0[12]_INST_0_n_0 ),
        .CO({\matrix_d0[16]_INST_0_n_0 ,\matrix_d0[16]_INST_0_n_1 ,\matrix_d0[16]_INST_0_n_2 ,\matrix_d0[16]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(\matrix_d0[31]_1 [19:16]),
        .O(matrix_d0[19:16]),
        .S({\matrix_d0[16]_INST_0_i_1_n_0 ,\matrix_d0[16]_INST_0_i_2_n_0 ,\matrix_d0[16]_INST_0_i_3_n_0 ,\matrix_d0[16]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[16]_INST_0_i_1 
       (.I0(buff2_reg__0[19]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[19]_5 ),
        .I3(\matrix_d0[19]_6 ),
        .I4(\matrix_d0[31]_1 [19]),
        .O(\matrix_d0[16]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[16]_INST_0_i_2 
       (.I0(buff2_reg__0[18]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[19]_3 ),
        .I3(\matrix_d0[19]_4 ),
        .I4(\matrix_d0[31]_1 [18]),
        .O(\matrix_d0[16]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[16]_INST_0_i_3 
       (.I0(buff2_reg__0[17]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[19]_1 ),
        .I3(\matrix_d0[19]_2 ),
        .I4(\matrix_d0[31]_1 [17]),
        .O(\matrix_d0[16]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[16]_INST_0_i_4 
       (.I0(buff2_reg__0[16]),
        .I1(matrix_address0173_out),
        .I2(matrix_d0_19_sn_1),
        .I3(\matrix_d0[19]_0 ),
        .I4(\matrix_d0[31]_1 [16]),
        .O(\matrix_d0[16]_INST_0_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d0[20]_INST_0 
       (.CI(\matrix_d0[16]_INST_0_n_0 ),
        .CO({\matrix_d0[20]_INST_0_n_0 ,\matrix_d0[20]_INST_0_n_1 ,\matrix_d0[20]_INST_0_n_2 ,\matrix_d0[20]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(\matrix_d0[31]_1 [23:20]),
        .O(matrix_d0[23:20]),
        .S({\matrix_d0[20]_INST_0_i_1_n_0 ,\matrix_d0[20]_INST_0_i_2_n_0 ,\matrix_d0[20]_INST_0_i_3_n_0 ,\matrix_d0[20]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[20]_INST_0_i_1 
       (.I0(buff2_reg__0[23]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[23]_5 ),
        .I3(\matrix_d0[23]_6 ),
        .I4(\matrix_d0[31]_1 [23]),
        .O(\matrix_d0[20]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[20]_INST_0_i_2 
       (.I0(buff2_reg__0[22]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[23]_3 ),
        .I3(\matrix_d0[23]_4 ),
        .I4(\matrix_d0[31]_1 [22]),
        .O(\matrix_d0[20]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[20]_INST_0_i_3 
       (.I0(buff2_reg__0[21]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[23]_1 ),
        .I3(\matrix_d0[23]_2 ),
        .I4(\matrix_d0[31]_1 [21]),
        .O(\matrix_d0[20]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[20]_INST_0_i_4 
       (.I0(buff2_reg__0[20]),
        .I1(matrix_address0173_out),
        .I2(matrix_d0_23_sn_1),
        .I3(\matrix_d0[23]_0 ),
        .I4(\matrix_d0[31]_1 [20]),
        .O(\matrix_d0[20]_INST_0_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d0[24]_INST_0 
       (.CI(\matrix_d0[20]_INST_0_n_0 ),
        .CO({\matrix_d0[24]_INST_0_n_0 ,\matrix_d0[24]_INST_0_n_1 ,\matrix_d0[24]_INST_0_n_2 ,\matrix_d0[24]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(\matrix_d0[31]_1 [27:24]),
        .O(matrix_d0[27:24]),
        .S({\matrix_d0[24]_INST_0_i_1_n_0 ,\matrix_d0[24]_INST_0_i_2_n_0 ,\matrix_d0[24]_INST_0_i_3_n_0 ,\matrix_d0[24]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[24]_INST_0_i_1 
       (.I0(buff2_reg__0[27]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[27]_5 ),
        .I3(\matrix_d0[27]_6 ),
        .I4(\matrix_d0[31]_1 [27]),
        .O(\matrix_d0[24]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[24]_INST_0_i_2 
       (.I0(buff2_reg__0[26]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[27]_3 ),
        .I3(\matrix_d0[27]_4 ),
        .I4(\matrix_d0[31]_1 [26]),
        .O(\matrix_d0[24]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[24]_INST_0_i_3 
       (.I0(buff2_reg__0[25]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[27]_1 ),
        .I3(\matrix_d0[27]_2 ),
        .I4(\matrix_d0[31]_1 [25]),
        .O(\matrix_d0[24]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[24]_INST_0_i_4 
       (.I0(buff2_reg__0[24]),
        .I1(matrix_address0173_out),
        .I2(matrix_d0_27_sn_1),
        .I3(\matrix_d0[27]_0 ),
        .I4(\matrix_d0[31]_1 [24]),
        .O(\matrix_d0[24]_INST_0_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d0[28]_INST_0 
       (.CI(\matrix_d0[24]_INST_0_n_0 ),
        .CO({\NLW_matrix_d0[28]_INST_0_CO_UNCONNECTED [3],\matrix_d0[28]_INST_0_n_1 ,\matrix_d0[28]_INST_0_n_2 ,\matrix_d0[28]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\matrix_d0[31]_1 [30:28]}),
        .O(matrix_d0[31:28]),
        .S({\matrix_d0[28]_INST_0_i_1_n_0 ,\matrix_d0[28]_INST_0_i_2_n_0 ,\matrix_d0[28]_INST_0_i_3_n_0 ,\matrix_d0[28]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[28]_INST_0_i_1 
       (.I0(buff2_reg__0[31]),
        .I1(matrix_address0173_out),
        .I2(matrix_d0_31_sn_1),
        .I3(\matrix_d0[31]_0 ),
        .I4(\matrix_d0[31]_1 [31]),
        .O(\matrix_d0[28]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[28]_INST_0_i_2 
       (.I0(buff2_reg__0[30]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[31]_6 ),
        .I3(\matrix_d0[31]_7 ),
        .I4(\matrix_d0[31]_1 [30]),
        .O(\matrix_d0[28]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[28]_INST_0_i_3 
       (.I0(buff2_reg__0[29]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[31]_4 ),
        .I3(\matrix_d0[31]_5 ),
        .I4(\matrix_d0[31]_1 [29]),
        .O(\matrix_d0[28]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[28]_INST_0_i_4 
       (.I0(buff2_reg__0[28]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[31]_2 ),
        .I3(\matrix_d0[31]_3 ),
        .I4(\matrix_d0[31]_1 [28]),
        .O(\matrix_d0[28]_INST_0_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d0[4]_INST_0 
       (.CI(\matrix_d0[0]_INST_0_n_0 ),
        .CO({\matrix_d0[4]_INST_0_n_0 ,\matrix_d0[4]_INST_0_n_1 ,\matrix_d0[4]_INST_0_n_2 ,\matrix_d0[4]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(\matrix_d0[31]_1 [7:4]),
        .O(matrix_d0[7:4]),
        .S({\matrix_d0[4]_INST_0_i_1_n_0 ,\matrix_d0[4]_INST_0_i_2_n_0 ,\matrix_d0[4]_INST_0_i_3_n_0 ,\matrix_d0[4]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[4]_INST_0_i_1 
       (.I0(buff2_reg__0[7]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[7]_5 ),
        .I3(\matrix_d0[7]_6 ),
        .I4(\matrix_d0[31]_1 [7]),
        .O(\matrix_d0[4]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[4]_INST_0_i_2 
       (.I0(buff2_reg__0[6]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[7]_3 ),
        .I3(\matrix_d0[7]_4 ),
        .I4(\matrix_d0[31]_1 [6]),
        .O(\matrix_d0[4]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[4]_INST_0_i_3 
       (.I0(buff2_reg__0[5]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[7]_1 ),
        .I3(\matrix_d0[7]_2 ),
        .I4(\matrix_d0[31]_1 [5]),
        .O(\matrix_d0[4]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[4]_INST_0_i_4 
       (.I0(buff2_reg__0[4]),
        .I1(matrix_address0173_out),
        .I2(matrix_d0_7_sn_1),
        .I3(\matrix_d0[7]_0 ),
        .I4(\matrix_d0[31]_1 [4]),
        .O(\matrix_d0[4]_INST_0_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d0[8]_INST_0 
       (.CI(\matrix_d0[4]_INST_0_n_0 ),
        .CO({\matrix_d0[8]_INST_0_n_0 ,\matrix_d0[8]_INST_0_n_1 ,\matrix_d0[8]_INST_0_n_2 ,\matrix_d0[8]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(\matrix_d0[31]_1 [11:8]),
        .O(matrix_d0[11:8]),
        .S({\matrix_d0[8]_INST_0_i_1_n_0 ,\matrix_d0[8]_INST_0_i_2_n_0 ,\matrix_d0[8]_INST_0_i_3_n_0 ,\matrix_d0[8]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[8]_INST_0_i_1 
       (.I0(buff2_reg__0[11]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[11]_5 ),
        .I3(\matrix_d0[11]_6 ),
        .I4(\matrix_d0[31]_1 [11]),
        .O(\matrix_d0[8]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[8]_INST_0_i_2 
       (.I0(buff2_reg__0[10]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[11]_3 ),
        .I3(\matrix_d0[11]_4 ),
        .I4(\matrix_d0[31]_1 [10]),
        .O(\matrix_d0[8]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[8]_INST_0_i_3 
       (.I0(buff2_reg__0[9]),
        .I1(matrix_address0173_out),
        .I2(\matrix_d0[11]_1 ),
        .I3(\matrix_d0[11]_2 ),
        .I4(\matrix_d0[31]_1 [9]),
        .O(\matrix_d0[8]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d0[8]_INST_0_i_4 
       (.I0(buff2_reg__0[8]),
        .I1(matrix_address0173_out),
        .I2(matrix_d0_11_sn_1),
        .I3(\matrix_d0[11]_0 ),
        .I4(\matrix_d0[31]_1 [8]),
        .O(\matrix_d0[8]_INST_0_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_26
   (E,
    buff2_reg__0,
    ap_clk,
    matrix_q0,
    a_q1,
    Q,
    buff1_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0);
  output [0:0]E;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;
  input [0:0]buff1_reg_0;
  input buff1_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire buff1_reg_1;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [31:0]matrix_q0;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h20)) 
    buff0_reg_i_1__0
       (.I0(buff1_reg_0),
        .I1(buff1_reg_1),
        .I2(ap_enable_reg_pp0_iter0),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q0[31],matrix_q0[31],matrix_q0[31],matrix_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_27
   (a_load_18_reg_23130,
    matrix_d1,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff1_reg_0,
    \matrix_d1[31] ,
    ap_enable_reg_pp0_iter0,
    \matrix_d1[31]_0 ,
    \matrix_d1[31]_1 ,
    \matrix_d1[31]_2 ,
    matrix_d1_3_sp_1,
    \matrix_d1[3]_0 ,
    \matrix_d1[3]_1 ,
    \matrix_d1[3]_2 ,
    \matrix_d1[3]_3 ,
    \matrix_d1[3]_4 ,
    \matrix_d1[3]_5 ,
    \matrix_d1[3]_6 ,
    matrix_d1_7_sp_1,
    \matrix_d1[7]_0 ,
    \matrix_d1[7]_1 ,
    \matrix_d1[7]_2 ,
    \matrix_d1[7]_3 ,
    \matrix_d1[7]_4 ,
    \matrix_d1[7]_5 ,
    \matrix_d1[7]_6 ,
    matrix_d1_11_sp_1,
    \matrix_d1[11]_0 ,
    \matrix_d1[11]_1 ,
    \matrix_d1[11]_2 ,
    \matrix_d1[11]_3 ,
    \matrix_d1[11]_4 ,
    \matrix_d1[11]_5 ,
    \matrix_d1[11]_6 ,
    matrix_d1_15_sp_1,
    \matrix_d1[15]_0 ,
    \matrix_d1[15]_1 ,
    \matrix_d1[15]_2 ,
    \matrix_d1[15]_3 ,
    \matrix_d1[15]_4 ,
    \matrix_d1[15]_5 ,
    \matrix_d1[15]_6 ,
    matrix_d1_19_sp_1,
    \matrix_d1[19]_0 ,
    \matrix_d1[19]_1 ,
    \matrix_d1[19]_2 ,
    \matrix_d1[19]_3 ,
    \matrix_d1[19]_4 ,
    \matrix_d1[19]_5 ,
    \matrix_d1[19]_6 ,
    matrix_d1_23_sp_1,
    \matrix_d1[23]_0 ,
    \matrix_d1[23]_1 ,
    \matrix_d1[23]_2 ,
    \matrix_d1[23]_3 ,
    \matrix_d1[23]_4 ,
    \matrix_d1[23]_5 ,
    \matrix_d1[23]_6 ,
    matrix_d1_27_sp_1,
    \matrix_d1[27]_0 ,
    \matrix_d1[27]_1 ,
    \matrix_d1[27]_2 ,
    \matrix_d1[27]_3 ,
    \matrix_d1[27]_4 ,
    \matrix_d1[27]_5 ,
    \matrix_d1[27]_6 ,
    \matrix_d1[31]_3 ,
    \matrix_d1[31]_4 ,
    \matrix_d1[31]_5 ,
    \matrix_d1[31]_6 ,
    \matrix_d1[31]_7 ,
    \matrix_d1[31]_8 );
  output a_load_18_reg_23130;
  output [31:0]matrix_d1;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input buff1_reg_0;
  input [1:0]\matrix_d1[31] ;
  input ap_enable_reg_pp0_iter0;
  input \matrix_d1[31]_0 ;
  input \matrix_d1[31]_1 ;
  input [31:0]\matrix_d1[31]_2 ;
  input matrix_d1_3_sp_1;
  input \matrix_d1[3]_0 ;
  input \matrix_d1[3]_1 ;
  input \matrix_d1[3]_2 ;
  input \matrix_d1[3]_3 ;
  input \matrix_d1[3]_4 ;
  input \matrix_d1[3]_5 ;
  input \matrix_d1[3]_6 ;
  input matrix_d1_7_sp_1;
  input \matrix_d1[7]_0 ;
  input \matrix_d1[7]_1 ;
  input \matrix_d1[7]_2 ;
  input \matrix_d1[7]_3 ;
  input \matrix_d1[7]_4 ;
  input \matrix_d1[7]_5 ;
  input \matrix_d1[7]_6 ;
  input matrix_d1_11_sp_1;
  input \matrix_d1[11]_0 ;
  input \matrix_d1[11]_1 ;
  input \matrix_d1[11]_2 ;
  input \matrix_d1[11]_3 ;
  input \matrix_d1[11]_4 ;
  input \matrix_d1[11]_5 ;
  input \matrix_d1[11]_6 ;
  input matrix_d1_15_sp_1;
  input \matrix_d1[15]_0 ;
  input \matrix_d1[15]_1 ;
  input \matrix_d1[15]_2 ;
  input \matrix_d1[15]_3 ;
  input \matrix_d1[15]_4 ;
  input \matrix_d1[15]_5 ;
  input \matrix_d1[15]_6 ;
  input matrix_d1_19_sp_1;
  input \matrix_d1[19]_0 ;
  input \matrix_d1[19]_1 ;
  input \matrix_d1[19]_2 ;
  input \matrix_d1[19]_3 ;
  input \matrix_d1[19]_4 ;
  input \matrix_d1[19]_5 ;
  input \matrix_d1[19]_6 ;
  input matrix_d1_23_sp_1;
  input \matrix_d1[23]_0 ;
  input \matrix_d1[23]_1 ;
  input \matrix_d1[23]_2 ;
  input \matrix_d1[23]_3 ;
  input \matrix_d1[23]_4 ;
  input \matrix_d1[23]_5 ;
  input \matrix_d1[23]_6 ;
  input matrix_d1_27_sp_1;
  input \matrix_d1[27]_0 ;
  input \matrix_d1[27]_1 ;
  input \matrix_d1[27]_2 ;
  input \matrix_d1[27]_3 ;
  input \matrix_d1[27]_4 ;
  input \matrix_d1[27]_5 ;
  input \matrix_d1[27]_6 ;
  input \matrix_d1[31]_3 ;
  input \matrix_d1[31]_4 ;
  input \matrix_d1[31]_5 ;
  input \matrix_d1[31]_6 ;
  input \matrix_d1[31]_7 ;
  input \matrix_d1[31]_8 ;

  wire [14:0]Q;
  wire a_load_18_reg_23130;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_0;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [31:0]matrix_d1;
  wire \matrix_d1[0]_INST_0_i_1_n_0 ;
  wire \matrix_d1[0]_INST_0_i_2_n_0 ;
  wire \matrix_d1[0]_INST_0_i_3_n_0 ;
  wire \matrix_d1[0]_INST_0_i_4_n_0 ;
  wire \matrix_d1[0]_INST_0_n_0 ;
  wire \matrix_d1[0]_INST_0_n_1 ;
  wire \matrix_d1[0]_INST_0_n_2 ;
  wire \matrix_d1[0]_INST_0_n_3 ;
  wire \matrix_d1[11]_0 ;
  wire \matrix_d1[11]_1 ;
  wire \matrix_d1[11]_2 ;
  wire \matrix_d1[11]_3 ;
  wire \matrix_d1[11]_4 ;
  wire \matrix_d1[11]_5 ;
  wire \matrix_d1[11]_6 ;
  wire \matrix_d1[12]_INST_0_i_1_n_0 ;
  wire \matrix_d1[12]_INST_0_i_2_n_0 ;
  wire \matrix_d1[12]_INST_0_i_3_n_0 ;
  wire \matrix_d1[12]_INST_0_i_4_n_0 ;
  wire \matrix_d1[12]_INST_0_n_0 ;
  wire \matrix_d1[12]_INST_0_n_1 ;
  wire \matrix_d1[12]_INST_0_n_2 ;
  wire \matrix_d1[12]_INST_0_n_3 ;
  wire \matrix_d1[15]_0 ;
  wire \matrix_d1[15]_1 ;
  wire \matrix_d1[15]_2 ;
  wire \matrix_d1[15]_3 ;
  wire \matrix_d1[15]_4 ;
  wire \matrix_d1[15]_5 ;
  wire \matrix_d1[15]_6 ;
  wire \matrix_d1[16]_INST_0_i_1_n_0 ;
  wire \matrix_d1[16]_INST_0_i_2_n_0 ;
  wire \matrix_d1[16]_INST_0_i_3_n_0 ;
  wire \matrix_d1[16]_INST_0_i_4_n_0 ;
  wire \matrix_d1[16]_INST_0_n_0 ;
  wire \matrix_d1[16]_INST_0_n_1 ;
  wire \matrix_d1[16]_INST_0_n_2 ;
  wire \matrix_d1[16]_INST_0_n_3 ;
  wire \matrix_d1[19]_0 ;
  wire \matrix_d1[19]_1 ;
  wire \matrix_d1[19]_2 ;
  wire \matrix_d1[19]_3 ;
  wire \matrix_d1[19]_4 ;
  wire \matrix_d1[19]_5 ;
  wire \matrix_d1[19]_6 ;
  wire \matrix_d1[20]_INST_0_i_1_n_0 ;
  wire \matrix_d1[20]_INST_0_i_2_n_0 ;
  wire \matrix_d1[20]_INST_0_i_3_n_0 ;
  wire \matrix_d1[20]_INST_0_i_4_n_0 ;
  wire \matrix_d1[20]_INST_0_n_0 ;
  wire \matrix_d1[20]_INST_0_n_1 ;
  wire \matrix_d1[20]_INST_0_n_2 ;
  wire \matrix_d1[20]_INST_0_n_3 ;
  wire \matrix_d1[23]_0 ;
  wire \matrix_d1[23]_1 ;
  wire \matrix_d1[23]_2 ;
  wire \matrix_d1[23]_3 ;
  wire \matrix_d1[23]_4 ;
  wire \matrix_d1[23]_5 ;
  wire \matrix_d1[23]_6 ;
  wire \matrix_d1[24]_INST_0_i_1_n_0 ;
  wire \matrix_d1[24]_INST_0_i_2_n_0 ;
  wire \matrix_d1[24]_INST_0_i_3_n_0 ;
  wire \matrix_d1[24]_INST_0_i_4_n_0 ;
  wire \matrix_d1[24]_INST_0_n_0 ;
  wire \matrix_d1[24]_INST_0_n_1 ;
  wire \matrix_d1[24]_INST_0_n_2 ;
  wire \matrix_d1[24]_INST_0_n_3 ;
  wire \matrix_d1[27]_0 ;
  wire \matrix_d1[27]_1 ;
  wire \matrix_d1[27]_2 ;
  wire \matrix_d1[27]_3 ;
  wire \matrix_d1[27]_4 ;
  wire \matrix_d1[27]_5 ;
  wire \matrix_d1[27]_6 ;
  wire \matrix_d1[28]_INST_0_i_1_n_0 ;
  wire \matrix_d1[28]_INST_0_i_2_n_0 ;
  wire \matrix_d1[28]_INST_0_i_3_n_0 ;
  wire \matrix_d1[28]_INST_0_i_4_n_0 ;
  wire \matrix_d1[28]_INST_0_n_1 ;
  wire \matrix_d1[28]_INST_0_n_2 ;
  wire \matrix_d1[28]_INST_0_n_3 ;
  wire [1:0]\matrix_d1[31] ;
  wire \matrix_d1[31]_0 ;
  wire \matrix_d1[31]_1 ;
  wire [31:0]\matrix_d1[31]_2 ;
  wire \matrix_d1[31]_3 ;
  wire \matrix_d1[31]_4 ;
  wire \matrix_d1[31]_5 ;
  wire \matrix_d1[31]_6 ;
  wire \matrix_d1[31]_7 ;
  wire \matrix_d1[31]_8 ;
  wire \matrix_d1[3]_0 ;
  wire \matrix_d1[3]_1 ;
  wire \matrix_d1[3]_2 ;
  wire \matrix_d1[3]_3 ;
  wire \matrix_d1[3]_4 ;
  wire \matrix_d1[3]_5 ;
  wire \matrix_d1[3]_6 ;
  wire \matrix_d1[4]_INST_0_i_1_n_0 ;
  wire \matrix_d1[4]_INST_0_i_2_n_0 ;
  wire \matrix_d1[4]_INST_0_i_3_n_0 ;
  wire \matrix_d1[4]_INST_0_i_4_n_0 ;
  wire \matrix_d1[4]_INST_0_n_0 ;
  wire \matrix_d1[4]_INST_0_n_1 ;
  wire \matrix_d1[4]_INST_0_n_2 ;
  wire \matrix_d1[4]_INST_0_n_3 ;
  wire \matrix_d1[7]_0 ;
  wire \matrix_d1[7]_1 ;
  wire \matrix_d1[7]_2 ;
  wire \matrix_d1[7]_3 ;
  wire \matrix_d1[7]_4 ;
  wire \matrix_d1[7]_5 ;
  wire \matrix_d1[7]_6 ;
  wire \matrix_d1[8]_INST_0_i_1_n_0 ;
  wire \matrix_d1[8]_INST_0_i_2_n_0 ;
  wire \matrix_d1[8]_INST_0_i_3_n_0 ;
  wire \matrix_d1[8]_INST_0_i_4_n_0 ;
  wire \matrix_d1[8]_INST_0_n_0 ;
  wire \matrix_d1[8]_INST_0_n_1 ;
  wire \matrix_d1[8]_INST_0_n_2 ;
  wire \matrix_d1[8]_INST_0_n_3 ;
  wire matrix_d1_11_sn_1;
  wire matrix_d1_15_sn_1;
  wire matrix_d1_19_sn_1;
  wire matrix_d1_23_sn_1;
  wire matrix_d1_27_sn_1;
  wire matrix_d1_3_sn_1;
  wire matrix_d1_7_sn_1;
  wire [31:0]matrix_q1;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_matrix_d1[28]_INST_0_CO_UNCONNECTED ;

  assign matrix_d1_11_sn_1 = matrix_d1_11_sp_1;
  assign matrix_d1_15_sn_1 = matrix_d1_15_sp_1;
  assign matrix_d1_19_sn_1 = matrix_d1_19_sp_1;
  assign matrix_d1_23_sn_1 = matrix_d1_23_sp_1;
  assign matrix_d1_27_sn_1 = matrix_d1_27_sp_1;
  assign matrix_d1_3_sn_1 = matrix_d1_3_sp_1;
  assign matrix_d1_7_sn_1 = matrix_d1_7_sp_1;
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(a_load_18_reg_23130),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q1[31],matrix_q1[31],matrix_q1[31],matrix_q1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(a_load_18_reg_23130),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \col_load_19_reg_2334[8]_i_1 
       (.I0(buff1_reg_0),
        .I1(\matrix_d1[31] [0]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(a_load_18_reg_23130));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d1[0]_INST_0 
       (.CI(1'b0),
        .CO({\matrix_d1[0]_INST_0_n_0 ,\matrix_d1[0]_INST_0_n_1 ,\matrix_d1[0]_INST_0_n_2 ,\matrix_d1[0]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(\matrix_d1[31]_2 [3:0]),
        .O(matrix_d1[3:0]),
        .S({\matrix_d1[0]_INST_0_i_1_n_0 ,\matrix_d1[0]_INST_0_i_2_n_0 ,\matrix_d1[0]_INST_0_i_3_n_0 ,\matrix_d1[0]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[0]_INST_0_i_1 
       (.I0(buff2_reg__0[3]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[3]_5 ),
        .I3(\matrix_d1[3]_6 ),
        .I4(\matrix_d1[31]_2 [3]),
        .O(\matrix_d1[0]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[0]_INST_0_i_2 
       (.I0(buff2_reg__0[2]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[3]_3 ),
        .I3(\matrix_d1[3]_4 ),
        .I4(\matrix_d1[31]_2 [2]),
        .O(\matrix_d1[0]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[0]_INST_0_i_3 
       (.I0(buff2_reg__0[1]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[3]_1 ),
        .I3(\matrix_d1[3]_2 ),
        .I4(\matrix_d1[31]_2 [1]),
        .O(\matrix_d1[0]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[0]_INST_0_i_4 
       (.I0(buff2_reg__0[0]),
        .I1(\matrix_d1[31] [1]),
        .I2(matrix_d1_3_sn_1),
        .I3(\matrix_d1[3]_0 ),
        .I4(\matrix_d1[31]_2 [0]),
        .O(\matrix_d1[0]_INST_0_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d1[12]_INST_0 
       (.CI(\matrix_d1[8]_INST_0_n_0 ),
        .CO({\matrix_d1[12]_INST_0_n_0 ,\matrix_d1[12]_INST_0_n_1 ,\matrix_d1[12]_INST_0_n_2 ,\matrix_d1[12]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(\matrix_d1[31]_2 [15:12]),
        .O(matrix_d1[15:12]),
        .S({\matrix_d1[12]_INST_0_i_1_n_0 ,\matrix_d1[12]_INST_0_i_2_n_0 ,\matrix_d1[12]_INST_0_i_3_n_0 ,\matrix_d1[12]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[12]_INST_0_i_1 
       (.I0(buff2_reg__0[15]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[15]_5 ),
        .I3(\matrix_d1[15]_6 ),
        .I4(\matrix_d1[31]_2 [15]),
        .O(\matrix_d1[12]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[12]_INST_0_i_2 
       (.I0(buff2_reg__0[14]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[15]_3 ),
        .I3(\matrix_d1[15]_4 ),
        .I4(\matrix_d1[31]_2 [14]),
        .O(\matrix_d1[12]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[12]_INST_0_i_3 
       (.I0(buff2_reg__0[13]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[15]_1 ),
        .I3(\matrix_d1[15]_2 ),
        .I4(\matrix_d1[31]_2 [13]),
        .O(\matrix_d1[12]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[12]_INST_0_i_4 
       (.I0(buff2_reg__0[12]),
        .I1(\matrix_d1[31] [1]),
        .I2(matrix_d1_15_sn_1),
        .I3(\matrix_d1[15]_0 ),
        .I4(\matrix_d1[31]_2 [12]),
        .O(\matrix_d1[12]_INST_0_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d1[16]_INST_0 
       (.CI(\matrix_d1[12]_INST_0_n_0 ),
        .CO({\matrix_d1[16]_INST_0_n_0 ,\matrix_d1[16]_INST_0_n_1 ,\matrix_d1[16]_INST_0_n_2 ,\matrix_d1[16]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(\matrix_d1[31]_2 [19:16]),
        .O(matrix_d1[19:16]),
        .S({\matrix_d1[16]_INST_0_i_1_n_0 ,\matrix_d1[16]_INST_0_i_2_n_0 ,\matrix_d1[16]_INST_0_i_3_n_0 ,\matrix_d1[16]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[16]_INST_0_i_1 
       (.I0(buff2_reg__0[19]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[19]_5 ),
        .I3(\matrix_d1[19]_6 ),
        .I4(\matrix_d1[31]_2 [19]),
        .O(\matrix_d1[16]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[16]_INST_0_i_2 
       (.I0(buff2_reg__0[18]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[19]_3 ),
        .I3(\matrix_d1[19]_4 ),
        .I4(\matrix_d1[31]_2 [18]),
        .O(\matrix_d1[16]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[16]_INST_0_i_3 
       (.I0(buff2_reg__0[17]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[19]_1 ),
        .I3(\matrix_d1[19]_2 ),
        .I4(\matrix_d1[31]_2 [17]),
        .O(\matrix_d1[16]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[16]_INST_0_i_4 
       (.I0(buff2_reg__0[16]),
        .I1(\matrix_d1[31] [1]),
        .I2(matrix_d1_19_sn_1),
        .I3(\matrix_d1[19]_0 ),
        .I4(\matrix_d1[31]_2 [16]),
        .O(\matrix_d1[16]_INST_0_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d1[20]_INST_0 
       (.CI(\matrix_d1[16]_INST_0_n_0 ),
        .CO({\matrix_d1[20]_INST_0_n_0 ,\matrix_d1[20]_INST_0_n_1 ,\matrix_d1[20]_INST_0_n_2 ,\matrix_d1[20]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(\matrix_d1[31]_2 [23:20]),
        .O(matrix_d1[23:20]),
        .S({\matrix_d1[20]_INST_0_i_1_n_0 ,\matrix_d1[20]_INST_0_i_2_n_0 ,\matrix_d1[20]_INST_0_i_3_n_0 ,\matrix_d1[20]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[20]_INST_0_i_1 
       (.I0(buff2_reg__0[23]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[23]_5 ),
        .I3(\matrix_d1[23]_6 ),
        .I4(\matrix_d1[31]_2 [23]),
        .O(\matrix_d1[20]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[20]_INST_0_i_2 
       (.I0(buff2_reg__0[22]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[23]_3 ),
        .I3(\matrix_d1[23]_4 ),
        .I4(\matrix_d1[31]_2 [22]),
        .O(\matrix_d1[20]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[20]_INST_0_i_3 
       (.I0(buff2_reg__0[21]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[23]_1 ),
        .I3(\matrix_d1[23]_2 ),
        .I4(\matrix_d1[31]_2 [21]),
        .O(\matrix_d1[20]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[20]_INST_0_i_4 
       (.I0(buff2_reg__0[20]),
        .I1(\matrix_d1[31] [1]),
        .I2(matrix_d1_23_sn_1),
        .I3(\matrix_d1[23]_0 ),
        .I4(\matrix_d1[31]_2 [20]),
        .O(\matrix_d1[20]_INST_0_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d1[24]_INST_0 
       (.CI(\matrix_d1[20]_INST_0_n_0 ),
        .CO({\matrix_d1[24]_INST_0_n_0 ,\matrix_d1[24]_INST_0_n_1 ,\matrix_d1[24]_INST_0_n_2 ,\matrix_d1[24]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(\matrix_d1[31]_2 [27:24]),
        .O(matrix_d1[27:24]),
        .S({\matrix_d1[24]_INST_0_i_1_n_0 ,\matrix_d1[24]_INST_0_i_2_n_0 ,\matrix_d1[24]_INST_0_i_3_n_0 ,\matrix_d1[24]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[24]_INST_0_i_1 
       (.I0(buff2_reg__0[27]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[27]_5 ),
        .I3(\matrix_d1[27]_6 ),
        .I4(\matrix_d1[31]_2 [27]),
        .O(\matrix_d1[24]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[24]_INST_0_i_2 
       (.I0(buff2_reg__0[26]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[27]_3 ),
        .I3(\matrix_d1[27]_4 ),
        .I4(\matrix_d1[31]_2 [26]),
        .O(\matrix_d1[24]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[24]_INST_0_i_3 
       (.I0(buff2_reg__0[25]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[27]_1 ),
        .I3(\matrix_d1[27]_2 ),
        .I4(\matrix_d1[31]_2 [25]),
        .O(\matrix_d1[24]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[24]_INST_0_i_4 
       (.I0(buff2_reg__0[24]),
        .I1(\matrix_d1[31] [1]),
        .I2(matrix_d1_27_sn_1),
        .I3(\matrix_d1[27]_0 ),
        .I4(\matrix_d1[31]_2 [24]),
        .O(\matrix_d1[24]_INST_0_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d1[28]_INST_0 
       (.CI(\matrix_d1[24]_INST_0_n_0 ),
        .CO({\NLW_matrix_d1[28]_INST_0_CO_UNCONNECTED [3],\matrix_d1[28]_INST_0_n_1 ,\matrix_d1[28]_INST_0_n_2 ,\matrix_d1[28]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\matrix_d1[31]_2 [30:28]}),
        .O(matrix_d1[31:28]),
        .S({\matrix_d1[28]_INST_0_i_1_n_0 ,\matrix_d1[28]_INST_0_i_2_n_0 ,\matrix_d1[28]_INST_0_i_3_n_0 ,\matrix_d1[28]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[28]_INST_0_i_1 
       (.I0(buff2_reg__0[31]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[31]_0 ),
        .I3(\matrix_d1[31]_1 ),
        .I4(\matrix_d1[31]_2 [31]),
        .O(\matrix_d1[28]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[28]_INST_0_i_2 
       (.I0(buff2_reg__0[30]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[31]_7 ),
        .I3(\matrix_d1[31]_8 ),
        .I4(\matrix_d1[31]_2 [30]),
        .O(\matrix_d1[28]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[28]_INST_0_i_3 
       (.I0(buff2_reg__0[29]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[31]_5 ),
        .I3(\matrix_d1[31]_6 ),
        .I4(\matrix_d1[31]_2 [29]),
        .O(\matrix_d1[28]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[28]_INST_0_i_4 
       (.I0(buff2_reg__0[28]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[31]_3 ),
        .I3(\matrix_d1[31]_4 ),
        .I4(\matrix_d1[31]_2 [28]),
        .O(\matrix_d1[28]_INST_0_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d1[4]_INST_0 
       (.CI(\matrix_d1[0]_INST_0_n_0 ),
        .CO({\matrix_d1[4]_INST_0_n_0 ,\matrix_d1[4]_INST_0_n_1 ,\matrix_d1[4]_INST_0_n_2 ,\matrix_d1[4]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(\matrix_d1[31]_2 [7:4]),
        .O(matrix_d1[7:4]),
        .S({\matrix_d1[4]_INST_0_i_1_n_0 ,\matrix_d1[4]_INST_0_i_2_n_0 ,\matrix_d1[4]_INST_0_i_3_n_0 ,\matrix_d1[4]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[4]_INST_0_i_1 
       (.I0(buff2_reg__0[7]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[7]_5 ),
        .I3(\matrix_d1[7]_6 ),
        .I4(\matrix_d1[31]_2 [7]),
        .O(\matrix_d1[4]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[4]_INST_0_i_2 
       (.I0(buff2_reg__0[6]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[7]_3 ),
        .I3(\matrix_d1[7]_4 ),
        .I4(\matrix_d1[31]_2 [6]),
        .O(\matrix_d1[4]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[4]_INST_0_i_3 
       (.I0(buff2_reg__0[5]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[7]_1 ),
        .I3(\matrix_d1[7]_2 ),
        .I4(\matrix_d1[31]_2 [5]),
        .O(\matrix_d1[4]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[4]_INST_0_i_4 
       (.I0(buff2_reg__0[4]),
        .I1(\matrix_d1[31] [1]),
        .I2(matrix_d1_7_sn_1),
        .I3(\matrix_d1[7]_0 ),
        .I4(\matrix_d1[31]_2 [4]),
        .O(\matrix_d1[4]_INST_0_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \matrix_d1[8]_INST_0 
       (.CI(\matrix_d1[4]_INST_0_n_0 ),
        .CO({\matrix_d1[8]_INST_0_n_0 ,\matrix_d1[8]_INST_0_n_1 ,\matrix_d1[8]_INST_0_n_2 ,\matrix_d1[8]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(\matrix_d1[31]_2 [11:8]),
        .O(matrix_d1[11:8]),
        .S({\matrix_d1[8]_INST_0_i_1_n_0 ,\matrix_d1[8]_INST_0_i_2_n_0 ,\matrix_d1[8]_INST_0_i_3_n_0 ,\matrix_d1[8]_INST_0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[8]_INST_0_i_1 
       (.I0(buff2_reg__0[11]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[11]_5 ),
        .I3(\matrix_d1[11]_6 ),
        .I4(\matrix_d1[31]_2 [11]),
        .O(\matrix_d1[8]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[8]_INST_0_i_2 
       (.I0(buff2_reg__0[10]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[11]_3 ),
        .I3(\matrix_d1[11]_4 ),
        .I4(\matrix_d1[31]_2 [10]),
        .O(\matrix_d1[8]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[8]_INST_0_i_3 
       (.I0(buff2_reg__0[9]),
        .I1(\matrix_d1[31] [1]),
        .I2(\matrix_d1[11]_1 ),
        .I3(\matrix_d1[11]_2 ),
        .I4(\matrix_d1[31]_2 [9]),
        .O(\matrix_d1[8]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \matrix_d1[8]_INST_0_i_4 
       (.I0(buff2_reg__0[8]),
        .I1(\matrix_d1[31] [1]),
        .I2(matrix_d1_11_sn_1),
        .I3(\matrix_d1[11]_0 ),
        .I4(\matrix_d1[31]_2 [8]),
        .O(\matrix_d1[8]_INST_0_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_28
   (\buff2_reg[0]_0 ,
    \buff2_reg[1]_0 ,
    \buff2_reg[2]_0 ,
    \buff2_reg[3]_0 ,
    \buff2_reg[4]_0 ,
    \buff2_reg[5]_0 ,
    \buff2_reg[6]_0 ,
    \buff2_reg[7]_0 ,
    \buff2_reg[8]_0 ,
    \buff2_reg[9]_0 ,
    \buff2_reg[10]_0 ,
    \buff2_reg[11]_0 ,
    \buff2_reg[12]_0 ,
    \buff2_reg[13]_0 ,
    \buff2_reg[14]_0 ,
    \buff2_reg[15]_0 ,
    \buff2_reg[16]_0 ,
    buff2_reg_0,
    buff2_reg_1,
    buff2_reg_2,
    buff2_reg_3,
    buff2_reg_4,
    buff2_reg_5,
    buff2_reg_6,
    buff2_reg_7,
    buff2_reg_8,
    buff2_reg_9,
    buff2_reg_10,
    buff2_reg_11,
    buff2_reg_12,
    buff2_reg_13,
    buff2_reg_14,
    E,
    ap_clk,
    matrix_q0,
    a_q1,
    Q,
    buff2_reg__0,
    buff2_reg__0_0,
    matrix_address0170_out,
    matrix_address0164_out,
    matrix_address0167_out);
  output \buff2_reg[0]_0 ;
  output \buff2_reg[1]_0 ;
  output \buff2_reg[2]_0 ;
  output \buff2_reg[3]_0 ;
  output \buff2_reg[4]_0 ;
  output \buff2_reg[5]_0 ;
  output \buff2_reg[6]_0 ;
  output \buff2_reg[7]_0 ;
  output \buff2_reg[8]_0 ;
  output \buff2_reg[9]_0 ;
  output \buff2_reg[10]_0 ;
  output \buff2_reg[11]_0 ;
  output \buff2_reg[12]_0 ;
  output \buff2_reg[13]_0 ;
  output \buff2_reg[14]_0 ;
  output \buff2_reg[15]_0 ;
  output \buff2_reg[16]_0 ;
  output buff2_reg_0;
  output buff2_reg_1;
  output buff2_reg_2;
  output buff2_reg_3;
  output buff2_reg_4;
  output buff2_reg_5;
  output buff2_reg_6;
  output buff2_reg_7;
  output buff2_reg_8;
  output buff2_reg_9;
  output buff2_reg_10;
  output buff2_reg_11;
  output buff2_reg_12;
  output buff2_reg_13;
  output buff2_reg_14;
  input [0:0]E;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;
  input [31:0]buff2_reg__0;
  input [31:0]buff2_reg__0_0;
  input matrix_address0170_out;
  input matrix_address0164_out;
  input matrix_address0167_out;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire \buff2_reg[0]_0 ;
  wire \buff2_reg[10]_0 ;
  wire \buff2_reg[11]_0 ;
  wire \buff2_reg[12]_0 ;
  wire \buff2_reg[13]_0 ;
  wire \buff2_reg[14]_0 ;
  wire \buff2_reg[15]_0 ;
  wire \buff2_reg[16]_0 ;
  wire \buff2_reg[1]_0 ;
  wire \buff2_reg[2]_0 ;
  wire \buff2_reg[3]_0 ;
  wire \buff2_reg[4]_0 ;
  wire \buff2_reg[5]_0 ;
  wire \buff2_reg[6]_0 ;
  wire \buff2_reg[7]_0 ;
  wire \buff2_reg[8]_0 ;
  wire \buff2_reg[9]_0 ;
  wire buff2_reg_0;
  wire buff2_reg_1;
  wire buff2_reg_10;
  wire buff2_reg_11;
  wire buff2_reg_12;
  wire buff2_reg_13;
  wire buff2_reg_14;
  wire buff2_reg_2;
  wire buff2_reg_3;
  wire buff2_reg_4;
  wire buff2_reg_5;
  wire buff2_reg_6;
  wire buff2_reg_7;
  wire buff2_reg_8;
  wire buff2_reg_9;
  wire [31:0]buff2_reg__0;
  wire [31:0]buff2_reg__0_0;
  wire [31:0]buff2_reg__0_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire matrix_address0164_out;
  wire matrix_address0167_out;
  wire matrix_address0170_out;
  wire [31:0]matrix_q0;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q0[31],matrix_q0[31],matrix_q0[31],matrix_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0_1[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0_1[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0_1[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0_1[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0_1[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0_1[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0_1[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0_1[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0_1[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0_1[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0_1[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0_1[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0_1[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0_1[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0_1[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0_1[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0_1[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0_1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[0]_INST_0_i_11 
       (.I0(buff2_reg__0_1[0]),
        .I1(buff2_reg__0[0]),
        .I2(buff2_reg__0_0[0]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[0]_INST_0_i_5 
       (.I0(buff2_reg__0_1[3]),
        .I1(buff2_reg__0[3]),
        .I2(buff2_reg__0_0[3]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[0]_INST_0_i_7 
       (.I0(buff2_reg__0_1[2]),
        .I1(buff2_reg__0[2]),
        .I2(buff2_reg__0_0[2]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[0]_INST_0_i_9 
       (.I0(buff2_reg__0_1[1]),
        .I1(buff2_reg__0[1]),
        .I2(buff2_reg__0_0[1]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[12]_INST_0_i_11 
       (.I0(buff2_reg__0_1[12]),
        .I1(buff2_reg__0[12]),
        .I2(buff2_reg__0_0[12]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[12]_INST_0_i_5 
       (.I0(buff2_reg__0_1[15]),
        .I1(buff2_reg__0[15]),
        .I2(buff2_reg__0_0[15]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[12]_INST_0_i_7 
       (.I0(buff2_reg__0_1[14]),
        .I1(buff2_reg__0[14]),
        .I2(buff2_reg__0_0[14]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[12]_INST_0_i_9 
       (.I0(buff2_reg__0_1[13]),
        .I1(buff2_reg__0[13]),
        .I2(buff2_reg__0_0[13]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[16]_INST_0_i_11 
       (.I0(buff2_reg__0_1[16]),
        .I1(buff2_reg__0[16]),
        .I2(buff2_reg__0_0[16]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[16]_INST_0_i_5 
       (.I0(buff2_reg__0_1[19]),
        .I1(buff2_reg__0[19]),
        .I2(buff2_reg__0_0[19]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_2));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[16]_INST_0_i_7 
       (.I0(buff2_reg__0_1[18]),
        .I1(buff2_reg__0[18]),
        .I2(buff2_reg__0_0[18]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_1));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[16]_INST_0_i_9 
       (.I0(buff2_reg__0_1[17]),
        .I1(buff2_reg__0[17]),
        .I2(buff2_reg__0_0[17]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[20]_INST_0_i_11 
       (.I0(buff2_reg__0_1[20]),
        .I1(buff2_reg__0[20]),
        .I2(buff2_reg__0_0[20]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_3));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[20]_INST_0_i_5 
       (.I0(buff2_reg__0_1[23]),
        .I1(buff2_reg__0[23]),
        .I2(buff2_reg__0_0[23]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_6));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[20]_INST_0_i_7 
       (.I0(buff2_reg__0_1[22]),
        .I1(buff2_reg__0[22]),
        .I2(buff2_reg__0_0[22]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[20]_INST_0_i_9 
       (.I0(buff2_reg__0_1[21]),
        .I1(buff2_reg__0[21]),
        .I2(buff2_reg__0_0[21]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[24]_INST_0_i_11 
       (.I0(buff2_reg__0_1[24]),
        .I1(buff2_reg__0[24]),
        .I2(buff2_reg__0_0[24]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_7));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[24]_INST_0_i_5 
       (.I0(buff2_reg__0_1[27]),
        .I1(buff2_reg__0[27]),
        .I2(buff2_reg__0_0[27]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_10));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[24]_INST_0_i_7 
       (.I0(buff2_reg__0_1[26]),
        .I1(buff2_reg__0[26]),
        .I2(buff2_reg__0_0[26]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_9));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[24]_INST_0_i_9 
       (.I0(buff2_reg__0_1[25]),
        .I1(buff2_reg__0[25]),
        .I2(buff2_reg__0_0[25]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_8));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[28]_INST_0_i_11 
       (.I0(buff2_reg__0_1[28]),
        .I1(buff2_reg__0[28]),
        .I2(buff2_reg__0_0[28]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_11));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[28]_INST_0_i_5 
       (.I0(buff2_reg__0_1[31]),
        .I1(buff2_reg__0[31]),
        .I2(buff2_reg__0_0[31]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_14));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[28]_INST_0_i_7 
       (.I0(buff2_reg__0_1[30]),
        .I1(buff2_reg__0[30]),
        .I2(buff2_reg__0_0[30]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[28]_INST_0_i_9 
       (.I0(buff2_reg__0_1[29]),
        .I1(buff2_reg__0[29]),
        .I2(buff2_reg__0_0[29]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(buff2_reg_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[4]_INST_0_i_11 
       (.I0(buff2_reg__0_1[4]),
        .I1(buff2_reg__0[4]),
        .I2(buff2_reg__0_0[4]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[4]_INST_0_i_5 
       (.I0(buff2_reg__0_1[7]),
        .I1(buff2_reg__0[7]),
        .I2(buff2_reg__0_0[7]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[4]_INST_0_i_7 
       (.I0(buff2_reg__0_1[6]),
        .I1(buff2_reg__0[6]),
        .I2(buff2_reg__0_0[6]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[4]_INST_0_i_9 
       (.I0(buff2_reg__0_1[5]),
        .I1(buff2_reg__0[5]),
        .I2(buff2_reg__0_0[5]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[8]_INST_0_i_11 
       (.I0(buff2_reg__0_1[8]),
        .I1(buff2_reg__0[8]),
        .I2(buff2_reg__0_0[8]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[8]_INST_0_i_5 
       (.I0(buff2_reg__0_1[11]),
        .I1(buff2_reg__0[11]),
        .I2(buff2_reg__0_0[11]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[8]_INST_0_i_7 
       (.I0(buff2_reg__0_1[10]),
        .I1(buff2_reg__0[10]),
        .I2(buff2_reg__0_0[10]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d0[8]_INST_0_i_9 
       (.I0(buff2_reg__0_1[9]),
        .I1(buff2_reg__0[9]),
        .I2(buff2_reg__0_0[9]),
        .I3(matrix_address0170_out),
        .I4(matrix_address0164_out),
        .I5(matrix_address0167_out),
        .O(\buff2_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_29
   (a_load_16_reg_22610,
    \buff2_reg[0]_0 ,
    \buff2_reg[1]_0 ,
    \buff2_reg[2]_0 ,
    \buff2_reg[3]_0 ,
    \buff2_reg[4]_0 ,
    \buff2_reg[5]_0 ,
    \buff2_reg[6]_0 ,
    \buff2_reg[7]_0 ,
    \buff2_reg[8]_0 ,
    \buff2_reg[9]_0 ,
    \buff2_reg[10]_0 ,
    \buff2_reg[11]_0 ,
    \buff2_reg[12]_0 ,
    \buff2_reg[13]_0 ,
    \buff2_reg[14]_0 ,
    \buff2_reg[15]_0 ,
    \buff2_reg[16]_0 ,
    buff2_reg_0,
    buff2_reg_1,
    buff2_reg_2,
    buff2_reg_3,
    buff2_reg_4,
    buff2_reg_5,
    buff2_reg_6,
    buff2_reg_7,
    buff2_reg_8,
    buff2_reg_9,
    buff2_reg_10,
    buff2_reg_11,
    buff2_reg_12,
    buff2_reg_13,
    buff2_reg_14,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff1_reg_0,
    \matrix_d1[0]_INST_0_i_4 ,
    ap_enable_reg_pp0_iter0,
    buff2_reg__0,
    buff2_reg__0_0);
  output a_load_16_reg_22610;
  output \buff2_reg[0]_0 ;
  output \buff2_reg[1]_0 ;
  output \buff2_reg[2]_0 ;
  output \buff2_reg[3]_0 ;
  output \buff2_reg[4]_0 ;
  output \buff2_reg[5]_0 ;
  output \buff2_reg[6]_0 ;
  output \buff2_reg[7]_0 ;
  output \buff2_reg[8]_0 ;
  output \buff2_reg[9]_0 ;
  output \buff2_reg[10]_0 ;
  output \buff2_reg[11]_0 ;
  output \buff2_reg[12]_0 ;
  output \buff2_reg[13]_0 ;
  output \buff2_reg[14]_0 ;
  output \buff2_reg[15]_0 ;
  output \buff2_reg[16]_0 ;
  output buff2_reg_0;
  output buff2_reg_1;
  output buff2_reg_2;
  output buff2_reg_3;
  output buff2_reg_4;
  output buff2_reg_5;
  output buff2_reg_6;
  output buff2_reg_7;
  output buff2_reg_8;
  output buff2_reg_9;
  output buff2_reg_10;
  output buff2_reg_11;
  output buff2_reg_12;
  output buff2_reg_13;
  output buff2_reg_14;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input buff1_reg_0;
  input [3:0]\matrix_d1[0]_INST_0_i_4 ;
  input ap_enable_reg_pp0_iter0;
  input [31:0]buff2_reg__0;
  input [31:0]buff2_reg__0_0;

  wire [14:0]Q;
  wire a_load_16_reg_22610;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_0;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire \buff2_reg[0]_0 ;
  wire \buff2_reg[10]_0 ;
  wire \buff2_reg[11]_0 ;
  wire \buff2_reg[12]_0 ;
  wire \buff2_reg[13]_0 ;
  wire \buff2_reg[14]_0 ;
  wire \buff2_reg[15]_0 ;
  wire \buff2_reg[16]_0 ;
  wire \buff2_reg[1]_0 ;
  wire \buff2_reg[2]_0 ;
  wire \buff2_reg[3]_0 ;
  wire \buff2_reg[4]_0 ;
  wire \buff2_reg[5]_0 ;
  wire \buff2_reg[6]_0 ;
  wire \buff2_reg[7]_0 ;
  wire \buff2_reg[8]_0 ;
  wire \buff2_reg[9]_0 ;
  wire buff2_reg_0;
  wire buff2_reg_1;
  wire buff2_reg_10;
  wire buff2_reg_11;
  wire buff2_reg_12;
  wire buff2_reg_13;
  wire buff2_reg_14;
  wire buff2_reg_2;
  wire buff2_reg_3;
  wire buff2_reg_4;
  wire buff2_reg_5;
  wire buff2_reg_6;
  wire buff2_reg_7;
  wire buff2_reg_8;
  wire buff2_reg_9;
  wire [31:0]buff2_reg__0;
  wire [31:0]buff2_reg__0_0;
  wire [31:0]buff2_reg__0_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [3:0]\matrix_d1[0]_INST_0_i_4 ;
  wire [31:0]matrix_q1;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(a_load_16_reg_22610),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q1[31],matrix_q1[31],matrix_q1[31],matrix_q1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(a_load_16_reg_22610),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0_1[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0_1[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0_1[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0_1[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0_1[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0_1[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0_1[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0_1[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0_1[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0_1[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0_1[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0_1[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0_1[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0_1[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0_1[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0_1[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0_1[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0_1[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \col_load_17_reg_2282[8]_i_1 
       (.I0(buff1_reg_0),
        .I1(\matrix_d1[0]_INST_0_i_4 [0]),
        .I2(ap_enable_reg_pp0_iter0),
        .O(a_load_16_reg_22610));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[0]_INST_0_i_11 
       (.I0(buff2_reg__0_1[0]),
        .I1(buff2_reg__0[0]),
        .I2(buff2_reg__0_0[0]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[0]_INST_0_i_5 
       (.I0(buff2_reg__0_1[3]),
        .I1(buff2_reg__0[3]),
        .I2(buff2_reg__0_0[3]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[0]_INST_0_i_7 
       (.I0(buff2_reg__0_1[2]),
        .I1(buff2_reg__0[2]),
        .I2(buff2_reg__0_0[2]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[0]_INST_0_i_9 
       (.I0(buff2_reg__0_1[1]),
        .I1(buff2_reg__0[1]),
        .I2(buff2_reg__0_0[1]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[12]_INST_0_i_11 
       (.I0(buff2_reg__0_1[12]),
        .I1(buff2_reg__0[12]),
        .I2(buff2_reg__0_0[12]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[12]_INST_0_i_5 
       (.I0(buff2_reg__0_1[15]),
        .I1(buff2_reg__0[15]),
        .I2(buff2_reg__0_0[15]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[12]_INST_0_i_7 
       (.I0(buff2_reg__0_1[14]),
        .I1(buff2_reg__0[14]),
        .I2(buff2_reg__0_0[14]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[12]_INST_0_i_9 
       (.I0(buff2_reg__0_1[13]),
        .I1(buff2_reg__0[13]),
        .I2(buff2_reg__0_0[13]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[16]_INST_0_i_11 
       (.I0(buff2_reg__0_1[16]),
        .I1(buff2_reg__0[16]),
        .I2(buff2_reg__0_0[16]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[16]_INST_0_i_5 
       (.I0(buff2_reg__0_1[19]),
        .I1(buff2_reg__0[19]),
        .I2(buff2_reg__0_0[19]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_2));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[16]_INST_0_i_7 
       (.I0(buff2_reg__0_1[18]),
        .I1(buff2_reg__0[18]),
        .I2(buff2_reg__0_0[18]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_1));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[16]_INST_0_i_9 
       (.I0(buff2_reg__0_1[17]),
        .I1(buff2_reg__0[17]),
        .I2(buff2_reg__0_0[17]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[20]_INST_0_i_11 
       (.I0(buff2_reg__0_1[20]),
        .I1(buff2_reg__0[20]),
        .I2(buff2_reg__0_0[20]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_3));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[20]_INST_0_i_5 
       (.I0(buff2_reg__0_1[23]),
        .I1(buff2_reg__0[23]),
        .I2(buff2_reg__0_0[23]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_6));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[20]_INST_0_i_7 
       (.I0(buff2_reg__0_1[22]),
        .I1(buff2_reg__0[22]),
        .I2(buff2_reg__0_0[22]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[20]_INST_0_i_9 
       (.I0(buff2_reg__0_1[21]),
        .I1(buff2_reg__0[21]),
        .I2(buff2_reg__0_0[21]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[24]_INST_0_i_11 
       (.I0(buff2_reg__0_1[24]),
        .I1(buff2_reg__0[24]),
        .I2(buff2_reg__0_0[24]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_7));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[24]_INST_0_i_5 
       (.I0(buff2_reg__0_1[27]),
        .I1(buff2_reg__0[27]),
        .I2(buff2_reg__0_0[27]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_10));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[24]_INST_0_i_7 
       (.I0(buff2_reg__0_1[26]),
        .I1(buff2_reg__0[26]),
        .I2(buff2_reg__0_0[26]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_9));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[24]_INST_0_i_9 
       (.I0(buff2_reg__0_1[25]),
        .I1(buff2_reg__0[25]),
        .I2(buff2_reg__0_0[25]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_8));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[28]_INST_0_i_11 
       (.I0(buff2_reg__0_1[28]),
        .I1(buff2_reg__0[28]),
        .I2(buff2_reg__0_0[28]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_11));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[28]_INST_0_i_5 
       (.I0(buff2_reg__0_1[31]),
        .I1(buff2_reg__0[31]),
        .I2(buff2_reg__0_0[31]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_14));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[28]_INST_0_i_7 
       (.I0(buff2_reg__0_1[30]),
        .I1(buff2_reg__0[30]),
        .I2(buff2_reg__0_0[30]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[28]_INST_0_i_9 
       (.I0(buff2_reg__0_1[29]),
        .I1(buff2_reg__0[29]),
        .I2(buff2_reg__0_0[29]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(buff2_reg_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[4]_INST_0_i_11 
       (.I0(buff2_reg__0_1[4]),
        .I1(buff2_reg__0[4]),
        .I2(buff2_reg__0_0[4]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[4]_INST_0_i_5 
       (.I0(buff2_reg__0_1[7]),
        .I1(buff2_reg__0[7]),
        .I2(buff2_reg__0_0[7]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[4]_INST_0_i_7 
       (.I0(buff2_reg__0_1[6]),
        .I1(buff2_reg__0[6]),
        .I2(buff2_reg__0_0[6]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[4]_INST_0_i_9 
       (.I0(buff2_reg__0_1[5]),
        .I1(buff2_reg__0[5]),
        .I2(buff2_reg__0_0[5]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[8]_INST_0_i_11 
       (.I0(buff2_reg__0_1[8]),
        .I1(buff2_reg__0[8]),
        .I2(buff2_reg__0_0[8]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[8]_INST_0_i_5 
       (.I0(buff2_reg__0_1[11]),
        .I1(buff2_reg__0[11]),
        .I2(buff2_reg__0_0[11]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[8]_INST_0_i_7 
       (.I0(buff2_reg__0_1[10]),
        .I1(buff2_reg__0[10]),
        .I2(buff2_reg__0_0[10]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[8]_INST_0_i_9 
       (.I0(buff2_reg__0_1[9]),
        .I1(buff2_reg__0[9]),
        .I2(buff2_reg__0_0[9]),
        .I3(\matrix_d1[0]_INST_0_i_4 [3]),
        .I4(\matrix_d1[0]_INST_0_i_4 [1]),
        .I5(\matrix_d1[0]_INST_0_i_4 [2]),
        .O(\buff2_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_30
   (buff2_reg__0,
    reg_971212_out,
    ap_clk,
    matrix_q0,
    a_q1,
    Q);
  output [31:0]buff2_reg__0;
  input reg_971212_out;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;

  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [31:0]matrix_q0;
  wire reg_971212_out;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_971212_out),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q0[31],matrix_q0[31],matrix_q0[31],matrix_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_971212_out),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_31
   (reg_971212_out,
    buff2_reg__0,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff1_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0);
  output reg_971212_out;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input buff1_reg_0;
  input [0:0]buff1_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [14:0]Q;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_0;
  wire [0:0]buff1_reg_1;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [31:0]matrix_q1;
  wire reg_971212_out;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_971212_out),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q1[31],matrix_q1[31],matrix_q1[31],matrix_q1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_971212_out),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \col_load_15_reg_2220[8]_i_1 
       (.I0(buff1_reg_0),
        .I1(buff1_reg_1),
        .I2(ap_enable_reg_pp0_iter0),
        .O(reg_971212_out));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_32
   (buff2_reg__0,
    E,
    ap_clk,
    matrix_q0,
    a_q1,
    Q);
  output [31:0]buff2_reg__0;
  input [0:0]E;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [31:0]matrix_q0;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q0[31],matrix_q0[31],matrix_q0[31],matrix_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_33
   (a_load_12_reg_21420,
    buff2_reg__0,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff1_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0);
  output a_load_12_reg_21420;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input buff1_reg_0;
  input [0:0]buff1_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [14:0]Q;
  wire a_load_12_reg_21420;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_0;
  wire [0:0]buff1_reg_1;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [31:0]matrix_q1;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(a_load_12_reg_21420),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q1[31],matrix_q1[31],matrix_q1[31],matrix_q1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(a_load_12_reg_21420),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \col_load_13_reg_2158[8]_i_1 
       (.I0(buff1_reg_0),
        .I1(buff1_reg_1),
        .I2(ap_enable_reg_pp0_iter0),
        .O(a_load_12_reg_21420));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_34
   (E,
    buff2_reg__0,
    ap_clk,
    matrix_q0,
    a_q1,
    Q,
    ap_enable_reg_pp0_iter0,
    buff1_reg_0,
    buff1_reg_1);
  output [0:0]E;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;
  input ap_enable_reg_pp0_iter0;
  input buff1_reg_0;
  input [0:0]buff1_reg_1;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_0;
  wire [0:0]buff1_reg_1;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [31:0]matrix_q0;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q0[31],matrix_q0[31],matrix_q0[31],matrix_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \col_load_11_reg_2096[8]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(buff1_reg_0),
        .I2(buff1_reg_1),
        .O(E));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_35
   (\buff2_reg[0]_0 ,
    \buff2_reg[1]_0 ,
    \buff2_reg[2]_0 ,
    \buff2_reg[3]_0 ,
    \buff2_reg[4]_0 ,
    \buff2_reg[5]_0 ,
    \buff2_reg[6]_0 ,
    \buff2_reg[7]_0 ,
    \buff2_reg[8]_0 ,
    \buff2_reg[9]_0 ,
    \buff2_reg[10]_0 ,
    \buff2_reg[11]_0 ,
    \buff2_reg[12]_0 ,
    \buff2_reg[13]_0 ,
    \buff2_reg[14]_0 ,
    \buff2_reg[15]_0 ,
    \buff2_reg[16]_0 ,
    buff2_reg_0,
    buff2_reg_1,
    buff2_reg_2,
    buff2_reg_3,
    buff2_reg_4,
    buff2_reg_5,
    buff2_reg_6,
    buff2_reg_7,
    buff2_reg_8,
    buff2_reg_9,
    buff2_reg_10,
    buff2_reg_11,
    buff2_reg_12,
    buff2_reg_13,
    buff2_reg_14,
    E,
    ap_clk,
    matrix_q1,
    a_q0,
    Q,
    buff2_reg__0,
    buff2_reg__0_0,
    \matrix_d1[0]_INST_0_i_12 );
  output \buff2_reg[0]_0 ;
  output \buff2_reg[1]_0 ;
  output \buff2_reg[2]_0 ;
  output \buff2_reg[3]_0 ;
  output \buff2_reg[4]_0 ;
  output \buff2_reg[5]_0 ;
  output \buff2_reg[6]_0 ;
  output \buff2_reg[7]_0 ;
  output \buff2_reg[8]_0 ;
  output \buff2_reg[9]_0 ;
  output \buff2_reg[10]_0 ;
  output \buff2_reg[11]_0 ;
  output \buff2_reg[12]_0 ;
  output \buff2_reg[13]_0 ;
  output \buff2_reg[14]_0 ;
  output \buff2_reg[15]_0 ;
  output \buff2_reg[16]_0 ;
  output buff2_reg_0;
  output buff2_reg_1;
  output buff2_reg_2;
  output buff2_reg_3;
  output buff2_reg_4;
  output buff2_reg_5;
  output buff2_reg_6;
  output buff2_reg_7;
  output buff2_reg_8;
  output buff2_reg_9;
  output buff2_reg_10;
  output buff2_reg_11;
  output buff2_reg_12;
  output buff2_reg_13;
  output buff2_reg_14;
  input [0:0]E;
  input ap_clk;
  input [31:0]matrix_q1;
  input [16:0]a_q0;
  input [14:0]Q;
  input [31:0]buff2_reg__0;
  input [31:0]buff2_reg__0_0;
  input [2:0]\matrix_d1[0]_INST_0_i_12 ;

  wire [0:0]E;
  wire [14:0]Q;
  wire [16:0]a_q0;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire \buff2_reg[0]_0 ;
  wire \buff2_reg[10]_0 ;
  wire \buff2_reg[11]_0 ;
  wire \buff2_reg[12]_0 ;
  wire \buff2_reg[13]_0 ;
  wire \buff2_reg[14]_0 ;
  wire \buff2_reg[15]_0 ;
  wire \buff2_reg[16]_0 ;
  wire \buff2_reg[1]_0 ;
  wire \buff2_reg[2]_0 ;
  wire \buff2_reg[3]_0 ;
  wire \buff2_reg[4]_0 ;
  wire \buff2_reg[5]_0 ;
  wire \buff2_reg[6]_0 ;
  wire \buff2_reg[7]_0 ;
  wire \buff2_reg[8]_0 ;
  wire \buff2_reg[9]_0 ;
  wire buff2_reg_0;
  wire buff2_reg_1;
  wire buff2_reg_10;
  wire buff2_reg_11;
  wire buff2_reg_12;
  wire buff2_reg_13;
  wire buff2_reg_14;
  wire buff2_reg_2;
  wire buff2_reg_3;
  wire buff2_reg_4;
  wire buff2_reg_5;
  wire buff2_reg_6;
  wire buff2_reg_7;
  wire buff2_reg_8;
  wire buff2_reg_9;
  wire [31:0]buff2_reg__0;
  wire [31:0]buff2_reg__0_0;
  wire [31:0]buff2_reg__0_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [2:0]\matrix_d1[0]_INST_0_i_12 ;
  wire [31:0]matrix_q1;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q1[31],matrix_q1[31],matrix_q1[31],matrix_q1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0_1[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0_1[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0_1[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0_1[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0_1[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0_1[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0_1[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0_1[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0_1[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0_1[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0_1[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0_1[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0_1[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0_1[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0_1[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0_1[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0_1[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0_1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[0]_INST_0_i_14 
       (.I0(buff2_reg__0_1[3]),
        .I1(buff2_reg__0[3]),
        .I2(buff2_reg__0_0[3]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[0]_INST_0_i_16 
       (.I0(buff2_reg__0_1[2]),
        .I1(buff2_reg__0[2]),
        .I2(buff2_reg__0_0[2]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[0]_INST_0_i_18 
       (.I0(buff2_reg__0_1[1]),
        .I1(buff2_reg__0[1]),
        .I2(buff2_reg__0_0[1]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[0]_INST_0_i_20 
       (.I0(buff2_reg__0_1[0]),
        .I1(buff2_reg__0[0]),
        .I2(buff2_reg__0_0[0]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[12]_INST_0_i_14 
       (.I0(buff2_reg__0_1[15]),
        .I1(buff2_reg__0[15]),
        .I2(buff2_reg__0_0[15]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[12]_INST_0_i_16 
       (.I0(buff2_reg__0_1[14]),
        .I1(buff2_reg__0[14]),
        .I2(buff2_reg__0_0[14]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[12]_INST_0_i_18 
       (.I0(buff2_reg__0_1[13]),
        .I1(buff2_reg__0[13]),
        .I2(buff2_reg__0_0[13]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[12]_INST_0_i_20 
       (.I0(buff2_reg__0_1[12]),
        .I1(buff2_reg__0[12]),
        .I2(buff2_reg__0_0[12]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[16]_INST_0_i_14 
       (.I0(buff2_reg__0_1[19]),
        .I1(buff2_reg__0[19]),
        .I2(buff2_reg__0_0[19]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_2));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[16]_INST_0_i_16 
       (.I0(buff2_reg__0_1[18]),
        .I1(buff2_reg__0[18]),
        .I2(buff2_reg__0_0[18]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_1));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[16]_INST_0_i_18 
       (.I0(buff2_reg__0_1[17]),
        .I1(buff2_reg__0[17]),
        .I2(buff2_reg__0_0[17]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[16]_INST_0_i_20 
       (.I0(buff2_reg__0_1[16]),
        .I1(buff2_reg__0[16]),
        .I2(buff2_reg__0_0[16]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[20]_INST_0_i_14 
       (.I0(buff2_reg__0_1[23]),
        .I1(buff2_reg__0[23]),
        .I2(buff2_reg__0_0[23]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_6));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[20]_INST_0_i_16 
       (.I0(buff2_reg__0_1[22]),
        .I1(buff2_reg__0[22]),
        .I2(buff2_reg__0_0[22]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_5));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[20]_INST_0_i_18 
       (.I0(buff2_reg__0_1[21]),
        .I1(buff2_reg__0[21]),
        .I2(buff2_reg__0_0[21]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_4));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[20]_INST_0_i_20 
       (.I0(buff2_reg__0_1[20]),
        .I1(buff2_reg__0[20]),
        .I2(buff2_reg__0_0[20]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_3));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[24]_INST_0_i_14 
       (.I0(buff2_reg__0_1[27]),
        .I1(buff2_reg__0[27]),
        .I2(buff2_reg__0_0[27]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_10));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[24]_INST_0_i_16 
       (.I0(buff2_reg__0_1[26]),
        .I1(buff2_reg__0[26]),
        .I2(buff2_reg__0_0[26]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_9));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[24]_INST_0_i_18 
       (.I0(buff2_reg__0_1[25]),
        .I1(buff2_reg__0[25]),
        .I2(buff2_reg__0_0[25]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_8));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[24]_INST_0_i_20 
       (.I0(buff2_reg__0_1[24]),
        .I1(buff2_reg__0[24]),
        .I2(buff2_reg__0_0[24]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_7));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[28]_INST_0_i_15 
       (.I0(buff2_reg__0_1[31]),
        .I1(buff2_reg__0[31]),
        .I2(buff2_reg__0_0[31]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_14));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[28]_INST_0_i_17 
       (.I0(buff2_reg__0_1[30]),
        .I1(buff2_reg__0[30]),
        .I2(buff2_reg__0_0[30]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[28]_INST_0_i_19 
       (.I0(buff2_reg__0_1[29]),
        .I1(buff2_reg__0[29]),
        .I2(buff2_reg__0_0[29]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_12));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[28]_INST_0_i_21 
       (.I0(buff2_reg__0_1[28]),
        .I1(buff2_reg__0[28]),
        .I2(buff2_reg__0_0[28]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(buff2_reg_11));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[4]_INST_0_i_14 
       (.I0(buff2_reg__0_1[7]),
        .I1(buff2_reg__0[7]),
        .I2(buff2_reg__0_0[7]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[4]_INST_0_i_16 
       (.I0(buff2_reg__0_1[6]),
        .I1(buff2_reg__0[6]),
        .I2(buff2_reg__0_0[6]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[4]_INST_0_i_18 
       (.I0(buff2_reg__0_1[5]),
        .I1(buff2_reg__0[5]),
        .I2(buff2_reg__0_0[5]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[4]_INST_0_i_20 
       (.I0(buff2_reg__0_1[4]),
        .I1(buff2_reg__0[4]),
        .I2(buff2_reg__0_0[4]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[8]_INST_0_i_14 
       (.I0(buff2_reg__0_1[11]),
        .I1(buff2_reg__0[11]),
        .I2(buff2_reg__0_0[11]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[8]_INST_0_i_16 
       (.I0(buff2_reg__0_1[10]),
        .I1(buff2_reg__0[10]),
        .I2(buff2_reg__0_0[10]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[8]_INST_0_i_18 
       (.I0(buff2_reg__0_1[9]),
        .I1(buff2_reg__0[9]),
        .I2(buff2_reg__0_0[9]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \matrix_d1[8]_INST_0_i_20 
       (.I0(buff2_reg__0_1[8]),
        .I1(buff2_reg__0[8]),
        .I2(buff2_reg__0_0[8]),
        .I3(\matrix_d1[0]_INST_0_i_12 [2]),
        .I4(\matrix_d1[0]_INST_0_i_12 [0]),
        .I5(\matrix_d1[0]_INST_0_i_12 [1]),
        .O(\buff2_reg[8]_0 ));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_36
   (buff2_reg__0,
    a_load_8_reg_20180,
    ap_clk,
    matrix_q0,
    a_q1,
    Q);
  output [31:0]buff2_reg__0;
  input a_load_8_reg_20180;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q1;
  input [14:0]Q;

  wire [14:0]Q;
  wire a_load_8_reg_20180;
  wire [16:0]a_q1;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [31:0]matrix_q0;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(a_load_8_reg_20180),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q0[31],matrix_q0[31],matrix_q0[31],matrix_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(a_load_8_reg_20180),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "loop_imperfect_mubkb_MulnS_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_loop_imperfect_mubkb_MulnS_0_37
   (reg_9570,
    buff2_reg__0,
    ap_clk,
    matrix_q0,
    a_q0,
    Q,
    buff1_reg_0,
    ap_enable_reg_pp0_iter0,
    buff1_reg_1);
  output reg_9570;
  output [31:0]buff2_reg__0;
  input ap_clk;
  input [31:0]matrix_q0;
  input [16:0]a_q0;
  input [14:0]Q;
  input [1:0]buff1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input buff1_reg_1;

  wire [14:0]Q;
  wire [16:0]a_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [1:0]buff1_reg_0;
  wire buff1_reg_1;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg__0;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire [31:0]matrix_q0;
  wire reg_9570;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,matrix_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_9570),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0C08)) 
    buff0_reg_i_1
       (.I0(buff1_reg_0[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(buff1_reg_1),
        .I3(buff1_reg_0[0]),
        .O(reg_9570));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,a_q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({matrix_q0[31],matrix_q0[31],matrix_q0[31],matrix_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_9570),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,matrix_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg__0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg__0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg__0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg__0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg__0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg__0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg__0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg__0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg__0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg__0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg__0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg__0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg__0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg__0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg__0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg__0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg__0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg__0[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
