

================================================================
== Vitis HLS Report for 'AddWeightedKernel_1080_1920_s'
================================================================
* Date:           Mon Nov  2 14:21:21 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.789 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073602|  2073602| 20.736 ms | 20.736 ms |  2073602|  2073602|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_101_1_VITIS_LOOP_103_2  |  2073600|  2073600|         2|          1|          1|  2073600|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sobelImg_4233, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sobelImg_y_4232, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sobelImg_x_4231, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.75ns)   --->   "%br_ln101 = br void %_ZmlILi16ELi8ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0ELi24ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit126" [source/edge_detector.cpp:101]   --->   Operation 8 'br' 'br_ln101' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.07>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i21, void, i21 %add_ln101, void %.split" [source/edge_detector.cpp:101]   --->   Operation 9 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.94ns)   --->   "%icmp_ln101 = icmp_eq  i21 %indvar_flatten, i21" [source/edge_detector.cpp:101]   --->   Operation 10 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.07ns)   --->   "%add_ln101 = add i21 %indvar_flatten, i21" [source/edge_detector.cpp:101]   --->   Operation 11 'add' 'add_ln101' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split, void" [source/edge_detector.cpp:101]   --->   Operation 12 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.78>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_101_1_VITIS_LOOP_103_2_str"   --->   Operation 13 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln100 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_7" [source/edge_detector.cpp:100]   --->   Operation 15 'specpipeline' 'specpipeline_ln100' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [source/edge_detector.cpp:100]   --->   Operation 16 'specloopname' 'specloopname_ln100' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (1.94ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %sobelImg_x_4231" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'read' 'tmp_V' <Predicate = (!icmp_ln101)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_3 : Operation 18 [1/1] (1.94ns)   --->   "%tmp_V_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %sobelImg_y_4232" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'tmp_V_3' <Predicate = (!icmp_ln101)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %tmp_V_3, i32, i32"   --->   Operation 19 'partselect' 'tmp' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %tmp_V, i32, i32"   --->   Operation 20 'partselect' 'tmp_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i7 %tmp_1"   --->   Operation 21 'zext' 'zext_ln216' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln216_1 = zext i7 %tmp"   --->   Operation 22 'zext' 'zext_ln216_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.89ns)   --->   "%p_Repl2_s = add i8 %zext_ln216_1, i8 %zext_ln216"   --->   Operation 23 'add' 'p_Repl2_s' <Predicate = (!icmp_ln101)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %sobelImg_4233, i8 %p_Repl2_s" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 24 'write' 'write_ln167' <Predicate = (!icmp_ln101)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZmlILi16ELi8ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0ELi24ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit126"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!icmp_ln101)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [source/edge_detector.cpp:126]   --->   Operation 26 'ret' 'ret_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', source/edge_detector.cpp:101) with incoming values : ('add_ln101', source/edge_detector.cpp:101) [9]  (0.755 ns)

 <State 2>: 1.07ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', source/edge_detector.cpp:101) with incoming values : ('add_ln101', source/edge_detector.cpp:101) [9]  (0 ns)
	'add' operation ('add_ln101', source/edge_detector.cpp:101) [11]  (1.07 ns)

 <State 3>: 4.79ns
The critical path consists of the following:
	fifo read on port 'sobelImg_x_4231' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [18]  (1.95 ns)
	'add' operation ('__Repl2__') [24]  (0.897 ns)
	fifo write on port 'sobelImg_4233' (F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [25]  (1.95 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
