// Seed: 3122422582
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  tri1 id_6 = 1'b0;
  if (1 ~^ id_3 == id_3 && 1 && 1) begin : LABEL_0
    wire id_7;
  end
endmodule
module module_1 (
    output tri  id_0
    , id_7,
    output tri  id_1,
    input  wor  id_2,
    input  tri0 id_3,
    input  tri  id_4
    , id_8,
    input  tri1 id_5
);
  assign id_8 = id_8 ? id_8 ~^ 1 & ~id_8 : id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
  assign modCall_1.id_3 = 0;
endmodule
