<profile>

<section name = "Vivado HLS Report for 'Loop_sliding_win_out'" level="0">
<item name = "Date">Sun Oct 17 00:24:34 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">fe_vhls_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 1.880 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1024, 1025, 4.096 us, 4.100 us, 1024, 1024, loop rewind(delay=0 initiation interval(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- sliding_win_output">1024, 1024, 3, 2, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 42, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 165, -</column>
<column name="Register">-, -, 73, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln84_fu_241_p2">+, 0, 0, 13, 2, 11</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_114">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_85">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln84_fu_253_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i2_0_i_01_phi_fu_191_p6">15, 3, 10, 30</column>
<column name="ap_phi_reg_pp0_iter1_p_014_0_i_0_reg_201">15, 3, 16, 48</column>
<column name="ap_phi_reg_pp0_iter1_p_014_0_i_1_reg_211">15, 3, 16, 48</column>
<column name="data2window_0_blk_n">9, 2, 1, 2</column>
<column name="data2window_1_blk_n">9, 2, 1, 2</column>
<column name="delayed_i_0_blk_n">9, 2, 1, 2</column>
<column name="delayed_i_1_blk_n">9, 2, 1, 2</column>
<column name="i2_0_i_01_reg_187">9, 2, 10, 20</column>
<column name="nodelay_i_0_blk_n">9, 2, 1, 2</column>
<column name="nodelay_i_1_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln84_reg_266">11, 0, 11, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_014_0_i_0_reg_201">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_014_0_i_1_reg_211">16, 0, 16, 0</column>
<column name="empty_reg_271">10, 0, 10, 0</column>
<column name="i2_0_i_01_reg_187">10, 0, 10, 0</column>
<column name="icmp_ln84_reg_296">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_2_reg_262">1, 0, 1, 0</column>
<column name="tmp_reg_258">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_sliding_win_out, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_sliding_win_out, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_sliding_win_out, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_sliding_win_out, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_sliding_win_out, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_sliding_win_out, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_sliding_win_out, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_sliding_win_out, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_sliding_win_out, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_sliding_win_out, return value</column>
<column name="delayed_i_0_dout">in, 16, ap_fifo, delayed_i_0, pointer</column>
<column name="delayed_i_0_empty_n">in, 1, ap_fifo, delayed_i_0, pointer</column>
<column name="delayed_i_0_read">out, 1, ap_fifo, delayed_i_0, pointer</column>
<column name="nodelay_i_0_dout">in, 16, ap_fifo, nodelay_i_0, pointer</column>
<column name="nodelay_i_0_empty_n">in, 1, ap_fifo, nodelay_i_0, pointer</column>
<column name="nodelay_i_0_read">out, 1, ap_fifo, nodelay_i_0, pointer</column>
<column name="delayed_i_1_dout">in, 16, ap_fifo, delayed_i_1, pointer</column>
<column name="delayed_i_1_empty_n">in, 1, ap_fifo, delayed_i_1, pointer</column>
<column name="delayed_i_1_read">out, 1, ap_fifo, delayed_i_1, pointer</column>
<column name="nodelay_i_1_dout">in, 16, ap_fifo, nodelay_i_1, pointer</column>
<column name="nodelay_i_1_empty_n">in, 1, ap_fifo, nodelay_i_1, pointer</column>
<column name="nodelay_i_1_read">out, 1, ap_fifo, nodelay_i_1, pointer</column>
<column name="data2window_1_din">out, 16, ap_fifo, data2window_1, pointer</column>
<column name="data2window_1_full_n">in, 1, ap_fifo, data2window_1, pointer</column>
<column name="data2window_1_write">out, 1, ap_fifo, data2window_1, pointer</column>
<column name="data2window_0_din">out, 16, ap_fifo, data2window_0, pointer</column>
<column name="data2window_0_full_n">in, 1, ap_fifo, data2window_0, pointer</column>
<column name="data2window_0_write">out, 1, ap_fifo, data2window_0, pointer</column>
</table>
</item>
</section>
</profile>
