systemReset=
systemResetValue=

ModuleName=sva_bus
DesignLang=Verilog
FileName=assertionsBUS.sva
LineNo=4
AssertLang=SVA
Variant=sva_bus

ModuleVariant=sva_bus
CheckerModule=<null>
assert=a1
FileName=assertionsBUS.sva
LineNo=42
EndedSignal=_SVAC_1_ended_reg_0

VariantInstance=tec_riscv_bus.sva_bus_inst
FileName=assertionsBUS.sva
LineNo=1

