
---------- Begin Simulation Statistics ----------
simSeconds                                   0.005580                       # Number of seconds simulated (Second)
simTicks                                   5580094520                       # Number of ticks simulated (Tick)
finalTick                                  5580094520                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     83.65                       # Real time elapsed on the host (Second)
hostTickRate                                 66708066                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8639512                       # Number of bytes of host memory used (Byte)
simInsts                                     13775011                       # Number of instructions simulated (Count)
simOps                                       13851830                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   164675                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     165594                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data      2408836                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total      2408836                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data      2408836                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total      2408836                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data        50747                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total        50747                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data        50747                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total        50747                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandMissLatency::processor.cores0.core.data    772823465                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMissLatency::total    772823465                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::processor.cores0.core.data    772823465                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::total    772823465                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data      2459583                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total      2459583                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data      2459583                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total      2459583                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.020632                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.020632                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.020632                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.020632                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::processor.cores0.core.data 15228.948805                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::total 15228.948805                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::processor.cores0.core.data 15228.948805                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::total 15228.948805                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets        21522                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets          885                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets    24.318644                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks        12854                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total        12854                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::processor.cores0.core.data        30167                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::total        30167                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::processor.cores0.core.data        30167                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::total        30167                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::processor.cores0.core.data        20580                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::total        20580                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         5340                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::processor.cores0.core.data        20580                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::total        25920                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::processor.cores0.core.data    324127320                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::total    324127320                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    138206221                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::processor.cores0.core.data    324127320                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::total    462333541                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::processor.cores0.core.data     0.008367                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::total     0.008367                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::processor.cores0.core.data     0.008367                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::total     0.010538                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::processor.cores0.core.data 15749.626822                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::total 15749.626822                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 25881.314794                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::processor.cores0.core.data 15749.626822                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::total 17836.942168                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.replacements        13878                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher         5340                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::total         5340                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    138206221                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::total    138206221                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 25881.314794                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::total 25881.314794                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.hits::processor.cores0.core.data         3884                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.hits::total         3884                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.misses::processor.cores0.core.data          642                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.misses::total          642                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missLatency::processor.cores0.core.data      7618640                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missLatency::total      7618640                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.accesses::processor.cores0.core.data         4526                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.accesses::total         4526                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missRate::processor.cores0.core.data     0.141847                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.missRate::total     0.141847                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMissLatency::processor.cores0.core.data 11867.040498                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMissLatency::total 11867.040498                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrHits::processor.cores0.core.data          468                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrHits::total          468                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMisses::processor.cores0.core.data          174                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMisses::total          174                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissLatency::processor.cores0.core.data      2186600                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissLatency::total      2186600                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissRate::processor.cores0.core.data     0.038445                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.mshrMissRate::total     0.038445                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMshrMissLatency::processor.cores0.core.data 12566.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LoadLockedReq.avgMshrMissLatency::total 12566.666667                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data      1844837                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total      1844837                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data        24562                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total        24562                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::processor.cores0.core.data    181588570                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::total    181588570                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data      1869399                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total      1869399                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.013139                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.013139                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::processor.cores0.core.data  7393.069375                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::total  7393.069375                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::processor.cores0.core.data        17384                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::total        17384                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::processor.cores0.core.data         7178                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::total         7178                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::processor.cores0.core.data     68908480                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::total     68908480                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::processor.cores0.core.data     0.003840                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::total     0.003840                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.data  9599.955419                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::total  9599.955419                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.missLatency::processor.cores0.core.data      2572570                       # number of StoreCondFailReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.missLatency::total      2572570                       # number of StoreCondFailReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.avgMissLatency::processor.cores0.core.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.mshrMissLatency::processor.cores0.core.data      2496320                       # number of StoreCondFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.mshrMissLatency::total      2496320                       # number of StoreCondFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.avgMshrMissLatency::processor.cores0.core.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.hits::processor.cores0.core.data         2505                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.hits::total         2505                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.misses::processor.cores0.core.data         1372                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.misses::total         1372                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missLatency::processor.cores0.core.data     14235540                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missLatency::total     14235540                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.accesses::processor.cores0.core.data         3877                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.accesses::total         3877                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missRate::processor.cores0.core.data     0.353882                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.missRate::total     0.353882                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMissLatency::processor.cores0.core.data 10375.758017                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMissLatency::total 10375.758017                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMisses::processor.cores0.core.data         1372                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMisses::total         1372                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissLatency::processor.cores0.core.data     13658760                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissLatency::total     13658760                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissRate::processor.cores0.core.data     0.353882                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.mshrMissRate::total     0.353882                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMshrMissLatency::processor.cores0.core.data  9955.364431                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.StoreCondReq.avgMshrMissLatency::total  9955.364431                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.hits::processor.cores0.core.data        17326                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.hits::total        17326                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.misses::processor.cores0.core.data        16868                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.misses::total        16868                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.missLatency::processor.cores0.core.data    193129510                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.missLatency::total    193129510                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.accesses::processor.cores0.core.data        34194                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.accesses::total        34194                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.missRate::processor.cores0.core.data     0.493303                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.missRate::total     0.493303                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.avgMissLatency::processor.cores0.core.data 11449.461110                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.avgMissLatency::total 11449.461110                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.mshrHits::processor.cores0.core.data            1                       # number of SwapReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrHits::total            1                       # number of SwapReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMisses::processor.cores0.core.data        16867                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMisses::total        16867                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissLatency::processor.cores0.core.data    185106680                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissLatency::total    185106680                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissRate::processor.cores0.core.data     0.493274                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.mshrMissRate::total     0.493274                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.SwapReq.avgMshrMissLatency::processor.cores0.core.data 10974.487461                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.SwapReq.avgMshrMissLatency::total 10974.487461                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data       563999                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total       563999                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data        26185                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total        26185                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::processor.cores0.core.data    591234895                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::total    591234895                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data       590184                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total       590184                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.044368                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.044368                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::processor.cores0.core.data 22579.144357                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::total 22579.144357                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::processor.cores0.core.data        12783                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::total        12783                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::processor.cores0.core.data        13402                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::total        13402                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::processor.cores0.core.data    255218840                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::total    255218840                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::processor.cores0.core.data     0.022708                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::total     0.022708                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::processor.cores0.core.data 19043.339800                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::total 19043.339800                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.clk_domain.clock          250                       # Clock period in ticks (Tick)
board.cache_hierarchy.l1dcaches0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses        20580                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued        16453                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUnused          223                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful         5164                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss          419                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy     0.313864                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage     0.200590                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache         8045                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR         3068                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate        11113                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified        45396                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit        21815                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand          283                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage         2032                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage           26                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   500.651535                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs      2485422                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs        40821                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs    60.885868                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick       177520                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher   215.085652                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   285.565883                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.420089                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.557746                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.977835                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1022           99                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024          408                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::1            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::2           87                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::0          131                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::1           63                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::2          213                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1022     0.193359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.796875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses     20058261                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses     20058261                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.demandHits::processor.cores1.core.data      1223300                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.demandHits::total      1223300                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::processor.cores1.core.data      1223300                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::total      1223300                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::processor.cores1.core.data        57137                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::total        57137                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::processor.cores1.core.data        57137                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::total        57137                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.demandMissLatency::processor.cores1.core.data    578446496                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMissLatency::total    578446496                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::processor.cores1.core.data    578446496                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::total    578446496                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandAccesses::processor.cores1.core.data      1280437                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandAccesses::total      1280437                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::processor.cores1.core.data      1280437                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::total      1280437                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandMissRate::processor.cores1.core.data     0.044623                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMissRate::total     0.044623                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::processor.cores1.core.data     0.044623                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::total     0.044623                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::processor.cores1.core.data 10123.851375                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::total 10123.851375                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::processor.cores1.core.data 10123.851375                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::total 10123.851375                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets        19873                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets          924                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets    21.507576                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.writebacks::writebacks        10165                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches1.writebacks::total        10165                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches1.demandMshrHits::processor.cores1.core.data        32175                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrHits::total        32175                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::processor.cores1.core.data        32175                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::total        32175                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::processor.cores1.core.data        24962                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::total        24962                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher         4058                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::processor.cores1.core.data        24962                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::total        29020                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::processor.cores1.core.data    270711599                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::total    270711599                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     68746897                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::processor.cores1.core.data    270711599                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::total    339458496                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::processor.cores1.core.data     0.019495                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::total     0.019495                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::processor.cores1.core.data     0.019495                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::total     0.022664                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::processor.cores1.core.data 10844.948281                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::total 10844.948281                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 16941.078610                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::processor.cores1.core.data 10844.948281                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::total 11697.398208                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.replacements        15770                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher         4058                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::total         4058                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     68746897                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::total     68746897                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 16941.078610                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::total 16941.078610                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.hits::processor.cores1.core.data         2699                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.hits::total         2699                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.misses::processor.cores1.core.data          730                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.misses::total          730                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missLatency::processor.cores1.core.data      8296070                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missLatency::total      8296070                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.accesses::processor.cores1.core.data         3429                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.accesses::total         3429                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missRate::processor.cores1.core.data     0.212890                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.missRate::total     0.212890                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMissLatency::processor.cores1.core.data 11364.479452                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMissLatency::total 11364.479452                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrHits::processor.cores1.core.data          573                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrHits::total          573                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMisses::processor.cores1.core.data          157                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMisses::total          157                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissLatency::processor.cores1.core.data      1726320                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissLatency::total      1726320                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissRate::processor.cores1.core.data     0.045786                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.mshrMissRate::total     0.045786                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMshrMissLatency::processor.cores1.core.data 10995.668790                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LoadLockedReq.avgMshrMissLatency::total 10995.668790                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.hits::processor.cores1.core.data      1050494                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::total      1050494                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::processor.cores1.core.data        36757                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::total        36757                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::processor.cores1.core.data    214119470                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::total    214119470                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::processor.cores1.core.data      1087251                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::total      1087251                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::processor.cores1.core.data     0.033807                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::total     0.033807                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::processor.cores1.core.data  5825.270561                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::total  5825.270561                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::processor.cores1.core.data        24293                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::total        24293                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::processor.cores1.core.data        12464                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::total        12464                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::processor.cores1.core.data     85642000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::total     85642000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::processor.cores1.core.data     0.011464                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::total     0.011464                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.data  6871.148909                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::total  6871.148909                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.missLatency::processor.cores1.core.data      2640660                       # number of StoreCondFailReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.missLatency::total      2640660                       # number of StoreCondFailReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.avgMissLatency::processor.cores1.core.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.mshrMissLatency::processor.cores1.core.data      2560600                       # number of StoreCondFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.mshrMissLatency::total      2560600                       # number of StoreCondFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.avgMshrMissLatency::processor.cores1.core.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondReq.hits::processor.cores1.core.data         1572                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.hits::total         1572                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.misses::processor.cores1.core.data         1235                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.misses::total         1235                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.missLatency::processor.cores1.core.data     12432270                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondReq.missLatency::total     12432270                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondReq.accesses::processor.cores1.core.data         2807                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.accesses::total         2807                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.missRate::processor.cores1.core.data     0.439971                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.StoreCondReq.missRate::total     0.439971                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.StoreCondReq.avgMissLatency::processor.cores1.core.data 10066.615385                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondReq.avgMissLatency::total 10066.615385                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMisses::processor.cores1.core.data         1235                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMisses::total         1235                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMissLatency::processor.cores1.core.data     11924480                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMissLatency::total     11924480                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMissRate::processor.cores1.core.data     0.439971                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.StoreCondReq.mshrMissRate::total     0.439971                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.StoreCondReq.avgMshrMissLatency::processor.cores1.core.data  9655.449393                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.StoreCondReq.avgMshrMissLatency::total  9655.449393                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.hits::processor.cores1.core.data        16743                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.hits::total        16743                       # number of SwapReq hits (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.misses::processor.cores1.core.data        17010                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.misses::total        17010                       # number of SwapReq misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.missLatency::processor.cores1.core.data    194510160                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.missLatency::total    194510160                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.accesses::processor.cores1.core.data        33753                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.accesses::total        33753                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.missRate::processor.cores1.core.data     0.503955                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.missRate::total     0.503955                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.avgMissLatency::processor.cores1.core.data 11435.047619                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.avgMissLatency::total 11435.047619                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.mshrHits::processor.cores1.core.data            1                       # number of SwapReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrHits::total            1                       # number of SwapReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMisses::processor.cores1.core.data        17009                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMisses::total        17009                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissLatency::processor.cores1.core.data    186421260                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissLatency::total    186421260                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissRate::processor.cores1.core.data     0.503926                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.mshrMissRate::total     0.503926                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.SwapReq.avgMshrMissLatency::processor.cores1.core.data 10960.154036                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.SwapReq.avgMshrMissLatency::total 10960.154036                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.hits::processor.cores1.core.data       172806                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.hits::total       172806                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::processor.cores1.core.data        20380                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::total        20380                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::processor.cores1.core.data    364327026                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::total    364327026                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::processor.cores1.core.data       193186                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::total       193186                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::processor.cores1.core.data     0.105494                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::total     0.105494                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::processor.cores1.core.data 17876.694112                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::total 17876.694112                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.mshrHits::processor.cores1.core.data         7882                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrHits::total         7882                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::processor.cores1.core.data        12498                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::total        12498                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::processor.cores1.core.data    185069599                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::total    185069599                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::processor.cores1.core.data     0.064694                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::total     0.064694                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::processor.cores1.core.data 14807.937190                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::total 14807.937190                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses        24962                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued        12318                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUnused          327                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful         3847                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss          370                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy     0.312307                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage     0.133535                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache         5965                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR         2294                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            1                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate         8260                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified        32727                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit        15408                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand          113                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage         2065                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage           96                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse   220.257566                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs      1302011                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs        43264                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs    30.094559                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick    106485020                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher    88.106110                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupancies::processor.cores1.core.data   132.151456                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.172082                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::processor.cores1.core.data     0.258108                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::total     0.430191                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1022           54                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1024          439                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1022::1           46                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1022::2            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::1          406                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::2           30                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1022     0.105469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1024     0.857422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses     10606672                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses     10606672                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst      1930892                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total      1930892                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst      1930892                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total      1930892                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst         3628                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total         3628                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst         3628                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total         3628                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandMissLatency::processor.cores0.core.inst    115597760                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMissLatency::total    115597760                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::processor.cores0.core.inst    115597760                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::total    115597760                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst      1934520                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total      1934520                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst      1934520                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total      1934520                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.001875                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.001875                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.001875                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.001875                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::processor.cores0.core.inst 31862.668137                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::total 31862.668137                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::processor.cores0.core.inst 31862.668137                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::total 31862.668137                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets          269                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets   134.500000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.demandMshrHits::processor.cores0.core.inst          510                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::total          510                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::processor.cores0.core.inst          510                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::total          510                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::processor.cores0.core.inst         3118                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::total         3118                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::processor.cores0.core.inst         3118                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::total         3118                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::processor.cores0.core.inst     98243060                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::total     98243060                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::processor.cores0.core.inst     98243060                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::total     98243060                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::processor.cores0.core.inst     0.001612                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::total     0.001612                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::processor.cores0.core.inst     0.001612                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::total     0.001612                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::processor.cores0.core.inst 31508.357922                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::total 31508.357922                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::processor.cores0.core.inst 31508.357922                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::total 31508.357922                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.replacements         2606                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst      1930892                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total      1930892                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst         3628                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total         3628                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::processor.cores0.core.inst    115597760                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::total    115597760                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst      1934520                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total      1934520                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.001875                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.001875                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::processor.cores0.core.inst 31862.668137                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::total 31862.668137                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::processor.cores0.core.inst          510                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::total          510                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::processor.cores0.core.inst         3118                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::total         3118                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::processor.cores0.core.inst     98243060                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::total     98243060                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::processor.cores0.core.inst     0.001612                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::total     0.001612                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 31508.357922                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::total 31508.357922                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.clk_domain.clock          250                       # Clock period in ticks (Tick)
board.cache_hierarchy.l1icaches0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses         3118                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   509.826508                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs      1934010                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs         3118                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs   620.272611                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick        67280                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   509.826508                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.995755                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.995755                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::0          134                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::1           24                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::2          190                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::3          164                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses     15479278                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses     15479278                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.demandHits::processor.cores1.core.inst       251770                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.demandHits::total       251770                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::processor.cores1.core.inst       251770                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::total       251770                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.demandMisses::processor.cores1.core.inst          350                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.demandMisses::total          350                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::processor.cores1.core.inst          350                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::total          350                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.demandMissLatency::processor.cores1.core.inst     11668910                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMissLatency::total     11668910                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::processor.cores1.core.inst     11668910                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::total     11668910                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandAccesses::processor.cores1.core.inst       252120                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandAccesses::total       252120                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::processor.cores1.core.inst       252120                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::total       252120                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandMissRate::processor.cores1.core.inst     0.001388                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMissRate::total     0.001388                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::processor.cores1.core.inst     0.001388                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::total     0.001388                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::processor.cores1.core.inst 33339.742857                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::total 33339.742857                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::processor.cores1.core.inst 33339.742857                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::total 33339.742857                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets           90                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets           90                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.demandMshrHits::processor.cores1.core.inst           68                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrHits::total           68                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::processor.cores1.core.inst           68                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::total           68                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::processor.cores1.core.inst          282                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::total          282                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::processor.cores1.core.inst          282                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::total          282                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::processor.cores1.core.inst      9475820                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::total      9475820                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::processor.cores1.core.inst      9475820                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::total      9475820                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::processor.cores1.core.inst     0.001119                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::total     0.001119                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::processor.cores1.core.inst     0.001119                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::total     0.001119                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::processor.cores1.core.inst 33602.198582                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::total 33602.198582                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::processor.cores1.core.inst 33602.198582                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::total 33602.198582                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.replacements            1                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::processor.cores1.core.inst       251770                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::total       251770                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::processor.cores1.core.inst          350                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::total          350                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::processor.cores1.core.inst     11668910                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::total     11668910                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::processor.cores1.core.inst       252120                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::total       252120                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::processor.cores1.core.inst     0.001388                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::total     0.001388                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::processor.cores1.core.inst 33339.742857                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::total 33339.742857                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::processor.cores1.core.inst           68                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::total           68                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::processor.cores1.core.inst          282                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::total          282                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::processor.cores1.core.inst      9475820                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::total      9475820                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::processor.cores1.core.inst     0.001119                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::total     0.001119                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.inst 33602.198582                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::total 33602.198582                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses          282                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse    84.170840                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs       252052                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs          282                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs   893.801418                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick    106470780                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.occupancies::processor.cores1.core.inst    84.170840                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::processor.cores1.core.inst     0.164396                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::total     0.164396                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.occupanciesTaskId::1024          281                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::2          179                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::3          102                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ratioOccsTaskId::1024     0.548828                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches1.tags.tagAccesses      2017242                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses      2017242                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses0.transDist::ReadResp        19165                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::WritebackDirty        12882                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::CleanEvict         3784                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::HardPFReq         1231                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeReq         5409                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::SCUpgradeReq         2361                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeResp         5660                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::SCUpgradeFailReq          246                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::UpgradeFailResp          330                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadExReq        52254                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadExResp        51724                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::ReadSharedReq        21330                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::InvalidateReq          109                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.transDist::InvalidateResp          109                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port         8842                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port       132097                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktCount::total       140939                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port       199552                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2caches0.cpu_side_port      5181120                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.pktSize::total      5380672                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses0.snoops           65176                       # Total snoops (Count)
board.cache_hierarchy.l2buses0.snoopTraffic      1751744                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses0.snoopFanout::samples        83122                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::mean     0.360795                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::stdev     0.480234                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::0        53132     63.92%     63.92% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::1        29990     36.08%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.snoopFanout::total        83122                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses0.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses0.reqLayer0.occupancy      2099721                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer0.occupancy       202565                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.respLayer1.occupancy      2724898                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.snoopLayer0.occupancy      1833340                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses0.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses0.snoop_filter.totRequests        63951                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitSingleRequests        20133                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.totSnoops        29989                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitSingleSnoops        29989                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses0.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses1.transDist::ReadResp        19609                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::WritebackDirty        10164                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::CleanEvict         5606                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::HardPFReq         1480                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::UpgradeReq         5421                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::SCUpgradeReq         2364                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::UpgradeResp         6250                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::SCUpgradeFailReq          243                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::UpgradeFailResp          330                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::ReadExReq        50845                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::ReadExResp        50231                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::ReadSharedReq        20445                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::InvalidateReq           83                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.transDist::InvalidateResp           40                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses1.pktCount_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port          565                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses1.pktCount_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port       139370                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses1.pktCount::total       139935                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses1.pktSize_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port        18048                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses1.pktSize_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2caches1.cpu_side_port      5123328                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses1.pktSize::total      5141376                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses1.snoops           61931                       # Total snoops (Count)
board.cache_hierarchy.l2buses1.snoopTraffic      1705536                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses1.snoopFanout::samples        80882                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::mean     0.367560                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::stdev     0.482144                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::0        51153     63.24%     63.24% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::1        29729     36.76%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.snoopFanout::total        80882                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses1.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses1.reqLayer0.occupancy      1990911                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses1.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses1.respLayer0.occupancy        18400                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses1.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses1.respLayer1.occupancy      2902270                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses1.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses1.snoopLayer0.occupancy      1783805                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses1.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses1.snoop_filter.totRequests        63477                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitSingleRequests        20052                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.totSnoops        29729                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitSingleSnoops        29729                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches0.demandHits::cache_hierarchy.l1dcaches0.prefetcher         2869                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::processor.cores0.core.inst         1509                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::processor.cores0.core.data         5491                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.demandHits::total         9869                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches0.overallHits::cache_hierarchy.l1dcaches0.prefetcher         2869                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::processor.cores0.core.inst         1509                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::processor.cores0.core.data         5491                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.overallHits::total         9869                       # number of overall hits (Count)
board.cache_hierarchy.l2caches0.demandMisses::cache_hierarchy.l1dcaches0.prefetcher         2471                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.inst         1609                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::processor.cores0.core.data        29744                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.demandMisses::total        33824                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::cache_hierarchy.l1dcaches0.prefetcher         2471                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.inst         1609                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::processor.cores0.core.data        29744                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.overallMisses::total        33824                       # number of overall misses (Count)
board.cache_hierarchy.l2caches0.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher    129609207                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.inst     85683540                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::processor.cores0.core.data    375426382                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMissLatency::total    590719129                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher    129609207                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.inst     85683540                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::processor.cores0.core.data    375426382                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMissLatency::total    590719129                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher         5340                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.inst         3118                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::processor.cores0.core.data        35235                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandAccesses::total        43693                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher         5340                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.inst         3118                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::processor.cores0.core.data        35235                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.overallAccesses::total        43693                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches0.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.462734                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.inst     0.516036                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::processor.cores0.core.data     0.844161                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMissRate::total     0.774129                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.462734                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.inst     0.516036                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::processor.cores0.core.data     0.844161                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMissRate::total     0.774129                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 52452.127479                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.inst 53252.666252                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::processor.cores0.core.data 12621.919782                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMissLatency::total 17464.496482                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 52452.127479                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.inst 53252.666252                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::processor.cores0.core.data 12621.919782                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMissLatency::total 17464.496482                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches0.writebacks::writebacks           28                       # number of writebacks (Count)
board.cache_hierarchy.l2caches0.writebacks::total           28                       # number of writebacks (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher           63                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::processor.cores0.core.data            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrHits::total           64                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher           63                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::processor.cores0.core.data            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.overallMshrHits::total           64                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         2408                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.inst         1609                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::processor.cores0.core.data        29743                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMisses::total        33760                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         2408                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::cache_hierarchy.l2caches0.prefetcher          726                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.inst         1609                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::processor.cores0.core.data        29743                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.overallMshrMisses::total        34486                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    125844750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.inst     84919280                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::processor.cores0.core.data    361711792                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissLatency::total    572475822                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    125844750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::cache_hierarchy.l2caches0.prefetcher     36090238                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.inst     84919280                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::processor.cores0.core.data    361711792                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.overallMshrMissLatency::total    608566060                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.450936                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.inst     0.516036                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::processor.cores0.core.data     0.844132                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.demandMshrMissRate::total     0.772664                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.450936                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::cache_hierarchy.l2caches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.inst     0.516036                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::processor.cores0.core.data     0.844132                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.overallMshrMissRate::total     0.789280                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 52261.108804                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.inst 52777.675575                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::processor.cores0.core.data 12161.241032                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.demandAvgMshrMissLatency::total 16957.222216                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 52261.108804                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 49711.071625                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.inst 52777.675575                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::processor.cores0.core.data 12161.241032                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.overallAvgMshrMissLatency::total 17646.756945                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.replacements          182                       # number of replacements (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMisses::writebacks            8                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMisses::total            8                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches0.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMisses::cache_hierarchy.l2caches0.prefetcher          726                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMisses::total          726                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches0.prefetcher     36090238                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissLatency::total     36090238                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissRate::cache_hierarchy.l2caches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 49711.071625                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.HardPFReq.avgMshrMissLatency::total 49711.071625                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.hits::processor.cores0.core.data           23                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.hits::total           23                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.misses::processor.cores0.core.data           86                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.misses::total           86                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.missLatency::processor.cores0.core.data       376340                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.missLatency::total       376340                       # number of InvalidateReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.accesses::processor.cores0.core.data          109                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.accesses::total          109                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.missRate::processor.cores0.core.data     0.788991                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.missRate::total     0.788991                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.avgMissLatency::processor.cores0.core.data  4376.046512                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.avgMissLatency::total  4376.046512                       # average InvalidateReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.mshrHits::processor.cores0.core.data            1                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrHits::total            1                       # number of InvalidateReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMisses::processor.cores0.core.data           85                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMisses::total           85                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissLatency::processor.cores0.core.data       644760                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissLatency::total       644760                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissRate::processor.cores0.core.data     0.779817                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.mshrMissRate::total     0.779817                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches0.InvalidateReq.avgMshrMissLatency::processor.cores0.core.data  7585.411765                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.InvalidateReq.avgMshrMissLatency::total  7585.411765                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.hits::processor.cores0.core.data         1005                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.hits::total         1005                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::processor.cores0.core.data        26880                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.misses::total        26880                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::processor.cores0.core.data    336316111                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.missLatency::total    336316111                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::processor.cores0.core.data        27885                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.accesses::total        27885                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::processor.cores0.core.data     0.963959                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.missRate::total     0.963959                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::processor.cores0.core.data 12511.760082                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMissLatency::total 12511.760082                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.mshrHits::processor.cores0.core.data            1                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrHits::total            1                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::processor.cores0.core.data        26879                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMisses::total        26879                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::processor.cores0.core.data    323913221                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissLatency::total    323913221                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::processor.cores0.core.data     0.963923                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.mshrMissRate::total     0.963923                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 12050.791361                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadExReq.avgMshrMissLatency::total 12050.791361                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher         2869                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::processor.cores0.core.inst         1509                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::processor.cores0.core.data         4486                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.hits::total         8864                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher         2471                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.inst         1609                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::processor.cores0.core.data         2864                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.misses::total         6944                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher    129609207                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.inst     85683540                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::processor.cores0.core.data     39110271                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.missLatency::total    254403018                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher         5340                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.inst         3118                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::processor.cores0.core.data         7350                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.accesses::total        15808                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.462734                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.inst     0.516036                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::processor.cores0.core.data     0.389660                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.missRate::total     0.439271                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 52452.127479                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 53252.666252                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::processor.cores0.core.data 13655.820880                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMissLatency::total 36636.379320                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher           63                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrHits::total           63                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher         2408                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.inst         1609                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::processor.cores0.core.data         2864                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMisses::total         6881                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    125844750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     84919280                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     37798571                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissLatency::total    248562601                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.450936                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.516036                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.389660                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.mshrMissRate::total     0.435286                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 52261.108804                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 52777.675575                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 13197.825070                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.ReadSharedReq.avgMshrMissLatency::total 36123.034588                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.misses::processor.cores0.core.data           77                       # number of SCUpgradeFailReq misses (Count)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.misses::total           77                       # number of SCUpgradeFailReq misses (Count)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.missLatency::processor.cores0.core.data      2001457                       # number of SCUpgradeFailReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.missLatency::total      2001457                       # number of SCUpgradeFailReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.accesses::processor.cores0.core.data           77                       # number of SCUpgradeFailReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.accesses::total           77                       # number of SCUpgradeFailReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.missRate::processor.cores0.core.data            1                       # miss rate for SCUpgradeFailReq accesses (Ratio)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.missRate::total            1                       # miss rate for SCUpgradeFailReq accesses (Ratio)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.avgMissLatency::processor.cores0.core.data 25992.948052                       # average SCUpgradeFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.avgMissLatency::total 25992.948052                       # average SCUpgradeFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.mshrMisses::processor.cores0.core.data           77                       # number of SCUpgradeFailReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.mshrMisses::total           77                       # number of SCUpgradeFailReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.mshrMissLatency::processor.cores0.core.data      1928607                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.mshrMissLatency::total      1928607                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.mshrMissRate::processor.cores0.core.data            1                       # mshr miss rate for SCUpgradeFailReq accesses (Ratio)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses (Ratio)
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.avgMshrMissLatency::processor.cores0.core.data 25046.844156                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeFailReq.avgMshrMissLatency::total 25046.844156                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeReq.misses::processor.cores0.core.data         1295                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.misses::total         1295                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.missLatency::processor.cores0.core.data     10536250                       # number of SCUpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeReq.missLatency::total     10536250                       # number of SCUpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeReq.accesses::processor.cores0.core.data         1295                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.accesses::total         1295                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.missRate::processor.cores0.core.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.SCUpgradeReq.avgMissLatency::processor.cores0.core.data  8136.100386                       # average SCUpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeReq.avgMissLatency::total  8136.100386                       # average SCUpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeReq.mshrMisses::processor.cores0.core.data         1295                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.mshrMisses::total         1295                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.SCUpgradeReq.mshrMissLatency::processor.cores0.core.data      9979790                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeReq.mshrMissLatency::total      9979790                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.SCUpgradeReq.mshrMissRate::processor.cores0.core.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.SCUpgradeReq.avgMshrMissLatency::processor.cores0.core.data  7706.401544                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.SCUpgradeReq.avgMshrMissLatency::total  7706.401544                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.UpgradeReq.hits::processor.cores0.core.data            2                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.hits::total            2                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.misses::processor.cores0.core.data         2291                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.misses::total         2291                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.missLatency::processor.cores0.core.data     19253500                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.UpgradeReq.missLatency::total     19253500                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches0.UpgradeReq.accesses::processor.cores0.core.data         2293                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.accesses::total         2293                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.missRate::processor.cores0.core.data     0.999128                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.UpgradeReq.missRate::total     0.999128                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.UpgradeReq.avgMissLatency::processor.cores0.core.data  8403.972065                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.UpgradeReq.avgMissLatency::total  8403.972065                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMisses::processor.cores0.core.data         2291                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMisses::total         2291                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMissLatency::processor.cores0.core.data     18320990                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMissLatency::total     18320990                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMissRate::processor.cores0.core.data     0.999128                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.UpgradeReq.mshrMissRate::total     0.999128                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches0.UpgradeReq.avgMshrMissLatency::processor.cores0.core.data  7996.940201                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.UpgradeReq.avgMshrMissLatency::total  7996.940201                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches0.WritebackDirty.hits::writebacks        12854                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.hits::total        12854                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.accesses::writebacks        12854                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.WritebackDirty.accesses::total        12854                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches0.clk_domain.clock          250                       # Clock period in ticks (Tick)
board.cache_hierarchy.l2caches0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l2caches0.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches0.prefetcher.demandMshrMisses        33760                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfIssued          918                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUnused           47                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUseful          571                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUsefulButMiss            1                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches0.prefetcher.accuracy     0.622004                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches0.prefetcher.coverage     0.016632                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInCache          121                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInMSHR           71                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfLate          192                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfIdentified         1188                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfBufferHit          135                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfRemovedDemand           71                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfSpanPage          144                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches0.tags.tagsInUse  3325.948164                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches0.tags.totalRefs        64657                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches0.tags.sampledRefs        34704                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches0.tags.avgRefs     1.863099                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches0.tags.warmupTick        66780                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches0.tags.occupancies::writebacks    12.747523                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher   757.244602                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::cache_hierarchy.l2caches0.prefetcher   205.085234                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.inst  1158.201389                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.occupancies::processor.cores0.core.data  1192.669415                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::writebacks     0.001556                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.092437                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::cache_hierarchy.l2caches0.prefetcher     0.025035                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.inst     0.141382                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::processor.cores0.core.data     0.145590                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.avgOccs::total     0.406000                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches0.tags.occupanciesTaskId::1022         2006                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches0.tags.occupanciesTaskId::1024         3763                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::0           19                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::1            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::2         1041                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1022::3          937                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::0           81                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::2         1174                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ageTaskId_1024::3         2492                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches0.tags.ratioOccsTaskId::1022     0.244873                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches0.tags.ratioOccsTaskId::1024     0.459351                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches0.tags.tagAccesses       546304                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches0.tags.dataAccesses       546304                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.demandHits::cache_hierarchy.l1dcaches1.prefetcher         2483                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches1.demandHits::processor.cores1.core.data         9623                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches1.demandHits::total        12106                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches1.overallHits::cache_hierarchy.l1dcaches1.prefetcher         2483                       # number of overall hits (Count)
board.cache_hierarchy.l2caches1.overallHits::processor.cores1.core.data         9623                       # number of overall hits (Count)
board.cache_hierarchy.l2caches1.overallHits::total        12106                       # number of overall hits (Count)
board.cache_hierarchy.l2caches1.demandMisses::cache_hierarchy.l1dcaches1.prefetcher         1575                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches1.demandMisses::processor.cores1.core.inst          282                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches1.demandMisses::processor.cores1.core.data        29364                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches1.demandMisses::total        31221                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches1.overallMisses::cache_hierarchy.l1dcaches1.prefetcher         1575                       # number of overall misses (Count)
board.cache_hierarchy.l2caches1.overallMisses::processor.cores1.core.inst          282                       # number of overall misses (Count)
board.cache_hierarchy.l2caches1.overallMisses::processor.cores1.core.data        29364                       # number of overall misses (Count)
board.cache_hierarchy.l2caches1.overallMisses::total        31221                       # number of overall misses (Count)
board.cache_hierarchy.l2caches1.demandMissLatency::cache_hierarchy.l1dcaches1.prefetcher     61331430                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMissLatency::processor.cores1.core.inst      8715570                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMissLatency::processor.cores1.core.data    297475066                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMissLatency::total    367522066                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMissLatency::cache_hierarchy.l1dcaches1.prefetcher     61331430                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMissLatency::processor.cores1.core.inst      8715570                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMissLatency::processor.cores1.core.data    297475066                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMissLatency::total    367522066                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandAccesses::cache_hierarchy.l1dcaches1.prefetcher         4058                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.demandAccesses::processor.cores1.core.inst          282                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.demandAccesses::processor.cores1.core.data        38987                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.demandAccesses::total        43327                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.overallAccesses::cache_hierarchy.l1dcaches1.prefetcher         4058                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.overallAccesses::processor.cores1.core.inst          282                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.overallAccesses::processor.cores1.core.data        38987                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.overallAccesses::total        43327                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches1.demandMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.388122                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMissRate::processor.cores1.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMissRate::processor.cores1.core.data     0.753174                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMissRate::total     0.720590                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.388122                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMissRate::processor.cores1.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMissRate::processor.cores1.core.data     0.753174                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMissRate::total     0.720590                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.demandAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 38940.590476                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMissLatency::processor.cores1.core.inst 30906.276596                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMissLatency::processor.cores1.core.data 10130.604345                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMissLatency::total 11771.630185                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 38940.590476                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMissLatency::processor.cores1.core.inst 30906.276596                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMissLatency::processor.cores1.core.data 10130.604345                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMissLatency::total 11771.630185                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.blockedCycles::no_mshrs           75                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches1.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches1.avgBlocked::no_mshrs    37.500000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches1.demandMshrHits::cache_hierarchy.l1dcaches1.prefetcher           34                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches1.demandMshrHits::processor.cores1.core.data            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches1.demandMshrHits::total           35                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2caches1.overallMshrHits::cache_hierarchy.l1dcaches1.prefetcher           34                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches1.overallMshrHits::processor.cores1.core.data            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches1.overallMshrHits::total           35                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2caches1.demandMshrMisses::cache_hierarchy.l1dcaches1.prefetcher         1541                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches1.demandMshrMisses::processor.cores1.core.inst          282                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches1.demandMshrMisses::processor.cores1.core.data        29363                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches1.demandMshrMisses::total        31186                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher         1541                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::cache_hierarchy.l2caches1.prefetcher          862                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::processor.cores1.core.inst          282                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::processor.cores1.core.data        29363                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.overallMshrMisses::total        32048                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches1.demandMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     58897329                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMshrMissLatency::processor.cores1.core.inst      8582090                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMshrMissLatency::processor.cores1.core.data    284042556                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMshrMissLatency::total    351521975                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     58897329                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::cache_hierarchy.l2caches1.prefetcher     13550200                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::processor.cores1.core.inst      8582090                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::processor.cores1.core.data    284042556                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.overallMshrMissLatency::total    365072175                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.demandMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.379744                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMshrMissRate::processor.cores1.core.data     0.753148                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.demandMshrMissRate::total     0.719782                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.379744                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::cache_hierarchy.l2caches1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::processor.cores1.core.data     0.753148                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.overallMshrMissRate::total     0.739677                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches1.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 38220.200519                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMshrMissLatency::processor.cores1.core.inst 30432.943262                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMshrMissLatency::processor.cores1.core.data  9673.485543                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.demandAvgMshrMissLatency::total 11271.787821                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 38220.200519                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::cache_hierarchy.l2caches1.prefetcher 15719.489559                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::processor.cores1.core.inst 30432.943262                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::processor.cores1.core.data  9673.485543                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.overallAvgMshrMissLatency::total 11391.418341                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMisses::cache_hierarchy.l2caches1.prefetcher          862                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMisses::total          862                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMissLatency::cache_hierarchy.l2caches1.prefetcher     13550200                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMissLatency::total     13550200                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMissRate::cache_hierarchy.l2caches1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2caches1.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2caches1.prefetcher 15719.489559                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.HardPFReq.avgMshrMissLatency::total 15719.489559                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.InvalidateReq.hits::processor.cores1.core.data            7                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.hits::total            7                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.misses::processor.cores1.core.data           18                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.misses::total           18                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.accesses::processor.cores1.core.data           25                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.accesses::total           25                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.missRate::processor.cores1.core.data     0.720000                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches1.InvalidateReq.missRate::total     0.720000                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMisses::processor.cores1.core.data           18                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMisses::total           18                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMissLatency::processor.cores1.core.data       103660                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMissLatency::total       103660                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMissRate::processor.cores1.core.data     0.720000                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches1.InvalidateReq.mshrMissRate::total     0.720000                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l2caches1.InvalidateReq.avgMshrMissLatency::processor.cores1.core.data  5758.888889                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.InvalidateReq.avgMshrMissLatency::total  5758.888889                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadExReq.hits::processor.cores1.core.data          784                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches1.ReadExReq.hits::total          784                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches1.ReadExReq.misses::processor.cores1.core.data        25583                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches1.ReadExReq.misses::total        25583                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches1.ReadExReq.missLatency::processor.cores1.core.data    268420583                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadExReq.missLatency::total    268420583                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadExReq.accesses::processor.cores1.core.data        26367                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadExReq.accesses::total        26367                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadExReq.missRate::processor.cores1.core.data     0.970266                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadExReq.missRate::total     0.970266                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadExReq.avgMissLatency::processor.cores1.core.data 10492.146464                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadExReq.avgMissLatency::total 10492.146464                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadExReq.mshrHits::processor.cores1.core.data            1                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2caches1.ReadExReq.mshrHits::total            1                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMisses::processor.cores1.core.data        25582                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMisses::total        25582                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMissLatency::processor.cores1.core.data    256709323                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMissLatency::total    256709323                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMissRate::processor.cores1.core.data     0.970228                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadExReq.mshrMissRate::total     0.970228                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 10034.763623                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadExReq.avgMshrMissLatency::total 10034.763623                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.hits::cache_hierarchy.l1dcaches1.prefetcher         2483                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.hits::processor.cores1.core.data         8839                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.hits::total        11322                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.misses::cache_hierarchy.l1dcaches1.prefetcher         1575                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.misses::processor.cores1.core.inst          282                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.misses::processor.cores1.core.data         3781                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.misses::total         5638                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches1.prefetcher     61331430                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.missLatency::processor.cores1.core.inst      8715570                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.missLatency::processor.cores1.core.data     29054483                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.missLatency::total     99101483                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.accesses::cache_hierarchy.l1dcaches1.prefetcher         4058                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.accesses::processor.cores1.core.inst          282                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.accesses::processor.cores1.core.data        12620                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.accesses::total        16960                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.missRate::cache_hierarchy.l1dcaches1.prefetcher     0.388122                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.missRate::processor.cores1.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.missRate::processor.cores1.core.data     0.299604                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.missRate::total     0.332429                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 38940.590476                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 30906.276596                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMissLatency::processor.cores1.core.data  7684.338270                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMissLatency::total 17577.418056                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches1.prefetcher           34                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrHits::total           34                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher         1541                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMisses::processor.cores1.core.inst          282                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMisses::processor.cores1.core.data         3781                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMisses::total         5604                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     58897329                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst      8582090                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissLatency::processor.cores1.core.data     27333233                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissLatency::total     94812652                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.379744                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissRate::processor.cores1.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.299604                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.mshrMissRate::total     0.330425                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 38220.200519                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 30432.943262                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data  7229.101560                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.ReadSharedReq.avgMshrMissLatency::total 16918.745896                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.misses::processor.cores1.core.data           82                       # number of SCUpgradeFailReq misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.misses::total           82                       # number of SCUpgradeFailReq misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.missLatency::processor.cores1.core.data      2020440                       # number of SCUpgradeFailReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.missLatency::total      2020440                       # number of SCUpgradeFailReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.accesses::processor.cores1.core.data           82                       # number of SCUpgradeFailReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.accesses::total           82                       # number of SCUpgradeFailReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.missRate::processor.cores1.core.data            1                       # miss rate for SCUpgradeFailReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.missRate::total            1                       # miss rate for SCUpgradeFailReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.avgMissLatency::processor.cores1.core.data 24639.512195                       # average SCUpgradeFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.avgMissLatency::total 24639.512195                       # average SCUpgradeFailReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.mshrMisses::processor.cores1.core.data           82                       # number of SCUpgradeFailReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.mshrMisses::total           82                       # number of SCUpgradeFailReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.mshrMissLatency::processor.cores1.core.data      1944020                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.mshrMissLatency::total      1944020                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for SCUpgradeFailReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.avgMshrMissLatency::processor.cores1.core.data 23707.560976                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeFailReq.avgMshrMissLatency::total 23707.560976                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeReq.misses::processor.cores1.core.data         1153                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.misses::total         1153                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.missLatency::processor.cores1.core.data      9167249                       # number of SCUpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeReq.missLatency::total      9167249                       # number of SCUpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeReq.accesses::processor.cores1.core.data         1153                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.accesses::total         1153                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.missRate::processor.cores1.core.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeReq.avgMissLatency::processor.cores1.core.data  7950.779705                       # average SCUpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeReq.avgMissLatency::total  7950.779705                       # average SCUpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMisses::processor.cores1.core.data         1153                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMisses::total         1153                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMissLatency::processor.cores1.core.data      8678059                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMissLatency::total      8678059                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.SCUpgradeReq.avgMshrMissLatency::processor.cores1.core.data  7526.503903                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.SCUpgradeReq.avgMshrMissLatency::total  7526.503903                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.UpgradeReq.misses::processor.cores1.core.data         3118                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.misses::total         3118                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.missLatency::processor.cores1.core.data     21795545                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.UpgradeReq.missLatency::total     21795545                       # number of UpgradeReq miss ticks (Tick)
board.cache_hierarchy.l2caches1.UpgradeReq.accesses::processor.cores1.core.data         3118                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.accesses::total         3118                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.missRate::processor.cores1.core.data            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.UpgradeReq.avgMissLatency::processor.cores1.core.data  6990.232521                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.UpgradeReq.avgMissLatency::total  6990.232521                       # average UpgradeReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMisses::processor.cores1.core.data         3118                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMisses::total         3118                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMissLatency::processor.cores1.core.data     20388165                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMissLatency::total     20388165                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l2caches1.UpgradeReq.avgMshrMissLatency::processor.cores1.core.data  6538.859846                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.UpgradeReq.avgMshrMissLatency::total  6538.859846                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches1.WritebackDirty.hits::writebacks        10164                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches1.WritebackDirty.hits::total        10164                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches1.WritebackDirty.accesses::writebacks        10164                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.WritebackDirty.accesses::total        10164                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches1.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.prefetcher.demandMshrMisses        31186                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfIssued          998                       # number of hwpf issued (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUnused           25                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUseful          794                       # number of useful prefetch (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2caches1.prefetcher.accuracy     0.795591                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2caches1.prefetcher.coverage     0.024828                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInCache           81                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInMSHR           55                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfLate          136                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfIdentified         1131                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfBufferHit           66                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfRemovedDemand           36                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfSpanPage           85                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2caches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2caches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches1.tags.tagsInUse   852.750432                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches1.tags.totalRefs        64395                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches1.tags.sampledRefs        32241                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches1.tags.avgRefs     1.997302                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches1.tags.warmupTick    106470280                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches1.tags.occupancies::writebacks     2.590504                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher   170.983827                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.occupancies::cache_hierarchy.l2caches1.prefetcher   171.475617                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.occupancies::processor.cores1.core.inst    84.248535                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.occupancies::processor.cores1.core.data   423.451949                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::writebacks     0.000316                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.020872                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::cache_hierarchy.l2caches1.prefetcher     0.020932                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::processor.cores1.core.inst     0.010284                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::processor.cores1.core.data     0.051691                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.avgOccs::total     0.104096                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches1.tags.occupanciesTaskId::1022         1829                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches1.tags.occupanciesTaskId::1024         2196                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1022::1           37                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1022::2         1130                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1022::3          662                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1024::1           54                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1024::2         1064                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ageTaskId_1024::3         1075                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches1.tags.ratioOccsTaskId::1022     0.223267                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches1.tags.ratioOccsTaskId::1024     0.268066                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches1.tags.tagAccesses       540041                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches1.tags.dataAccesses       540041                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.transDist::ReadResp        14072                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::WritebackDirty           28                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::CleanEvict          139                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::HardPFReq          288                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::UpgradeReq         5419                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::SCUpgradeReq         2277                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::UpgradeResp         7696                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::SCUpgradeFailReq          330                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::UpgradeFailResp          330                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExReq        52451                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExResp        52451                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadSharedReq        14072                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::InvalidateReq          103                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::InvalidateResp          103                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.pktCount_board.cache_hierarchy.l2caches0.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port        45995                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktCount_board.cache_hierarchy.l2caches1.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port        39130                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktCount::total        85125                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktSize_board.cache_hierarchy.l2caches0.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port       424704                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.pktSize_board.cache_hierarchy.l2caches1.mem_side_port::board.cache_hierarchy.l3cache.cpu_side_port       150272                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.pktSize::total       574976                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.snoops              64634                       # Total snoops (Count)
board.cache_hierarchy.l3bus.snoopTraffic      3705408                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3bus.snoopFanout::samples        75007                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::mean     0.879091                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::stdev     0.326023                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::0         9069     12.09%     12.09% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::1        65938     87.91%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::total        75007                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.reqLayer0.occupancy      1522366                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.respLayer0.occupancy      2199161                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.respLayer1.occupancy      2053308                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.snoop_filter.totRequests        74886                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleRequests        56910                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiRequests         9195                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher           56                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l1dcaches1.prefetcher           21                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l2caches0.prefetcher           12                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::cache_hierarchy.l2caches1.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores0.core.inst           58                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores0.core.data           41                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores1.core.inst          156                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::processor.cores1.core.data           15                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.demandHits::total          360                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher           56                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l1dcaches1.prefetcher           21                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l2caches0.prefetcher           12                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::cache_hierarchy.l2caches1.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores0.core.inst           58                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores0.core.data           41                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores1.core.inst          156                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::processor.cores1.core.data           15                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.overallHits::total          360                       # number of overall hits (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher         1724                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l1dcaches1.prefetcher          677                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l2caches0.prefetcher          487                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::cache_hierarchy.l2caches1.prefetcher          140                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores0.core.inst         1551                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores0.core.data         2679                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores1.core.inst          126                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::processor.cores1.core.data         1212                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.demandMisses::total         8596                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher         1724                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l1dcaches1.prefetcher          677                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l2caches0.prefetcher          487                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::cache_hierarchy.l2caches1.prefetcher          140                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores0.core.inst         1551                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores0.core.data         2679                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores1.core.inst          126                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::processor.cores1.core.data         1212                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.overallMisses::total         8596                       # number of overall misses (Count)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher    115510329                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l1dcaches1.prefetcher     50971172                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l2caches0.prefetcher     34724605                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::cache_hierarchy.l2caches1.prefetcher     11087768                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores0.core.inst     80134889                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores0.core.data    144538476                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores1.core.inst      6201090                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::processor.cores1.core.data     63767530                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMissLatency::total    506935859                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher    115510329                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l1dcaches1.prefetcher     50971172                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l2caches0.prefetcher     34724605                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::cache_hierarchy.l2caches1.prefetcher     11087768                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores0.core.inst     80134889                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores0.core.data    144538476                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores1.core.inst      6201090                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::processor.cores1.core.data     63767530                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMissLatency::total    506935859                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher         1780                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l1dcaches1.prefetcher          698                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l2caches0.prefetcher          499                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::cache_hierarchy.l2caches1.prefetcher          141                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores0.core.inst         1609                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores0.core.data         2720                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores1.core.inst          282                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::processor.cores1.core.data         1227                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandAccesses::total         8956                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher         1780                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l1dcaches1.prefetcher          698                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l2caches0.prefetcher          499                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::cache_hierarchy.l2caches1.prefetcher          141                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores0.core.inst         1609                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores0.core.data         2720                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores1.core.inst          282                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::processor.cores1.core.data         1227                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.overallAccesses::total         8956                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.968539                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.969914                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l2caches0.prefetcher     0.975952                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::cache_hierarchy.l2caches1.prefetcher     0.992908                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores0.core.inst     0.963953                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores0.core.data     0.984926                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores1.core.inst     0.446809                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::processor.cores1.core.data     0.987775                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMissRate::total     0.959803                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.968539                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.969914                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l2caches0.prefetcher     0.975952                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::cache_hierarchy.l2caches1.prefetcher     0.992908                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores0.core.inst     0.963953                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores0.core.data     0.984926                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores1.core.inst     0.446809                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::processor.cores1.core.data     0.987775                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMissRate::total     0.959803                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 67001.350928                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 75289.766617                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l2caches0.prefetcher 71303.090349                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::cache_hierarchy.l2caches1.prefetcher 79198.342857                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores0.core.inst 51666.595100                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores0.core.data 53952.398656                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores1.core.inst        49215                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::processor.cores1.core.data 52613.473597                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMissLatency::total 58973.459632                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 67001.350928                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 75289.766617                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l2caches0.prefetcher 71303.090349                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::cache_hierarchy.l2caches1.prefetcher 79198.342857                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores0.core.inst 51666.595100                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores0.core.data 53952.398656                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores1.core.inst        49215                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::processor.cores1.core.data 52613.473597                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMissLatency::total 58973.459632                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.blockedCycles::no_mshrs         2554                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3cache.blockedCauses::no_mshrs           81                       # number of times access was blocked (Count)
board.cache_hierarchy.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3cache.avgBlocked::no_mshrs    31.530864                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher            8                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::cache_hierarchy.l2caches0.prefetcher            4                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::cache_hierarchy.l2caches1.prefetcher           10                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::processor.cores0.core.inst           20                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::processor.cores1.core.inst           20                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrHits::total           62                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher            8                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::cache_hierarchy.l2caches0.prefetcher            4                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::cache_hierarchy.l2caches1.prefetcher           10                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::processor.cores0.core.inst           20                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::processor.cores1.core.inst           20                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.overallMshrHits::total           62                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         1716                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l1dcaches1.prefetcher          677                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l2caches0.prefetcher          483                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::cache_hierarchy.l2caches1.prefetcher          130                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores0.core.inst         1531                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores0.core.data         2679                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores1.core.inst          106                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::processor.cores1.core.data         1212                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMisses::total         8534                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         1716                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher          677                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l2caches0.prefetcher          483                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l2caches1.prefetcher          130                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::cache_hierarchy.l3cache.prefetcher          171                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores0.core.inst         1531                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores0.core.data         2679                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores1.core.inst          106                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::processor.cores1.core.data         1212                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.overallMshrMisses::total         8705                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    114804860                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     50781822                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l2caches0.prefetcher     34477984                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::cache_hierarchy.l2caches1.prefetcher     10550220                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores0.core.inst     78933239                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores0.core.data    143814856                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores1.core.inst      5262540                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::processor.cores1.core.data     63442560                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissLatency::total    502068081                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    114804860                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     50781822                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l2caches0.prefetcher     34477984                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l2caches1.prefetcher     10550220                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::cache_hierarchy.l3cache.prefetcher     12445234                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores0.core.inst     78933239                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores0.core.data    143814856                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores1.core.inst      5262540                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::processor.cores1.core.data     63442560                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.overallMshrMissLatency::total    514513315                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.964045                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.969914                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.967936                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::cache_hierarchy.l2caches1.prefetcher     0.921986                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores0.core.inst     0.951523                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores0.core.data     0.984926                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores1.core.inst     0.375887                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::processor.cores1.core.data     0.987775                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.demandMshrMissRate::total     0.952881                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.964045                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.969914                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.967936                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l2caches1.prefetcher     0.921986                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::cache_hierarchy.l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores0.core.inst     0.951523                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores0.core.data     0.984926                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores1.core.inst     0.375887                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::processor.cores1.core.data     0.987775                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.overallMshrMissRate::total     0.971974                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 66902.599068                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 75010.076809                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 71382.989648                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::cache_hierarchy.l2caches1.prefetcher 81155.538462                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores0.core.inst 51556.655127                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores0.core.data 53682.290407                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores1.core.inst 49646.603774                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::processor.cores1.core.data 52345.346535                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.demandAvgMshrMissLatency::total 58831.507031                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 66902.599068                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 75010.076809                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 71382.989648                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l2caches1.prefetcher 81155.538462                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::cache_hierarchy.l3cache.prefetcher 72779.146199                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores0.core.inst 51556.655127                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores0.core.data 53682.290407                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores1.core.inst 49646.603774                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::processor.cores1.core.data 52345.346535                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.overallAvgMshrMissLatency::total 59105.492820                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMisses::cache_hierarchy.l3cache.prefetcher          171                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMisses::total          171                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissLatency::cache_hierarchy.l3cache.prefetcher     12445234                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissLatency::total     12445234                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissRate::cache_hierarchy.l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l3cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l3cache.prefetcher 72779.146199                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.HardPFReq.avgMshrMissLatency::total 72779.146199                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.InvalidateReq.hits::processor.cores0.core.data            7                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l3cache.InvalidateReq.hits::processor.cores1.core.data            1                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l3cache.InvalidateReq.hits::total            8                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l3cache.InvalidateReq.misses::processor.cores0.core.data           43                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.misses::processor.cores1.core.data           17                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.misses::total           60                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.accesses::processor.cores0.core.data           50                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.InvalidateReq.accesses::processor.cores1.core.data           18                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.InvalidateReq.accesses::total           68                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.InvalidateReq.missRate::processor.cores0.core.data     0.860000                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.missRate::processor.cores1.core.data     0.944444                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.missRate::total     0.882353                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMisses::processor.cores0.core.data           43                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMisses::processor.cores1.core.data           17                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMisses::total           60                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissLatency::processor.cores0.core.data       205420                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissLatency::processor.cores1.core.data        49400                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissLatency::total       254820                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissRate::processor.cores0.core.data     0.860000                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissRate::processor.cores1.core.data     0.944444                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.mshrMissRate::total     0.882353                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.l3cache.InvalidateReq.avgMshrMissLatency::processor.cores0.core.data  4777.209302                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.InvalidateReq.avgMshrMissLatency::processor.cores1.core.data  2905.882353                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.InvalidateReq.avgMshrMissLatency::total         4247                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.hits::processor.cores0.core.data           33                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.hits::processor.cores1.core.data            4                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.hits::total           37                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::processor.cores0.core.data         2368                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::processor.cores1.core.data         1211                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.misses::total         3579                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::processor.cores0.core.data    126793798                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::processor.cores1.core.data     63711810                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.missLatency::total    190505608                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.accesses::processor.cores0.core.data         2401                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.accesses::processor.cores1.core.data         1215                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.accesses::total         3616                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadExReq.missRate::processor.cores0.core.data     0.986256                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.missRate::processor.cores1.core.data     0.996708                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.missRate::total     0.989768                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::processor.cores0.core.data 53544.678209                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::processor.cores1.core.data 52610.908340                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMissLatency::total 53228.725342                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::processor.cores0.core.data         2368                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::processor.cores1.core.data         1211                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMisses::total         3579                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::processor.cores0.core.data    126154688                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::processor.cores1.core.data     63387120                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissLatency::total    189541808                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.986256                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::processor.cores1.core.data     0.996708                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.mshrMissRate::total     0.989768                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 53274.783784                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 52342.791082                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadExReq.avgMshrMissLatency::total 52959.432244                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher           56                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches1.prefetcher           21                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l2caches0.prefetcher           12                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::cache_hierarchy.l2caches1.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores0.core.inst           58                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores0.core.data            8                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores1.core.inst          156                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::processor.cores1.core.data           11                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.hits::total          323                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher         1724                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches1.prefetcher          677                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l2caches0.prefetcher          487                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::cache_hierarchy.l2caches1.prefetcher          140                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores0.core.inst         1551                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores0.core.data          311                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores1.core.inst          126                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::processor.cores1.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.misses::total         5017                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher    115510329                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches1.prefetcher     50971172                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l2caches0.prefetcher     34724605                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::cache_hierarchy.l2caches1.prefetcher     11087768                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores0.core.inst     80134889                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores0.core.data     17744678                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores1.core.inst      6201090                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::processor.cores1.core.data        55720                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.missLatency::total    316430251                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher         1780                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches1.prefetcher          698                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l2caches0.prefetcher          499                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::cache_hierarchy.l2caches1.prefetcher          141                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores0.core.inst         1609                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores0.core.data          319                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores1.core.inst          282                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::processor.cores1.core.data           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.accesses::total         5340                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.968539                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches1.prefetcher     0.969914                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l2caches0.prefetcher     0.975952                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::cache_hierarchy.l2caches1.prefetcher     0.992908                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.963953                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores0.core.data     0.974922                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores1.core.inst     0.446809                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::processor.cores1.core.data     0.083333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.missRate::total     0.939513                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 67001.350928                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 75289.766617                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l2caches0.prefetcher 71303.090349                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l2caches1.prefetcher 79198.342857                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 51666.595100                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 57056.842444                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst        49215                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data        55720                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMissLatency::total 63071.606737                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher            8                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l2caches0.prefetcher            4                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l2caches1.prefetcher           10                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::processor.cores0.core.inst           20                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::processor.cores1.core.inst           20                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrHits::total           62                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher         1716                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher          677                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l2caches0.prefetcher          483                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l2caches1.prefetcher          130                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst         1531                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.data          311                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst          106                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::processor.cores1.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMisses::total         4955                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    114804860                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher     50781822                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l2caches0.prefetcher     34477984                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l2caches1.prefetcher     10550220                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     78933239                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     17660168                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst      5262540                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data        55440                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissLatency::total    312526273                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.964045                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.969914                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l2caches0.prefetcher     0.967936                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l2caches1.prefetcher     0.921986                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.951523                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.974922                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst     0.375887                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.083333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.mshrMissRate::total     0.927903                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 66902.599068                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher 75010.076809                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l2caches0.prefetcher 71382.989648                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l2caches1.prefetcher 81155.538462                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 51556.655127                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 56785.106109                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 49646.603774                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data        55440                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.ReadSharedReq.avgMshrMissLatency::total 63072.910797                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.SCUpgradeReq.hits::processor.cores0.core.data          158                       # number of SCUpgradeReq hits (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.hits::processor.cores1.core.data           72                       # number of SCUpgradeReq hits (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.hits::total          230                       # number of SCUpgradeReq hits (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.misses::processor.cores0.core.data           37                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.misses::processor.cores1.core.data           64                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.misses::total          101                       # number of SCUpgradeReq misses (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.accesses::processor.cores0.core.data          195                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.accesses::processor.cores1.core.data          136                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.accesses::total          331                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.missRate::processor.cores0.core.data     0.189744                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.SCUpgradeReq.missRate::processor.cores1.core.data     0.470588                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.SCUpgradeReq.missRate::total     0.305136                       # miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMisses::processor.cores0.core.data           37                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMisses::processor.cores1.core.data           64                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMisses::total          101                       # number of SCUpgradeReq MSHR misses (Count)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMissLatency::processor.cores0.core.data       293110                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMissLatency::processor.cores1.core.data       506800                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMissLatency::total       799910                       # number of SCUpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMissRate::processor.cores0.core.data     0.189744                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMissRate::processor.cores1.core.data     0.470588                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.SCUpgradeReq.mshrMissRate::total     0.305136                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.SCUpgradeReq.avgMshrMissLatency::processor.cores0.core.data  7921.891892                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.SCUpgradeReq.avgMshrMissLatency::processor.cores1.core.data  7918.750000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.SCUpgradeReq.avgMshrMissLatency::total  7919.900990                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.UpgradeReq.hits::processor.cores0.core.data          684                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3cache.UpgradeReq.hits::processor.cores1.core.data          201                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3cache.UpgradeReq.hits::total          885                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l3cache.UpgradeReq.misses::processor.cores0.core.data           57                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l3cache.UpgradeReq.misses::processor.cores1.core.data            9                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l3cache.UpgradeReq.misses::total           66                       # number of UpgradeReq misses (Count)
board.cache_hierarchy.l3cache.UpgradeReq.accesses::processor.cores0.core.data          741                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.UpgradeReq.accesses::processor.cores1.core.data          210                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.UpgradeReq.accesses::total          951                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.UpgradeReq.missRate::processor.cores0.core.data     0.076923                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.UpgradeReq.missRate::processor.cores1.core.data     0.042857                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.UpgradeReq.missRate::total     0.069401                       # miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMisses::processor.cores0.core.data           57                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMisses::processor.cores1.core.data            9                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMisses::total           66                       # number of UpgradeReq MSHR misses (Count)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMissLatency::processor.cores0.core.data       443940                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMissLatency::processor.cores1.core.data        63750                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMissLatency::total       507690                       # number of UpgradeReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMissRate::processor.cores0.core.data     0.076923                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMissRate::processor.cores1.core.data     0.042857                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.UpgradeReq.mshrMissRate::total     0.069401                       # mshr miss rate for UpgradeReq accesses (Ratio)
board.cache_hierarchy.l3cache.UpgradeReq.avgMshrMissLatency::processor.cores0.core.data  7788.421053                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.UpgradeReq.avgMshrMissLatency::processor.cores1.core.data  7083.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.UpgradeReq.avgMshrMissLatency::total  7692.272727                       # average UpgradeReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3cache.WritebackDirty.hits::writebacks           28                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3cache.WritebackDirty.hits::total           28                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3cache.WritebackDirty.accesses::writebacks           28                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.WritebackDirty.accesses::total           28                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3cache.clk_domain.clock          250                       # Clock period in ticks (Tick)
board.cache_hierarchy.l3cache.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.cache_hierarchy.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3cache.prefetcher.demandMshrMisses         8534                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l3cache.prefetcher.pfIssued          242                       # number of hwpf issued (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUnused            1                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUseful          101                       # number of useful prefetch (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l3cache.prefetcher.accuracy     0.417355                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l3cache.prefetcher.coverage     0.011697                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInCache           22                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInMSHR           49                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l3cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l3cache.prefetcher.pfLate           71                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l3cache.prefetcher.pfIdentified          331                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l3cache.prefetcher.pfBufferHit           43                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l3cache.prefetcher.pfRemovedDemand           25                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l3cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l3cache.prefetcher.pfSpanPage           69                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3cache.tags.tagsInUse  4058.732847                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l3cache.tags.totalRefs        10354                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l3cache.tags.sampledRefs         8705                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l3cache.tags.avgRefs     1.189431                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l3cache.tags.warmupTick        66460                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher   816.475008                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher   115.789984                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l2caches0.prefetcher   251.488380                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l2caches1.prefetcher    32.150628                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::cache_hierarchy.l3cache.prefetcher   100.029616                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores0.core.inst  1152.536695                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores0.core.data  1310.420471                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores1.core.inst    35.761159                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.occupancies::processor.cores1.core.data   244.080905                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.003115                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.000442                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l2caches0.prefetcher     0.000959                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l2caches1.prefetcher     0.000123                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::cache_hierarchy.l3cache.prefetcher     0.000382                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores0.core.inst     0.004397                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores0.core.data     0.004999                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores1.core.inst     0.000136                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::processor.cores1.core.data     0.000931                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.avgOccs::total     0.015483                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3cache.tags.occupanciesTaskId::1022         3170                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3cache.tags.occupanciesTaskId::1024         5527                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::2         1228                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1022::3         1941                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::0           63                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::2          778                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ageTaskId_1024::3         4686                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3cache.tags.ratioOccsTaskId::1022     0.012093                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3cache.tags.ratioOccsTaskId::1024     0.021084                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3cache.tags.tagAccesses       176257                       # Number of tag accesses (Count)
board.cache_hierarchy.l3cache.tags.dataAccesses       176257                       # Number of data accesses (Count)
board.cache_hierarchy.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp         5126                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq         4534                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::SCUpgradeReq         2047                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::SCUpgradeFailReq          103                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq        51109                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         3579                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq         5126                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq           92                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3cache.mem_side_port::board.memory.mem_ctrl.port        71716                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l3cache.mem_side_port::total        71716                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total        71716                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3cache.mem_side_port::board.memory.mem_ctrl.port       557120                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l3cache.mem_side_port::total       557120                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total       557120                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops             54079                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        63011                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0        63011    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        63011                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy       217123                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy       403092                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests        63011                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests        54262                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                             20                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches0.prefetcher::samples      1716.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches1.prefetcher::samples       677.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2caches0.prefetcher::samples       483.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2caches1.prefetcher::samples       130.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l3cache.prefetcher::samples       171.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples      1531.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples      2679.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.inst::samples       106.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples      1212.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000690690                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState          17661                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   8705                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 8705                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  2.70                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             8705                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0               4483                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1               1358                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                698                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                541                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                470                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                204                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                163                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                146                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                114                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                 93                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                73                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                65                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                57                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                60                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                38                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                78                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                28                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                19                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                11                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 6                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys             557120                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         99840602.70004171                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap               5580026750                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                641013.99                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches0.prefetcher       109824                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches1.prefetcher        43328                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2caches0.prefetcher        30912                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2caches1.prefetcher         8320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l3cache.prefetcher        10944                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst        97984                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data       171456                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.inst         6784                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data        77568                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches0.prefetcher 19681387.045752048492                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches1.prefetcher 7764743.024460452609                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2caches0.prefetcher 5539691.109031608328                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2caches1.prefetcher 1491014.170132730855                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l3cache.prefetcher 1961257.100713053718                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 17559559.188255470246                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 30726361.244504507631                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.inst 1215750.015646688174                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 13900839.801545152441                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches0.prefetcher         1716                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches1.prefetcher          677                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2caches0.prefetcher          483                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2caches1.prefetcher          130                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l3cache.prefetcher          171                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst         1531                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data         2679                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.inst          106                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data         1212                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches0.prefetcher     75412381                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches1.prefetcher     35240667                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2caches0.prefetcher     23425027                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2caches1.prefetcher      7576652                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l3cache.prefetcher      8987219                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst     43782357                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data     82316707                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.inst      2828670                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data     35618088                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches0.prefetcher     43946.61                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches1.prefetcher     52054.16                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2caches0.prefetcher     48499.02                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2caches1.prefetcher     58281.94                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l3cache.prefetcher     52556.84                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     28597.23                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     30726.65                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.inst     26685.57                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data     29387.86                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches0.prefetcher       109824                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches1.prefetcher        43328                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2caches0.prefetcher        30912                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2caches1.prefetcher         8320                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l3cache.prefetcher        10944                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst        97984                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data       171456                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.inst         6784                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data        77568                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total       557120                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst        97984                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores1.core.inst         6784                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total       104768                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches0.prefetcher         1716                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches1.prefetcher          677                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2caches0.prefetcher          483                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2caches1.prefetcher          130                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l3cache.prefetcher          171                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst         1531                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data         2679                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.inst          106                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data         1212                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         8705                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches0.prefetcher     19681387                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches1.prefetcher      7764743                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2caches0.prefetcher      5539691                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2caches1.prefetcher      1491014                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l3cache.prefetcher      1961257                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst     17559559                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data     30726361                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.inst      1215750                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data     13900840                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     99840603                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst     17559559                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores1.core.inst      1215750                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total     18775309                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches0.prefetcher     19681387                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches1.prefetcher      7764743                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2caches0.prefetcher      5539691                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2caches1.prefetcher      1491014                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l3cache.prefetcher      1961257                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst     17559559                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data     30726361                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.inst      1215750                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data     13900840                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     99840603                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            8705                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0          584                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1          658                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2          531                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3          553                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4          504                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5          532                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6          381                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7          502                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8          640                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9          619                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10          667                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11          553                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12          499                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13          461                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14          530                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15          491                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat          151969018                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat         43525000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat     315187768                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           17457.67                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      36207.67                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits           6892                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        79.17                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples         1802                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   307.924528                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   208.715453                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   283.068039                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127          419     23.25%     23.25% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255          575     31.91%     55.16% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383          249     13.82%     68.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511          194     10.77%     79.74% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639          137      7.60%     87.35% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767           28      1.55%     88.90% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895           25      1.39%     90.29% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023           25      1.39%     91.68% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151          150      8.32%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total         1802                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead       557120                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          99.840603                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.78                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.78                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          79.17                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.clk_domain.clock          500                       # Clock period in ticks (Tick)
board.memory.mem_ctrl.dram.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy      6704460                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy      3544530                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy     30309300                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 440082240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy    775587600                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy   1489630080                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy   2745858210                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   492.080950                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3865164368                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF    186160000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT   1528770152                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy      6240360                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy      3294060                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy     31844400                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 440082240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy    742225500                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy   1517724480                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy   2741411040                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   491.283979                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3938408762                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF    186160000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT   1455525758                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles       265504639                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi             23.387017                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.042759                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded       15292913                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded       118058                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued      14660077                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued        46848                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined      4018977                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined      2586879                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved         3816                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples     77668366                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     0.188752                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     0.594774                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0     68685729     88.43%     88.43% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1      5077497      6.54%     94.97% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2      2474465      3.19%     98.16% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3      1089050      1.40%     99.56% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4       341625      0.44%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total     77668366                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc           10    100.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass        76077      0.52%      0.52% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu     11290158     77.01%     77.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult         4583      0.03%     77.56% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv         2346      0.02%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd           10      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp           26      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt          117      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv           13      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc           66      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     77.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead      2573900     17.56%     95.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite       712456      4.86%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead          244      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite           81      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total     14660077                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.055216                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy                 10                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.000001                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads    107034254                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites     19430581                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses     13623018                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads         1124                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites          468                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses          399                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses     14583443                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses          567                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts        95830                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled        1650656                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles      187836273                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.quiesceCycles     13500117                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads      2336087                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores      1029637                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads       743926                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores       349825                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return       184587      5.07%      5.07% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect       188090      5.17%     10.24% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect         1426      0.04%     10.28% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond      2847099     78.20%     88.48% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond       418620     11.50%     99.98% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.98% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond          910      0.02%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total      3640732                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return         7104      0.40%      0.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect        11478      0.65%      1.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect          551      0.03%      1.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond      1395211     78.93%     80.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond       352970     19.97%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond          377      0.02%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total      1767691                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return           50      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect        11028      3.14%      3.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect          324      0.09%      3.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond       330110     94.00%     97.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond         9310      2.65%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond          349      0.10%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total       351171                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return       177483      9.48%      9.48% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect       176612      9.43%     18.90% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect          875      0.05%     18.95% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond      1451886     77.51%     96.47% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond        65650      3.50%     99.97% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     99.97% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond          533      0.03%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total      1873039                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            5      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect         7503      2.54%      2.54% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect          321      0.11%      2.65% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond       281184     95.26%     97.91% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond         5847      1.98%     99.89% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.89% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond          322      0.11%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total       295182                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget      1310767     36.00%     36.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB      2144339     58.90%     94.90% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS       184587      5.07%     99.97% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect         1039      0.03%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total      3640732                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch       122920     35.00%     35.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return       227994     64.92%     99.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect           50      0.01%     99.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect          207      0.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total       351171                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted      2847099                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken      1590988                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect       351171                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss        33284                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted       292253                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted        58918                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups      3640732                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates       291530                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits      3208166                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.881187                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted        40074                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups         2336                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits         1039                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses         1297                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return       184587      5.07%      5.07% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect       188090      5.17%     10.24% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect         1426      0.04%     10.28% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond      2847099     78.20%     88.48% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond       418620     11.50%     99.98% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.98% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond          910      0.02%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total      3640732                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return       184542     42.66%     42.66% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect        16075      3.72%     46.38% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect         1426      0.33%     46.71% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond       216027     49.94%     96.65% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond        13586      3.14%     99.79% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     99.79% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond          910      0.21%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total       432566                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect        11028      3.78%      3.78% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%      3.78% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond       271192     93.02%     96.81% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond         9310      3.19%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total       291530                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect        11028      3.78%      3.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond       271192     93.02%     96.81% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond         9310      3.19%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total       291530                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups         2336                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits         1039                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses         1297                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords          673                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords         3009                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes       196620                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops       196616                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes        19133                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used       177483                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct       177478                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            5                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commit.commitSquashedInsts      4021677                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls       114242                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts       246638                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples     76549346                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.148819                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     0.578558                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0     70509057     92.11%     92.11% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1      2796931      3.65%     95.76% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2      1638275      2.14%     97.90% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3      1101820      1.44%     99.34% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4       503263      0.66%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total     76549346                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars        75326                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls       177487                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass        75365      0.66%      0.66% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu      9223926     80.97%     81.63% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult         4336      0.04%     81.67% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv         2327      0.02%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd           10      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp           26      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt           79      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv           13      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc           66      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     81.69% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead      1491595     13.09%     94.78% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite       594074      5.21%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead           95      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite           81      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total     11391993                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples       503263                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts     11352651                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps     11391993                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP     11352651                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP     11391993                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi    23.387017                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.042759                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs      2085845                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts          370                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts     11252264                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts      1457496                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts       594155                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass        75365      0.66%      0.66% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu      9223926     80.97%     81.63% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult         4336      0.04%     81.67% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv         2327      0.02%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd           10      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp           26      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt           79      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv           13      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc           66      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     81.69% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead      1491595     13.09%     94.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite       594074      5.21%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead           95      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite           81      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total     11391993                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl      1873039                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl      1694148                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl       178891                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl      1451886                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl       421153                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall       177487                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn       177483                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles     31554373                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles     40881804                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles      4688278                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles       295466                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles       248445                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved      1851416                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred       105142                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts     15749574                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts       396423                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts     14564247                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches      2443018                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts      2496415                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts       741589                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     0.054855                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegReads          337                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites          266                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads     17789835                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites     10573387                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs      3238004                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads         1474                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numMiscRegWrites          483                       # Number of times the Misc registers were written (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches      2329965                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles     43122825                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles       705956                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.icacheWaitRetryStallCycles         1130                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores0.core.fetch.cacheLines      1934520                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes       283268                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples     77668366                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     0.225494                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     0.864665                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0     71971580     92.67%     92.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1      1026166      1.32%     93.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2       812876      1.05%     95.03% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3       569137      0.73%     95.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4      3288607      4.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total     77668366                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts     17466466                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.065786                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches      3640732                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.013712                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles     34191431                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles       248445                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles      5564092                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles     13111175                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts     15410971                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts        22256                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts      2336087                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts      1029637                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts        40887                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents        16272                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents     13070749                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents         1189                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect       148324                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect       113051                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts       261375                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit     13632406                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount     13623417                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst      7727263                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst     10419531                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.051311                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.741613                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.lsq0.forwLoads        24521                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads       878591                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation         1189                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores       401288                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads           72                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache          773                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples      1457496                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean   135.564287                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev    71.477962                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9        14115      0.97%      0.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29            2      0.00%      0.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39          184      0.01%      0.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49          224      0.02%      1.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59            6      0.00%      1.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69            8      0.00%      1.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79          102      0.01%      1.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::80-89            9      0.00%      1.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::90-99           10      0.00%      1.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109            3      0.00%      1.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::110-119            6      0.00%      1.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129        31996      2.20%      3.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139      1385605     95.07%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149        11316      0.78%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159          460      0.03%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169          366      0.03%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179          208      0.01%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189           73      0.01%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199           64      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209           84      0.01%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219           17      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229           15      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239          139      0.01%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249          226      0.02%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259           46      0.00%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269          175      0.01%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279          130      0.01%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289          170      0.01%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::290-299         5012      0.34%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::overflows         6725      0.46%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value        15194                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total      1457496                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.readHits            0                       # read hits (Count)
board.processor.cores0.core.mmu.dtb.readMisses            0                       # read misses (Count)
board.processor.cores0.core.mmu.dtb.readAccesses            0                       # read accesses (Count)
board.processor.cores0.core.mmu.dtb.writeHits            0                       # write hits (Count)
board.processor.cores0.core.mmu.dtb.writeMisses            0                       # write misses (Count)
board.processor.cores0.core.mmu.dtb.writeAccesses            0                       # write accesses (Count)
board.processor.cores0.core.mmu.dtb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores0.core.mmu.dtb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores0.core.mmu.dtb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.readHits            0                       # read hits (Count)
board.processor.cores0.core.mmu.itb.readMisses            0                       # read misses (Count)
board.processor.cores0.core.mmu.itb.readAccesses            0                       # read accesses (Count)
board.processor.cores0.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores0.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores0.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores0.core.mmu.itb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores0.core.mmu.itb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores0.core.mmu.itb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.numTransitions          470                       # Number of power state transitions (Count)
board.processor.cores0.core.power_state.ticksClkGated::samples          235                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::mean 1148966.127660                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::stdev 5645665.874231                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::1000-5e+10          235    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::min_value        15220                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::max_value     71354160                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::total          235                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON   5310087480                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::CLK_GATED    270007040                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles       248445                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles     31782494                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles     26513440                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles      3800068                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles      4669812                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles     10654107                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts     15558418                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents       301470                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents       484363                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents      9986929                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents       391087                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands     11589527                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups     19922024                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups     19686801                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups          337                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps      9032267                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps      2557260                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing         6469                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing         6280                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts       904872                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads        91452551                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes       31947590                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts     11352651                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps     11391993                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          712                       # Number of system calls (Count)
board.processor.cores1.core.numCycles        70846761                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi             29.246999                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.034192                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded        7400299                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded       112073                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued       6230001                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued        83675                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined      5052534                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined      3341556                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved         2541                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples     48015515                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     0.129750                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     0.547736                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0     44824998     93.36%     93.36% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1      1297734      2.70%     96.06% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2      1051738      2.19%     98.25% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3       535389      1.12%     99.36% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4       305656      0.64%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total     48015515                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass        72893      1.17%      1.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu      4129175     66.28%     67.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult          757      0.01%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv          164      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     67.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead      1741294     27.95%     95.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite       285706      4.59%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite           12      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total      6230001                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.087936                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate              0                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads     60559168                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites     12565829                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses      5255732                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads           24                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites           12                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses           12                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses      6157096                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses           12                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts        98724                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled         218030                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles       22831246                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles    207775180                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads      1751995                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores       643920                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads       967102                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores       417644                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return        11505      0.42%      0.42% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect        14243      0.51%      0.93% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect          326      0.01%      0.94% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond      2157658     77.89%     78.84% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond       585988     21.15%     99.99% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.99% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond          279      0.01%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total      2769999                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return         4271      0.19%      0.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect         7111      0.32%      0.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect          217      0.01%      0.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond      1682261     76.12%     76.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond       516066     23.35%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond           95      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total      2210021                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect         5328      4.31%      4.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect           77      0.06%      4.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond       113267     91.67%     96.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond         4737      3.83%     99.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond          152      0.12%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total       123561                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return         7234      1.29%      1.29% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect         7131      1.27%      2.57% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect          109      0.02%      2.58% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond       475396     84.90%     87.48% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond        69922     12.49%     99.97% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0      0.00%     99.97% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond          184      0.03%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total       559976                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect         3537      3.31%      3.31% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect           77      0.07%      3.38% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond       100102     93.69%     97.07% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond         2975      2.78%     99.86% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.86% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond          152      0.14%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total       106843                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget      1280590     46.23%     46.23% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB      1477490     53.34%     99.57% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS        11502      0.42%     99.98% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect          417      0.02%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total      2769999                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch        86895     70.33%     70.33% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return        36475     29.52%     99.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0      0.00%     99.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect          191      0.15%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total       123561                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted      2157658                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken       904289                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect       123561                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss        16632                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted       100559                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted        23002                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups      2769999                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates       100330                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits      2542240                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.917777                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted        21347                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups          605                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits          417                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses          188                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return        11505      0.42%      0.42% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect        14243      0.51%      0.93% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect          326      0.01%      0.94% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond      2157658     77.89%     78.84% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond       585988     21.15%     99.99% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.99% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond          279      0.01%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total      2769999                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return        11505      5.05%      5.05% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect         6830      3.00%      8.05% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect          326      0.14%      8.19% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond       202022     88.70%     96.89% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond         6797      2.98%     99.88% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0      0.00%     99.88% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond          279      0.12%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total       227759                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect         5328      5.31%      5.31% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0      0.00%      5.31% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond        90265     89.97%     95.28% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond         4737      4.72%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total       100330                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect         5328      5.31%      5.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      5.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond        90265     89.97%     95.28% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond         4737      4.72%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total       100330                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups          605                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits          417                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses          188                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords          229                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords          834                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes        18840                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops        18833                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes        11599                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used         7234                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct         7234                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commit.commitSquashedInsts      5056176                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls       109532                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts       107147                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples     46687315                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.052687                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     0.385768                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0     45578663     97.63%     97.63% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1       455743      0.98%     98.60% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2       213987      0.46%     99.06% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3       179568      0.38%     99.44% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4       259354      0.56%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total     46687315                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars        72425                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls         7240                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass        72425      2.94%      2.94% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu      1539083     62.57%     65.51% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult          753      0.03%     65.54% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv          164      0.01%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead       651340     26.48%     92.03% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite       196060      7.97%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total      2459837                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples       259354                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts      2422360                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps      2459837                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP      2422360                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP      2459837                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi    29.246999                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.034192                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs       847412                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts           12                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts      2317991                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts       617587                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts       196072                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass        72425      2.94%      2.94% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu      1539083     62.57%     65.51% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult          753      0.03%     65.54% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv          164      0.01%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead       651340     26.48%     92.03% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite       196060      7.97%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total      2459837                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl       559976                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl       552449                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl         7527                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl       475396                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl        84580                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall         7240                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn         7234                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles      3729358                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles     41868201                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles      1972999                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles       336436                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles       108521                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved      1176336                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred        17328                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts      7961407                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts        54220                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts      6131277                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches      1288125                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts      1636964                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts       312958                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     0.086543                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegReads           12                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads      6863133                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites      3621999                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs      1949922                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads          480                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches      1489409                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles     41693797                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles       249870                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.icacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores1.core.fetch.cacheLines       252120                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes        38755                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples     48015515                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     0.205105                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     0.827759                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0     44767629     93.24%     93.24% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1       738047      1.54%     94.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2       264138      0.55%     95.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3       400916      0.83%     96.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4      1844785      3.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total     48015515                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts      9806616                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     0.138420                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches      2769999                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.039098                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles      6196752                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles       108521                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles      5904447                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles     12963200                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts      7512372                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts        20703                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts      1751995                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts       643920                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts        38532                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents        16402                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents     12922781                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents         1023                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect        35793                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect        89740                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts       125533                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit      5266142                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount      5255744                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst      2295312                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst      4090741                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.074185                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.561099                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.lsq0.forwLoads        28432                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads      1134408                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation         1023                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores       414095                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads           57                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache          784                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples       617587                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean   137.663908                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev    57.679182                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9        14057      2.28%      2.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::20-29            6      0.00%      2.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::30-39          147      0.02%      2.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49           58      0.01%      2.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::50-59           16      0.00%      2.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::60-69            5      0.00%      2.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::70-79           26      0.00%      2.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::80-89           13      0.00%      2.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::90-99           10      0.00%      2.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::100-109            3      0.00%      2.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::110-119           24      0.00%      2.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::120-129        40659      6.58%      8.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::130-139       536826     86.92%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::140-149         5651      0.92%     96.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::150-159          405      0.07%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::160-169          586      0.09%     96.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::170-179         2649      0.43%     97.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::180-189           90      0.01%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::190-199           86      0.01%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::200-209           64      0.01%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::210-219           29      0.00%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::220-229            9      0.00%     97.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::230-239           24      0.00%     97.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249           58      0.01%     97.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::250-259           73      0.01%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::260-269           69      0.01%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::270-279          110      0.02%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::280-289          153      0.02%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::290-299         7004      1.13%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::overflows         8677      1.40%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value        16395                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total       617587                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.readHits            0                       # read hits (Count)
board.processor.cores1.core.mmu.dtb.readMisses            0                       # read misses (Count)
board.processor.cores1.core.mmu.dtb.readAccesses            0                       # read accesses (Count)
board.processor.cores1.core.mmu.dtb.writeHits            0                       # write hits (Count)
board.processor.cores1.core.mmu.dtb.writeMisses            0                       # write misses (Count)
board.processor.cores1.core.mmu.dtb.writeAccesses            0                       # write accesses (Count)
board.processor.cores1.core.mmu.dtb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores1.core.mmu.dtb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores1.core.mmu.dtb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.readHits            0                       # read hits (Count)
board.processor.cores1.core.mmu.itb.readMisses            0                       # read misses (Count)
board.processor.cores1.core.mmu.itb.readAccesses            0                       # read accesses (Count)
board.processor.cores1.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores1.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores1.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores1.core.mmu.itb.hits            0                       # Total TLB (read and write) hits (Count)
board.processor.cores1.core.mmu.itb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores1.core.mmu.itb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5580094520                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.numTransitions          437                       # Number of power state transitions (Count)
board.processor.cores1.core.power_state.ticksClkGated::samples          219                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::mean 18523787.214612                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::stdev 262801510.723437                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::1000-5e+10          219    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::min_value         6980                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::max_value   3889677160                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::total          219                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON   1523385120                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::CLK_GATED   4056709400                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles       108521                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles      3893068                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles     28027420                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles      2841528                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles      2047677                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles     11097301                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts      7699713                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents       384530                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents       493664                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.LQFullEvents     10567612                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores1.core.rename.SQFullEvents       222825                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.renamedOperands      4908164                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups      9638975                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups      9558614                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups           12                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps      1641991                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps      3266173                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing         4616                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing         4628                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts      1030772                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads        53940321                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes       16361843                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts      2422360                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps      2459837                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
