vhdtdtfi -lib work C:/LENOVO/Closed_loop_control/Fuzzy_logic_based_tuner.v -lang verilog -prj Closed_loop_control -o Fuzzy_logic_based_tuner.spl -module Fuzzy_logic_based_tuner -template C:/Xilinx/14.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e Fuzzy_logic_based_tuner.spl C:/LENOVO/Closed_loop_control/Fuzzy_logic_based_tuner.sym 
vhdtdtfi -lib work {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Closed_loop_control/Fuzzy_logic_based_tuner.v} -lang verilog -prj Closed_loop_control -o Fuzzy_logic_based_tuner.spl -module Fuzzy_logic_based_tuner -template C:/Xilinx/14.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e Fuzzy_logic_based_tuner.spl {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Closed_loop_control/Fuzzy_logic_based_tuner.sym} 
vhdtdtfi -lib work {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Closed_loop_control/Fuzzy_logic_based_tuner.v} -lang verilog -prj Closed_loop_control -o Fuzzy_logic_based_tuner.spl -module Fuzzy_logic_based_tuner -template C:/Xilinx/14.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e Fuzzy_logic_based_tuner.spl {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Closed_loop_control/Fuzzy_logic_based_tuner.sym} 
vhdtdtfi -lib work {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Closed_loop_control/Fuzzy_logic_based_tuner.v} -lang verilog -prj Closed_loop_control -o Fuzzy_logic_based_tuner.spl -module Fuzzy_logic_based_tuner -template C:/Xilinx/14.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e Fuzzy_logic_based_tuner.spl {C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Closed_loop_control/Fuzzy_logic_based_tuner.sym} 
