// Seed: 2955836728
module module_0 (
    output wand id_0,
    output supply0 id_1,
    output wand id_2
);
  wor id_5;
  assign #1 id_0 = id_5;
  always @(1 or negedge {1, 1}) id_1 = 1;
  wire id_6;
  wire id_7 = 1'd0;
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    output wor id_5,
    input supply1 id_6,
    input tri id_7,
    input uwire id_8,
    output uwire id_9,
    input wor id_10,
    output logic id_11,
    input wor id_12,
    input uwire id_13,
    input uwire id_14,
    input logic id_15,
    input uwire id_16,
    input supply0 id_17,
    input supply1 id_18,
    output tri id_19,
    input wor id_20
);
  assign id_5 = id_18;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19
  );
  assign modCall_1.id_1 = 0;
  assign id_9 = id_13 - 1;
  wire id_22;
  assign id_2 = 1;
  always @(posedge 1'd0) begin : LABEL_0
    id_11 <= 1;
    force id_5 = id_15;
  end
endmodule
