

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_188_18'
================================================================
* Date:           Wed Feb 26 23:19:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.643 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|       33|  30.000 ns|  0.330 us|    1|   31|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_188_18  |        1|       31|         2|          1|          1|  1 ~ 31|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%axie4_data = alloca i32 1" [filter_kernel.cpp:186]   --->   Operation 5 'alloca' 'axie4_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add30759 = alloca i32 1"   --->   Operation 6 'alloca' 'add30759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k_8 = alloca i32 1" [filter_kernel.cpp:188]   --->   Operation 7 'alloca' 'k_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln188_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sub_ln188"   --->   Operation 8 'read' 'sub_ln188_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_pixel_2_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %output_pixel_2_reload"   --->   Operation 9 'read' 'output_pixel_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_pixel_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %output_pixel_1_reload"   --->   Operation 10 'read' 'output_pixel_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_pixel_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %output_pixel_reload"   --->   Operation 11 'read' 'output_pixel_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%axie4_data_1_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %axie4_data_1"   --->   Operation 12 'read' 'axie4_data_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %empty"   --->   Operation 13 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_cast = sext i5 %tmp"   --->   Operation 14 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%store_ln188 = store i5 0, i5 %k_8" [filter_kernel.cpp:188]   --->   Operation 15 'store' 'store_ln188' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%store_ln0 = store i7 %p_cast, i7 %add30759"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%store_ln186 = store i128 %axie4_data_1_read, i128 %axie4_data" [filter_kernel.cpp:186]   --->   Operation 17 'store' 'store_ln186' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body311_ifconv"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add30759_load = load i7 %add30759" [filter_kernel.cpp:191]   --->   Operation 19 'load' 'add30759_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k = load i5 %k_8" [filter_kernel.cpp:186]   --->   Operation 20 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i5 %k" [filter_kernel.cpp:186]   --->   Operation 21 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add30759_load, i3 0" [filter_kernel.cpp:191]   --->   Operation 22 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i10 %shl_ln6" [filter_kernel.cpp:191]   --->   Operation 23 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add30759_load, i32 6" [filter_kernel.cpp:191]   --->   Operation 24 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.62ns)   --->   "%sub_ln191 = sub i11 0, i11 %sext_ln191" [filter_kernel.cpp:191]   --->   Operation 25 'sub' 'sub_ln191' <Predicate = true> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.46ns)   --->   "%add_ln188 = add i5 %k, i5 1" [filter_kernel.cpp:188]   --->   Operation 26 'add' 'add_ln188' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i5 %add_ln188" [filter_kernel.cpp:188]   --->   Operation 27 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.46ns)   --->   "%add_ln188_1 = add i7 %zext_ln188, i7 %p_cast" [filter_kernel.cpp:188]   --->   Operation 28 'add' 'add_ln188_1' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.46ns)   --->   "%icmp_ln188 = icmp_eq  i5 %add_ln188, i5 %sub_ln188_read" [filter_kernel.cpp:188]   --->   Operation 29 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.14ns)   --->   "%store_ln188 = store i5 %add_ln188, i5 %k_8" [filter_kernel.cpp:188]   --->   Operation 30 'store' 'store_ln188' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 31 [1/1] (1.14ns)   --->   "%store_ln188 = store i7 %add_ln188_1, i7 %add30759" [filter_kernel.cpp:188]   --->   Operation 31 'store' 'store_ln188' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %icmp_ln188, void %for.body311_ifconv, void %for.end326.loopexit.exitStub" [filter_kernel.cpp:188]   --->   Operation 32 'br' 'br_ln188' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.64>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%axie4_data_2 = load i128 %axie4_data" [filter_kernel.cpp:193]   --->   Operation 33 'load' 'axie4_data_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln186 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:186]   --->   Operation 34 'specpipeline' 'specpipeline_ln186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [filter_kernel.cpp:188]   --->   Operation 35 'specloopname' 'specloopname_ln188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.14ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %output_pixel_reload_read, i2 1, i8 %output_pixel_1_reload_read, i2 2, i8 %output_pixel_2_reload_read, i8 0, i2 %trunc_ln186" [filter_kernel.cpp:193]   --->   Operation 36 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i8 %tmp_s" [filter_kernel.cpp:193]   --->   Operation 37 'zext' 'zext_ln193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 31, i64 0"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln191_1 = sext i10 %shl_ln6" [filter_kernel.cpp:191]   --->   Operation 39 'sext' 'sext_ln191_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i32 %sext_ln191_1" [filter_kernel.cpp:191]   --->   Operation 40 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.61ns)   --->   "%shl_ln191 = shl i128 255, i128 %zext_ln191" [filter_kernel.cpp:191]   --->   Operation 41 'shl' 'shl_ln191' <Predicate = (!tmp_2)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.61ns)   --->   "%shl_ln193 = shl i128 %zext_ln193, i128 %zext_ln191" [filter_kernel.cpp:193]   --->   Operation 42 'shl' 'shl_ln193' <Predicate = (!tmp_2)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln191_2 = sext i11 %sub_ln191" [filter_kernel.cpp:191]   --->   Operation 43 'sext' 'sext_ln191_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln191_1 = zext i32 %sext_ln191_2" [filter_kernel.cpp:191]   --->   Operation 44 'zext' 'zext_ln191_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.61ns)   --->   "%lshr_ln191 = lshr i128 255, i128 %zext_ln191_1" [filter_kernel.cpp:191]   --->   Operation 45 'lshr' 'lshr_ln191' <Predicate = (tmp_2)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (2.61ns)   --->   "%lshr_ln193 = lshr i128 %zext_ln193, i128 %zext_ln191_1" [filter_kernel.cpp:193]   --->   Operation 46 'lshr' 'lshr_ln193' <Predicate = (tmp_2)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln193)   --->   "%cond_i208150 = select i1 %tmp_2, i128 %lshr_ln191, i128 %shl_ln191" [filter_kernel.cpp:191]   --->   Operation 47 'select' 'cond_i208150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node axie4_data_3)   --->   "%cond_i179 = select i1 %tmp_2, i128 %lshr_ln193, i128 %shl_ln193" [filter_kernel.cpp:191]   --->   Operation 48 'select' 'cond_i179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln193)   --->   "%xor_ln193 = xor i128 %cond_i208150, i128 340282366920938463463374607431768211455" [filter_kernel.cpp:193]   --->   Operation 49 'xor' 'xor_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.44ns) (out node of the LUT)   --->   "%and_ln193 = and i128 %axie4_data_2, i128 %xor_ln193" [filter_kernel.cpp:193]   --->   Operation 50 'and' 'and_ln193' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.44ns) (out node of the LUT)   --->   "%axie4_data_3 = or i128 %and_ln193, i128 %cond_i179" [filter_kernel.cpp:193]   --->   Operation 51 'or' 'axie4_data_3' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.14ns)   --->   "%store_ln186 = store i128 %axie4_data_3, i128 %axie4_data" [filter_kernel.cpp:186]   --->   Operation 52 'store' 'store_ln186' <Predicate = true> <Delay = 1.14>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln193 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %axie4_data_3_out, i128 %axie4_data_3" [filter_kernel.cpp:193]   --->   Operation 53 'write' 'write_ln193' <Predicate = (icmp_ln188)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln188)> <Delay = 1.14>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.214ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln188', filter_kernel.cpp:188) of constant 0 on local variable 'k', filter_kernel.cpp:188 [18]  (1.146 ns)
	'load' operation 5 bit ('k', filter_kernel.cpp:186) on local variable 'k', filter_kernel.cpp:188 [25]  (0.000 ns)
	'add' operation 5 bit ('add_ln188', filter_kernel.cpp:188) [49]  (1.461 ns)
	'add' operation 7 bit ('add_ln188_1', filter_kernel.cpp:188) [51]  (1.461 ns)
	'store' operation 0 bit ('store_ln188', filter_kernel.cpp:188) of variable 'add_ln188_1', filter_kernel.cpp:188 on local variable 'add30759' [54]  (1.146 ns)

 <State 2>: 6.643ns
The critical path consists of the following:
	'shl' operation 128 bit ('shl_ln191', filter_kernel.cpp:191) [37]  (2.611 ns)
	'select' operation 128 bit ('cond_i208150', filter_kernel.cpp:191) [44]  (0.000 ns)
	'xor' operation 128 bit ('xor_ln193', filter_kernel.cpp:193) [46]  (0.000 ns)
	'and' operation 128 bit ('and_ln193', filter_kernel.cpp:193) [47]  (1.443 ns)
	'or' operation 128 bit ('axie4_data', filter_kernel.cpp:193) [48]  (1.443 ns)
	'store' operation 0 bit ('store_ln186', filter_kernel.cpp:186) of variable 'axie4_data', filter_kernel.cpp:193 on local variable 'axie4_data', filter_kernel.cpp:186 [55]  (1.146 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
