
---------- Begin Simulation Statistics ----------
simSeconds                                   0.067103                       # Number of seconds simulated (Second)
simTicks                                  67103095068                       # Number of ticks simulated (Tick)
finalTick                                 67103095068                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1468.42                       # Real time elapsed on the host (Second)
hostTickRate                                 45697586                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     747020                       # Number of bytes of host memory used (Byte)
simInsts                                    254019556                       # Number of instructions simulated (Count)
simOps                                      437757516                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   172989                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     298115                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       201274335                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      219273499                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1723                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     219188377                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                   244                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              388549                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           311518                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                907                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          201122509                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.089825                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.440395                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                100551107     49.99%     49.99% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 37128973     18.46%     68.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 34739286     17.27%     85.73% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 14315364      7.12%     92.85% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  6847288      3.40%     96.25% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  4259364      2.12%     98.37% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2350109      1.17%     99.54% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   600030      0.30%     99.84% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   330988      0.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            201122509                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 326031     99.66%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    17      0.01%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     99.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    21      0.01%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    4      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     99.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                   614      0.19%     99.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  295      0.09%     99.95% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead               62      0.02%     99.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             101      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      2101408      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     88991134     40.60%     41.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          108      0.00%     41.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv          268      0.00%     41.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      6297835      2.87%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu     17837520      8.14%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          340      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc     17306282      7.90%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd     14158865      6.46%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt     17830938      8.13%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult     28319761     12.92%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     10032852      4.58%     92.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      7389254      3.37%     95.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      8920751      4.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite         1061      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     219188377                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.089003                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             327145                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.001493                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               359725969                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               79434414                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       79126585                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                280100683                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites               140229488                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses       140047879                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   77363695                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                   140050419                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        219184751                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     18953142                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                     3626                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          26343120                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       7908650                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     7389978                       # Number of stores executed (Count)
system.cpu0.numRate                          1.088985                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                            757                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         151826                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                      236462                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                  127014105                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    218886650                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.584661                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.584661                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.631050                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.631050                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 123364939                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 66941850                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                  274833123                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                 131132252                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   24867927                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  33780838                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 48994600                       # number of misc regfile reads (Count)
system.cpu0.MemDepUnit__0.insertedLoads      18960396                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      7397431                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      4613143                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      4108598                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                7919798                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          3715476                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             1777                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             5811229                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                5809516                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999705                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                2100536                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 1                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           1065                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               201                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             864                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          179                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         360258                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            816                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             1336                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    201075674                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.088578                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.830906                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      105860237     52.65%     52.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       54659849     27.18%     79.83% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       10732770      5.34%     85.17% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       13426864      6.68%     91.85% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        4900303      2.44%     94.28% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        2500114      1.24%     95.53% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         525524      0.26%     95.79% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         534361      0.27%     96.05% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        7935652      3.95%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    201075674                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           127014105                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             218886650                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   26281031                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     18913242                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        544                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   7890800                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                 139988070                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                  103015641                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls              2097829                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass      2098087      0.96%      0.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     88793713     40.57%     41.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           89      0.00%     41.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv          231      0.00%     41.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      6291679      2.87%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu     17826158      8.14%     52.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     52.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          308      0.00%     52.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc     17302162      7.90%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     60.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd     14155794      6.47%     66.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt     17825821      8.14%     75.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult     28311577     12.93%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      9999947      4.57%     92.56% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      7366988      3.37%     95.93% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      8913295      4.07%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite          801      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    218886650                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      7935652                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     20315169                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         20315169                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     20315169                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        20315169                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      3633071                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        3633071                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      3633071                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       3633071                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 218657861925                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 218657861925                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 218657861925                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 218657861925                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     23948240                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     23948240                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     23948240                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     23948240                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.151705                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.151705                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.151705                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.151705                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 60185.408412                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 60185.408412                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 60185.408412                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 60185.408412                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs         5031                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs          113                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     44.522124                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       992643                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           992643                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      2245568                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2245568                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      2245568                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2245568                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1387503                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1387503                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1387503                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1387503                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  70727963901                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  70727963901                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  70727963901                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  70727963901                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.057938                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.057938                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.057938                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.057938                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 50974.998902                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 50974.998902                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 50974.998902                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 50974.998902                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1382739                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          223                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          223                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           49                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           49                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data      1241424                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      1241424                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          272                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          272                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.180147                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.180147                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 25335.183673                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 25335.183673                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           49                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           49                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      3199131                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      3199131                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.180147                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.180147                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 65288.387755                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 65288.387755                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          272                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          272                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          272                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          272                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     13860282                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       13860282                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      2720428                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2720428                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 184247771463                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 184247771463                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     16580710                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     16580710                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.164072                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.164072                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 67727.494153                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 67727.494153                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      2245561                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2245561                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       474867                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       474867                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  36926111592                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  36926111592                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.028640                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.028640                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 77760.955366                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 77760.955366                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      6454887                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       6454887                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       912643                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       912643                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  34410090462                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  34410090462                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      7367530                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      7367530                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.123874                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.123874                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 37703.779530                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 37703.779530                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            7                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            7                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       912636                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       912636                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  33801852309                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  33801852309                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.123873                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.123873                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 37037.605693                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 37037.605693                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          511.425845                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            21703308                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1385319                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             15.666650                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             187146                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   511.425845                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998879                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998879                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           30                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          456                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           19                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         192975591                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        192975591                       # Number of data accesses (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::samples     28231588                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::mean    33.418121                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::gmean            0                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::stdev    15.272765                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::0       229469      0.81%      0.81% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::1       230431      0.82%      1.63% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::2       229241      0.81%      2.44% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::3       229877      0.81%      3.26% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::4       764013      2.71%      5.96% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::5       230080      0.81%      6.78% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::6       230160      0.82%      7.59% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::7       230385      0.82%      8.41% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::8       230485      0.82%      9.22% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::9       229462      0.81%     10.04% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::10       229493      0.81%     10.85% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::11       228806      0.81%     11.66% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::12       229022      0.81%     12.47% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::13       229190      0.81%     13.28% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::14       230495      0.82%     14.10% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::15       231918      0.82%     14.92% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::16       229477      0.81%     15.73% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::17       230639      0.82%     16.55% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::18       229849      0.81%     17.37% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::19       229973      0.81%     18.18% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::20       229833      0.81%     18.99% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::21       230505      0.82%     19.81% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::22       230153      0.82%     20.63% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::23       231645      0.82%     21.45% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::24       231164      0.82%     22.27% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::25       247733      0.88%     23.14% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::26       247429      0.88%     24.02% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::27       247904      0.88%     24.90% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::28       248608      0.88%     25.78% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::29       247834      0.88%     26.66% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::30       247364      0.88%     27.53% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::31      8596212     30.45%     57.98% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::32       230849      0.82%     58.80% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::33       229989      0.81%     59.61% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::34       230608      0.82%     60.43% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::35       229474      0.81%     61.24% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::36       229395      0.81%     62.06% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::37       229221      0.81%     62.87% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::38       231684      0.82%     63.69% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::39       230031      0.81%     64.50% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::40       229459      0.81%     65.32% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::41       229121      0.81%     66.13% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::42       230498      0.82%     66.94% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::43       231056      0.82%     67.76% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::44      2328623      8.25%     76.01% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::45       231309      0.82%     76.83% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::46       230951      0.82%     77.65% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::47       249185      0.88%     78.53% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::48       252592      0.89%     79.42% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::49       405087      1.43%     80.86% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::50       735133      2.60%     83.46% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::51       965935      3.42%     86.89% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::52       839202      2.97%     89.86% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::53       504562      1.79%     91.64% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::54       284847      1.01%     92.65% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::55       232469      0.82%     93.48% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::56       231211      0.82%     94.30% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::57       229263      0.81%     95.11% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::58       229348      0.81%     95.92% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::59       229683      0.81%     96.73% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::60       230598      0.82%     97.55% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::61       230347      0.82%     98.37% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::62       230362      0.82%     99.18% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::63       230647      0.82%    100.00% # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.indexing_policy.setAccessHist::total     28231588                       # Histogram of set associative cache access per set (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 8281839                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            165406428                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4537783                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             22892851                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                  3608                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             5805596                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  549                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             219305817                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 2479                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::samples        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.499288                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291688                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::0        10118     12.52%     12.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::1        10099     12.50%     25.02% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::2        10100     12.50%     37.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::3        10098     12.50%     50.01% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::4        10099     12.50%     62.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::5        10101     12.50%     75.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::6        10099     12.50%     87.50% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::7        10101     12.50%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.indexing_policy.tagAccessHist::total        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles          12146209                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     127323317                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    7919798                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           7910253                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    188971267                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                   8300                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 161                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          678                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 12097191                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                  987                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         201122509                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.090905                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.476430                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               162696467     80.89%     80.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 2820745      1.40%     82.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 2516374      1.25%     83.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 3279099      1.63%     85.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 2865159      1.42%     86.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 5634727      2.80%     89.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 2908734      1.45%     90.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 2581637      1.28%     92.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                15819567      7.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           201122509                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.039348                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.632586                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst     12095727                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         12095727                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     12095727                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        12095727                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         1463                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           1463                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         1463                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          1463                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    119771775                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    119771775                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    119771775                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    119771775                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     12097190                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     12097190                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     12097190                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     12097190                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000121                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000121                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000121                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000121                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 81867.241969                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 81867.241969                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 81867.241969                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 81867.241969                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          423                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            4                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    105.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          616                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              616                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          335                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          335                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          335                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          335                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         1128                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1128                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         1128                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1128                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     96693210                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     96693210                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     96693210                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     96693210                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000093                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000093                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000093                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000093                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 85720.930851                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 85720.930851                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 85720.930851                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 85720.930851                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   616                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     12095727                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       12095727                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         1463                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         1463                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    119771775                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    119771775                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     12097190                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     12097190                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000121                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000121                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 81867.241969                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 81867.241969                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          335                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          335                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         1128                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1128                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     96693210                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     96693210                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000093                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000093                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 85720.930851                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 85720.930851                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          508.466146                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            12096855                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1128                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          10724.162234                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   508.466146                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.993098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.993098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          120                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          160                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          229                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          96778648                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         96778648                       # Number of data accesses (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::samples     12182756                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::mean    44.770124                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::stdev     5.736591                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::0         1482      0.01%      0.01% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::1         1439      0.01%      0.02% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::2         4620      0.04%      0.06% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::3         4537      0.04%      0.10% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::4         1455      0.01%      0.11% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::5         1564      0.01%      0.12% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::6         1500      0.01%      0.14% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::7         1521      0.01%      0.15% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::8         1581      0.01%      0.16% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::9         1625      0.01%      0.18% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::10         1578      0.01%      0.19% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::11         1474      0.01%      0.20% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::12         1449      0.01%      0.21% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::13         4606      0.04%      0.25% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::14         4677      0.04%      0.29% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::15         1497      0.01%      0.30% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::16         1551      0.01%      0.31% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::17         1514      0.01%      0.33% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::18         1498      0.01%      0.34% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::19         1489      0.01%      0.35% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::20         1468      0.01%      0.36% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::21         1492      0.01%      0.37% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::22         1479      0.01%      0.39% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::23         1398      0.01%      0.40% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::24         1391      0.01%      0.41% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::25         1373      0.01%      0.42% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::26         1424      0.01%      0.43% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::27         1436      0.01%      0.44% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::28         1601      0.01%      0.46% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::29         1531      0.01%      0.47% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::30         1516      0.01%      0.48% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::31         1526      0.01%      0.49% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::32         1502      0.01%      0.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::33         1608      0.01%      0.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::34         1414      0.01%      0.53% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::35         1421      0.01%      0.54% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::36         1455      0.01%      0.56% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::37         1656      0.01%      0.57% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::38         1555      0.01%      0.58% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::39         1463      0.01%      0.59% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::40      2101670     17.25%     17.85% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::41      2101767     17.25%     35.10% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::42      2100643     17.24%     52.34% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::43      2100729     17.24%     69.58% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::44         1621      0.01%     69.60% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::45         1576      0.01%     69.61% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::46         1475      0.01%     69.62% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::47         1543      0.01%     69.63% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::48         1515      0.01%     69.65% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::49         1451      0.01%     69.66% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::50         1504      0.01%     69.67% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::51         1504      0.01%     69.68% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::52      1576437     12.94%     82.62% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::53      1576431     12.94%     95.56% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::54       526994      4.33%     99.89% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::55         1673      0.01%     99.90% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::56         1595      0.01%     99.92% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::57         1472      0.01%     99.93% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::58         1497      0.01%     99.94% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::59         1485      0.01%     99.95% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::60         1457      0.01%     99.96% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::61         1471      0.01%     99.98% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::62         1447      0.01%     99.99% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::63         1433      0.01%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.indexing_policy.tagAccessHist::total     12182756                       # Histogram of set associative cache access per tag (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                     3608                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  40569559                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                20865262                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             219275222                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 138                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                18960396                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                7397431                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  577                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   117967                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                20582966                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           133                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect           241                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         1375                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts                1616                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               219182687                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              219174464                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                165032496                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                306328350                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.088934                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.538744                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::samples        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.499288                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291688                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::0        10118     12.52%     12.52% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::1        10099     12.50%     25.02% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::2        10100     12.50%     37.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::3        10098     12.50%     50.01% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::4        10099     12.50%     62.51% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::5        10101     12.50%     75.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::6        10099     12.50%     87.50% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::7        10101     12.50%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.indexing_policy.tagAccessHist::total        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.inst           32                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data       727521                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total          727553                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst           32                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data       727521                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total         727553                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst         1096                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data       657779                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total        658875                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst         1096                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data       657779                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total       658875                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.inst     95326911                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data  64180549538                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total  64275876449                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst     95326911                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data  64180549538                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total  64275876449                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst         1128                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data      1385300                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total      1386428                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst         1128                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data      1385300                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total      1386428                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.971631                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.474828                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.475232                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.971631                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.474828                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.475232                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 86977.108577                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 97571.600094                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 97553.976777                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 86977.108577                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 97571.600094                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 97553.976777                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks       270851                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total          270851                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst         1096                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data       657779                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total       658875                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst         1096                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data       657779                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total       658875                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst     88027551                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data  59799614858                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total  59887642409                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst     88027551                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data  59799614858                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total  59887642409                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.971631                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.474828                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.475232                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.971631                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.474828                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.475232                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 80317.108577                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 90911.407719                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 90893.784722                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 80317.108577                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 90911.407719                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 90893.784722                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.replacements               622891                       # number of replacements (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total            1                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst           32                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total           32                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst         1096                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total         1096                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst     95326911                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total     95326911                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst         1128                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total         1128                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.971631                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.971631                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 86977.108577                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 86977.108577                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst         1096                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total         1096                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst     88027551                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total     88027551                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.971631                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.971631                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 80317.108577                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 80317.108577                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data       645030                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total       645030                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data       265403                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total       265403                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data  28314023633                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total  28314023633                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data       910433                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total       910433                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.291513                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.291513                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 106683.133322                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 106683.133322                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data       265403                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total       265403                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data  26546313113                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total  26546313113                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.291513                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.291513                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 100022.656537                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 100022.656537                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data        82491                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total        82491                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data       392376                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total       392376                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data  35866525905                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total  35866525905                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data       474867                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total       474867                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.826286                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.826286                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 91408.561953                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 91408.561953                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data       392376                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total       392376                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data  33253301745                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total  33253301745                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.826286                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.826286                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 84748.561953                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 84748.561953                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::cpu0.data            2                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total            2                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data         2250                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total         2250                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data     50120495                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total     50120495                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data         2252                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total         2252                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data     0.999112                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.999112                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 22275.775556                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 22275.775556                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data         2250                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total         2250                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data     35262035                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total     35262035                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.999112                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.999112                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 15672.015556                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 15672.015556                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WritebackClean.hits::writebacks          616                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total          616                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks          616                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total          616                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks       992643                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total       992643                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks       992643                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total       992643                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       24367.690007                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs            2772050                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs           659193                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             4.205218                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick             85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks     6.955710                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst   250.684024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 24110.050273                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.000212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.007650                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.735780                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.743643                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1024        32766                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          249                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1         1492                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2        12633                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3        18360                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4           32                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.999939                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses         45011705                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses        45011705                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::samples      5047711                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::mean  1007.743343                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::stdev   586.358594                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::0-31        91640      1.82%      1.82% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::32-63        89389      1.77%      3.59% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::64-95        48017      0.95%      4.54% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::96-127        51635      1.02%      5.56% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::128-159       109288      2.17%      7.73% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::160-191       110328      2.19%      9.91% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::192-223        51198      1.01%     10.93% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::224-255        53584      1.06%     11.99% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::256-287        90062      1.78%     13.77% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::288-319        88867      1.76%     15.53% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::320-351        53821      1.07%     16.60% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::352-383        53008      1.05%     17.65% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::384-415       112184      2.22%     19.87% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::416-447       109068      2.16%     22.03% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::448-479        98722      1.96%     23.99% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::480-511        80755      1.60%     25.59% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::512-543        92535      1.83%     27.42% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::544-575        92367      1.83%     29.25% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::576-607        97692      1.94%     31.19% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::608-639        65554      1.30%     32.48% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::640-671       110458      2.19%     34.67% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::672-703       110033      2.18%     36.85% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::704-735        53213      1.05%     37.91% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::736-767        50233      1.00%     38.90% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::768-799        87566      1.73%     40.64% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::800-831        89968      1.78%     42.42% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::832-863        49128      0.97%     43.39% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::864-895        48723      0.97%     44.36% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::896-927       111100      2.20%     46.56% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::928-959       112450      2.23%     48.79% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::960-991        57063      1.13%     49.92% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::992-1023        53737      1.06%     50.98% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1024-1055        89274      1.77%     52.75% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1056-1087        91422      1.81%     54.56% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1088-1119        50529      1.00%     55.56% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1120-1151        49145      0.97%     56.54% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1152-1183       107933      2.14%     58.67% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1184-1215       108878      2.16%     60.83% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1216-1247        55140      1.09%     61.92% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1248-1279        70264      1.39%     63.32% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1280-1311        91659      1.82%     65.13% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1312-1343        93267      1.85%     66.98% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1344-1375        49864      0.99%     67.97% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1376-1407        48276      0.96%     68.92% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1408-1439       113990      2.26%     71.18% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1440-1471       115360      2.29%     73.47% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1472-1503        55710      1.10%     74.57% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1504-1535        68457      1.36%     75.93% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1536-1567        89925      1.78%     77.71% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1568-1599        89920      1.78%     79.49% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1600-1631        53965      1.07%     80.56% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1632-1663        51019      1.01%     81.57% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1664-1695       111452      2.21%     83.78% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1696-1727       114085      2.26%     86.04% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1728-1759        50214      0.99%     87.03% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1760-1791        46168      0.91%     87.95% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1792-1823        91791      1.82%     89.77% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1824-1855        93758      1.86%     91.62% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1856-1887        51712      1.02%     92.65% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1888-1919        47391      0.94%     93.59% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1920-1951       111554      2.21%     95.80% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1952-1983       109296      2.17%     97.96% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::1984-2015        50724      1.00%     98.97% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::2016-2047        52183      1.03%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.indexing_policy.tagAccessHist::total      5047711                       # Histogram of set associative cache access per tag (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                    2371628                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  47154                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  13                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                133                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 29642                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  12                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                    98                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          18913242                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            31.945699                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           95.454787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              16220438     85.76%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               58769      0.31%     86.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              162630      0.86%     86.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              219870      1.16%     88.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              117810      0.62%     88.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               62529      0.33%     89.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               94098      0.50%     89.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               20504      0.11%     89.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               13720      0.07%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               22667      0.12%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             16683      0.09%     89.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             16835      0.09%     90.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             30053      0.16%     90.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             16943      0.09%     90.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             26433      0.14%     90.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             44288      0.23%     90.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             20959      0.11%     90.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             45423      0.24%     91.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             53311      0.28%     91.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             45703      0.24%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             99889      0.53%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            193322      1.02%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            245684      1.30%     94.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239            429669      2.27%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             62118      0.33%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             43444      0.23%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             40247      0.21%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             42998      0.23%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             37547      0.20%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299             40830      0.22%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          367828      1.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2666                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            18913242                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               18952702                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                7389992                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     6359                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                   996938                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               12097311                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      233                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             18                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean      8749427                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 7074506.649954                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       102231                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     23681295                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  67024350225                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED     78744843                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                  3608                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                16319429                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               63922479                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles           107                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 19297734                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            101579152                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             219286171                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               346216                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              55275308                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                297452                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              43036471                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          286368940                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  572081428                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               123444429                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                274966683                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            285690589                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                  678320                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                      4                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                  5                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                117634629                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       412359032                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      438540704                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               127014105                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 218886650                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadResp        478515                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty      1265611                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean          616                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict       917998                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq         4254                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp         4195                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq       911967                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp       910522                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq         1128                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq       491526                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         2872                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      4162395                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total           4165267                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       111616                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    152355328                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total          152466944                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                     825617                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic             17635712                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples      2209745                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.002971                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.054425                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0            2203180     99.70%     99.70% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               6565      0.30%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total        2209745                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy    1584598813                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy      1126872                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy   1384677270                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy      3241752                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests      2772035                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests      1385626                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         6561                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         6561                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                   86                       # Number of system calls (Count)
system.cpu1.numCycles                       200494844                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      219227286                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    1194                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     219113529                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                    14                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined              357614                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           403648                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                615                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          200471710                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.092990                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.440503                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 99791003     49.78%     49.78% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 37350521     18.63%     68.41% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 34682930     17.30%     85.71% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 14272053      7.12%     92.83% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  6822216      3.40%     96.23% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  4280106      2.14%     98.37% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  2347995      1.17%     99.54% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   595463      0.30%     99.84% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   329423      0.16%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            200471710                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 319452     99.87%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     99.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   280      0.09%     99.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  126      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      2099646      0.96%      0.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     88947961     40.59%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           22      0.00%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0      0.00%     41.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      6297836      2.87%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu     17837289      8.14%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     52.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc     17305942      7.90%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     60.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd     14158995      6.46%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt     17831109      8.14%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult     28320041     12.92%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead     10021808      4.57%     92.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      7372418      3.36%     95.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      8920182      4.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite          280      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     219113529                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.092864                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             319864                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.001460                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               358921132                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               79358776                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       79060068                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                280097514                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites               140227403                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses       140046696                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   77284987                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                   140048760                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                        219111967                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     18941894                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                     1562                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          26314535                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       7903467                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     7372641                       # Number of stores executed (Count)
system.cpu1.numRate                          1.092856                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            191                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          23134                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                      950701                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                  127005451                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                    218870866                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.578632                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.578632                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.633460                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.633460                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                 123266008                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 66897043                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                  274832232                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                 131131879                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   24843018                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  33767166                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 48956689                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      18962548                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      7393175                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads      4639435                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      4134056                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                7910368                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          3709931                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              363                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             5809265                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                5808770                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999915                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                2099560                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups              4                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               4                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts         330091                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            579                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              330                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    200429387                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.092010                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.832630                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      105202656     52.49%     52.49% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       54676029     27.28%     79.77% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       10736372      5.36%     85.12% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3       13421533      6.70%     91.82% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        4904950      2.45%     94.27% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        2494687      1.24%     95.51% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         524504      0.26%     95.77% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         532013      0.27%     96.04% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        7936643      3.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    200429387                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted           127005451                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted             218870866                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   26284924                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     18918969                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        386                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   7887327                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                 139987179                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                  103000897                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls              2097316                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass      2097339      0.96%      0.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     88775337     40.56%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           17      0.00%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0      0.00%     41.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      6291676      2.87%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu     17825988      8.14%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     52.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc     17301840      7.91%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     60.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd     14155920      6.47%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt     17825984      8.14%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult     28311841     12.94%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.99% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead     10005973      4.57%     92.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      7365679      3.37%     95.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      8912996      4.07%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite          276      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    218870866                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      7936643                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     20302576                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         20302576                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     20302576                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        20302576                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      3635254                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        3635254                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      3635254                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       3635254                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 216446287047                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 216446287047                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 216446287047                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 216446287047                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     23937830                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     23937830                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     23937830                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     23937830                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.151862                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.151862                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.151862                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.151862                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 59540.897843                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 59540.897843                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 59540.897843                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 59540.897843                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs         3157                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs           52                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     60.711538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       992617                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           992617                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      2247984                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2247984                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      2247984                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2247984                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data      1387270                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      1387270                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data      1387270                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      1387270                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  70308176775                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  70308176775                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  70308176775                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  70308176775                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.057953                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.057953                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.057953                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.057953                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 50680.961006                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 50680.961006                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 50680.961006                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 50680.961006                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements               1382382                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data          144                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total          144                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           49                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           49                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1258074                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1258074                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data          193                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total          193                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.253886                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.253886                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 25674.979592                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 25674.979592                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           49                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           49                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      2994003                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      2994003                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.253886                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.253886                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 61102.102041                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 61102.102041                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data          193                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total          193                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data          193                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total          193                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     13850221                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       13850221                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2721847                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2721847                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 182054997765                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 182054997765                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     16572068                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     16572068                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.164243                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.164243                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 66886.565544                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 66886.565544                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      2247980                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2247980                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       473867                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       473867                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  36525472965                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  36525472965                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.028594                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.028594                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 77079.587659                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 77079.587659                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      6452355                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       6452355                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       913407                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       913407                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  34391289282                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  34391289282                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      7365762                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      7365762                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.124007                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.124007                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 37651.659427                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 37651.659427                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            4                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            4                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       913403                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       913403                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  33782703810                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  33782703810                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.124007                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.124007                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 36985.540676                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 36985.540676                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          510.812036                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            21690311                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           1385316                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             15.657302                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick           55961316                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   510.812036                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.997680                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.997680                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          509                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          172                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          331                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         192891044                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        192891044                       # Number of data accesses (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::samples     28219085                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::mean    33.855407                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::gmean            0                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::stdev    15.673840                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::0       230368      0.82%      0.82% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::1       230288      0.82%      1.63% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::2       230782      0.82%      2.45% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::3       231364      0.82%      3.27% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::4       767937      2.72%      5.99% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::5       230477      0.82%      6.81% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::6       230048      0.82%      7.62% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::7       230471      0.82%      8.44% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::8       230729      0.82%      9.26% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::9       230176      0.82%     10.07% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::10       230529      0.82%     10.89% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::11       229518      0.81%     11.70% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::12       230402      0.82%     12.52% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::13       229184      0.81%     13.33% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::14       230457      0.82%     14.15% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::15       229668      0.81%     14.96% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::16       230122      0.82%     15.78% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::17       229641      0.81%     16.59% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::18       230037      0.82%     17.41% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::19       230254      0.82%     18.22% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::20       229727      0.81%     19.04% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::21       229157      0.81%     19.85% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::22       229903      0.81%     20.66% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::23       229741      0.81%     21.48% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::24       230322      0.82%     22.29% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::25       247650      0.88%     23.17% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::26       245935      0.87%     24.04% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::27       246593      0.87%     24.92% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::28       247150      0.88%     25.79% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::29       247200      0.88%     26.67% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::30       246450      0.87%     27.54% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::31      8596884     30.46%     58.01% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::32       229690      0.81%     58.82% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::33       229571      0.81%     59.63% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::34       230947      0.82%     60.45% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::35       230989      0.82%     61.27% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::36       229231      0.81%     62.08% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::37       230201      0.82%     62.90% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::38       230236      0.82%     63.72% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::39       230794      0.82%     64.53% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::40       230670      0.82%     65.35% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::41       230239      0.82%     66.17% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::42       229586      0.81%     66.98% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::43       230128      0.82%     67.80% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::44       230281      0.82%     68.61% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::45       231036      0.82%     69.43% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::46       229607      0.81%     70.24% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::47       244426      0.87%     71.11% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::48       249252      0.88%     71.99% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::49       387076      1.37%     73.37% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::50      2805234      9.94%     83.31% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::51       952852      3.38%     86.68% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::52       851828      3.02%     89.70% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::53       532604      1.89%     91.59% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::54       298395      1.06%     92.65% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::55       233279      0.83%     93.47% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::56       231517      0.82%     94.29% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::57       230588      0.82%     95.11% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::58       231051      0.82%     95.93% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::59       230027      0.82%     96.74% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::60       230128      0.82%     97.56% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::61       229068      0.81%     98.37% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::62       229591      0.81%     99.19% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::63       229799      0.81%    100.00% # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.indexing_policy.setAccessHist::total     28219085                       # Histogram of set associative cache access per set (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 8243972                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            164805936                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  4519279                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             22900017                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                  2506                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             5804749                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  133                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             219247806                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  550                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::samples        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.499276                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291672                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::0        10118     12.52%     12.52% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::1        10099     12.50%     25.02% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::2        10100     12.50%     37.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::3        10098     12.50%     50.01% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::4        10099     12.50%     62.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::5        10101     12.50%     75.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::6        10100     12.50%     87.50% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::7        10100     12.50%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.indexing_policy.tagAccessHist::total        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles          12100874                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                     127288578                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    7910368                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           7908330                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    188367512                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                   5270                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  99                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          590                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                 12088898                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  207                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         200471710                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.094110                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.479080                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               162054818     80.84%     80.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 2815673      1.40%     82.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 2511114      1.25%     83.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 3278170      1.64%     85.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 2876146      1.43%     86.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 5636155      2.81%     89.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 2917488      1.46%     90.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 2581755      1.29%     92.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                15800391      7.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           200471710                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.039454                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.634872                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst     12088573                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         12088573                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     12088573                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        12088573                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          325                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            325                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          325                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           325                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     20486826                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     20486826                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     20486826                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     20486826                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     12088898                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     12088898                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     12088898                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     12088898                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000027                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000027                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 63036.387692                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 63036.387692                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 63036.387692                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 63036.387692                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.demandMshrHits::cpu1.inst           74                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           74                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           74                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           74                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          251                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          251                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          251                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          251                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     16772211                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     16772211                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     16772211                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     16772211                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000021                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000021                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 66821.557769                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 66821.557769                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 66821.557769                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 66821.557769                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     12088573                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       12088573                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          325                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          325                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     20486826                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     20486826                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     12088898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     12088898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 63036.387692                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 63036.387692                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           74                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           74                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          251                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          251                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     16772211                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     16772211                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000021                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 66821.557769                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 66821.557769                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          167.494133                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            12088824                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               251                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          48162.645418                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick           55936341                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   167.494133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.327137                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.327137                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          251                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           49                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          202                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.490234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          96711435                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         96711435                       # Number of data accesses (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::samples     12170922                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::mean    44.781284                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::stdev     5.700945                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::0         1385      0.01%      0.01% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::1         1362      0.01%      0.02% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::2         4467      0.04%      0.06% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::3         4432      0.04%      0.10% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::4         1311      0.01%      0.11% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::5         1300      0.01%      0.12% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::6         1293      0.01%      0.13% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::7         1311      0.01%      0.14% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::8         1326      0.01%      0.15% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::9         1412      0.01%      0.16% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::10         1410      0.01%      0.17% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::11         1328      0.01%      0.18% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::12         1346      0.01%      0.19% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::13         4449      0.04%      0.23% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::14         4458      0.04%      0.27% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::15         1343      0.01%      0.28% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::16         1367      0.01%      0.29% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::17         1359      0.01%      0.30% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::18         1362      0.01%      0.31% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::19         1352      0.01%      0.32% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::20         1366      0.01%      0.33% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::21         1382      0.01%      0.35% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::22         1328      0.01%      0.36% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::23         1309      0.01%      0.37% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::24         1319      0.01%      0.38% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::25         1286      0.01%      0.39% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::26         1297      0.01%      0.40% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::27         1282      0.01%      0.41% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::28         1269      0.01%      0.42% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::29         1277      0.01%      0.43% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::30         1290      0.01%      0.44% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::31         1309      0.01%      0.45% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::32         1278      0.01%      0.46% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::33         1284      0.01%      0.47% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::34         1262      0.01%      0.48% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::35         1282      0.01%      0.49% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::36         1297      0.01%      0.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::37         1289      0.01%      0.52% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::38         1281      0.01%      0.53% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::39         1294      0.01%      0.54% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::40      2101553     17.27%     17.80% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::41      2101539     17.27%     35.07% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::42      2100496     17.26%     52.33% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::43      2100527     17.26%     69.59% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::44         1338      0.01%     69.60% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::45         1286      0.01%     69.61% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::46         1298      0.01%     69.62% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::47         1304      0.01%     69.63% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::48         1295      0.01%     69.64% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::49         1291      0.01%     69.65% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::50         1341      0.01%     69.66% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::51         1335      0.01%     69.67% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::52      1576233     12.95%     82.62% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::53      1576216     12.95%     95.58% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::54       526654      4.33%     99.90% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::55         1368      0.01%     99.91% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::56         1350      0.01%     99.92% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::57         1324      0.01%     99.94% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::58         1305      0.01%     99.95% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::59         1311      0.01%     99.96% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::60         1306      0.01%     99.97% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::61         1302      0.01%     99.98% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::62         1291      0.01%     99.99% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::63         1305      0.01%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.indexing_policy.tagAccessHist::total     12170922                       # Histogram of set associative cache access per tag (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                     2506                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  39944601                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                20986115                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             219228480                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  88                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                18962548                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                7393175                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  399                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                   104495                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                20710421                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            85                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            48                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          302                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 350                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               219110725                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              219106764                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                164838248                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                306084393                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.092830                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.538539                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::samples        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::mean     3.499276                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::stdev     2.291672                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::0        10118     12.52%     12.52% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::1        10099     12.50%     25.02% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::2        10100     12.50%     37.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::3        10098     12.50%     50.01% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::4        10099     12.50%     62.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::5        10101     12.50%     75.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::6        10100     12.50%     87.50% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::7        10100     12.50%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::8            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::9            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::10            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::11            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::12            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::13            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::14            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::15            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::16            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::17            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::18            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::19            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::20            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::21            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::22            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::23            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::24            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::25            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::26            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::27            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::28            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::29            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::30            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::31            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::32            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::33            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::34            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::35            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::36            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::37            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::38            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::39            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::40            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::41            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::42            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::43            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::44            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::45            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::46            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::47            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::48            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::49            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::50            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::51            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::52            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::53            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::54            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::55            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::56            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::57            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::58            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::59            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::60            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::61            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::62            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::63            0      0.00%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.indexing_policy.tagAccessHist::total        80815                       # Histogram of set associative cache access per tag (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.data       728095                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total          728095                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.data       728095                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total         728095                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst          251                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data       657194                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total        657445                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst          251                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data       657194                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total       657445                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.inst     16519797                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.data  63763787715                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total  63780307512                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.inst     16519797                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.data  63763787715                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total  63780307512                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst          251                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data      1385289                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total      1385540                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst          251                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data      1385289                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total      1385540                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data     0.474409                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.474505                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data     0.474409                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.474505                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.inst 65815.924303                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.data 97024.299849                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 97012.385085                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.inst 65815.924303                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.data 97024.299849                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 97012.385085                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks       272431                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total          272431                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.inst          251                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.data       657194                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total       657445                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.inst          251                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.data       657194                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total       657445                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.inst     14848137                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.data  59386695855                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total  59401543992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.inst     14848137                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.data  59386695855                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total  59401543992                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.data     0.474409                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.474505                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.data     0.474409                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.474505                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.inst 59155.924303                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.data 90364.026231                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 90352.111571                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.inst 59155.924303                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.data 90364.026231                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 90352.111571                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.replacements               620854                       # number of replacements (Count)
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst          251                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          251                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::cpu1.inst     16519797                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     16519797                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst          251                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total          251                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 65815.924303                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 65815.924303                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          251                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          251                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst     14848137                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total     14848137                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 59155.924303                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 59155.924303                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.data       646559                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total       646559                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.data       264863                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total       264863                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.data  28289959719                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total  28289959719                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.data       911422                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total       911422                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.data     0.290604                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.290604                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.data 106809.783620                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 106809.783620                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.data       264863                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total       264863                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.data  26525792319                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total  26525792319                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.290604                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.290604                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 100149.104703                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 100149.104703                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.data        81536                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total        81536                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data       392331                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total       392331                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.data  35473827996                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total  35473827996                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data       473867                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total       473867                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data     0.827935                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.827935                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 90418.111228                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 90418.111228                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.data       392331                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total       392331                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data  32860903536                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total  32860903536                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.827935                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.827935                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 83758.111228                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 83758.111228                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::cpu1.data            1                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total            1                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::cpu1.data         2029                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total         2029                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::cpu1.data     43595028                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total     43595028                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::cpu1.data         2030                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total         2030                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::cpu1.data     0.999507                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.999507                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::cpu1.data 21485.967472                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 21485.967472                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::cpu1.data         2029                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total         2029                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::cpu1.data     30261708                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total     30261708                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.999507                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.999507                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 14914.592410                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 14914.592410                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WritebackDirty.hits::writebacks       992617                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total       992617                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks       992617                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total       992617                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse       24048.132750                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs            2769979                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs           657677                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             4.211762                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick          55929348                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     7.383908                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst    33.538502                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data 24007.210340                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000225                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.001024                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.732642                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.733891                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1024        32764                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1          219                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2        12638                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3        19873                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4           34                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.999878                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses         44976909                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses        44976909                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::samples      5041455                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::mean  1016.932206                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::stdev   590.415245                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::0-31        60624      1.20%      1.20% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::32-63        63632      1.26%      2.46% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::64-95       104108      2.07%      4.53% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::96-127        99755      1.98%      6.51% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::128-159        42218      0.84%      7.35% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::160-191        39015      0.77%      8.12% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::192-223       101651      2.02%     10.14% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::224-255        99014      1.96%     12.10% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::256-287        62073      1.23%     13.33% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::288-319        63915      1.27%     14.60% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::320-351       100098      1.99%     16.58% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::352-383        99626      1.98%     18.56% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::384-415        88022      1.75%     20.31% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::416-447        71244      1.41%     21.72% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::448-479       101065      2.00%     23.72% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::480-511       100430      1.99%     25.72% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::512-543       106756      2.12%     27.83% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::544-575        74877      1.49%     29.32% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::576-607       102240      2.03%     31.35% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::608-639       100312      1.99%     33.34% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::640-671        42059      0.83%     34.17% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::672-703        40488      0.80%     34.97% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::704-735        99067      1.97%     36.94% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::736-767       101454      2.01%     38.95% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::768-799        64139      1.27%     40.22% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::800-831        60978      1.21%     41.43% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::832-863       103580      2.05%     43.49% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::864-895       102419      2.03%     45.52% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::896-927        40663      0.81%     46.33% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::928-959        37085      0.74%     47.06% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::960-991        96260      1.91%     48.97% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::992-1023        99468      1.97%     50.94% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1024-1055        62338      1.24%     52.18% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1056-1087        60707      1.20%     53.38% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1088-1119       102235      2.03%     55.41% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1120-1151       103338      2.05%     57.46% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1152-1183        44051      0.87%     58.34% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1184-1215        40261      0.80%     59.14% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1216-1247        99089      1.97%     61.10% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1248-1279       119248      2.37%     63.47% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1280-1311        62643      1.24%     64.71% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1312-1343        60041      1.19%     65.90% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1344-1375       104392      2.07%     67.97% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1376-1407       104712      2.08%     70.05% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1408-1439        39014      0.77%     70.82% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1440-1471        35501      0.70%     71.53% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1472-1503        97553      1.94%     73.46% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1504-1535       100130      1.99%     75.45% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1536-1567        61229      1.21%     76.66% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1568-1599        76633      1.52%     78.18% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1600-1631        99642      1.98%     80.16% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1632-1663       101087      2.01%     82.16% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1664-1695        42172      0.84%     83.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1696-1727        37700      0.75%     83.75% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1728-1759       101794      2.02%     85.77% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1760-1791       105094      2.08%     87.85% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1792-1823        60519      1.20%     89.05% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1824-1855        58430      1.16%     90.21% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1856-1887       102849      2.04%     92.25% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1888-1919       106191      2.11%     94.36% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1920-1951        42134      0.84%     95.19% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1952-1983        42506      0.84%     96.04% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::1984-2015       100815      2.00%     98.03% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::2016-2047        99072      1.97%    100.00% # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.indexing_policy.tagAccessHist::total      5041455                       # Histogram of set associative cache access per tag (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                    2369444                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  43579                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 85                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 27220                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                    43                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          18918969                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            31.590407                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           94.761038                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              16225906     85.77%     85.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               61053      0.32%     86.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              165142      0.87%     86.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              216320      1.14%     88.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              131801      0.70%     88.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               69249      0.37%     89.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69              104056      0.55%     89.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               19170      0.10%     89.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               14043      0.07%     89.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               23907      0.13%     90.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             17651      0.09%     90.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             16279      0.09%     90.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             28862      0.15%     90.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             17246      0.09%     90.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             26552      0.14%     90.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             45539      0.24%     90.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             21547      0.11%     90.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             44119      0.23%     91.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             51910      0.27%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             45590      0.24%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             97186      0.51%     92.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219            184242      0.97%     93.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229            246068      1.30%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239            413341      2.18%     96.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             63004      0.33%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             42273      0.22%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             39848      0.21%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             41036      0.22%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             38157      0.20%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             41393      0.22%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          366479      1.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2644                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            18918969                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               18941715                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                7372641                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     6273                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                   993348                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               12088998                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      135                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions             18                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean     28964488                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 57802477.045240                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value       332667                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    173195631                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  66842414676                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED    260680392                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                  2506                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                16304111                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               63382451                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 19261525                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            101521117                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             219232922                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               223716                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents              55267273                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                284438                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              42912523                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          286317302                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  571939516                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               123384762                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                274965795                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            285693499                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                  623803                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                117895382                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       411666479                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      438444238                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               127005451                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 218870866                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadResp        476491                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty      1267881                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict       918349                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq         4417                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp         3962                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq       913355                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp       911515                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq          251                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq       486602                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          502                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4161418                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total           4161920                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        16064                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    152343808                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total          152359872                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                     825301                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic             17772992                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples      2208473                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.002729                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.052169                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0            2202446     99.73%     99.73% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1               6027      0.27%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total        2208473                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy    1583477934                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy       250749                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy   1384597683                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy      3089240                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests      2769952                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests      1384431                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops         6027                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops         6027                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    31                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 27872                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   103                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 29906                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     57912                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   31                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                27872                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  103                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                29906                       # number of overall hits (Count)
system.l3.overallHits::total                    57912                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                1065                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data              617032                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 148                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data              610722                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                 1228967                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               1065                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data             617032                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                148                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data             610722                       # number of overall misses (Count)
system.l3.overallMisses::total                1228967                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst       79548372                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data    54688749507                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst       11532123                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data    54241175196                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total       109021005198                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst      79548372                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data   54688749507                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst      11532123                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data   54241175196                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total      109021005198                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              1096                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data            644904                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               251                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data            640628                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               1286879                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             1096                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data           644904                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              251                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data           640628                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              1286879                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.971715                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.956781                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.589641                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.953318                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.954998                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.971715                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.956781                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.589641                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.953318                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.954998                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 74693.307042                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 88631.950218                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 77919.750000                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 88814.837514                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    88709.465102                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 74693.307042                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 88631.950218                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 77919.750000                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 88814.837514                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   88709.465102                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks               460491                       # number of writebacks (Count)
system.l3.writebacks::total                    460491                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu0.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                10                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                    14                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                3                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu0.data                1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst               10                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                   14                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst            1062                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data          617031                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst             138                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data          610722                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total             1228953                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           1062                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data         617031                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst            138                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data         610722                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total            1228953                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst     72213096                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data  50476719932                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst      9973225                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data  50072409564                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total   100631315817                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst     72213096                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data  50476719932                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst      9973225                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data  50072409564                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total  100631315817                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.968978                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.956780                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.549801                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.953318                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.954987                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.968978                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.956780                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.549801                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.953318                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.954987                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 67997.265537                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 81805.808674                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 72269.746377                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 81988.874748                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 81883.778970                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 67997.265537                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 81805.808674                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 72269.746377                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 81988.874748                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 81883.778970                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                        1322161                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks       138379                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total         138379                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu0.data                79                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data                79                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                   158                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data          265117                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data          264737                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total              529854                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data  24596749962                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data  24582448278                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total    49179198240                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data        265196                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data        264816                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total            530012                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.999702                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.999702                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.999702                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 92776.962481                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 92856.111076                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 92816.508397                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data       265117                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data       264737                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total          529854                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data  22787033711                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data  22775360662                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total  45562394373                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.999702                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.999702                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.999702                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 85950.858342                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 86030.138069                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 85990.469777                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            31                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         27793                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           103                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         29827                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             57754                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         1065                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data       351915                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          148                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data       345985                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          699113                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst     79548372                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data  30091999545                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst     11532123                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data  29658726918                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total  59841806958                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         1096                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data       379708                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          251                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data       375812                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        756867                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.971715                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.926804                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.589641                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.920633                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.923693                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 74693.307042                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 85509.283620                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 77919.750000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 85722.580222                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 85596.758976                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu0.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst           10                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total            14                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         1062                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data       351914                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst          138                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data       345985                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       699099                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst     72213096                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data  27689686221                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst      9973225                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data  27297048902                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total  55068921444                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.968978                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.926802                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.549801                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.920633                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.923675                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 67997.265537                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 78683.105023                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 72269.746377                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 78896.625293                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 78771.277665                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data              423                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data               37                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                  460                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::cpu0.data              1                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.accesses::cpu0.data          424                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data           37                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total              461                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::cpu0.data     0.002358                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.002169                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMisses::cpu0.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::cpu0.data        22393                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total        22393                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::cpu0.data     0.002358                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.002169                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::cpu0.data        22393                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total        22393                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WritebackDirty.hits::writebacks       543282                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           543282                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       543282                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       543282                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 84326.447916                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                      2375230                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                    1420465                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.672150                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks    7030.614863                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      215.259924                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    38663.185474                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       13.310633                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data    38404.077023                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.071519                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.002190                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.393302                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.390666                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.857813                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          98304                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  247                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 2190                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                32785                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                63082                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   61747441                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                  61747441                       # Number of data accesses (Count)
system.l3.tags.indexing_policy.tagAccessHist::samples      6573598                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::mean  2050.031882                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::gmean            0                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::stdev  1184.360912                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::0-63       102255      1.56%      1.56% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::64-127       102962      1.57%      3.12% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::128-191       102521      1.56%      4.68% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::192-255       103654      1.58%      6.26% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::256-319       103013      1.57%      7.83% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::320-383       102986      1.57%      9.39% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::384-447       103731      1.58%     10.97% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::448-511       104021      1.58%     12.55% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::512-575       102403      1.56%     14.11% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::576-639       102645      1.56%     15.67% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::640-703       103075      1.57%     17.24% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::704-767       102301      1.56%     18.80% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::768-831       101957      1.55%     20.35% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::832-895       101812      1.55%     21.90% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::896-959       102311      1.56%     23.45% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::960-1023       103000      1.57%     25.02% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1024-1087       103181      1.57%     26.59% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1088-1151       102157      1.55%     28.14% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1152-1215       102310      1.56%     29.70% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1216-1279       102592      1.56%     31.26% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1280-1343       101709      1.55%     32.81% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1344-1407       101733      1.55%     34.35% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1408-1471       101114      1.54%     35.89% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1472-1535       102545      1.56%     37.45% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1536-1599       102604      1.56%     39.01% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1600-1663       103793      1.58%     40.59% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1664-1727       102417      1.56%     42.15% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1728-1791       101661      1.55%     43.70% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1792-1855       101837      1.55%     45.25% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1856-1919       100674      1.53%     46.78% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1920-1983       102214      1.55%     48.33% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::1984-2047       100671      1.53%     49.86% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2048-2111       102593      1.56%     51.42% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2112-2175       102037      1.55%     52.98% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2176-2239       102911      1.57%     54.54% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2240-2303       102212      1.55%     56.10% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2304-2367       102672      1.56%     57.66% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2368-2431       103548      1.58%     59.23% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2432-2495       102612      1.56%     60.80% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2496-2559       103002      1.57%     62.36% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2560-2623       101469      1.54%     63.91% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2624-2687       103182      1.57%     65.48% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2688-2751       102554      1.56%     67.04% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2752-2815       101888      1.55%     68.59% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2816-2879       102023      1.55%     70.14% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2880-2943       102590      1.56%     71.70% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::2944-3007       101876      1.55%     73.25% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3008-3071       102688      1.56%     74.81% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3072-3135       103315      1.57%     76.38% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3136-3199       103342      1.57%     77.95% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3200-3263       101558      1.54%     79.50% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3264-3327       105041      1.60%     81.10% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3328-3391       104166      1.58%     82.68% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3392-3455       104486      1.59%     84.27% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3456-3519       103476      1.57%     85.84% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3520-3583       104689      1.59%     87.44% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3584-3647       102562      1.56%     89.00% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3648-3711       104578      1.59%     90.59% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3712-3775       103254      1.57%     92.16% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3776-3839       103191      1.57%     93.73% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3840-3903       102373      1.56%     95.29% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3904-3967       103030      1.57%     96.85% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::3968-4031       104140      1.58%     98.44% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::4032-4095       102681      1.56%    100.00% # Histogram of set associative cache access per tag (Count)
system.l3.tags.indexing_policy.tagAccessHist::total      6573598                       # Histogram of set associative cache access per tag (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    460491.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      1062.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples    617017.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       138.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples    610690.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.007446265102                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        28527                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        28527                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2722088                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             433503                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1228953                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     460491                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1228953                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   460491                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     46                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      18.29                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1228953                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               460491                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  568882                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  443250                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  178420                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   38320                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1861                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  11647                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  19419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  25212                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  29155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  29486                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  30107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  30287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  31445                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  31026                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  31274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  32592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  32071                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  31806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  31456                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  30744                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  28640                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        28527                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      43.078592                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     30.265055                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    840.781018                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095        28525     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::98304-102399            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         28527                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        28527                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.141550                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.133346                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.538187                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            26539     93.03%     93.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              106      0.37%     93.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1779      6.24%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               68      0.24%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               26      0.09%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                3      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                4      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         28527                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                78652992                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             29471424                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1172121672.18659186                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              439196194.60376096                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   67103068761                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      39719.03                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        67968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     39489088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         8832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     39084160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     29470080                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 1012889.195813152008                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 588483853.985916733742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 131618.370077415224                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 582449437.844758749008                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 439176165.721357882023                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         1062                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data       617031                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          138                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data       610722                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       460491                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     31842747                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  26985263790                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      4641571                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data  26815516462                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1176812218357                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     29983.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     43734.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     33634.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     43907.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2555559.65                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        67968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     39489984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         8832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     39086208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       78652992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        67968                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         8832                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        76800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     29471424                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     29471424                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         1062                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       617031                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          138                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       610722                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1228953                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       460491                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         460491                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       1012889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     588497207                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst        131618                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data     582479958                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1172121672                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      1012889                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst       131618                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1144508                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    439196195                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        439196195                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    439196195                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      1012889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    588497207                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst       131618                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data    582479958                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1611317867                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1228907                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              460470                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        76602                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        77117                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        76914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        77493                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        76506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        76689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        76334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        76563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        77107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        76899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        76848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        77021                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        77194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        76965                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        76143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        76512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        28797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        28878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        28906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        28664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        28623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        28375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        28456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        28566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        28834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        28848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        29134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        29167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        29107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        28645                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        28852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        28618                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             30795258320                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            6144535000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        53837264570                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25059.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           43809.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              710257                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             220815                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            57.80                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           47.95                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       758298                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   142.581877                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    91.064224                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   211.833263                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       585595     77.22%     77.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        76884     10.14%     87.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        24689      3.26%     90.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        16540      2.18%     92.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        12481      1.65%     94.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7065      0.93%     95.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5033      0.66%     96.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         4154      0.55%     96.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        25857      3.41%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       758298                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              78650048                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           29470080                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1172.077799                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              439.176166                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.59                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.16                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.43                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               55.11                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2701654620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1435952100                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     4385516520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1196763300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 5296967520.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  24005650890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   5552304000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   44574808950                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   664.273517                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  14143046215                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2240680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  50719368853                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2712643080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1441788810                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     4388879460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1206890100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 5296967520.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  24004508040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   5553266400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   44604943410                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   664.722594                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  14144327811                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2240680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50718087257                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              699099                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        460491                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            649342                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              3929                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             529920                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            529854                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         699099                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      3571734                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total      3571734                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3571734                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port    108124416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total    108124416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                108124416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             3994                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1232948                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1232948    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1232948                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          4984536831                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6654463976                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2342781                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1116920                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.monitor.readBurstLengthHist::samples      1286945                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::mean           64                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::gmean    64.000000                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::0-3             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::4-7             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::8-11            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::12-15            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::16-19            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::20-23            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::24-27            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::28-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::32-35            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::36-39            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::40-43            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::44-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::48-51            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::52-55            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::56-59            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::60-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::64-67      1286945    100.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::68-71            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::72-75            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::76-79            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBurstLengthHist::total      1286945                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::samples       543282                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::mean           64                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::gmean    64.000000                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::0-3            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::4-7            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::8-11            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::12-15            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::16-19            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::20-23            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::24-27            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::28-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::32-35            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::36-39            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::40-43            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::44-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::48-51            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::52-55            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::56-59            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::60-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::64-67       543282    100.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::68-71            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::72-75            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::76-79            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.writeBurstLengthHist::total       543282                       # Histogram of burst lengths of transmitted packets (Byte)
system.monitor.readBandwidthHist::samples           67                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::mean   1227569671.641791                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::gmean  918253286.820673                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::stdev  783077161.363297                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::0-2.68435e+08            0      0.00%      0.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.68435e+08-5.36871e+08           26     38.81%     38.81% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::5.36871e+08-8.05306e+08            0      0.00%     38.81% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::8.05306e+08-1.07374e+09            0      0.00%     38.81% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.07374e+09-1.34218e+09            0      0.00%     38.81% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.34218e+09-1.61061e+09           21     31.34%     70.15% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.61061e+09-1.87905e+09           10     14.93%     85.07% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::1.87905e+09-2.14748e+09            0      0.00%     85.07% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.14748e+09-2.41592e+09            6      8.96%     94.03% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.41592e+09-2.68435e+09            2      2.99%     97.01% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.68435e+09-2.95279e+09            2      2.99%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::2.95279e+09-3.22123e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::3.22123e+09-3.48966e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::3.48966e+09-3.7581e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.readBandwidthHist::total            67                       # Histogram of read bandwidth per sample period ((Byte/Second))
system.monitor.totalReadBytes                82360256                       # Number of bytes read (Byte)
system.monitor.averageReadBandwidth      1227368959.904739      0.00%      0.00% # Average read bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::samples           67                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::mean  517895641.791045                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::stdev 387949395.116507                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::0-1.34218e+08           10     14.93%     14.93% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.34218e+08-2.68435e+08            2      2.99%     17.91% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.68435e+08-4.02653e+08           21     31.34%     49.25% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::4.02653e+08-5.36871e+08            4      5.97%     55.22% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::5.36871e+08-6.71089e+08            5      7.46%     62.69% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::6.71089e+08-8.05306e+08           14     20.90%     83.58% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::8.05306e+08-9.39524e+08            6      8.96%     92.54% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::9.39524e+08-1.07374e+09            1      1.49%     94.03% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.07374e+09-1.20796e+09            2      2.99%     97.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     97.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     97.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     97.01% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.61061e+09-1.74483e+09            1      1.49%     98.51% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%     98.51% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%     98.51% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.01327e+09-2.14748e+09            1      1.49%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth ((Byte/Second))
system.monitor.writeBandwidthHist::total           67                       # Histogram of write bandwidth ((Byte/Second))
system.monitor.totalWrittenBytes             34770048                       # Number of bytes written ((Byte/Second))
system.monitor.averageWriteBandwidth     518158632.843466      0.00%      0.00% # Average write bandwidth ((Byte/Second))
system.monitor.readLatencyHist::samples       1286879                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::mean     85033.018572                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::gmean    73600.424684                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::stdev    48744.762914                       # Read request-response latency (Tick)
system.monitor.readLatencyHist::0-65535        591019     45.93%     45.93% # Read request-response latency (Tick)
system.monitor.readLatencyHist::65536-131071       588767     45.75%     91.68% # Read request-response latency (Tick)
system.monitor.readLatencyHist::131072-196607        59561      4.63%     96.31% # Read request-response latency (Tick)
system.monitor.readLatencyHist::196608-262143        22447      1.74%     98.05% # Read request-response latency (Tick)
system.monitor.readLatencyHist::262144-327679        15312      1.19%     99.24% # Read request-response latency (Tick)
system.monitor.readLatencyHist::327680-393215         7351      0.57%     99.81% # Read request-response latency (Tick)
system.monitor.readLatencyHist::393216-458751          977      0.08%     99.89% # Read request-response latency (Tick)
system.monitor.readLatencyHist::458752-524287          899      0.07%     99.96% # Read request-response latency (Tick)
system.monitor.readLatencyHist::524288-589823          353      0.03%     99.99% # Read request-response latency (Tick)
system.monitor.readLatencyHist::589824-655359          121      0.01%     99.99% # Read request-response latency (Tick)
system.monitor.readLatencyHist::655360-720895           46      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::720896-786431           19      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::786432-851967            4      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::851968-917503            3      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency (Tick)
system.monitor.readLatencyHist::total         1286879                       # Read request-response latency (Tick)
system.monitor.writeLatencyHist::samples            0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::mean             nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::gmean            nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::stdev            nan                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::0                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::1                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::2                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::3                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::4                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::5                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::6                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::7                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::8                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::9                  0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::10                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::11                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::12                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::13                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::14                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::15                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::16                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::17                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::18                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::19                 0                       # Write request-response latency (Tick)
system.monitor.writeLatencyHist::total              0                       # Write request-response latency (Tick)
system.monitor.ittReadRead::samples           1286944                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::mean         52141.338329                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::stdev        69992.365446                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::underflows              0      0.00%      0.00% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::1-5000             154817     12.03%     12.03% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::5001-10000         157498     12.24%     24.27% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::10001-15000        159728     12.41%     36.68% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::15001-20000        109560      8.51%     45.19% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::20001-25000         55631      4.32%     49.52% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::25001-30000         53505      4.16%     53.67% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::30001-35000         46123      3.58%     57.26% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::35001-40000         54178      4.21%     61.47% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::40001-45000         40294      3.13%     64.60% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::45001-50000         39924      3.10%     67.70% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::50001-55000         35736      2.78%     70.48% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::55001-60000         29932      2.33%     72.80% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::60001-65000         32973      2.56%     75.36% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::65001-70000         26987      2.10%     77.46% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::70001-75000         24693      1.92%     79.38% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::75001-80000         19663      1.53%     80.91% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::80001-85000         25531      1.98%     82.89% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::85001-90000         14431      1.12%     84.01% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::90001-95000         13546      1.05%     85.07% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::95001-100000        24026      1.87%     86.93% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::overflows          168168     13.07%    100.00% # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::min_value             333                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::max_value         4628034                       # Read-to-read inter transaction time (Tick)
system.monitor.ittReadRead::total             1286944                       # Read-to-read inter transaction time (Tick)
system.monitor.ittWriteWrite::samples          543281                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::mean       112318.878332                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::stdev      4939938.248109                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::underflows            0      0.00%      0.00% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::1-5000            27996      5.15%      5.15% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::5001-10000        40033      7.37%     12.52% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::10001-15000        36750      6.76%     19.29% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::15001-20000        31631      5.82%     25.11% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::20001-25000        12789      2.35%     27.46% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::25001-30000        14943      2.75%     30.21% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::30001-35000        15621      2.88%     33.09% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::35001-40000        14797      2.72%     35.81% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::40001-45000        13044      2.40%     38.21% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::45001-50000        16863      3.10%     41.32% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::50001-55000        11397      2.10%     43.41% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::55001-60000         9473      1.74%     45.16% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::60001-65000        11052      2.03%     47.19% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::65001-70000         9870      1.82%     49.01% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::70001-75000        14678      2.70%     51.71% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::75001-80000         9614      1.77%     53.48% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::80001-85000        20406      3.76%     57.24% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::85001-90000        10020      1.84%     59.08% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::90001-95000         8021      1.48%     60.56% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::95001-100000        14550      2.68%     63.24% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::overflows        199733     36.76%    100.00% # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::min_value           999                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::max_value    3637119906                       # Write-to-write inter transaction time (Tick)
system.monitor.ittWriteWrite::total            543281                       # Write-to-write inter transaction time (Tick)
system.monitor.ittReqReq::samples             1830226                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::mean           36663.820071                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::stdev          52078.293160                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::underflows                0      0.00%      0.00% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::1-5000               300395     16.41%     16.41% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::5001-10000           267608     14.62%     31.03% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::10001-15000          300971     16.44%     47.48% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::15001-20000          156119      8.53%     56.01% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::20001-25000           81742      4.47%     60.48% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::25001-30000           77364      4.23%     64.70% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::30001-35000           62031      3.39%     68.09% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::35001-40000           60496      3.31%     71.40% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::40001-45000           49485      2.70%     74.10% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::45001-50000           46532      2.54%     76.64% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::50001-55000           38481      2.10%     78.75% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::55001-60000           31163      1.70%     80.45% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::60001-65000           32447      1.77%     82.22% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::65001-70000           47372      2.59%     84.81% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::70001-75000           75939      4.15%     88.96% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::75001-80000           16191      0.88%     89.84% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::80001-85000           22680      1.24%     91.08% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::85001-90000           10958      0.60%     91.68% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::90001-95000           11574      0.63%     92.31% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::95001-100000          14532      0.79%     93.11% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::overflows            126146      6.89%    100.00% # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::min_value               333                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::max_value           2803194                       # Request-to-request inter transaction time (Tick)
system.monitor.ittReqReq::total               1830226                       # Request-to-request inter transaction time (Tick)
system.monitor.outstandingReadsHist::samples           67                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::mean     1.686567                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::gmean            0                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::stdev     1.383988                       # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::0             21     31.34%     31.34% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::1              7     10.45%     41.79% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::2             18     26.87%     68.66% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::3             14     20.90%     89.55% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::4              7     10.45%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::5              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::6              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::7              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::8              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::9              0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::10             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::11             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::12             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::13             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::14             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::15             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::16             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::17             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::18             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::19             0      0.00%    100.00% # Outstanding read transactions (Count)
system.monitor.outstandingReadsHist::total           67                       # Outstanding read transactions (Count)
system.monitor.outstandingWritesHist::samples           67                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::mean            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::gmean            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::stdev            0                       # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::0            67    100.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::1             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::2             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::3             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::4             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::5             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::6             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::7             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::8             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::9             0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions (Count)
system.monitor.outstandingWritesHist::total           67                       # Outstanding write transactions (Count)
system.monitor.readTransHist::samples              67                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::mean       19181.731343                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::gmean      14348.431971                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::stdev      12236.498292                       # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::0-4095                0      0.00%      0.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::4096-8191            26     38.81%     38.81% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::8192-12287            0      0.00%     38.81% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::12288-16383            0      0.00%     38.81% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::16384-20479            0      0.00%     38.81% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::20480-24575           18     26.87%     65.67% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::24576-28671           12     17.91%     83.58% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::28672-32767            1      1.49%     85.07% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::32768-36863            6      8.96%     94.03% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::36864-40959            1      1.49%     95.52% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::40960-45055            2      2.99%     98.51% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::45056-49151            1      1.49%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::49152-53247            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::53248-57343            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::57344-61439            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::61440-65535            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::65536-69631            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::69632-73727            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::73728-77823            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::77824-81919            0      0.00%    100.00% # Histogram of read transactions per sample period (Count)
system.monitor.readTransHist::total                67                       # Histogram of read transactions per sample period (Count)
system.monitor.writeTransHist::samples             67                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::mean       8092.119403                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::gmean                0                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::stdev      6061.709299                       # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::0-2047              10     14.93%     14.93% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::2048-4095            2      2.99%     17.91% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::4096-6143           21     31.34%     49.25% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::6144-8191            4      5.97%     55.22% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::8192-10239            5      7.46%     62.69% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::10240-12287           13     19.40%     82.09% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::12288-14335            6      8.96%     91.04% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::14336-16383            2      2.99%     94.03% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::16384-18431            2      2.99%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::18432-20479            0      0.00%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::20480-22527            0      0.00%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::22528-24575            0      0.00%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::24576-26623            0      0.00%     97.01% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::26624-28671            1      1.49%     98.51% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::28672-30719            0      0.00%     98.51% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::30720-32767            1      1.49%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::32768-34815            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::34816-36863            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::36864-38911            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::38912-40959            0      0.00%    100.00% # Histogram of write transactions per sample period (Count)
system.monitor.writeTransHist::total               67                       # Histogram of write transactions per sample period (Count)
system.tollcbus.transDist::ReadResp            786054                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty      1003773                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict         1561027                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq            4389                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp           4389                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq           530156                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp          530156                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq       786054                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu0.l2cache.mem_side_port::system.monitor-cpu_side_port      1929747                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu1.l2cache.mem_side_port::system.monitor-cpu_side_port      1920831                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount::total               3850578                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu0.l2cache.mem_side_port::system.monitor-cpu_side_port     58678464                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu1.l2cache.mem_side_port::system.monitor-cpu_side_port     58451840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize::total              117130304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                        1355420                       # Total snoops (Count)
system.tollcbus.snoopTraffic                 31348608                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples          2642760                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.150685                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.363321                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0                2249853     85.13%     85.13% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                 387591     14.67%     99.80% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::2                   5316      0.20%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              2                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total            2642760                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED  67103095068                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy        1215392039                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy        658931238                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer1.occupancy        657529005                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests      2563238                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests      1246888                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests        33011                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops         355657                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops       350341                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops         5316                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
