
CWH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a14  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08004ad4  08004ad4  00005ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e90  08004e90  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004e90  08004e90  00005e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e98  08004e98  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e98  08004e98  00005e98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e9c  08004e9c  00005e9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004ea0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f4  2000005c  08004efc  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  08004efc  00006350  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e9d9  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022ac  00000000  00000000  00014a5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d60  00000000  00000000  00016d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a69  00000000  00000000  00017a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015c47  00000000  00000000  000184d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010b36  00000000  00000000  0002e120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086022  00000000  00000000  0003ec56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c4c78  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003500  00000000  00000000  000c4cbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000c81bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004abc 	.word	0x08004abc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08004abc 	.word	0x08004abc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	0008      	movs	r0, r1
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	@ (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	@ (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			@ (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f806 	bl	8000284 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			@ (mov r8, r8)

08000284 <__udivmoddi4>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	4657      	mov	r7, sl
 8000288:	464e      	mov	r6, r9
 800028a:	4645      	mov	r5, r8
 800028c:	46de      	mov	lr, fp
 800028e:	b5e0      	push	{r5, r6, r7, lr}
 8000290:	0004      	movs	r4, r0
 8000292:	000d      	movs	r5, r1
 8000294:	4692      	mov	sl, r2
 8000296:	4699      	mov	r9, r3
 8000298:	b083      	sub	sp, #12
 800029a:	428b      	cmp	r3, r1
 800029c:	d830      	bhi.n	8000300 <__udivmoddi4+0x7c>
 800029e:	d02d      	beq.n	80002fc <__udivmoddi4+0x78>
 80002a0:	4649      	mov	r1, r9
 80002a2:	4650      	mov	r0, sl
 80002a4:	f000 f8ba 	bl	800041c <__clzdi2>
 80002a8:	0029      	movs	r1, r5
 80002aa:	0006      	movs	r6, r0
 80002ac:	0020      	movs	r0, r4
 80002ae:	f000 f8b5 	bl	800041c <__clzdi2>
 80002b2:	1a33      	subs	r3, r6, r0
 80002b4:	4698      	mov	r8, r3
 80002b6:	3b20      	subs	r3, #32
 80002b8:	d434      	bmi.n	8000324 <__udivmoddi4+0xa0>
 80002ba:	469b      	mov	fp, r3
 80002bc:	4653      	mov	r3, sl
 80002be:	465a      	mov	r2, fp
 80002c0:	4093      	lsls	r3, r2
 80002c2:	4642      	mov	r2, r8
 80002c4:	001f      	movs	r7, r3
 80002c6:	4653      	mov	r3, sl
 80002c8:	4093      	lsls	r3, r2
 80002ca:	001e      	movs	r6, r3
 80002cc:	42af      	cmp	r7, r5
 80002ce:	d83b      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80002d0:	42af      	cmp	r7, r5
 80002d2:	d100      	bne.n	80002d6 <__udivmoddi4+0x52>
 80002d4:	e079      	b.n	80003ca <__udivmoddi4+0x146>
 80002d6:	465b      	mov	r3, fp
 80002d8:	1ba4      	subs	r4, r4, r6
 80002da:	41bd      	sbcs	r5, r7
 80002dc:	2b00      	cmp	r3, #0
 80002de:	da00      	bge.n	80002e2 <__udivmoddi4+0x5e>
 80002e0:	e076      	b.n	80003d0 <__udivmoddi4+0x14c>
 80002e2:	2200      	movs	r2, #0
 80002e4:	2300      	movs	r3, #0
 80002e6:	9200      	str	r2, [sp, #0]
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	2301      	movs	r3, #1
 80002ec:	465a      	mov	r2, fp
 80002ee:	4093      	lsls	r3, r2
 80002f0:	9301      	str	r3, [sp, #4]
 80002f2:	2301      	movs	r3, #1
 80002f4:	4642      	mov	r2, r8
 80002f6:	4093      	lsls	r3, r2
 80002f8:	9300      	str	r3, [sp, #0]
 80002fa:	e029      	b.n	8000350 <__udivmoddi4+0xcc>
 80002fc:	4282      	cmp	r2, r0
 80002fe:	d9cf      	bls.n	80002a0 <__udivmoddi4+0x1c>
 8000300:	2200      	movs	r2, #0
 8000302:	2300      	movs	r3, #0
 8000304:	9200      	str	r2, [sp, #0]
 8000306:	9301      	str	r3, [sp, #4]
 8000308:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800030a:	2b00      	cmp	r3, #0
 800030c:	d001      	beq.n	8000312 <__udivmoddi4+0x8e>
 800030e:	601c      	str	r4, [r3, #0]
 8000310:	605d      	str	r5, [r3, #4]
 8000312:	9800      	ldr	r0, [sp, #0]
 8000314:	9901      	ldr	r1, [sp, #4]
 8000316:	b003      	add	sp, #12
 8000318:	bcf0      	pop	{r4, r5, r6, r7}
 800031a:	46bb      	mov	fp, r7
 800031c:	46b2      	mov	sl, r6
 800031e:	46a9      	mov	r9, r5
 8000320:	46a0      	mov	r8, r4
 8000322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000324:	4642      	mov	r2, r8
 8000326:	469b      	mov	fp, r3
 8000328:	2320      	movs	r3, #32
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	4652      	mov	r2, sl
 800032e:	40da      	lsrs	r2, r3
 8000330:	4641      	mov	r1, r8
 8000332:	0013      	movs	r3, r2
 8000334:	464a      	mov	r2, r9
 8000336:	408a      	lsls	r2, r1
 8000338:	0017      	movs	r7, r2
 800033a:	4642      	mov	r2, r8
 800033c:	431f      	orrs	r7, r3
 800033e:	4653      	mov	r3, sl
 8000340:	4093      	lsls	r3, r2
 8000342:	001e      	movs	r6, r3
 8000344:	42af      	cmp	r7, r5
 8000346:	d9c3      	bls.n	80002d0 <__udivmoddi4+0x4c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	4643      	mov	r3, r8
 8000352:	2b00      	cmp	r3, #0
 8000354:	d0d8      	beq.n	8000308 <__udivmoddi4+0x84>
 8000356:	07fb      	lsls	r3, r7, #31
 8000358:	0872      	lsrs	r2, r6, #1
 800035a:	431a      	orrs	r2, r3
 800035c:	4646      	mov	r6, r8
 800035e:	087b      	lsrs	r3, r7, #1
 8000360:	e00e      	b.n	8000380 <__udivmoddi4+0xfc>
 8000362:	42ab      	cmp	r3, r5
 8000364:	d101      	bne.n	800036a <__udivmoddi4+0xe6>
 8000366:	42a2      	cmp	r2, r4
 8000368:	d80c      	bhi.n	8000384 <__udivmoddi4+0x100>
 800036a:	1aa4      	subs	r4, r4, r2
 800036c:	419d      	sbcs	r5, r3
 800036e:	2001      	movs	r0, #1
 8000370:	1924      	adds	r4, r4, r4
 8000372:	416d      	adcs	r5, r5
 8000374:	2100      	movs	r1, #0
 8000376:	3e01      	subs	r6, #1
 8000378:	1824      	adds	r4, r4, r0
 800037a:	414d      	adcs	r5, r1
 800037c:	2e00      	cmp	r6, #0
 800037e:	d006      	beq.n	800038e <__udivmoddi4+0x10a>
 8000380:	42ab      	cmp	r3, r5
 8000382:	d9ee      	bls.n	8000362 <__udivmoddi4+0xde>
 8000384:	3e01      	subs	r6, #1
 8000386:	1924      	adds	r4, r4, r4
 8000388:	416d      	adcs	r5, r5
 800038a:	2e00      	cmp	r6, #0
 800038c:	d1f8      	bne.n	8000380 <__udivmoddi4+0xfc>
 800038e:	9800      	ldr	r0, [sp, #0]
 8000390:	9901      	ldr	r1, [sp, #4]
 8000392:	465b      	mov	r3, fp
 8000394:	1900      	adds	r0, r0, r4
 8000396:	4169      	adcs	r1, r5
 8000398:	2b00      	cmp	r3, #0
 800039a:	db24      	blt.n	80003e6 <__udivmoddi4+0x162>
 800039c:	002b      	movs	r3, r5
 800039e:	465a      	mov	r2, fp
 80003a0:	4644      	mov	r4, r8
 80003a2:	40d3      	lsrs	r3, r2
 80003a4:	002a      	movs	r2, r5
 80003a6:	40e2      	lsrs	r2, r4
 80003a8:	001c      	movs	r4, r3
 80003aa:	465b      	mov	r3, fp
 80003ac:	0015      	movs	r5, r2
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	db2a      	blt.n	8000408 <__udivmoddi4+0x184>
 80003b2:	0026      	movs	r6, r4
 80003b4:	409e      	lsls	r6, r3
 80003b6:	0033      	movs	r3, r6
 80003b8:	0026      	movs	r6, r4
 80003ba:	4647      	mov	r7, r8
 80003bc:	40be      	lsls	r6, r7
 80003be:	0032      	movs	r2, r6
 80003c0:	1a80      	subs	r0, r0, r2
 80003c2:	4199      	sbcs	r1, r3
 80003c4:	9000      	str	r0, [sp, #0]
 80003c6:	9101      	str	r1, [sp, #4]
 80003c8:	e79e      	b.n	8000308 <__udivmoddi4+0x84>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d8bc      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80003ce:	e782      	b.n	80002d6 <__udivmoddi4+0x52>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	2100      	movs	r1, #0
 80003d6:	1a9b      	subs	r3, r3, r2
 80003d8:	2200      	movs	r2, #0
 80003da:	9100      	str	r1, [sp, #0]
 80003dc:	9201      	str	r2, [sp, #4]
 80003de:	2201      	movs	r2, #1
 80003e0:	40da      	lsrs	r2, r3
 80003e2:	9201      	str	r2, [sp, #4]
 80003e4:	e785      	b.n	80002f2 <__udivmoddi4+0x6e>
 80003e6:	4642      	mov	r2, r8
 80003e8:	2320      	movs	r3, #32
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	002a      	movs	r2, r5
 80003ee:	4646      	mov	r6, r8
 80003f0:	409a      	lsls	r2, r3
 80003f2:	0023      	movs	r3, r4
 80003f4:	40f3      	lsrs	r3, r6
 80003f6:	4644      	mov	r4, r8
 80003f8:	4313      	orrs	r3, r2
 80003fa:	002a      	movs	r2, r5
 80003fc:	40e2      	lsrs	r2, r4
 80003fe:	001c      	movs	r4, r3
 8000400:	465b      	mov	r3, fp
 8000402:	0015      	movs	r5, r2
 8000404:	2b00      	cmp	r3, #0
 8000406:	dad4      	bge.n	80003b2 <__udivmoddi4+0x12e>
 8000408:	4642      	mov	r2, r8
 800040a:	002f      	movs	r7, r5
 800040c:	2320      	movs	r3, #32
 800040e:	0026      	movs	r6, r4
 8000410:	4097      	lsls	r7, r2
 8000412:	1a9b      	subs	r3, r3, r2
 8000414:	40de      	lsrs	r6, r3
 8000416:	003b      	movs	r3, r7
 8000418:	4333      	orrs	r3, r6
 800041a:	e7cd      	b.n	80003b8 <__udivmoddi4+0x134>

0800041c <__clzdi2>:
 800041c:	b510      	push	{r4, lr}
 800041e:	2900      	cmp	r1, #0
 8000420:	d103      	bne.n	800042a <__clzdi2+0xe>
 8000422:	f000 f807 	bl	8000434 <__clzsi2>
 8000426:	3020      	adds	r0, #32
 8000428:	e002      	b.n	8000430 <__clzdi2+0x14>
 800042a:	0008      	movs	r0, r1
 800042c:	f000 f802 	bl	8000434 <__clzsi2>
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__clzsi2>:
 8000434:	211c      	movs	r1, #28
 8000436:	2301      	movs	r3, #1
 8000438:	041b      	lsls	r3, r3, #16
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0xe>
 800043e:	0c00      	lsrs	r0, r0, #16
 8000440:	3910      	subs	r1, #16
 8000442:	0a1b      	lsrs	r3, r3, #8
 8000444:	4298      	cmp	r0, r3
 8000446:	d301      	bcc.n	800044c <__clzsi2+0x18>
 8000448:	0a00      	lsrs	r0, r0, #8
 800044a:	3908      	subs	r1, #8
 800044c:	091b      	lsrs	r3, r3, #4
 800044e:	4298      	cmp	r0, r3
 8000450:	d301      	bcc.n	8000456 <__clzsi2+0x22>
 8000452:	0900      	lsrs	r0, r0, #4
 8000454:	3904      	subs	r1, #4
 8000456:	a202      	add	r2, pc, #8	@ (adr r2, 8000460 <__clzsi2+0x2c>)
 8000458:	5c10      	ldrb	r0, [r2, r0]
 800045a:	1840      	adds	r0, r0, r1
 800045c:	4770      	bx	lr
 800045e:	46c0      	nop			@ (mov r8, r8)
 8000460:	02020304 	.word	0x02020304
 8000464:	01010101 	.word	0x01010101
	...

08000470 <ATC_SendReceive>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int ATC_SendReceive(ATC_HandleTypeDef *lora, const char *command, uint32_t command_len, char *response, uint32_t response_size, uint32_t timeout_ms, const char *expected_response)
{
 8000470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000472:	b089      	sub	sp, #36	@ 0x24
 8000474:	af02      	add	r7, sp, #8
 8000476:	60f8      	str	r0, [r7, #12]
 8000478:	60b9      	str	r1, [r7, #8]
 800047a:	607a      	str	r2, [r7, #4]
 800047c:	603b      	str	r3, [r7, #0]
    HAL_StatusTypeDef status;

    if (lora == NULL || lora->huart == NULL || command == NULL || command_len == 0) {
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	2b00      	cmp	r3, #0
 8000482:	d009      	beq.n	8000498 <ATC_SendReceive+0x28>
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d005      	beq.n	8000498 <ATC_SendReceive+0x28>
 800048c:	68bb      	ldr	r3, [r7, #8]
 800048e:	2b00      	cmp	r3, #0
 8000490:	d002      	beq.n	8000498 <ATC_SendReceive+0x28>
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	2b00      	cmp	r3, #0
 8000496:	d102      	bne.n	800049e <ATC_SendReceive+0x2e>
        return -1; // Invalid parameters
 8000498:	2301      	movs	r3, #1
 800049a:	425b      	negs	r3, r3
 800049c:	e054      	b.n	8000548 <ATC_SendReceive+0xd8>
    }

    status = HAL_UART_Transmit(lora->huart, (uint8_t *)command, command_len, timeout_ms);
 800049e:	68fb      	ldr	r3, [r7, #12]
 80004a0:	6818      	ldr	r0, [r3, #0]
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	b29a      	uxth	r2, r3
 80004a6:	2517      	movs	r5, #23
 80004a8:	197c      	adds	r4, r7, r5
 80004aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80004ac:	68b9      	ldr	r1, [r7, #8]
 80004ae:	f002 ff77 	bl	80033a0 <HAL_UART_Transmit>
 80004b2:	0003      	movs	r3, r0
 80004b4:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK) {
 80004b6:	197b      	adds	r3, r7, r5
 80004b8:	781b      	ldrb	r3, [r3, #0]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d002      	beq.n	80004c4 <ATC_SendReceive+0x54>
        return -2; // Communication error
 80004be:	2302      	movs	r3, #2
 80004c0:	425b      	negs	r3, r3
 80004c2:	e041      	b.n	8000548 <ATC_SendReceive+0xd8>
    }

    if (response != NULL && response_size > 0) {
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d02c      	beq.n	8000524 <ATC_SendReceive+0xb4>
 80004ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d029      	beq.n	8000524 <ATC_SendReceive+0xb4>
        uint16_t rx_len = 0;
 80004d0:	2514      	movs	r5, #20
 80004d2:	197b      	adds	r3, r7, r5
 80004d4:	2200      	movs	r2, #0
 80004d6:	801a      	strh	r2, [r3, #0]
        memset(response, 0, response_size);
 80004d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80004da:	683b      	ldr	r3, [r7, #0]
 80004dc:	2100      	movs	r1, #0
 80004de:	0018      	movs	r0, r3
 80004e0:	f003 fe5c 	bl	800419c <memset>
        status = HAL_UARTEx_ReceiveToIdle(lora->huart, (uint8_t *)response,
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	6818      	ldr	r0, [r3, #0]
 80004e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80004ea:	b29b      	uxth	r3, r3
 80004ec:	3b01      	subs	r3, #1
 80004ee:	b29a      	uxth	r2, r3
 80004f0:	2617      	movs	r6, #23
 80004f2:	19bc      	adds	r4, r7, r6
 80004f4:	197d      	adds	r5, r7, r5
 80004f6:	6839      	ldr	r1, [r7, #0]
 80004f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80004fa:	9300      	str	r3, [sp, #0]
 80004fc:	002b      	movs	r3, r5
 80004fe:	f003 fcbd 	bl	8003e7c <HAL_UARTEx_ReceiveToIdle>
 8000502:	0003      	movs	r3, r0
 8000504:	7023      	strb	r3, [r4, #0]
                                          response_size - 1, &rx_len, timeout_ms);
        if (status != HAL_OK) {
 8000506:	19bb      	adds	r3, r7, r6
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	2b00      	cmp	r3, #0
 800050c:	d002      	beq.n	8000514 <ATC_SendReceive+0xa4>
            return -4; // Timeout or receive error
 800050e:	2304      	movs	r3, #4
 8000510:	425b      	negs	r3, r3
 8000512:	e019      	b.n	8000548 <ATC_SendReceive+0xd8>
        }
        response[rx_len] = '\0';
 8000514:	2314      	movs	r3, #20
 8000516:	18fb      	adds	r3, r7, r3
 8000518:	881b      	ldrh	r3, [r3, #0]
 800051a:	001a      	movs	r2, r3
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	189b      	adds	r3, r3, r2
 8000520:	2200      	movs	r2, #0
 8000522:	701a      	strb	r2, [r3, #0]
    }

    if (expected_response != NULL && response != NULL) {
 8000524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000526:	2b00      	cmp	r3, #0
 8000528:	d00d      	beq.n	8000546 <ATC_SendReceive+0xd6>
 800052a:	683b      	ldr	r3, [r7, #0]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d00a      	beq.n	8000546 <ATC_SendReceive+0xd6>
        if (strstr(response, expected_response) == NULL) {
 8000530:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	0011      	movs	r1, r2
 8000536:	0018      	movs	r0, r3
 8000538:	f003 fe38 	bl	80041ac <strstr>
 800053c:	1e03      	subs	r3, r0, #0
 800053e:	d102      	bne.n	8000546 <ATC_SendReceive+0xd6>
            return -3; // Unexpected response
 8000540:	2303      	movs	r3, #3
 8000542:	425b      	negs	r3, r3
 8000544:	e000      	b.n	8000548 <ATC_SendReceive+0xd8>
        }
    }

    return 0; // Success
 8000546:	2300      	movs	r3, #0
}
 8000548:	0018      	movs	r0, r3
 800054a:	46bd      	mov	sp, r7
 800054c:	b007      	add	sp, #28
 800054e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000550 <send_data_and_get_response>:
// Wrapper function to send data and get response
LoRaWAN_Error_t send_data_and_get_response(ATC_HandleTypeDef *lora, const char *data, char *response, uint32_t response_size, uint32_t timeout_ms, const char *expected_response)
{
 8000550:	b590      	push	{r4, r7, lr}
 8000552:	b08b      	sub	sp, #44	@ 0x2c
 8000554:	af04      	add	r7, sp, #16
 8000556:	60f8      	str	r0, [r7, #12]
 8000558:	60b9      	str	r1, [r7, #8]
 800055a:	607a      	str	r2, [r7, #4]
 800055c:	603b      	str	r3, [r7, #0]
    if (lora == NULL || lora->huart == NULL || data == NULL || response == NULL || response_size == 0) {
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d00c      	beq.n	800057e <send_data_and_get_response+0x2e>
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d008      	beq.n	800057e <send_data_and_get_response+0x2e>
 800056c:	68bb      	ldr	r3, [r7, #8]
 800056e:	2b00      	cmp	r3, #0
 8000570:	d005      	beq.n	800057e <send_data_and_get_response+0x2e>
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	2b00      	cmp	r3, #0
 8000576:	d002      	beq.n	800057e <send_data_and_get_response+0x2e>
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d102      	bne.n	8000584 <send_data_and_get_response+0x34>
        return LORAWAN_ERROR_INVALID_PARAM;
 800057e:	2301      	movs	r3, #1
 8000580:	425b      	negs	r3, r3
 8000582:	e02c      	b.n	80005de <send_data_and_get_response+0x8e>
    }

    int result = ATC_SendReceive(lora, data, strlen(data), response, response_size, timeout_ms, expected_response);
 8000584:	68bb      	ldr	r3, [r7, #8]
 8000586:	0018      	movs	r0, r3
 8000588:	f7ff fdbe 	bl	8000108 <strlen>
 800058c:	0004      	movs	r4, r0
 800058e:	687a      	ldr	r2, [r7, #4]
 8000590:	68b9      	ldr	r1, [r7, #8]
 8000592:	68f8      	ldr	r0, [r7, #12]
 8000594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000596:	9302      	str	r3, [sp, #8]
 8000598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800059a:	9301      	str	r3, [sp, #4]
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	9300      	str	r3, [sp, #0]
 80005a0:	0013      	movs	r3, r2
 80005a2:	0022      	movs	r2, r4
 80005a4:	f7ff ff64 	bl	8000470 <ATC_SendReceive>
 80005a8:	0003      	movs	r3, r0
 80005aa:	617b      	str	r3, [r7, #20]

    if (result == -1) {
 80005ac:	697b      	ldr	r3, [r7, #20]
 80005ae:	3301      	adds	r3, #1
 80005b0:	d102      	bne.n	80005b8 <send_data_and_get_response+0x68>
        return LORAWAN_ERROR_INVALID_PARAM;
 80005b2:	2301      	movs	r3, #1
 80005b4:	425b      	negs	r3, r3
 80005b6:	e012      	b.n	80005de <send_data_and_get_response+0x8e>
    } else if (result == -2) {
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	3302      	adds	r3, #2
 80005bc:	d102      	bne.n	80005c4 <send_data_and_get_response+0x74>
        return LORAWAN_ERROR_COMMUNICATION;
 80005be:	2302      	movs	r3, #2
 80005c0:	425b      	negs	r3, r3
 80005c2:	e00c      	b.n	80005de <send_data_and_get_response+0x8e>
    } else if (result == -3) {
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	3303      	adds	r3, #3
 80005c8:	d102      	bne.n	80005d0 <send_data_and_get_response+0x80>
        return LORAWAN_ERROR_UNEXPECTED_RESPONSE;
 80005ca:	2303      	movs	r3, #3
 80005cc:	425b      	negs	r3, r3
 80005ce:	e006      	b.n	80005de <send_data_and_get_response+0x8e>
    } else if (result == -4) {
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	3304      	adds	r3, #4
 80005d4:	d102      	bne.n	80005dc <send_data_and_get_response+0x8c>
        return LORAWAN_ERROR_TIMEOUT;
 80005d6:	2304      	movs	r3, #4
 80005d8:	425b      	negs	r3, r3
 80005da:	e000      	b.n	80005de <send_data_and_get_response+0x8e>
    }

    return LORAWAN_ERROR_OK;
 80005dc:	2300      	movs	r3, #0
}
 80005de:	0018      	movs	r0, r3
 80005e0:	46bd      	mov	sp, r7
 80005e2:	b007      	add	sp, #28
 80005e4:	bd90      	pop	{r4, r7, pc}
	...

080005e8 <join_lora_network>:
LoRaWAN_Error_t join_lora_network(ATC_HandleTypeDef *lora)
{
 80005e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ea:	b0c7      	sub	sp, #284	@ 0x11c
 80005ec:	af02      	add	r7, sp, #8
 80005ee:	6078      	str	r0, [r7, #4]
    char response[AT_RESPONSE_BUFFER_SIZE];
    LoRaWAN_Error_t status;

    status = send_data_and_get_response(lora, "AT+JOIN\r\n", response, AT_RESPONSE_BUFFER_SIZE, JOIN_TIMEOUT_MS, "OK");
 80005f0:	2610      	movs	r6, #16
 80005f2:	36ff      	adds	r6, #255	@ 0xff
 80005f4:	19bc      	adds	r4, r7, r6
 80005f6:	2380      	movs	r3, #128	@ 0x80
 80005f8:	005d      	lsls	r5, r3, #1
 80005fa:	230c      	movs	r3, #12
 80005fc:	18fa      	adds	r2, r7, r3
 80005fe:	4940      	ldr	r1, [pc, #256]	@ (8000700 <join_lora_network+0x118>)
 8000600:	6878      	ldr	r0, [r7, #4]
 8000602:	4b40      	ldr	r3, [pc, #256]	@ (8000704 <join_lora_network+0x11c>)
 8000604:	9301      	str	r3, [sp, #4]
 8000606:	4b40      	ldr	r3, [pc, #256]	@ (8000708 <join_lora_network+0x120>)
 8000608:	9300      	str	r3, [sp, #0]
 800060a:	002b      	movs	r3, r5
 800060c:	f7ff ffa0 	bl	8000550 <send_data_and_get_response>
 8000610:	0003      	movs	r3, r0
 8000612:	7023      	strb	r3, [r4, #0]
    if (status != LORAWAN_ERROR_OK) {
 8000614:	19bb      	adds	r3, r7, r6
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	b25b      	sxtb	r3, r3
 800061a:	2b00      	cmp	r3, #0
 800061c:	d00b      	beq.n	8000636 <join_lora_network+0x4e>
        ConsolePrintf("Failed to send AT+JOIN: %d\r\n", status);
 800061e:	19bb      	adds	r3, r7, r6
 8000620:	2200      	movs	r2, #0
 8000622:	569a      	ldrsb	r2, [r3, r2]
 8000624:	4b39      	ldr	r3, [pc, #228]	@ (800070c <join_lora_network+0x124>)
 8000626:	0011      	movs	r1, r2
 8000628:	0018      	movs	r0, r3
 800062a:	f000 fb2f 	bl	8000c8c <ConsolePrintf>
        return status;
 800062e:	19bb      	adds	r3, r7, r6
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	b25b      	sxtb	r3, r3
 8000634:	e05f      	b.n	80006f6 <join_lora_network+0x10e>
    }

    memset(response, 0, AT_RESPONSE_BUFFER_SIZE);
 8000636:	2380      	movs	r3, #128	@ 0x80
 8000638:	005a      	lsls	r2, r3, #1
 800063a:	260c      	movs	r6, #12
 800063c:	19bb      	adds	r3, r7, r6
 800063e:	2100      	movs	r1, #0
 8000640:	0018      	movs	r0, r3
 8000642:	f003 fdab 	bl	800419c <memset>
    uint16_t rx_len = 0;
 8000646:	4b32      	ldr	r3, [pc, #200]	@ (8000710 <join_lora_network+0x128>)
 8000648:	2288      	movs	r2, #136	@ 0x88
 800064a:	0052      	lsls	r2, r2, #1
 800064c:	189b      	adds	r3, r3, r2
 800064e:	19db      	adds	r3, r3, r7
 8000650:	2200      	movs	r2, #0
 8000652:	801a      	strh	r2, [r3, #0]
    HAL_StatusTypeDef hal_status = HAL_UARTEx_ReceiveToIdle(lora->huart,
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	6818      	ldr	r0, [r3, #0]
 8000658:	2587      	movs	r5, #135	@ 0x87
 800065a:	006d      	lsls	r5, r5, #1
 800065c:	197c      	adds	r4, r7, r5
 800065e:	230a      	movs	r3, #10
 8000660:	18fb      	adds	r3, r7, r3
 8000662:	19b9      	adds	r1, r7, r6
 8000664:	4a28      	ldr	r2, [pc, #160]	@ (8000708 <join_lora_network+0x120>)
 8000666:	9200      	str	r2, [sp, #0]
 8000668:	22ff      	movs	r2, #255	@ 0xff
 800066a:	f003 fc07 	bl	8003e7c <HAL_UARTEx_ReceiveToIdle>
 800066e:	0003      	movs	r3, r0
 8000670:	7023      	strb	r3, [r4, #0]
                                            (uint8_t *)response,
                                            AT_RESPONSE_BUFFER_SIZE - 1,
                                            &rx_len,
                                            JOIN_TIMEOUT_MS);
    if (hal_status != HAL_OK) {
 8000672:	197b      	adds	r3, r7, r5
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d009      	beq.n	800068e <join_lora_network+0xa6>
        ConsolePrintf("Failed to receive join response: %d\r\n", hal_status);
 800067a:	197b      	adds	r3, r7, r5
 800067c:	781a      	ldrb	r2, [r3, #0]
 800067e:	4b25      	ldr	r3, [pc, #148]	@ (8000714 <join_lora_network+0x12c>)
 8000680:	0011      	movs	r1, r2
 8000682:	0018      	movs	r0, r3
 8000684:	f000 fb02 	bl	8000c8c <ConsolePrintf>
        return LORAWAN_ERROR_TIMEOUT;
 8000688:	2304      	movs	r3, #4
 800068a:	425b      	negs	r3, r3
 800068c:	e033      	b.n	80006f6 <join_lora_network+0x10e>
    }
    response[rx_len] = '\0';
 800068e:	4b20      	ldr	r3, [pc, #128]	@ (8000710 <join_lora_network+0x128>)
 8000690:	2188      	movs	r1, #136	@ 0x88
 8000692:	0049      	lsls	r1, r1, #1
 8000694:	185b      	adds	r3, r3, r1
 8000696:	19db      	adds	r3, r3, r7
 8000698:	881b      	ldrh	r3, [r3, #0]
 800069a:	001a      	movs	r2, r3
 800069c:	4b1e      	ldr	r3, [pc, #120]	@ (8000718 <join_lora_network+0x130>)
 800069e:	185b      	adds	r3, r3, r1
 80006a0:	19db      	adds	r3, r3, r7
 80006a2:	2100      	movs	r1, #0
 80006a4:	5499      	strb	r1, [r3, r2]

    if (strstr(response, "JOINED") != NULL) {
 80006a6:	4a1d      	ldr	r2, [pc, #116]	@ (800071c <join_lora_network+0x134>)
 80006a8:	230c      	movs	r3, #12
 80006aa:	18fb      	adds	r3, r7, r3
 80006ac:	0011      	movs	r1, r2
 80006ae:	0018      	movs	r0, r3
 80006b0:	f003 fd7c 	bl	80041ac <strstr>
 80006b4:	1e03      	subs	r3, r0, #0
 80006b6:	d005      	beq.n	80006c4 <join_lora_network+0xdc>
        ConsolePrintf("Network joined successfullyrr\r\n");
 80006b8:	4b19      	ldr	r3, [pc, #100]	@ (8000720 <join_lora_network+0x138>)
 80006ba:	0018      	movs	r0, r3
 80006bc:	f000 fae6 	bl	8000c8c <ConsolePrintf>
        return LORAWAN_ERROR_OK;
 80006c0:	2300      	movs	r3, #0
 80006c2:	e018      	b.n	80006f6 <join_lora_network+0x10e>
    } else if (strstr(response, "JOIN FAILED") != NULL) {
 80006c4:	4a17      	ldr	r2, [pc, #92]	@ (8000724 <join_lora_network+0x13c>)
 80006c6:	230c      	movs	r3, #12
 80006c8:	18fb      	adds	r3, r7, r3
 80006ca:	0011      	movs	r1, r2
 80006cc:	0018      	movs	r0, r3
 80006ce:	f003 fd6d 	bl	80041ac <strstr>
 80006d2:	1e03      	subs	r3, r0, #0
 80006d4:	d006      	beq.n	80006e4 <join_lora_network+0xfc>
        ConsolePrintf("Failed to join network\r\n");
 80006d6:	4b14      	ldr	r3, [pc, #80]	@ (8000728 <join_lora_network+0x140>)
 80006d8:	0018      	movs	r0, r3
 80006da:	f000 fad7 	bl	8000c8c <ConsolePrintf>
        return LORAWAN_ERROR_NOT_JOINED;
 80006de:	2305      	movs	r3, #5
 80006e0:	425b      	negs	r3, r3
 80006e2:	e008      	b.n	80006f6 <join_lora_network+0x10e>
    } else {
        ConsolePrintf("Unexpected join response: %s\r\n", response);
 80006e4:	230c      	movs	r3, #12
 80006e6:	18fa      	adds	r2, r7, r3
 80006e8:	4b10      	ldr	r3, [pc, #64]	@ (800072c <join_lora_network+0x144>)
 80006ea:	0011      	movs	r1, r2
 80006ec:	0018      	movs	r0, r3
 80006ee:	f000 facd 	bl	8000c8c <ConsolePrintf>
        return LORAWAN_ERROR_UNEXPECTED_RESPONSE;
 80006f2:	2303      	movs	r3, #3
 80006f4:	425b      	negs	r3, r3
    }
}
 80006f6:	0018      	movs	r0, r3
 80006f8:	46bd      	mov	sp, r7
 80006fa:	b045      	add	sp, #276	@ 0x114
 80006fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006fe:	46c0      	nop			@ (mov r8, r8)
 8000700:	08004ad4 	.word	0x08004ad4
 8000704:	08004ae0 	.word	0x08004ae0
 8000708:	00002710 	.word	0x00002710
 800070c:	08004ae4 	.word	0x08004ae4
 8000710:	fffffefa 	.word	0xfffffefa
 8000714:	08004b04 	.word	0x08004b04
 8000718:	fffffefc 	.word	0xfffffefc
 800071c:	08004b2c 	.word	0x08004b2c
 8000720:	08004b34 	.word	0x08004b34
 8000724:	08004b54 	.word	0x08004b54
 8000728:	08004b60 	.word	0x08004b60
 800072c:	08004b7c 	.word	0x08004b7c

08000730 <RTC_IRQHandler>:




void RTC_IRQHandler(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
    HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000734:	4b03      	ldr	r3, [pc, #12]	@ (8000744 <RTC_IRQHandler+0x14>)
 8000736:	0018      	movs	r0, r3
 8000738:	f002 fd70 	bl	800321c <HAL_RTCEx_WakeUpTimerIRQHandler>
}
 800073c:	46c0      	nop			@ (mov r8, r8)
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	46c0      	nop			@ (mov r8, r8)
 8000744:	200000cc 	.word	0x200000cc

08000748 <RTC_WakeUp_Init>:

void RTC_WakeUp_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
	ConsolePrintf("Starting RTC Wake-Up Timer configuration\r\n");
 800074c:	4b15      	ldr	r3, [pc, #84]	@ (80007a4 <RTC_WakeUp_Init+0x5c>)
 800074e:	0018      	movs	r0, r3
 8000750:	f000 fa9c 	bl	8000c8c <ConsolePrintf>

	// Disable the Wake-Up Timer before configuring
	HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8000754:	4b14      	ldr	r3, [pc, #80]	@ (80007a8 <RTC_WakeUp_Init+0x60>)
 8000756:	0018      	movs	r0, r3
 8000758:	f002 fcfc 	bl	8003154 <HAL_RTCEx_DeactivateWakeUpTimer>
	ConsolePrintf("RTC Wake-Up Timer disabled\r\n");
 800075c:	4b13      	ldr	r3, [pc, #76]	@ (80007ac <RTC_WakeUp_Init+0x64>)
 800075e:	0018      	movs	r0, r3
 8000760:	f000 fa94 	bl	8000c8c <ConsolePrintf>

	// Configure Wake-Up Timer for 60 seconds using LSI (~40 kHz)
	// With AsynchPrediv = 127, SynchPrediv = 255: CK_SPRE = 40,000 / (128 * 256) = ~1.22 Hz
	// For ~60 seconds: WakeUpCounter = (60 * 1.22) - 1 = ~72
	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 59, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8000764:	4b10      	ldr	r3, [pc, #64]	@ (80007a8 <RTC_WakeUp_Init+0x60>)
 8000766:	2204      	movs	r2, #4
 8000768:	213b      	movs	r1, #59	@ 0x3b
 800076a:	0018      	movs	r0, r3
 800076c:	f002 fc1a 	bl	8002fa4 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000770:	1e03      	subs	r3, r0, #0
 8000772:	d004      	beq.n	800077e <RTC_WakeUp_Init+0x36>
	{
		ConsolePrintf("RTC Wake-Up Timer Init Failed\r\n");
 8000774:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <RTC_WakeUp_Init+0x68>)
 8000776:	0018      	movs	r0, r3
 8000778:	f000 fa88 	bl	8000c8c <ConsolePrintf>
 800077c:	e003      	b.n	8000786 <RTC_WakeUp_Init+0x3e>

	}
	else
	{
		ConsolePrintf("RTC Wake-Up Timer Initialized for ~60 seconds\r\n");
 800077e:	4b0d      	ldr	r3, [pc, #52]	@ (80007b4 <RTC_WakeUp_Init+0x6c>)
 8000780:	0018      	movs	r0, r3
 8000782:	f000 fa83 	bl	8000c8c <ConsolePrintf>
	}

	// Enable RTC Wake-Up interrupt in NVIC
	HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000786:	2200      	movs	r2, #0
 8000788:	2100      	movs	r1, #0
 800078a:	2002      	movs	r0, #2
 800078c:	f000 fe1a 	bl	80013c4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000790:	2002      	movs	r0, #2
 8000792:	f000 fe2c 	bl	80013ee <HAL_NVIC_EnableIRQ>
	ConsolePrintf("RTC Wake-Up interrupt enabled in NVIC\r\n");
 8000796:	4b08      	ldr	r3, [pc, #32]	@ (80007b8 <RTC_WakeUp_Init+0x70>)
 8000798:	0018      	movs	r0, r3
 800079a:	f000 fa77 	bl	8000c8c <ConsolePrintf>
}
 800079e:	46c0      	nop			@ (mov r8, r8)
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	08004b9c 	.word	0x08004b9c
 80007a8:	200000cc 	.word	0x200000cc
 80007ac:	08004bc8 	.word	0x08004bc8
 80007b0:	08004be8 	.word	0x08004be8
 80007b4:	08004c08 	.word	0x08004c08
 80007b8:	08004c38 	.word	0x08004c38

080007bc <HAL_RTCEx_WakeUpTimerEventCallback>:

void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
    // Reconfigure system clock after wake-up
    SystemClock_Config();
 80007c4:	f000 f8d6 	bl	8000974 <SystemClock_Config>

    // Print message
    ConsolePrintf("Woke up at %s\r\n", "1-minute interval");
 80007c8:	4a04      	ldr	r2, [pc, #16]	@ (80007dc <HAL_RTCEx_WakeUpTimerEventCallback+0x20>)
 80007ca:	4b05      	ldr	r3, [pc, #20]	@ (80007e0 <HAL_RTCEx_WakeUpTimerEventCallback+0x24>)
 80007cc:	0011      	movs	r1, r2
 80007ce:	0018      	movs	r0, r3
 80007d0:	f000 fa5c 	bl	8000c8c <ConsolePrintf>
}
 80007d4:	46c0      	nop			@ (mov r8, r8)
 80007d6:	46bd      	mov	sp, r7
 80007d8:	b002      	add	sp, #8
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	08004c60 	.word	0x08004c60
 80007e0:	08004c74 	.word	0x08004c74

080007e4 <Enter_Stop_Mode>:

void Enter_Stop_Mode(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
        ConsolePrintf("Preparing to enter Stop mode\r\n");
 80007e8:	4b12      	ldr	r3, [pc, #72]	@ (8000834 <Enter_Stop_Mode+0x50>)
 80007ea:	0018      	movs	r0, r3
 80007ec:	f000 fa4e 	bl	8000c8c <ConsolePrintf>

    // Clear Wake-Up flag
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 80007f0:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <Enter_Stop_Mode+0x54>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	68db      	ldr	r3, [r3, #12]
 80007f6:	22ff      	movs	r2, #255	@ 0xff
 80007f8:	401a      	ands	r2, r3
 80007fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000838 <Enter_Stop_Mode+0x54>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	490f      	ldr	r1, [pc, #60]	@ (800083c <Enter_Stop_Mode+0x58>)
 8000800:	430a      	orrs	r2, r1
 8000802:	60da      	str	r2, [r3, #12]
    ConsolePrintf("RTC Wake-Up flag cleared\r\n");
 8000804:	4b0e      	ldr	r3, [pc, #56]	@ (8000840 <Enter_Stop_Mode+0x5c>)
 8000806:	0018      	movs	r0, r3
 8000808:	f000 fa40 	bl	8000c8c <ConsolePrintf>

    // Enter Stop mode (low-power mode)
    ConsolePrintf("Entering Stop mode\r\n");
 800080c:	4b0d      	ldr	r3, [pc, #52]	@ (8000844 <Enter_Stop_Mode+0x60>)
 800080e:	0018      	movs	r0, r3
 8000810:	f000 fa3c 	bl	8000c8c <ConsolePrintf>
    /* Suspend SysTick to prevent it from waking up the MCU immediately */
    HAL_SuspendTick();
 8000814:	f000 fd0e 	bl	8001234 <HAL_SuspendTick>
    HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8000818:	2101      	movs	r1, #1
 800081a:	2001      	movs	r0, #1
 800081c:	f001 f9f0 	bl	8001c00 <HAL_PWR_EnterSTOPMode>
    /* Resume SysTick after waking up */
    HAL_ResumeTick();
 8000820:	f000 fd16 	bl	8001250 <HAL_ResumeTick>
    ConsolePrintf("Exited Stop mode\r\n");
 8000824:	4b08      	ldr	r3, [pc, #32]	@ (8000848 <Enter_Stop_Mode+0x64>)
 8000826:	0018      	movs	r0, r3
 8000828:	f000 fa30 	bl	8000c8c <ConsolePrintf>
}
 800082c:	46c0      	nop			@ (mov r8, r8)
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	46c0      	nop			@ (mov r8, r8)
 8000834:	08004c84 	.word	0x08004c84
 8000838:	200000cc 	.word	0x200000cc
 800083c:	fffffb7f 	.word	0xfffffb7f
 8000840:	08004ca4 	.word	0x08004ca4
 8000844:	08004cc0 	.word	0x08004cc0
 8000848:	08004cd8 	.word	0x08004cd8

0800084c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000852:	f000 fc5b 	bl	800110c <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(10000);
 8000856:	4b3c      	ldr	r3, [pc, #240]	@ (8000948 <main+0xfc>)
 8000858:	0018      	movs	r0, r3
 800085a:	f000 fcc7 	bl	80011ec <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800085e:	f000 f889 	bl	8000974 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000862:	f000 f9cf 	bl	8000c04 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000866:	f000 f8fd 	bl	8000a64 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800086a:	f000 f965 	bl	8000b38 <MX_USART1_UART_Init>
  MX_RTC_Init();
 800086e:	f000 f939 	bl	8000ae4 <MX_RTC_Init>
  MX_USART2_UART_Init();
 8000872:	f000 f997 	bl	8000ba4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  RTC_WakeUp_Init();
 8000876:	f7ff ff67 	bl	8000748 <RTC_WakeUp_Init>

  ATC_HandleTypeDef lora;
  lora.huart = &huart2;
 800087a:	4b34      	ldr	r3, [pc, #208]	@ (800094c <main+0x100>)
 800087c:	607b      	str	r3, [r7, #4]

  join_lora_network(&lora);
 800087e:	1d3b      	adds	r3, r7, #4
 8000880:	0018      	movs	r0, r3
 8000882:	f7ff feb1 	bl	80005e8 <join_lora_network>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ConsolePrintf("Entering main loop\r\n");
 8000886:	4b32      	ldr	r3, [pc, #200]	@ (8000950 <main+0x104>)
 8000888:	0018      	movs	r0, r3
 800088a:	f000 f9ff 	bl	8000c8c <ConsolePrintf>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ConsolePrintf("Going to sleep...\r\n");
 800088e:	4b31      	ldr	r3, [pc, #196]	@ (8000954 <main+0x108>)
 8000890:	0018      	movs	r0, r3
 8000892:	f000 f9fb 	bl	8000c8c <ConsolePrintf>

	  		HAL_I2C_DeInit(&hi2c1);
 8000896:	4b30      	ldr	r3, [pc, #192]	@ (8000958 <main+0x10c>)
 8000898:	0018      	movs	r0, r3
 800089a:	f001 f8e9 	bl	8001a70 <HAL_I2C_DeInit>
	  		HAL_UART_DeInit(&huart1);
 800089e:	4b2f      	ldr	r3, [pc, #188]	@ (800095c <main+0x110>)
 80008a0:	0018      	movs	r0, r3
 80008a2:	f002 fd3f 	bl	8003324 <HAL_UART_DeInit>
	  		// De-init LPUART1 (LoRaWAN UART)
	  		HAL_UART_DeInit(&huart2);
 80008a6:	4b29      	ldr	r3, [pc, #164]	@ (800094c <main+0x100>)
 80008a8:	0018      	movs	r0, r3
 80008aa:	f002 fd3b 	bl	8003324 <HAL_UART_DeInit>

	  		// Disable LPUART wake-up from Stop mode
	  		__HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE); // Disable RXNE interrupt
 80008ae:	4b27      	ldr	r3, [pc, #156]	@ (800094c <main+0x100>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	681a      	ldr	r2, [r3, #0]
 80008b4:	4b25      	ldr	r3, [pc, #148]	@ (800094c <main+0x100>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	2120      	movs	r1, #32
 80008ba:	438a      	bics	r2, r1
 80008bc:	601a      	str	r2, [r3, #0]
	  		__HAL_UART_DISABLE_IT(&huart2, UART_IT_IDLE); // Disable IDLE interrupt
 80008be:	4b23      	ldr	r3, [pc, #140]	@ (800094c <main+0x100>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	681a      	ldr	r2, [r3, #0]
 80008c4:	4b21      	ldr	r3, [pc, #132]	@ (800094c <main+0x100>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	2110      	movs	r1, #16
 80008ca:	438a      	bics	r2, r1
 80008cc:	601a      	str	r2, [r3, #0]
	  		__HAL_UART_CLEAR_FLAG(&huart2, UART_FLAG_RXNE | UART_FLAG_IDLE); // Clear any pending flags
 80008ce:	4b1f      	ldr	r3, [pc, #124]	@ (800094c <main+0x100>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	2230      	movs	r2, #48	@ 0x30
 80008d4:	621a      	str	r2, [r3, #32]

	  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_RXNE); // Disable RXNE interrupt
 80008d6:	4b21      	ldr	r3, [pc, #132]	@ (800095c <main+0x110>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	681a      	ldr	r2, [r3, #0]
 80008dc:	4b1f      	ldr	r3, [pc, #124]	@ (800095c <main+0x110>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	2120      	movs	r1, #32
 80008e2:	438a      	bics	r2, r1
 80008e4:	601a      	str	r2, [r3, #0]
	  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE); // Disable IDLE interrupt
 80008e6:	4b1d      	ldr	r3, [pc, #116]	@ (800095c <main+0x110>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	681a      	ldr	r2, [r3, #0]
 80008ec:	4b1b      	ldr	r3, [pc, #108]	@ (800095c <main+0x110>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2110      	movs	r1, #16
 80008f2:	438a      	bics	r2, r1
 80008f4:	601a      	str	r2, [r3, #0]
	  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_RXNE | UART_FLAG_IDLE); // Clear any pending flags
 80008f6:	4b19      	ldr	r3, [pc, #100]	@ (800095c <main+0x110>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	2230      	movs	r2, #48	@ 0x30
 80008fc:	621a      	str	r2, [r3, #32]


	  		// Enter Stop mode
	  		Enter_Stop_Mode();  // Wakes up via RTC interrupt
 80008fe:	f7ff ff71 	bl	80007e4 <Enter_Stop_Mode>

	  		// === Code resumes after wake-up ===
	  		ConsolePrintf("Resumed after wake-up\r\n");
 8000902:	4b17      	ldr	r3, [pc, #92]	@ (8000960 <main+0x114>)
 8000904:	0018      	movs	r0, r3
 8000906:	f000 f9c1 	bl	8000c8c <ConsolePrintf>

	  		// Reconfigure clocks
	  		SystemClock_Config();
 800090a:	f000 f833 	bl	8000974 <SystemClock_Config>
	  		ConsolePrintf("System clock reconfigured\r\n");
 800090e:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <main+0x118>)
 8000910:	0018      	movs	r0, r3
 8000912:	f000 f9bb 	bl	8000c8c <ConsolePrintf>

	  		// Reinit UART
	  		MX_USART1_UART_Init();
 8000916:	f000 f90f 	bl	8000b38 <MX_USART1_UART_Init>
	  		ConsolePrintf("UART reinitialized\r\n");
 800091a:	4b13      	ldr	r3, [pc, #76]	@ (8000968 <main+0x11c>)
 800091c:	0018      	movs	r0, r3
 800091e:	f000 f9b5 	bl	8000c8c <ConsolePrintf>

	  		MX_USART2_UART_Init();
 8000922:	f000 f93f 	bl	8000ba4 <MX_USART2_UART_Init>
	  		ConsolePrintf("LPUART1 (lora) reinitialized\r\n");
 8000926:	4b11      	ldr	r3, [pc, #68]	@ (800096c <main+0x120>)
 8000928:	0018      	movs	r0, r3
 800092a:	f000 f9af 	bl	8000c8c <ConsolePrintf>

	  		// Reinit WakeUp timer (MUST be outside the callback!)
	  		RTC_WakeUp_Init();
 800092e:	f7ff ff0b 	bl	8000748 <RTC_WakeUp_Init>
	  		ConsolePrintf("RTC Wake-Up Timer reinitialized\r\n");
 8000932:	4b0f      	ldr	r3, [pc, #60]	@ (8000970 <main+0x124>)
 8000934:	0018      	movs	r0, r3
 8000936:	f000 f9a9 	bl	8000c8c <ConsolePrintf>
	  		join_lora_network(&lora);
 800093a:	1d3b      	adds	r3, r7, #4
 800093c:	0018      	movs	r0, r3
 800093e:	f7ff fe53 	bl	80005e8 <join_lora_network>
	  ConsolePrintf("Going to sleep...\r\n");
 8000942:	46c0      	nop			@ (mov r8, r8)
 8000944:	e7a3      	b.n	800088e <main+0x42>
 8000946:	46c0      	nop			@ (mov r8, r8)
 8000948:	00002710 	.word	0x00002710
 800094c:	20000178 	.word	0x20000178
 8000950:	08004cec 	.word	0x08004cec
 8000954:	08004d04 	.word	0x08004d04
 8000958:	20000078 	.word	0x20000078
 800095c:	200000f0 	.word	0x200000f0
 8000960:	08004d18 	.word	0x08004d18
 8000964:	08004d30 	.word	0x08004d30
 8000968:	08004d4c 	.word	0x08004d4c
 800096c:	08004d64 	.word	0x08004d64
 8000970:	08004d84 	.word	0x08004d84

08000974 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000974:	b590      	push	{r4, r7, lr}
 8000976:	b09f      	sub	sp, #124	@ 0x7c
 8000978:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800097a:	2440      	movs	r4, #64	@ 0x40
 800097c:	193b      	adds	r3, r7, r4
 800097e:	0018      	movs	r0, r3
 8000980:	2338      	movs	r3, #56	@ 0x38
 8000982:	001a      	movs	r2, r3
 8000984:	2100      	movs	r1, #0
 8000986:	f003 fc09 	bl	800419c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800098a:	232c      	movs	r3, #44	@ 0x2c
 800098c:	18fb      	adds	r3, r7, r3
 800098e:	0018      	movs	r0, r3
 8000990:	2314      	movs	r3, #20
 8000992:	001a      	movs	r2, r3
 8000994:	2100      	movs	r1, #0
 8000996:	f003 fc01 	bl	800419c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800099a:	1d3b      	adds	r3, r7, #4
 800099c:	0018      	movs	r0, r3
 800099e:	2328      	movs	r3, #40	@ 0x28
 80009a0:	001a      	movs	r2, r3
 80009a2:	2100      	movs	r1, #0
 80009a4:	f003 fbfa 	bl	800419c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009a8:	4b2c      	ldr	r3, [pc, #176]	@ (8000a5c <SystemClock_Config+0xe8>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a2c      	ldr	r2, [pc, #176]	@ (8000a60 <SystemClock_Config+0xec>)
 80009ae:	401a      	ands	r2, r3
 80009b0:	4b2a      	ldr	r3, [pc, #168]	@ (8000a5c <SystemClock_Config+0xe8>)
 80009b2:	2180      	movs	r1, #128	@ 0x80
 80009b4:	0109      	lsls	r1, r1, #4
 80009b6:	430a      	orrs	r2, r1
 80009b8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80009ba:	0021      	movs	r1, r4
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	2218      	movs	r2, #24
 80009c0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	2201      	movs	r2, #1
 80009c6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009c8:	187b      	adds	r3, r7, r1
 80009ca:	2201      	movs	r2, #1
 80009cc:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80009ce:	187b      	adds	r3, r7, r1
 80009d0:	2200      	movs	r2, #0
 80009d2:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	22a0      	movs	r2, #160	@ 0xa0
 80009d8:	0212      	lsls	r2, r2, #8
 80009da:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009dc:	187b      	adds	r3, r7, r1
 80009de:	2200      	movs	r2, #0
 80009e0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e2:	187b      	adds	r3, r7, r1
 80009e4:	0018      	movs	r0, r3
 80009e6:	f001 f967 	bl	8001cb8 <HAL_RCC_OscConfig>
 80009ea:	1e03      	subs	r3, r0, #0
 80009ec:	d001      	beq.n	80009f2 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80009ee:	f000 f9c3 	bl	8000d78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009f2:	212c      	movs	r1, #44	@ 0x2c
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	220f      	movs	r2, #15
 80009f8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80009fa:	187b      	adds	r3, r7, r1
 80009fc:	2200      	movs	r2, #0
 80009fe:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	2200      	movs	r2, #0
 8000a04:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a06:	187b      	adds	r3, r7, r1
 8000a08:	2200      	movs	r2, #0
 8000a0a:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	2200      	movs	r2, #0
 8000a10:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a12:	187b      	adds	r3, r7, r1
 8000a14:	2100      	movs	r1, #0
 8000a16:	0018      	movs	r0, r3
 8000a18:	f001 fd22 	bl	8002460 <HAL_RCC_ClockConfig>
 8000a1c:	1e03      	subs	r3, r0, #0
 8000a1e:	d001      	beq.n	8000a24 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000a20:	f000 f9aa 	bl	8000d78 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8000a24:	1d3b      	adds	r3, r7, #4
 8000a26:	222b      	movs	r2, #43	@ 0x2b
 8000a28:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000a2a:	1d3b      	adds	r3, r7, #4
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	60da      	str	r2, [r3, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a30:	1d3b      	adds	r3, r7, #4
 8000a32:	2200      	movs	r2, #0
 8000a34:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000a36:	1d3b      	adds	r3, r7, #4
 8000a38:	2200      	movs	r2, #0
 8000a3a:	619a      	str	r2, [r3, #24]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000a3c:	1d3b      	adds	r3, r7, #4
 8000a3e:	2280      	movs	r2, #128	@ 0x80
 8000a40:	0292      	lsls	r2, r2, #10
 8000a42:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a44:	1d3b      	adds	r3, r7, #4
 8000a46:	0018      	movs	r0, r3
 8000a48:	f001 ff0e 	bl	8002868 <HAL_RCCEx_PeriphCLKConfig>
 8000a4c:	1e03      	subs	r3, r0, #0
 8000a4e:	d001      	beq.n	8000a54 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 8000a50:	f000 f992 	bl	8000d78 <Error_Handler>
  }
}
 8000a54:	46c0      	nop			@ (mov r8, r8)
 8000a56:	46bd      	mov	sp, r7
 8000a58:	b01f      	add	sp, #124	@ 0x7c
 8000a5a:	bd90      	pop	{r4, r7, pc}
 8000a5c:	40007000 	.word	0x40007000
 8000a60:	ffffe7ff 	.word	0xffffe7ff

08000a64 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a68:	4b1c      	ldr	r3, [pc, #112]	@ (8000adc <MX_I2C1_Init+0x78>)
 8000a6a:	4a1d      	ldr	r2, [pc, #116]	@ (8000ae0 <MX_I2C1_Init+0x7c>)
 8000a6c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000608;
 8000a6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000adc <MX_I2C1_Init+0x78>)
 8000a70:	22c1      	movs	r2, #193	@ 0xc1
 8000a72:	00d2      	lsls	r2, r2, #3
 8000a74:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a76:	4b19      	ldr	r3, [pc, #100]	@ (8000adc <MX_I2C1_Init+0x78>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a7c:	4b17      	ldr	r3, [pc, #92]	@ (8000adc <MX_I2C1_Init+0x78>)
 8000a7e:	2201      	movs	r2, #1
 8000a80:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a82:	4b16      	ldr	r3, [pc, #88]	@ (8000adc <MX_I2C1_Init+0x78>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a88:	4b14      	ldr	r3, [pc, #80]	@ (8000adc <MX_I2C1_Init+0x78>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a8e:	4b13      	ldr	r3, [pc, #76]	@ (8000adc <MX_I2C1_Init+0x78>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a94:	4b11      	ldr	r3, [pc, #68]	@ (8000adc <MX_I2C1_Init+0x78>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a9a:	4b10      	ldr	r3, [pc, #64]	@ (8000adc <MX_I2C1_Init+0x78>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000aa0:	4b0e      	ldr	r3, [pc, #56]	@ (8000adc <MX_I2C1_Init+0x78>)
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f000 ff3e 	bl	8001924 <HAL_I2C_Init>
 8000aa8:	1e03      	subs	r3, r0, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000aac:	f000 f964 	bl	8000d78 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8000adc <MX_I2C1_Init+0x78>)
 8000ab2:	2100      	movs	r1, #0
 8000ab4:	0018      	movs	r0, r3
 8000ab6:	f001 f80b 	bl	8001ad0 <HAL_I2CEx_ConfigAnalogFilter>
 8000aba:	1e03      	subs	r3, r0, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000abe:	f000 f95b 	bl	8000d78 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ac2:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <MX_I2C1_Init+0x78>)
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f001 f84e 	bl	8001b68 <HAL_I2CEx_ConfigDigitalFilter>
 8000acc:	1e03      	subs	r3, r0, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000ad0:	f000 f952 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ad4:	46c0      	nop			@ (mov r8, r8)
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	46c0      	nop			@ (mov r8, r8)
 8000adc:	20000078 	.word	0x20000078
 8000ae0:	40005400 	.word	0x40005400

08000ae4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000ae8:	4b11      	ldr	r3, [pc, #68]	@ (8000b30 <MX_RTC_Init+0x4c>)
 8000aea:	4a12      	ldr	r2, [pc, #72]	@ (8000b34 <MX_RTC_Init+0x50>)
 8000aec:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000aee:	4b10      	ldr	r3, [pc, #64]	@ (8000b30 <MX_RTC_Init+0x4c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000af4:	4b0e      	ldr	r3, [pc, #56]	@ (8000b30 <MX_RTC_Init+0x4c>)
 8000af6:	227f      	movs	r2, #127	@ 0x7f
 8000af8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000afa:	4b0d      	ldr	r3, [pc, #52]	@ (8000b30 <MX_RTC_Init+0x4c>)
 8000afc:	22ff      	movs	r2, #255	@ 0xff
 8000afe:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000b00:	4b0b      	ldr	r3, [pc, #44]	@ (8000b30 <MX_RTC_Init+0x4c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000b06:	4b0a      	ldr	r3, [pc, #40]	@ (8000b30 <MX_RTC_Init+0x4c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000b0c:	4b08      	ldr	r3, [pc, #32]	@ (8000b30 <MX_RTC_Init+0x4c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b12:	4b07      	ldr	r3, [pc, #28]	@ (8000b30 <MX_RTC_Init+0x4c>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b18:	4b05      	ldr	r3, [pc, #20]	@ (8000b30 <MX_RTC_Init+0x4c>)
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	f002 f842 	bl	8002ba4 <HAL_RTC_Init>
 8000b20:	1e03      	subs	r3, r0, #0
 8000b22:	d001      	beq.n	8000b28 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8000b24:	f000 f928 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000b28:	46c0      	nop			@ (mov r8, r8)
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	46c0      	nop			@ (mov r8, r8)
 8000b30:	200000cc 	.word	0x200000cc
 8000b34:	40002800 	.word	0x40002800

08000b38 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b3c:	4b16      	ldr	r3, [pc, #88]	@ (8000b98 <MX_USART1_UART_Init+0x60>)
 8000b3e:	4a17      	ldr	r2, [pc, #92]	@ (8000b9c <MX_USART1_UART_Init+0x64>)
 8000b40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b42:	4b15      	ldr	r3, [pc, #84]	@ (8000b98 <MX_USART1_UART_Init+0x60>)
 8000b44:	22e1      	movs	r2, #225	@ 0xe1
 8000b46:	0252      	lsls	r2, r2, #9
 8000b48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4a:	4b13      	ldr	r3, [pc, #76]	@ (8000b98 <MX_USART1_UART_Init+0x60>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b50:	4b11      	ldr	r3, [pc, #68]	@ (8000b98 <MX_USART1_UART_Init+0x60>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b56:	4b10      	ldr	r3, [pc, #64]	@ (8000b98 <MX_USART1_UART_Init+0x60>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000b98 <MX_USART1_UART_Init+0x60>)
 8000b5e:	220c      	movs	r2, #12
 8000b60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b62:	4b0d      	ldr	r3, [pc, #52]	@ (8000b98 <MX_USART1_UART_Init+0x60>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b68:	4b0b      	ldr	r3, [pc, #44]	@ (8000b98 <MX_USART1_UART_Init+0x60>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b98 <MX_USART1_UART_Init+0x60>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b74:	4b08      	ldr	r3, [pc, #32]	@ (8000b98 <MX_USART1_UART_Init+0x60>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b7a:	4b07      	ldr	r3, [pc, #28]	@ (8000b98 <MX_USART1_UART_Init+0x60>)
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	f002 fb7d 	bl	800327c <HAL_UART_Init>
 8000b82:	1e03      	subs	r3, r0, #0
 8000b84:	d001      	beq.n	8000b8a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b86:	f000 f8f7 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  ConsolePrintf("USART1 (DBG) Cnfigured\r\n");
 8000b8a:	4b05      	ldr	r3, [pc, #20]	@ (8000ba0 <MX_USART1_UART_Init+0x68>)
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f000 f87d 	bl	8000c8c <ConsolePrintf>
  /* USER CODE END USART1_Init 2 */

}
 8000b92:	46c0      	nop			@ (mov r8, r8)
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	200000f0 	.word	0x200000f0
 8000b9c:	40013800 	.word	0x40013800
 8000ba0:	08004da8 	.word	0x08004da8

08000ba4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ba8:	4b14      	ldr	r3, [pc, #80]	@ (8000bfc <MX_USART2_UART_Init+0x58>)
 8000baa:	4a15      	ldr	r2, [pc, #84]	@ (8000c00 <MX_USART2_UART_Init+0x5c>)
 8000bac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bae:	4b13      	ldr	r3, [pc, #76]	@ (8000bfc <MX_USART2_UART_Init+0x58>)
 8000bb0:	22e1      	movs	r2, #225	@ 0xe1
 8000bb2:	0252      	lsls	r2, r2, #9
 8000bb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bb6:	4b11      	ldr	r3, [pc, #68]	@ (8000bfc <MX_USART2_UART_Init+0x58>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000bfc <MX_USART2_UART_Init+0x58>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bfc <MX_USART2_UART_Init+0x58>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bfc <MX_USART2_UART_Init+0x58>)
 8000bca:	220c      	movs	r2, #12
 8000bcc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bce:	4b0b      	ldr	r3, [pc, #44]	@ (8000bfc <MX_USART2_UART_Init+0x58>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bd4:	4b09      	ldr	r3, [pc, #36]	@ (8000bfc <MX_USART2_UART_Init+0x58>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bda:	4b08      	ldr	r3, [pc, #32]	@ (8000bfc <MX_USART2_UART_Init+0x58>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000be0:	4b06      	ldr	r3, [pc, #24]	@ (8000bfc <MX_USART2_UART_Init+0x58>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000be6:	4b05      	ldr	r3, [pc, #20]	@ (8000bfc <MX_USART2_UART_Init+0x58>)
 8000be8:	0018      	movs	r0, r3
 8000bea:	f002 fb47 	bl	800327c <HAL_UART_Init>
 8000bee:	1e03      	subs	r3, r0, #0
 8000bf0:	d001      	beq.n	8000bf6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000bf2:	f000 f8c1 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bf6:	46c0      	nop			@ (mov r8, r8)
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	20000178 	.word	0x20000178
 8000c00:	40004400 	.word	0x40004400

08000c04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c04:	b590      	push	{r4, r7, lr}
 8000c06:	b089      	sub	sp, #36	@ 0x24
 8000c08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0a:	240c      	movs	r4, #12
 8000c0c:	193b      	adds	r3, r7, r4
 8000c0e:	0018      	movs	r0, r3
 8000c10:	2314      	movs	r3, #20
 8000c12:	001a      	movs	r2, r3
 8000c14:	2100      	movs	r1, #0
 8000c16:	f003 fac1 	bl	800419c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000c84 <MX_GPIO_Init+0x80>)
 8000c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c1e:	4b19      	ldr	r3, [pc, #100]	@ (8000c84 <MX_GPIO_Init+0x80>)
 8000c20:	2101      	movs	r1, #1
 8000c22:	430a      	orrs	r2, r1
 8000c24:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c26:	4b17      	ldr	r3, [pc, #92]	@ (8000c84 <MX_GPIO_Init+0x80>)
 8000c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	60bb      	str	r3, [r7, #8]
 8000c30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c32:	4b14      	ldr	r3, [pc, #80]	@ (8000c84 <MX_GPIO_Init+0x80>)
 8000c34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c36:	4b13      	ldr	r3, [pc, #76]	@ (8000c84 <MX_GPIO_Init+0x80>)
 8000c38:	2102      	movs	r1, #2
 8000c3a:	430a      	orrs	r2, r1
 8000c3c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c3e:	4b11      	ldr	r3, [pc, #68]	@ (8000c84 <MX_GPIO_Init+0x80>)
 8000c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c42:	2202      	movs	r2, #2
 8000c44:	4013      	ands	r3, r2
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c88 <MX_GPIO_Init+0x84>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	2120      	movs	r1, #32
 8000c50:	0018      	movs	r0, r3
 8000c52:	f000 fe49 	bl	80018e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000c56:	0021      	movs	r1, r4
 8000c58:	187b      	adds	r3, r7, r1
 8000c5a:	2220      	movs	r2, #32
 8000c5c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5e:	187b      	adds	r3, r7, r1
 8000c60:	2201      	movs	r2, #1
 8000c62:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c64:	187b      	adds	r3, r7, r1
 8000c66:	2200      	movs	r2, #0
 8000c68:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6a:	187b      	adds	r3, r7, r1
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c70:	187b      	adds	r3, r7, r1
 8000c72:	4a05      	ldr	r2, [pc, #20]	@ (8000c88 <MX_GPIO_Init+0x84>)
 8000c74:	0019      	movs	r1, r3
 8000c76:	0010      	movs	r0, r2
 8000c78:	f000 fbd6 	bl	8001428 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c7c:	46c0      	nop			@ (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b009      	add	sp, #36	@ 0x24
 8000c82:	bd90      	pop	{r4, r7, pc}
 8000c84:	40021000 	.word	0x40021000
 8000c88:	50000400 	.word	0x50000400

08000c8c <ConsolePrintf>:

/* USER CODE BEGIN 4 */
void ConsolePrintf(const char *format, ...)
{
 8000c8c:	b40f      	push	{r0, r1, r2, r3}
 8000c8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c90:	b0df      	sub	sp, #380	@ 0x17c
 8000c92:	af06      	add	r7, sp, #24
    char final_buffer[160]; // Combined buffer (timestamp + message)

    // Get time and date from RTC
    RTC_DateTypeDef date;
    RTC_TimeTypeDef time;
    HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8000c94:	2308      	movs	r3, #8
 8000c96:	18f9      	adds	r1, r7, r3
 8000c98:	4b31      	ldr	r3, [pc, #196]	@ (8000d60 <ConsolePrintf+0xd4>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	f002 f81d 	bl	8002cdc <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8000ca2:	231c      	movs	r3, #28
 8000ca4:	18f9      	adds	r1, r7, r3
 8000ca6:	4b2e      	ldr	r3, [pc, #184]	@ (8000d60 <ConsolePrintf+0xd4>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	0018      	movs	r0, r3
 8000cac:	f002 f874 	bl	8002d98 <HAL_RTC_GetDate>

    // Format timestamp as [YYYY-MM-DD HH:MM:SS]
    snprintf(timestamp_buffer, sizeof(timestamp_buffer), "[20%02d-%02d-%02d %02d:%02d:%02d] ",
             date.Year, date.Month, date.Date,
 8000cb0:	4b2c      	ldr	r3, [pc, #176]	@ (8000d64 <ConsolePrintf+0xd8>)
 8000cb2:	22b0      	movs	r2, #176	@ 0xb0
 8000cb4:	0052      	lsls	r2, r2, #1
 8000cb6:	189b      	adds	r3, r3, r2
 8000cb8:	19db      	adds	r3, r3, r7
 8000cba:	78db      	ldrb	r3, [r3, #3]
    snprintf(timestamp_buffer, sizeof(timestamp_buffer), "[20%02d-%02d-%02d %02d:%02d:%02d] ",
 8000cbc:	469c      	mov	ip, r3
             date.Year, date.Month, date.Date,
 8000cbe:	4b29      	ldr	r3, [pc, #164]	@ (8000d64 <ConsolePrintf+0xd8>)
 8000cc0:	189b      	adds	r3, r3, r2
 8000cc2:	19db      	adds	r3, r3, r7
 8000cc4:	785b      	ldrb	r3, [r3, #1]
    snprintf(timestamp_buffer, sizeof(timestamp_buffer), "[20%02d-%02d-%02d %02d:%02d:%02d] ",
 8000cc6:	0019      	movs	r1, r3
             date.Year, date.Month, date.Date,
 8000cc8:	4b26      	ldr	r3, [pc, #152]	@ (8000d64 <ConsolePrintf+0xd8>)
 8000cca:	189b      	adds	r3, r3, r2
 8000ccc:	19db      	adds	r3, r3, r7
 8000cce:	789b      	ldrb	r3, [r3, #2]
    snprintf(timestamp_buffer, sizeof(timestamp_buffer), "[20%02d-%02d-%02d %02d:%02d:%02d] ",
 8000cd0:	001c      	movs	r4, r3
             time.Hours, time.Minutes, time.Seconds);
 8000cd2:	4b25      	ldr	r3, [pc, #148]	@ (8000d68 <ConsolePrintf+0xdc>)
 8000cd4:	189b      	adds	r3, r3, r2
 8000cd6:	19db      	adds	r3, r3, r7
 8000cd8:	781b      	ldrb	r3, [r3, #0]
    snprintf(timestamp_buffer, sizeof(timestamp_buffer), "[20%02d-%02d-%02d %02d:%02d:%02d] ",
 8000cda:	001d      	movs	r5, r3
             time.Hours, time.Minutes, time.Seconds);
 8000cdc:	4b22      	ldr	r3, [pc, #136]	@ (8000d68 <ConsolePrintf+0xdc>)
 8000cde:	189b      	adds	r3, r3, r2
 8000ce0:	19db      	adds	r3, r3, r7
 8000ce2:	785b      	ldrb	r3, [r3, #1]
    snprintf(timestamp_buffer, sizeof(timestamp_buffer), "[20%02d-%02d-%02d %02d:%02d:%02d] ",
 8000ce4:	001e      	movs	r6, r3
             time.Hours, time.Minutes, time.Seconds);
 8000ce6:	4b20      	ldr	r3, [pc, #128]	@ (8000d68 <ConsolePrintf+0xdc>)
 8000ce8:	189b      	adds	r3, r3, r2
 8000cea:	19db      	adds	r3, r3, r7
 8000cec:	789b      	ldrb	r3, [r3, #2]
    snprintf(timestamp_buffer, sizeof(timestamp_buffer), "[20%02d-%02d-%02d %02d:%02d:%02d] ",
 8000cee:	4a1f      	ldr	r2, [pc, #124]	@ (8000d6c <ConsolePrintf+0xe0>)
 8000cf0:	20c0      	movs	r0, #192	@ 0xc0
 8000cf2:	1838      	adds	r0, r7, r0
 8000cf4:	9304      	str	r3, [sp, #16]
 8000cf6:	9603      	str	r6, [sp, #12]
 8000cf8:	9502      	str	r5, [sp, #8]
 8000cfa:	9401      	str	r4, [sp, #4]
 8000cfc:	9100      	str	r1, [sp, #0]
 8000cfe:	4663      	mov	r3, ip
 8000d00:	2120      	movs	r1, #32
 8000d02:	f003 f9db 	bl	80040bc <sniprintf>

    // Format the original message
    va_list args;
    va_start(args, format);
 8000d06:	23be      	movs	r3, #190	@ 0xbe
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	18fb      	adds	r3, r7, r3
 8000d0c:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), format, args);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	22bc      	movs	r2, #188	@ 0xbc
 8000d12:	0052      	lsls	r2, r2, #1
 8000d14:	18ba      	adds	r2, r7, r2
 8000d16:	6812      	ldr	r2, [r2, #0]
 8000d18:	25e0      	movs	r5, #224	@ 0xe0
 8000d1a:	1978      	adds	r0, r7, r5
 8000d1c:	2180      	movs	r1, #128	@ 0x80
 8000d1e:	f003 fa31 	bl	8004184 <vsniprintf>
    va_end(args);

    // Combine timestamp and message
    snprintf(final_buffer, sizeof(final_buffer), "%s%s", timestamp_buffer, buffer);
 8000d22:	20c0      	movs	r0, #192	@ 0xc0
 8000d24:	1839      	adds	r1, r7, r0
 8000d26:	4a12      	ldr	r2, [pc, #72]	@ (8000d70 <ConsolePrintf+0xe4>)
 8000d28:	2420      	movs	r4, #32
 8000d2a:	1938      	adds	r0, r7, r4
 8000d2c:	197b      	adds	r3, r7, r5
 8000d2e:	9300      	str	r3, [sp, #0]
 8000d30:	000b      	movs	r3, r1
 8000d32:	21a0      	movs	r1, #160	@ 0xa0
 8000d34:	f003 f9c2 	bl	80040bc <sniprintf>

    // Transmit the combined message
    HAL_UART_Transmit(&huart1, (uint8_t *)final_buffer, strlen(final_buffer), HAL_MAX_DELAY);
 8000d38:	193b      	adds	r3, r7, r4
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	f7ff f9e4 	bl	8000108 <strlen>
 8000d40:	0003      	movs	r3, r0
 8000d42:	b29a      	uxth	r2, r3
 8000d44:	2301      	movs	r3, #1
 8000d46:	425b      	negs	r3, r3
 8000d48:	1939      	adds	r1, r7, r4
 8000d4a:	480a      	ldr	r0, [pc, #40]	@ (8000d74 <ConsolePrintf+0xe8>)
 8000d4c:	f002 fb28 	bl	80033a0 <HAL_UART_Transmit>
}
 8000d50:	46c0      	nop			@ (mov r8, r8)
 8000d52:	46bd      	mov	sp, r7
 8000d54:	b059      	add	sp, #356	@ 0x164
 8000d56:	bcf0      	pop	{r4, r5, r6, r7}
 8000d58:	bc08      	pop	{r3}
 8000d5a:	b004      	add	sp, #16
 8000d5c:	4718      	bx	r3
 8000d5e:	46c0      	nop			@ (mov r8, r8)
 8000d60:	200000cc 	.word	0x200000cc
 8000d64:	fffffebc 	.word	0xfffffebc
 8000d68:	fffffea8 	.word	0xfffffea8
 8000d6c:	08004dc4 	.word	0x08004dc4
 8000d70:	08004de8 	.word	0x08004de8
 8000d74:	200000f0 	.word	0x200000f0

08000d78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d7c:	b672      	cpsid	i
}
 8000d7e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d80:	46c0      	nop			@ (mov r8, r8)
 8000d82:	e7fd      	b.n	8000d80 <Error_Handler+0x8>

08000d84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d88:	4b07      	ldr	r3, [pc, #28]	@ (8000da8 <HAL_MspInit+0x24>)
 8000d8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d8c:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <HAL_MspInit+0x24>)
 8000d8e:	2101      	movs	r1, #1
 8000d90:	430a      	orrs	r2, r1
 8000d92:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d94:	4b04      	ldr	r3, [pc, #16]	@ (8000da8 <HAL_MspInit+0x24>)
 8000d96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d98:	4b03      	ldr	r3, [pc, #12]	@ (8000da8 <HAL_MspInit+0x24>)
 8000d9a:	2180      	movs	r1, #128	@ 0x80
 8000d9c:	0549      	lsls	r1, r1, #21
 8000d9e:	430a      	orrs	r2, r1
 8000da0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000da2:	46c0      	nop			@ (mov r8, r8)
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	40021000 	.word	0x40021000

08000dac <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000dac:	b590      	push	{r4, r7, lr}
 8000dae:	b089      	sub	sp, #36	@ 0x24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db4:	240c      	movs	r4, #12
 8000db6:	193b      	adds	r3, r7, r4
 8000db8:	0018      	movs	r0, r3
 8000dba:	2314      	movs	r3, #20
 8000dbc:	001a      	movs	r2, r3
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	f003 f9ec 	bl	800419c <memset>
  if(hi2c->Instance==I2C1)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a17      	ldr	r2, [pc, #92]	@ (8000e28 <HAL_I2C_MspInit+0x7c>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d128      	bne.n	8000e20 <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dce:	4b17      	ldr	r3, [pc, #92]	@ (8000e2c <HAL_I2C_MspInit+0x80>)
 8000dd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000dd2:	4b16      	ldr	r3, [pc, #88]	@ (8000e2c <HAL_I2C_MspInit+0x80>)
 8000dd4:	2102      	movs	r1, #2
 8000dd6:	430a      	orrs	r2, r1
 8000dd8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000dda:	4b14      	ldr	r3, [pc, #80]	@ (8000e2c <HAL_I2C_MspInit+0x80>)
 8000ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000dde:	2202      	movs	r2, #2
 8000de0:	4013      	ands	r3, r2
 8000de2:	60bb      	str	r3, [r7, #8]
 8000de4:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000de6:	0021      	movs	r1, r4
 8000de8:	187b      	adds	r3, r7, r1
 8000dea:	22c0      	movs	r2, #192	@ 0xc0
 8000dec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dee:	187b      	adds	r3, r7, r1
 8000df0:	2212      	movs	r2, #18
 8000df2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	187b      	adds	r3, r7, r1
 8000df6:	2200      	movs	r2, #0
 8000df8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfa:	187b      	adds	r3, r7, r1
 8000dfc:	2203      	movs	r2, #3
 8000dfe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000e00:	187b      	adds	r3, r7, r1
 8000e02:	2201      	movs	r2, #1
 8000e04:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e06:	187b      	adds	r3, r7, r1
 8000e08:	4a09      	ldr	r2, [pc, #36]	@ (8000e30 <HAL_I2C_MspInit+0x84>)
 8000e0a:	0019      	movs	r1, r3
 8000e0c:	0010      	movs	r0, r2
 8000e0e:	f000 fb0b 	bl	8001428 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e12:	4b06      	ldr	r3, [pc, #24]	@ (8000e2c <HAL_I2C_MspInit+0x80>)
 8000e14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000e16:	4b05      	ldr	r3, [pc, #20]	@ (8000e2c <HAL_I2C_MspInit+0x80>)
 8000e18:	2180      	movs	r1, #128	@ 0x80
 8000e1a:	0389      	lsls	r1, r1, #14
 8000e1c:	430a      	orrs	r2, r1
 8000e1e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000e20:	46c0      	nop			@ (mov r8, r8)
 8000e22:	46bd      	mov	sp, r7
 8000e24:	b009      	add	sp, #36	@ 0x24
 8000e26:	bd90      	pop	{r4, r7, pc}
 8000e28:	40005400 	.word	0x40005400
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	50000400 	.word	0x50000400

08000e34 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a0b      	ldr	r2, [pc, #44]	@ (8000e70 <HAL_I2C_MspDeInit+0x3c>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d10f      	bne.n	8000e66 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000e46:	4b0b      	ldr	r3, [pc, #44]	@ (8000e74 <HAL_I2C_MspDeInit+0x40>)
 8000e48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000e74 <HAL_I2C_MspDeInit+0x40>)
 8000e4c:	490a      	ldr	r1, [pc, #40]	@ (8000e78 <HAL_I2C_MspDeInit+0x44>)
 8000e4e:	400a      	ands	r2, r1
 8000e50:	639a      	str	r2, [r3, #56]	@ 0x38

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8000e52:	4b0a      	ldr	r3, [pc, #40]	@ (8000e7c <HAL_I2C_MspDeInit+0x48>)
 8000e54:	2140      	movs	r1, #64	@ 0x40
 8000e56:	0018      	movs	r0, r3
 8000e58:	f000 fc64 	bl	8001724 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8000e5c:	4b07      	ldr	r3, [pc, #28]	@ (8000e7c <HAL_I2C_MspDeInit+0x48>)
 8000e5e:	2180      	movs	r1, #128	@ 0x80
 8000e60:	0018      	movs	r0, r3
 8000e62:	f000 fc5f 	bl	8001724 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8000e66:	46c0      	nop			@ (mov r8, r8)
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	b002      	add	sp, #8
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	46c0      	nop			@ (mov r8, r8)
 8000e70:	40005400 	.word	0x40005400
 8000e74:	40021000 	.word	0x40021000
 8000e78:	ffdfffff 	.word	0xffdfffff
 8000e7c:	50000400 	.word	0x50000400

08000e80 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a06      	ldr	r2, [pc, #24]	@ (8000ea8 <HAL_RTC_MspInit+0x28>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d106      	bne.n	8000ea0 <HAL_RTC_MspInit+0x20>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000e92:	4b06      	ldr	r3, [pc, #24]	@ (8000eac <HAL_RTC_MspInit+0x2c>)
 8000e94:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000e96:	4b05      	ldr	r3, [pc, #20]	@ (8000eac <HAL_RTC_MspInit+0x2c>)
 8000e98:	2180      	movs	r1, #128	@ 0x80
 8000e9a:	02c9      	lsls	r1, r1, #11
 8000e9c:	430a      	orrs	r2, r1
 8000e9e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000ea0:	46c0      	nop			@ (mov r8, r8)
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	b002      	add	sp, #8
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40002800 	.word	0x40002800
 8000eac:	40021000 	.word	0x40021000

08000eb0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000eb0:	b590      	push	{r4, r7, lr}
 8000eb2:	b08b      	sub	sp, #44	@ 0x2c
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb8:	2414      	movs	r4, #20
 8000eba:	193b      	adds	r3, r7, r4
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	2314      	movs	r3, #20
 8000ec0:	001a      	movs	r2, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	f003 f96a 	bl	800419c <memset>
  if(huart->Instance==USART1)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a30      	ldr	r2, [pc, #192]	@ (8000f90 <HAL_UART_MspInit+0xe0>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d12b      	bne.n	8000f2a <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ed2:	4b30      	ldr	r3, [pc, #192]	@ (8000f94 <HAL_UART_MspInit+0xe4>)
 8000ed4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ed6:	4b2f      	ldr	r3, [pc, #188]	@ (8000f94 <HAL_UART_MspInit+0xe4>)
 8000ed8:	2180      	movs	r1, #128	@ 0x80
 8000eda:	01c9      	lsls	r1, r1, #7
 8000edc:	430a      	orrs	r2, r1
 8000ede:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee0:	4b2c      	ldr	r3, [pc, #176]	@ (8000f94 <HAL_UART_MspInit+0xe4>)
 8000ee2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8000f94 <HAL_UART_MspInit+0xe4>)
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000eec:	4b29      	ldr	r3, [pc, #164]	@ (8000f94 <HAL_UART_MspInit+0xe4>)
 8000eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	613b      	str	r3, [r7, #16]
 8000ef6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ef8:	193b      	adds	r3, r7, r4
 8000efa:	22c0      	movs	r2, #192	@ 0xc0
 8000efc:	00d2      	lsls	r2, r2, #3
 8000efe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f00:	0021      	movs	r1, r4
 8000f02:	187b      	adds	r3, r7, r1
 8000f04:	2202      	movs	r2, #2
 8000f06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f08:	187b      	adds	r3, r7, r1
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f0e:	187b      	adds	r3, r7, r1
 8000f10:	2203      	movs	r2, #3
 8000f12:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000f14:	187b      	adds	r3, r7, r1
 8000f16:	2204      	movs	r2, #4
 8000f18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f1a:	187a      	adds	r2, r7, r1
 8000f1c:	23a0      	movs	r3, #160	@ 0xa0
 8000f1e:	05db      	lsls	r3, r3, #23
 8000f20:	0011      	movs	r1, r2
 8000f22:	0018      	movs	r0, r3
 8000f24:	f000 fa80 	bl	8001428 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f28:	e02e      	b.n	8000f88 <HAL_UART_MspInit+0xd8>
  else if(huart->Instance==USART2)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4a1a      	ldr	r2, [pc, #104]	@ (8000f98 <HAL_UART_MspInit+0xe8>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d129      	bne.n	8000f88 <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f34:	4b17      	ldr	r3, [pc, #92]	@ (8000f94 <HAL_UART_MspInit+0xe4>)
 8000f36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000f38:	4b16      	ldr	r3, [pc, #88]	@ (8000f94 <HAL_UART_MspInit+0xe4>)
 8000f3a:	2180      	movs	r1, #128	@ 0x80
 8000f3c:	0289      	lsls	r1, r1, #10
 8000f3e:	430a      	orrs	r2, r1
 8000f40:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f42:	4b14      	ldr	r3, [pc, #80]	@ (8000f94 <HAL_UART_MspInit+0xe4>)
 8000f44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000f46:	4b13      	ldr	r3, [pc, #76]	@ (8000f94 <HAL_UART_MspInit+0xe4>)
 8000f48:	2101      	movs	r1, #1
 8000f4a:	430a      	orrs	r2, r1
 8000f4c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f4e:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <HAL_UART_MspInit+0xe4>)
 8000f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f52:	2201      	movs	r2, #1
 8000f54:	4013      	ands	r3, r2
 8000f56:	60fb      	str	r3, [r7, #12]
 8000f58:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f5a:	2114      	movs	r1, #20
 8000f5c:	187b      	adds	r3, r7, r1
 8000f5e:	220c      	movs	r2, #12
 8000f60:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f62:	187b      	adds	r3, r7, r1
 8000f64:	2202      	movs	r2, #2
 8000f66:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f68:	187b      	adds	r3, r7, r1
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f6e:	187b      	adds	r3, r7, r1
 8000f70:	2203      	movs	r2, #3
 8000f72:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000f74:	187b      	adds	r3, r7, r1
 8000f76:	2204      	movs	r2, #4
 8000f78:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f7a:	187a      	adds	r2, r7, r1
 8000f7c:	23a0      	movs	r3, #160	@ 0xa0
 8000f7e:	05db      	lsls	r3, r3, #23
 8000f80:	0011      	movs	r1, r2
 8000f82:	0018      	movs	r0, r3
 8000f84:	f000 fa50 	bl	8001428 <HAL_GPIO_Init>
}
 8000f88:	46c0      	nop			@ (mov r8, r8)
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	b00b      	add	sp, #44	@ 0x2c
 8000f8e:	bd90      	pop	{r4, r7, pc}
 8000f90:	40013800 	.word	0x40013800
 8000f94:	40021000 	.word	0x40021000
 8000f98:	40004400 	.word	0x40004400

08000f9c <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a13      	ldr	r2, [pc, #76]	@ (8000ff8 <HAL_UART_MspDeInit+0x5c>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d10e      	bne.n	8000fcc <HAL_UART_MspDeInit+0x30>
  {
    /* USER CODE BEGIN USART1_MspDeInit 0 */

    /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8000fae:	4b13      	ldr	r3, [pc, #76]	@ (8000ffc <HAL_UART_MspDeInit+0x60>)
 8000fb0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000fb2:	4b12      	ldr	r3, [pc, #72]	@ (8000ffc <HAL_UART_MspDeInit+0x60>)
 8000fb4:	4912      	ldr	r1, [pc, #72]	@ (8001000 <HAL_UART_MspDeInit+0x64>)
 8000fb6:	400a      	ands	r2, r1
 8000fb8:	635a      	str	r2, [r3, #52]	@ 0x34

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8000fba:	23c0      	movs	r3, #192	@ 0xc0
 8000fbc:	00da      	lsls	r2, r3, #3
 8000fbe:	23a0      	movs	r3, #160	@ 0xa0
 8000fc0:	05db      	lsls	r3, r3, #23
 8000fc2:	0011      	movs	r1, r2
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	f000 fbad 	bl	8001724 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN USART2_MspDeInit 1 */

    /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8000fca:	e010      	b.n	8000fee <HAL_UART_MspDeInit+0x52>
  else if(huart->Instance==USART2)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a0c      	ldr	r2, [pc, #48]	@ (8001004 <HAL_UART_MspDeInit+0x68>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d10b      	bne.n	8000fee <HAL_UART_MspDeInit+0x52>
    __HAL_RCC_USART2_CLK_DISABLE();
 8000fd6:	4b09      	ldr	r3, [pc, #36]	@ (8000ffc <HAL_UART_MspDeInit+0x60>)
 8000fd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000fda:	4b08      	ldr	r3, [pc, #32]	@ (8000ffc <HAL_UART_MspDeInit+0x60>)
 8000fdc:	490a      	ldr	r1, [pc, #40]	@ (8001008 <HAL_UART_MspDeInit+0x6c>)
 8000fde:	400a      	ands	r2, r1
 8000fe0:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8000fe2:	23a0      	movs	r3, #160	@ 0xa0
 8000fe4:	05db      	lsls	r3, r3, #23
 8000fe6:	210c      	movs	r1, #12
 8000fe8:	0018      	movs	r0, r3
 8000fea:	f000 fb9b 	bl	8001724 <HAL_GPIO_DeInit>
}
 8000fee:	46c0      	nop			@ (mov r8, r8)
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	b002      	add	sp, #8
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	46c0      	nop			@ (mov r8, r8)
 8000ff8:	40013800 	.word	0x40013800
 8000ffc:	40021000 	.word	0x40021000
 8001000:	ffffbfff 	.word	0xffffbfff
 8001004:	40004400 	.word	0x40004400
 8001008:	fffdffff 	.word	0xfffdffff

0800100c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001010:	46c0      	nop			@ (mov r8, r8)
 8001012:	e7fd      	b.n	8001010 <NMI_Handler+0x4>

08001014 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001018:	46c0      	nop			@ (mov r8, r8)
 800101a:	e7fd      	b.n	8001018 <HardFault_Handler+0x4>

0800101c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001020:	46c0      	nop			@ (mov r8, r8)
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800102a:	46c0      	nop			@ (mov r8, r8)
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}

08001030 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001034:	f000 f8be 	bl	80011b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001038:	46c0      	nop			@ (mov r8, r8)
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <_sbrk>:
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	4a14      	ldr	r2, [pc, #80]	@ (800109c <_sbrk+0x5c>)
 800104a:	4b15      	ldr	r3, [pc, #84]	@ (80010a0 <_sbrk+0x60>)
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	617b      	str	r3, [r7, #20]
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	613b      	str	r3, [r7, #16]
 8001054:	4b13      	ldr	r3, [pc, #76]	@ (80010a4 <_sbrk+0x64>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d102      	bne.n	8001062 <_sbrk+0x22>
 800105c:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <_sbrk+0x64>)
 800105e:	4a12      	ldr	r2, [pc, #72]	@ (80010a8 <_sbrk+0x68>)
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	4b10      	ldr	r3, [pc, #64]	@ (80010a4 <_sbrk+0x64>)
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	18d3      	adds	r3, r2, r3
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	429a      	cmp	r2, r3
 800106e:	d207      	bcs.n	8001080 <_sbrk+0x40>
 8001070:	f003 f8b2 	bl	80041d8 <__errno>
 8001074:	0003      	movs	r3, r0
 8001076:	220c      	movs	r2, #12
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	2301      	movs	r3, #1
 800107c:	425b      	negs	r3, r3
 800107e:	e009      	b.n	8001094 <_sbrk+0x54>
 8001080:	4b08      	ldr	r3, [pc, #32]	@ (80010a4 <_sbrk+0x64>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	60fb      	str	r3, [r7, #12]
 8001086:	4b07      	ldr	r3, [pc, #28]	@ (80010a4 <_sbrk+0x64>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	18d2      	adds	r2, r2, r3
 800108e:	4b05      	ldr	r3, [pc, #20]	@ (80010a4 <_sbrk+0x64>)
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	0018      	movs	r0, r3
 8001096:	46bd      	mov	sp, r7
 8001098:	b006      	add	sp, #24
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20005000 	.word	0x20005000
 80010a0:	00000400 	.word	0x00000400
 80010a4:	20000200 	.word	0x20000200
 80010a8:	20000350 	.word	0x20000350

080010ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010b0:	46c0      	nop			@ (mov r8, r8)
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80010b8:	480d      	ldr	r0, [pc, #52]	@ (80010f0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80010ba:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80010bc:	f7ff fff6 	bl	80010ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010c0:	480c      	ldr	r0, [pc, #48]	@ (80010f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80010c2:	490d      	ldr	r1, [pc, #52]	@ (80010f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010c4:	4a0d      	ldr	r2, [pc, #52]	@ (80010fc <LoopForever+0xe>)
  movs r3, #0
 80010c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010c8:	e002      	b.n	80010d0 <LoopCopyDataInit>

080010ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ce:	3304      	adds	r3, #4

080010d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010d4:	d3f9      	bcc.n	80010ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001100 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001104 <LoopForever+0x16>)
  movs r3, #0
 80010da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010dc:	e001      	b.n	80010e2 <LoopFillZerobss>

080010de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010e0:	3204      	adds	r2, #4

080010e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010e4:	d3fb      	bcc.n	80010de <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 80010e6:	f003 f87d 	bl	80041e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010ea:	f7ff fbaf 	bl	800084c <main>

080010ee <LoopForever>:

LoopForever:
    b LoopForever
 80010ee:	e7fe      	b.n	80010ee <LoopForever>
   ldr   r0, =_estack
 80010f0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80010f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010f8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80010fc:	08004ea0 	.word	0x08004ea0
  ldr r2, =_sbss
 8001100:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001104:	20000350 	.word	0x20000350

08001108 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001108:	e7fe      	b.n	8001108 <ADC1_COMP_IRQHandler>
	...

0800110c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001112:	1dfb      	adds	r3, r7, #7
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001118:	4b0b      	ldr	r3, [pc, #44]	@ (8001148 <HAL_Init+0x3c>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	4b0a      	ldr	r3, [pc, #40]	@ (8001148 <HAL_Init+0x3c>)
 800111e:	2140      	movs	r1, #64	@ 0x40
 8001120:	430a      	orrs	r2, r1
 8001122:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001124:	2003      	movs	r0, #3
 8001126:	f000 f811 	bl	800114c <HAL_InitTick>
 800112a:	1e03      	subs	r3, r0, #0
 800112c:	d003      	beq.n	8001136 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800112e:	1dfb      	adds	r3, r7, #7
 8001130:	2201      	movs	r2, #1
 8001132:	701a      	strb	r2, [r3, #0]
 8001134:	e001      	b.n	800113a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001136:	f7ff fe25 	bl	8000d84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800113a:	1dfb      	adds	r3, r7, #7
 800113c:	781b      	ldrb	r3, [r3, #0]
}
 800113e:	0018      	movs	r0, r3
 8001140:	46bd      	mov	sp, r7
 8001142:	b002      	add	sp, #8
 8001144:	bd80      	pop	{r7, pc}
 8001146:	46c0      	nop			@ (mov r8, r8)
 8001148:	40022000 	.word	0x40022000

0800114c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800114c:	b590      	push	{r4, r7, lr}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001154:	4b14      	ldr	r3, [pc, #80]	@ (80011a8 <HAL_InitTick+0x5c>)
 8001156:	681c      	ldr	r4, [r3, #0]
 8001158:	4b14      	ldr	r3, [pc, #80]	@ (80011ac <HAL_InitTick+0x60>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	0019      	movs	r1, r3
 800115e:	23fa      	movs	r3, #250	@ 0xfa
 8001160:	0098      	lsls	r0, r3, #2
 8001162:	f7fe ffe3 	bl	800012c <__udivsi3>
 8001166:	0003      	movs	r3, r0
 8001168:	0019      	movs	r1, r3
 800116a:	0020      	movs	r0, r4
 800116c:	f7fe ffde 	bl	800012c <__udivsi3>
 8001170:	0003      	movs	r3, r0
 8001172:	0018      	movs	r0, r3
 8001174:	f000 f94b 	bl	800140e <HAL_SYSTICK_Config>
 8001178:	1e03      	subs	r3, r0, #0
 800117a:	d001      	beq.n	8001180 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	e00f      	b.n	80011a0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b03      	cmp	r3, #3
 8001184:	d80b      	bhi.n	800119e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001186:	6879      	ldr	r1, [r7, #4]
 8001188:	2301      	movs	r3, #1
 800118a:	425b      	negs	r3, r3
 800118c:	2200      	movs	r2, #0
 800118e:	0018      	movs	r0, r3
 8001190:	f000 f918 	bl	80013c4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001194:	4b06      	ldr	r3, [pc, #24]	@ (80011b0 <HAL_InitTick+0x64>)
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800119a:	2300      	movs	r3, #0
 800119c:	e000      	b.n	80011a0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
}
 80011a0:	0018      	movs	r0, r3
 80011a2:	46bd      	mov	sp, r7
 80011a4:	b003      	add	sp, #12
 80011a6:	bd90      	pop	{r4, r7, pc}
 80011a8:	20000000 	.word	0x20000000
 80011ac:	20000008 	.word	0x20000008
 80011b0:	20000004 	.word	0x20000004

080011b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011b8:	4b05      	ldr	r3, [pc, #20]	@ (80011d0 <HAL_IncTick+0x1c>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	001a      	movs	r2, r3
 80011be:	4b05      	ldr	r3, [pc, #20]	@ (80011d4 <HAL_IncTick+0x20>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	18d2      	adds	r2, r2, r3
 80011c4:	4b03      	ldr	r3, [pc, #12]	@ (80011d4 <HAL_IncTick+0x20>)
 80011c6:	601a      	str	r2, [r3, #0]
}
 80011c8:	46c0      	nop			@ (mov r8, r8)
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	46c0      	nop			@ (mov r8, r8)
 80011d0:	20000008 	.word	0x20000008
 80011d4:	20000204 	.word	0x20000204

080011d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  return uwTick;
 80011dc:	4b02      	ldr	r3, [pc, #8]	@ (80011e8 <HAL_GetTick+0x10>)
 80011de:	681b      	ldr	r3, [r3, #0]
}
 80011e0:	0018      	movs	r0, r3
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	46c0      	nop			@ (mov r8, r8)
 80011e8:	20000204 	.word	0x20000204

080011ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011f4:	f7ff fff0 	bl	80011d8 <HAL_GetTick>
 80011f8:	0003      	movs	r3, r0
 80011fa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	3301      	adds	r3, #1
 8001204:	d005      	beq.n	8001212 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001206:	4b0a      	ldr	r3, [pc, #40]	@ (8001230 <HAL_Delay+0x44>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	001a      	movs	r2, r3
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	189b      	adds	r3, r3, r2
 8001210:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001212:	46c0      	nop			@ (mov r8, r8)
 8001214:	f7ff ffe0 	bl	80011d8 <HAL_GetTick>
 8001218:	0002      	movs	r2, r0
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	68fa      	ldr	r2, [r7, #12]
 8001220:	429a      	cmp	r2, r3
 8001222:	d8f7      	bhi.n	8001214 <HAL_Delay+0x28>
  {
  }
}
 8001224:	46c0      	nop			@ (mov r8, r8)
 8001226:	46c0      	nop			@ (mov r8, r8)
 8001228:	46bd      	mov	sp, r7
 800122a:	b004      	add	sp, #16
 800122c:	bd80      	pop	{r7, pc}
 800122e:	46c0      	nop			@ (mov r8, r8)
 8001230:	20000008 	.word	0x20000008

08001234 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001238:	4b04      	ldr	r3, [pc, #16]	@ (800124c <HAL_SuspendTick+0x18>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	4b03      	ldr	r3, [pc, #12]	@ (800124c <HAL_SuspendTick+0x18>)
 800123e:	2102      	movs	r1, #2
 8001240:	438a      	bics	r2, r1
 8001242:	601a      	str	r2, [r3, #0]
}
 8001244:	46c0      	nop			@ (mov r8, r8)
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	46c0      	nop			@ (mov r8, r8)
 800124c:	e000e010 	.word	0xe000e010

08001250 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001254:	4b04      	ldr	r3, [pc, #16]	@ (8001268 <HAL_ResumeTick+0x18>)
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	4b03      	ldr	r3, [pc, #12]	@ (8001268 <HAL_ResumeTick+0x18>)
 800125a:	2102      	movs	r1, #2
 800125c:	430a      	orrs	r2, r1
 800125e:	601a      	str	r2, [r3, #0]
}
 8001260:	46c0      	nop			@ (mov r8, r8)
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	46c0      	nop			@ (mov r8, r8)
 8001268:	e000e010 	.word	0xe000e010

0800126c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	0002      	movs	r2, r0
 8001274:	1dfb      	adds	r3, r7, #7
 8001276:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001278:	1dfb      	adds	r3, r7, #7
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b7f      	cmp	r3, #127	@ 0x7f
 800127e:	d809      	bhi.n	8001294 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001280:	1dfb      	adds	r3, r7, #7
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	001a      	movs	r2, r3
 8001286:	231f      	movs	r3, #31
 8001288:	401a      	ands	r2, r3
 800128a:	4b04      	ldr	r3, [pc, #16]	@ (800129c <__NVIC_EnableIRQ+0x30>)
 800128c:	2101      	movs	r1, #1
 800128e:	4091      	lsls	r1, r2
 8001290:	000a      	movs	r2, r1
 8001292:	601a      	str	r2, [r3, #0]
  }
}
 8001294:	46c0      	nop			@ (mov r8, r8)
 8001296:	46bd      	mov	sp, r7
 8001298:	b002      	add	sp, #8
 800129a:	bd80      	pop	{r7, pc}
 800129c:	e000e100 	.word	0xe000e100

080012a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012a0:	b590      	push	{r4, r7, lr}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	0002      	movs	r2, r0
 80012a8:	6039      	str	r1, [r7, #0]
 80012aa:	1dfb      	adds	r3, r7, #7
 80012ac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80012ae:	1dfb      	adds	r3, r7, #7
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80012b4:	d828      	bhi.n	8001308 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012b6:	4a2f      	ldr	r2, [pc, #188]	@ (8001374 <__NVIC_SetPriority+0xd4>)
 80012b8:	1dfb      	adds	r3, r7, #7
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	b25b      	sxtb	r3, r3
 80012be:	089b      	lsrs	r3, r3, #2
 80012c0:	33c0      	adds	r3, #192	@ 0xc0
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	589b      	ldr	r3, [r3, r2]
 80012c6:	1dfa      	adds	r2, r7, #7
 80012c8:	7812      	ldrb	r2, [r2, #0]
 80012ca:	0011      	movs	r1, r2
 80012cc:	2203      	movs	r2, #3
 80012ce:	400a      	ands	r2, r1
 80012d0:	00d2      	lsls	r2, r2, #3
 80012d2:	21ff      	movs	r1, #255	@ 0xff
 80012d4:	4091      	lsls	r1, r2
 80012d6:	000a      	movs	r2, r1
 80012d8:	43d2      	mvns	r2, r2
 80012da:	401a      	ands	r2, r3
 80012dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	019b      	lsls	r3, r3, #6
 80012e2:	22ff      	movs	r2, #255	@ 0xff
 80012e4:	401a      	ands	r2, r3
 80012e6:	1dfb      	adds	r3, r7, #7
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	0018      	movs	r0, r3
 80012ec:	2303      	movs	r3, #3
 80012ee:	4003      	ands	r3, r0
 80012f0:	00db      	lsls	r3, r3, #3
 80012f2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012f4:	481f      	ldr	r0, [pc, #124]	@ (8001374 <__NVIC_SetPriority+0xd4>)
 80012f6:	1dfb      	adds	r3, r7, #7
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	b25b      	sxtb	r3, r3
 80012fc:	089b      	lsrs	r3, r3, #2
 80012fe:	430a      	orrs	r2, r1
 8001300:	33c0      	adds	r3, #192	@ 0xc0
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001306:	e031      	b.n	800136c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001308:	4a1b      	ldr	r2, [pc, #108]	@ (8001378 <__NVIC_SetPriority+0xd8>)
 800130a:	1dfb      	adds	r3, r7, #7
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	0019      	movs	r1, r3
 8001310:	230f      	movs	r3, #15
 8001312:	400b      	ands	r3, r1
 8001314:	3b08      	subs	r3, #8
 8001316:	089b      	lsrs	r3, r3, #2
 8001318:	3306      	adds	r3, #6
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	18d3      	adds	r3, r2, r3
 800131e:	3304      	adds	r3, #4
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	1dfa      	adds	r2, r7, #7
 8001324:	7812      	ldrb	r2, [r2, #0]
 8001326:	0011      	movs	r1, r2
 8001328:	2203      	movs	r2, #3
 800132a:	400a      	ands	r2, r1
 800132c:	00d2      	lsls	r2, r2, #3
 800132e:	21ff      	movs	r1, #255	@ 0xff
 8001330:	4091      	lsls	r1, r2
 8001332:	000a      	movs	r2, r1
 8001334:	43d2      	mvns	r2, r2
 8001336:	401a      	ands	r2, r3
 8001338:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	019b      	lsls	r3, r3, #6
 800133e:	22ff      	movs	r2, #255	@ 0xff
 8001340:	401a      	ands	r2, r3
 8001342:	1dfb      	adds	r3, r7, #7
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	0018      	movs	r0, r3
 8001348:	2303      	movs	r3, #3
 800134a:	4003      	ands	r3, r0
 800134c:	00db      	lsls	r3, r3, #3
 800134e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001350:	4809      	ldr	r0, [pc, #36]	@ (8001378 <__NVIC_SetPriority+0xd8>)
 8001352:	1dfb      	adds	r3, r7, #7
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	001c      	movs	r4, r3
 8001358:	230f      	movs	r3, #15
 800135a:	4023      	ands	r3, r4
 800135c:	3b08      	subs	r3, #8
 800135e:	089b      	lsrs	r3, r3, #2
 8001360:	430a      	orrs	r2, r1
 8001362:	3306      	adds	r3, #6
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	18c3      	adds	r3, r0, r3
 8001368:	3304      	adds	r3, #4
 800136a:	601a      	str	r2, [r3, #0]
}
 800136c:	46c0      	nop			@ (mov r8, r8)
 800136e:	46bd      	mov	sp, r7
 8001370:	b003      	add	sp, #12
 8001372:	bd90      	pop	{r4, r7, pc}
 8001374:	e000e100 	.word	0xe000e100
 8001378:	e000ed00 	.word	0xe000ed00

0800137c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	1e5a      	subs	r2, r3, #1
 8001388:	2380      	movs	r3, #128	@ 0x80
 800138a:	045b      	lsls	r3, r3, #17
 800138c:	429a      	cmp	r2, r3
 800138e:	d301      	bcc.n	8001394 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001390:	2301      	movs	r3, #1
 8001392:	e010      	b.n	80013b6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001394:	4b0a      	ldr	r3, [pc, #40]	@ (80013c0 <SysTick_Config+0x44>)
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	3a01      	subs	r2, #1
 800139a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800139c:	2301      	movs	r3, #1
 800139e:	425b      	negs	r3, r3
 80013a0:	2103      	movs	r1, #3
 80013a2:	0018      	movs	r0, r3
 80013a4:	f7ff ff7c 	bl	80012a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013a8:	4b05      	ldr	r3, [pc, #20]	@ (80013c0 <SysTick_Config+0x44>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ae:	4b04      	ldr	r3, [pc, #16]	@ (80013c0 <SysTick_Config+0x44>)
 80013b0:	2207      	movs	r2, #7
 80013b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	0018      	movs	r0, r3
 80013b8:	46bd      	mov	sp, r7
 80013ba:	b002      	add	sp, #8
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	46c0      	nop			@ (mov r8, r8)
 80013c0:	e000e010 	.word	0xe000e010

080013c4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	60b9      	str	r1, [r7, #8]
 80013cc:	607a      	str	r2, [r7, #4]
 80013ce:	210f      	movs	r1, #15
 80013d0:	187b      	adds	r3, r7, r1
 80013d2:	1c02      	adds	r2, r0, #0
 80013d4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80013d6:	68ba      	ldr	r2, [r7, #8]
 80013d8:	187b      	adds	r3, r7, r1
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	b25b      	sxtb	r3, r3
 80013de:	0011      	movs	r1, r2
 80013e0:	0018      	movs	r0, r3
 80013e2:	f7ff ff5d 	bl	80012a0 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80013e6:	46c0      	nop			@ (mov r8, r8)
 80013e8:	46bd      	mov	sp, r7
 80013ea:	b004      	add	sp, #16
 80013ec:	bd80      	pop	{r7, pc}

080013ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b082      	sub	sp, #8
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	0002      	movs	r2, r0
 80013f6:	1dfb      	adds	r3, r7, #7
 80013f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013fa:	1dfb      	adds	r3, r7, #7
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	b25b      	sxtb	r3, r3
 8001400:	0018      	movs	r0, r3
 8001402:	f7ff ff33 	bl	800126c <__NVIC_EnableIRQ>
}
 8001406:	46c0      	nop			@ (mov r8, r8)
 8001408:	46bd      	mov	sp, r7
 800140a:	b002      	add	sp, #8
 800140c:	bd80      	pop	{r7, pc}

0800140e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b082      	sub	sp, #8
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	0018      	movs	r0, r3
 800141a:	f7ff ffaf 	bl	800137c <SysTick_Config>
 800141e:	0003      	movs	r3, r0
}
 8001420:	0018      	movs	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	b002      	add	sp, #8
 8001426:	bd80      	pop	{r7, pc}

08001428 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001432:	2300      	movs	r3, #0
 8001434:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001436:	2300      	movs	r3, #0
 8001438:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800143a:	2300      	movs	r3, #0
 800143c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800143e:	e155      	b.n	80016ec <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2101      	movs	r1, #1
 8001446:	697a      	ldr	r2, [r7, #20]
 8001448:	4091      	lsls	r1, r2
 800144a:	000a      	movs	r2, r1
 800144c:	4013      	ands	r3, r2
 800144e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d100      	bne.n	8001458 <HAL_GPIO_Init+0x30>
 8001456:	e146      	b.n	80016e6 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	2203      	movs	r2, #3
 800145e:	4013      	ands	r3, r2
 8001460:	2b01      	cmp	r3, #1
 8001462:	d005      	beq.n	8001470 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	2203      	movs	r2, #3
 800146a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800146c:	2b02      	cmp	r3, #2
 800146e:	d130      	bne.n	80014d2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	2203      	movs	r2, #3
 800147c:	409a      	lsls	r2, r3
 800147e:	0013      	movs	r3, r2
 8001480:	43da      	mvns	r2, r3
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	4013      	ands	r3, r2
 8001486:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	68da      	ldr	r2, [r3, #12]
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	409a      	lsls	r2, r3
 8001492:	0013      	movs	r3, r2
 8001494:	693a      	ldr	r2, [r7, #16]
 8001496:	4313      	orrs	r3, r2
 8001498:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	693a      	ldr	r2, [r7, #16]
 800149e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014a6:	2201      	movs	r2, #1
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	409a      	lsls	r2, r3
 80014ac:	0013      	movs	r3, r2
 80014ae:	43da      	mvns	r2, r3
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	4013      	ands	r3, r2
 80014b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	091b      	lsrs	r3, r3, #4
 80014bc:	2201      	movs	r2, #1
 80014be:	401a      	ands	r2, r3
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	409a      	lsls	r2, r3
 80014c4:	0013      	movs	r3, r2
 80014c6:	693a      	ldr	r2, [r7, #16]
 80014c8:	4313      	orrs	r3, r2
 80014ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	693a      	ldr	r2, [r7, #16]
 80014d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	2203      	movs	r2, #3
 80014d8:	4013      	ands	r3, r2
 80014da:	2b03      	cmp	r3, #3
 80014dc:	d017      	beq.n	800150e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	2203      	movs	r2, #3
 80014ea:	409a      	lsls	r2, r3
 80014ec:	0013      	movs	r3, r2
 80014ee:	43da      	mvns	r2, r3
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	4013      	ands	r3, r2
 80014f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	689a      	ldr	r2, [r3, #8]
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	005b      	lsls	r3, r3, #1
 80014fe:	409a      	lsls	r2, r3
 8001500:	0013      	movs	r3, r2
 8001502:	693a      	ldr	r2, [r7, #16]
 8001504:	4313      	orrs	r3, r2
 8001506:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	693a      	ldr	r2, [r7, #16]
 800150c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	2203      	movs	r2, #3
 8001514:	4013      	ands	r3, r2
 8001516:	2b02      	cmp	r3, #2
 8001518:	d123      	bne.n	8001562 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	08da      	lsrs	r2, r3, #3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	3208      	adds	r2, #8
 8001522:	0092      	lsls	r2, r2, #2
 8001524:	58d3      	ldr	r3, [r2, r3]
 8001526:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	2207      	movs	r2, #7
 800152c:	4013      	ands	r3, r2
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	220f      	movs	r2, #15
 8001532:	409a      	lsls	r2, r3
 8001534:	0013      	movs	r3, r2
 8001536:	43da      	mvns	r2, r3
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	4013      	ands	r3, r2
 800153c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	691a      	ldr	r2, [r3, #16]
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	2107      	movs	r1, #7
 8001546:	400b      	ands	r3, r1
 8001548:	009b      	lsls	r3, r3, #2
 800154a:	409a      	lsls	r2, r3
 800154c:	0013      	movs	r3, r2
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	4313      	orrs	r3, r2
 8001552:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	08da      	lsrs	r2, r3, #3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3208      	adds	r2, #8
 800155c:	0092      	lsls	r2, r2, #2
 800155e:	6939      	ldr	r1, [r7, #16]
 8001560:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	2203      	movs	r2, #3
 800156e:	409a      	lsls	r2, r3
 8001570:	0013      	movs	r3, r2
 8001572:	43da      	mvns	r2, r3
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	4013      	ands	r3, r2
 8001578:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	2203      	movs	r2, #3
 8001580:	401a      	ands	r2, r3
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	409a      	lsls	r2, r3
 8001588:	0013      	movs	r3, r2
 800158a:	693a      	ldr	r2, [r7, #16]
 800158c:	4313      	orrs	r3, r2
 800158e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	693a      	ldr	r2, [r7, #16]
 8001594:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685a      	ldr	r2, [r3, #4]
 800159a:	23c0      	movs	r3, #192	@ 0xc0
 800159c:	029b      	lsls	r3, r3, #10
 800159e:	4013      	ands	r3, r2
 80015a0:	d100      	bne.n	80015a4 <HAL_GPIO_Init+0x17c>
 80015a2:	e0a0      	b.n	80016e6 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015a4:	4b57      	ldr	r3, [pc, #348]	@ (8001704 <HAL_GPIO_Init+0x2dc>)
 80015a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015a8:	4b56      	ldr	r3, [pc, #344]	@ (8001704 <HAL_GPIO_Init+0x2dc>)
 80015aa:	2101      	movs	r1, #1
 80015ac:	430a      	orrs	r2, r1
 80015ae:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80015b0:	4a55      	ldr	r2, [pc, #340]	@ (8001708 <HAL_GPIO_Init+0x2e0>)
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	089b      	lsrs	r3, r3, #2
 80015b6:	3302      	adds	r3, #2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	589b      	ldr	r3, [r3, r2]
 80015bc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80015be:	697b      	ldr	r3, [r7, #20]
 80015c0:	2203      	movs	r2, #3
 80015c2:	4013      	ands	r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	220f      	movs	r2, #15
 80015c8:	409a      	lsls	r2, r3
 80015ca:	0013      	movs	r3, r2
 80015cc:	43da      	mvns	r2, r3
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	4013      	ands	r3, r2
 80015d2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	23a0      	movs	r3, #160	@ 0xa0
 80015d8:	05db      	lsls	r3, r3, #23
 80015da:	429a      	cmp	r2, r3
 80015dc:	d01f      	beq.n	800161e <HAL_GPIO_Init+0x1f6>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4a4a      	ldr	r2, [pc, #296]	@ (800170c <HAL_GPIO_Init+0x2e4>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d019      	beq.n	800161a <HAL_GPIO_Init+0x1f2>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4a49      	ldr	r2, [pc, #292]	@ (8001710 <HAL_GPIO_Init+0x2e8>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d013      	beq.n	8001616 <HAL_GPIO_Init+0x1ee>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4a48      	ldr	r2, [pc, #288]	@ (8001714 <HAL_GPIO_Init+0x2ec>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d00d      	beq.n	8001612 <HAL_GPIO_Init+0x1ea>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	4a47      	ldr	r2, [pc, #284]	@ (8001718 <HAL_GPIO_Init+0x2f0>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d007      	beq.n	800160e <HAL_GPIO_Init+0x1e6>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4a46      	ldr	r2, [pc, #280]	@ (800171c <HAL_GPIO_Init+0x2f4>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d101      	bne.n	800160a <HAL_GPIO_Init+0x1e2>
 8001606:	2305      	movs	r3, #5
 8001608:	e00a      	b.n	8001620 <HAL_GPIO_Init+0x1f8>
 800160a:	2306      	movs	r3, #6
 800160c:	e008      	b.n	8001620 <HAL_GPIO_Init+0x1f8>
 800160e:	2304      	movs	r3, #4
 8001610:	e006      	b.n	8001620 <HAL_GPIO_Init+0x1f8>
 8001612:	2303      	movs	r3, #3
 8001614:	e004      	b.n	8001620 <HAL_GPIO_Init+0x1f8>
 8001616:	2302      	movs	r3, #2
 8001618:	e002      	b.n	8001620 <HAL_GPIO_Init+0x1f8>
 800161a:	2301      	movs	r3, #1
 800161c:	e000      	b.n	8001620 <HAL_GPIO_Init+0x1f8>
 800161e:	2300      	movs	r3, #0
 8001620:	697a      	ldr	r2, [r7, #20]
 8001622:	2103      	movs	r1, #3
 8001624:	400a      	ands	r2, r1
 8001626:	0092      	lsls	r2, r2, #2
 8001628:	4093      	lsls	r3, r2
 800162a:	693a      	ldr	r2, [r7, #16]
 800162c:	4313      	orrs	r3, r2
 800162e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001630:	4935      	ldr	r1, [pc, #212]	@ (8001708 <HAL_GPIO_Init+0x2e0>)
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	089b      	lsrs	r3, r3, #2
 8001636:	3302      	adds	r3, #2
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	693a      	ldr	r2, [r7, #16]
 800163c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800163e:	4b38      	ldr	r3, [pc, #224]	@ (8001720 <HAL_GPIO_Init+0x2f8>)
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	43da      	mvns	r2, r3
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	4013      	ands	r3, r2
 800164c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	685a      	ldr	r2, [r3, #4]
 8001652:	2380      	movs	r3, #128	@ 0x80
 8001654:	035b      	lsls	r3, r3, #13
 8001656:	4013      	ands	r3, r2
 8001658:	d003      	beq.n	8001662 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800165a:	693a      	ldr	r2, [r7, #16]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	4313      	orrs	r3, r2
 8001660:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001662:	4b2f      	ldr	r3, [pc, #188]	@ (8001720 <HAL_GPIO_Init+0x2f8>)
 8001664:	693a      	ldr	r2, [r7, #16]
 8001666:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001668:	4b2d      	ldr	r3, [pc, #180]	@ (8001720 <HAL_GPIO_Init+0x2f8>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	43da      	mvns	r2, r3
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	4013      	ands	r3, r2
 8001676:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685a      	ldr	r2, [r3, #4]
 800167c:	2380      	movs	r3, #128	@ 0x80
 800167e:	039b      	lsls	r3, r3, #14
 8001680:	4013      	ands	r3, r2
 8001682:	d003      	beq.n	800168c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001684:	693a      	ldr	r2, [r7, #16]
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	4313      	orrs	r3, r2
 800168a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800168c:	4b24      	ldr	r3, [pc, #144]	@ (8001720 <HAL_GPIO_Init+0x2f8>)
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001692:	4b23      	ldr	r3, [pc, #140]	@ (8001720 <HAL_GPIO_Init+0x2f8>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	43da      	mvns	r2, r3
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	4013      	ands	r3, r2
 80016a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	685a      	ldr	r2, [r3, #4]
 80016a6:	2380      	movs	r3, #128	@ 0x80
 80016a8:	029b      	lsls	r3, r3, #10
 80016aa:	4013      	ands	r3, r2
 80016ac:	d003      	beq.n	80016b6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80016b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001720 <HAL_GPIO_Init+0x2f8>)
 80016b8:	693a      	ldr	r2, [r7, #16]
 80016ba:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016bc:	4b18      	ldr	r3, [pc, #96]	@ (8001720 <HAL_GPIO_Init+0x2f8>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	43da      	mvns	r2, r3
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	4013      	ands	r3, r2
 80016ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	685a      	ldr	r2, [r3, #4]
 80016d0:	2380      	movs	r3, #128	@ 0x80
 80016d2:	025b      	lsls	r3, r3, #9
 80016d4:	4013      	ands	r3, r2
 80016d6:	d003      	beq.n	80016e0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80016d8:	693a      	ldr	r2, [r7, #16]
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	4313      	orrs	r3, r2
 80016de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80016e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001720 <HAL_GPIO_Init+0x2f8>)
 80016e2:	693a      	ldr	r2, [r7, #16]
 80016e4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	3301      	adds	r3, #1
 80016ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	40da      	lsrs	r2, r3
 80016f4:	1e13      	subs	r3, r2, #0
 80016f6:	d000      	beq.n	80016fa <HAL_GPIO_Init+0x2d2>
 80016f8:	e6a2      	b.n	8001440 <HAL_GPIO_Init+0x18>
  }
}
 80016fa:	46c0      	nop			@ (mov r8, r8)
 80016fc:	46c0      	nop			@ (mov r8, r8)
 80016fe:	46bd      	mov	sp, r7
 8001700:	b006      	add	sp, #24
 8001702:	bd80      	pop	{r7, pc}
 8001704:	40021000 	.word	0x40021000
 8001708:	40010000 	.word	0x40010000
 800170c:	50000400 	.word	0x50000400
 8001710:	50000800 	.word	0x50000800
 8001714:	50000c00 	.word	0x50000c00
 8001718:	50001000 	.word	0x50001000
 800171c:	50001c00 	.word	0x50001c00
 8001720:	40010400 	.word	0x40010400

08001724 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b086      	sub	sp, #24
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800172e:	2300      	movs	r3, #0
 8001730:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001732:	2300      	movs	r3, #0
 8001734:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 800173a:	e0bc      	b.n	80018b6 <HAL_GPIO_DeInit+0x192>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Pin) & (1U << position);
 800173c:	2201      	movs	r2, #1
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	409a      	lsls	r2, r3
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	4013      	ands	r3, r2
 8001746:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d100      	bne.n	8001750 <HAL_GPIO_DeInit+0x2c>
 800174e:	e0af      	b.n	80018b0 <HAL_GPIO_DeInit+0x18c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8001750:	4a5e      	ldr	r2, [pc, #376]	@ (80018cc <HAL_GPIO_DeInit+0x1a8>)
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	089b      	lsrs	r3, r3, #2
 8001756:	3302      	adds	r3, #2
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	589b      	ldr	r3, [r3, r2]
 800175c:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	2203      	movs	r2, #3
 8001762:	4013      	ands	r3, r2
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	220f      	movs	r2, #15
 8001768:	409a      	lsls	r2, r3
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	4013      	ands	r3, r2
 800176e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	23a0      	movs	r3, #160	@ 0xa0
 8001774:	05db      	lsls	r3, r3, #23
 8001776:	429a      	cmp	r2, r3
 8001778:	d01f      	beq.n	80017ba <HAL_GPIO_DeInit+0x96>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4a54      	ldr	r2, [pc, #336]	@ (80018d0 <HAL_GPIO_DeInit+0x1ac>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d019      	beq.n	80017b6 <HAL_GPIO_DeInit+0x92>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	4a53      	ldr	r2, [pc, #332]	@ (80018d4 <HAL_GPIO_DeInit+0x1b0>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d013      	beq.n	80017b2 <HAL_GPIO_DeInit+0x8e>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4a52      	ldr	r2, [pc, #328]	@ (80018d8 <HAL_GPIO_DeInit+0x1b4>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d00d      	beq.n	80017ae <HAL_GPIO_DeInit+0x8a>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4a51      	ldr	r2, [pc, #324]	@ (80018dc <HAL_GPIO_DeInit+0x1b8>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d007      	beq.n	80017aa <HAL_GPIO_DeInit+0x86>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4a50      	ldr	r2, [pc, #320]	@ (80018e0 <HAL_GPIO_DeInit+0x1bc>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d101      	bne.n	80017a6 <HAL_GPIO_DeInit+0x82>
 80017a2:	2305      	movs	r3, #5
 80017a4:	e00a      	b.n	80017bc <HAL_GPIO_DeInit+0x98>
 80017a6:	2306      	movs	r3, #6
 80017a8:	e008      	b.n	80017bc <HAL_GPIO_DeInit+0x98>
 80017aa:	2304      	movs	r3, #4
 80017ac:	e006      	b.n	80017bc <HAL_GPIO_DeInit+0x98>
 80017ae:	2303      	movs	r3, #3
 80017b0:	e004      	b.n	80017bc <HAL_GPIO_DeInit+0x98>
 80017b2:	2302      	movs	r3, #2
 80017b4:	e002      	b.n	80017bc <HAL_GPIO_DeInit+0x98>
 80017b6:	2301      	movs	r3, #1
 80017b8:	e000      	b.n	80017bc <HAL_GPIO_DeInit+0x98>
 80017ba:	2300      	movs	r3, #0
 80017bc:	697a      	ldr	r2, [r7, #20]
 80017be:	2103      	movs	r1, #3
 80017c0:	400a      	ands	r2, r1
 80017c2:	0092      	lsls	r2, r2, #2
 80017c4:	4093      	lsls	r3, r2
 80017c6:	68fa      	ldr	r2, [r7, #12]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d132      	bne.n	8001832 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80017cc:	4b45      	ldr	r3, [pc, #276]	@ (80018e4 <HAL_GPIO_DeInit+0x1c0>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	43d9      	mvns	r1, r3
 80017d4:	4b43      	ldr	r3, [pc, #268]	@ (80018e4 <HAL_GPIO_DeInit+0x1c0>)
 80017d6:	400a      	ands	r2, r1
 80017d8:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80017da:	4b42      	ldr	r3, [pc, #264]	@ (80018e4 <HAL_GPIO_DeInit+0x1c0>)
 80017dc:	685a      	ldr	r2, [r3, #4]
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	43d9      	mvns	r1, r3
 80017e2:	4b40      	ldr	r3, [pc, #256]	@ (80018e4 <HAL_GPIO_DeInit+0x1c0>)
 80017e4:	400a      	ands	r2, r1
 80017e6:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80017e8:	4b3e      	ldr	r3, [pc, #248]	@ (80018e4 <HAL_GPIO_DeInit+0x1c0>)
 80017ea:	68da      	ldr	r2, [r3, #12]
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	43d9      	mvns	r1, r3
 80017f0:	4b3c      	ldr	r3, [pc, #240]	@ (80018e4 <HAL_GPIO_DeInit+0x1c0>)
 80017f2:	400a      	ands	r2, r1
 80017f4:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80017f6:	4b3b      	ldr	r3, [pc, #236]	@ (80018e4 <HAL_GPIO_DeInit+0x1c0>)
 80017f8:	689a      	ldr	r2, [r3, #8]
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	43d9      	mvns	r1, r3
 80017fe:	4b39      	ldr	r3, [pc, #228]	@ (80018e4 <HAL_GPIO_DeInit+0x1c0>)
 8001800:	400a      	ands	r2, r1
 8001802:	609a      	str	r2, [r3, #8]

        tmp = (0x0FUL) << (4U * (position & 0x03U));
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	2203      	movs	r2, #3
 8001808:	4013      	ands	r3, r2
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	220f      	movs	r2, #15
 800180e:	409a      	lsls	r2, r3
 8001810:	0013      	movs	r3, r2
 8001812:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001814:	4a2d      	ldr	r2, [pc, #180]	@ (80018cc <HAL_GPIO_DeInit+0x1a8>)
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	089b      	lsrs	r3, r3, #2
 800181a:	3302      	adds	r3, #2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	589a      	ldr	r2, [r3, r2]
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	43d9      	mvns	r1, r3
 8001824:	4829      	ldr	r0, [pc, #164]	@ (80018cc <HAL_GPIO_DeInit+0x1a8>)
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	089b      	lsrs	r3, r3, #2
 800182a:	400a      	ands	r2, r1
 800182c:	3302      	adds	r3, #2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Analog Mode (reset state) */
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	2103      	movs	r1, #3
 800183c:	4099      	lsls	r1, r3
 800183e:	000b      	movs	r3, r1
 8001840:	431a      	orrs	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	08da      	lsrs	r2, r3, #3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	3208      	adds	r2, #8
 800184e:	0092      	lsls	r2, r2, #2
 8001850:	58d3      	ldr	r3, [r2, r3]
 8001852:	697a      	ldr	r2, [r7, #20]
 8001854:	2107      	movs	r1, #7
 8001856:	400a      	ands	r2, r1
 8001858:	0092      	lsls	r2, r2, #2
 800185a:	210f      	movs	r1, #15
 800185c:	4091      	lsls	r1, r2
 800185e:	000a      	movs	r2, r1
 8001860:	43d1      	mvns	r1, r2
 8001862:	697a      	ldr	r2, [r7, #20]
 8001864:	08d2      	lsrs	r2, r2, #3
 8001866:	4019      	ands	r1, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	3208      	adds	r2, #8
 800186c:	0092      	lsls	r2, r2, #2
 800186e:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	697a      	ldr	r2, [r7, #20]
 8001876:	0052      	lsls	r2, r2, #1
 8001878:	2103      	movs	r1, #3
 800187a:	4091      	lsls	r1, r2
 800187c:	000a      	movs	r2, r1
 800187e:	43d2      	mvns	r2, r2
 8001880:	401a      	ands	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	2101      	movs	r1, #1
 800188c:	697a      	ldr	r2, [r7, #20]
 800188e:	4091      	lsls	r1, r2
 8001890:	000a      	movs	r2, r1
 8001892:	43d2      	mvns	r2, r2
 8001894:	401a      	ands	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	0052      	lsls	r2, r2, #1
 80018a2:	2103      	movs	r1, #3
 80018a4:	4091      	lsls	r1, r2
 80018a6:	000a      	movs	r2, r1
 80018a8:	43d2      	mvns	r2, r2
 80018aa:	401a      	ands	r2, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	609a      	str	r2, [r3, #8]
    }
    position++;
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	3301      	adds	r3, #1
 80018b4:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0)
 80018b6:	683a      	ldr	r2, [r7, #0]
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	40da      	lsrs	r2, r3
 80018bc:	1e13      	subs	r3, r2, #0
 80018be:	d000      	beq.n	80018c2 <HAL_GPIO_DeInit+0x19e>
 80018c0:	e73c      	b.n	800173c <HAL_GPIO_DeInit+0x18>
  }
}
 80018c2:	46c0      	nop			@ (mov r8, r8)
 80018c4:	46c0      	nop			@ (mov r8, r8)
 80018c6:	46bd      	mov	sp, r7
 80018c8:	b006      	add	sp, #24
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	40010000 	.word	0x40010000
 80018d0:	50000400 	.word	0x50000400
 80018d4:	50000800 	.word	0x50000800
 80018d8:	50000c00 	.word	0x50000c00
 80018dc:	50001000 	.word	0x50001000
 80018e0:	50001c00 	.word	0x50001c00
 80018e4:	40010400 	.word	0x40010400

080018e8 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	0008      	movs	r0, r1
 80018f2:	0011      	movs	r1, r2
 80018f4:	1cbb      	adds	r3, r7, #2
 80018f6:	1c02      	adds	r2, r0, #0
 80018f8:	801a      	strh	r2, [r3, #0]
 80018fa:	1c7b      	adds	r3, r7, #1
 80018fc:	1c0a      	adds	r2, r1, #0
 80018fe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001900:	1c7b      	adds	r3, r7, #1
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d004      	beq.n	8001912 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001908:	1cbb      	adds	r3, r7, #2
 800190a:	881a      	ldrh	r2, [r3, #0]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001910:	e003      	b.n	800191a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001912:	1cbb      	adds	r3, r7, #2
 8001914:	881a      	ldrh	r2, [r3, #0]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800191a:	46c0      	nop			@ (mov r8, r8)
 800191c:	46bd      	mov	sp, r7
 800191e:	b002      	add	sp, #8
 8001920:	bd80      	pop	{r7, pc}
	...

08001924 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d101      	bne.n	8001936 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e08f      	b.n	8001a56 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2241      	movs	r2, #65	@ 0x41
 800193a:	5c9b      	ldrb	r3, [r3, r2]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	2b00      	cmp	r3, #0
 8001940:	d107      	bne.n	8001952 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2240      	movs	r2, #64	@ 0x40
 8001946:	2100      	movs	r1, #0
 8001948:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	0018      	movs	r0, r3
 800194e:	f7ff fa2d 	bl	8000dac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2241      	movs	r2, #65	@ 0x41
 8001956:	2124      	movs	r1, #36	@ 0x24
 8001958:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2101      	movs	r1, #1
 8001966:	438a      	bics	r2, r1
 8001968:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685a      	ldr	r2, [r3, #4]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	493b      	ldr	r1, [pc, #236]	@ (8001a60 <HAL_I2C_Init+0x13c>)
 8001974:	400a      	ands	r2, r1
 8001976:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	689a      	ldr	r2, [r3, #8]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4938      	ldr	r1, [pc, #224]	@ (8001a64 <HAL_I2C_Init+0x140>)
 8001984:	400a      	ands	r2, r1
 8001986:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	2b01      	cmp	r3, #1
 800198e:	d108      	bne.n	80019a2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	689a      	ldr	r2, [r3, #8]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	2180      	movs	r1, #128	@ 0x80
 800199a:	0209      	lsls	r1, r1, #8
 800199c:	430a      	orrs	r2, r1
 800199e:	609a      	str	r2, [r3, #8]
 80019a0:	e007      	b.n	80019b2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	689a      	ldr	r2, [r3, #8]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2184      	movs	r1, #132	@ 0x84
 80019ac:	0209      	lsls	r1, r1, #8
 80019ae:	430a      	orrs	r2, r1
 80019b0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	68db      	ldr	r3, [r3, #12]
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d109      	bne.n	80019ce <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	685a      	ldr	r2, [r3, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2180      	movs	r1, #128	@ 0x80
 80019c6:	0109      	lsls	r1, r1, #4
 80019c8:	430a      	orrs	r2, r1
 80019ca:	605a      	str	r2, [r3, #4]
 80019cc:	e007      	b.n	80019de <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4923      	ldr	r1, [pc, #140]	@ (8001a68 <HAL_I2C_Init+0x144>)
 80019da:	400a      	ands	r2, r1
 80019dc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	685a      	ldr	r2, [r3, #4]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4920      	ldr	r1, [pc, #128]	@ (8001a6c <HAL_I2C_Init+0x148>)
 80019ea:	430a      	orrs	r2, r1
 80019ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	68da      	ldr	r2, [r3, #12]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	491a      	ldr	r1, [pc, #104]	@ (8001a64 <HAL_I2C_Init+0x140>)
 80019fa:	400a      	ands	r2, r1
 80019fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	691a      	ldr	r2, [r3, #16]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	431a      	orrs	r2, r3
 8001a08:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	699b      	ldr	r3, [r3, #24]
 8001a0e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	430a      	orrs	r2, r1
 8001a16:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	69d9      	ldr	r1, [r3, #28]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6a1a      	ldr	r2, [r3, #32]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	430a      	orrs	r2, r1
 8001a26:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2101      	movs	r1, #1
 8001a34:	430a      	orrs	r2, r1
 8001a36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2241      	movs	r2, #65	@ 0x41
 8001a42:	2120      	movs	r1, #32
 8001a44:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2242      	movs	r2, #66	@ 0x42
 8001a50:	2100      	movs	r1, #0
 8001a52:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	0018      	movs	r0, r3
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	b002      	add	sp, #8
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	46c0      	nop			@ (mov r8, r8)
 8001a60:	f0ffffff 	.word	0xf0ffffff
 8001a64:	ffff7fff 	.word	0xffff7fff
 8001a68:	fffff7ff 	.word	0xfffff7ff
 8001a6c:	02008000 	.word	0x02008000

08001a70 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d101      	bne.n	8001a82 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e022      	b.n	8001ac8 <HAL_I2C_DeInit+0x58>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2241      	movs	r2, #65	@ 0x41
 8001a86:	2124      	movs	r1, #36	@ 0x24
 8001a88:	5499      	strb	r1, [r3, r2]

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2101      	movs	r1, #1
 8001a96:	438a      	bics	r2, r1
 8001a98:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	0018      	movs	r0, r3
 8001a9e:	f7ff f9c9 	bl	8000e34 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2241      	movs	r2, #65	@ 0x41
 8001aac:	2100      	movs	r1, #0
 8001aae:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2242      	movs	r2, #66	@ 0x42
 8001aba:	2100      	movs	r1, #0
 8001abc:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2240      	movs	r2, #64	@ 0x40
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001ac6:	2300      	movs	r3, #0
}
 8001ac8:	0018      	movs	r0, r3
 8001aca:	46bd      	mov	sp, r7
 8001acc:	b002      	add	sp, #8
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2241      	movs	r2, #65	@ 0x41
 8001ade:	5c9b      	ldrb	r3, [r3, r2]
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	2b20      	cmp	r3, #32
 8001ae4:	d138      	bne.n	8001b58 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2240      	movs	r2, #64	@ 0x40
 8001aea:	5c9b      	ldrb	r3, [r3, r2]
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d101      	bne.n	8001af4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001af0:	2302      	movs	r3, #2
 8001af2:	e032      	b.n	8001b5a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2240      	movs	r2, #64	@ 0x40
 8001af8:	2101      	movs	r1, #1
 8001afa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2241      	movs	r2, #65	@ 0x41
 8001b00:	2124      	movs	r1, #36	@ 0x24
 8001b02:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2101      	movs	r1, #1
 8001b10:	438a      	bics	r2, r1
 8001b12:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4911      	ldr	r1, [pc, #68]	@ (8001b64 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001b20:	400a      	ands	r2, r1
 8001b22:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	6819      	ldr	r1, [r3, #0]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	683a      	ldr	r2, [r7, #0]
 8001b30:	430a      	orrs	r2, r1
 8001b32:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2101      	movs	r1, #1
 8001b40:	430a      	orrs	r2, r1
 8001b42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2241      	movs	r2, #65	@ 0x41
 8001b48:	2120      	movs	r1, #32
 8001b4a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2240      	movs	r2, #64	@ 0x40
 8001b50:	2100      	movs	r1, #0
 8001b52:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b54:	2300      	movs	r3, #0
 8001b56:	e000      	b.n	8001b5a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001b58:	2302      	movs	r3, #2
  }
}
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	b002      	add	sp, #8
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	46c0      	nop			@ (mov r8, r8)
 8001b64:	ffffefff 	.word	0xffffefff

08001b68 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2241      	movs	r2, #65	@ 0x41
 8001b76:	5c9b      	ldrb	r3, [r3, r2]
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b20      	cmp	r3, #32
 8001b7c:	d139      	bne.n	8001bf2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2240      	movs	r2, #64	@ 0x40
 8001b82:	5c9b      	ldrb	r3, [r3, r2]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d101      	bne.n	8001b8c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001b88:	2302      	movs	r3, #2
 8001b8a:	e033      	b.n	8001bf4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2240      	movs	r2, #64	@ 0x40
 8001b90:	2101      	movs	r1, #1
 8001b92:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2241      	movs	r2, #65	@ 0x41
 8001b98:	2124      	movs	r1, #36	@ 0x24
 8001b9a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	438a      	bics	r2, r1
 8001baa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	4a11      	ldr	r2, [pc, #68]	@ (8001bfc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001bb8:	4013      	ands	r3, r2
 8001bba:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	021b      	lsls	r3, r3, #8
 8001bc0:	68fa      	ldr	r2, [r7, #12]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2101      	movs	r1, #1
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2241      	movs	r2, #65	@ 0x41
 8001be2:	2120      	movs	r1, #32
 8001be4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2240      	movs	r2, #64	@ 0x40
 8001bea:	2100      	movs	r1, #0
 8001bec:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	e000      	b.n	8001bf4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001bf2:	2302      	movs	r3, #2
  }
}
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	b004      	add	sp, #16
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	fffff0ff 	.word	0xfffff0ff

08001c00 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	000a      	movs	r2, r1
 8001c0a:	1cfb      	adds	r3, r7, #3
 8001c0c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0U;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8001c12:	4b25      	ldr	r3, [pc, #148]	@ (8001ca8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	2380      	movs	r3, #128	@ 0x80
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8001c1e:	4b23      	ldr	r3, [pc, #140]	@ (8001cac <HAL_PWR_EnterSTOPMode+0xac>)
 8001c20:	6a1b      	ldr	r3, [r3, #32]
 8001c22:	2201      	movs	r2, #1
 8001c24:	4013      	ands	r3, r2
 8001c26:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d008      	beq.n	8001c40 <HAL_PWR_EnterSTOPMode+0x40>
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d005      	beq.n	8001c40 <HAL_PWR_EnterSTOPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8001c34:	4b1c      	ldr	r3, [pc, #112]	@ (8001ca8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4b1b      	ldr	r3, [pc, #108]	@ (8001ca8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001c3a:	491d      	ldr	r1, [pc, #116]	@ (8001cb0 <HAL_PWR_EnterSTOPMode+0xb0>)
 8001c3c:	400a      	ands	r2, r1
 8001c3e:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
 8001c40:	4b19      	ldr	r3, [pc, #100]	@ (8001ca8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	617b      	str	r3, [r7, #20]
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	2203      	movs	r2, #3
 8001c4a:	4393      	bics	r3, r2
 8001c4c:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8001c4e:	697a      	ldr	r2, [r7, #20]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 8001c56:	4b14      	ldr	r3, [pc, #80]	@ (8001ca8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001c58:	697a      	ldr	r2, [r7, #20]
 8001c5a:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8001c5c:	4b15      	ldr	r3, [pc, #84]	@ (8001cb4 <HAL_PWR_EnterSTOPMode+0xb4>)
 8001c5e:	691a      	ldr	r2, [r3, #16]
 8001c60:	4b14      	ldr	r3, [pc, #80]	@ (8001cb4 <HAL_PWR_EnterSTOPMode+0xb4>)
 8001c62:	2104      	movs	r1, #4
 8001c64:	430a      	orrs	r2, r1
 8001c66:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8001c68:	1cfb      	adds	r3, r7, #3
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d101      	bne.n	8001c74 <HAL_PWR_EnterSTOPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8001c70:	bf30      	wfi
 8001c72:	e002      	b.n	8001c7a <HAL_PWR_EnterSTOPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8001c74:	bf40      	sev
    __WFE();
 8001c76:	bf20      	wfe
    __WFE();
 8001c78:	bf20      	wfe
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8001c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb4 <HAL_PWR_EnterSTOPMode+0xb4>)
 8001c7c:	691a      	ldr	r2, [r3, #16]
 8001c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb4 <HAL_PWR_EnterSTOPMode+0xb4>)
 8001c80:	2104      	movs	r1, #4
 8001c82:	438a      	bics	r2, r1
 8001c84:	611a      	str	r2, [r3, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d009      	beq.n	8001ca0 <HAL_PWR_EnterSTOPMode+0xa0>
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d006      	beq.n	8001ca0 <HAL_PWR_EnterSTOPMode+0xa0>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8001c92:	4b05      	ldr	r3, [pc, #20]	@ (8001ca8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	4b04      	ldr	r3, [pc, #16]	@ (8001ca8 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001c98:	2180      	movs	r1, #128	@ 0x80
 8001c9a:	0089      	lsls	r1, r1, #2
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	601a      	str	r2, [r3, #0]
  }
}
 8001ca0:	46c0      	nop			@ (mov r8, r8)
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	b006      	add	sp, #24
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40007000 	.word	0x40007000
 8001cac:	40010000 	.word	0x40010000
 8001cb0:	fffffdff 	.word	0xfffffdff
 8001cb4:	e000ed00 	.word	0xe000ed00

08001cb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cb8:	b5b0      	push	{r4, r5, r7, lr}
 8001cba:	b08a      	sub	sp, #40	@ 0x28
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d102      	bne.n	8001ccc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	f000 fbbf 	bl	800244a <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ccc:	4bc9      	ldr	r3, [pc, #804]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	220c      	movs	r2, #12
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cd6:	4bc7      	ldr	r3, [pc, #796]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001cd8:	68da      	ldr	r2, [r3, #12]
 8001cda:	2380      	movs	r3, #128	@ 0x80
 8001cdc:	025b      	lsls	r3, r3, #9
 8001cde:	4013      	ands	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	4013      	ands	r3, r2
 8001cea:	d100      	bne.n	8001cee <HAL_RCC_OscConfig+0x36>
 8001cec:	e07e      	b.n	8001dec <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	2b08      	cmp	r3, #8
 8001cf2:	d007      	beq.n	8001d04 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	2b0c      	cmp	r3, #12
 8001cf8:	d112      	bne.n	8001d20 <HAL_RCC_OscConfig+0x68>
 8001cfa:	69ba      	ldr	r2, [r7, #24]
 8001cfc:	2380      	movs	r3, #128	@ 0x80
 8001cfe:	025b      	lsls	r3, r3, #9
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d10d      	bne.n	8001d20 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d04:	4bbb      	ldr	r3, [pc, #748]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	2380      	movs	r3, #128	@ 0x80
 8001d0a:	029b      	lsls	r3, r3, #10
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	d100      	bne.n	8001d12 <HAL_RCC_OscConfig+0x5a>
 8001d10:	e06b      	b.n	8001dea <HAL_RCC_OscConfig+0x132>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d167      	bne.n	8001dea <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	f000 fb95 	bl	800244a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	685a      	ldr	r2, [r3, #4]
 8001d24:	2380      	movs	r3, #128	@ 0x80
 8001d26:	025b      	lsls	r3, r3, #9
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d107      	bne.n	8001d3c <HAL_RCC_OscConfig+0x84>
 8001d2c:	4bb1      	ldr	r3, [pc, #708]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	4bb0      	ldr	r3, [pc, #704]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001d32:	2180      	movs	r1, #128	@ 0x80
 8001d34:	0249      	lsls	r1, r1, #9
 8001d36:	430a      	orrs	r2, r1
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	e027      	b.n	8001d8c <HAL_RCC_OscConfig+0xd4>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	685a      	ldr	r2, [r3, #4]
 8001d40:	23a0      	movs	r3, #160	@ 0xa0
 8001d42:	02db      	lsls	r3, r3, #11
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d10e      	bne.n	8001d66 <HAL_RCC_OscConfig+0xae>
 8001d48:	4baa      	ldr	r3, [pc, #680]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	4ba9      	ldr	r3, [pc, #676]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001d4e:	2180      	movs	r1, #128	@ 0x80
 8001d50:	02c9      	lsls	r1, r1, #11
 8001d52:	430a      	orrs	r2, r1
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	4ba7      	ldr	r3, [pc, #668]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	4ba6      	ldr	r3, [pc, #664]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001d5c:	2180      	movs	r1, #128	@ 0x80
 8001d5e:	0249      	lsls	r1, r1, #9
 8001d60:	430a      	orrs	r2, r1
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	e012      	b.n	8001d8c <HAL_RCC_OscConfig+0xd4>
 8001d66:	4ba3      	ldr	r3, [pc, #652]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	4ba2      	ldr	r3, [pc, #648]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001d6c:	49a2      	ldr	r1, [pc, #648]	@ (8001ff8 <HAL_RCC_OscConfig+0x340>)
 8001d6e:	400a      	ands	r2, r1
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	4ba0      	ldr	r3, [pc, #640]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	2380      	movs	r3, #128	@ 0x80
 8001d78:	025b      	lsls	r3, r3, #9
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	4b9c      	ldr	r3, [pc, #624]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	4b9b      	ldr	r3, [pc, #620]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001d86:	499d      	ldr	r1, [pc, #628]	@ (8001ffc <HAL_RCC_OscConfig+0x344>)
 8001d88:	400a      	ands	r2, r1
 8001d8a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d015      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d94:	f7ff fa20 	bl	80011d8 <HAL_GetTick>
 8001d98:	0003      	movs	r3, r0
 8001d9a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d9c:	e009      	b.n	8001db2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d9e:	f7ff fa1b 	bl	80011d8 <HAL_GetTick>
 8001da2:	0002      	movs	r2, r0
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	1ad3      	subs	r3, r2, r3
 8001da8:	2b64      	cmp	r3, #100	@ 0x64
 8001daa:	d902      	bls.n	8001db2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001dac:	2303      	movs	r3, #3
 8001dae:	f000 fb4c 	bl	800244a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001db2:	4b90      	ldr	r3, [pc, #576]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	2380      	movs	r3, #128	@ 0x80
 8001db8:	029b      	lsls	r3, r3, #10
 8001dba:	4013      	ands	r3, r2
 8001dbc:	d0ef      	beq.n	8001d9e <HAL_RCC_OscConfig+0xe6>
 8001dbe:	e015      	b.n	8001dec <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc0:	f7ff fa0a 	bl	80011d8 <HAL_GetTick>
 8001dc4:	0003      	movs	r3, r0
 8001dc6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001dc8:	e008      	b.n	8001ddc <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dca:	f7ff fa05 	bl	80011d8 <HAL_GetTick>
 8001dce:	0002      	movs	r2, r0
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	2b64      	cmp	r3, #100	@ 0x64
 8001dd6:	d901      	bls.n	8001ddc <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e336      	b.n	800244a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ddc:	4b85      	ldr	r3, [pc, #532]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	2380      	movs	r3, #128	@ 0x80
 8001de2:	029b      	lsls	r3, r3, #10
 8001de4:	4013      	ands	r3, r2
 8001de6:	d1f0      	bne.n	8001dca <HAL_RCC_OscConfig+0x112>
 8001de8:	e000      	b.n	8001dec <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dea:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	2202      	movs	r2, #2
 8001df2:	4013      	ands	r3, r2
 8001df4:	d100      	bne.n	8001df8 <HAL_RCC_OscConfig+0x140>
 8001df6:	e099      	b.n	8001f2c <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e00:	2220      	movs	r2, #32
 8001e02:	4013      	ands	r3, r2
 8001e04:	d009      	beq.n	8001e1a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001e06:	4b7b      	ldr	r3, [pc, #492]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	4b7a      	ldr	r3, [pc, #488]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001e0c:	2120      	movs	r1, #32
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e14:	2220      	movs	r2, #32
 8001e16:	4393      	bics	r3, r2
 8001e18:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	2b04      	cmp	r3, #4
 8001e1e:	d005      	beq.n	8001e2c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	2b0c      	cmp	r3, #12
 8001e24:	d13e      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x1ec>
 8001e26:	69bb      	ldr	r3, [r7, #24]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d13b      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001e2c:	4b71      	ldr	r3, [pc, #452]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2204      	movs	r2, #4
 8001e32:	4013      	ands	r3, r2
 8001e34:	d004      	beq.n	8001e40 <HAL_RCC_OscConfig+0x188>
 8001e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d101      	bne.n	8001e40 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e304      	b.n	800244a <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e40:	4b6c      	ldr	r3, [pc, #432]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	4a6e      	ldr	r2, [pc, #440]	@ (8002000 <HAL_RCC_OscConfig+0x348>)
 8001e46:	4013      	ands	r3, r2
 8001e48:	0019      	movs	r1, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	021a      	lsls	r2, r3, #8
 8001e50:	4b68      	ldr	r3, [pc, #416]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001e52:	430a      	orrs	r2, r1
 8001e54:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001e56:	4b67      	ldr	r3, [pc, #412]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2209      	movs	r2, #9
 8001e5c:	4393      	bics	r3, r2
 8001e5e:	0019      	movs	r1, r3
 8001e60:	4b64      	ldr	r3, [pc, #400]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001e62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e64:	430a      	orrs	r2, r1
 8001e66:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e68:	f000 fc42 	bl	80026f0 <HAL_RCC_GetSysClockFreq>
 8001e6c:	0001      	movs	r1, r0
 8001e6e:	4b61      	ldr	r3, [pc, #388]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	091b      	lsrs	r3, r3, #4
 8001e74:	220f      	movs	r2, #15
 8001e76:	4013      	ands	r3, r2
 8001e78:	4a62      	ldr	r2, [pc, #392]	@ (8002004 <HAL_RCC_OscConfig+0x34c>)
 8001e7a:	5cd3      	ldrb	r3, [r2, r3]
 8001e7c:	000a      	movs	r2, r1
 8001e7e:	40da      	lsrs	r2, r3
 8001e80:	4b61      	ldr	r3, [pc, #388]	@ (8002008 <HAL_RCC_OscConfig+0x350>)
 8001e82:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001e84:	4b61      	ldr	r3, [pc, #388]	@ (800200c <HAL_RCC_OscConfig+0x354>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2513      	movs	r5, #19
 8001e8a:	197c      	adds	r4, r7, r5
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	f7ff f95d 	bl	800114c <HAL_InitTick>
 8001e92:	0003      	movs	r3, r0
 8001e94:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001e96:	197b      	adds	r3, r7, r5
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d046      	beq.n	8001f2c <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8001e9e:	197b      	adds	r3, r7, r5
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	e2d2      	b.n	800244a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d027      	beq.n	8001efa <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001eaa:	4b52      	ldr	r3, [pc, #328]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2209      	movs	r2, #9
 8001eb0:	4393      	bics	r3, r2
 8001eb2:	0019      	movs	r1, r3
 8001eb4:	4b4f      	ldr	r3, [pc, #316]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001eb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ebc:	f7ff f98c 	bl	80011d8 <HAL_GetTick>
 8001ec0:	0003      	movs	r3, r0
 8001ec2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ec4:	e008      	b.n	8001ed8 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ec6:	f7ff f987 	bl	80011d8 <HAL_GetTick>
 8001eca:	0002      	movs	r2, r0
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d901      	bls.n	8001ed8 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e2b8      	b.n	800244a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ed8:	4b46      	ldr	r3, [pc, #280]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2204      	movs	r2, #4
 8001ede:	4013      	ands	r3, r2
 8001ee0:	d0f1      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ee2:	4b44      	ldr	r3, [pc, #272]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	4a46      	ldr	r2, [pc, #280]	@ (8002000 <HAL_RCC_OscConfig+0x348>)
 8001ee8:	4013      	ands	r3, r2
 8001eea:	0019      	movs	r1, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	021a      	lsls	r2, r3, #8
 8001ef2:	4b40      	ldr	r3, [pc, #256]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	605a      	str	r2, [r3, #4]
 8001ef8:	e018      	b.n	8001f2c <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001efa:	4b3e      	ldr	r3, [pc, #248]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4b3d      	ldr	r3, [pc, #244]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001f00:	2101      	movs	r1, #1
 8001f02:	438a      	bics	r2, r1
 8001f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f06:	f7ff f967 	bl	80011d8 <HAL_GetTick>
 8001f0a:	0003      	movs	r3, r0
 8001f0c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f10:	f7ff f962 	bl	80011d8 <HAL_GetTick>
 8001f14:	0002      	movs	r2, r0
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e293      	b.n	800244a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f22:	4b34      	ldr	r3, [pc, #208]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2204      	movs	r2, #4
 8001f28:	4013      	ands	r3, r2
 8001f2a:	d1f1      	bne.n	8001f10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2210      	movs	r2, #16
 8001f32:	4013      	ands	r3, r2
 8001f34:	d100      	bne.n	8001f38 <HAL_RCC_OscConfig+0x280>
 8001f36:	e0a2      	b.n	800207e <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d140      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f3e:	4b2d      	ldr	r3, [pc, #180]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	2380      	movs	r3, #128	@ 0x80
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4013      	ands	r3, r2
 8001f48:	d005      	beq.n	8001f56 <HAL_RCC_OscConfig+0x29e>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d101      	bne.n	8001f56 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e279      	b.n	800244a <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f56:	4b27      	ldr	r3, [pc, #156]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	4a2d      	ldr	r2, [pc, #180]	@ (8002010 <HAL_RCC_OscConfig+0x358>)
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	0019      	movs	r1, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f64:	4b23      	ldr	r3, [pc, #140]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001f66:	430a      	orrs	r2, r1
 8001f68:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f6a:	4b22      	ldr	r3, [pc, #136]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	021b      	lsls	r3, r3, #8
 8001f70:	0a19      	lsrs	r1, r3, #8
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a1b      	ldr	r3, [r3, #32]
 8001f76:	061a      	lsls	r2, r3, #24
 8001f78:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001f7a:	430a      	orrs	r2, r1
 8001f7c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f82:	0b5b      	lsrs	r3, r3, #13
 8001f84:	3301      	adds	r3, #1
 8001f86:	2280      	movs	r2, #128	@ 0x80
 8001f88:	0212      	lsls	r2, r2, #8
 8001f8a:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001f8c:	4b19      	ldr	r3, [pc, #100]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	091b      	lsrs	r3, r3, #4
 8001f92:	210f      	movs	r1, #15
 8001f94:	400b      	ands	r3, r1
 8001f96:	491b      	ldr	r1, [pc, #108]	@ (8002004 <HAL_RCC_OscConfig+0x34c>)
 8001f98:	5ccb      	ldrb	r3, [r1, r3]
 8001f9a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001f9c:	4b1a      	ldr	r3, [pc, #104]	@ (8002008 <HAL_RCC_OscConfig+0x350>)
 8001f9e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800200c <HAL_RCC_OscConfig+0x354>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2513      	movs	r5, #19
 8001fa6:	197c      	adds	r4, r7, r5
 8001fa8:	0018      	movs	r0, r3
 8001faa:	f7ff f8cf 	bl	800114c <HAL_InitTick>
 8001fae:	0003      	movs	r3, r0
 8001fb0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001fb2:	197b      	adds	r3, r7, r5
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d061      	beq.n	800207e <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8001fba:	197b      	adds	r3, r7, r5
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	e244      	b.n	800244a <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	69db      	ldr	r3, [r3, #28]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d040      	beq.n	800204a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	4b09      	ldr	r3, [pc, #36]	@ (8001ff4 <HAL_RCC_OscConfig+0x33c>)
 8001fce:	2180      	movs	r1, #128	@ 0x80
 8001fd0:	0049      	lsls	r1, r1, #1
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd6:	f7ff f8ff 	bl	80011d8 <HAL_GetTick>
 8001fda:	0003      	movs	r3, r0
 8001fdc:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001fde:	e019      	b.n	8002014 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001fe0:	f7ff f8fa 	bl	80011d8 <HAL_GetTick>
 8001fe4:	0002      	movs	r2, r0
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d912      	bls.n	8002014 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e22b      	b.n	800244a <HAL_RCC_OscConfig+0x792>
 8001ff2:	46c0      	nop			@ (mov r8, r8)
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	fffeffff 	.word	0xfffeffff
 8001ffc:	fffbffff 	.word	0xfffbffff
 8002000:	ffffe0ff 	.word	0xffffe0ff
 8002004:	08004df0 	.word	0x08004df0
 8002008:	20000000 	.word	0x20000000
 800200c:	20000004 	.word	0x20000004
 8002010:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002014:	4bca      	ldr	r3, [pc, #808]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	2380      	movs	r3, #128	@ 0x80
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4013      	ands	r3, r2
 800201e:	d0df      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002020:	4bc7      	ldr	r3, [pc, #796]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	4ac7      	ldr	r2, [pc, #796]	@ (8002344 <HAL_RCC_OscConfig+0x68c>)
 8002026:	4013      	ands	r3, r2
 8002028:	0019      	movs	r1, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800202e:	4bc4      	ldr	r3, [pc, #784]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002030:	430a      	orrs	r2, r1
 8002032:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002034:	4bc2      	ldr	r3, [pc, #776]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	021b      	lsls	r3, r3, #8
 800203a:	0a19      	lsrs	r1, r3, #8
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6a1b      	ldr	r3, [r3, #32]
 8002040:	061a      	lsls	r2, r3, #24
 8002042:	4bbf      	ldr	r3, [pc, #764]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002044:	430a      	orrs	r2, r1
 8002046:	605a      	str	r2, [r3, #4]
 8002048:	e019      	b.n	800207e <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800204a:	4bbd      	ldr	r3, [pc, #756]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	4bbc      	ldr	r3, [pc, #752]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002050:	49bd      	ldr	r1, [pc, #756]	@ (8002348 <HAL_RCC_OscConfig+0x690>)
 8002052:	400a      	ands	r2, r1
 8002054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002056:	f7ff f8bf 	bl	80011d8 <HAL_GetTick>
 800205a:	0003      	movs	r3, r0
 800205c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800205e:	e008      	b.n	8002072 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002060:	f7ff f8ba 	bl	80011d8 <HAL_GetTick>
 8002064:	0002      	movs	r2, r0
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	2b02      	cmp	r3, #2
 800206c:	d901      	bls.n	8002072 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e1eb      	b.n	800244a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002072:	4bb3      	ldr	r3, [pc, #716]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	2380      	movs	r3, #128	@ 0x80
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	4013      	ands	r3, r2
 800207c:	d1f0      	bne.n	8002060 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2208      	movs	r2, #8
 8002084:	4013      	ands	r3, r2
 8002086:	d036      	beq.n	80020f6 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	695b      	ldr	r3, [r3, #20]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d019      	beq.n	80020c4 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002090:	4bab      	ldr	r3, [pc, #684]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002092:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002094:	4baa      	ldr	r3, [pc, #680]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002096:	2101      	movs	r1, #1
 8002098:	430a      	orrs	r2, r1
 800209a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800209c:	f7ff f89c 	bl	80011d8 <HAL_GetTick>
 80020a0:	0003      	movs	r3, r0
 80020a2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020a6:	f7ff f897 	bl	80011d8 <HAL_GetTick>
 80020aa:	0002      	movs	r2, r0
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e1c8      	b.n	800244a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80020b8:	4ba1      	ldr	r3, [pc, #644]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80020ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020bc:	2202      	movs	r2, #2
 80020be:	4013      	ands	r3, r2
 80020c0:	d0f1      	beq.n	80020a6 <HAL_RCC_OscConfig+0x3ee>
 80020c2:	e018      	b.n	80020f6 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020c4:	4b9e      	ldr	r3, [pc, #632]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80020c6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80020c8:	4b9d      	ldr	r3, [pc, #628]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80020ca:	2101      	movs	r1, #1
 80020cc:	438a      	bics	r2, r1
 80020ce:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020d0:	f7ff f882 	bl	80011d8 <HAL_GetTick>
 80020d4:	0003      	movs	r3, r0
 80020d6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020d8:	e008      	b.n	80020ec <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020da:	f7ff f87d 	bl	80011d8 <HAL_GetTick>
 80020de:	0002      	movs	r2, r0
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d901      	bls.n	80020ec <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e1ae      	b.n	800244a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80020ec:	4b94      	ldr	r3, [pc, #592]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80020ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020f0:	2202      	movs	r2, #2
 80020f2:	4013      	ands	r3, r2
 80020f4:	d1f1      	bne.n	80020da <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	2204      	movs	r2, #4
 80020fc:	4013      	ands	r3, r2
 80020fe:	d100      	bne.n	8002102 <HAL_RCC_OscConfig+0x44a>
 8002100:	e0ae      	b.n	8002260 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002102:	2023      	movs	r0, #35	@ 0x23
 8002104:	183b      	adds	r3, r7, r0
 8002106:	2200      	movs	r2, #0
 8002108:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800210a:	4b8d      	ldr	r3, [pc, #564]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 800210c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800210e:	2380      	movs	r3, #128	@ 0x80
 8002110:	055b      	lsls	r3, r3, #21
 8002112:	4013      	ands	r3, r2
 8002114:	d109      	bne.n	800212a <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002116:	4b8a      	ldr	r3, [pc, #552]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002118:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800211a:	4b89      	ldr	r3, [pc, #548]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 800211c:	2180      	movs	r1, #128	@ 0x80
 800211e:	0549      	lsls	r1, r1, #21
 8002120:	430a      	orrs	r2, r1
 8002122:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002124:	183b      	adds	r3, r7, r0
 8002126:	2201      	movs	r2, #1
 8002128:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800212a:	4b88      	ldr	r3, [pc, #544]	@ (800234c <HAL_RCC_OscConfig+0x694>)
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	2380      	movs	r3, #128	@ 0x80
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	4013      	ands	r3, r2
 8002134:	d11a      	bne.n	800216c <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002136:	4b85      	ldr	r3, [pc, #532]	@ (800234c <HAL_RCC_OscConfig+0x694>)
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	4b84      	ldr	r3, [pc, #528]	@ (800234c <HAL_RCC_OscConfig+0x694>)
 800213c:	2180      	movs	r1, #128	@ 0x80
 800213e:	0049      	lsls	r1, r1, #1
 8002140:	430a      	orrs	r2, r1
 8002142:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002144:	f7ff f848 	bl	80011d8 <HAL_GetTick>
 8002148:	0003      	movs	r3, r0
 800214a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800214c:	e008      	b.n	8002160 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800214e:	f7ff f843 	bl	80011d8 <HAL_GetTick>
 8002152:	0002      	movs	r2, r0
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	2b64      	cmp	r3, #100	@ 0x64
 800215a:	d901      	bls.n	8002160 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e174      	b.n	800244a <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002160:	4b7a      	ldr	r3, [pc, #488]	@ (800234c <HAL_RCC_OscConfig+0x694>)
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	2380      	movs	r3, #128	@ 0x80
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	4013      	ands	r3, r2
 800216a:	d0f0      	beq.n	800214e <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	2380      	movs	r3, #128	@ 0x80
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	429a      	cmp	r2, r3
 8002176:	d107      	bne.n	8002188 <HAL_RCC_OscConfig+0x4d0>
 8002178:	4b71      	ldr	r3, [pc, #452]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 800217a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800217c:	4b70      	ldr	r3, [pc, #448]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 800217e:	2180      	movs	r1, #128	@ 0x80
 8002180:	0049      	lsls	r1, r1, #1
 8002182:	430a      	orrs	r2, r1
 8002184:	651a      	str	r2, [r3, #80]	@ 0x50
 8002186:	e031      	b.n	80021ec <HAL_RCC_OscConfig+0x534>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d10c      	bne.n	80021aa <HAL_RCC_OscConfig+0x4f2>
 8002190:	4b6b      	ldr	r3, [pc, #428]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002192:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002194:	4b6a      	ldr	r3, [pc, #424]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002196:	496c      	ldr	r1, [pc, #432]	@ (8002348 <HAL_RCC_OscConfig+0x690>)
 8002198:	400a      	ands	r2, r1
 800219a:	651a      	str	r2, [r3, #80]	@ 0x50
 800219c:	4b68      	ldr	r3, [pc, #416]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 800219e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80021a0:	4b67      	ldr	r3, [pc, #412]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80021a2:	496b      	ldr	r1, [pc, #428]	@ (8002350 <HAL_RCC_OscConfig+0x698>)
 80021a4:	400a      	ands	r2, r1
 80021a6:	651a      	str	r2, [r3, #80]	@ 0x50
 80021a8:	e020      	b.n	80021ec <HAL_RCC_OscConfig+0x534>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	689a      	ldr	r2, [r3, #8]
 80021ae:	23a0      	movs	r3, #160	@ 0xa0
 80021b0:	00db      	lsls	r3, r3, #3
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d10e      	bne.n	80021d4 <HAL_RCC_OscConfig+0x51c>
 80021b6:	4b62      	ldr	r3, [pc, #392]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80021b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80021ba:	4b61      	ldr	r3, [pc, #388]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80021bc:	2180      	movs	r1, #128	@ 0x80
 80021be:	00c9      	lsls	r1, r1, #3
 80021c0:	430a      	orrs	r2, r1
 80021c2:	651a      	str	r2, [r3, #80]	@ 0x50
 80021c4:	4b5e      	ldr	r3, [pc, #376]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80021c6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80021c8:	4b5d      	ldr	r3, [pc, #372]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80021ca:	2180      	movs	r1, #128	@ 0x80
 80021cc:	0049      	lsls	r1, r1, #1
 80021ce:	430a      	orrs	r2, r1
 80021d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80021d2:	e00b      	b.n	80021ec <HAL_RCC_OscConfig+0x534>
 80021d4:	4b5a      	ldr	r3, [pc, #360]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80021d6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80021d8:	4b59      	ldr	r3, [pc, #356]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80021da:	495b      	ldr	r1, [pc, #364]	@ (8002348 <HAL_RCC_OscConfig+0x690>)
 80021dc:	400a      	ands	r2, r1
 80021de:	651a      	str	r2, [r3, #80]	@ 0x50
 80021e0:	4b57      	ldr	r3, [pc, #348]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80021e2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80021e4:	4b56      	ldr	r3, [pc, #344]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80021e6:	495a      	ldr	r1, [pc, #360]	@ (8002350 <HAL_RCC_OscConfig+0x698>)
 80021e8:	400a      	ands	r2, r1
 80021ea:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d015      	beq.n	8002220 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021f4:	f7fe fff0 	bl	80011d8 <HAL_GetTick>
 80021f8:	0003      	movs	r3, r0
 80021fa:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80021fc:	e009      	b.n	8002212 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021fe:	f7fe ffeb 	bl	80011d8 <HAL_GetTick>
 8002202:	0002      	movs	r2, r0
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	4a52      	ldr	r2, [pc, #328]	@ (8002354 <HAL_RCC_OscConfig+0x69c>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e11b      	b.n	800244a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002212:	4b4b      	ldr	r3, [pc, #300]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002214:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002216:	2380      	movs	r3, #128	@ 0x80
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	4013      	ands	r3, r2
 800221c:	d0ef      	beq.n	80021fe <HAL_RCC_OscConfig+0x546>
 800221e:	e014      	b.n	800224a <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002220:	f7fe ffda 	bl	80011d8 <HAL_GetTick>
 8002224:	0003      	movs	r3, r0
 8002226:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002228:	e009      	b.n	800223e <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800222a:	f7fe ffd5 	bl	80011d8 <HAL_GetTick>
 800222e:	0002      	movs	r2, r0
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	4a47      	ldr	r2, [pc, #284]	@ (8002354 <HAL_RCC_OscConfig+0x69c>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d901      	bls.n	800223e <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	e105      	b.n	800244a <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800223e:	4b40      	ldr	r3, [pc, #256]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002240:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002242:	2380      	movs	r3, #128	@ 0x80
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	4013      	ands	r3, r2
 8002248:	d1ef      	bne.n	800222a <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800224a:	2323      	movs	r3, #35	@ 0x23
 800224c:	18fb      	adds	r3, r7, r3
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d105      	bne.n	8002260 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002254:	4b3a      	ldr	r3, [pc, #232]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002256:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002258:	4b39      	ldr	r3, [pc, #228]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 800225a:	493f      	ldr	r1, [pc, #252]	@ (8002358 <HAL_RCC_OscConfig+0x6a0>)
 800225c:	400a      	ands	r2, r1
 800225e:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2220      	movs	r2, #32
 8002266:	4013      	ands	r3, r2
 8002268:	d049      	beq.n	80022fe <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	699b      	ldr	r3, [r3, #24]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d026      	beq.n	80022c0 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002272:	4b33      	ldr	r3, [pc, #204]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002274:	689a      	ldr	r2, [r3, #8]
 8002276:	4b32      	ldr	r3, [pc, #200]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002278:	2101      	movs	r1, #1
 800227a:	430a      	orrs	r2, r1
 800227c:	609a      	str	r2, [r3, #8]
 800227e:	4b30      	ldr	r3, [pc, #192]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002280:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002282:	4b2f      	ldr	r3, [pc, #188]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 8002284:	2101      	movs	r1, #1
 8002286:	430a      	orrs	r2, r1
 8002288:	635a      	str	r2, [r3, #52]	@ 0x34
 800228a:	4b34      	ldr	r3, [pc, #208]	@ (800235c <HAL_RCC_OscConfig+0x6a4>)
 800228c:	6a1a      	ldr	r2, [r3, #32]
 800228e:	4b33      	ldr	r3, [pc, #204]	@ (800235c <HAL_RCC_OscConfig+0x6a4>)
 8002290:	2180      	movs	r1, #128	@ 0x80
 8002292:	0189      	lsls	r1, r1, #6
 8002294:	430a      	orrs	r2, r1
 8002296:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002298:	f7fe ff9e 	bl	80011d8 <HAL_GetTick>
 800229c:	0003      	movs	r3, r0
 800229e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80022a0:	e008      	b.n	80022b4 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022a2:	f7fe ff99 	bl	80011d8 <HAL_GetTick>
 80022a6:	0002      	movs	r2, r0
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d901      	bls.n	80022b4 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e0ca      	b.n	800244a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80022b4:	4b22      	ldr	r3, [pc, #136]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	2202      	movs	r2, #2
 80022ba:	4013      	ands	r3, r2
 80022bc:	d0f1      	beq.n	80022a2 <HAL_RCC_OscConfig+0x5ea>
 80022be:	e01e      	b.n	80022fe <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80022c0:	4b1f      	ldr	r3, [pc, #124]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80022c2:	689a      	ldr	r2, [r3, #8]
 80022c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80022c6:	2101      	movs	r1, #1
 80022c8:	438a      	bics	r2, r1
 80022ca:	609a      	str	r2, [r3, #8]
 80022cc:	4b23      	ldr	r3, [pc, #140]	@ (800235c <HAL_RCC_OscConfig+0x6a4>)
 80022ce:	6a1a      	ldr	r2, [r3, #32]
 80022d0:	4b22      	ldr	r3, [pc, #136]	@ (800235c <HAL_RCC_OscConfig+0x6a4>)
 80022d2:	4923      	ldr	r1, [pc, #140]	@ (8002360 <HAL_RCC_OscConfig+0x6a8>)
 80022d4:	400a      	ands	r2, r1
 80022d6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d8:	f7fe ff7e 	bl	80011d8 <HAL_GetTick>
 80022dc:	0003      	movs	r3, r0
 80022de:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80022e0:	e008      	b.n	80022f4 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022e2:	f7fe ff79 	bl	80011d8 <HAL_GetTick>
 80022e6:	0002      	movs	r2, r0
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d901      	bls.n	80022f4 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80022f0:	2303      	movs	r3, #3
 80022f2:	e0aa      	b.n	800244a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80022f4:	4b12      	ldr	r3, [pc, #72]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	2202      	movs	r2, #2
 80022fa:	4013      	ands	r3, r2
 80022fc:	d1f1      	bne.n	80022e2 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002302:	2b00      	cmp	r3, #0
 8002304:	d100      	bne.n	8002308 <HAL_RCC_OscConfig+0x650>
 8002306:	e09f      	b.n	8002448 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	2b0c      	cmp	r3, #12
 800230c:	d100      	bne.n	8002310 <HAL_RCC_OscConfig+0x658>
 800230e:	e078      	b.n	8002402 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002314:	2b02      	cmp	r3, #2
 8002316:	d159      	bne.n	80023cc <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002318:	4b09      	ldr	r3, [pc, #36]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	4b08      	ldr	r3, [pc, #32]	@ (8002340 <HAL_RCC_OscConfig+0x688>)
 800231e:	4911      	ldr	r1, [pc, #68]	@ (8002364 <HAL_RCC_OscConfig+0x6ac>)
 8002320:	400a      	ands	r2, r1
 8002322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002324:	f7fe ff58 	bl	80011d8 <HAL_GetTick>
 8002328:	0003      	movs	r3, r0
 800232a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800232c:	e01c      	b.n	8002368 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800232e:	f7fe ff53 	bl	80011d8 <HAL_GetTick>
 8002332:	0002      	movs	r2, r0
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	2b02      	cmp	r3, #2
 800233a:	d915      	bls.n	8002368 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 800233c:	2303      	movs	r3, #3
 800233e:	e084      	b.n	800244a <HAL_RCC_OscConfig+0x792>
 8002340:	40021000 	.word	0x40021000
 8002344:	ffff1fff 	.word	0xffff1fff
 8002348:	fffffeff 	.word	0xfffffeff
 800234c:	40007000 	.word	0x40007000
 8002350:	fffffbff 	.word	0xfffffbff
 8002354:	00001388 	.word	0x00001388
 8002358:	efffffff 	.word	0xefffffff
 800235c:	40010000 	.word	0x40010000
 8002360:	ffffdfff 	.word	0xffffdfff
 8002364:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002368:	4b3a      	ldr	r3, [pc, #232]	@ (8002454 <HAL_RCC_OscConfig+0x79c>)
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	2380      	movs	r3, #128	@ 0x80
 800236e:	049b      	lsls	r3, r3, #18
 8002370:	4013      	ands	r3, r2
 8002372:	d1dc      	bne.n	800232e <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002374:	4b37      	ldr	r3, [pc, #220]	@ (8002454 <HAL_RCC_OscConfig+0x79c>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	4a37      	ldr	r2, [pc, #220]	@ (8002458 <HAL_RCC_OscConfig+0x7a0>)
 800237a:	4013      	ands	r3, r2
 800237c:	0019      	movs	r1, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002386:	431a      	orrs	r2, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800238c:	431a      	orrs	r2, r3
 800238e:	4b31      	ldr	r3, [pc, #196]	@ (8002454 <HAL_RCC_OscConfig+0x79c>)
 8002390:	430a      	orrs	r2, r1
 8002392:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002394:	4b2f      	ldr	r3, [pc, #188]	@ (8002454 <HAL_RCC_OscConfig+0x79c>)
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	4b2e      	ldr	r3, [pc, #184]	@ (8002454 <HAL_RCC_OscConfig+0x79c>)
 800239a:	2180      	movs	r1, #128	@ 0x80
 800239c:	0449      	lsls	r1, r1, #17
 800239e:	430a      	orrs	r2, r1
 80023a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a2:	f7fe ff19 	bl	80011d8 <HAL_GetTick>
 80023a6:	0003      	movs	r3, r0
 80023a8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80023aa:	e008      	b.n	80023be <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023ac:	f7fe ff14 	bl	80011d8 <HAL_GetTick>
 80023b0:	0002      	movs	r2, r0
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d901      	bls.n	80023be <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e045      	b.n	800244a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80023be:	4b25      	ldr	r3, [pc, #148]	@ (8002454 <HAL_RCC_OscConfig+0x79c>)
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	2380      	movs	r3, #128	@ 0x80
 80023c4:	049b      	lsls	r3, r3, #18
 80023c6:	4013      	ands	r3, r2
 80023c8:	d0f0      	beq.n	80023ac <HAL_RCC_OscConfig+0x6f4>
 80023ca:	e03d      	b.n	8002448 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023cc:	4b21      	ldr	r3, [pc, #132]	@ (8002454 <HAL_RCC_OscConfig+0x79c>)
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	4b20      	ldr	r3, [pc, #128]	@ (8002454 <HAL_RCC_OscConfig+0x79c>)
 80023d2:	4922      	ldr	r1, [pc, #136]	@ (800245c <HAL_RCC_OscConfig+0x7a4>)
 80023d4:	400a      	ands	r2, r1
 80023d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023d8:	f7fe fefe 	bl	80011d8 <HAL_GetTick>
 80023dc:	0003      	movs	r3, r0
 80023de:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80023e0:	e008      	b.n	80023f4 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023e2:	f7fe fef9 	bl	80011d8 <HAL_GetTick>
 80023e6:	0002      	movs	r2, r0
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d901      	bls.n	80023f4 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e02a      	b.n	800244a <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80023f4:	4b17      	ldr	r3, [pc, #92]	@ (8002454 <HAL_RCC_OscConfig+0x79c>)
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	2380      	movs	r3, #128	@ 0x80
 80023fa:	049b      	lsls	r3, r3, #18
 80023fc:	4013      	ands	r3, r2
 80023fe:	d1f0      	bne.n	80023e2 <HAL_RCC_OscConfig+0x72a>
 8002400:	e022      	b.n	8002448 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002406:	2b01      	cmp	r3, #1
 8002408:	d101      	bne.n	800240e <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e01d      	b.n	800244a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800240e:	4b11      	ldr	r3, [pc, #68]	@ (8002454 <HAL_RCC_OscConfig+0x79c>)
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	2380      	movs	r3, #128	@ 0x80
 8002418:	025b      	lsls	r3, r3, #9
 800241a:	401a      	ands	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002420:	429a      	cmp	r2, r3
 8002422:	d10f      	bne.n	8002444 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	23f0      	movs	r3, #240	@ 0xf0
 8002428:	039b      	lsls	r3, r3, #14
 800242a:	401a      	ands	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002430:	429a      	cmp	r2, r3
 8002432:	d107      	bne.n	8002444 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002434:	69ba      	ldr	r2, [r7, #24]
 8002436:	23c0      	movs	r3, #192	@ 0xc0
 8002438:	041b      	lsls	r3, r3, #16
 800243a:	401a      	ands	r2, r3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002440:	429a      	cmp	r2, r3
 8002442:	d001      	beq.n	8002448 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e000      	b.n	800244a <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	0018      	movs	r0, r3
 800244c:	46bd      	mov	sp, r7
 800244e:	b00a      	add	sp, #40	@ 0x28
 8002450:	bdb0      	pop	{r4, r5, r7, pc}
 8002452:	46c0      	nop			@ (mov r8, r8)
 8002454:	40021000 	.word	0x40021000
 8002458:	ff02ffff 	.word	0xff02ffff
 800245c:	feffffff 	.word	0xfeffffff

08002460 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002460:	b5b0      	push	{r4, r5, r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d101      	bne.n	8002474 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e128      	b.n	80026c6 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002474:	4b96      	ldr	r3, [pc, #600]	@ (80026d0 <HAL_RCC_ClockConfig+0x270>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2201      	movs	r2, #1
 800247a:	4013      	ands	r3, r2
 800247c:	683a      	ldr	r2, [r7, #0]
 800247e:	429a      	cmp	r2, r3
 8002480:	d91e      	bls.n	80024c0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002482:	4b93      	ldr	r3, [pc, #588]	@ (80026d0 <HAL_RCC_ClockConfig+0x270>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	2201      	movs	r2, #1
 8002488:	4393      	bics	r3, r2
 800248a:	0019      	movs	r1, r3
 800248c:	4b90      	ldr	r3, [pc, #576]	@ (80026d0 <HAL_RCC_ClockConfig+0x270>)
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	430a      	orrs	r2, r1
 8002492:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002494:	f7fe fea0 	bl	80011d8 <HAL_GetTick>
 8002498:	0003      	movs	r3, r0
 800249a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800249c:	e009      	b.n	80024b2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800249e:	f7fe fe9b 	bl	80011d8 <HAL_GetTick>
 80024a2:	0002      	movs	r2, r0
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	4a8a      	ldr	r2, [pc, #552]	@ (80026d4 <HAL_RCC_ClockConfig+0x274>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e109      	b.n	80026c6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024b2:	4b87      	ldr	r3, [pc, #540]	@ (80026d0 <HAL_RCC_ClockConfig+0x270>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	2201      	movs	r2, #1
 80024b8:	4013      	ands	r3, r2
 80024ba:	683a      	ldr	r2, [r7, #0]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d1ee      	bne.n	800249e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2202      	movs	r2, #2
 80024c6:	4013      	ands	r3, r2
 80024c8:	d009      	beq.n	80024de <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024ca:	4b83      	ldr	r3, [pc, #524]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	22f0      	movs	r2, #240	@ 0xf0
 80024d0:	4393      	bics	r3, r2
 80024d2:	0019      	movs	r1, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	4b7f      	ldr	r3, [pc, #508]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 80024da:	430a      	orrs	r2, r1
 80024dc:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	2201      	movs	r2, #1
 80024e4:	4013      	ands	r3, r2
 80024e6:	d100      	bne.n	80024ea <HAL_RCC_ClockConfig+0x8a>
 80024e8:	e089      	b.n	80025fe <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d107      	bne.n	8002502 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024f2:	4b79      	ldr	r3, [pc, #484]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	2380      	movs	r3, #128	@ 0x80
 80024f8:	029b      	lsls	r3, r3, #10
 80024fa:	4013      	ands	r3, r2
 80024fc:	d120      	bne.n	8002540 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e0e1      	b.n	80026c6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	2b03      	cmp	r3, #3
 8002508:	d107      	bne.n	800251a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800250a:	4b73      	ldr	r3, [pc, #460]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	2380      	movs	r3, #128	@ 0x80
 8002510:	049b      	lsls	r3, r3, #18
 8002512:	4013      	ands	r3, r2
 8002514:	d114      	bne.n	8002540 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e0d5      	b.n	80026c6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d106      	bne.n	8002530 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002522:	4b6d      	ldr	r3, [pc, #436]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2204      	movs	r2, #4
 8002528:	4013      	ands	r3, r2
 800252a:	d109      	bne.n	8002540 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e0ca      	b.n	80026c6 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002530:	4b69      	ldr	r3, [pc, #420]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	2380      	movs	r3, #128	@ 0x80
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	4013      	ands	r3, r2
 800253a:	d101      	bne.n	8002540 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e0c2      	b.n	80026c6 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002540:	4b65      	ldr	r3, [pc, #404]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	2203      	movs	r2, #3
 8002546:	4393      	bics	r3, r2
 8002548:	0019      	movs	r1, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685a      	ldr	r2, [r3, #4]
 800254e:	4b62      	ldr	r3, [pc, #392]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 8002550:	430a      	orrs	r2, r1
 8002552:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002554:	f7fe fe40 	bl	80011d8 <HAL_GetTick>
 8002558:	0003      	movs	r3, r0
 800255a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	2b02      	cmp	r3, #2
 8002562:	d111      	bne.n	8002588 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002564:	e009      	b.n	800257a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002566:	f7fe fe37 	bl	80011d8 <HAL_GetTick>
 800256a:	0002      	movs	r2, r0
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	4a58      	ldr	r2, [pc, #352]	@ (80026d4 <HAL_RCC_ClockConfig+0x274>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d901      	bls.n	800257a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e0a5      	b.n	80026c6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800257a:	4b57      	ldr	r3, [pc, #348]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	220c      	movs	r2, #12
 8002580:	4013      	ands	r3, r2
 8002582:	2b08      	cmp	r3, #8
 8002584:	d1ef      	bne.n	8002566 <HAL_RCC_ClockConfig+0x106>
 8002586:	e03a      	b.n	80025fe <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	2b03      	cmp	r3, #3
 800258e:	d111      	bne.n	80025b4 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002590:	e009      	b.n	80025a6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002592:	f7fe fe21 	bl	80011d8 <HAL_GetTick>
 8002596:	0002      	movs	r2, r0
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	4a4d      	ldr	r2, [pc, #308]	@ (80026d4 <HAL_RCC_ClockConfig+0x274>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e08f      	b.n	80026c6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025a6:	4b4c      	ldr	r3, [pc, #304]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	220c      	movs	r2, #12
 80025ac:	4013      	ands	r3, r2
 80025ae:	2b0c      	cmp	r3, #12
 80025b0:	d1ef      	bne.n	8002592 <HAL_RCC_ClockConfig+0x132>
 80025b2:	e024      	b.n	80025fe <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d11b      	bne.n	80025f4 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80025bc:	e009      	b.n	80025d2 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025be:	f7fe fe0b 	bl	80011d8 <HAL_GetTick>
 80025c2:	0002      	movs	r2, r0
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	4a42      	ldr	r2, [pc, #264]	@ (80026d4 <HAL_RCC_ClockConfig+0x274>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e079      	b.n	80026c6 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80025d2:	4b41      	ldr	r3, [pc, #260]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	220c      	movs	r2, #12
 80025d8:	4013      	ands	r3, r2
 80025da:	2b04      	cmp	r3, #4
 80025dc:	d1ef      	bne.n	80025be <HAL_RCC_ClockConfig+0x15e>
 80025de:	e00e      	b.n	80025fe <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025e0:	f7fe fdfa 	bl	80011d8 <HAL_GetTick>
 80025e4:	0002      	movs	r2, r0
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	4a3a      	ldr	r2, [pc, #232]	@ (80026d4 <HAL_RCC_ClockConfig+0x274>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e068      	b.n	80026c6 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80025f4:	4b38      	ldr	r3, [pc, #224]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	220c      	movs	r2, #12
 80025fa:	4013      	ands	r3, r2
 80025fc:	d1f0      	bne.n	80025e0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025fe:	4b34      	ldr	r3, [pc, #208]	@ (80026d0 <HAL_RCC_ClockConfig+0x270>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2201      	movs	r2, #1
 8002604:	4013      	ands	r3, r2
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	429a      	cmp	r2, r3
 800260a:	d21e      	bcs.n	800264a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800260c:	4b30      	ldr	r3, [pc, #192]	@ (80026d0 <HAL_RCC_ClockConfig+0x270>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2201      	movs	r2, #1
 8002612:	4393      	bics	r3, r2
 8002614:	0019      	movs	r1, r3
 8002616:	4b2e      	ldr	r3, [pc, #184]	@ (80026d0 <HAL_RCC_ClockConfig+0x270>)
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	430a      	orrs	r2, r1
 800261c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800261e:	f7fe fddb 	bl	80011d8 <HAL_GetTick>
 8002622:	0003      	movs	r3, r0
 8002624:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002626:	e009      	b.n	800263c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002628:	f7fe fdd6 	bl	80011d8 <HAL_GetTick>
 800262c:	0002      	movs	r2, r0
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	4a28      	ldr	r2, [pc, #160]	@ (80026d4 <HAL_RCC_ClockConfig+0x274>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d901      	bls.n	800263c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e044      	b.n	80026c6 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800263c:	4b24      	ldr	r3, [pc, #144]	@ (80026d0 <HAL_RCC_ClockConfig+0x270>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2201      	movs	r2, #1
 8002642:	4013      	ands	r3, r2
 8002644:	683a      	ldr	r2, [r7, #0]
 8002646:	429a      	cmp	r2, r3
 8002648:	d1ee      	bne.n	8002628 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2204      	movs	r2, #4
 8002650:	4013      	ands	r3, r2
 8002652:	d009      	beq.n	8002668 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002654:	4b20      	ldr	r3, [pc, #128]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	4a20      	ldr	r2, [pc, #128]	@ (80026dc <HAL_RCC_ClockConfig+0x27c>)
 800265a:	4013      	ands	r3, r2
 800265c:	0019      	movs	r1, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	68da      	ldr	r2, [r3, #12]
 8002662:	4b1d      	ldr	r3, [pc, #116]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 8002664:	430a      	orrs	r2, r1
 8002666:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2208      	movs	r2, #8
 800266e:	4013      	ands	r3, r2
 8002670:	d00a      	beq.n	8002688 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002672:	4b19      	ldr	r3, [pc, #100]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	4a1a      	ldr	r2, [pc, #104]	@ (80026e0 <HAL_RCC_ClockConfig+0x280>)
 8002678:	4013      	ands	r3, r2
 800267a:	0019      	movs	r1, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	691b      	ldr	r3, [r3, #16]
 8002680:	00da      	lsls	r2, r3, #3
 8002682:	4b15      	ldr	r3, [pc, #84]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 8002684:	430a      	orrs	r2, r1
 8002686:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002688:	f000 f832 	bl	80026f0 <HAL_RCC_GetSysClockFreq>
 800268c:	0001      	movs	r1, r0
 800268e:	4b12      	ldr	r3, [pc, #72]	@ (80026d8 <HAL_RCC_ClockConfig+0x278>)
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	091b      	lsrs	r3, r3, #4
 8002694:	220f      	movs	r2, #15
 8002696:	4013      	ands	r3, r2
 8002698:	4a12      	ldr	r2, [pc, #72]	@ (80026e4 <HAL_RCC_ClockConfig+0x284>)
 800269a:	5cd3      	ldrb	r3, [r2, r3]
 800269c:	000a      	movs	r2, r1
 800269e:	40da      	lsrs	r2, r3
 80026a0:	4b11      	ldr	r3, [pc, #68]	@ (80026e8 <HAL_RCC_ClockConfig+0x288>)
 80026a2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80026a4:	4b11      	ldr	r3, [pc, #68]	@ (80026ec <HAL_RCC_ClockConfig+0x28c>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	250b      	movs	r5, #11
 80026aa:	197c      	adds	r4, r7, r5
 80026ac:	0018      	movs	r0, r3
 80026ae:	f7fe fd4d 	bl	800114c <HAL_InitTick>
 80026b2:	0003      	movs	r3, r0
 80026b4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80026b6:	197b      	adds	r3, r7, r5
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d002      	beq.n	80026c4 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80026be:	197b      	adds	r3, r7, r5
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	e000      	b.n	80026c6 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	0018      	movs	r0, r3
 80026c8:	46bd      	mov	sp, r7
 80026ca:	b004      	add	sp, #16
 80026cc:	bdb0      	pop	{r4, r5, r7, pc}
 80026ce:	46c0      	nop			@ (mov r8, r8)
 80026d0:	40022000 	.word	0x40022000
 80026d4:	00001388 	.word	0x00001388
 80026d8:	40021000 	.word	0x40021000
 80026dc:	fffff8ff 	.word	0xfffff8ff
 80026e0:	ffffc7ff 	.word	0xffffc7ff
 80026e4:	08004df0 	.word	0x08004df0
 80026e8:	20000000 	.word	0x20000000
 80026ec:	20000004 	.word	0x20000004

080026f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80026f6:	4b3c      	ldr	r3, [pc, #240]	@ (80027e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	220c      	movs	r2, #12
 8002700:	4013      	ands	r3, r2
 8002702:	2b0c      	cmp	r3, #12
 8002704:	d013      	beq.n	800272e <HAL_RCC_GetSysClockFreq+0x3e>
 8002706:	d85c      	bhi.n	80027c2 <HAL_RCC_GetSysClockFreq+0xd2>
 8002708:	2b04      	cmp	r3, #4
 800270a:	d002      	beq.n	8002712 <HAL_RCC_GetSysClockFreq+0x22>
 800270c:	2b08      	cmp	r3, #8
 800270e:	d00b      	beq.n	8002728 <HAL_RCC_GetSysClockFreq+0x38>
 8002710:	e057      	b.n	80027c2 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002712:	4b35      	ldr	r3, [pc, #212]	@ (80027e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2210      	movs	r2, #16
 8002718:	4013      	ands	r3, r2
 800271a:	d002      	beq.n	8002722 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800271c:	4b33      	ldr	r3, [pc, #204]	@ (80027ec <HAL_RCC_GetSysClockFreq+0xfc>)
 800271e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002720:	e05d      	b.n	80027de <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8002722:	4b33      	ldr	r3, [pc, #204]	@ (80027f0 <HAL_RCC_GetSysClockFreq+0x100>)
 8002724:	613b      	str	r3, [r7, #16]
      break;
 8002726:	e05a      	b.n	80027de <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002728:	4b32      	ldr	r3, [pc, #200]	@ (80027f4 <HAL_RCC_GetSysClockFreq+0x104>)
 800272a:	613b      	str	r3, [r7, #16]
      break;
 800272c:	e057      	b.n	80027de <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	0c9b      	lsrs	r3, r3, #18
 8002732:	220f      	movs	r2, #15
 8002734:	4013      	ands	r3, r2
 8002736:	4a30      	ldr	r2, [pc, #192]	@ (80027f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002738:	5cd3      	ldrb	r3, [r2, r3]
 800273a:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	0d9b      	lsrs	r3, r3, #22
 8002740:	2203      	movs	r2, #3
 8002742:	4013      	ands	r3, r2
 8002744:	3301      	adds	r3, #1
 8002746:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002748:	4b27      	ldr	r3, [pc, #156]	@ (80027e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800274a:	68da      	ldr	r2, [r3, #12]
 800274c:	2380      	movs	r3, #128	@ 0x80
 800274e:	025b      	lsls	r3, r3, #9
 8002750:	4013      	ands	r3, r2
 8002752:	d00f      	beq.n	8002774 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8002754:	68b9      	ldr	r1, [r7, #8]
 8002756:	000a      	movs	r2, r1
 8002758:	0152      	lsls	r2, r2, #5
 800275a:	1a52      	subs	r2, r2, r1
 800275c:	0193      	lsls	r3, r2, #6
 800275e:	1a9b      	subs	r3, r3, r2
 8002760:	00db      	lsls	r3, r3, #3
 8002762:	185b      	adds	r3, r3, r1
 8002764:	025b      	lsls	r3, r3, #9
 8002766:	6879      	ldr	r1, [r7, #4]
 8002768:	0018      	movs	r0, r3
 800276a:	f7fd fcdf 	bl	800012c <__udivsi3>
 800276e:	0003      	movs	r3, r0
 8002770:	617b      	str	r3, [r7, #20]
 8002772:	e023      	b.n	80027bc <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002774:	4b1c      	ldr	r3, [pc, #112]	@ (80027e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2210      	movs	r2, #16
 800277a:	4013      	ands	r3, r2
 800277c:	d00f      	beq.n	800279e <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 800277e:	68b9      	ldr	r1, [r7, #8]
 8002780:	000a      	movs	r2, r1
 8002782:	0152      	lsls	r2, r2, #5
 8002784:	1a52      	subs	r2, r2, r1
 8002786:	0193      	lsls	r3, r2, #6
 8002788:	1a9b      	subs	r3, r3, r2
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	185b      	adds	r3, r3, r1
 800278e:	021b      	lsls	r3, r3, #8
 8002790:	6879      	ldr	r1, [r7, #4]
 8002792:	0018      	movs	r0, r3
 8002794:	f7fd fcca 	bl	800012c <__udivsi3>
 8002798:	0003      	movs	r3, r0
 800279a:	617b      	str	r3, [r7, #20]
 800279c:	e00e      	b.n	80027bc <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800279e:	68b9      	ldr	r1, [r7, #8]
 80027a0:	000a      	movs	r2, r1
 80027a2:	0152      	lsls	r2, r2, #5
 80027a4:	1a52      	subs	r2, r2, r1
 80027a6:	0193      	lsls	r3, r2, #6
 80027a8:	1a9b      	subs	r3, r3, r2
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	185b      	adds	r3, r3, r1
 80027ae:	029b      	lsls	r3, r3, #10
 80027b0:	6879      	ldr	r1, [r7, #4]
 80027b2:	0018      	movs	r0, r3
 80027b4:	f7fd fcba 	bl	800012c <__udivsi3>
 80027b8:	0003      	movs	r3, r0
 80027ba:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	613b      	str	r3, [r7, #16]
      break;
 80027c0:	e00d      	b.n	80027de <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80027c2:	4b09      	ldr	r3, [pc, #36]	@ (80027e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	0b5b      	lsrs	r3, r3, #13
 80027c8:	2207      	movs	r2, #7
 80027ca:	4013      	ands	r3, r2
 80027cc:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	3301      	adds	r3, #1
 80027d2:	2280      	movs	r2, #128	@ 0x80
 80027d4:	0212      	lsls	r2, r2, #8
 80027d6:	409a      	lsls	r2, r3
 80027d8:	0013      	movs	r3, r2
 80027da:	613b      	str	r3, [r7, #16]
      break;
 80027dc:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80027de:	693b      	ldr	r3, [r7, #16]
}
 80027e0:	0018      	movs	r0, r3
 80027e2:	46bd      	mov	sp, r7
 80027e4:	b006      	add	sp, #24
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40021000 	.word	0x40021000
 80027ec:	003d0900 	.word	0x003d0900
 80027f0:	00f42400 	.word	0x00f42400
 80027f4:	007a1200 	.word	0x007a1200
 80027f8:	08004e08 	.word	0x08004e08

080027fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002800:	4b02      	ldr	r3, [pc, #8]	@ (800280c <HAL_RCC_GetHCLKFreq+0x10>)
 8002802:	681b      	ldr	r3, [r3, #0]
}
 8002804:	0018      	movs	r0, r3
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	46c0      	nop			@ (mov r8, r8)
 800280c:	20000000 	.word	0x20000000

08002810 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002814:	f7ff fff2 	bl	80027fc <HAL_RCC_GetHCLKFreq>
 8002818:	0001      	movs	r1, r0
 800281a:	4b06      	ldr	r3, [pc, #24]	@ (8002834 <HAL_RCC_GetPCLK1Freq+0x24>)
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	0a1b      	lsrs	r3, r3, #8
 8002820:	2207      	movs	r2, #7
 8002822:	4013      	ands	r3, r2
 8002824:	4a04      	ldr	r2, [pc, #16]	@ (8002838 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002826:	5cd3      	ldrb	r3, [r2, r3]
 8002828:	40d9      	lsrs	r1, r3
 800282a:	000b      	movs	r3, r1
}
 800282c:	0018      	movs	r0, r3
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	46c0      	nop			@ (mov r8, r8)
 8002834:	40021000 	.word	0x40021000
 8002838:	08004e00 	.word	0x08004e00

0800283c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002840:	f7ff ffdc 	bl	80027fc <HAL_RCC_GetHCLKFreq>
 8002844:	0001      	movs	r1, r0
 8002846:	4b06      	ldr	r3, [pc, #24]	@ (8002860 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	0adb      	lsrs	r3, r3, #11
 800284c:	2207      	movs	r2, #7
 800284e:	4013      	ands	r3, r2
 8002850:	4a04      	ldr	r2, [pc, #16]	@ (8002864 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002852:	5cd3      	ldrb	r3, [r2, r3]
 8002854:	40d9      	lsrs	r1, r3
 8002856:	000b      	movs	r3, r1
}
 8002858:	0018      	movs	r0, r3
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	46c0      	nop			@ (mov r8, r8)
 8002860:	40021000 	.word	0x40021000
 8002864:	08004e00 	.word	0x08004e00

08002868 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002870:	2317      	movs	r3, #23
 8002872:	18fb      	adds	r3, r7, r3
 8002874:	2200      	movs	r2, #0
 8002876:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2220      	movs	r2, #32
 800287e:	4013      	ands	r3, r2
 8002880:	d106      	bne.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	2380      	movs	r3, #128	@ 0x80
 8002888:	011b      	lsls	r3, r3, #4
 800288a:	4013      	ands	r3, r2
 800288c:	d100      	bne.n	8002890 <HAL_RCCEx_PeriphCLKConfig+0x28>
 800288e:	e104      	b.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002890:	4bb9      	ldr	r3, [pc, #740]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002892:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002894:	2380      	movs	r3, #128	@ 0x80
 8002896:	055b      	lsls	r3, r3, #21
 8002898:	4013      	ands	r3, r2
 800289a:	d10a      	bne.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800289c:	4bb6      	ldr	r3, [pc, #728]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800289e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80028a0:	4bb5      	ldr	r3, [pc, #724]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028a2:	2180      	movs	r1, #128	@ 0x80
 80028a4:	0549      	lsls	r1, r1, #21
 80028a6:	430a      	orrs	r2, r1
 80028a8:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80028aa:	2317      	movs	r3, #23
 80028ac:	18fb      	adds	r3, r7, r3
 80028ae:	2201      	movs	r2, #1
 80028b0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028b2:	4bb2      	ldr	r3, [pc, #712]	@ (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	2380      	movs	r3, #128	@ 0x80
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	4013      	ands	r3, r2
 80028bc:	d11a      	bne.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028be:	4baf      	ldr	r3, [pc, #700]	@ (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	4bae      	ldr	r3, [pc, #696]	@ (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80028c4:	2180      	movs	r1, #128	@ 0x80
 80028c6:	0049      	lsls	r1, r1, #1
 80028c8:	430a      	orrs	r2, r1
 80028ca:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028cc:	f7fe fc84 	bl	80011d8 <HAL_GetTick>
 80028d0:	0003      	movs	r3, r0
 80028d2:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d4:	e008      	b.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028d6:	f7fe fc7f 	bl	80011d8 <HAL_GetTick>
 80028da:	0002      	movs	r2, r0
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	1ad3      	subs	r3, r2, r3
 80028e0:	2b64      	cmp	r3, #100	@ 0x64
 80028e2:	d901      	bls.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80028e4:	2303      	movs	r3, #3
 80028e6:	e143      	b.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028e8:	4ba4      	ldr	r3, [pc, #656]	@ (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	2380      	movs	r3, #128	@ 0x80
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	4013      	ands	r3, r2
 80028f2:	d0f0      	beq.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80028f4:	4ba0      	ldr	r3, [pc, #640]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	23c0      	movs	r3, #192	@ 0xc0
 80028fa:	039b      	lsls	r3, r3, #14
 80028fc:	4013      	ands	r3, r2
 80028fe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685a      	ldr	r2, [r3, #4]
 8002904:	23c0      	movs	r3, #192	@ 0xc0
 8002906:	039b      	lsls	r3, r3, #14
 8002908:	4013      	ands	r3, r2
 800290a:	68fa      	ldr	r2, [r7, #12]
 800290c:	429a      	cmp	r2, r3
 800290e:	d107      	bne.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	23c0      	movs	r3, #192	@ 0xc0
 8002916:	039b      	lsls	r3, r3, #14
 8002918:	4013      	ands	r3, r2
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	429a      	cmp	r2, r3
 800291e:	d013      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	23c0      	movs	r3, #192	@ 0xc0
 8002926:	029b      	lsls	r3, r3, #10
 8002928:	401a      	ands	r2, r3
 800292a:	23c0      	movs	r3, #192	@ 0xc0
 800292c:	029b      	lsls	r3, r3, #10
 800292e:	429a      	cmp	r2, r3
 8002930:	d10a      	bne.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002932:	4b91      	ldr	r3, [pc, #580]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	2380      	movs	r3, #128	@ 0x80
 8002938:	029b      	lsls	r3, r3, #10
 800293a:	401a      	ands	r2, r3
 800293c:	2380      	movs	r3, #128	@ 0x80
 800293e:	029b      	lsls	r3, r3, #10
 8002940:	429a      	cmp	r2, r3
 8002942:	d101      	bne.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e113      	b.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002948:	4b8b      	ldr	r3, [pc, #556]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800294a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800294c:	23c0      	movs	r3, #192	@ 0xc0
 800294e:	029b      	lsls	r3, r3, #10
 8002950:	4013      	ands	r3, r2
 8002952:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d049      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x186>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	23c0      	movs	r3, #192	@ 0xc0
 8002960:	029b      	lsls	r3, r3, #10
 8002962:	4013      	ands	r3, r2
 8002964:	68fa      	ldr	r2, [r7, #12]
 8002966:	429a      	cmp	r2, r3
 8002968:	d004      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2220      	movs	r2, #32
 8002970:	4013      	ands	r3, r2
 8002972:	d10d      	bne.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	23c0      	movs	r3, #192	@ 0xc0
 800297a:	029b      	lsls	r3, r3, #10
 800297c:	4013      	ands	r3, r2
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	429a      	cmp	r2, r3
 8002982:	d034      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	2380      	movs	r3, #128	@ 0x80
 800298a:	011b      	lsls	r3, r3, #4
 800298c:	4013      	ands	r3, r2
 800298e:	d02e      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002990:	4b79      	ldr	r3, [pc, #484]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002992:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002994:	4a7a      	ldr	r2, [pc, #488]	@ (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8002996:	4013      	ands	r3, r2
 8002998:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800299a:	4b77      	ldr	r3, [pc, #476]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800299c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800299e:	4b76      	ldr	r3, [pc, #472]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029a0:	2180      	movs	r1, #128	@ 0x80
 80029a2:	0309      	lsls	r1, r1, #12
 80029a4:	430a      	orrs	r2, r1
 80029a6:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80029a8:	4b73      	ldr	r3, [pc, #460]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029aa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80029ac:	4b72      	ldr	r3, [pc, #456]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029ae:	4975      	ldr	r1, [pc, #468]	@ (8002b84 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80029b0:	400a      	ands	r2, r1
 80029b2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80029b4:	4b70      	ldr	r3, [pc, #448]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	2380      	movs	r3, #128	@ 0x80
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	4013      	ands	r3, r2
 80029c2:	d014      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c4:	f7fe fc08 	bl	80011d8 <HAL_GetTick>
 80029c8:	0003      	movs	r3, r0
 80029ca:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029cc:	e009      	b.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029ce:	f7fe fc03 	bl	80011d8 <HAL_GetTick>
 80029d2:	0002      	movs	r2, r0
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	4a6b      	ldr	r2, [pc, #428]	@ (8002b88 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d901      	bls.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e0c6      	b.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029e2:	4b65      	ldr	r3, [pc, #404]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80029e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80029e6:	2380      	movs	r3, #128	@ 0x80
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	4013      	ands	r3, r2
 80029ec:	d0ef      	beq.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	2380      	movs	r3, #128	@ 0x80
 80029f4:	011b      	lsls	r3, r3, #4
 80029f6:	4013      	ands	r3, r2
 80029f8:	d01f      	beq.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	689a      	ldr	r2, [r3, #8]
 80029fe:	23c0      	movs	r3, #192	@ 0xc0
 8002a00:	029b      	lsls	r3, r3, #10
 8002a02:	401a      	ands	r2, r3
 8002a04:	23c0      	movs	r3, #192	@ 0xc0
 8002a06:	029b      	lsls	r3, r3, #10
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d10c      	bne.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002a0c:	4b5a      	ldr	r3, [pc, #360]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a5e      	ldr	r2, [pc, #376]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8002a12:	4013      	ands	r3, r2
 8002a14:	0019      	movs	r1, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	689a      	ldr	r2, [r3, #8]
 8002a1a:	23c0      	movs	r3, #192	@ 0xc0
 8002a1c:	039b      	lsls	r3, r3, #14
 8002a1e:	401a      	ands	r2, r3
 8002a20:	4b55      	ldr	r3, [pc, #340]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a22:	430a      	orrs	r2, r1
 8002a24:	601a      	str	r2, [r3, #0]
 8002a26:	4b54      	ldr	r3, [pc, #336]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a28:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	689a      	ldr	r2, [r3, #8]
 8002a2e:	23c0      	movs	r3, #192	@ 0xc0
 8002a30:	029b      	lsls	r3, r3, #10
 8002a32:	401a      	ands	r2, r3
 8002a34:	4b50      	ldr	r3, [pc, #320]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a36:	430a      	orrs	r2, r1
 8002a38:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2220      	movs	r2, #32
 8002a40:	4013      	ands	r3, r2
 8002a42:	d01f      	beq.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685a      	ldr	r2, [r3, #4]
 8002a48:	23c0      	movs	r3, #192	@ 0xc0
 8002a4a:	029b      	lsls	r3, r3, #10
 8002a4c:	401a      	ands	r2, r3
 8002a4e:	23c0      	movs	r3, #192	@ 0xc0
 8002a50:	029b      	lsls	r3, r3, #10
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d10c      	bne.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8002a56:	4b48      	ldr	r3, [pc, #288]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a4c      	ldr	r2, [pc, #304]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	0019      	movs	r1, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685a      	ldr	r2, [r3, #4]
 8002a64:	23c0      	movs	r3, #192	@ 0xc0
 8002a66:	039b      	lsls	r3, r3, #14
 8002a68:	401a      	ands	r2, r3
 8002a6a:	4b43      	ldr	r3, [pc, #268]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	601a      	str	r2, [r3, #0]
 8002a70:	4b41      	ldr	r3, [pc, #260]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a72:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685a      	ldr	r2, [r3, #4]
 8002a78:	23c0      	movs	r3, #192	@ 0xc0
 8002a7a:	029b      	lsls	r3, r3, #10
 8002a7c:	401a      	ands	r2, r3
 8002a7e:	4b3e      	ldr	r3, [pc, #248]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a80:	430a      	orrs	r2, r1
 8002a82:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a84:	2317      	movs	r3, #23
 8002a86:	18fb      	adds	r3, r7, r3
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d105      	bne.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a8e:	4b3a      	ldr	r3, [pc, #232]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a92:	4b39      	ldr	r3, [pc, #228]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a94:	493e      	ldr	r1, [pc, #248]	@ (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8002a96:	400a      	ands	r2, r1
 8002a98:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	d009      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002aa4:	4b34      	ldr	r3, [pc, #208]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002aa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aa8:	2203      	movs	r2, #3
 8002aaa:	4393      	bics	r3, r2
 8002aac:	0019      	movs	r1, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	68da      	ldr	r2, [r3, #12]
 8002ab2:	4b31      	ldr	r3, [pc, #196]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2202      	movs	r2, #2
 8002abe:	4013      	ands	r3, r2
 8002ac0:	d009      	beq.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ac2:	4b2d      	ldr	r3, [pc, #180]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ac6:	220c      	movs	r2, #12
 8002ac8:	4393      	bics	r3, r2
 8002aca:	0019      	movs	r1, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	691a      	ldr	r2, [r3, #16]
 8002ad0:	4b29      	ldr	r3, [pc, #164]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2204      	movs	r2, #4
 8002adc:	4013      	ands	r3, r2
 8002ade:	d009      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ae0:	4b25      	ldr	r3, [pc, #148]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002ae2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ae4:	4a2b      	ldr	r2, [pc, #172]	@ (8002b94 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	0019      	movs	r1, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	695a      	ldr	r2, [r3, #20]
 8002aee:	4b22      	ldr	r3, [pc, #136]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002af0:	430a      	orrs	r2, r1
 8002af2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2208      	movs	r2, #8
 8002afa:	4013      	ands	r3, r2
 8002afc:	d009      	beq.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002afe:	4b1e      	ldr	r3, [pc, #120]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b02:	4a25      	ldr	r2, [pc, #148]	@ (8002b98 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002b04:	4013      	ands	r3, r2
 8002b06:	0019      	movs	r1, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	699a      	ldr	r2, [r3, #24]
 8002b0c:	4b1a      	ldr	r3, [pc, #104]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	2380      	movs	r3, #128	@ 0x80
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	d009      	beq.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b1e:	4b16      	ldr	r3, [pc, #88]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b22:	4a17      	ldr	r2, [pc, #92]	@ (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8002b24:	4013      	ands	r3, r2
 8002b26:	0019      	movs	r1, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	69da      	ldr	r2, [r3, #28]
 8002b2c:	4b12      	ldr	r3, [pc, #72]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2240      	movs	r2, #64	@ 0x40
 8002b38:	4013      	ands	r3, r2
 8002b3a:	d009      	beq.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b40:	4a16      	ldr	r2, [pc, #88]	@ (8002b9c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002b42:	4013      	ands	r3, r2
 8002b44:	0019      	movs	r1, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2280      	movs	r2, #128	@ 0x80
 8002b56:	4013      	ands	r3, r2
 8002b58:	d009      	beq.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002b5a:	4b07      	ldr	r3, [pc, #28]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b5e:	4a10      	ldr	r2, [pc, #64]	@ (8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b60:	4013      	ands	r3, r2
 8002b62:	0019      	movs	r1, r3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a1a      	ldr	r2, [r3, #32]
 8002b68:	4b03      	ldr	r3, [pc, #12]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002b6e:	2300      	movs	r3, #0
}
 8002b70:	0018      	movs	r0, r3
 8002b72:	46bd      	mov	sp, r7
 8002b74:	b006      	add	sp, #24
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40021000 	.word	0x40021000
 8002b7c:	40007000 	.word	0x40007000
 8002b80:	fffcffff 	.word	0xfffcffff
 8002b84:	fff7ffff 	.word	0xfff7ffff
 8002b88:	00001388 	.word	0x00001388
 8002b8c:	ffcfffff 	.word	0xffcfffff
 8002b90:	efffffff 	.word	0xefffffff
 8002b94:	fffff3ff 	.word	0xfffff3ff
 8002b98:	ffffcfff 	.word	0xffffcfff
 8002b9c:	fbffffff 	.word	0xfbffffff
 8002ba0:	fff3ffff 	.word	0xfff3ffff

08002ba4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002ba4:	b5b0      	push	{r4, r5, r7, lr}
 8002ba6:	b084      	sub	sp, #16
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002bac:	230f      	movs	r3, #15
 8002bae:	18fb      	adds	r3, r7, r3
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e088      	b.n	8002cd0 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2221      	movs	r2, #33	@ 0x21
 8002bc2:	5c9b      	ldrb	r3, [r3, r2]
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d107      	bne.n	8002bda <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2220      	movs	r2, #32
 8002bce:	2100      	movs	r1, #0
 8002bd0:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	0018      	movs	r0, r3
 8002bd6:	f7fe f953 	bl	8000e80 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2221      	movs	r2, #33	@ 0x21
 8002bde:	2102      	movs	r1, #2
 8002be0:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	2210      	movs	r2, #16
 8002bea:	4013      	ands	r3, r2
 8002bec:	2b10      	cmp	r3, #16
 8002bee:	d05f      	beq.n	8002cb0 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	22ca      	movs	r2, #202	@ 0xca
 8002bf6:	625a      	str	r2, [r3, #36]	@ 0x24
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2253      	movs	r2, #83	@ 0x53
 8002bfe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002c00:	250f      	movs	r5, #15
 8002c02:	197c      	adds	r4, r7, r5
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	0018      	movs	r0, r3
 8002c08:	f000 f93e 	bl	8002e88 <RTC_EnterInitMode>
 8002c0c:	0003      	movs	r3, r0
 8002c0e:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8002c10:	0028      	movs	r0, r5
 8002c12:	183b      	adds	r3, r7, r0
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d12c      	bne.n	8002c74 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	689a      	ldr	r2, [r3, #8]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	492c      	ldr	r1, [pc, #176]	@ (8002cd8 <HAL_RTC_Init+0x134>)
 8002c26:	400a      	ands	r2, r1
 8002c28:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	6899      	ldr	r1, [r3, #8]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	691b      	ldr	r3, [r3, #16]
 8002c38:	431a      	orrs	r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	699b      	ldr	r3, [r3, #24]
 8002c3e:	431a      	orrs	r2, r3
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	430a      	orrs	r2, r1
 8002c46:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	68d2      	ldr	r2, [r2, #12]
 8002c50:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	6919      	ldr	r1, [r3, #16]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	041a      	lsls	r2, r3, #16
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	430a      	orrs	r2, r1
 8002c64:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002c66:	183c      	adds	r4, r7, r0
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	f000 f950 	bl	8002f10 <RTC_ExitInitMode>
 8002c70:	0003      	movs	r3, r0
 8002c72:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8002c74:	230f      	movs	r3, #15
 8002c76:	18fb      	adds	r3, r7, r3
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d113      	bne.n	8002ca6 <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2103      	movs	r1, #3
 8002c8a:	438a      	bics	r2, r1
 8002c8c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	69da      	ldr	r2, [r3, #28]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	695b      	ldr	r3, [r3, #20]
 8002c9c:	431a      	orrs	r2, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	22ff      	movs	r2, #255	@ 0xff
 8002cac:	625a      	str	r2, [r3, #36]	@ 0x24
 8002cae:	e003      	b.n	8002cb8 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002cb0:	230f      	movs	r3, #15
 8002cb2:	18fb      	adds	r3, r7, r3
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8002cb8:	230f      	movs	r3, #15
 8002cba:	18fb      	adds	r3, r7, r3
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d103      	bne.n	8002cca <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2221      	movs	r2, #33	@ 0x21
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002cca:	230f      	movs	r3, #15
 8002ccc:	18fb      	adds	r3, r7, r3
 8002cce:	781b      	ldrb	r3, [r3, #0]
}
 8002cd0:	0018      	movs	r0, r3
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	b004      	add	sp, #16
 8002cd6:	bdb0      	pop	{r4, r5, r7, pc}
 8002cd8:	ff8fffbf 	.word	0xff8fffbf

08002cdc <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	691b      	ldr	r3, [r3, #16]
 8002cfc:	045b      	lsls	r3, r3, #17
 8002cfe:	0c5a      	lsrs	r2, r3, #17
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a22      	ldr	r2, [pc, #136]	@ (8002d94 <HAL_RTC_GetTime+0xb8>)
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	0c1b      	lsrs	r3, r3, #16
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	223f      	movs	r2, #63	@ 0x3f
 8002d18:	4013      	ands	r3, r2
 8002d1a:	b2da      	uxtb	r2, r3
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	0a1b      	lsrs	r3, r3, #8
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	227f      	movs	r2, #127	@ 0x7f
 8002d28:	4013      	ands	r3, r2
 8002d2a:	b2da      	uxtb	r2, r3
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	227f      	movs	r2, #127	@ 0x7f
 8002d36:	4013      	ands	r3, r2
 8002d38:	b2da      	uxtb	r2, r3
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	0d9b      	lsrs	r3, r3, #22
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	2201      	movs	r2, #1
 8002d46:	4013      	ands	r3, r2
 8002d48:	b2da      	uxtb	r2, r3
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d11a      	bne.n	8002d8a <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	0018      	movs	r0, r3
 8002d5a:	f000 f903 	bl	8002f64 <RTC_Bcd2ToByte>
 8002d5e:	0003      	movs	r3, r0
 8002d60:	001a      	movs	r2, r3
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	785b      	ldrb	r3, [r3, #1]
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	f000 f8fa 	bl	8002f64 <RTC_Bcd2ToByte>
 8002d70:	0003      	movs	r3, r0
 8002d72:	001a      	movs	r2, r3
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	789b      	ldrb	r3, [r3, #2]
 8002d7c:	0018      	movs	r0, r3
 8002d7e:	f000 f8f1 	bl	8002f64 <RTC_Bcd2ToByte>
 8002d82:	0003      	movs	r3, r0
 8002d84:	001a      	movs	r2, r3
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
}
 8002d8c:	0018      	movs	r0, r3
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	b006      	add	sp, #24
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	007f7f7f 	.word	0x007f7f7f

08002d98 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002da4:	2300      	movs	r3, #0
 8002da6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	4a21      	ldr	r2, [pc, #132]	@ (8002e34 <HAL_RTC_GetDate+0x9c>)
 8002db0:	4013      	ands	r3, r2
 8002db2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	0c1b      	lsrs	r3, r3, #16
 8002db8:	b2da      	uxtb	r2, r3
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	0a1b      	lsrs	r3, r3, #8
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	221f      	movs	r2, #31
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	b2da      	uxtb	r2, r3
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	223f      	movs	r2, #63	@ 0x3f
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	b2da      	uxtb	r2, r3
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	0b5b      	lsrs	r3, r3, #13
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2207      	movs	r2, #7
 8002de4:	4013      	ands	r3, r2
 8002de6:	b2da      	uxtb	r2, r3
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d11a      	bne.n	8002e28 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	78db      	ldrb	r3, [r3, #3]
 8002df6:	0018      	movs	r0, r3
 8002df8:	f000 f8b4 	bl	8002f64 <RTC_Bcd2ToByte>
 8002dfc:	0003      	movs	r3, r0
 8002dfe:	001a      	movs	r2, r3
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	785b      	ldrb	r3, [r3, #1]
 8002e08:	0018      	movs	r0, r3
 8002e0a:	f000 f8ab 	bl	8002f64 <RTC_Bcd2ToByte>
 8002e0e:	0003      	movs	r3, r0
 8002e10:	001a      	movs	r2, r3
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	789b      	ldrb	r3, [r3, #2]
 8002e1a:	0018      	movs	r0, r3
 8002e1c:	f000 f8a2 	bl	8002f64 <RTC_Bcd2ToByte>
 8002e20:	0003      	movs	r3, r0
 8002e22:	001a      	movs	r2, r3
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	0018      	movs	r0, r3
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	b006      	add	sp, #24
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	46c0      	nop			@ (mov r8, r8)
 8002e34:	00ffff3f 	.word	0x00ffff3f

08002e38 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e40:	2300      	movs	r3, #0
 8002e42:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a0e      	ldr	r2, [pc, #56]	@ (8002e84 <HAL_RTC_WaitForSynchro+0x4c>)
 8002e4a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e4c:	f7fe f9c4 	bl	80011d8 <HAL_GetTick>
 8002e50:	0003      	movs	r3, r0
 8002e52:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002e54:	e00a      	b.n	8002e6c <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002e56:	f7fe f9bf 	bl	80011d8 <HAL_GetTick>
 8002e5a:	0002      	movs	r2, r0
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	1ad2      	subs	r2, r2, r3
 8002e60:	23fa      	movs	r3, #250	@ 0xfa
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d901      	bls.n	8002e6c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	e006      	b.n	8002e7a <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	2220      	movs	r2, #32
 8002e74:	4013      	ands	r3, r2
 8002e76:	d0ee      	beq.n	8002e56 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	0018      	movs	r0, r3
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	b004      	add	sp, #16
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	46c0      	nop			@ (mov r8, r8)
 8002e84:	0001ff5f 	.word	0x0001ff5f

08002e88 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e90:	2300      	movs	r3, #0
 8002e92:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002e94:	230f      	movs	r3, #15
 8002e96:	18fb      	adds	r3, r7, r3
 8002e98:	2200      	movs	r2, #0
 8002e9a:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	2240      	movs	r2, #64	@ 0x40
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	d12c      	bne.n	8002f02 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	68da      	ldr	r2, [r3, #12]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2180      	movs	r1, #128	@ 0x80
 8002eb4:	430a      	orrs	r2, r1
 8002eb6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002eb8:	f7fe f98e 	bl	80011d8 <HAL_GetTick>
 8002ebc:	0003      	movs	r3, r0
 8002ebe:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002ec0:	e014      	b.n	8002eec <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002ec2:	f7fe f989 	bl	80011d8 <HAL_GetTick>
 8002ec6:	0002      	movs	r2, r0
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	1ad2      	subs	r2, r2, r3
 8002ecc:	200f      	movs	r0, #15
 8002ece:	183b      	adds	r3, r7, r0
 8002ed0:	1839      	adds	r1, r7, r0
 8002ed2:	7809      	ldrb	r1, [r1, #0]
 8002ed4:	7019      	strb	r1, [r3, #0]
 8002ed6:	23fa      	movs	r3, #250	@ 0xfa
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d906      	bls.n	8002eec <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2221      	movs	r2, #33	@ 0x21
 8002ee2:	2104      	movs	r1, #4
 8002ee4:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8002ee6:	183b      	adds	r3, r7, r0
 8002ee8:	2201      	movs	r2, #1
 8002eea:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	2240      	movs	r2, #64	@ 0x40
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	d104      	bne.n	8002f02 <RTC_EnterInitMode+0x7a>
 8002ef8:	230f      	movs	r3, #15
 8002efa:	18fb      	adds	r3, r7, r3
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d1df      	bne.n	8002ec2 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8002f02:	230f      	movs	r3, #15
 8002f04:	18fb      	adds	r3, r7, r3
 8002f06:	781b      	ldrb	r3, [r3, #0]
}
 8002f08:	0018      	movs	r0, r3
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	b004      	add	sp, #16
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002f10:	b590      	push	{r4, r7, lr}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f18:	240f      	movs	r4, #15
 8002f1a:	193b      	adds	r3, r7, r4
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	68da      	ldr	r2, [r3, #12]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	2180      	movs	r1, #128	@ 0x80
 8002f2c:	438a      	bics	r2, r1
 8002f2e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	2220      	movs	r2, #32
 8002f38:	4013      	ands	r3, r2
 8002f3a:	d10c      	bne.n	8002f56 <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	0018      	movs	r0, r3
 8002f40:	f7ff ff7a 	bl	8002e38 <HAL_RTC_WaitForSynchro>
 8002f44:	1e03      	subs	r3, r0, #0
 8002f46:	d006      	beq.n	8002f56 <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2221      	movs	r2, #33	@ 0x21
 8002f4c:	2104      	movs	r1, #4
 8002f4e:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8002f50:	193b      	adds	r3, r7, r4
 8002f52:	2201      	movs	r2, #1
 8002f54:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8002f56:	230f      	movs	r3, #15
 8002f58:	18fb      	adds	r3, r7, r3
 8002f5a:	781b      	ldrb	r3, [r3, #0]
}
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	b005      	add	sp, #20
 8002f62:	bd90      	pop	{r4, r7, pc}

08002f64 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	0002      	movs	r2, r0
 8002f6c:	1dfb      	adds	r3, r7, #7
 8002f6e:	701a      	strb	r2, [r3, #0]
  uint32_t tens = 0U;
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8002f74:	1dfb      	adds	r3, r7, #7
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	091b      	lsrs	r3, r3, #4
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	001a      	movs	r2, r3
 8002f7e:	0013      	movs	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	189b      	adds	r3, r3, r2
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	b2da      	uxtb	r2, r3
 8002f8c:	1dfb      	adds	r3, r7, #7
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	210f      	movs	r1, #15
 8002f92:	400b      	ands	r3, r1
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	18d3      	adds	r3, r2, r3
 8002f98:	b2db      	uxtb	r3, r3
}
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	b004      	add	sp, #16
 8002fa0:	bd80      	pop	{r7, pc}
	...

08002fa4 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8002fb0:	4b64      	ldr	r3, [pc, #400]	@ (8003144 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a0>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	22fa      	movs	r2, #250	@ 0xfa
 8002fb6:	01d1      	lsls	r1, r2, #7
 8002fb8:	0018      	movs	r0, r3
 8002fba:	f7fd f8b7 	bl	800012c <__udivsi3>
 8002fbe:	0003      	movs	r3, r0
 8002fc0:	001a      	movs	r2, r3
 8002fc2:	0013      	movs	r3, r2
 8002fc4:	015b      	lsls	r3, r3, #5
 8002fc6:	1a9b      	subs	r3, r3, r2
 8002fc8:	009b      	lsls	r3, r3, #2
 8002fca:	189b      	adds	r3, r3, r2
 8002fcc:	00db      	lsls	r3, r3, #3
 8002fce:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2220      	movs	r2, #32
 8002fd4:	5c9b      	ldrb	r3, [r3, r2]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d101      	bne.n	8002fde <HAL_RTCEx_SetWakeUpTimer_IT+0x3a>
 8002fda:	2302      	movs	r3, #2
 8002fdc:	e0ad      	b.n	800313a <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2220      	movs	r2, #32
 8002fe2:	2101      	movs	r1, #1
 8002fe4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2221      	movs	r2, #33	@ 0x21
 8002fea:	2102      	movs	r1, #2
 8002fec:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	22ca      	movs	r2, #202	@ 0xca
 8002ff4:	625a      	str	r2, [r3, #36]	@ 0x24
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2253      	movs	r2, #83	@ 0x53
 8002ffc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	689a      	ldr	r2, [r3, #8]
 8003004:	2380      	movs	r3, #128	@ 0x80
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	4013      	ands	r3, r2
 800300a:	d019      	beq.n	8003040 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	3b01      	subs	r3, #1
 8003010:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d10d      	bne.n	8003034 <HAL_RTCEx_SetWakeUpTimer_IT+0x90>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	22ff      	movs	r2, #255	@ 0xff
 800301e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2221      	movs	r2, #33	@ 0x21
 8003024:	2103      	movs	r1, #3
 8003026:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2220      	movs	r2, #32
 800302c:	2100      	movs	r1, #0
 800302e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e082      	b.n	800313a <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	2204      	movs	r2, #4
 800303c:	4013      	ands	r3, r2
 800303e:	d1e5      	bne.n	800300c <HAL_RTCEx_SetWakeUpTimer_IT+0x68>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	689a      	ldr	r2, [r3, #8]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	493f      	ldr	r1, [pc, #252]	@ (8003148 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a4>)
 800304c:	400a      	ands	r2, r1
 800304e:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	22ff      	movs	r2, #255	@ 0xff
 8003058:	401a      	ands	r2, r3
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	493b      	ldr	r1, [pc, #236]	@ (800314c <HAL_RTCEx_SetWakeUpTimer_IT+0x1a8>)
 8003060:	430a      	orrs	r2, r1
 8003062:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8003064:	4b37      	ldr	r3, [pc, #220]	@ (8003144 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a0>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	22fa      	movs	r2, #250	@ 0xfa
 800306a:	01d1      	lsls	r1, r2, #7
 800306c:	0018      	movs	r0, r3
 800306e:	f7fd f85d 	bl	800012c <__udivsi3>
 8003072:	0003      	movs	r3, r0
 8003074:	001a      	movs	r2, r3
 8003076:	0013      	movs	r3, r2
 8003078:	015b      	lsls	r3, r3, #5
 800307a:	1a9b      	subs	r3, r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	189b      	adds	r3, r3, r2
 8003080:	00db      	lsls	r3, r3, #3
 8003082:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	3b01      	subs	r3, #1
 8003088:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d10d      	bne.n	80030ac <HAL_RTCEx_SetWakeUpTimer_IT+0x108>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	22ff      	movs	r2, #255	@ 0xff
 8003096:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2221      	movs	r2, #33	@ 0x21
 800309c:	2103      	movs	r1, #3
 800309e:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2220      	movs	r2, #32
 80030a4:	2100      	movs	r1, #0
 80030a6:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 80030a8:	2303      	movs	r3, #3
 80030aa:	e046      	b.n	800313a <HAL_RTCEx_SetWakeUpTimer_IT+0x196>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	2204      	movs	r2, #4
 80030b4:	4013      	ands	r3, r2
 80030b6:	d0e5      	beq.n	8003084 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2107      	movs	r1, #7
 80030c4:	438a      	bics	r2, r1
 80030c6:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	6899      	ldr	r1, [r3, #8]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	430a      	orrs	r2, r1
 80030d6:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68ba      	ldr	r2, [r7, #8]
 80030de:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80030e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003150 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	4b1a      	ldr	r3, [pc, #104]	@ (8003150 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 80030e6:	2180      	movs	r1, #128	@ 0x80
 80030e8:	0349      	lsls	r1, r1, #13
 80030ea:	430a      	orrs	r2, r1
 80030ec:	601a      	str	r2, [r3, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80030ee:	4b18      	ldr	r3, [pc, #96]	@ (8003150 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 80030f0:	689a      	ldr	r2, [r3, #8]
 80030f2:	4b17      	ldr	r3, [pc, #92]	@ (8003150 <HAL_RTCEx_SetWakeUpTimer_IT+0x1ac>)
 80030f4:	2180      	movs	r1, #128	@ 0x80
 80030f6:	0349      	lsls	r1, r1, #13
 80030f8:	430a      	orrs	r2, r1
 80030fa:	609a      	str	r2, [r3, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	689a      	ldr	r2, [r3, #8]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2180      	movs	r1, #128	@ 0x80
 8003108:	01c9      	lsls	r1, r1, #7
 800310a:	430a      	orrs	r2, r1
 800310c:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	689a      	ldr	r2, [r3, #8]
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2180      	movs	r1, #128	@ 0x80
 800311a:	00c9      	lsls	r1, r1, #3
 800311c:	430a      	orrs	r2, r1
 800311e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	22ff      	movs	r2, #255	@ 0xff
 8003126:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2221      	movs	r2, #33	@ 0x21
 800312c:	2101      	movs	r1, #1
 800312e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2220      	movs	r2, #32
 8003134:	2100      	movs	r1, #0
 8003136:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003138:	2300      	movs	r3, #0
}
 800313a:	0018      	movs	r0, r3
 800313c:	46bd      	mov	sp, r7
 800313e:	b006      	add	sp, #24
 8003140:	bd80      	pop	{r7, pc}
 8003142:	46c0      	nop			@ (mov r8, r8)
 8003144:	20000000 	.word	0x20000000
 8003148:	fffffbff 	.word	0xfffffbff
 800314c:	fffffb7f 	.word	0xfffffb7f
 8003150:	40010400 	.word	0x40010400

08003154 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800315c:	2300      	movs	r3, #0
 800315e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2220      	movs	r2, #32
 8003164:	5c9b      	ldrb	r3, [r3, r2]
 8003166:	2b01      	cmp	r3, #1
 8003168:	d101      	bne.n	800316e <HAL_RTCEx_DeactivateWakeUpTimer+0x1a>
 800316a:	2302      	movs	r3, #2
 800316c:	e04e      	b.n	800320c <HAL_RTCEx_DeactivateWakeUpTimer+0xb8>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2220      	movs	r2, #32
 8003172:	2101      	movs	r1, #1
 8003174:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2221      	movs	r2, #33	@ 0x21
 800317a:	2102      	movs	r1, #2
 800317c:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	22ca      	movs	r2, #202	@ 0xca
 8003184:	625a      	str	r2, [r3, #36]	@ 0x24
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	2253      	movs	r2, #83	@ 0x53
 800318c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	689a      	ldr	r2, [r3, #8]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	491e      	ldr	r1, [pc, #120]	@ (8003214 <HAL_RTCEx_DeactivateWakeUpTimer+0xc0>)
 800319a:	400a      	ands	r2, r1
 800319c:	609a      	str	r2, [r3, #8]

  /* In case interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	689a      	ldr	r2, [r3, #8]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	491b      	ldr	r1, [pc, #108]	@ (8003218 <HAL_RTCEx_DeactivateWakeUpTimer+0xc4>)
 80031aa:	400a      	ands	r2, r1
 80031ac:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031ae:	f7fe f813 	bl	80011d8 <HAL_GetTick>
 80031b2:	0003      	movs	r3, r0
 80031b4:	60fb      	str	r3, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80031b6:	e016      	b.n	80031e6 <HAL_RTCEx_DeactivateWakeUpTimer+0x92>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80031b8:	f7fe f80e 	bl	80011d8 <HAL_GetTick>
 80031bc:	0002      	movs	r2, r0
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	1ad2      	subs	r2, r2, r3
 80031c2:	23fa      	movs	r3, #250	@ 0xfa
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d90d      	bls.n	80031e6 <HAL_RTCEx_DeactivateWakeUpTimer+0x92>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	22ff      	movs	r2, #255	@ 0xff
 80031d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2221      	movs	r2, #33	@ 0x21
 80031d6:	2103      	movs	r1, #3
 80031d8:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2220      	movs	r2, #32
 80031de:	2100      	movs	r1, #0
 80031e0:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e012      	b.n	800320c <HAL_RTCEx_DeactivateWakeUpTimer+0xb8>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	2204      	movs	r2, #4
 80031ee:	4013      	ands	r3, r2
 80031f0:	d0e2      	beq.n	80031b8 <HAL_RTCEx_DeactivateWakeUpTimer+0x64>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	22ff      	movs	r2, #255	@ 0xff
 80031f8:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2221      	movs	r2, #33	@ 0x21
 80031fe:	2101      	movs	r1, #1
 8003200:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2220      	movs	r2, #32
 8003206:	2100      	movs	r1, #0
 8003208:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800320a:	2300      	movs	r3, #0
}
 800320c:	0018      	movs	r0, r3
 800320e:	46bd      	mov	sp, r7
 8003210:	b004      	add	sp, #16
 8003212:	bd80      	pop	{r7, pc}
 8003214:	fffffbff 	.word	0xfffffbff
 8003218:	ffffbfff 	.word	0xffffbfff

0800321c <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8003224:	4b13      	ldr	r3, [pc, #76]	@ (8003274 <HAL_RTCEx_WakeUpTimerIRQHandler+0x58>)
 8003226:	2280      	movs	r2, #128	@ 0x80
 8003228:	0352      	lsls	r2, r2, #13
 800322a:	615a      	str	r2, [r3, #20]

  /* Get the Wakeup timer interrupt source enable status */
  if (__HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE(hrtc, RTC_IT_WUT) != RESET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	689a      	ldr	r2, [r3, #8]
 8003232:	2380      	movs	r3, #128	@ 0x80
 8003234:	01db      	lsls	r3, r3, #7
 8003236:	4013      	ands	r3, r2
 8003238:	d014      	beq.n	8003264 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>
  {
    /* Get the pending status of the Wakeup timer Interrupt */
    if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68da      	ldr	r2, [r3, #12]
 8003240:	2380      	movs	r3, #128	@ 0x80
 8003242:	00db      	lsls	r3, r3, #3
 8003244:	4013      	ands	r3, r2
 8003246:	d00d      	beq.n	8003264 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>
    {
      /* Clear the Wakeup timer interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	22ff      	movs	r2, #255	@ 0xff
 8003250:	401a      	ands	r2, r3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4908      	ldr	r1, [pc, #32]	@ (8003278 <HAL_RTCEx_WakeUpTimerIRQHandler+0x5c>)
 8003258:	430a      	orrs	r2, r1
 800325a:	60da      	str	r2, [r3, #12]

      /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	0018      	movs	r0, r3
 8003260:	f7fd faac 	bl	80007bc <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2221      	movs	r2, #33	@ 0x21
 8003268:	2101      	movs	r1, #1
 800326a:	5499      	strb	r1, [r3, r2]
}
 800326c:	46c0      	nop			@ (mov r8, r8)
 800326e:	46bd      	mov	sp, r7
 8003270:	b002      	add	sp, #8
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40010400 	.word	0x40010400
 8003278:	fffffb7f 	.word	0xfffffb7f

0800327c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e044      	b.n	8003318 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003292:	2b00      	cmp	r3, #0
 8003294:	d107      	bne.n	80032a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2278      	movs	r2, #120	@ 0x78
 800329a:	2100      	movs	r1, #0
 800329c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	0018      	movs	r0, r3
 80032a2:	f7fd fe05 	bl	8000eb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2224      	movs	r2, #36	@ 0x24
 80032aa:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2101      	movs	r1, #1
 80032b8:	438a      	bics	r2, r1
 80032ba:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d003      	beq.n	80032cc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	0018      	movs	r0, r3
 80032c8:	f000 fba8 	bl	8003a1c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	0018      	movs	r0, r3
 80032d0:	f000 f906 	bl	80034e0 <UART_SetConfig>
 80032d4:	0003      	movs	r3, r0
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d101      	bne.n	80032de <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e01c      	b.n	8003318 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	685a      	ldr	r2, [r3, #4]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	490d      	ldr	r1, [pc, #52]	@ (8003320 <HAL_UART_Init+0xa4>)
 80032ea:	400a      	ands	r2, r1
 80032ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	689a      	ldr	r2, [r3, #8]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	212a      	movs	r1, #42	@ 0x2a
 80032fa:	438a      	bics	r2, r1
 80032fc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2101      	movs	r1, #1
 800330a:	430a      	orrs	r2, r1
 800330c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	0018      	movs	r0, r3
 8003312:	f000 fc37 	bl	8003b84 <UART_CheckIdleState>
 8003316:	0003      	movs	r3, r0
}
 8003318:	0018      	movs	r0, r3
 800331a:	46bd      	mov	sp, r7
 800331c:	b002      	add	sp, #8
 800331e:	bd80      	pop	{r7, pc}
 8003320:	ffffb7ff 	.word	0xffffb7ff

08003324 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d101      	bne.n	8003336 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e030      	b.n	8003398 <HAL_UART_DeInit+0x74>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2224      	movs	r2, #36	@ 0x24
 800333a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2101      	movs	r1, #1
 8003348:	438a      	bics	r2, r1
 800334a:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2200      	movs	r2, #0
 8003352:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2200      	movs	r2, #0
 800335a:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2200      	movs	r2, #0
 8003362:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	0018      	movs	r0, r3
 8003368:	f7fd fe18 	bl	8000f9c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2284      	movs	r2, #132	@ 0x84
 8003370:	2100      	movs	r1, #0
 8003372:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2280      	movs	r2, #128	@ 0x80
 800337e:	2100      	movs	r1, #0
 8003380:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2278      	movs	r2, #120	@ 0x78
 8003392:	2100      	movs	r1, #0
 8003394:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003396:	2300      	movs	r3, #0
}
 8003398:	0018      	movs	r0, r3
 800339a:	46bd      	mov	sp, r7
 800339c:	b002      	add	sp, #8
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b08a      	sub	sp, #40	@ 0x28
 80033a4:	af02      	add	r7, sp, #8
 80033a6:	60f8      	str	r0, [r7, #12]
 80033a8:	60b9      	str	r1, [r7, #8]
 80033aa:	603b      	str	r3, [r7, #0]
 80033ac:	1dbb      	adds	r3, r7, #6
 80033ae:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033b4:	2b20      	cmp	r3, #32
 80033b6:	d000      	beq.n	80033ba <HAL_UART_Transmit+0x1a>
 80033b8:	e08c      	b.n	80034d4 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d003      	beq.n	80033c8 <HAL_UART_Transmit+0x28>
 80033c0:	1dbb      	adds	r3, r7, #6
 80033c2:	881b      	ldrh	r3, [r3, #0]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d101      	bne.n	80033cc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e084      	b.n	80034d6 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	689a      	ldr	r2, [r3, #8]
 80033d0:	2380      	movs	r3, #128	@ 0x80
 80033d2:	015b      	lsls	r3, r3, #5
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d109      	bne.n	80033ec <HAL_UART_Transmit+0x4c>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	691b      	ldr	r3, [r3, #16]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d105      	bne.n	80033ec <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	2201      	movs	r2, #1
 80033e4:	4013      	ands	r3, r2
 80033e6:	d001      	beq.n	80033ec <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e074      	b.n	80034d6 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2284      	movs	r2, #132	@ 0x84
 80033f0:	2100      	movs	r1, #0
 80033f2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2221      	movs	r2, #33	@ 0x21
 80033f8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033fa:	f7fd feed 	bl	80011d8 <HAL_GetTick>
 80033fe:	0003      	movs	r3, r0
 8003400:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	1dba      	adds	r2, r7, #6
 8003406:	2150      	movs	r1, #80	@ 0x50
 8003408:	8812      	ldrh	r2, [r2, #0]
 800340a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	1dba      	adds	r2, r7, #6
 8003410:	2152      	movs	r1, #82	@ 0x52
 8003412:	8812      	ldrh	r2, [r2, #0]
 8003414:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	689a      	ldr	r2, [r3, #8]
 800341a:	2380      	movs	r3, #128	@ 0x80
 800341c:	015b      	lsls	r3, r3, #5
 800341e:	429a      	cmp	r2, r3
 8003420:	d108      	bne.n	8003434 <HAL_UART_Transmit+0x94>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d104      	bne.n	8003434 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800342a:	2300      	movs	r3, #0
 800342c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	61bb      	str	r3, [r7, #24]
 8003432:	e003      	b.n	800343c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003438:	2300      	movs	r3, #0
 800343a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800343c:	e02f      	b.n	800349e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800343e:	697a      	ldr	r2, [r7, #20]
 8003440:	68f8      	ldr	r0, [r7, #12]
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	9300      	str	r3, [sp, #0]
 8003446:	0013      	movs	r3, r2
 8003448:	2200      	movs	r2, #0
 800344a:	2180      	movs	r1, #128	@ 0x80
 800344c:	f000 fc42 	bl	8003cd4 <UART_WaitOnFlagUntilTimeout>
 8003450:	1e03      	subs	r3, r0, #0
 8003452:	d004      	beq.n	800345e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2220      	movs	r2, #32
 8003458:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e03b      	b.n	80034d6 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d10b      	bne.n	800347c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	881b      	ldrh	r3, [r3, #0]
 8003468:	001a      	movs	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	05d2      	lsls	r2, r2, #23
 8003470:	0dd2      	lsrs	r2, r2, #23
 8003472:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003474:	69bb      	ldr	r3, [r7, #24]
 8003476:	3302      	adds	r3, #2
 8003478:	61bb      	str	r3, [r7, #24]
 800347a:	e007      	b.n	800348c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	781a      	ldrb	r2, [r3, #0]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	3301      	adds	r3, #1
 800348a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2252      	movs	r2, #82	@ 0x52
 8003490:	5a9b      	ldrh	r3, [r3, r2]
 8003492:	b29b      	uxth	r3, r3
 8003494:	3b01      	subs	r3, #1
 8003496:	b299      	uxth	r1, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2252      	movs	r2, #82	@ 0x52
 800349c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2252      	movs	r2, #82	@ 0x52
 80034a2:	5a9b      	ldrh	r3, [r3, r2]
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1c9      	bne.n	800343e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	0013      	movs	r3, r2
 80034b4:	2200      	movs	r2, #0
 80034b6:	2140      	movs	r1, #64	@ 0x40
 80034b8:	f000 fc0c 	bl	8003cd4 <UART_WaitOnFlagUntilTimeout>
 80034bc:	1e03      	subs	r3, r0, #0
 80034be:	d004      	beq.n	80034ca <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2220      	movs	r2, #32
 80034c4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e005      	b.n	80034d6 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2220      	movs	r2, #32
 80034ce:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80034d0:	2300      	movs	r3, #0
 80034d2:	e000      	b.n	80034d6 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80034d4:	2302      	movs	r3, #2
  }
}
 80034d6:	0018      	movs	r0, r3
 80034d8:	46bd      	mov	sp, r7
 80034da:	b008      	add	sp, #32
 80034dc:	bd80      	pop	{r7, pc}
	...

080034e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034e0:	b5b0      	push	{r4, r5, r7, lr}
 80034e2:	b08e      	sub	sp, #56	@ 0x38
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034e8:	231a      	movs	r3, #26
 80034ea:	2218      	movs	r2, #24
 80034ec:	189b      	adds	r3, r3, r2
 80034ee:	19db      	adds	r3, r3, r7
 80034f0:	2200      	movs	r2, #0
 80034f2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	689a      	ldr	r2, [r3, #8]
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	691b      	ldr	r3, [r3, #16]
 80034fc:	431a      	orrs	r2, r3
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	431a      	orrs	r2, r3
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	69db      	ldr	r3, [r3, #28]
 8003508:	4313      	orrs	r3, r2
 800350a:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4ac3      	ldr	r2, [pc, #780]	@ (8003820 <UART_SetConfig+0x340>)
 8003514:	4013      	ands	r3, r2
 8003516:	0019      	movs	r1, r3
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800351e:	430a      	orrs	r2, r1
 8003520:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	4abe      	ldr	r2, [pc, #760]	@ (8003824 <UART_SetConfig+0x344>)
 800352a:	4013      	ands	r3, r2
 800352c:	0019      	movs	r1, r3
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	68da      	ldr	r2, [r3, #12]
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	430a      	orrs	r2, r1
 8003538:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4ab8      	ldr	r2, [pc, #736]	@ (8003828 <UART_SetConfig+0x348>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d004      	beq.n	8003554 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003550:	4313      	orrs	r3, r2
 8003552:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	4ab4      	ldr	r2, [pc, #720]	@ (800382c <UART_SetConfig+0x34c>)
 800355c:	4013      	ands	r3, r2
 800355e:	0019      	movs	r1, r3
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003566:	430a      	orrs	r2, r1
 8003568:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4ab0      	ldr	r2, [pc, #704]	@ (8003830 <UART_SetConfig+0x350>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d131      	bne.n	80035d8 <UART_SetConfig+0xf8>
 8003574:	4baf      	ldr	r3, [pc, #700]	@ (8003834 <UART_SetConfig+0x354>)
 8003576:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003578:	2203      	movs	r2, #3
 800357a:	4013      	ands	r3, r2
 800357c:	2b03      	cmp	r3, #3
 800357e:	d01d      	beq.n	80035bc <UART_SetConfig+0xdc>
 8003580:	d823      	bhi.n	80035ca <UART_SetConfig+0xea>
 8003582:	2b02      	cmp	r3, #2
 8003584:	d00c      	beq.n	80035a0 <UART_SetConfig+0xc0>
 8003586:	d820      	bhi.n	80035ca <UART_SetConfig+0xea>
 8003588:	2b00      	cmp	r3, #0
 800358a:	d002      	beq.n	8003592 <UART_SetConfig+0xb2>
 800358c:	2b01      	cmp	r3, #1
 800358e:	d00e      	beq.n	80035ae <UART_SetConfig+0xce>
 8003590:	e01b      	b.n	80035ca <UART_SetConfig+0xea>
 8003592:	231b      	movs	r3, #27
 8003594:	2218      	movs	r2, #24
 8003596:	189b      	adds	r3, r3, r2
 8003598:	19db      	adds	r3, r3, r7
 800359a:	2201      	movs	r2, #1
 800359c:	701a      	strb	r2, [r3, #0]
 800359e:	e0b4      	b.n	800370a <UART_SetConfig+0x22a>
 80035a0:	231b      	movs	r3, #27
 80035a2:	2218      	movs	r2, #24
 80035a4:	189b      	adds	r3, r3, r2
 80035a6:	19db      	adds	r3, r3, r7
 80035a8:	2202      	movs	r2, #2
 80035aa:	701a      	strb	r2, [r3, #0]
 80035ac:	e0ad      	b.n	800370a <UART_SetConfig+0x22a>
 80035ae:	231b      	movs	r3, #27
 80035b0:	2218      	movs	r2, #24
 80035b2:	189b      	adds	r3, r3, r2
 80035b4:	19db      	adds	r3, r3, r7
 80035b6:	2204      	movs	r2, #4
 80035b8:	701a      	strb	r2, [r3, #0]
 80035ba:	e0a6      	b.n	800370a <UART_SetConfig+0x22a>
 80035bc:	231b      	movs	r3, #27
 80035be:	2218      	movs	r2, #24
 80035c0:	189b      	adds	r3, r3, r2
 80035c2:	19db      	adds	r3, r3, r7
 80035c4:	2208      	movs	r2, #8
 80035c6:	701a      	strb	r2, [r3, #0]
 80035c8:	e09f      	b.n	800370a <UART_SetConfig+0x22a>
 80035ca:	231b      	movs	r3, #27
 80035cc:	2218      	movs	r2, #24
 80035ce:	189b      	adds	r3, r3, r2
 80035d0:	19db      	adds	r3, r3, r7
 80035d2:	2210      	movs	r2, #16
 80035d4:	701a      	strb	r2, [r3, #0]
 80035d6:	e098      	b.n	800370a <UART_SetConfig+0x22a>
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a96      	ldr	r2, [pc, #600]	@ (8003838 <UART_SetConfig+0x358>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d131      	bne.n	8003646 <UART_SetConfig+0x166>
 80035e2:	4b94      	ldr	r3, [pc, #592]	@ (8003834 <UART_SetConfig+0x354>)
 80035e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035e6:	220c      	movs	r2, #12
 80035e8:	4013      	ands	r3, r2
 80035ea:	2b0c      	cmp	r3, #12
 80035ec:	d01d      	beq.n	800362a <UART_SetConfig+0x14a>
 80035ee:	d823      	bhi.n	8003638 <UART_SetConfig+0x158>
 80035f0:	2b08      	cmp	r3, #8
 80035f2:	d00c      	beq.n	800360e <UART_SetConfig+0x12e>
 80035f4:	d820      	bhi.n	8003638 <UART_SetConfig+0x158>
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d002      	beq.n	8003600 <UART_SetConfig+0x120>
 80035fa:	2b04      	cmp	r3, #4
 80035fc:	d00e      	beq.n	800361c <UART_SetConfig+0x13c>
 80035fe:	e01b      	b.n	8003638 <UART_SetConfig+0x158>
 8003600:	231b      	movs	r3, #27
 8003602:	2218      	movs	r2, #24
 8003604:	189b      	adds	r3, r3, r2
 8003606:	19db      	adds	r3, r3, r7
 8003608:	2200      	movs	r2, #0
 800360a:	701a      	strb	r2, [r3, #0]
 800360c:	e07d      	b.n	800370a <UART_SetConfig+0x22a>
 800360e:	231b      	movs	r3, #27
 8003610:	2218      	movs	r2, #24
 8003612:	189b      	adds	r3, r3, r2
 8003614:	19db      	adds	r3, r3, r7
 8003616:	2202      	movs	r2, #2
 8003618:	701a      	strb	r2, [r3, #0]
 800361a:	e076      	b.n	800370a <UART_SetConfig+0x22a>
 800361c:	231b      	movs	r3, #27
 800361e:	2218      	movs	r2, #24
 8003620:	189b      	adds	r3, r3, r2
 8003622:	19db      	adds	r3, r3, r7
 8003624:	2204      	movs	r2, #4
 8003626:	701a      	strb	r2, [r3, #0]
 8003628:	e06f      	b.n	800370a <UART_SetConfig+0x22a>
 800362a:	231b      	movs	r3, #27
 800362c:	2218      	movs	r2, #24
 800362e:	189b      	adds	r3, r3, r2
 8003630:	19db      	adds	r3, r3, r7
 8003632:	2208      	movs	r2, #8
 8003634:	701a      	strb	r2, [r3, #0]
 8003636:	e068      	b.n	800370a <UART_SetConfig+0x22a>
 8003638:	231b      	movs	r3, #27
 800363a:	2218      	movs	r2, #24
 800363c:	189b      	adds	r3, r3, r2
 800363e:	19db      	adds	r3, r3, r7
 8003640:	2210      	movs	r2, #16
 8003642:	701a      	strb	r2, [r3, #0]
 8003644:	e061      	b.n	800370a <UART_SetConfig+0x22a>
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a7c      	ldr	r2, [pc, #496]	@ (800383c <UART_SetConfig+0x35c>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d106      	bne.n	800365e <UART_SetConfig+0x17e>
 8003650:	231b      	movs	r3, #27
 8003652:	2218      	movs	r2, #24
 8003654:	189b      	adds	r3, r3, r2
 8003656:	19db      	adds	r3, r3, r7
 8003658:	2200      	movs	r2, #0
 800365a:	701a      	strb	r2, [r3, #0]
 800365c:	e055      	b.n	800370a <UART_SetConfig+0x22a>
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a77      	ldr	r2, [pc, #476]	@ (8003840 <UART_SetConfig+0x360>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d106      	bne.n	8003676 <UART_SetConfig+0x196>
 8003668:	231b      	movs	r3, #27
 800366a:	2218      	movs	r2, #24
 800366c:	189b      	adds	r3, r3, r2
 800366e:	19db      	adds	r3, r3, r7
 8003670:	2200      	movs	r2, #0
 8003672:	701a      	strb	r2, [r3, #0]
 8003674:	e049      	b.n	800370a <UART_SetConfig+0x22a>
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a6b      	ldr	r2, [pc, #428]	@ (8003828 <UART_SetConfig+0x348>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d13e      	bne.n	80036fe <UART_SetConfig+0x21e>
 8003680:	4b6c      	ldr	r3, [pc, #432]	@ (8003834 <UART_SetConfig+0x354>)
 8003682:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003684:	23c0      	movs	r3, #192	@ 0xc0
 8003686:	011b      	lsls	r3, r3, #4
 8003688:	4013      	ands	r3, r2
 800368a:	22c0      	movs	r2, #192	@ 0xc0
 800368c:	0112      	lsls	r2, r2, #4
 800368e:	4293      	cmp	r3, r2
 8003690:	d027      	beq.n	80036e2 <UART_SetConfig+0x202>
 8003692:	22c0      	movs	r2, #192	@ 0xc0
 8003694:	0112      	lsls	r2, r2, #4
 8003696:	4293      	cmp	r3, r2
 8003698:	d82a      	bhi.n	80036f0 <UART_SetConfig+0x210>
 800369a:	2280      	movs	r2, #128	@ 0x80
 800369c:	0112      	lsls	r2, r2, #4
 800369e:	4293      	cmp	r3, r2
 80036a0:	d011      	beq.n	80036c6 <UART_SetConfig+0x1e6>
 80036a2:	2280      	movs	r2, #128	@ 0x80
 80036a4:	0112      	lsls	r2, r2, #4
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d822      	bhi.n	80036f0 <UART_SetConfig+0x210>
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d004      	beq.n	80036b8 <UART_SetConfig+0x1d8>
 80036ae:	2280      	movs	r2, #128	@ 0x80
 80036b0:	00d2      	lsls	r2, r2, #3
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d00e      	beq.n	80036d4 <UART_SetConfig+0x1f4>
 80036b6:	e01b      	b.n	80036f0 <UART_SetConfig+0x210>
 80036b8:	231b      	movs	r3, #27
 80036ba:	2218      	movs	r2, #24
 80036bc:	189b      	adds	r3, r3, r2
 80036be:	19db      	adds	r3, r3, r7
 80036c0:	2200      	movs	r2, #0
 80036c2:	701a      	strb	r2, [r3, #0]
 80036c4:	e021      	b.n	800370a <UART_SetConfig+0x22a>
 80036c6:	231b      	movs	r3, #27
 80036c8:	2218      	movs	r2, #24
 80036ca:	189b      	adds	r3, r3, r2
 80036cc:	19db      	adds	r3, r3, r7
 80036ce:	2202      	movs	r2, #2
 80036d0:	701a      	strb	r2, [r3, #0]
 80036d2:	e01a      	b.n	800370a <UART_SetConfig+0x22a>
 80036d4:	231b      	movs	r3, #27
 80036d6:	2218      	movs	r2, #24
 80036d8:	189b      	adds	r3, r3, r2
 80036da:	19db      	adds	r3, r3, r7
 80036dc:	2204      	movs	r2, #4
 80036de:	701a      	strb	r2, [r3, #0]
 80036e0:	e013      	b.n	800370a <UART_SetConfig+0x22a>
 80036e2:	231b      	movs	r3, #27
 80036e4:	2218      	movs	r2, #24
 80036e6:	189b      	adds	r3, r3, r2
 80036e8:	19db      	adds	r3, r3, r7
 80036ea:	2208      	movs	r2, #8
 80036ec:	701a      	strb	r2, [r3, #0]
 80036ee:	e00c      	b.n	800370a <UART_SetConfig+0x22a>
 80036f0:	231b      	movs	r3, #27
 80036f2:	2218      	movs	r2, #24
 80036f4:	189b      	adds	r3, r3, r2
 80036f6:	19db      	adds	r3, r3, r7
 80036f8:	2210      	movs	r2, #16
 80036fa:	701a      	strb	r2, [r3, #0]
 80036fc:	e005      	b.n	800370a <UART_SetConfig+0x22a>
 80036fe:	231b      	movs	r3, #27
 8003700:	2218      	movs	r2, #24
 8003702:	189b      	adds	r3, r3, r2
 8003704:	19db      	adds	r3, r3, r7
 8003706:	2210      	movs	r2, #16
 8003708:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a46      	ldr	r2, [pc, #280]	@ (8003828 <UART_SetConfig+0x348>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d000      	beq.n	8003716 <UART_SetConfig+0x236>
 8003714:	e09a      	b.n	800384c <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003716:	231b      	movs	r3, #27
 8003718:	2218      	movs	r2, #24
 800371a:	189b      	adds	r3, r3, r2
 800371c:	19db      	adds	r3, r3, r7
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	2b08      	cmp	r3, #8
 8003722:	d01d      	beq.n	8003760 <UART_SetConfig+0x280>
 8003724:	dc20      	bgt.n	8003768 <UART_SetConfig+0x288>
 8003726:	2b04      	cmp	r3, #4
 8003728:	d015      	beq.n	8003756 <UART_SetConfig+0x276>
 800372a:	dc1d      	bgt.n	8003768 <UART_SetConfig+0x288>
 800372c:	2b00      	cmp	r3, #0
 800372e:	d002      	beq.n	8003736 <UART_SetConfig+0x256>
 8003730:	2b02      	cmp	r3, #2
 8003732:	d005      	beq.n	8003740 <UART_SetConfig+0x260>
 8003734:	e018      	b.n	8003768 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003736:	f7ff f86b 	bl	8002810 <HAL_RCC_GetPCLK1Freq>
 800373a:	0003      	movs	r3, r0
 800373c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800373e:	e01c      	b.n	800377a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003740:	4b3c      	ldr	r3, [pc, #240]	@ (8003834 <UART_SetConfig+0x354>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2210      	movs	r2, #16
 8003746:	4013      	ands	r3, r2
 8003748:	d002      	beq.n	8003750 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800374a:	4b3e      	ldr	r3, [pc, #248]	@ (8003844 <UART_SetConfig+0x364>)
 800374c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800374e:	e014      	b.n	800377a <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8003750:	4b3d      	ldr	r3, [pc, #244]	@ (8003848 <UART_SetConfig+0x368>)
 8003752:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003754:	e011      	b.n	800377a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003756:	f7fe ffcb 	bl	80026f0 <HAL_RCC_GetSysClockFreq>
 800375a:	0003      	movs	r3, r0
 800375c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800375e:	e00c      	b.n	800377a <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003760:	2380      	movs	r3, #128	@ 0x80
 8003762:	021b      	lsls	r3, r3, #8
 8003764:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003766:	e008      	b.n	800377a <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8003768:	2300      	movs	r3, #0
 800376a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800376c:	231a      	movs	r3, #26
 800376e:	2218      	movs	r2, #24
 8003770:	189b      	adds	r3, r3, r2
 8003772:	19db      	adds	r3, r3, r7
 8003774:	2201      	movs	r2, #1
 8003776:	701a      	strb	r2, [r3, #0]
        break;
 8003778:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800377a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800377c:	2b00      	cmp	r3, #0
 800377e:	d100      	bne.n	8003782 <UART_SetConfig+0x2a2>
 8003780:	e133      	b.n	80039ea <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	685a      	ldr	r2, [r3, #4]
 8003786:	0013      	movs	r3, r2
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	189b      	adds	r3, r3, r2
 800378c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800378e:	429a      	cmp	r2, r3
 8003790:	d305      	bcc.n	800379e <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003798:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800379a:	429a      	cmp	r2, r3
 800379c:	d906      	bls.n	80037ac <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800379e:	231a      	movs	r3, #26
 80037a0:	2218      	movs	r2, #24
 80037a2:	189b      	adds	r3, r3, r2
 80037a4:	19db      	adds	r3, r3, r7
 80037a6:	2201      	movs	r2, #1
 80037a8:	701a      	strb	r2, [r3, #0]
 80037aa:	e11e      	b.n	80039ea <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80037ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ae:	613b      	str	r3, [r7, #16]
 80037b0:	2300      	movs	r3, #0
 80037b2:	617b      	str	r3, [r7, #20]
 80037b4:	6939      	ldr	r1, [r7, #16]
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	000b      	movs	r3, r1
 80037ba:	0e1b      	lsrs	r3, r3, #24
 80037bc:	0010      	movs	r0, r2
 80037be:	0205      	lsls	r5, r0, #8
 80037c0:	431d      	orrs	r5, r3
 80037c2:	000b      	movs	r3, r1
 80037c4:	021c      	lsls	r4, r3, #8
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	085b      	lsrs	r3, r3, #1
 80037cc:	60bb      	str	r3, [r7, #8]
 80037ce:	2300      	movs	r3, #0
 80037d0:	60fb      	str	r3, [r7, #12]
 80037d2:	68b8      	ldr	r0, [r7, #8]
 80037d4:	68f9      	ldr	r1, [r7, #12]
 80037d6:	1900      	adds	r0, r0, r4
 80037d8:	4169      	adcs	r1, r5
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	603b      	str	r3, [r7, #0]
 80037e0:	2300      	movs	r3, #0
 80037e2:	607b      	str	r3, [r7, #4]
 80037e4:	683a      	ldr	r2, [r7, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f7fc fd2c 	bl	8000244 <__aeabi_uldivmod>
 80037ec:	0002      	movs	r2, r0
 80037ee:	000b      	movs	r3, r1
 80037f0:	0013      	movs	r3, r2
 80037f2:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80037f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80037f6:	23c0      	movs	r3, #192	@ 0xc0
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d309      	bcc.n	8003812 <UART_SetConfig+0x332>
 80037fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003800:	2380      	movs	r3, #128	@ 0x80
 8003802:	035b      	lsls	r3, r3, #13
 8003804:	429a      	cmp	r2, r3
 8003806:	d204      	bcs.n	8003812 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800380e:	60da      	str	r2, [r3, #12]
 8003810:	e0eb      	b.n	80039ea <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8003812:	231a      	movs	r3, #26
 8003814:	2218      	movs	r2, #24
 8003816:	189b      	adds	r3, r3, r2
 8003818:	19db      	adds	r3, r3, r7
 800381a:	2201      	movs	r2, #1
 800381c:	701a      	strb	r2, [r3, #0]
 800381e:	e0e4      	b.n	80039ea <UART_SetConfig+0x50a>
 8003820:	efff69f3 	.word	0xefff69f3
 8003824:	ffffcfff 	.word	0xffffcfff
 8003828:	40004800 	.word	0x40004800
 800382c:	fffff4ff 	.word	0xfffff4ff
 8003830:	40013800 	.word	0x40013800
 8003834:	40021000 	.word	0x40021000
 8003838:	40004400 	.word	0x40004400
 800383c:	40004c00 	.word	0x40004c00
 8003840:	40005000 	.word	0x40005000
 8003844:	003d0900 	.word	0x003d0900
 8003848:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	69da      	ldr	r2, [r3, #28]
 8003850:	2380      	movs	r3, #128	@ 0x80
 8003852:	021b      	lsls	r3, r3, #8
 8003854:	429a      	cmp	r2, r3
 8003856:	d000      	beq.n	800385a <UART_SetConfig+0x37a>
 8003858:	e070      	b.n	800393c <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 800385a:	231b      	movs	r3, #27
 800385c:	2218      	movs	r2, #24
 800385e:	189b      	adds	r3, r3, r2
 8003860:	19db      	adds	r3, r3, r7
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	2b08      	cmp	r3, #8
 8003866:	d822      	bhi.n	80038ae <UART_SetConfig+0x3ce>
 8003868:	009a      	lsls	r2, r3, #2
 800386a:	4b67      	ldr	r3, [pc, #412]	@ (8003a08 <UART_SetConfig+0x528>)
 800386c:	18d3      	adds	r3, r2, r3
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003872:	f7fe ffcd 	bl	8002810 <HAL_RCC_GetPCLK1Freq>
 8003876:	0003      	movs	r3, r0
 8003878:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800387a:	e021      	b.n	80038c0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800387c:	f7fe ffde 	bl	800283c <HAL_RCC_GetPCLK2Freq>
 8003880:	0003      	movs	r3, r0
 8003882:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003884:	e01c      	b.n	80038c0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003886:	4b61      	ldr	r3, [pc, #388]	@ (8003a0c <UART_SetConfig+0x52c>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2210      	movs	r2, #16
 800388c:	4013      	ands	r3, r2
 800388e:	d002      	beq.n	8003896 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003890:	4b5f      	ldr	r3, [pc, #380]	@ (8003a10 <UART_SetConfig+0x530>)
 8003892:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003894:	e014      	b.n	80038c0 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8003896:	4b5f      	ldr	r3, [pc, #380]	@ (8003a14 <UART_SetConfig+0x534>)
 8003898:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800389a:	e011      	b.n	80038c0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800389c:	f7fe ff28 	bl	80026f0 <HAL_RCC_GetSysClockFreq>
 80038a0:	0003      	movs	r3, r0
 80038a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80038a4:	e00c      	b.n	80038c0 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038a6:	2380      	movs	r3, #128	@ 0x80
 80038a8:	021b      	lsls	r3, r3, #8
 80038aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80038ac:	e008      	b.n	80038c0 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 80038ae:	2300      	movs	r3, #0
 80038b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80038b2:	231a      	movs	r3, #26
 80038b4:	2218      	movs	r2, #24
 80038b6:	189b      	adds	r3, r3, r2
 80038b8:	19db      	adds	r3, r3, r7
 80038ba:	2201      	movs	r2, #1
 80038bc:	701a      	strb	r2, [r3, #0]
        break;
 80038be:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80038c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d100      	bne.n	80038c8 <UART_SetConfig+0x3e8>
 80038c6:	e090      	b.n	80039ea <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80038c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ca:	005a      	lsls	r2, r3, #1
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	085b      	lsrs	r3, r3, #1
 80038d2:	18d2      	adds	r2, r2, r3
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	0019      	movs	r1, r3
 80038da:	0010      	movs	r0, r2
 80038dc:	f7fc fc26 	bl	800012c <__udivsi3>
 80038e0:	0003      	movs	r3, r0
 80038e2:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038e6:	2b0f      	cmp	r3, #15
 80038e8:	d921      	bls.n	800392e <UART_SetConfig+0x44e>
 80038ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80038ec:	2380      	movs	r3, #128	@ 0x80
 80038ee:	025b      	lsls	r3, r3, #9
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d21c      	bcs.n	800392e <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038f6:	b29a      	uxth	r2, r3
 80038f8:	200e      	movs	r0, #14
 80038fa:	2418      	movs	r4, #24
 80038fc:	1903      	adds	r3, r0, r4
 80038fe:	19db      	adds	r3, r3, r7
 8003900:	210f      	movs	r1, #15
 8003902:	438a      	bics	r2, r1
 8003904:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003908:	085b      	lsrs	r3, r3, #1
 800390a:	b29b      	uxth	r3, r3
 800390c:	2207      	movs	r2, #7
 800390e:	4013      	ands	r3, r2
 8003910:	b299      	uxth	r1, r3
 8003912:	1903      	adds	r3, r0, r4
 8003914:	19db      	adds	r3, r3, r7
 8003916:	1902      	adds	r2, r0, r4
 8003918:	19d2      	adds	r2, r2, r7
 800391a:	8812      	ldrh	r2, [r2, #0]
 800391c:	430a      	orrs	r2, r1
 800391e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	1902      	adds	r2, r0, r4
 8003926:	19d2      	adds	r2, r2, r7
 8003928:	8812      	ldrh	r2, [r2, #0]
 800392a:	60da      	str	r2, [r3, #12]
 800392c:	e05d      	b.n	80039ea <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800392e:	231a      	movs	r3, #26
 8003930:	2218      	movs	r2, #24
 8003932:	189b      	adds	r3, r3, r2
 8003934:	19db      	adds	r3, r3, r7
 8003936:	2201      	movs	r2, #1
 8003938:	701a      	strb	r2, [r3, #0]
 800393a:	e056      	b.n	80039ea <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800393c:	231b      	movs	r3, #27
 800393e:	2218      	movs	r2, #24
 8003940:	189b      	adds	r3, r3, r2
 8003942:	19db      	adds	r3, r3, r7
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	2b08      	cmp	r3, #8
 8003948:	d822      	bhi.n	8003990 <UART_SetConfig+0x4b0>
 800394a:	009a      	lsls	r2, r3, #2
 800394c:	4b32      	ldr	r3, [pc, #200]	@ (8003a18 <UART_SetConfig+0x538>)
 800394e:	18d3      	adds	r3, r2, r3
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003954:	f7fe ff5c 	bl	8002810 <HAL_RCC_GetPCLK1Freq>
 8003958:	0003      	movs	r3, r0
 800395a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800395c:	e021      	b.n	80039a2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800395e:	f7fe ff6d 	bl	800283c <HAL_RCC_GetPCLK2Freq>
 8003962:	0003      	movs	r3, r0
 8003964:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003966:	e01c      	b.n	80039a2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003968:	4b28      	ldr	r3, [pc, #160]	@ (8003a0c <UART_SetConfig+0x52c>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2210      	movs	r2, #16
 800396e:	4013      	ands	r3, r2
 8003970:	d002      	beq.n	8003978 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003972:	4b27      	ldr	r3, [pc, #156]	@ (8003a10 <UART_SetConfig+0x530>)
 8003974:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003976:	e014      	b.n	80039a2 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8003978:	4b26      	ldr	r3, [pc, #152]	@ (8003a14 <UART_SetConfig+0x534>)
 800397a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800397c:	e011      	b.n	80039a2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800397e:	f7fe feb7 	bl	80026f0 <HAL_RCC_GetSysClockFreq>
 8003982:	0003      	movs	r3, r0
 8003984:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003986:	e00c      	b.n	80039a2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003988:	2380      	movs	r3, #128	@ 0x80
 800398a:	021b      	lsls	r3, r3, #8
 800398c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800398e:	e008      	b.n	80039a2 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8003990:	2300      	movs	r3, #0
 8003992:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003994:	231a      	movs	r3, #26
 8003996:	2218      	movs	r2, #24
 8003998:	189b      	adds	r3, r3, r2
 800399a:	19db      	adds	r3, r3, r7
 800399c:	2201      	movs	r2, #1
 800399e:	701a      	strb	r2, [r3, #0]
        break;
 80039a0:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80039a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d020      	beq.n	80039ea <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	085a      	lsrs	r2, r3, #1
 80039ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b0:	18d2      	adds	r2, r2, r3
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	0019      	movs	r1, r3
 80039b8:	0010      	movs	r0, r2
 80039ba:	f7fc fbb7 	bl	800012c <__udivsi3>
 80039be:	0003      	movs	r3, r0
 80039c0:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039c4:	2b0f      	cmp	r3, #15
 80039c6:	d90a      	bls.n	80039de <UART_SetConfig+0x4fe>
 80039c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039ca:	2380      	movs	r3, #128	@ 0x80
 80039cc:	025b      	lsls	r3, r3, #9
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d205      	bcs.n	80039de <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80039d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039d4:	b29a      	uxth	r2, r3
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	60da      	str	r2, [r3, #12]
 80039dc:	e005      	b.n	80039ea <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80039de:	231a      	movs	r3, #26
 80039e0:	2218      	movs	r2, #24
 80039e2:	189b      	adds	r3, r3, r2
 80039e4:	19db      	adds	r3, r3, r7
 80039e6:	2201      	movs	r2, #1
 80039e8:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	2200      	movs	r2, #0
 80039ee:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80039f0:	69fb      	ldr	r3, [r7, #28]
 80039f2:	2200      	movs	r2, #0
 80039f4:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80039f6:	231a      	movs	r3, #26
 80039f8:	2218      	movs	r2, #24
 80039fa:	189b      	adds	r3, r3, r2
 80039fc:	19db      	adds	r3, r3, r7
 80039fe:	781b      	ldrb	r3, [r3, #0]
}
 8003a00:	0018      	movs	r0, r3
 8003a02:	46bd      	mov	sp, r7
 8003a04:	b00e      	add	sp, #56	@ 0x38
 8003a06:	bdb0      	pop	{r4, r5, r7, pc}
 8003a08:	08004e14 	.word	0x08004e14
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	003d0900 	.word	0x003d0900
 8003a14:	00f42400 	.word	0x00f42400
 8003a18:	08004e38 	.word	0x08004e38

08003a1c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a28:	2208      	movs	r2, #8
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	d00b      	beq.n	8003a46 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	4a4a      	ldr	r2, [pc, #296]	@ (8003b60 <UART_AdvFeatureConfig+0x144>)
 8003a36:	4013      	ands	r3, r2
 8003a38:	0019      	movs	r1, r3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	430a      	orrs	r2, r1
 8003a44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	d00b      	beq.n	8003a68 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	4a43      	ldr	r2, [pc, #268]	@ (8003b64 <UART_AdvFeatureConfig+0x148>)
 8003a58:	4013      	ands	r3, r2
 8003a5a:	0019      	movs	r1, r3
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	430a      	orrs	r2, r1
 8003a66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6c:	2202      	movs	r2, #2
 8003a6e:	4013      	ands	r3, r2
 8003a70:	d00b      	beq.n	8003a8a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	4a3b      	ldr	r2, [pc, #236]	@ (8003b68 <UART_AdvFeatureConfig+0x14c>)
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	0019      	movs	r1, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	430a      	orrs	r2, r1
 8003a88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a8e:	2204      	movs	r2, #4
 8003a90:	4013      	ands	r3, r2
 8003a92:	d00b      	beq.n	8003aac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	4a34      	ldr	r2, [pc, #208]	@ (8003b6c <UART_AdvFeatureConfig+0x150>)
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	0019      	movs	r1, r3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	430a      	orrs	r2, r1
 8003aaa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab0:	2210      	movs	r2, #16
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	d00b      	beq.n	8003ace <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	4a2c      	ldr	r2, [pc, #176]	@ (8003b70 <UART_AdvFeatureConfig+0x154>)
 8003abe:	4013      	ands	r3, r2
 8003ac0:	0019      	movs	r1, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	430a      	orrs	r2, r1
 8003acc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	d00b      	beq.n	8003af0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	4a25      	ldr	r2, [pc, #148]	@ (8003b74 <UART_AdvFeatureConfig+0x158>)
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	0019      	movs	r1, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	430a      	orrs	r2, r1
 8003aee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af4:	2240      	movs	r2, #64	@ 0x40
 8003af6:	4013      	ands	r3, r2
 8003af8:	d01d      	beq.n	8003b36 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	4a1d      	ldr	r2, [pc, #116]	@ (8003b78 <UART_AdvFeatureConfig+0x15c>)
 8003b02:	4013      	ands	r3, r2
 8003b04:	0019      	movs	r1, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b16:	2380      	movs	r3, #128	@ 0x80
 8003b18:	035b      	lsls	r3, r3, #13
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d10b      	bne.n	8003b36 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	4a15      	ldr	r2, [pc, #84]	@ (8003b7c <UART_AdvFeatureConfig+0x160>)
 8003b26:	4013      	ands	r3, r2
 8003b28:	0019      	movs	r1, r3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3a:	2280      	movs	r2, #128	@ 0x80
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	d00b      	beq.n	8003b58 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	4a0e      	ldr	r2, [pc, #56]	@ (8003b80 <UART_AdvFeatureConfig+0x164>)
 8003b48:	4013      	ands	r3, r2
 8003b4a:	0019      	movs	r1, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	430a      	orrs	r2, r1
 8003b56:	605a      	str	r2, [r3, #4]
  }
}
 8003b58:	46c0      	nop			@ (mov r8, r8)
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	b002      	add	sp, #8
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	ffff7fff 	.word	0xffff7fff
 8003b64:	fffdffff 	.word	0xfffdffff
 8003b68:	fffeffff 	.word	0xfffeffff
 8003b6c:	fffbffff 	.word	0xfffbffff
 8003b70:	ffffefff 	.word	0xffffefff
 8003b74:	ffffdfff 	.word	0xffffdfff
 8003b78:	ffefffff 	.word	0xffefffff
 8003b7c:	ff9fffff 	.word	0xff9fffff
 8003b80:	fff7ffff 	.word	0xfff7ffff

08003b84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b092      	sub	sp, #72	@ 0x48
 8003b88:	af02      	add	r7, sp, #8
 8003b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2284      	movs	r2, #132	@ 0x84
 8003b90:	2100      	movs	r1, #0
 8003b92:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b94:	f7fd fb20 	bl	80011d8 <HAL_GetTick>
 8003b98:	0003      	movs	r3, r0
 8003b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	2208      	movs	r2, #8
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	2b08      	cmp	r3, #8
 8003ba8:	d12c      	bne.n	8003c04 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003baa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bac:	2280      	movs	r2, #128	@ 0x80
 8003bae:	0391      	lsls	r1, r2, #14
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	4a46      	ldr	r2, [pc, #280]	@ (8003ccc <UART_CheckIdleState+0x148>)
 8003bb4:	9200      	str	r2, [sp, #0]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f000 f88c 	bl	8003cd4 <UART_WaitOnFlagUntilTimeout>
 8003bbc:	1e03      	subs	r3, r0, #0
 8003bbe:	d021      	beq.n	8003c04 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bc0:	f3ef 8310 	mrs	r3, PRIMASK
 8003bc4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003bc8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bca:	2301      	movs	r3, #1
 8003bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bd0:	f383 8810 	msr	PRIMASK, r3
}
 8003bd4:	46c0      	nop			@ (mov r8, r8)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2180      	movs	r1, #128	@ 0x80
 8003be2:	438a      	bics	r2, r1
 8003be4:	601a      	str	r2, [r3, #0]
 8003be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bec:	f383 8810 	msr	PRIMASK, r3
}
 8003bf0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2220      	movs	r2, #32
 8003bf6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2278      	movs	r2, #120	@ 0x78
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e05f      	b.n	8003cc4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	2204      	movs	r2, #4
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	2b04      	cmp	r3, #4
 8003c10:	d146      	bne.n	8003ca0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c14:	2280      	movs	r2, #128	@ 0x80
 8003c16:	03d1      	lsls	r1, r2, #15
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	4a2c      	ldr	r2, [pc, #176]	@ (8003ccc <UART_CheckIdleState+0x148>)
 8003c1c:	9200      	str	r2, [sp, #0]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f000 f858 	bl	8003cd4 <UART_WaitOnFlagUntilTimeout>
 8003c24:	1e03      	subs	r3, r0, #0
 8003c26:	d03b      	beq.n	8003ca0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c28:	f3ef 8310 	mrs	r3, PRIMASK
 8003c2c:	60fb      	str	r3, [r7, #12]
  return(result);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c30:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c32:	2301      	movs	r3, #1
 8003c34:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	f383 8810 	msr	PRIMASK, r3
}
 8003c3c:	46c0      	nop			@ (mov r8, r8)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4921      	ldr	r1, [pc, #132]	@ (8003cd0 <UART_CheckIdleState+0x14c>)
 8003c4a:	400a      	ands	r2, r1
 8003c4c:	601a      	str	r2, [r3, #0]
 8003c4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c50:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	f383 8810 	msr	PRIMASK, r3
}
 8003c58:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c5a:	f3ef 8310 	mrs	r3, PRIMASK
 8003c5e:	61bb      	str	r3, [r7, #24]
  return(result);
 8003c60:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c62:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c64:	2301      	movs	r3, #1
 8003c66:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	f383 8810 	msr	PRIMASK, r3
}
 8003c6e:	46c0      	nop			@ (mov r8, r8)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	689a      	ldr	r2, [r3, #8]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	2101      	movs	r1, #1
 8003c7c:	438a      	bics	r2, r1
 8003c7e:	609a      	str	r2, [r3, #8]
 8003c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c82:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c84:	6a3b      	ldr	r3, [r7, #32]
 8003c86:	f383 8810 	msr	PRIMASK, r3
}
 8003c8a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2280      	movs	r2, #128	@ 0x80
 8003c90:	2120      	movs	r1, #32
 8003c92:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2278      	movs	r2, #120	@ 0x78
 8003c98:	2100      	movs	r1, #0
 8003c9a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e011      	b.n	8003cc4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2280      	movs	r2, #128	@ 0x80
 8003caa:	2120      	movs	r1, #32
 8003cac:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2278      	movs	r2, #120	@ 0x78
 8003cbe:	2100      	movs	r1, #0
 8003cc0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	0018      	movs	r0, r3
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	b010      	add	sp, #64	@ 0x40
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	01ffffff 	.word	0x01ffffff
 8003cd0:	fffffedf 	.word	0xfffffedf

08003cd4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	603b      	str	r3, [r7, #0]
 8003ce0:	1dfb      	adds	r3, r7, #7
 8003ce2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ce4:	e051      	b.n	8003d8a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ce6:	69bb      	ldr	r3, [r7, #24]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	d04e      	beq.n	8003d8a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cec:	f7fd fa74 	bl	80011d8 <HAL_GetTick>
 8003cf0:	0002      	movs	r2, r0
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	69ba      	ldr	r2, [r7, #24]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d302      	bcc.n	8003d02 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e051      	b.n	8003daa <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2204      	movs	r2, #4
 8003d0e:	4013      	ands	r3, r2
 8003d10:	d03b      	beq.n	8003d8a <UART_WaitOnFlagUntilTimeout+0xb6>
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	2b80      	cmp	r3, #128	@ 0x80
 8003d16:	d038      	beq.n	8003d8a <UART_WaitOnFlagUntilTimeout+0xb6>
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	2b40      	cmp	r3, #64	@ 0x40
 8003d1c:	d035      	beq.n	8003d8a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	69db      	ldr	r3, [r3, #28]
 8003d24:	2208      	movs	r2, #8
 8003d26:	4013      	ands	r3, r2
 8003d28:	2b08      	cmp	r3, #8
 8003d2a:	d111      	bne.n	8003d50 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2208      	movs	r2, #8
 8003d32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	0018      	movs	r0, r3
 8003d38:	f000 f83c 	bl	8003db4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2284      	movs	r2, #132	@ 0x84
 8003d40:	2108      	movs	r1, #8
 8003d42:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2278      	movs	r2, #120	@ 0x78
 8003d48:	2100      	movs	r1, #0
 8003d4a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e02c      	b.n	8003daa <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	69da      	ldr	r2, [r3, #28]
 8003d56:	2380      	movs	r3, #128	@ 0x80
 8003d58:	011b      	lsls	r3, r3, #4
 8003d5a:	401a      	ands	r2, r3
 8003d5c:	2380      	movs	r3, #128	@ 0x80
 8003d5e:	011b      	lsls	r3, r3, #4
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d112      	bne.n	8003d8a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2280      	movs	r2, #128	@ 0x80
 8003d6a:	0112      	lsls	r2, r2, #4
 8003d6c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	0018      	movs	r0, r3
 8003d72:	f000 f81f 	bl	8003db4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2284      	movs	r2, #132	@ 0x84
 8003d7a:	2120      	movs	r1, #32
 8003d7c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2278      	movs	r2, #120	@ 0x78
 8003d82:	2100      	movs	r1, #0
 8003d84:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e00f      	b.n	8003daa <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	69db      	ldr	r3, [r3, #28]
 8003d90:	68ba      	ldr	r2, [r7, #8]
 8003d92:	4013      	ands	r3, r2
 8003d94:	68ba      	ldr	r2, [r7, #8]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	425a      	negs	r2, r3
 8003d9a:	4153      	adcs	r3, r2
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	001a      	movs	r2, r3
 8003da0:	1dfb      	adds	r3, r7, #7
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d09e      	beq.n	8003ce6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003da8:	2300      	movs	r3, #0
}
 8003daa:	0018      	movs	r0, r3
 8003dac:	46bd      	mov	sp, r7
 8003dae:	b004      	add	sp, #16
 8003db0:	bd80      	pop	{r7, pc}
	...

08003db4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b08e      	sub	sp, #56	@ 0x38
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dbc:	f3ef 8310 	mrs	r3, PRIMASK
 8003dc0:	617b      	str	r3, [r7, #20]
  return(result);
 8003dc2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dca:	69bb      	ldr	r3, [r7, #24]
 8003dcc:	f383 8810 	msr	PRIMASK, r3
}
 8003dd0:	46c0      	nop			@ (mov r8, r8)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4926      	ldr	r1, [pc, #152]	@ (8003e78 <UART_EndRxTransfer+0xc4>)
 8003dde:	400a      	ands	r2, r1
 8003de0:	601a      	str	r2, [r3, #0]
 8003de2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003de4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	f383 8810 	msr	PRIMASK, r3
}
 8003dec:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dee:	f3ef 8310 	mrs	r3, PRIMASK
 8003df2:	623b      	str	r3, [r7, #32]
  return(result);
 8003df4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003df6:	633b      	str	r3, [r7, #48]	@ 0x30
 8003df8:	2301      	movs	r3, #1
 8003dfa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfe:	f383 8810 	msr	PRIMASK, r3
}
 8003e02:	46c0      	nop			@ (mov r8, r8)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	689a      	ldr	r2, [r3, #8]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2101      	movs	r1, #1
 8003e10:	438a      	bics	r2, r1
 8003e12:	609a      	str	r2, [r3, #8]
 8003e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e16:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e1a:	f383 8810 	msr	PRIMASK, r3
}
 8003e1e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d118      	bne.n	8003e5a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e28:	f3ef 8310 	mrs	r3, PRIMASK
 8003e2c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e2e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e32:	2301      	movs	r3, #1
 8003e34:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f383 8810 	msr	PRIMASK, r3
}
 8003e3c:	46c0      	nop			@ (mov r8, r8)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2110      	movs	r1, #16
 8003e4a:	438a      	bics	r2, r1
 8003e4c:	601a      	str	r2, [r3, #0]
 8003e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e50:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	f383 8810 	msr	PRIMASK, r3
}
 8003e58:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2280      	movs	r2, #128	@ 0x80
 8003e5e:	2120      	movs	r1, #32
 8003e60:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003e6e:	46c0      	nop			@ (mov r8, r8)
 8003e70:	46bd      	mov	sp, r7
 8003e72:	b00e      	add	sp, #56	@ 0x38
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	46c0      	nop			@ (mov r8, r8)
 8003e78:	fffffedf 	.word	0xfffffedf

08003e7c <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b088      	sub	sp, #32
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	60b9      	str	r1, [r7, #8]
 8003e86:	603b      	str	r3, [r7, #0]
 8003e88:	1dbb      	adds	r3, r7, #6
 8003e8a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2280      	movs	r2, #128	@ 0x80
 8003e90:	589b      	ldr	r3, [r3, r2]
 8003e92:	2b20      	cmp	r3, #32
 8003e94:	d000      	beq.n	8003e98 <HAL_UARTEx_ReceiveToIdle+0x1c>
 8003e96:	e109      	b.n	80040ac <HAL_UARTEx_ReceiveToIdle+0x230>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d003      	beq.n	8003ea6 <HAL_UARTEx_ReceiveToIdle+0x2a>
 8003e9e:	1dbb      	adds	r3, r7, #6
 8003ea0:	881b      	ldrh	r3, [r3, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d101      	bne.n	8003eaa <HAL_UARTEx_ReceiveToIdle+0x2e>
    {
      return  HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e101      	b.n	80040ae <HAL_UARTEx_ReceiveToIdle+0x232>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	689a      	ldr	r2, [r3, #8]
 8003eae:	2380      	movs	r3, #128	@ 0x80
 8003eb0:	015b      	lsls	r3, r3, #5
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d109      	bne.n	8003eca <HAL_UARTEx_ReceiveToIdle+0x4e>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d105      	bne.n	8003eca <HAL_UARTEx_ReceiveToIdle+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	d001      	beq.n	8003eca <HAL_UARTEx_ReceiveToIdle+0x4e>
      {
        return  HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e0f1      	b.n	80040ae <HAL_UARTEx_ReceiveToIdle+0x232>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2284      	movs	r2, #132	@ 0x84
 8003ece:	2100      	movs	r1, #0
 8003ed0:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2280      	movs	r2, #128	@ 0x80
 8003ed6:	2122      	movs	r1, #34	@ 0x22
 8003ed8:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2201      	movs	r2, #1
 8003ede:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ee6:	f7fd f977 	bl	80011d8 <HAL_GetTick>
 8003eea:	0003      	movs	r3, r0
 8003eec:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	1dba      	adds	r2, r7, #6
 8003ef2:	2158      	movs	r1, #88	@ 0x58
 8003ef4:	8812      	ldrh	r2, [r2, #0]
 8003ef6:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	1dba      	adds	r2, r7, #6
 8003efc:	215a      	movs	r1, #90	@ 0x5a
 8003efe:	8812      	ldrh	r2, [r2, #0]
 8003f00:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	689a      	ldr	r2, [r3, #8]
 8003f06:	2380      	movs	r3, #128	@ 0x80
 8003f08:	015b      	lsls	r3, r3, #5
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d10d      	bne.n	8003f2a <HAL_UARTEx_ReceiveToIdle+0xae>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	691b      	ldr	r3, [r3, #16]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d104      	bne.n	8003f20 <HAL_UARTEx_ReceiveToIdle+0xa4>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	225c      	movs	r2, #92	@ 0x5c
 8003f1a:	4967      	ldr	r1, [pc, #412]	@ (80040b8 <HAL_UARTEx_ReceiveToIdle+0x23c>)
 8003f1c:	5299      	strh	r1, [r3, r2]
 8003f1e:	e02e      	b.n	8003f7e <HAL_UARTEx_ReceiveToIdle+0x102>
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	225c      	movs	r2, #92	@ 0x5c
 8003f24:	21ff      	movs	r1, #255	@ 0xff
 8003f26:	5299      	strh	r1, [r3, r2]
 8003f28:	e029      	b.n	8003f7e <HAL_UARTEx_ReceiveToIdle+0x102>
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d10d      	bne.n	8003f4e <HAL_UARTEx_ReceiveToIdle+0xd2>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d104      	bne.n	8003f44 <HAL_UARTEx_ReceiveToIdle+0xc8>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	225c      	movs	r2, #92	@ 0x5c
 8003f3e:	21ff      	movs	r1, #255	@ 0xff
 8003f40:	5299      	strh	r1, [r3, r2]
 8003f42:	e01c      	b.n	8003f7e <HAL_UARTEx_ReceiveToIdle+0x102>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	225c      	movs	r2, #92	@ 0x5c
 8003f48:	217f      	movs	r1, #127	@ 0x7f
 8003f4a:	5299      	strh	r1, [r3, r2]
 8003f4c:	e017      	b.n	8003f7e <HAL_UARTEx_ReceiveToIdle+0x102>
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	689a      	ldr	r2, [r3, #8]
 8003f52:	2380      	movs	r3, #128	@ 0x80
 8003f54:	055b      	lsls	r3, r3, #21
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d10d      	bne.n	8003f76 <HAL_UARTEx_ReceiveToIdle+0xfa>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d104      	bne.n	8003f6c <HAL_UARTEx_ReceiveToIdle+0xf0>
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	225c      	movs	r2, #92	@ 0x5c
 8003f66:	217f      	movs	r1, #127	@ 0x7f
 8003f68:	5299      	strh	r1, [r3, r2]
 8003f6a:	e008      	b.n	8003f7e <HAL_UARTEx_ReceiveToIdle+0x102>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	225c      	movs	r2, #92	@ 0x5c
 8003f70:	213f      	movs	r1, #63	@ 0x3f
 8003f72:	5299      	strh	r1, [r3, r2]
 8003f74:	e003      	b.n	8003f7e <HAL_UARTEx_ReceiveToIdle+0x102>
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	225c      	movs	r2, #92	@ 0x5c
 8003f7a:	2100      	movs	r1, #0
 8003f7c:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8003f7e:	2312      	movs	r3, #18
 8003f80:	18fb      	adds	r3, r7, r3
 8003f82:	68fa      	ldr	r2, [r7, #12]
 8003f84:	215c      	movs	r1, #92	@ 0x5c
 8003f86:	5a52      	ldrh	r2, [r2, r1]
 8003f88:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	689a      	ldr	r2, [r3, #8]
 8003f8e:	2380      	movs	r3, #128	@ 0x80
 8003f90:	015b      	lsls	r3, r3, #5
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d108      	bne.n	8003fa8 <HAL_UARTEx_ReceiveToIdle+0x12c>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d104      	bne.n	8003fa8 <HAL_UARTEx_ReceiveToIdle+0x12c>
    {
      pdata8bits  = NULL;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	61bb      	str	r3, [r7, #24]
 8003fa6:	e003      	b.n	8003fb0 <HAL_UARTEx_ReceiveToIdle+0x134>
    }
    else
    {
      pdata8bits  = pData;
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fac:	2300      	movs	r3, #0
 8003fae:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003fb6:	e062      	b.n	800407e <HAL_UARTEx_ReceiveToIdle+0x202>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	69db      	ldr	r3, [r3, #28]
 8003fbe:	2210      	movs	r2, #16
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	2b10      	cmp	r3, #16
 8003fc4:	d110      	bne.n	8003fe8 <HAL_UARTEx_ReceiveToIdle+0x16c>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2210      	movs	r2, #16
 8003fcc:	621a      	str	r2, [r3, #32]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	881b      	ldrh	r3, [r3, #0]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d008      	beq.n	8003fe8 <HAL_UARTEx_ReceiveToIdle+0x16c>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2202      	movs	r2, #2
 8003fda:	665a      	str	r2, [r3, #100]	@ 0x64
          huart->RxState = HAL_UART_STATE_READY;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2280      	movs	r2, #128	@ 0x80
 8003fe0:	2120      	movs	r1, #32
 8003fe2:	5099      	str	r1, [r3, r2]

          return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	e062      	b.n	80040ae <HAL_UARTEx_ReceiveToIdle+0x232>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	2220      	movs	r2, #32
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	2b20      	cmp	r3, #32
 8003ff4:	d12f      	bne.n	8004056 <HAL_UARTEx_ReceiveToIdle+0x1da>
      {
        if (pdata8bits == NULL)
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d10e      	bne.n	800401a <HAL_UARTEx_ReceiveToIdle+0x19e>
        {
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004002:	b29b      	uxth	r3, r3
 8004004:	2212      	movs	r2, #18
 8004006:	18ba      	adds	r2, r7, r2
 8004008:	8812      	ldrh	r2, [r2, #0]
 800400a:	4013      	ands	r3, r2
 800400c:	b29a      	uxth	r2, r3
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	3302      	adds	r3, #2
 8004016:	61bb      	str	r3, [r7, #24]
 8004018:	e00e      	b.n	8004038 <HAL_UARTEx_ReceiveToIdle+0x1bc>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2212      	movs	r2, #18
 8004024:	18ba      	adds	r2, r7, r2
 8004026:	8812      	ldrh	r2, [r2, #0]
 8004028:	b2d2      	uxtb	r2, r2
 800402a:	4013      	ands	r3, r2
 800402c:	b2da      	uxtb	r2, r3
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	701a      	strb	r2, [r3, #0]
          pdata8bits++;
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	3301      	adds	r3, #1
 8004036:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	881b      	ldrh	r3, [r3, #0]
 800403c:	3301      	adds	r3, #1
 800403e:	b29a      	uxth	r2, r3
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	225a      	movs	r2, #90	@ 0x5a
 8004048:	5a9b      	ldrh	r3, [r3, r2]
 800404a:	b29b      	uxth	r3, r3
 800404c:	3b01      	subs	r3, #1
 800404e:	b299      	uxth	r1, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	225a      	movs	r2, #90	@ 0x5a
 8004054:	5299      	strh	r1, [r3, r2]
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004058:	3301      	adds	r3, #1
 800405a:	d010      	beq.n	800407e <HAL_UARTEx_ReceiveToIdle+0x202>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800405c:	f7fd f8bc 	bl	80011d8 <HAL_GetTick>
 8004060:	0002      	movs	r2, r0
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004068:	429a      	cmp	r2, r3
 800406a:	d302      	bcc.n	8004072 <HAL_UARTEx_ReceiveToIdle+0x1f6>
 800406c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800406e:	2b00      	cmp	r3, #0
 8004070:	d105      	bne.n	800407e <HAL_UARTEx_ReceiveToIdle+0x202>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2280      	movs	r2, #128	@ 0x80
 8004076:	2120      	movs	r1, #32
 8004078:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e017      	b.n	80040ae <HAL_UARTEx_ReceiveToIdle+0x232>
    while (huart->RxXferCount > 0U)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	225a      	movs	r2, #90	@ 0x5a
 8004082:	5a9b      	ldrh	r3, [r3, r2]
 8004084:	b29b      	uxth	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d196      	bne.n	8003fb8 <HAL_UARTEx_ReceiveToIdle+0x13c>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2258      	movs	r2, #88	@ 0x58
 800408e:	5a9a      	ldrh	r2, [r3, r2]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	215a      	movs	r1, #90	@ 0x5a
 8004094:	5a5b      	ldrh	r3, [r3, r1]
 8004096:	b29b      	uxth	r3, r3
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	b29a      	uxth	r2, r3
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2280      	movs	r2, #128	@ 0x80
 80040a4:	2120      	movs	r1, #32
 80040a6:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80040a8:	2300      	movs	r3, #0
 80040aa:	e000      	b.n	80040ae <HAL_UARTEx_ReceiveToIdle+0x232>
  }
  else
  {
    return HAL_BUSY;
 80040ac:	2302      	movs	r3, #2
  }
}
 80040ae:	0018      	movs	r0, r3
 80040b0:	46bd      	mov	sp, r7
 80040b2:	b008      	add	sp, #32
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	46c0      	nop			@ (mov r8, r8)
 80040b8:	000001ff 	.word	0x000001ff

080040bc <sniprintf>:
 80040bc:	b40c      	push	{r2, r3}
 80040be:	b530      	push	{r4, r5, lr}
 80040c0:	4b18      	ldr	r3, [pc, #96]	@ (8004124 <sniprintf+0x68>)
 80040c2:	000c      	movs	r4, r1
 80040c4:	681d      	ldr	r5, [r3, #0]
 80040c6:	b09d      	sub	sp, #116	@ 0x74
 80040c8:	2900      	cmp	r1, #0
 80040ca:	da08      	bge.n	80040de <sniprintf+0x22>
 80040cc:	238b      	movs	r3, #139	@ 0x8b
 80040ce:	2001      	movs	r0, #1
 80040d0:	602b      	str	r3, [r5, #0]
 80040d2:	4240      	negs	r0, r0
 80040d4:	b01d      	add	sp, #116	@ 0x74
 80040d6:	bc30      	pop	{r4, r5}
 80040d8:	bc08      	pop	{r3}
 80040da:	b002      	add	sp, #8
 80040dc:	4718      	bx	r3
 80040de:	2382      	movs	r3, #130	@ 0x82
 80040e0:	466a      	mov	r2, sp
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	8293      	strh	r3, [r2, #20]
 80040e6:	2300      	movs	r3, #0
 80040e8:	9002      	str	r0, [sp, #8]
 80040ea:	931b      	str	r3, [sp, #108]	@ 0x6c
 80040ec:	9006      	str	r0, [sp, #24]
 80040ee:	4299      	cmp	r1, r3
 80040f0:	d000      	beq.n	80040f4 <sniprintf+0x38>
 80040f2:	1e4b      	subs	r3, r1, #1
 80040f4:	9304      	str	r3, [sp, #16]
 80040f6:	9307      	str	r3, [sp, #28]
 80040f8:	2301      	movs	r3, #1
 80040fa:	466a      	mov	r2, sp
 80040fc:	425b      	negs	r3, r3
 80040fe:	82d3      	strh	r3, [r2, #22]
 8004100:	0028      	movs	r0, r5
 8004102:	ab21      	add	r3, sp, #132	@ 0x84
 8004104:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004106:	a902      	add	r1, sp, #8
 8004108:	9301      	str	r3, [sp, #4]
 800410a:	f000 f9ed 	bl	80044e8 <_svfiprintf_r>
 800410e:	1c43      	adds	r3, r0, #1
 8004110:	da01      	bge.n	8004116 <sniprintf+0x5a>
 8004112:	238b      	movs	r3, #139	@ 0x8b
 8004114:	602b      	str	r3, [r5, #0]
 8004116:	2c00      	cmp	r4, #0
 8004118:	d0dc      	beq.n	80040d4 <sniprintf+0x18>
 800411a:	2200      	movs	r2, #0
 800411c:	9b02      	ldr	r3, [sp, #8]
 800411e:	701a      	strb	r2, [r3, #0]
 8004120:	e7d8      	b.n	80040d4 <sniprintf+0x18>
 8004122:	46c0      	nop			@ (mov r8, r8)
 8004124:	2000000c 	.word	0x2000000c

08004128 <_vsniprintf_r>:
 8004128:	b530      	push	{r4, r5, lr}
 800412a:	0005      	movs	r5, r0
 800412c:	0014      	movs	r4, r2
 800412e:	0008      	movs	r0, r1
 8004130:	001a      	movs	r2, r3
 8004132:	b09b      	sub	sp, #108	@ 0x6c
 8004134:	2c00      	cmp	r4, #0
 8004136:	da05      	bge.n	8004144 <_vsniprintf_r+0x1c>
 8004138:	238b      	movs	r3, #139	@ 0x8b
 800413a:	2001      	movs	r0, #1
 800413c:	602b      	str	r3, [r5, #0]
 800413e:	4240      	negs	r0, r0
 8004140:	b01b      	add	sp, #108	@ 0x6c
 8004142:	bd30      	pop	{r4, r5, pc}
 8004144:	2382      	movs	r3, #130	@ 0x82
 8004146:	4669      	mov	r1, sp
 8004148:	009b      	lsls	r3, r3, #2
 800414a:	818b      	strh	r3, [r1, #12]
 800414c:	2100      	movs	r1, #0
 800414e:	9000      	str	r0, [sp, #0]
 8004150:	9119      	str	r1, [sp, #100]	@ 0x64
 8004152:	9004      	str	r0, [sp, #16]
 8004154:	428c      	cmp	r4, r1
 8004156:	d000      	beq.n	800415a <_vsniprintf_r+0x32>
 8004158:	1e61      	subs	r1, r4, #1
 800415a:	2301      	movs	r3, #1
 800415c:	9102      	str	r1, [sp, #8]
 800415e:	9105      	str	r1, [sp, #20]
 8004160:	4669      	mov	r1, sp
 8004162:	425b      	negs	r3, r3
 8004164:	81cb      	strh	r3, [r1, #14]
 8004166:	0028      	movs	r0, r5
 8004168:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800416a:	f000 f9bd 	bl	80044e8 <_svfiprintf_r>
 800416e:	1c43      	adds	r3, r0, #1
 8004170:	da01      	bge.n	8004176 <_vsniprintf_r+0x4e>
 8004172:	238b      	movs	r3, #139	@ 0x8b
 8004174:	602b      	str	r3, [r5, #0]
 8004176:	2c00      	cmp	r4, #0
 8004178:	d0e2      	beq.n	8004140 <_vsniprintf_r+0x18>
 800417a:	2200      	movs	r2, #0
 800417c:	9b00      	ldr	r3, [sp, #0]
 800417e:	701a      	strb	r2, [r3, #0]
 8004180:	e7de      	b.n	8004140 <_vsniprintf_r+0x18>
	...

08004184 <vsniprintf>:
 8004184:	b513      	push	{r0, r1, r4, lr}
 8004186:	4c04      	ldr	r4, [pc, #16]	@ (8004198 <vsniprintf+0x14>)
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	0013      	movs	r3, r2
 800418c:	000a      	movs	r2, r1
 800418e:	0001      	movs	r1, r0
 8004190:	6820      	ldr	r0, [r4, #0]
 8004192:	f7ff ffc9 	bl	8004128 <_vsniprintf_r>
 8004196:	bd16      	pop	{r1, r2, r4, pc}
 8004198:	2000000c 	.word	0x2000000c

0800419c <memset>:
 800419c:	0003      	movs	r3, r0
 800419e:	1882      	adds	r2, r0, r2
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d100      	bne.n	80041a6 <memset+0xa>
 80041a4:	4770      	bx	lr
 80041a6:	7019      	strb	r1, [r3, #0]
 80041a8:	3301      	adds	r3, #1
 80041aa:	e7f9      	b.n	80041a0 <memset+0x4>

080041ac <strstr>:
 80041ac:	780a      	ldrb	r2, [r1, #0]
 80041ae:	b530      	push	{r4, r5, lr}
 80041b0:	2a00      	cmp	r2, #0
 80041b2:	d10c      	bne.n	80041ce <strstr+0x22>
 80041b4:	bd30      	pop	{r4, r5, pc}
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d108      	bne.n	80041cc <strstr+0x20>
 80041ba:	2301      	movs	r3, #1
 80041bc:	5ccc      	ldrb	r4, [r1, r3]
 80041be:	2c00      	cmp	r4, #0
 80041c0:	d0f8      	beq.n	80041b4 <strstr+0x8>
 80041c2:	5cc5      	ldrb	r5, [r0, r3]
 80041c4:	42a5      	cmp	r5, r4
 80041c6:	d101      	bne.n	80041cc <strstr+0x20>
 80041c8:	3301      	adds	r3, #1
 80041ca:	e7f7      	b.n	80041bc <strstr+0x10>
 80041cc:	3001      	adds	r0, #1
 80041ce:	7803      	ldrb	r3, [r0, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d1f0      	bne.n	80041b6 <strstr+0xa>
 80041d4:	0018      	movs	r0, r3
 80041d6:	e7ed      	b.n	80041b4 <strstr+0x8>

080041d8 <__errno>:
 80041d8:	4b01      	ldr	r3, [pc, #4]	@ (80041e0 <__errno+0x8>)
 80041da:	6818      	ldr	r0, [r3, #0]
 80041dc:	4770      	bx	lr
 80041de:	46c0      	nop			@ (mov r8, r8)
 80041e0:	2000000c 	.word	0x2000000c

080041e4 <__libc_init_array>:
 80041e4:	b570      	push	{r4, r5, r6, lr}
 80041e6:	2600      	movs	r6, #0
 80041e8:	4c0c      	ldr	r4, [pc, #48]	@ (800421c <__libc_init_array+0x38>)
 80041ea:	4d0d      	ldr	r5, [pc, #52]	@ (8004220 <__libc_init_array+0x3c>)
 80041ec:	1b64      	subs	r4, r4, r5
 80041ee:	10a4      	asrs	r4, r4, #2
 80041f0:	42a6      	cmp	r6, r4
 80041f2:	d109      	bne.n	8004208 <__libc_init_array+0x24>
 80041f4:	2600      	movs	r6, #0
 80041f6:	f000 fc61 	bl	8004abc <_init>
 80041fa:	4c0a      	ldr	r4, [pc, #40]	@ (8004224 <__libc_init_array+0x40>)
 80041fc:	4d0a      	ldr	r5, [pc, #40]	@ (8004228 <__libc_init_array+0x44>)
 80041fe:	1b64      	subs	r4, r4, r5
 8004200:	10a4      	asrs	r4, r4, #2
 8004202:	42a6      	cmp	r6, r4
 8004204:	d105      	bne.n	8004212 <__libc_init_array+0x2e>
 8004206:	bd70      	pop	{r4, r5, r6, pc}
 8004208:	00b3      	lsls	r3, r6, #2
 800420a:	58eb      	ldr	r3, [r5, r3]
 800420c:	4798      	blx	r3
 800420e:	3601      	adds	r6, #1
 8004210:	e7ee      	b.n	80041f0 <__libc_init_array+0xc>
 8004212:	00b3      	lsls	r3, r6, #2
 8004214:	58eb      	ldr	r3, [r5, r3]
 8004216:	4798      	blx	r3
 8004218:	3601      	adds	r6, #1
 800421a:	e7f2      	b.n	8004202 <__libc_init_array+0x1e>
 800421c:	08004e98 	.word	0x08004e98
 8004220:	08004e98 	.word	0x08004e98
 8004224:	08004e9c 	.word	0x08004e9c
 8004228:	08004e98 	.word	0x08004e98

0800422c <__retarget_lock_acquire_recursive>:
 800422c:	4770      	bx	lr

0800422e <__retarget_lock_release_recursive>:
 800422e:	4770      	bx	lr

08004230 <_free_r>:
 8004230:	b570      	push	{r4, r5, r6, lr}
 8004232:	0005      	movs	r5, r0
 8004234:	1e0c      	subs	r4, r1, #0
 8004236:	d010      	beq.n	800425a <_free_r+0x2a>
 8004238:	3c04      	subs	r4, #4
 800423a:	6823      	ldr	r3, [r4, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	da00      	bge.n	8004242 <_free_r+0x12>
 8004240:	18e4      	adds	r4, r4, r3
 8004242:	0028      	movs	r0, r5
 8004244:	f000 f8e0 	bl	8004408 <__malloc_lock>
 8004248:	4a1d      	ldr	r2, [pc, #116]	@ (80042c0 <_free_r+0x90>)
 800424a:	6813      	ldr	r3, [r2, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d105      	bne.n	800425c <_free_r+0x2c>
 8004250:	6063      	str	r3, [r4, #4]
 8004252:	6014      	str	r4, [r2, #0]
 8004254:	0028      	movs	r0, r5
 8004256:	f000 f8df 	bl	8004418 <__malloc_unlock>
 800425a:	bd70      	pop	{r4, r5, r6, pc}
 800425c:	42a3      	cmp	r3, r4
 800425e:	d908      	bls.n	8004272 <_free_r+0x42>
 8004260:	6820      	ldr	r0, [r4, #0]
 8004262:	1821      	adds	r1, r4, r0
 8004264:	428b      	cmp	r3, r1
 8004266:	d1f3      	bne.n	8004250 <_free_r+0x20>
 8004268:	6819      	ldr	r1, [r3, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	1809      	adds	r1, r1, r0
 800426e:	6021      	str	r1, [r4, #0]
 8004270:	e7ee      	b.n	8004250 <_free_r+0x20>
 8004272:	001a      	movs	r2, r3
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <_free_r+0x4e>
 800427a:	42a3      	cmp	r3, r4
 800427c:	d9f9      	bls.n	8004272 <_free_r+0x42>
 800427e:	6811      	ldr	r1, [r2, #0]
 8004280:	1850      	adds	r0, r2, r1
 8004282:	42a0      	cmp	r0, r4
 8004284:	d10b      	bne.n	800429e <_free_r+0x6e>
 8004286:	6820      	ldr	r0, [r4, #0]
 8004288:	1809      	adds	r1, r1, r0
 800428a:	1850      	adds	r0, r2, r1
 800428c:	6011      	str	r1, [r2, #0]
 800428e:	4283      	cmp	r3, r0
 8004290:	d1e0      	bne.n	8004254 <_free_r+0x24>
 8004292:	6818      	ldr	r0, [r3, #0]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	1841      	adds	r1, r0, r1
 8004298:	6011      	str	r1, [r2, #0]
 800429a:	6053      	str	r3, [r2, #4]
 800429c:	e7da      	b.n	8004254 <_free_r+0x24>
 800429e:	42a0      	cmp	r0, r4
 80042a0:	d902      	bls.n	80042a8 <_free_r+0x78>
 80042a2:	230c      	movs	r3, #12
 80042a4:	602b      	str	r3, [r5, #0]
 80042a6:	e7d5      	b.n	8004254 <_free_r+0x24>
 80042a8:	6820      	ldr	r0, [r4, #0]
 80042aa:	1821      	adds	r1, r4, r0
 80042ac:	428b      	cmp	r3, r1
 80042ae:	d103      	bne.n	80042b8 <_free_r+0x88>
 80042b0:	6819      	ldr	r1, [r3, #0]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	1809      	adds	r1, r1, r0
 80042b6:	6021      	str	r1, [r4, #0]
 80042b8:	6063      	str	r3, [r4, #4]
 80042ba:	6054      	str	r4, [r2, #4]
 80042bc:	e7ca      	b.n	8004254 <_free_r+0x24>
 80042be:	46c0      	nop			@ (mov r8, r8)
 80042c0:	2000034c 	.word	0x2000034c

080042c4 <sbrk_aligned>:
 80042c4:	b570      	push	{r4, r5, r6, lr}
 80042c6:	4e0f      	ldr	r6, [pc, #60]	@ (8004304 <sbrk_aligned+0x40>)
 80042c8:	000d      	movs	r5, r1
 80042ca:	6831      	ldr	r1, [r6, #0]
 80042cc:	0004      	movs	r4, r0
 80042ce:	2900      	cmp	r1, #0
 80042d0:	d102      	bne.n	80042d8 <sbrk_aligned+0x14>
 80042d2:	f000 fb95 	bl	8004a00 <_sbrk_r>
 80042d6:	6030      	str	r0, [r6, #0]
 80042d8:	0029      	movs	r1, r5
 80042da:	0020      	movs	r0, r4
 80042dc:	f000 fb90 	bl	8004a00 <_sbrk_r>
 80042e0:	1c43      	adds	r3, r0, #1
 80042e2:	d103      	bne.n	80042ec <sbrk_aligned+0x28>
 80042e4:	2501      	movs	r5, #1
 80042e6:	426d      	negs	r5, r5
 80042e8:	0028      	movs	r0, r5
 80042ea:	bd70      	pop	{r4, r5, r6, pc}
 80042ec:	2303      	movs	r3, #3
 80042ee:	1cc5      	adds	r5, r0, #3
 80042f0:	439d      	bics	r5, r3
 80042f2:	42a8      	cmp	r0, r5
 80042f4:	d0f8      	beq.n	80042e8 <sbrk_aligned+0x24>
 80042f6:	1a29      	subs	r1, r5, r0
 80042f8:	0020      	movs	r0, r4
 80042fa:	f000 fb81 	bl	8004a00 <_sbrk_r>
 80042fe:	3001      	adds	r0, #1
 8004300:	d1f2      	bne.n	80042e8 <sbrk_aligned+0x24>
 8004302:	e7ef      	b.n	80042e4 <sbrk_aligned+0x20>
 8004304:	20000348 	.word	0x20000348

08004308 <_malloc_r>:
 8004308:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800430a:	2203      	movs	r2, #3
 800430c:	1ccb      	adds	r3, r1, #3
 800430e:	4393      	bics	r3, r2
 8004310:	3308      	adds	r3, #8
 8004312:	0005      	movs	r5, r0
 8004314:	001f      	movs	r7, r3
 8004316:	2b0c      	cmp	r3, #12
 8004318:	d234      	bcs.n	8004384 <_malloc_r+0x7c>
 800431a:	270c      	movs	r7, #12
 800431c:	42b9      	cmp	r1, r7
 800431e:	d833      	bhi.n	8004388 <_malloc_r+0x80>
 8004320:	0028      	movs	r0, r5
 8004322:	f000 f871 	bl	8004408 <__malloc_lock>
 8004326:	4e37      	ldr	r6, [pc, #220]	@ (8004404 <_malloc_r+0xfc>)
 8004328:	6833      	ldr	r3, [r6, #0]
 800432a:	001c      	movs	r4, r3
 800432c:	2c00      	cmp	r4, #0
 800432e:	d12f      	bne.n	8004390 <_malloc_r+0x88>
 8004330:	0039      	movs	r1, r7
 8004332:	0028      	movs	r0, r5
 8004334:	f7ff ffc6 	bl	80042c4 <sbrk_aligned>
 8004338:	0004      	movs	r4, r0
 800433a:	1c43      	adds	r3, r0, #1
 800433c:	d15f      	bne.n	80043fe <_malloc_r+0xf6>
 800433e:	6834      	ldr	r4, [r6, #0]
 8004340:	9400      	str	r4, [sp, #0]
 8004342:	9b00      	ldr	r3, [sp, #0]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d14a      	bne.n	80043de <_malloc_r+0xd6>
 8004348:	2c00      	cmp	r4, #0
 800434a:	d052      	beq.n	80043f2 <_malloc_r+0xea>
 800434c:	6823      	ldr	r3, [r4, #0]
 800434e:	0028      	movs	r0, r5
 8004350:	18e3      	adds	r3, r4, r3
 8004352:	9900      	ldr	r1, [sp, #0]
 8004354:	9301      	str	r3, [sp, #4]
 8004356:	f000 fb53 	bl	8004a00 <_sbrk_r>
 800435a:	9b01      	ldr	r3, [sp, #4]
 800435c:	4283      	cmp	r3, r0
 800435e:	d148      	bne.n	80043f2 <_malloc_r+0xea>
 8004360:	6823      	ldr	r3, [r4, #0]
 8004362:	0028      	movs	r0, r5
 8004364:	1aff      	subs	r7, r7, r3
 8004366:	0039      	movs	r1, r7
 8004368:	f7ff ffac 	bl	80042c4 <sbrk_aligned>
 800436c:	3001      	adds	r0, #1
 800436e:	d040      	beq.n	80043f2 <_malloc_r+0xea>
 8004370:	6823      	ldr	r3, [r4, #0]
 8004372:	19db      	adds	r3, r3, r7
 8004374:	6023      	str	r3, [r4, #0]
 8004376:	6833      	ldr	r3, [r6, #0]
 8004378:	685a      	ldr	r2, [r3, #4]
 800437a:	2a00      	cmp	r2, #0
 800437c:	d133      	bne.n	80043e6 <_malloc_r+0xde>
 800437e:	9b00      	ldr	r3, [sp, #0]
 8004380:	6033      	str	r3, [r6, #0]
 8004382:	e019      	b.n	80043b8 <_malloc_r+0xb0>
 8004384:	2b00      	cmp	r3, #0
 8004386:	dac9      	bge.n	800431c <_malloc_r+0x14>
 8004388:	230c      	movs	r3, #12
 800438a:	602b      	str	r3, [r5, #0]
 800438c:	2000      	movs	r0, #0
 800438e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004390:	6821      	ldr	r1, [r4, #0]
 8004392:	1bc9      	subs	r1, r1, r7
 8004394:	d420      	bmi.n	80043d8 <_malloc_r+0xd0>
 8004396:	290b      	cmp	r1, #11
 8004398:	d90a      	bls.n	80043b0 <_malloc_r+0xa8>
 800439a:	19e2      	adds	r2, r4, r7
 800439c:	6027      	str	r7, [r4, #0]
 800439e:	42a3      	cmp	r3, r4
 80043a0:	d104      	bne.n	80043ac <_malloc_r+0xa4>
 80043a2:	6032      	str	r2, [r6, #0]
 80043a4:	6863      	ldr	r3, [r4, #4]
 80043a6:	6011      	str	r1, [r2, #0]
 80043a8:	6053      	str	r3, [r2, #4]
 80043aa:	e005      	b.n	80043b8 <_malloc_r+0xb0>
 80043ac:	605a      	str	r2, [r3, #4]
 80043ae:	e7f9      	b.n	80043a4 <_malloc_r+0x9c>
 80043b0:	6862      	ldr	r2, [r4, #4]
 80043b2:	42a3      	cmp	r3, r4
 80043b4:	d10e      	bne.n	80043d4 <_malloc_r+0xcc>
 80043b6:	6032      	str	r2, [r6, #0]
 80043b8:	0028      	movs	r0, r5
 80043ba:	f000 f82d 	bl	8004418 <__malloc_unlock>
 80043be:	0020      	movs	r0, r4
 80043c0:	2207      	movs	r2, #7
 80043c2:	300b      	adds	r0, #11
 80043c4:	1d23      	adds	r3, r4, #4
 80043c6:	4390      	bics	r0, r2
 80043c8:	1ac2      	subs	r2, r0, r3
 80043ca:	4298      	cmp	r0, r3
 80043cc:	d0df      	beq.n	800438e <_malloc_r+0x86>
 80043ce:	1a1b      	subs	r3, r3, r0
 80043d0:	50a3      	str	r3, [r4, r2]
 80043d2:	e7dc      	b.n	800438e <_malloc_r+0x86>
 80043d4:	605a      	str	r2, [r3, #4]
 80043d6:	e7ef      	b.n	80043b8 <_malloc_r+0xb0>
 80043d8:	0023      	movs	r3, r4
 80043da:	6864      	ldr	r4, [r4, #4]
 80043dc:	e7a6      	b.n	800432c <_malloc_r+0x24>
 80043de:	9c00      	ldr	r4, [sp, #0]
 80043e0:	6863      	ldr	r3, [r4, #4]
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	e7ad      	b.n	8004342 <_malloc_r+0x3a>
 80043e6:	001a      	movs	r2, r3
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	42a3      	cmp	r3, r4
 80043ec:	d1fb      	bne.n	80043e6 <_malloc_r+0xde>
 80043ee:	2300      	movs	r3, #0
 80043f0:	e7da      	b.n	80043a8 <_malloc_r+0xa0>
 80043f2:	230c      	movs	r3, #12
 80043f4:	0028      	movs	r0, r5
 80043f6:	602b      	str	r3, [r5, #0]
 80043f8:	f000 f80e 	bl	8004418 <__malloc_unlock>
 80043fc:	e7c6      	b.n	800438c <_malloc_r+0x84>
 80043fe:	6007      	str	r7, [r0, #0]
 8004400:	e7da      	b.n	80043b8 <_malloc_r+0xb0>
 8004402:	46c0      	nop			@ (mov r8, r8)
 8004404:	2000034c 	.word	0x2000034c

08004408 <__malloc_lock>:
 8004408:	b510      	push	{r4, lr}
 800440a:	4802      	ldr	r0, [pc, #8]	@ (8004414 <__malloc_lock+0xc>)
 800440c:	f7ff ff0e 	bl	800422c <__retarget_lock_acquire_recursive>
 8004410:	bd10      	pop	{r4, pc}
 8004412:	46c0      	nop			@ (mov r8, r8)
 8004414:	20000344 	.word	0x20000344

08004418 <__malloc_unlock>:
 8004418:	b510      	push	{r4, lr}
 800441a:	4802      	ldr	r0, [pc, #8]	@ (8004424 <__malloc_unlock+0xc>)
 800441c:	f7ff ff07 	bl	800422e <__retarget_lock_release_recursive>
 8004420:	bd10      	pop	{r4, pc}
 8004422:	46c0      	nop			@ (mov r8, r8)
 8004424:	20000344 	.word	0x20000344

08004428 <__ssputs_r>:
 8004428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800442a:	688e      	ldr	r6, [r1, #8]
 800442c:	b085      	sub	sp, #20
 800442e:	001f      	movs	r7, r3
 8004430:	000c      	movs	r4, r1
 8004432:	680b      	ldr	r3, [r1, #0]
 8004434:	9002      	str	r0, [sp, #8]
 8004436:	9203      	str	r2, [sp, #12]
 8004438:	42be      	cmp	r6, r7
 800443a:	d830      	bhi.n	800449e <__ssputs_r+0x76>
 800443c:	210c      	movs	r1, #12
 800443e:	5e62      	ldrsh	r2, [r4, r1]
 8004440:	2190      	movs	r1, #144	@ 0x90
 8004442:	00c9      	lsls	r1, r1, #3
 8004444:	420a      	tst	r2, r1
 8004446:	d028      	beq.n	800449a <__ssputs_r+0x72>
 8004448:	2003      	movs	r0, #3
 800444a:	6921      	ldr	r1, [r4, #16]
 800444c:	1a5b      	subs	r3, r3, r1
 800444e:	9301      	str	r3, [sp, #4]
 8004450:	6963      	ldr	r3, [r4, #20]
 8004452:	4343      	muls	r3, r0
 8004454:	9801      	ldr	r0, [sp, #4]
 8004456:	0fdd      	lsrs	r5, r3, #31
 8004458:	18ed      	adds	r5, r5, r3
 800445a:	1c7b      	adds	r3, r7, #1
 800445c:	181b      	adds	r3, r3, r0
 800445e:	106d      	asrs	r5, r5, #1
 8004460:	42ab      	cmp	r3, r5
 8004462:	d900      	bls.n	8004466 <__ssputs_r+0x3e>
 8004464:	001d      	movs	r5, r3
 8004466:	0552      	lsls	r2, r2, #21
 8004468:	d528      	bpl.n	80044bc <__ssputs_r+0x94>
 800446a:	0029      	movs	r1, r5
 800446c:	9802      	ldr	r0, [sp, #8]
 800446e:	f7ff ff4b 	bl	8004308 <_malloc_r>
 8004472:	1e06      	subs	r6, r0, #0
 8004474:	d02c      	beq.n	80044d0 <__ssputs_r+0xa8>
 8004476:	9a01      	ldr	r2, [sp, #4]
 8004478:	6921      	ldr	r1, [r4, #16]
 800447a:	f000 fade 	bl	8004a3a <memcpy>
 800447e:	89a2      	ldrh	r2, [r4, #12]
 8004480:	4b18      	ldr	r3, [pc, #96]	@ (80044e4 <__ssputs_r+0xbc>)
 8004482:	401a      	ands	r2, r3
 8004484:	2380      	movs	r3, #128	@ 0x80
 8004486:	4313      	orrs	r3, r2
 8004488:	81a3      	strh	r3, [r4, #12]
 800448a:	9b01      	ldr	r3, [sp, #4]
 800448c:	6126      	str	r6, [r4, #16]
 800448e:	18f6      	adds	r6, r6, r3
 8004490:	6026      	str	r6, [r4, #0]
 8004492:	003e      	movs	r6, r7
 8004494:	6165      	str	r5, [r4, #20]
 8004496:	1aed      	subs	r5, r5, r3
 8004498:	60a5      	str	r5, [r4, #8]
 800449a:	42be      	cmp	r6, r7
 800449c:	d900      	bls.n	80044a0 <__ssputs_r+0x78>
 800449e:	003e      	movs	r6, r7
 80044a0:	0032      	movs	r2, r6
 80044a2:	9903      	ldr	r1, [sp, #12]
 80044a4:	6820      	ldr	r0, [r4, #0]
 80044a6:	f000 fa99 	bl	80049dc <memmove>
 80044aa:	2000      	movs	r0, #0
 80044ac:	68a3      	ldr	r3, [r4, #8]
 80044ae:	1b9b      	subs	r3, r3, r6
 80044b0:	60a3      	str	r3, [r4, #8]
 80044b2:	6823      	ldr	r3, [r4, #0]
 80044b4:	199b      	adds	r3, r3, r6
 80044b6:	6023      	str	r3, [r4, #0]
 80044b8:	b005      	add	sp, #20
 80044ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044bc:	002a      	movs	r2, r5
 80044be:	9802      	ldr	r0, [sp, #8]
 80044c0:	f000 fac4 	bl	8004a4c <_realloc_r>
 80044c4:	1e06      	subs	r6, r0, #0
 80044c6:	d1e0      	bne.n	800448a <__ssputs_r+0x62>
 80044c8:	6921      	ldr	r1, [r4, #16]
 80044ca:	9802      	ldr	r0, [sp, #8]
 80044cc:	f7ff feb0 	bl	8004230 <_free_r>
 80044d0:	230c      	movs	r3, #12
 80044d2:	2001      	movs	r0, #1
 80044d4:	9a02      	ldr	r2, [sp, #8]
 80044d6:	4240      	negs	r0, r0
 80044d8:	6013      	str	r3, [r2, #0]
 80044da:	89a2      	ldrh	r2, [r4, #12]
 80044dc:	3334      	adds	r3, #52	@ 0x34
 80044de:	4313      	orrs	r3, r2
 80044e0:	81a3      	strh	r3, [r4, #12]
 80044e2:	e7e9      	b.n	80044b8 <__ssputs_r+0x90>
 80044e4:	fffffb7f 	.word	0xfffffb7f

080044e8 <_svfiprintf_r>:
 80044e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044ea:	b0a1      	sub	sp, #132	@ 0x84
 80044ec:	9003      	str	r0, [sp, #12]
 80044ee:	001d      	movs	r5, r3
 80044f0:	898b      	ldrh	r3, [r1, #12]
 80044f2:	000f      	movs	r7, r1
 80044f4:	0016      	movs	r6, r2
 80044f6:	061b      	lsls	r3, r3, #24
 80044f8:	d511      	bpl.n	800451e <_svfiprintf_r+0x36>
 80044fa:	690b      	ldr	r3, [r1, #16]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d10e      	bne.n	800451e <_svfiprintf_r+0x36>
 8004500:	2140      	movs	r1, #64	@ 0x40
 8004502:	f7ff ff01 	bl	8004308 <_malloc_r>
 8004506:	6038      	str	r0, [r7, #0]
 8004508:	6138      	str	r0, [r7, #16]
 800450a:	2800      	cmp	r0, #0
 800450c:	d105      	bne.n	800451a <_svfiprintf_r+0x32>
 800450e:	230c      	movs	r3, #12
 8004510:	9a03      	ldr	r2, [sp, #12]
 8004512:	6013      	str	r3, [r2, #0]
 8004514:	2001      	movs	r0, #1
 8004516:	4240      	negs	r0, r0
 8004518:	e0cf      	b.n	80046ba <_svfiprintf_r+0x1d2>
 800451a:	2340      	movs	r3, #64	@ 0x40
 800451c:	617b      	str	r3, [r7, #20]
 800451e:	2300      	movs	r3, #0
 8004520:	ac08      	add	r4, sp, #32
 8004522:	6163      	str	r3, [r4, #20]
 8004524:	3320      	adds	r3, #32
 8004526:	7663      	strb	r3, [r4, #25]
 8004528:	3310      	adds	r3, #16
 800452a:	76a3      	strb	r3, [r4, #26]
 800452c:	9507      	str	r5, [sp, #28]
 800452e:	0035      	movs	r5, r6
 8004530:	782b      	ldrb	r3, [r5, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <_svfiprintf_r+0x52>
 8004536:	2b25      	cmp	r3, #37	@ 0x25
 8004538:	d148      	bne.n	80045cc <_svfiprintf_r+0xe4>
 800453a:	1bab      	subs	r3, r5, r6
 800453c:	9305      	str	r3, [sp, #20]
 800453e:	42b5      	cmp	r5, r6
 8004540:	d00b      	beq.n	800455a <_svfiprintf_r+0x72>
 8004542:	0032      	movs	r2, r6
 8004544:	0039      	movs	r1, r7
 8004546:	9803      	ldr	r0, [sp, #12]
 8004548:	f7ff ff6e 	bl	8004428 <__ssputs_r>
 800454c:	3001      	adds	r0, #1
 800454e:	d100      	bne.n	8004552 <_svfiprintf_r+0x6a>
 8004550:	e0ae      	b.n	80046b0 <_svfiprintf_r+0x1c8>
 8004552:	6963      	ldr	r3, [r4, #20]
 8004554:	9a05      	ldr	r2, [sp, #20]
 8004556:	189b      	adds	r3, r3, r2
 8004558:	6163      	str	r3, [r4, #20]
 800455a:	782b      	ldrb	r3, [r5, #0]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d100      	bne.n	8004562 <_svfiprintf_r+0x7a>
 8004560:	e0a6      	b.n	80046b0 <_svfiprintf_r+0x1c8>
 8004562:	2201      	movs	r2, #1
 8004564:	2300      	movs	r3, #0
 8004566:	4252      	negs	r2, r2
 8004568:	6062      	str	r2, [r4, #4]
 800456a:	a904      	add	r1, sp, #16
 800456c:	3254      	adds	r2, #84	@ 0x54
 800456e:	1852      	adds	r2, r2, r1
 8004570:	1c6e      	adds	r6, r5, #1
 8004572:	6023      	str	r3, [r4, #0]
 8004574:	60e3      	str	r3, [r4, #12]
 8004576:	60a3      	str	r3, [r4, #8]
 8004578:	7013      	strb	r3, [r2, #0]
 800457a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800457c:	4b54      	ldr	r3, [pc, #336]	@ (80046d0 <_svfiprintf_r+0x1e8>)
 800457e:	2205      	movs	r2, #5
 8004580:	0018      	movs	r0, r3
 8004582:	7831      	ldrb	r1, [r6, #0]
 8004584:	9305      	str	r3, [sp, #20]
 8004586:	f000 fa4d 	bl	8004a24 <memchr>
 800458a:	1c75      	adds	r5, r6, #1
 800458c:	2800      	cmp	r0, #0
 800458e:	d11f      	bne.n	80045d0 <_svfiprintf_r+0xe8>
 8004590:	6822      	ldr	r2, [r4, #0]
 8004592:	06d3      	lsls	r3, r2, #27
 8004594:	d504      	bpl.n	80045a0 <_svfiprintf_r+0xb8>
 8004596:	2353      	movs	r3, #83	@ 0x53
 8004598:	a904      	add	r1, sp, #16
 800459a:	185b      	adds	r3, r3, r1
 800459c:	2120      	movs	r1, #32
 800459e:	7019      	strb	r1, [r3, #0]
 80045a0:	0713      	lsls	r3, r2, #28
 80045a2:	d504      	bpl.n	80045ae <_svfiprintf_r+0xc6>
 80045a4:	2353      	movs	r3, #83	@ 0x53
 80045a6:	a904      	add	r1, sp, #16
 80045a8:	185b      	adds	r3, r3, r1
 80045aa:	212b      	movs	r1, #43	@ 0x2b
 80045ac:	7019      	strb	r1, [r3, #0]
 80045ae:	7833      	ldrb	r3, [r6, #0]
 80045b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80045b2:	d016      	beq.n	80045e2 <_svfiprintf_r+0xfa>
 80045b4:	0035      	movs	r5, r6
 80045b6:	2100      	movs	r1, #0
 80045b8:	200a      	movs	r0, #10
 80045ba:	68e3      	ldr	r3, [r4, #12]
 80045bc:	782a      	ldrb	r2, [r5, #0]
 80045be:	1c6e      	adds	r6, r5, #1
 80045c0:	3a30      	subs	r2, #48	@ 0x30
 80045c2:	2a09      	cmp	r2, #9
 80045c4:	d950      	bls.n	8004668 <_svfiprintf_r+0x180>
 80045c6:	2900      	cmp	r1, #0
 80045c8:	d111      	bne.n	80045ee <_svfiprintf_r+0x106>
 80045ca:	e017      	b.n	80045fc <_svfiprintf_r+0x114>
 80045cc:	3501      	adds	r5, #1
 80045ce:	e7af      	b.n	8004530 <_svfiprintf_r+0x48>
 80045d0:	9b05      	ldr	r3, [sp, #20]
 80045d2:	6822      	ldr	r2, [r4, #0]
 80045d4:	1ac0      	subs	r0, r0, r3
 80045d6:	2301      	movs	r3, #1
 80045d8:	4083      	lsls	r3, r0
 80045da:	4313      	orrs	r3, r2
 80045dc:	002e      	movs	r6, r5
 80045de:	6023      	str	r3, [r4, #0]
 80045e0:	e7cc      	b.n	800457c <_svfiprintf_r+0x94>
 80045e2:	9b07      	ldr	r3, [sp, #28]
 80045e4:	1d19      	adds	r1, r3, #4
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	9107      	str	r1, [sp, #28]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	db01      	blt.n	80045f2 <_svfiprintf_r+0x10a>
 80045ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 80045f0:	e004      	b.n	80045fc <_svfiprintf_r+0x114>
 80045f2:	425b      	negs	r3, r3
 80045f4:	60e3      	str	r3, [r4, #12]
 80045f6:	2302      	movs	r3, #2
 80045f8:	4313      	orrs	r3, r2
 80045fa:	6023      	str	r3, [r4, #0]
 80045fc:	782b      	ldrb	r3, [r5, #0]
 80045fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8004600:	d10c      	bne.n	800461c <_svfiprintf_r+0x134>
 8004602:	786b      	ldrb	r3, [r5, #1]
 8004604:	2b2a      	cmp	r3, #42	@ 0x2a
 8004606:	d134      	bne.n	8004672 <_svfiprintf_r+0x18a>
 8004608:	9b07      	ldr	r3, [sp, #28]
 800460a:	3502      	adds	r5, #2
 800460c:	1d1a      	adds	r2, r3, #4
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	9207      	str	r2, [sp, #28]
 8004612:	2b00      	cmp	r3, #0
 8004614:	da01      	bge.n	800461a <_svfiprintf_r+0x132>
 8004616:	2301      	movs	r3, #1
 8004618:	425b      	negs	r3, r3
 800461a:	9309      	str	r3, [sp, #36]	@ 0x24
 800461c:	4e2d      	ldr	r6, [pc, #180]	@ (80046d4 <_svfiprintf_r+0x1ec>)
 800461e:	2203      	movs	r2, #3
 8004620:	0030      	movs	r0, r6
 8004622:	7829      	ldrb	r1, [r5, #0]
 8004624:	f000 f9fe 	bl	8004a24 <memchr>
 8004628:	2800      	cmp	r0, #0
 800462a:	d006      	beq.n	800463a <_svfiprintf_r+0x152>
 800462c:	2340      	movs	r3, #64	@ 0x40
 800462e:	1b80      	subs	r0, r0, r6
 8004630:	4083      	lsls	r3, r0
 8004632:	6822      	ldr	r2, [r4, #0]
 8004634:	3501      	adds	r5, #1
 8004636:	4313      	orrs	r3, r2
 8004638:	6023      	str	r3, [r4, #0]
 800463a:	7829      	ldrb	r1, [r5, #0]
 800463c:	2206      	movs	r2, #6
 800463e:	4826      	ldr	r0, [pc, #152]	@ (80046d8 <_svfiprintf_r+0x1f0>)
 8004640:	1c6e      	adds	r6, r5, #1
 8004642:	7621      	strb	r1, [r4, #24]
 8004644:	f000 f9ee 	bl	8004a24 <memchr>
 8004648:	2800      	cmp	r0, #0
 800464a:	d038      	beq.n	80046be <_svfiprintf_r+0x1d6>
 800464c:	4b23      	ldr	r3, [pc, #140]	@ (80046dc <_svfiprintf_r+0x1f4>)
 800464e:	2b00      	cmp	r3, #0
 8004650:	d122      	bne.n	8004698 <_svfiprintf_r+0x1b0>
 8004652:	2207      	movs	r2, #7
 8004654:	9b07      	ldr	r3, [sp, #28]
 8004656:	3307      	adds	r3, #7
 8004658:	4393      	bics	r3, r2
 800465a:	3308      	adds	r3, #8
 800465c:	9307      	str	r3, [sp, #28]
 800465e:	6963      	ldr	r3, [r4, #20]
 8004660:	9a04      	ldr	r2, [sp, #16]
 8004662:	189b      	adds	r3, r3, r2
 8004664:	6163      	str	r3, [r4, #20]
 8004666:	e762      	b.n	800452e <_svfiprintf_r+0x46>
 8004668:	4343      	muls	r3, r0
 800466a:	0035      	movs	r5, r6
 800466c:	2101      	movs	r1, #1
 800466e:	189b      	adds	r3, r3, r2
 8004670:	e7a4      	b.n	80045bc <_svfiprintf_r+0xd4>
 8004672:	2300      	movs	r3, #0
 8004674:	200a      	movs	r0, #10
 8004676:	0019      	movs	r1, r3
 8004678:	3501      	adds	r5, #1
 800467a:	6063      	str	r3, [r4, #4]
 800467c:	782a      	ldrb	r2, [r5, #0]
 800467e:	1c6e      	adds	r6, r5, #1
 8004680:	3a30      	subs	r2, #48	@ 0x30
 8004682:	2a09      	cmp	r2, #9
 8004684:	d903      	bls.n	800468e <_svfiprintf_r+0x1a6>
 8004686:	2b00      	cmp	r3, #0
 8004688:	d0c8      	beq.n	800461c <_svfiprintf_r+0x134>
 800468a:	9109      	str	r1, [sp, #36]	@ 0x24
 800468c:	e7c6      	b.n	800461c <_svfiprintf_r+0x134>
 800468e:	4341      	muls	r1, r0
 8004690:	0035      	movs	r5, r6
 8004692:	2301      	movs	r3, #1
 8004694:	1889      	adds	r1, r1, r2
 8004696:	e7f1      	b.n	800467c <_svfiprintf_r+0x194>
 8004698:	aa07      	add	r2, sp, #28
 800469a:	9200      	str	r2, [sp, #0]
 800469c:	0021      	movs	r1, r4
 800469e:	003a      	movs	r2, r7
 80046a0:	4b0f      	ldr	r3, [pc, #60]	@ (80046e0 <_svfiprintf_r+0x1f8>)
 80046a2:	9803      	ldr	r0, [sp, #12]
 80046a4:	e000      	b.n	80046a8 <_svfiprintf_r+0x1c0>
 80046a6:	bf00      	nop
 80046a8:	9004      	str	r0, [sp, #16]
 80046aa:	9b04      	ldr	r3, [sp, #16]
 80046ac:	3301      	adds	r3, #1
 80046ae:	d1d6      	bne.n	800465e <_svfiprintf_r+0x176>
 80046b0:	89bb      	ldrh	r3, [r7, #12]
 80046b2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80046b4:	065b      	lsls	r3, r3, #25
 80046b6:	d500      	bpl.n	80046ba <_svfiprintf_r+0x1d2>
 80046b8:	e72c      	b.n	8004514 <_svfiprintf_r+0x2c>
 80046ba:	b021      	add	sp, #132	@ 0x84
 80046bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046be:	aa07      	add	r2, sp, #28
 80046c0:	9200      	str	r2, [sp, #0]
 80046c2:	0021      	movs	r1, r4
 80046c4:	003a      	movs	r2, r7
 80046c6:	4b06      	ldr	r3, [pc, #24]	@ (80046e0 <_svfiprintf_r+0x1f8>)
 80046c8:	9803      	ldr	r0, [sp, #12]
 80046ca:	f000 f87b 	bl	80047c4 <_printf_i>
 80046ce:	e7eb      	b.n	80046a8 <_svfiprintf_r+0x1c0>
 80046d0:	08004e5c 	.word	0x08004e5c
 80046d4:	08004e62 	.word	0x08004e62
 80046d8:	08004e66 	.word	0x08004e66
 80046dc:	00000000 	.word	0x00000000
 80046e0:	08004429 	.word	0x08004429

080046e4 <_printf_common>:
 80046e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046e6:	0016      	movs	r6, r2
 80046e8:	9301      	str	r3, [sp, #4]
 80046ea:	688a      	ldr	r2, [r1, #8]
 80046ec:	690b      	ldr	r3, [r1, #16]
 80046ee:	000c      	movs	r4, r1
 80046f0:	9000      	str	r0, [sp, #0]
 80046f2:	4293      	cmp	r3, r2
 80046f4:	da00      	bge.n	80046f8 <_printf_common+0x14>
 80046f6:	0013      	movs	r3, r2
 80046f8:	0022      	movs	r2, r4
 80046fa:	6033      	str	r3, [r6, #0]
 80046fc:	3243      	adds	r2, #67	@ 0x43
 80046fe:	7812      	ldrb	r2, [r2, #0]
 8004700:	2a00      	cmp	r2, #0
 8004702:	d001      	beq.n	8004708 <_printf_common+0x24>
 8004704:	3301      	adds	r3, #1
 8004706:	6033      	str	r3, [r6, #0]
 8004708:	6823      	ldr	r3, [r4, #0]
 800470a:	069b      	lsls	r3, r3, #26
 800470c:	d502      	bpl.n	8004714 <_printf_common+0x30>
 800470e:	6833      	ldr	r3, [r6, #0]
 8004710:	3302      	adds	r3, #2
 8004712:	6033      	str	r3, [r6, #0]
 8004714:	6822      	ldr	r2, [r4, #0]
 8004716:	2306      	movs	r3, #6
 8004718:	0015      	movs	r5, r2
 800471a:	401d      	ands	r5, r3
 800471c:	421a      	tst	r2, r3
 800471e:	d027      	beq.n	8004770 <_printf_common+0x8c>
 8004720:	0023      	movs	r3, r4
 8004722:	3343      	adds	r3, #67	@ 0x43
 8004724:	781b      	ldrb	r3, [r3, #0]
 8004726:	1e5a      	subs	r2, r3, #1
 8004728:	4193      	sbcs	r3, r2
 800472a:	6822      	ldr	r2, [r4, #0]
 800472c:	0692      	lsls	r2, r2, #26
 800472e:	d430      	bmi.n	8004792 <_printf_common+0xae>
 8004730:	0022      	movs	r2, r4
 8004732:	9901      	ldr	r1, [sp, #4]
 8004734:	9800      	ldr	r0, [sp, #0]
 8004736:	9d08      	ldr	r5, [sp, #32]
 8004738:	3243      	adds	r2, #67	@ 0x43
 800473a:	47a8      	blx	r5
 800473c:	3001      	adds	r0, #1
 800473e:	d025      	beq.n	800478c <_printf_common+0xa8>
 8004740:	2206      	movs	r2, #6
 8004742:	6823      	ldr	r3, [r4, #0]
 8004744:	2500      	movs	r5, #0
 8004746:	4013      	ands	r3, r2
 8004748:	2b04      	cmp	r3, #4
 800474a:	d105      	bne.n	8004758 <_printf_common+0x74>
 800474c:	6833      	ldr	r3, [r6, #0]
 800474e:	68e5      	ldr	r5, [r4, #12]
 8004750:	1aed      	subs	r5, r5, r3
 8004752:	43eb      	mvns	r3, r5
 8004754:	17db      	asrs	r3, r3, #31
 8004756:	401d      	ands	r5, r3
 8004758:	68a3      	ldr	r3, [r4, #8]
 800475a:	6922      	ldr	r2, [r4, #16]
 800475c:	4293      	cmp	r3, r2
 800475e:	dd01      	ble.n	8004764 <_printf_common+0x80>
 8004760:	1a9b      	subs	r3, r3, r2
 8004762:	18ed      	adds	r5, r5, r3
 8004764:	2600      	movs	r6, #0
 8004766:	42b5      	cmp	r5, r6
 8004768:	d120      	bne.n	80047ac <_printf_common+0xc8>
 800476a:	2000      	movs	r0, #0
 800476c:	e010      	b.n	8004790 <_printf_common+0xac>
 800476e:	3501      	adds	r5, #1
 8004770:	68e3      	ldr	r3, [r4, #12]
 8004772:	6832      	ldr	r2, [r6, #0]
 8004774:	1a9b      	subs	r3, r3, r2
 8004776:	42ab      	cmp	r3, r5
 8004778:	ddd2      	ble.n	8004720 <_printf_common+0x3c>
 800477a:	0022      	movs	r2, r4
 800477c:	2301      	movs	r3, #1
 800477e:	9901      	ldr	r1, [sp, #4]
 8004780:	9800      	ldr	r0, [sp, #0]
 8004782:	9f08      	ldr	r7, [sp, #32]
 8004784:	3219      	adds	r2, #25
 8004786:	47b8      	blx	r7
 8004788:	3001      	adds	r0, #1
 800478a:	d1f0      	bne.n	800476e <_printf_common+0x8a>
 800478c:	2001      	movs	r0, #1
 800478e:	4240      	negs	r0, r0
 8004790:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004792:	2030      	movs	r0, #48	@ 0x30
 8004794:	18e1      	adds	r1, r4, r3
 8004796:	3143      	adds	r1, #67	@ 0x43
 8004798:	7008      	strb	r0, [r1, #0]
 800479a:	0021      	movs	r1, r4
 800479c:	1c5a      	adds	r2, r3, #1
 800479e:	3145      	adds	r1, #69	@ 0x45
 80047a0:	7809      	ldrb	r1, [r1, #0]
 80047a2:	18a2      	adds	r2, r4, r2
 80047a4:	3243      	adds	r2, #67	@ 0x43
 80047a6:	3302      	adds	r3, #2
 80047a8:	7011      	strb	r1, [r2, #0]
 80047aa:	e7c1      	b.n	8004730 <_printf_common+0x4c>
 80047ac:	0022      	movs	r2, r4
 80047ae:	2301      	movs	r3, #1
 80047b0:	9901      	ldr	r1, [sp, #4]
 80047b2:	9800      	ldr	r0, [sp, #0]
 80047b4:	9f08      	ldr	r7, [sp, #32]
 80047b6:	321a      	adds	r2, #26
 80047b8:	47b8      	blx	r7
 80047ba:	3001      	adds	r0, #1
 80047bc:	d0e6      	beq.n	800478c <_printf_common+0xa8>
 80047be:	3601      	adds	r6, #1
 80047c0:	e7d1      	b.n	8004766 <_printf_common+0x82>
	...

080047c4 <_printf_i>:
 80047c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047c6:	b08b      	sub	sp, #44	@ 0x2c
 80047c8:	9206      	str	r2, [sp, #24]
 80047ca:	000a      	movs	r2, r1
 80047cc:	3243      	adds	r2, #67	@ 0x43
 80047ce:	9307      	str	r3, [sp, #28]
 80047d0:	9005      	str	r0, [sp, #20]
 80047d2:	9203      	str	r2, [sp, #12]
 80047d4:	7e0a      	ldrb	r2, [r1, #24]
 80047d6:	000c      	movs	r4, r1
 80047d8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80047da:	2a78      	cmp	r2, #120	@ 0x78
 80047dc:	d809      	bhi.n	80047f2 <_printf_i+0x2e>
 80047de:	2a62      	cmp	r2, #98	@ 0x62
 80047e0:	d80b      	bhi.n	80047fa <_printf_i+0x36>
 80047e2:	2a00      	cmp	r2, #0
 80047e4:	d100      	bne.n	80047e8 <_printf_i+0x24>
 80047e6:	e0ba      	b.n	800495e <_printf_i+0x19a>
 80047e8:	497a      	ldr	r1, [pc, #488]	@ (80049d4 <_printf_i+0x210>)
 80047ea:	9104      	str	r1, [sp, #16]
 80047ec:	2a58      	cmp	r2, #88	@ 0x58
 80047ee:	d100      	bne.n	80047f2 <_printf_i+0x2e>
 80047f0:	e08e      	b.n	8004910 <_printf_i+0x14c>
 80047f2:	0025      	movs	r5, r4
 80047f4:	3542      	adds	r5, #66	@ 0x42
 80047f6:	702a      	strb	r2, [r5, #0]
 80047f8:	e022      	b.n	8004840 <_printf_i+0x7c>
 80047fa:	0010      	movs	r0, r2
 80047fc:	3863      	subs	r0, #99	@ 0x63
 80047fe:	2815      	cmp	r0, #21
 8004800:	d8f7      	bhi.n	80047f2 <_printf_i+0x2e>
 8004802:	f7fb fc89 	bl	8000118 <__gnu_thumb1_case_shi>
 8004806:	0016      	.short	0x0016
 8004808:	fff6001f 	.word	0xfff6001f
 800480c:	fff6fff6 	.word	0xfff6fff6
 8004810:	001ffff6 	.word	0x001ffff6
 8004814:	fff6fff6 	.word	0xfff6fff6
 8004818:	fff6fff6 	.word	0xfff6fff6
 800481c:	0036009f 	.word	0x0036009f
 8004820:	fff6007e 	.word	0xfff6007e
 8004824:	00b0fff6 	.word	0x00b0fff6
 8004828:	0036fff6 	.word	0x0036fff6
 800482c:	fff6fff6 	.word	0xfff6fff6
 8004830:	0082      	.short	0x0082
 8004832:	0025      	movs	r5, r4
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	3542      	adds	r5, #66	@ 0x42
 8004838:	1d11      	adds	r1, r2, #4
 800483a:	6019      	str	r1, [r3, #0]
 800483c:	6813      	ldr	r3, [r2, #0]
 800483e:	702b      	strb	r3, [r5, #0]
 8004840:	2301      	movs	r3, #1
 8004842:	e09e      	b.n	8004982 <_printf_i+0x1be>
 8004844:	6818      	ldr	r0, [r3, #0]
 8004846:	6809      	ldr	r1, [r1, #0]
 8004848:	1d02      	adds	r2, r0, #4
 800484a:	060d      	lsls	r5, r1, #24
 800484c:	d50b      	bpl.n	8004866 <_printf_i+0xa2>
 800484e:	6806      	ldr	r6, [r0, #0]
 8004850:	601a      	str	r2, [r3, #0]
 8004852:	2e00      	cmp	r6, #0
 8004854:	da03      	bge.n	800485e <_printf_i+0x9a>
 8004856:	232d      	movs	r3, #45	@ 0x2d
 8004858:	9a03      	ldr	r2, [sp, #12]
 800485a:	4276      	negs	r6, r6
 800485c:	7013      	strb	r3, [r2, #0]
 800485e:	4b5d      	ldr	r3, [pc, #372]	@ (80049d4 <_printf_i+0x210>)
 8004860:	270a      	movs	r7, #10
 8004862:	9304      	str	r3, [sp, #16]
 8004864:	e018      	b.n	8004898 <_printf_i+0xd4>
 8004866:	6806      	ldr	r6, [r0, #0]
 8004868:	601a      	str	r2, [r3, #0]
 800486a:	0649      	lsls	r1, r1, #25
 800486c:	d5f1      	bpl.n	8004852 <_printf_i+0x8e>
 800486e:	b236      	sxth	r6, r6
 8004870:	e7ef      	b.n	8004852 <_printf_i+0x8e>
 8004872:	6808      	ldr	r0, [r1, #0]
 8004874:	6819      	ldr	r1, [r3, #0]
 8004876:	c940      	ldmia	r1!, {r6}
 8004878:	0605      	lsls	r5, r0, #24
 800487a:	d402      	bmi.n	8004882 <_printf_i+0xbe>
 800487c:	0640      	lsls	r0, r0, #25
 800487e:	d500      	bpl.n	8004882 <_printf_i+0xbe>
 8004880:	b2b6      	uxth	r6, r6
 8004882:	6019      	str	r1, [r3, #0]
 8004884:	4b53      	ldr	r3, [pc, #332]	@ (80049d4 <_printf_i+0x210>)
 8004886:	270a      	movs	r7, #10
 8004888:	9304      	str	r3, [sp, #16]
 800488a:	2a6f      	cmp	r2, #111	@ 0x6f
 800488c:	d100      	bne.n	8004890 <_printf_i+0xcc>
 800488e:	3f02      	subs	r7, #2
 8004890:	0023      	movs	r3, r4
 8004892:	2200      	movs	r2, #0
 8004894:	3343      	adds	r3, #67	@ 0x43
 8004896:	701a      	strb	r2, [r3, #0]
 8004898:	6863      	ldr	r3, [r4, #4]
 800489a:	60a3      	str	r3, [r4, #8]
 800489c:	2b00      	cmp	r3, #0
 800489e:	db06      	blt.n	80048ae <_printf_i+0xea>
 80048a0:	2104      	movs	r1, #4
 80048a2:	6822      	ldr	r2, [r4, #0]
 80048a4:	9d03      	ldr	r5, [sp, #12]
 80048a6:	438a      	bics	r2, r1
 80048a8:	6022      	str	r2, [r4, #0]
 80048aa:	4333      	orrs	r3, r6
 80048ac:	d00c      	beq.n	80048c8 <_printf_i+0x104>
 80048ae:	9d03      	ldr	r5, [sp, #12]
 80048b0:	0030      	movs	r0, r6
 80048b2:	0039      	movs	r1, r7
 80048b4:	f7fb fcc0 	bl	8000238 <__aeabi_uidivmod>
 80048b8:	9b04      	ldr	r3, [sp, #16]
 80048ba:	3d01      	subs	r5, #1
 80048bc:	5c5b      	ldrb	r3, [r3, r1]
 80048be:	702b      	strb	r3, [r5, #0]
 80048c0:	0033      	movs	r3, r6
 80048c2:	0006      	movs	r6, r0
 80048c4:	429f      	cmp	r7, r3
 80048c6:	d9f3      	bls.n	80048b0 <_printf_i+0xec>
 80048c8:	2f08      	cmp	r7, #8
 80048ca:	d109      	bne.n	80048e0 <_printf_i+0x11c>
 80048cc:	6823      	ldr	r3, [r4, #0]
 80048ce:	07db      	lsls	r3, r3, #31
 80048d0:	d506      	bpl.n	80048e0 <_printf_i+0x11c>
 80048d2:	6862      	ldr	r2, [r4, #4]
 80048d4:	6923      	ldr	r3, [r4, #16]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	dc02      	bgt.n	80048e0 <_printf_i+0x11c>
 80048da:	2330      	movs	r3, #48	@ 0x30
 80048dc:	3d01      	subs	r5, #1
 80048de:	702b      	strb	r3, [r5, #0]
 80048e0:	9b03      	ldr	r3, [sp, #12]
 80048e2:	1b5b      	subs	r3, r3, r5
 80048e4:	6123      	str	r3, [r4, #16]
 80048e6:	9b07      	ldr	r3, [sp, #28]
 80048e8:	0021      	movs	r1, r4
 80048ea:	9300      	str	r3, [sp, #0]
 80048ec:	9805      	ldr	r0, [sp, #20]
 80048ee:	9b06      	ldr	r3, [sp, #24]
 80048f0:	aa09      	add	r2, sp, #36	@ 0x24
 80048f2:	f7ff fef7 	bl	80046e4 <_printf_common>
 80048f6:	3001      	adds	r0, #1
 80048f8:	d148      	bne.n	800498c <_printf_i+0x1c8>
 80048fa:	2001      	movs	r0, #1
 80048fc:	4240      	negs	r0, r0
 80048fe:	b00b      	add	sp, #44	@ 0x2c
 8004900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004902:	2220      	movs	r2, #32
 8004904:	6809      	ldr	r1, [r1, #0]
 8004906:	430a      	orrs	r2, r1
 8004908:	6022      	str	r2, [r4, #0]
 800490a:	2278      	movs	r2, #120	@ 0x78
 800490c:	4932      	ldr	r1, [pc, #200]	@ (80049d8 <_printf_i+0x214>)
 800490e:	9104      	str	r1, [sp, #16]
 8004910:	0021      	movs	r1, r4
 8004912:	3145      	adds	r1, #69	@ 0x45
 8004914:	700a      	strb	r2, [r1, #0]
 8004916:	6819      	ldr	r1, [r3, #0]
 8004918:	6822      	ldr	r2, [r4, #0]
 800491a:	c940      	ldmia	r1!, {r6}
 800491c:	0610      	lsls	r0, r2, #24
 800491e:	d402      	bmi.n	8004926 <_printf_i+0x162>
 8004920:	0650      	lsls	r0, r2, #25
 8004922:	d500      	bpl.n	8004926 <_printf_i+0x162>
 8004924:	b2b6      	uxth	r6, r6
 8004926:	6019      	str	r1, [r3, #0]
 8004928:	07d3      	lsls	r3, r2, #31
 800492a:	d502      	bpl.n	8004932 <_printf_i+0x16e>
 800492c:	2320      	movs	r3, #32
 800492e:	4313      	orrs	r3, r2
 8004930:	6023      	str	r3, [r4, #0]
 8004932:	2e00      	cmp	r6, #0
 8004934:	d001      	beq.n	800493a <_printf_i+0x176>
 8004936:	2710      	movs	r7, #16
 8004938:	e7aa      	b.n	8004890 <_printf_i+0xcc>
 800493a:	2220      	movs	r2, #32
 800493c:	6823      	ldr	r3, [r4, #0]
 800493e:	4393      	bics	r3, r2
 8004940:	6023      	str	r3, [r4, #0]
 8004942:	e7f8      	b.n	8004936 <_printf_i+0x172>
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	680d      	ldr	r5, [r1, #0]
 8004948:	1d10      	adds	r0, r2, #4
 800494a:	6949      	ldr	r1, [r1, #20]
 800494c:	6018      	str	r0, [r3, #0]
 800494e:	6813      	ldr	r3, [r2, #0]
 8004950:	062e      	lsls	r6, r5, #24
 8004952:	d501      	bpl.n	8004958 <_printf_i+0x194>
 8004954:	6019      	str	r1, [r3, #0]
 8004956:	e002      	b.n	800495e <_printf_i+0x19a>
 8004958:	066d      	lsls	r5, r5, #25
 800495a:	d5fb      	bpl.n	8004954 <_printf_i+0x190>
 800495c:	8019      	strh	r1, [r3, #0]
 800495e:	2300      	movs	r3, #0
 8004960:	9d03      	ldr	r5, [sp, #12]
 8004962:	6123      	str	r3, [r4, #16]
 8004964:	e7bf      	b.n	80048e6 <_printf_i+0x122>
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	1d11      	adds	r1, r2, #4
 800496a:	6019      	str	r1, [r3, #0]
 800496c:	6815      	ldr	r5, [r2, #0]
 800496e:	2100      	movs	r1, #0
 8004970:	0028      	movs	r0, r5
 8004972:	6862      	ldr	r2, [r4, #4]
 8004974:	f000 f856 	bl	8004a24 <memchr>
 8004978:	2800      	cmp	r0, #0
 800497a:	d001      	beq.n	8004980 <_printf_i+0x1bc>
 800497c:	1b40      	subs	r0, r0, r5
 800497e:	6060      	str	r0, [r4, #4]
 8004980:	6863      	ldr	r3, [r4, #4]
 8004982:	6123      	str	r3, [r4, #16]
 8004984:	2300      	movs	r3, #0
 8004986:	9a03      	ldr	r2, [sp, #12]
 8004988:	7013      	strb	r3, [r2, #0]
 800498a:	e7ac      	b.n	80048e6 <_printf_i+0x122>
 800498c:	002a      	movs	r2, r5
 800498e:	6923      	ldr	r3, [r4, #16]
 8004990:	9906      	ldr	r1, [sp, #24]
 8004992:	9805      	ldr	r0, [sp, #20]
 8004994:	9d07      	ldr	r5, [sp, #28]
 8004996:	47a8      	blx	r5
 8004998:	3001      	adds	r0, #1
 800499a:	d0ae      	beq.n	80048fa <_printf_i+0x136>
 800499c:	6823      	ldr	r3, [r4, #0]
 800499e:	079b      	lsls	r3, r3, #30
 80049a0:	d415      	bmi.n	80049ce <_printf_i+0x20a>
 80049a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049a4:	68e0      	ldr	r0, [r4, #12]
 80049a6:	4298      	cmp	r0, r3
 80049a8:	daa9      	bge.n	80048fe <_printf_i+0x13a>
 80049aa:	0018      	movs	r0, r3
 80049ac:	e7a7      	b.n	80048fe <_printf_i+0x13a>
 80049ae:	0022      	movs	r2, r4
 80049b0:	2301      	movs	r3, #1
 80049b2:	9906      	ldr	r1, [sp, #24]
 80049b4:	9805      	ldr	r0, [sp, #20]
 80049b6:	9e07      	ldr	r6, [sp, #28]
 80049b8:	3219      	adds	r2, #25
 80049ba:	47b0      	blx	r6
 80049bc:	3001      	adds	r0, #1
 80049be:	d09c      	beq.n	80048fa <_printf_i+0x136>
 80049c0:	3501      	adds	r5, #1
 80049c2:	68e3      	ldr	r3, [r4, #12]
 80049c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80049c6:	1a9b      	subs	r3, r3, r2
 80049c8:	42ab      	cmp	r3, r5
 80049ca:	dcf0      	bgt.n	80049ae <_printf_i+0x1ea>
 80049cc:	e7e9      	b.n	80049a2 <_printf_i+0x1de>
 80049ce:	2500      	movs	r5, #0
 80049d0:	e7f7      	b.n	80049c2 <_printf_i+0x1fe>
 80049d2:	46c0      	nop			@ (mov r8, r8)
 80049d4:	08004e6d 	.word	0x08004e6d
 80049d8:	08004e7e 	.word	0x08004e7e

080049dc <memmove>:
 80049dc:	b510      	push	{r4, lr}
 80049de:	4288      	cmp	r0, r1
 80049e0:	d902      	bls.n	80049e8 <memmove+0xc>
 80049e2:	188b      	adds	r3, r1, r2
 80049e4:	4298      	cmp	r0, r3
 80049e6:	d308      	bcc.n	80049fa <memmove+0x1e>
 80049e8:	2300      	movs	r3, #0
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d007      	beq.n	80049fe <memmove+0x22>
 80049ee:	5ccc      	ldrb	r4, [r1, r3]
 80049f0:	54c4      	strb	r4, [r0, r3]
 80049f2:	3301      	adds	r3, #1
 80049f4:	e7f9      	b.n	80049ea <memmove+0xe>
 80049f6:	5c8b      	ldrb	r3, [r1, r2]
 80049f8:	5483      	strb	r3, [r0, r2]
 80049fa:	3a01      	subs	r2, #1
 80049fc:	d2fb      	bcs.n	80049f6 <memmove+0x1a>
 80049fe:	bd10      	pop	{r4, pc}

08004a00 <_sbrk_r>:
 8004a00:	2300      	movs	r3, #0
 8004a02:	b570      	push	{r4, r5, r6, lr}
 8004a04:	4d06      	ldr	r5, [pc, #24]	@ (8004a20 <_sbrk_r+0x20>)
 8004a06:	0004      	movs	r4, r0
 8004a08:	0008      	movs	r0, r1
 8004a0a:	602b      	str	r3, [r5, #0]
 8004a0c:	f7fc fb18 	bl	8001040 <_sbrk>
 8004a10:	1c43      	adds	r3, r0, #1
 8004a12:	d103      	bne.n	8004a1c <_sbrk_r+0x1c>
 8004a14:	682b      	ldr	r3, [r5, #0]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d000      	beq.n	8004a1c <_sbrk_r+0x1c>
 8004a1a:	6023      	str	r3, [r4, #0]
 8004a1c:	bd70      	pop	{r4, r5, r6, pc}
 8004a1e:	46c0      	nop			@ (mov r8, r8)
 8004a20:	20000340 	.word	0x20000340

08004a24 <memchr>:
 8004a24:	b2c9      	uxtb	r1, r1
 8004a26:	1882      	adds	r2, r0, r2
 8004a28:	4290      	cmp	r0, r2
 8004a2a:	d101      	bne.n	8004a30 <memchr+0xc>
 8004a2c:	2000      	movs	r0, #0
 8004a2e:	4770      	bx	lr
 8004a30:	7803      	ldrb	r3, [r0, #0]
 8004a32:	428b      	cmp	r3, r1
 8004a34:	d0fb      	beq.n	8004a2e <memchr+0xa>
 8004a36:	3001      	adds	r0, #1
 8004a38:	e7f6      	b.n	8004a28 <memchr+0x4>

08004a3a <memcpy>:
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	b510      	push	{r4, lr}
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d100      	bne.n	8004a44 <memcpy+0xa>
 8004a42:	bd10      	pop	{r4, pc}
 8004a44:	5ccc      	ldrb	r4, [r1, r3]
 8004a46:	54c4      	strb	r4, [r0, r3]
 8004a48:	3301      	adds	r3, #1
 8004a4a:	e7f8      	b.n	8004a3e <memcpy+0x4>

08004a4c <_realloc_r>:
 8004a4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a4e:	0006      	movs	r6, r0
 8004a50:	000c      	movs	r4, r1
 8004a52:	0015      	movs	r5, r2
 8004a54:	2900      	cmp	r1, #0
 8004a56:	d105      	bne.n	8004a64 <_realloc_r+0x18>
 8004a58:	0011      	movs	r1, r2
 8004a5a:	f7ff fc55 	bl	8004308 <_malloc_r>
 8004a5e:	0004      	movs	r4, r0
 8004a60:	0020      	movs	r0, r4
 8004a62:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004a64:	2a00      	cmp	r2, #0
 8004a66:	d103      	bne.n	8004a70 <_realloc_r+0x24>
 8004a68:	f7ff fbe2 	bl	8004230 <_free_r>
 8004a6c:	002c      	movs	r4, r5
 8004a6e:	e7f7      	b.n	8004a60 <_realloc_r+0x14>
 8004a70:	f000 f81c 	bl	8004aac <_malloc_usable_size_r>
 8004a74:	0007      	movs	r7, r0
 8004a76:	4285      	cmp	r5, r0
 8004a78:	d802      	bhi.n	8004a80 <_realloc_r+0x34>
 8004a7a:	0843      	lsrs	r3, r0, #1
 8004a7c:	42ab      	cmp	r3, r5
 8004a7e:	d3ef      	bcc.n	8004a60 <_realloc_r+0x14>
 8004a80:	0029      	movs	r1, r5
 8004a82:	0030      	movs	r0, r6
 8004a84:	f7ff fc40 	bl	8004308 <_malloc_r>
 8004a88:	9001      	str	r0, [sp, #4]
 8004a8a:	2800      	cmp	r0, #0
 8004a8c:	d101      	bne.n	8004a92 <_realloc_r+0x46>
 8004a8e:	9c01      	ldr	r4, [sp, #4]
 8004a90:	e7e6      	b.n	8004a60 <_realloc_r+0x14>
 8004a92:	002a      	movs	r2, r5
 8004a94:	42bd      	cmp	r5, r7
 8004a96:	d900      	bls.n	8004a9a <_realloc_r+0x4e>
 8004a98:	003a      	movs	r2, r7
 8004a9a:	0021      	movs	r1, r4
 8004a9c:	9801      	ldr	r0, [sp, #4]
 8004a9e:	f7ff ffcc 	bl	8004a3a <memcpy>
 8004aa2:	0021      	movs	r1, r4
 8004aa4:	0030      	movs	r0, r6
 8004aa6:	f7ff fbc3 	bl	8004230 <_free_r>
 8004aaa:	e7f0      	b.n	8004a8e <_realloc_r+0x42>

08004aac <_malloc_usable_size_r>:
 8004aac:	1f0b      	subs	r3, r1, #4
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	1f18      	subs	r0, r3, #4
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	da01      	bge.n	8004aba <_malloc_usable_size_r+0xe>
 8004ab6:	580b      	ldr	r3, [r1, r0]
 8004ab8:	18c0      	adds	r0, r0, r3
 8004aba:	4770      	bx	lr

08004abc <_init>:
 8004abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004abe:	46c0      	nop			@ (mov r8, r8)
 8004ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ac2:	bc08      	pop	{r3}
 8004ac4:	469e      	mov	lr, r3
 8004ac6:	4770      	bx	lr

08004ac8 <_fini>:
 8004ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aca:	46c0      	nop			@ (mov r8, r8)
 8004acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ace:	bc08      	pop	{r3}
 8004ad0:	469e      	mov	lr, r3
 8004ad2:	4770      	bx	lr
