###############################################################
#  Generated by:      Cadence Innovus 21.16-s078_1
#  OS:                Linux x86_64(Host ID cadpc24)
#  Generated on:      Mon May  6 23:53:56 2024
#  Design:            ibex_top
#  Command:           saveDesign ibex_top.routed.enc
###############################################################
current_design ibex_top
create_clock [get_ports {clk_i}]  -name clk_i -period 10.000000 -waveform {0.000000 5.000000}
set_clock_transition  -rise -min 0.01 [get_clocks {clk_i}]
set_clock_transition  -rise -max 0.01 [get_clocks {clk_i}]
set_clock_transition  -fall -min 0.01 [get_clocks {clk_i}]
set_clock_transition  -fall -max 0.01 [get_clocks {clk_i}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_instr_addr_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_0/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_0/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_0/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_0/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/clk_gate_rdata_q_reg_1/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/clk_gate_stored_addr_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/clk_gate_stored_addr_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/clk_gate_stored_addr_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/clk_gate_stored_addr_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/clk_gate_fetch_addr_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/clk_gate_fetch_addr_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/clk_gate_fetch_addr_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/clk_gate_fetch_addr_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/clk_gate_stored_addr_q_reg_0/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/clk_gate_stored_addr_q_reg_0/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/clk_gate_stored_addr_q_reg_0/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/clk_gate_stored_addr_q_reg_0/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/clk_gate_illegal_c_insn_id_o_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/clk_gate_illegal_c_insn_id_o_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/clk_gate_illegal_c_insn_id_o_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/if_stage_i/clk_gate_illegal_c_insn_id_o_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/id_stage_i/controller_i/clk_gate_ctrl_fsm_cs_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/id_stage_i/controller_i/clk_gate_ctrl_fsm_cs_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/id_stage_i/controller_i/clk_gate_ctrl_fsm_cs_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/id_stage_i/controller_i/clk_gate_ctrl_fsm_cs_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/id_stage_i/clk_gate_imd_val_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/id_stage_i/clk_gate_imd_val_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/id_stage_i/clk_gate_imd_val_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/id_stage_i/clk_gate_imd_val_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/id_stage_i/clk_gate_imd_val_q_reg_0/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/id_stage_i/clk_gate_imd_val_q_reg_0/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/id_stage_i/clk_gate_imd_val_q_reg_0/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/id_stage_i/clk_gate_imd_val_q_reg_0/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg_0/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg_0/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg_0/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_numerator_q_reg_0/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_quotient_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_quotient_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_quotient_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/ex_block_i/gen_multdiv_fast_multdiv_i/clk_gate_op_quotient_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_data_type_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_data_type_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_data_type_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_data_type_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_addr_last_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_addr_last_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_addr_last_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_addr_last_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_ml/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_ml/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_ml/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/load_store_unit_i/clk_gate_ml/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstatus_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstatus_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstatus_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstatus_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mepc_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mepc_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mepc_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mepc_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mie_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mie_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mie_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mie_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mscratch_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mscratch_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mscratch_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mscratch_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mcause_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mcause_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mcause_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mcause_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mtval_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mtval_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mtval_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mtval_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mtvec_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mtvec_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mtvec_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mtvec_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_dcsr_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_dcsr_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_dcsr_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_dcsr_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_depc_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_depc_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_depc_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_depc_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_dscratch0_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_dscratch0_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_dscratch0_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_dscratch0_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_dscratch1_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_dscratch1_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_dscratch1_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_dscratch1_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstack_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstack_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstack_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstack_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstack_epc_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstack_epc_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstack_epc_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstack_epc_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstack_cause_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstack_cause_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstack_cause_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_mstack_cause_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/mcycle_counter_i/clk_gate_counter_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/mcycle_counter_i/clk_gate_counter_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/mcycle_counter_i/clk_gate_counter_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/mcycle_counter_i/clk_gate_counter_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/mcycle_counter_i/clk_gate_counter_q_reg_0/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/mcycle_counter_i/clk_gate_counter_q_reg_0/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/mcycle_counter_i/clk_gate_counter_q_reg_0/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/mcycle_counter_i/clk_gate_counter_q_reg_0/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/mcycle_counter_i/clk_gate_ml/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/mcycle_counter_i/clk_gate_ml/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/mcycle_counter_i/clk_gate_ml/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/mcycle_counter_i/clk_gate_ml/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/minstret_counter_i/clk_gate_counter_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/minstret_counter_i/clk_gate_counter_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/minstret_counter_i/clk_gate_counter_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/minstret_counter_i/clk_gate_counter_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/minstret_counter_i/clk_gate_counter_q_reg_0/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/minstret_counter_i/clk_gate_counter_q_reg_0/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/minstret_counter_i/clk_gate_counter_q_reg_0/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/minstret_counter_i/clk_gate_counter_q_reg_0/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/minstret_counter_i/clk_gate_ml/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/minstret_counter_i/clk_gate_ml/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/minstret_counter_i/clk_gate_ml/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/minstret_counter_i/clk_gate_ml/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/clk_gate_rdata_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {u_ibex_core/cs_registers_i/u_cpuctrlsts_part_csr/clk_gate_rdata_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_28__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_28__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_28__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_28__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_29__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_29__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_29__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_29__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_24__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_24__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_24__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_24__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_25__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_25__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_25__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_25__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_0/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_0/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_0/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_0/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_20__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_20__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_20__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_20__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_21__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_21__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_21__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_21__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_1/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_1/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_1/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_1/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_16__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_16__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_16__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_16__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_17__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_17__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_17__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_17__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_2/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_2/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_2/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_2/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_12__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_12__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_12__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_12__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_13__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_13__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_13__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_13__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_3/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_3/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_3/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_3/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_8__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_8__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_8__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_8__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_9__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_9__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_9__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_9__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_4/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_4/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_4/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_4/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_4__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_4__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_4__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_4__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_5__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_5__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_5__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_5__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_5/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_5/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_5/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_5/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_6/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_6/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_6/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_6/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_26__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_26__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_26__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_26__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_27__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_27__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_27__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_27__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_7/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_7/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_7/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_7/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_22__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_22__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_22__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_22__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_23__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_23__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_23__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_23__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_8/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_8/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_8/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_8/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_18__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_18__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_18__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_18__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_19__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_19__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_19__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_19__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_9/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_9/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_9/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_9/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_14__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_14__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_14__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_14__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_15__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_15__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_15__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_15__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_10/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_10/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_10/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_10/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_10__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_10__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_10__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_10__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_11__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_11__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_11__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_11__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_11/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_11/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_11/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_11/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_6__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_6__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_6__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_6__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_7__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_7__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_7__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_7__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_12/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_12/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_12/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_12/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_30__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_30__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_30__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_30__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_13/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_13/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_13/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_13/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_1__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_1__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_1__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_1__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_3__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_3__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_3__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_3__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_14/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_14/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_14/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_14/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_2__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_2__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_2__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_2__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_15/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_15/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_15/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_15/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_31__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_31__rf_reg_q_reg/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_31__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_g_rf_flops_31__rf_reg_q_reg/main_gate/B}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_16/main_gate/A}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_16/main_gate/A}]
set_clock_gating_check -rise -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_16/main_gate/B}]
set_clock_gating_check -fall -setup 0.5  -hold 0  [get_pins {gen_regfile_ff_register_file_i/clk_gate_ml_16/main_gate/B}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {clk_i}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {clk_i}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {clk_i}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {clk_i}]
set_max_capacitance 0.005  [get_ports {clk_i}]
set_max_fanout 4  [get_ports {clk_i}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {rst_ni}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {rst_ni}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {rst_ni}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {rst_ni}]
set_max_capacitance 0.005  [get_ports {rst_ni}]
set_max_fanout 4  [get_ports {rst_ni}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {test_en_i}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {test_en_i}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {test_en_i}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {test_en_i}]
set_max_capacitance 0.005  [get_ports {test_en_i}]
set_max_fanout 4  [get_ports {test_en_i}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {ram_cfg_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {ram_cfg_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {ram_cfg_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {ram_cfg_i[9]}]
set_max_capacitance 0.005  [get_ports {ram_cfg_i[9]}]
set_max_fanout 4  [get_ports {ram_cfg_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {ram_cfg_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {ram_cfg_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {ram_cfg_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {ram_cfg_i[8]}]
set_max_capacitance 0.005  [get_ports {ram_cfg_i[8]}]
set_max_fanout 4  [get_ports {ram_cfg_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {ram_cfg_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {ram_cfg_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {ram_cfg_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {ram_cfg_i[7]}]
set_max_capacitance 0.005  [get_ports {ram_cfg_i[7]}]
set_max_fanout 4  [get_ports {ram_cfg_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {ram_cfg_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {ram_cfg_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {ram_cfg_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {ram_cfg_i[6]}]
set_max_capacitance 0.005  [get_ports {ram_cfg_i[6]}]
set_max_fanout 4  [get_ports {ram_cfg_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {ram_cfg_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {ram_cfg_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {ram_cfg_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {ram_cfg_i[5]}]
set_max_capacitance 0.005  [get_ports {ram_cfg_i[5]}]
set_max_fanout 4  [get_ports {ram_cfg_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {ram_cfg_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {ram_cfg_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {ram_cfg_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {ram_cfg_i[4]}]
set_max_capacitance 0.005  [get_ports {ram_cfg_i[4]}]
set_max_fanout 4  [get_ports {ram_cfg_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {ram_cfg_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {ram_cfg_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {ram_cfg_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {ram_cfg_i[3]}]
set_max_capacitance 0.005  [get_ports {ram_cfg_i[3]}]
set_max_fanout 4  [get_ports {ram_cfg_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {ram_cfg_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {ram_cfg_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {ram_cfg_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {ram_cfg_i[2]}]
set_max_capacitance 0.005  [get_ports {ram_cfg_i[2]}]
set_max_fanout 4  [get_ports {ram_cfg_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {ram_cfg_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {ram_cfg_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {ram_cfg_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {ram_cfg_i[1]}]
set_max_capacitance 0.005  [get_ports {ram_cfg_i[1]}]
set_max_fanout 4  [get_ports {ram_cfg_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {ram_cfg_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {ram_cfg_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {ram_cfg_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {ram_cfg_i[0]}]
set_max_capacitance 0.005  [get_ports {ram_cfg_i[0]}]
set_max_fanout 4  [get_ports {ram_cfg_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[31]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[31]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[31]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[31]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[31]}]
set_max_fanout 4  [get_ports {hart_id_i[31]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[30]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[30]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[30]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[30]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[30]}]
set_max_fanout 4  [get_ports {hart_id_i[30]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[29]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[29]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[29]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[29]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[29]}]
set_max_fanout 4  [get_ports {hart_id_i[29]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[28]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[28]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[28]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[28]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[28]}]
set_max_fanout 4  [get_ports {hart_id_i[28]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[27]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[27]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[27]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[27]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[27]}]
set_max_fanout 4  [get_ports {hart_id_i[27]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[26]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[26]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[26]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[26]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[26]}]
set_max_fanout 4  [get_ports {hart_id_i[26]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[25]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[25]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[25]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[25]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[25]}]
set_max_fanout 4  [get_ports {hart_id_i[25]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[24]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[24]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[24]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[24]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[24]}]
set_max_fanout 4  [get_ports {hart_id_i[24]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[23]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[23]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[23]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[23]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[23]}]
set_max_fanout 4  [get_ports {hart_id_i[23]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[22]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[22]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[22]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[22]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[22]}]
set_max_fanout 4  [get_ports {hart_id_i[22]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[21]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[21]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[21]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[21]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[21]}]
set_max_fanout 4  [get_ports {hart_id_i[21]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[20]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[20]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[20]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[20]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[20]}]
set_max_fanout 4  [get_ports {hart_id_i[20]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[19]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[19]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[19]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[19]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[19]}]
set_max_fanout 4  [get_ports {hart_id_i[19]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[18]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[18]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[18]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[18]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[18]}]
set_max_fanout 4  [get_ports {hart_id_i[18]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[17]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[17]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[17]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[17]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[17]}]
set_max_fanout 4  [get_ports {hart_id_i[17]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[16]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[16]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[16]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[16]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[16]}]
set_max_fanout 4  [get_ports {hart_id_i[16]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[15]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[15]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[15]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[15]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[15]}]
set_max_fanout 4  [get_ports {hart_id_i[15]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[14]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[14]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[14]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[14]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[14]}]
set_max_fanout 4  [get_ports {hart_id_i[14]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[13]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[13]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[13]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[13]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[13]}]
set_max_fanout 4  [get_ports {hart_id_i[13]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[12]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[12]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[12]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[12]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[12]}]
set_max_fanout 4  [get_ports {hart_id_i[12]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[11]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[11]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[11]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[11]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[11]}]
set_max_fanout 4  [get_ports {hart_id_i[11]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[10]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[10]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[10]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[10]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[10]}]
set_max_fanout 4  [get_ports {hart_id_i[10]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[9]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[9]}]
set_max_fanout 4  [get_ports {hart_id_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[8]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[8]}]
set_max_fanout 4  [get_ports {hart_id_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[7]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[7]}]
set_max_fanout 4  [get_ports {hart_id_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[6]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[6]}]
set_max_fanout 4  [get_ports {hart_id_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[5]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[5]}]
set_max_fanout 4  [get_ports {hart_id_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[4]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[4]}]
set_max_fanout 4  [get_ports {hart_id_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[3]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[3]}]
set_max_fanout 4  [get_ports {hart_id_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[2]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[2]}]
set_max_fanout 4  [get_ports {hart_id_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[1]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[1]}]
set_max_fanout 4  [get_ports {hart_id_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {hart_id_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {hart_id_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {hart_id_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {hart_id_i[0]}]
set_max_capacitance 0.005  [get_ports {hart_id_i[0]}]
set_max_fanout 4  [get_ports {hart_id_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[31]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[31]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[31]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[31]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[31]}]
set_max_fanout 4  [get_ports {boot_addr_i[31]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[30]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[30]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[30]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[30]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[30]}]
set_max_fanout 4  [get_ports {boot_addr_i[30]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[29]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[29]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[29]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[29]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[29]}]
set_max_fanout 4  [get_ports {boot_addr_i[29]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[28]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[28]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[28]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[28]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[28]}]
set_max_fanout 4  [get_ports {boot_addr_i[28]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[27]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[27]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[27]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[27]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[27]}]
set_max_fanout 4  [get_ports {boot_addr_i[27]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[26]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[26]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[26]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[26]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[26]}]
set_max_fanout 4  [get_ports {boot_addr_i[26]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[25]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[25]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[25]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[25]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[25]}]
set_max_fanout 4  [get_ports {boot_addr_i[25]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[24]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[24]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[24]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[24]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[24]}]
set_max_fanout 4  [get_ports {boot_addr_i[24]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[23]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[23]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[23]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[23]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[23]}]
set_max_fanout 4  [get_ports {boot_addr_i[23]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[22]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[22]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[22]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[22]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[22]}]
set_max_fanout 4  [get_ports {boot_addr_i[22]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[21]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[21]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[21]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[21]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[21]}]
set_max_fanout 4  [get_ports {boot_addr_i[21]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[20]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[20]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[20]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[20]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[20]}]
set_max_fanout 4  [get_ports {boot_addr_i[20]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[19]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[19]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[19]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[19]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[19]}]
set_max_fanout 4  [get_ports {boot_addr_i[19]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[18]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[18]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[18]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[18]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[18]}]
set_max_fanout 4  [get_ports {boot_addr_i[18]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[17]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[17]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[17]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[17]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[17]}]
set_max_fanout 4  [get_ports {boot_addr_i[17]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[16]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[16]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[16]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[16]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[16]}]
set_max_fanout 4  [get_ports {boot_addr_i[16]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[15]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[15]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[15]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[15]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[15]}]
set_max_fanout 4  [get_ports {boot_addr_i[15]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[14]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[14]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[14]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[14]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[14]}]
set_max_fanout 4  [get_ports {boot_addr_i[14]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[13]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[13]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[13]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[13]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[13]}]
set_max_fanout 4  [get_ports {boot_addr_i[13]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[12]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[12]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[12]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[12]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[12]}]
set_max_fanout 4  [get_ports {boot_addr_i[12]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[11]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[11]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[11]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[11]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[11]}]
set_max_fanout 4  [get_ports {boot_addr_i[11]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[10]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[10]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[10]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[10]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[10]}]
set_max_fanout 4  [get_ports {boot_addr_i[10]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[9]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[9]}]
set_max_fanout 4  [get_ports {boot_addr_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[8]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[8]}]
set_max_fanout 4  [get_ports {boot_addr_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[7]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[7]}]
set_max_fanout 4  [get_ports {boot_addr_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[6]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[6]}]
set_max_fanout 4  [get_ports {boot_addr_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[5]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[5]}]
set_max_fanout 4  [get_ports {boot_addr_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[4]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[4]}]
set_max_fanout 4  [get_ports {boot_addr_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[3]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[3]}]
set_max_fanout 4  [get_ports {boot_addr_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[2]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[2]}]
set_max_fanout 4  [get_ports {boot_addr_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[1]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[1]}]
set_max_fanout 4  [get_ports {boot_addr_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {boot_addr_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {boot_addr_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {boot_addr_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {boot_addr_i[0]}]
set_max_capacitance 0.005  [get_ports {boot_addr_i[0]}]
set_max_fanout 4  [get_ports {boot_addr_i[0]}]
set_load -pin_load -max  0.005  [get_ports {instr_req_o}]
set_load -pin_load -min  0.005  [get_ports {instr_req_o}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_gnt_i}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_gnt_i}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_gnt_i}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_gnt_i}]
set_max_capacitance 0.005  [get_ports {instr_gnt_i}]
set_max_fanout 4  [get_ports {instr_gnt_i}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rvalid_i}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rvalid_i}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rvalid_i}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rvalid_i}]
set_max_capacitance 0.005  [get_ports {instr_rvalid_i}]
set_max_fanout 4  [get_ports {instr_rvalid_i}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[31]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[31]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[30]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[30]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[29]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[29]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[28]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[28]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[27]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[27]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[26]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[26]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[25]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[25]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[24]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[24]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[23]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[23]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[22]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[22]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[21]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[21]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[20]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[20]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[19]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[19]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[18]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[18]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[17]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[17]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[16]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[16]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[15]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[15]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[14]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[14]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[13]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[13]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[12]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[12]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[11]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[11]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[10]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[10]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[9]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[9]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[8]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[8]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[7]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[7]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[6]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[6]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[5]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[5]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[4]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[4]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[3]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[3]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[2]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[2]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[1]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[1]}]
set_load -pin_load -max  0.005  [get_ports {instr_addr_o[0]}]
set_load -pin_load -min  0.005  [get_ports {instr_addr_o[0]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[31]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[31]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[31]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[31]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[31]}]
set_max_fanout 4  [get_ports {instr_rdata_i[31]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[30]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[30]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[30]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[30]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[30]}]
set_max_fanout 4  [get_ports {instr_rdata_i[30]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[29]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[29]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[29]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[29]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[29]}]
set_max_fanout 4  [get_ports {instr_rdata_i[29]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[28]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[28]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[28]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[28]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[28]}]
set_max_fanout 4  [get_ports {instr_rdata_i[28]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[27]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[27]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[27]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[27]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[27]}]
set_max_fanout 4  [get_ports {instr_rdata_i[27]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[26]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[26]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[26]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[26]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[26]}]
set_max_fanout 4  [get_ports {instr_rdata_i[26]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[25]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[25]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[25]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[25]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[25]}]
set_max_fanout 4  [get_ports {instr_rdata_i[25]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[24]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[24]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[24]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[24]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[24]}]
set_max_fanout 4  [get_ports {instr_rdata_i[24]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[23]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[23]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[23]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[23]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[23]}]
set_max_fanout 4  [get_ports {instr_rdata_i[23]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[22]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[22]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[22]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[22]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[22]}]
set_max_fanout 4  [get_ports {instr_rdata_i[22]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[21]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[21]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[21]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[21]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[21]}]
set_max_fanout 4  [get_ports {instr_rdata_i[21]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[20]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[20]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[20]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[20]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[20]}]
set_max_fanout 4  [get_ports {instr_rdata_i[20]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[19]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[19]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[19]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[19]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[19]}]
set_max_fanout 4  [get_ports {instr_rdata_i[19]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[18]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[18]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[18]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[18]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[18]}]
set_max_fanout 4  [get_ports {instr_rdata_i[18]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[17]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[17]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[17]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[17]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[17]}]
set_max_fanout 4  [get_ports {instr_rdata_i[17]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[16]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[16]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[16]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[16]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[16]}]
set_max_fanout 4  [get_ports {instr_rdata_i[16]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[15]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[15]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[15]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[15]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[15]}]
set_max_fanout 4  [get_ports {instr_rdata_i[15]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[14]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[14]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[14]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[14]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[14]}]
set_max_fanout 4  [get_ports {instr_rdata_i[14]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[13]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[13]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[13]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[13]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[13]}]
set_max_fanout 4  [get_ports {instr_rdata_i[13]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[12]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[12]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[12]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[12]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[12]}]
set_max_fanout 4  [get_ports {instr_rdata_i[12]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[11]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[11]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[11]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[11]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[11]}]
set_max_fanout 4  [get_ports {instr_rdata_i[11]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[10]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[10]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[10]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[10]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[10]}]
set_max_fanout 4  [get_ports {instr_rdata_i[10]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[9]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[9]}]
set_max_fanout 4  [get_ports {instr_rdata_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[8]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[8]}]
set_max_fanout 4  [get_ports {instr_rdata_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[7]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[7]}]
set_max_fanout 4  [get_ports {instr_rdata_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[6]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[6]}]
set_max_fanout 4  [get_ports {instr_rdata_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[5]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[5]}]
set_max_fanout 4  [get_ports {instr_rdata_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[4]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[4]}]
set_max_fanout 4  [get_ports {instr_rdata_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[3]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[3]}]
set_max_fanout 4  [get_ports {instr_rdata_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[2]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[2]}]
set_max_fanout 4  [get_ports {instr_rdata_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[1]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[1]}]
set_max_fanout 4  [get_ports {instr_rdata_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_i[0]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_i[0]}]
set_max_fanout 4  [get_ports {instr_rdata_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_intg_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_intg_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_intg_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_intg_i[6]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_intg_i[6]}]
set_max_fanout 4  [get_ports {instr_rdata_intg_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_intg_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_intg_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_intg_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_intg_i[5]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_intg_i[5]}]
set_max_fanout 4  [get_ports {instr_rdata_intg_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_intg_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_intg_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_intg_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_intg_i[4]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_intg_i[4]}]
set_max_fanout 4  [get_ports {instr_rdata_intg_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_intg_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_intg_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_intg_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_intg_i[3]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_intg_i[3]}]
set_max_fanout 4  [get_ports {instr_rdata_intg_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_intg_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_intg_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_intg_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_intg_i[2]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_intg_i[2]}]
set_max_fanout 4  [get_ports {instr_rdata_intg_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_intg_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_intg_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_intg_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_intg_i[1]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_intg_i[1]}]
set_max_fanout 4  [get_ports {instr_rdata_intg_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_rdata_intg_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_rdata_intg_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_rdata_intg_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_rdata_intg_i[0]}]
set_max_capacitance 0.005  [get_ports {instr_rdata_intg_i[0]}]
set_max_fanout 4  [get_ports {instr_rdata_intg_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {instr_err_i}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {instr_err_i}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {instr_err_i}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {instr_err_i}]
set_max_capacitance 0.005  [get_ports {instr_err_i}]
set_max_fanout 4  [get_ports {instr_err_i}]
set_load -pin_load -max  0.005  [get_ports {data_req_o}]
set_load -pin_load -min  0.005  [get_ports {data_req_o}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_gnt_i}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_gnt_i}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_gnt_i}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_gnt_i}]
set_max_capacitance 0.005  [get_ports {data_gnt_i}]
set_max_fanout 4  [get_ports {data_gnt_i}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rvalid_i}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rvalid_i}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rvalid_i}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rvalid_i}]
set_max_capacitance 0.005  [get_ports {data_rvalid_i}]
set_max_fanout 4  [get_ports {data_rvalid_i}]
set_load -pin_load -max  0.005  [get_ports {data_we_o}]
set_load -pin_load -min  0.005  [get_ports {data_we_o}]
set_load -pin_load -max  0.005  [get_ports {data_be_o[3]}]
set_load -pin_load -min  0.005  [get_ports {data_be_o[3]}]
set_load -pin_load -max  0.005  [get_ports {data_be_o[2]}]
set_load -pin_load -min  0.005  [get_ports {data_be_o[2]}]
set_load -pin_load -max  0.005  [get_ports {data_be_o[1]}]
set_load -pin_load -min  0.005  [get_ports {data_be_o[1]}]
set_load -pin_load -max  0.005  [get_ports {data_be_o[0]}]
set_load -pin_load -min  0.005  [get_ports {data_be_o[0]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[31]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[31]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[30]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[30]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[29]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[29]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[28]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[28]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[27]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[27]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[26]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[26]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[25]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[25]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[24]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[24]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[23]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[23]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[22]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[22]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[21]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[21]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[20]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[20]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[19]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[19]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[18]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[18]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[17]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[17]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[16]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[16]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[15]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[15]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[14]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[14]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[13]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[13]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[12]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[12]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[11]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[11]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[10]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[10]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[9]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[9]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[8]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[8]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[7]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[7]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[6]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[6]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[5]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[5]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[4]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[4]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[3]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[3]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[2]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[2]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[1]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[1]}]
set_load -pin_load -max  0.005  [get_ports {data_addr_o[0]}]
set_load -pin_load -min  0.005  [get_ports {data_addr_o[0]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[31]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[31]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[30]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[30]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[29]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[29]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[28]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[28]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[27]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[27]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[26]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[26]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[25]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[25]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[24]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[24]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[23]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[23]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[22]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[22]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[21]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[21]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[20]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[20]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[19]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[19]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[18]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[18]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[17]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[17]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[16]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[16]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[15]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[15]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[14]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[14]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[13]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[13]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[12]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[12]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[11]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[11]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[10]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[10]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[9]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[9]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[8]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[8]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[7]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[7]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[6]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[6]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[5]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[5]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[4]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[4]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[3]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[3]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[2]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[2]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[1]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[1]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_o[0]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_o[0]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_intg_o[6]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_intg_o[6]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_intg_o[5]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_intg_o[5]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_intg_o[4]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_intg_o[4]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_intg_o[3]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_intg_o[3]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_intg_o[2]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_intg_o[2]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_intg_o[1]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_intg_o[1]}]
set_load -pin_load -max  0.005  [get_ports {data_wdata_intg_o[0]}]
set_load -pin_load -min  0.005  [get_ports {data_wdata_intg_o[0]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[31]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[31]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[31]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[31]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[31]}]
set_max_fanout 4  [get_ports {data_rdata_i[31]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[30]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[30]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[30]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[30]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[30]}]
set_max_fanout 4  [get_ports {data_rdata_i[30]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[29]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[29]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[29]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[29]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[29]}]
set_max_fanout 4  [get_ports {data_rdata_i[29]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[28]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[28]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[28]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[28]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[28]}]
set_max_fanout 4  [get_ports {data_rdata_i[28]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[27]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[27]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[27]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[27]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[27]}]
set_max_fanout 4  [get_ports {data_rdata_i[27]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[26]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[26]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[26]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[26]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[26]}]
set_max_fanout 4  [get_ports {data_rdata_i[26]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[25]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[25]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[25]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[25]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[25]}]
set_max_fanout 4  [get_ports {data_rdata_i[25]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[24]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[24]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[24]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[24]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[24]}]
set_max_fanout 4  [get_ports {data_rdata_i[24]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[23]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[23]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[23]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[23]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[23]}]
set_max_fanout 4  [get_ports {data_rdata_i[23]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[22]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[22]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[22]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[22]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[22]}]
set_max_fanout 4  [get_ports {data_rdata_i[22]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[21]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[21]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[21]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[21]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[21]}]
set_max_fanout 4  [get_ports {data_rdata_i[21]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[20]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[20]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[20]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[20]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[20]}]
set_max_fanout 4  [get_ports {data_rdata_i[20]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[19]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[19]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[19]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[19]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[19]}]
set_max_fanout 4  [get_ports {data_rdata_i[19]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[18]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[18]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[18]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[18]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[18]}]
set_max_fanout 4  [get_ports {data_rdata_i[18]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[17]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[17]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[17]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[17]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[17]}]
set_max_fanout 4  [get_ports {data_rdata_i[17]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[16]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[16]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[16]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[16]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[16]}]
set_max_fanout 4  [get_ports {data_rdata_i[16]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[15]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[15]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[15]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[15]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[15]}]
set_max_fanout 4  [get_ports {data_rdata_i[15]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[14]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[14]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[14]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[14]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[14]}]
set_max_fanout 4  [get_ports {data_rdata_i[14]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[13]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[13]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[13]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[13]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[13]}]
set_max_fanout 4  [get_ports {data_rdata_i[13]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[12]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[12]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[12]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[12]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[12]}]
set_max_fanout 4  [get_ports {data_rdata_i[12]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[11]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[11]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[11]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[11]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[11]}]
set_max_fanout 4  [get_ports {data_rdata_i[11]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[10]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[10]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[10]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[10]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[10]}]
set_max_fanout 4  [get_ports {data_rdata_i[10]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[9]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[9]}]
set_max_fanout 4  [get_ports {data_rdata_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[8]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[8]}]
set_max_fanout 4  [get_ports {data_rdata_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[7]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[7]}]
set_max_fanout 4  [get_ports {data_rdata_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[6]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[6]}]
set_max_fanout 4  [get_ports {data_rdata_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[5]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[5]}]
set_max_fanout 4  [get_ports {data_rdata_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[4]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[4]}]
set_max_fanout 4  [get_ports {data_rdata_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[3]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[3]}]
set_max_fanout 4  [get_ports {data_rdata_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[2]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[2]}]
set_max_fanout 4  [get_ports {data_rdata_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[1]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[1]}]
set_max_fanout 4  [get_ports {data_rdata_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_i[0]}]
set_max_capacitance 0.005  [get_ports {data_rdata_i[0]}]
set_max_fanout 4  [get_ports {data_rdata_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_intg_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_intg_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_intg_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_intg_i[6]}]
set_max_capacitance 0.005  [get_ports {data_rdata_intg_i[6]}]
set_max_fanout 4  [get_ports {data_rdata_intg_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_intg_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_intg_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_intg_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_intg_i[5]}]
set_max_capacitance 0.005  [get_ports {data_rdata_intg_i[5]}]
set_max_fanout 4  [get_ports {data_rdata_intg_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_intg_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_intg_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_intg_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_intg_i[4]}]
set_max_capacitance 0.005  [get_ports {data_rdata_intg_i[4]}]
set_max_fanout 4  [get_ports {data_rdata_intg_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_intg_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_intg_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_intg_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_intg_i[3]}]
set_max_capacitance 0.005  [get_ports {data_rdata_intg_i[3]}]
set_max_fanout 4  [get_ports {data_rdata_intg_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_intg_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_intg_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_intg_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_intg_i[2]}]
set_max_capacitance 0.005  [get_ports {data_rdata_intg_i[2]}]
set_max_fanout 4  [get_ports {data_rdata_intg_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_intg_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_intg_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_intg_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_intg_i[1]}]
set_max_capacitance 0.005  [get_ports {data_rdata_intg_i[1]}]
set_max_fanout 4  [get_ports {data_rdata_intg_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_rdata_intg_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_rdata_intg_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_rdata_intg_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_rdata_intg_i[0]}]
set_max_capacitance 0.005  [get_ports {data_rdata_intg_i[0]}]
set_max_fanout 4  [get_ports {data_rdata_intg_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {data_err_i}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {data_err_i}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {data_err_i}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {data_err_i}]
set_max_capacitance 0.005  [get_ports {data_err_i}]
set_max_fanout 4  [get_ports {data_err_i}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_software_i}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_software_i}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_software_i}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_software_i}]
set_max_capacitance 0.005  [get_ports {irq_software_i}]
set_max_fanout 4  [get_ports {irq_software_i}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_timer_i}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_timer_i}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_timer_i}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_timer_i}]
set_max_capacitance 0.005  [get_ports {irq_timer_i}]
set_max_fanout 4  [get_ports {irq_timer_i}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_external_i}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_external_i}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_external_i}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_external_i}]
set_max_capacitance 0.005  [get_ports {irq_external_i}]
set_max_fanout 4  [get_ports {irq_external_i}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[14]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[14]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[14]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[14]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[14]}]
set_max_fanout 4  [get_ports {irq_fast_i[14]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[13]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[13]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[13]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[13]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[13]}]
set_max_fanout 4  [get_ports {irq_fast_i[13]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[12]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[12]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[12]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[12]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[12]}]
set_max_fanout 4  [get_ports {irq_fast_i[12]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[11]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[11]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[11]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[11]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[11]}]
set_max_fanout 4  [get_ports {irq_fast_i[11]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[10]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[10]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[10]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[10]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[10]}]
set_max_fanout 4  [get_ports {irq_fast_i[10]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[9]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[9]}]
set_max_fanout 4  [get_ports {irq_fast_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[8]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[8]}]
set_max_fanout 4  [get_ports {irq_fast_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[7]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[7]}]
set_max_fanout 4  [get_ports {irq_fast_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[6]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[6]}]
set_max_fanout 4  [get_ports {irq_fast_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[5]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[5]}]
set_max_fanout 4  [get_ports {irq_fast_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[4]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[4]}]
set_max_fanout 4  [get_ports {irq_fast_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[3]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[3]}]
set_max_fanout 4  [get_ports {irq_fast_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[2]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[2]}]
set_max_fanout 4  [get_ports {irq_fast_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[1]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[1]}]
set_max_fanout 4  [get_ports {irq_fast_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_fast_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_fast_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_fast_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_fast_i[0]}]
set_max_capacitance 0.005  [get_ports {irq_fast_i[0]}]
set_max_fanout 4  [get_ports {irq_fast_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {irq_nm_i}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {irq_nm_i}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {irq_nm_i}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {irq_nm_i}]
set_max_capacitance 0.005  [get_ports {irq_nm_i}]
set_max_fanout 4  [get_ports {irq_nm_i}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_valid_i}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_valid_i}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_valid_i}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_valid_i}]
set_max_capacitance 0.005  [get_ports {scramble_key_valid_i}]
set_max_fanout 4  [get_ports {scramble_key_valid_i}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[127]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[127]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[127]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[127]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[127]}]
set_max_fanout 4  [get_ports {scramble_key_i[127]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[126]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[126]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[126]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[126]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[126]}]
set_max_fanout 4  [get_ports {scramble_key_i[126]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[125]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[125]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[125]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[125]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[125]}]
set_max_fanout 4  [get_ports {scramble_key_i[125]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[124]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[124]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[124]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[124]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[124]}]
set_max_fanout 4  [get_ports {scramble_key_i[124]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[123]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[123]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[123]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[123]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[123]}]
set_max_fanout 4  [get_ports {scramble_key_i[123]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[122]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[122]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[122]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[122]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[122]}]
set_max_fanout 4  [get_ports {scramble_key_i[122]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[121]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[121]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[121]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[121]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[121]}]
set_max_fanout 4  [get_ports {scramble_key_i[121]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[120]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[120]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[120]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[120]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[120]}]
set_max_fanout 4  [get_ports {scramble_key_i[120]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[119]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[119]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[119]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[119]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[119]}]
set_max_fanout 4  [get_ports {scramble_key_i[119]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[118]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[118]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[118]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[118]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[118]}]
set_max_fanout 4  [get_ports {scramble_key_i[118]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[117]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[117]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[117]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[117]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[117]}]
set_max_fanout 4  [get_ports {scramble_key_i[117]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[116]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[116]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[116]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[116]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[116]}]
set_max_fanout 4  [get_ports {scramble_key_i[116]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[115]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[115]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[115]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[115]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[115]}]
set_max_fanout 4  [get_ports {scramble_key_i[115]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[114]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[114]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[114]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[114]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[114]}]
set_max_fanout 4  [get_ports {scramble_key_i[114]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[113]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[113]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[113]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[113]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[113]}]
set_max_fanout 4  [get_ports {scramble_key_i[113]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[112]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[112]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[112]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[112]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[112]}]
set_max_fanout 4  [get_ports {scramble_key_i[112]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[111]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[111]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[111]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[111]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[111]}]
set_max_fanout 4  [get_ports {scramble_key_i[111]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[110]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[110]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[110]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[110]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[110]}]
set_max_fanout 4  [get_ports {scramble_key_i[110]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[109]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[109]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[109]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[109]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[109]}]
set_max_fanout 4  [get_ports {scramble_key_i[109]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[108]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[108]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[108]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[108]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[108]}]
set_max_fanout 4  [get_ports {scramble_key_i[108]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[107]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[107]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[107]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[107]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[107]}]
set_max_fanout 4  [get_ports {scramble_key_i[107]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[106]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[106]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[106]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[106]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[106]}]
set_max_fanout 4  [get_ports {scramble_key_i[106]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[105]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[105]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[105]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[105]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[105]}]
set_max_fanout 4  [get_ports {scramble_key_i[105]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[104]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[104]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[104]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[104]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[104]}]
set_max_fanout 4  [get_ports {scramble_key_i[104]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[103]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[103]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[103]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[103]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[103]}]
set_max_fanout 4  [get_ports {scramble_key_i[103]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[102]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[102]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[102]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[102]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[102]}]
set_max_fanout 4  [get_ports {scramble_key_i[102]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[101]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[101]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[101]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[101]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[101]}]
set_max_fanout 4  [get_ports {scramble_key_i[101]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[100]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[100]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[100]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[100]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[100]}]
set_max_fanout 4  [get_ports {scramble_key_i[100]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[99]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[99]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[99]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[99]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[99]}]
set_max_fanout 4  [get_ports {scramble_key_i[99]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[98]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[98]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[98]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[98]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[98]}]
set_max_fanout 4  [get_ports {scramble_key_i[98]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[97]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[97]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[97]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[97]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[97]}]
set_max_fanout 4  [get_ports {scramble_key_i[97]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[96]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[96]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[96]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[96]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[96]}]
set_max_fanout 4  [get_ports {scramble_key_i[96]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[95]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[95]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[95]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[95]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[95]}]
set_max_fanout 4  [get_ports {scramble_key_i[95]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[94]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[94]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[94]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[94]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[94]}]
set_max_fanout 4  [get_ports {scramble_key_i[94]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[93]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[93]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[93]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[93]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[93]}]
set_max_fanout 4  [get_ports {scramble_key_i[93]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[92]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[92]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[92]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[92]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[92]}]
set_max_fanout 4  [get_ports {scramble_key_i[92]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[91]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[91]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[91]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[91]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[91]}]
set_max_fanout 4  [get_ports {scramble_key_i[91]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[90]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[90]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[90]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[90]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[90]}]
set_max_fanout 4  [get_ports {scramble_key_i[90]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[89]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[89]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[89]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[89]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[89]}]
set_max_fanout 4  [get_ports {scramble_key_i[89]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[88]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[88]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[88]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[88]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[88]}]
set_max_fanout 4  [get_ports {scramble_key_i[88]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[87]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[87]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[87]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[87]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[87]}]
set_max_fanout 4  [get_ports {scramble_key_i[87]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[86]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[86]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[86]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[86]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[86]}]
set_max_fanout 4  [get_ports {scramble_key_i[86]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[85]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[85]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[85]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[85]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[85]}]
set_max_fanout 4  [get_ports {scramble_key_i[85]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[84]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[84]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[84]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[84]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[84]}]
set_max_fanout 4  [get_ports {scramble_key_i[84]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[83]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[83]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[83]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[83]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[83]}]
set_max_fanout 4  [get_ports {scramble_key_i[83]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[82]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[82]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[82]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[82]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[82]}]
set_max_fanout 4  [get_ports {scramble_key_i[82]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[81]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[81]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[81]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[81]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[81]}]
set_max_fanout 4  [get_ports {scramble_key_i[81]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[80]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[80]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[80]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[80]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[80]}]
set_max_fanout 4  [get_ports {scramble_key_i[80]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[79]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[79]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[79]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[79]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[79]}]
set_max_fanout 4  [get_ports {scramble_key_i[79]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[78]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[78]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[78]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[78]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[78]}]
set_max_fanout 4  [get_ports {scramble_key_i[78]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[77]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[77]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[77]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[77]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[77]}]
set_max_fanout 4  [get_ports {scramble_key_i[77]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[76]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[76]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[76]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[76]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[76]}]
set_max_fanout 4  [get_ports {scramble_key_i[76]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[75]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[75]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[75]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[75]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[75]}]
set_max_fanout 4  [get_ports {scramble_key_i[75]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[74]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[74]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[74]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[74]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[74]}]
set_max_fanout 4  [get_ports {scramble_key_i[74]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[73]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[73]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[73]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[73]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[73]}]
set_max_fanout 4  [get_ports {scramble_key_i[73]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[72]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[72]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[72]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[72]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[72]}]
set_max_fanout 4  [get_ports {scramble_key_i[72]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[71]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[71]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[71]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[71]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[71]}]
set_max_fanout 4  [get_ports {scramble_key_i[71]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[70]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[70]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[70]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[70]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[70]}]
set_max_fanout 4  [get_ports {scramble_key_i[70]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[69]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[69]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[69]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[69]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[69]}]
set_max_fanout 4  [get_ports {scramble_key_i[69]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[68]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[68]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[68]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[68]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[68]}]
set_max_fanout 4  [get_ports {scramble_key_i[68]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[67]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[67]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[67]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[67]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[67]}]
set_max_fanout 4  [get_ports {scramble_key_i[67]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[66]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[66]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[66]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[66]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[66]}]
set_max_fanout 4  [get_ports {scramble_key_i[66]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[65]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[65]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[65]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[65]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[65]}]
set_max_fanout 4  [get_ports {scramble_key_i[65]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[64]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[64]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[64]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[64]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[64]}]
set_max_fanout 4  [get_ports {scramble_key_i[64]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[63]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[63]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[63]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[63]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[63]}]
set_max_fanout 4  [get_ports {scramble_key_i[63]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[62]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[62]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[62]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[62]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[62]}]
set_max_fanout 4  [get_ports {scramble_key_i[62]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[61]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[61]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[61]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[61]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[61]}]
set_max_fanout 4  [get_ports {scramble_key_i[61]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[60]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[60]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[60]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[60]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[60]}]
set_max_fanout 4  [get_ports {scramble_key_i[60]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[59]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[59]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[59]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[59]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[59]}]
set_max_fanout 4  [get_ports {scramble_key_i[59]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[58]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[58]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[58]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[58]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[58]}]
set_max_fanout 4  [get_ports {scramble_key_i[58]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[57]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[57]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[57]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[57]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[57]}]
set_max_fanout 4  [get_ports {scramble_key_i[57]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[56]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[56]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[56]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[56]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[56]}]
set_max_fanout 4  [get_ports {scramble_key_i[56]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[55]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[55]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[55]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[55]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[55]}]
set_max_fanout 4  [get_ports {scramble_key_i[55]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[54]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[54]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[54]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[54]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[54]}]
set_max_fanout 4  [get_ports {scramble_key_i[54]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[53]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[53]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[53]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[53]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[53]}]
set_max_fanout 4  [get_ports {scramble_key_i[53]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[52]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[52]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[52]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[52]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[52]}]
set_max_fanout 4  [get_ports {scramble_key_i[52]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[51]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[51]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[51]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[51]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[51]}]
set_max_fanout 4  [get_ports {scramble_key_i[51]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[50]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[50]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[50]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[50]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[50]}]
set_max_fanout 4  [get_ports {scramble_key_i[50]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[49]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[49]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[49]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[49]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[49]}]
set_max_fanout 4  [get_ports {scramble_key_i[49]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[48]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[48]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[48]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[48]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[48]}]
set_max_fanout 4  [get_ports {scramble_key_i[48]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[47]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[47]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[47]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[47]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[47]}]
set_max_fanout 4  [get_ports {scramble_key_i[47]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[46]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[46]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[46]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[46]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[46]}]
set_max_fanout 4  [get_ports {scramble_key_i[46]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[45]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[45]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[45]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[45]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[45]}]
set_max_fanout 4  [get_ports {scramble_key_i[45]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[44]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[44]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[44]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[44]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[44]}]
set_max_fanout 4  [get_ports {scramble_key_i[44]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[43]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[43]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[43]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[43]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[43]}]
set_max_fanout 4  [get_ports {scramble_key_i[43]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[42]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[42]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[42]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[42]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[42]}]
set_max_fanout 4  [get_ports {scramble_key_i[42]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[41]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[41]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[41]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[41]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[41]}]
set_max_fanout 4  [get_ports {scramble_key_i[41]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[40]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[40]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[40]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[40]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[40]}]
set_max_fanout 4  [get_ports {scramble_key_i[40]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[39]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[39]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[39]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[39]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[39]}]
set_max_fanout 4  [get_ports {scramble_key_i[39]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[38]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[38]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[38]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[38]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[38]}]
set_max_fanout 4  [get_ports {scramble_key_i[38]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[37]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[37]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[37]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[37]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[37]}]
set_max_fanout 4  [get_ports {scramble_key_i[37]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[36]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[36]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[36]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[36]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[36]}]
set_max_fanout 4  [get_ports {scramble_key_i[36]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[35]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[35]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[35]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[35]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[35]}]
set_max_fanout 4  [get_ports {scramble_key_i[35]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[34]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[34]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[34]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[34]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[34]}]
set_max_fanout 4  [get_ports {scramble_key_i[34]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[33]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[33]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[33]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[33]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[33]}]
set_max_fanout 4  [get_ports {scramble_key_i[33]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[32]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[32]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[32]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[32]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[32]}]
set_max_fanout 4  [get_ports {scramble_key_i[32]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[31]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[31]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[31]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[31]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[31]}]
set_max_fanout 4  [get_ports {scramble_key_i[31]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[30]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[30]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[30]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[30]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[30]}]
set_max_fanout 4  [get_ports {scramble_key_i[30]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[29]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[29]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[29]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[29]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[29]}]
set_max_fanout 4  [get_ports {scramble_key_i[29]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[28]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[28]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[28]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[28]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[28]}]
set_max_fanout 4  [get_ports {scramble_key_i[28]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[27]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[27]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[27]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[27]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[27]}]
set_max_fanout 4  [get_ports {scramble_key_i[27]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[26]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[26]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[26]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[26]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[26]}]
set_max_fanout 4  [get_ports {scramble_key_i[26]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[25]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[25]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[25]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[25]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[25]}]
set_max_fanout 4  [get_ports {scramble_key_i[25]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[24]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[24]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[24]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[24]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[24]}]
set_max_fanout 4  [get_ports {scramble_key_i[24]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[23]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[23]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[23]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[23]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[23]}]
set_max_fanout 4  [get_ports {scramble_key_i[23]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[22]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[22]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[22]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[22]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[22]}]
set_max_fanout 4  [get_ports {scramble_key_i[22]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[21]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[21]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[21]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[21]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[21]}]
set_max_fanout 4  [get_ports {scramble_key_i[21]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[20]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[20]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[20]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[20]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[20]}]
set_max_fanout 4  [get_ports {scramble_key_i[20]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[19]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[19]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[19]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[19]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[19]}]
set_max_fanout 4  [get_ports {scramble_key_i[19]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[18]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[18]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[18]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[18]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[18]}]
set_max_fanout 4  [get_ports {scramble_key_i[18]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[17]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[17]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[17]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[17]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[17]}]
set_max_fanout 4  [get_ports {scramble_key_i[17]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[16]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[16]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[16]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[16]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[16]}]
set_max_fanout 4  [get_ports {scramble_key_i[16]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[15]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[15]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[15]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[15]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[15]}]
set_max_fanout 4  [get_ports {scramble_key_i[15]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[14]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[14]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[14]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[14]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[14]}]
set_max_fanout 4  [get_ports {scramble_key_i[14]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[13]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[13]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[13]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[13]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[13]}]
set_max_fanout 4  [get_ports {scramble_key_i[13]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[12]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[12]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[12]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[12]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[12]}]
set_max_fanout 4  [get_ports {scramble_key_i[12]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[11]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[11]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[11]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[11]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[11]}]
set_max_fanout 4  [get_ports {scramble_key_i[11]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[10]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[10]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[10]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[10]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[10]}]
set_max_fanout 4  [get_ports {scramble_key_i[10]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[9]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[9]}]
set_max_fanout 4  [get_ports {scramble_key_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[8]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[8]}]
set_max_fanout 4  [get_ports {scramble_key_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[7]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[7]}]
set_max_fanout 4  [get_ports {scramble_key_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[6]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[6]}]
set_max_fanout 4  [get_ports {scramble_key_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[5]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[5]}]
set_max_fanout 4  [get_ports {scramble_key_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[4]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[4]}]
set_max_fanout 4  [get_ports {scramble_key_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[3]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[3]}]
set_max_fanout 4  [get_ports {scramble_key_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[2]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[2]}]
set_max_fanout 4  [get_ports {scramble_key_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[1]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[1]}]
set_max_fanout 4  [get_ports {scramble_key_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_key_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_key_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_key_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_key_i[0]}]
set_max_capacitance 0.005  [get_ports {scramble_key_i[0]}]
set_max_fanout 4  [get_ports {scramble_key_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[63]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[63]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[63]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[63]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[63]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[63]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[62]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[62]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[62]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[62]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[62]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[62]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[61]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[61]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[61]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[61]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[61]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[61]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[60]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[60]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[60]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[60]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[60]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[60]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[59]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[59]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[59]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[59]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[59]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[59]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[58]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[58]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[58]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[58]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[58]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[58]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[57]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[57]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[57]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[57]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[57]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[57]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[56]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[56]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[56]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[56]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[56]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[56]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[55]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[55]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[55]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[55]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[55]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[55]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[54]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[54]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[54]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[54]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[54]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[54]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[53]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[53]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[53]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[53]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[53]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[53]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[52]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[52]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[52]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[52]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[52]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[52]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[51]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[51]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[51]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[51]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[51]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[51]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[50]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[50]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[50]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[50]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[50]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[50]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[49]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[49]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[49]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[49]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[49]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[49]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[48]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[48]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[48]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[48]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[48]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[48]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[47]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[47]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[47]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[47]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[47]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[47]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[46]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[46]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[46]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[46]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[46]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[46]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[45]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[45]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[45]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[45]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[45]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[45]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[44]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[44]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[44]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[44]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[44]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[44]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[43]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[43]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[43]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[43]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[43]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[43]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[42]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[42]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[42]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[42]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[42]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[42]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[41]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[41]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[41]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[41]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[41]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[41]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[40]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[40]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[40]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[40]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[40]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[40]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[39]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[39]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[39]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[39]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[39]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[39]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[38]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[38]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[38]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[38]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[38]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[38]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[37]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[37]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[37]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[37]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[37]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[37]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[36]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[36]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[36]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[36]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[36]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[36]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[35]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[35]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[35]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[35]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[35]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[35]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[34]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[34]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[34]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[34]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[34]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[34]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[33]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[33]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[33]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[33]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[33]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[33]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[32]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[32]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[32]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[32]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[32]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[32]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[31]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[31]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[31]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[31]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[31]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[31]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[30]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[30]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[30]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[30]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[30]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[30]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[29]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[29]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[29]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[29]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[29]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[29]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[28]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[28]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[28]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[28]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[28]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[28]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[27]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[27]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[27]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[27]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[27]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[27]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[26]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[26]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[26]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[26]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[26]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[26]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[25]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[25]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[25]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[25]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[25]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[25]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[24]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[24]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[24]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[24]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[24]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[24]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[23]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[23]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[23]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[23]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[23]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[23]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[22]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[22]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[22]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[22]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[22]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[22]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[21]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[21]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[21]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[21]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[21]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[21]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[20]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[20]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[20]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[20]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[20]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[20]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[19]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[19]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[19]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[19]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[19]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[19]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[18]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[18]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[18]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[18]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[18]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[18]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[17]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[17]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[17]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[17]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[17]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[17]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[16]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[16]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[16]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[16]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[16]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[16]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[15]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[15]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[15]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[15]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[15]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[15]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[14]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[14]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[14]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[14]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[14]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[14]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[13]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[13]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[13]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[13]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[13]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[13]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[12]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[12]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[12]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[12]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[12]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[12]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[11]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[11]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[11]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[11]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[11]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[11]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[10]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[10]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[10]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[10]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[10]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[10]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[9]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[9]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[9]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[9]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[8]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[8]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[8]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[8]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[7]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[7]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[7]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[7]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[6]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[6]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[6]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[6]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[5]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[5]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[5]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[5]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[4]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[4]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[4]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[4]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[3]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[3]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[2]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[2]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[1]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[1]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scramble_nonce_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scramble_nonce_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scramble_nonce_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scramble_nonce_i[0]}]
set_max_capacitance 0.005  [get_ports {scramble_nonce_i[0]}]
set_max_fanout 4  [get_ports {scramble_nonce_i[0]}]
set_load -pin_load -max  0.005  [get_ports {scramble_req_o}]
set_load -pin_load -min  0.005  [get_ports {scramble_req_o}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {debug_req_i}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {debug_req_i}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {debug_req_i}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {debug_req_i}]
set_max_capacitance 0.005  [get_ports {debug_req_i}]
set_max_fanout 4  [get_ports {debug_req_i}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[159]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[159]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[158]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[158]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[157]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[157]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[156]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[156]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[155]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[155]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[154]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[154]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[153]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[153]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[152]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[152]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[151]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[151]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[150]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[150]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[149]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[149]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[148]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[148]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[147]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[147]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[146]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[146]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[145]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[145]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[144]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[144]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[143]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[143]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[142]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[142]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[141]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[141]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[140]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[140]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[139]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[139]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[138]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[138]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[137]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[137]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[136]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[136]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[135]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[135]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[134]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[134]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[133]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[133]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[132]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[132]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[131]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[131]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[130]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[130]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[129]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[129]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[128]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[128]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[127]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[127]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[126]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[126]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[125]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[125]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[124]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[124]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[123]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[123]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[122]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[122]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[121]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[121]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[120]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[120]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[119]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[119]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[118]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[118]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[117]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[117]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[116]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[116]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[115]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[115]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[114]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[114]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[113]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[113]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[112]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[112]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[111]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[111]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[110]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[110]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[109]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[109]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[108]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[108]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[107]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[107]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[106]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[106]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[105]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[105]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[104]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[104]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[103]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[103]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[102]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[102]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[101]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[101]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[100]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[100]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[99]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[99]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[98]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[98]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[97]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[97]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[96]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[96]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[95]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[95]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[94]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[94]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[93]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[93]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[92]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[92]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[91]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[91]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[90]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[90]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[89]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[89]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[88]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[88]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[87]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[87]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[86]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[86]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[85]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[85]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[84]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[84]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[83]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[83]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[82]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[82]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[81]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[81]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[80]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[80]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[79]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[79]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[78]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[78]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[77]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[77]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[76]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[76]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[75]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[75]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[74]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[74]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[73]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[73]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[72]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[72]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[71]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[71]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[70]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[70]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[69]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[69]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[68]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[68]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[67]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[67]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[66]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[66]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[65]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[65]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[64]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[64]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[63]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[63]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[62]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[62]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[61]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[61]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[60]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[60]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[59]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[59]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[58]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[58]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[57]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[57]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[56]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[56]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[55]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[55]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[54]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[54]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[53]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[53]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[52]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[52]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[51]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[51]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[50]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[50]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[49]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[49]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[48]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[48]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[47]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[47]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[46]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[46]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[45]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[45]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[44]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[44]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[43]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[43]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[42]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[42]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[41]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[41]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[40]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[40]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[39]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[39]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[38]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[38]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[37]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[37]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[36]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[36]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[35]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[35]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[34]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[34]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[33]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[33]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[32]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[32]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[31]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[31]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[30]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[30]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[29]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[29]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[28]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[28]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[27]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[27]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[26]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[26]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[25]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[25]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[24]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[24]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[23]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[23]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[22]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[22]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[21]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[21]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[20]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[20]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[19]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[19]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[18]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[18]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[17]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[17]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[16]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[16]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[15]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[15]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[14]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[14]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[13]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[13]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[12]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[12]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[11]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[11]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[10]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[10]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[9]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[9]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[8]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[8]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[7]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[7]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[6]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[6]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[5]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[5]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[4]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[4]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[3]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[3]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[2]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[2]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[1]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[1]}]
set_load -pin_load -max  0.005  [get_ports {crash_dump_o[0]}]
set_load -pin_load -min  0.005  [get_ports {crash_dump_o[0]}]
set_load -pin_load -max  0.005  [get_ports {double_fault_seen_o}]
set_load -pin_load -min  0.005  [get_ports {double_fault_seen_o}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {fetch_enable_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {fetch_enable_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {fetch_enable_i[3]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {fetch_enable_i[3]}]
set_max_capacitance 0.005  [get_ports {fetch_enable_i[3]}]
set_max_fanout 4  [get_ports {fetch_enable_i[3]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {fetch_enable_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {fetch_enable_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {fetch_enable_i[2]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {fetch_enable_i[2]}]
set_max_capacitance 0.005  [get_ports {fetch_enable_i[2]}]
set_max_fanout 4  [get_ports {fetch_enable_i[2]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {fetch_enable_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {fetch_enable_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {fetch_enable_i[1]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {fetch_enable_i[1]}]
set_max_capacitance 0.005  [get_ports {fetch_enable_i[1]}]
set_max_fanout 4  [get_ports {fetch_enable_i[1]}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {fetch_enable_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {fetch_enable_i[0]}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {fetch_enable_i[0]}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {fetch_enable_i[0]}]
set_max_capacitance 0.005  [get_ports {fetch_enable_i[0]}]
set_max_fanout 4  [get_ports {fetch_enable_i[0]}]
set_load -pin_load -max  0.005  [get_ports {alert_minor_o}]
set_load -pin_load -min  0.005  [get_ports {alert_minor_o}]
set_load -pin_load -max  0.005  [get_ports {alert_major_internal_o}]
set_load -pin_load -min  0.005  [get_ports {alert_major_internal_o}]
set_load -pin_load -max  0.005  [get_ports {alert_major_bus_o}]
set_load -pin_load -min  0.005  [get_ports {alert_major_bus_o}]
set_load -pin_load -max  0.005  [get_ports {core_sleep_o}]
set_load -pin_load -min  0.005  [get_ports {core_sleep_o}]
set_driving_cell -lib_cell INVX1TS -rise -min [get_ports {scan_rst_ni}]
set_driving_cell -lib_cell INVX1TS -fall -min [get_ports {scan_rst_ni}]
set_driving_cell -lib_cell INVX1TS -rise -max [get_ports {scan_rst_ni}]
set_driving_cell -lib_cell INVX1TS -fall -max [get_ports {scan_rst_ni}]
set_max_capacitance 0.005  [get_ports {scan_rst_ni}]
set_max_fanout 4  [get_ports {scan_rst_ni}]
set_max_fanout 4  [get_designs {ibex_top}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[27]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {ram_cfg_i[8]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[3]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[71]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[64]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[57]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[41]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[34]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[27]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[111]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[104]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[3]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[6]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[28]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {ram_cfg_i[9]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[42]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[4]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[72]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[65]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[58]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[35]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[28]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[112]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[105]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[4]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[7]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[29]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[50]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[43]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[5]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[80]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[73]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[66]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[59]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[36]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[29]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_nm_i}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[120]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[113]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[106]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[5]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[8]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[51]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[44]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[6]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[81]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[74]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[67]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[37]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[121]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[114]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[107]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[6]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[9]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[52]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[45]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[38]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[7]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_err_i}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[82]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[75]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[68]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[122]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[115]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[108]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_intg_i[0]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[7]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[90]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[83]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[76]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[69]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[60]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[53]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[46]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[39]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[8]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rvalid_i}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[123]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[116]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[109]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_intg_i[1]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[8]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[10]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[91]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[84]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[77]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[61]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[54]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[47]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[9]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[124]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[117]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_intg_i[2]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[9]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[11]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[92]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[85]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[78]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[62]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[55]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[48]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[125]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[118]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_intg_i[3]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[12]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[93]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[86]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[79]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[63]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[56]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[49]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[126]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[119]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_intg_i[4]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[20]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[13]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[94]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[87]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[57]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[127]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_intg_i[5]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[10]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[21]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[14]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_software_i}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_intg_i[0]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[95]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[88]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[58]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_intg_i[6]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[11]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[22]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[15]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_intg_i[1]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[96]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[89]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[59]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[12]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[30]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[23]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[16]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_intg_i[2]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[97]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_timer_i}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[13]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[31]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[24]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[17]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_intg_i[3]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[10]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[98]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[14]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[25]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[18]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_intg_i[4]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[11]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[99]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_external_i}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[10]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[26]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[19]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_intg_i[5]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[12]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[10]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[11]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[27]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_intg_i[6]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[20]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[13]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[11]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[12]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scan_rst_ni}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[28]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[21]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[14]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[12]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_gnt_i}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[20]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[13]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[29]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[22]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[15]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[20]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[13]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[21]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[14]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[0]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[30]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[23]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[16]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[21]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[14]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[22]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[15]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[1]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[31]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[24]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[17]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[22]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[15]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rvalid_i}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[30]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[23]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[16]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[0]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[2]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[25]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[18]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[30]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[23]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[16]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[31]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[24]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[17]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[1]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[3]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[26]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[19]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[31]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[24]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[17]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[25]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[18]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[2]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[4]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[27]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[32]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[25]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[18]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[0]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[26]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[19]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {fetch_enable_i[0]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[3]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[0]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[5]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[10]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[28]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[40]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[33]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[26]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[19]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[10]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[1]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[27]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {fetch_enable_i[1]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[4]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[1]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[6]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[11]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[29]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[41]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[34]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[27]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[11]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[2]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[28]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {fetch_enable_i[2]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[5]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[2]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[7]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {debug_req_i}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {ram_cfg_i[0]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[12]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {test_en_i}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[42]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[35]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[28]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[12]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[3]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[29]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {fetch_enable_i[3]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[6]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[3]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[8]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {ram_cfg_i[1]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[20]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[13]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[50]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[43]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[36]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[29]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[20]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[13]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[4]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[7]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_err_i}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[4]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {irq_fast_i[9]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {ram_cfg_i[2]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[21]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[14]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_gnt_i}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[51]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[44]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[37]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[21]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[14]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[5]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[8]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[5]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[0]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {ram_cfg_i[3]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[22]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[15]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[52]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[45]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[38]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[22]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[15]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[6]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[9]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[6]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[1]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {ram_cfg_i[4]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[30]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[23]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[16]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_valid_i}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[60]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[53]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[46]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[39]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[30]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[23]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[16]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[100]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[7]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[7]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[2]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[31]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[24]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[17]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {ram_cfg_i[5]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[0]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[61]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[54]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[47]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[31]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[24]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[17]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[101]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[8]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[8]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[0]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[3]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[25]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[18]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {ram_cfg_i[6]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[1]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[62]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[55]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[48]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[32]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[25]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[18]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[102]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[9]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[9]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[1]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[4]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {rst_ni}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[26]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {boot_addr_i[19]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {ram_cfg_i[7]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_rdata_i[2]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[70]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[63]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[56]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[49]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[40]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[33]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[26]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_nonce_i[19]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[110]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_key_i[103]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_rdata_i[2]}]
set_input_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {hart_id_i[5]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_intg_o[6]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[8]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[22]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[15]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[2]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[61]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[54]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[47]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[1]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[11]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[130]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[123]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[116]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[109]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[11]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {alert_major_bus_o}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[9]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[30]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[23]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[16]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[3]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[62]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[55]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[48]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[2]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[12]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[131]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[124]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[117]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[12]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[31]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[24]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[17]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[4]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[70]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[63]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[56]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[49]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[3]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[20]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[13]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[132]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[125]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[118]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[20]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[13]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {alert_minor_o}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[10]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[0]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[25]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[18]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[5]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[71]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[64]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[57]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[4]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[21]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[14]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[140]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[133]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[126]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[119]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[21]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[14]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[11]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[1]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[26]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[19]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[6]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[72]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[65]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[58]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[5]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[22]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[15]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {alert_major_internal_o}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[141]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[134]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[127]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[22]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[15]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[12]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[2]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[27]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[7]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[80]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[73]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[66]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[59]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[6]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[30]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[23]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[16]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[142]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[135]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[128]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[30]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[23]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[16]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[20]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[13]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[3]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[8]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[28]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[81]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[74]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[67]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {double_fault_seen_o}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[7]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[31]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[24]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[17]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[150]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[143]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[136]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[129]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_req_o}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[31]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[24]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[17]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[21]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[14]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[4]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[9]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[29]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[82]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[75]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[68]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[8]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[25]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[18]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[151]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[144]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[137]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[25]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[18]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[22]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[15]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[5]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {scramble_req_o}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[90]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[83]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[76]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[69]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[9]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[26]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[19]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[152]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[145]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[138]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[26]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[19]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[30]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[23]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[16]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_req_o}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[6]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[91]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[84]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[77]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[27]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[153]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[146]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[139]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[27]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[31]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[24]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[17]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[7]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[100]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[92]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[85]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[78]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[28]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[154]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[147]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[0]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[28]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[32]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[25]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[18]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[8]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[101]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[93]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[86]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[79]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[29]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_we_o}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[155]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[148]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[1]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[29]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[40]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[33]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[26]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[19]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[9]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[102]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[94]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[87]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_intg_o[0]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[156]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[149]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[2]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[41]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[34]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[27]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[110]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[103]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[95]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[88]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_intg_o[1]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[157]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[3]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[10]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[42]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[35]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[28]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[111]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[104]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[96]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[89]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_intg_o[2]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[158]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {core_sleep_o}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[4]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[11]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[50]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[43]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[36]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[29]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[112]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[105]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[97]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_be_o[0]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_intg_o[3]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[159]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[5]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[12]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[51]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[44]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[37]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[120]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[113]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[106]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[98]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_be_o[1]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_intg_o[4]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[6]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[0]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[20]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[13]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[52]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[45]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[38]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[121]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[114]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[107]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[99]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_be_o[2]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_intg_o[5]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[7]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[1]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[21]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_wdata_o[14]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[60]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[53]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[46]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[39]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[0]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {instr_addr_o[10]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[122]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[115]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {crash_dump_o[108]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_addr_o[10]}]
set_output_delay -add_delay 0.1 -clock [get_clocks {clk_i}] [get_ports {data_be_o[3]}]
set_clock_uncertainty 0.01 [get_clocks {clk_i}]
set_ideal_network  [get_ports {clk_i}]
