Archive member included to satisfy reference by file (symbol)

.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (AddrL_Write)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
                              .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o (CyHalt)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o) (CyPmReadStatus)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (AddrH_Write)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (Dta_Read)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (MR_Write)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (MW_Write)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (IOR_Write)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (IOW_Write)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (CTS_Read)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (RTL_Write)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (I2COLED_Start)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o) (I2COLED_ISR)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o) (I2COLED_backup)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o) (I2COLED_mstrStatus)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (UART_Start)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (USBUART_Start)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (USBUART_CDC_Init)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o) (USBUART_lastPacketSize)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o) (USBUART_EP_1_ISR)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o) (USBUART_DP_ISR)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o) (USBUART_ConfigReg)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_vnd.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o) (USBUART_HandleVendorRqst)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o) (UART_IntClock_Start)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o) (USBUART_Dp_ClearInterrupt)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (Millis_ReadCounter)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (BUSRQ_Write)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (BUSAK_Read)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (SRAM_Ctl_Write)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (RCM_Read)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (RSM_Write)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (RSU_Write)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (RRD_Write)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (RCU_Read)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (ROD_Read)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (RST_Read)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (RCM_Int_StartEx)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (RCU_Int_StartEx)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (ROD_Int_StartEx)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (RST_Int_StartEx)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (RRD_Int_StartEx)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (BusDta_Write)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (nWAIT_Write)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (M1_Int_Enable)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (DT_Reg_Read)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (ADH_Reg_Read)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (ADL_Reg_Read)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyBootAsmGnu.o)
                              .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o (CyDelayCycles)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o) (CyFlash_SetWaitCycles)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o) (CySpcStart)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o) (USBUART_DispatchClassRqst)
.\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_descr.o)
                              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o) (USBUART_idSerialNumberStringDescriptor)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
                              .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o (__errno)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (exit)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o) (_global_impure_ptr)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (__libc_init_array)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memchr-stub.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (memchr)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (memcpy)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (memset)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strcmp.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (strcmp)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strlen.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (strlen)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strncmp.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (strncmp)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strncpy.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (strncpy)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-vsprintf.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (vsprintf)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-vsprintf.o) (_svfprintf_r)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-vfprintf_i.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o) (_printf_i)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memmove.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o) (memmove)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-freer.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o) (_free_r)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-mallocr.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o) (_malloc_r)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-reallocr.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o) (_realloc_r)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-sbrkr.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-mallocr.o) (_sbrk_r)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-mlock.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-freer.o) (__malloc_lock)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-msizer.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-reallocr.o) (_malloc_usable_size_r)
c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-reent.o)
                              c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-sbrkr.o) (errno)

Allocating common symbols
Common symbol       size              file

USBUART_lastPacketSize
                    0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
I2COLED_mstrStatus  0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
USBUART_device      0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
USBUART_transferByteCount
                    0x2               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
I2COLED_mstrControl
                    0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
USBUART_transferState
                    0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
instQueue           0x400             .\CortexM3\ARM_GCC_541\Debug\main.o
I2COLED_state       0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
errno               0x4               c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-reent.o)
I2COLED_mstrRdBufIndex
                    0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
intQueue            0x200             .\CortexM3\ARM_GCC_541\Debug\main.o
USBUART_interfaceSettingLast
                    0x2               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
USBUART_linesChanged
                    0x2               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
USBUART_currentTD   0xc               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
I2COLED_mstrWrBufIndex
                    0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
USBUART_cdcDataInEp
                    0x2               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
USBUART_idSerialNumberStringDescriptor
                    0x22              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_descr.o)
USBUART_cdcCommInInterruptEp
                    0x2               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
USBUART_cdcDataOutEp
                    0x2               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
WIDTH               0x2               .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
USBUART_interfaceNumber
                    0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
USBUART_interfaceClass
                    0x4               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
USBUART_configurationChanged
                    0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
USBUART_ep0Mode     0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
rotation            0x1               .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
USBUART_deviceAddress
                    0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
USBUART_configuration
                    0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
I2COLED_mstrRdBufPtr
                    0x4               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
HEIGHT              0x2               .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
USBUART_serialStateBitmap
                    0x4               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
USBUART_ep0Count    0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
USBUART_linesControlBitmap
                    0x4               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
USBUART_deviceStatus
                    0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
I2COLED_mstrWrBufSize
                    0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
USBUART_EP          0x6c              .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
wrap                0x1               .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
I2COLED_mstrWrBufPtr
                    0x4               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
USBUART_interfaceSetting
                    0x2               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
USBUART_ep0Toggle   0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
dieTemperature      0x2               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
USBUART_interfaceStatus
                    0x2               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
I2COLED_mstrRdBufSize
                    0x1               .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
dva                 0x3               .\CortexM3\ARM_GCC_541\Debug\main.o

Discarded input sections

 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .data          0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .text          0x00000000       0x74 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.extab     0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.exidx     0x00000000        0x8 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\main.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.display_contrast
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.display_invert
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.display_stopscroll
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.display_scroll
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.gfx_width
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.gfx_height
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.gfx_rotation
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.gfx_setTextWrap
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.gfx_setRotation
                0x00000000       0x44 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.gfx_drawRect
                0x00000000       0x58 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.gfx_drawCircle
                0x00000000      0x138 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.gfx_drawTriangle
                0x00000000       0x44 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.SetAnalogRoutingPumps
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .text._exit    0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
 .text.AddrL_Read
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
 .text.AddrL_ReadDataReg
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .bss           0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyUSB_PowerOnCheck
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyBusClk_Internal_SetDivider
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyPLL_OUT_Stop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyIMO_Stop
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyIMO_EnableDoubler
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyIMO_DisableDoubler
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyMasterClk_SetSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyMasterClk_SetDivider
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyBusClk_SetDivider
                0x00000000       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyUsbClk_SetSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyILO_Start1K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyILO_Stop1K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyILO_Start100K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyILO_Stop100K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyPLL_OUT_Start
                0x00000000       0x78 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyIMO_Start
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyILO_Enable33K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyILO_Disable33K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyILO_SetSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyILO_SetPowerMode
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyXTAL_32KHZ_Stop
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyXTAL_32KHZ_ReadStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyXTAL_Start
                0x00000000       0xac .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyXTAL_Stop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyXTAL_EnableErrStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyXTAL_DisableErrStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyXTAL_ReadStatus
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyXTAL_EnableFaultRecovery
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyXTAL_DisableFaultRecovery
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyXTAL_SetStartup
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyXTAL_SetFbVoltage
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyXTAL_SetWdVoltage
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyPLL_OUT_SetPQ
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyPLL_OUT_SetSource
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyIMO_SetTrimValue
                0x00000000       0xcc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyIMO_SetFreq
                0x00000000       0xf4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyIMO_SetSource
                0x00000000       0x58 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySoftwareReset
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyXTAL_32KHZ_SetPowerMode
                0x00000000       0x84 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyXTAL_32KHZ_Start
                0x00000000       0x74 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyDelayFreq
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyWdtStart
                0x00000000       0x40 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyWdtClear
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyVdStickyStatus
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyVdLvDigitEnable
                0x00000000       0x84 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyVdLvAnalogEnable
                0x00000000       0x80 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyVdLvDigitDisable
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyVdLvAnalogDisable
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyVdHvAnalogEnable
                0x00000000       0x54 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyVdHvAnalogDisable
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyVdRealTimeStatus
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyDisableInts
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyEnableInts
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyFlushCache
                0x00000000       0x44 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyIntSetSysVector
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyIntGetSysVector
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyIntGetVector
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyIntGetPriority
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CyIntGetState
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickStop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickEnableInterrupt
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickEnable
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickDisableInterrupt
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickSetReload
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickGetReload
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickGetValue
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickSetClockSource
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickGetClockSource
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickGetCountFlag
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickServiceCallbacks
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickClear
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickInit
                0x00000000       0x58 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickStart
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickSetCallback
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text.CySysTickGetCallback
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .bss           0x00000000       0x43 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmHibSlpSaveSet
                0x00000000      0x1dc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmHibSlpRestore
                0x00000000       0xd8 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmHviLviSaveDisable
                0x00000000       0xa0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmHibSaveSet
                0x00000000       0x98 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmHviLviRestore
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmHibRestore
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmSaveClocks
                0x00000000      0x218 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmRestoreClocks
                0x00000000      0x24c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmAltAct
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmSleep
                0x00000000       0xf4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmHibernateEx
                0x00000000       0xf4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmHibernate
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmReadStatus
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmCtwSetInterval
                0x00000000       0x5c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmOppsSet
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text.CyPmFtwSetInterval
                0x00000000       0x5c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .rodata        0x00000000        0xf .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
 .text.AddrH_Read
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
 .text.AddrH_ReadDataReg
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .text.Dta_Write
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .text.Dta_SetDriveMode
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .text.Dta_ReadDataReg
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
 .text.MR_Read  0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
 .text.MR_ReadDataReg
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
 .text.MW_Read  0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
 .text.MW_ReadDataReg
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
 .text.IOR_Read
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
 .text.IOR_ReadDataReg
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
 .text.IOW_Read
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
 .text.IOW_ReadDataReg
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .text.CTS_Write
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .text.CTS_SetDriveMode
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .text.CTS_ReadDataReg
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .text.RTL_SetDriveMode
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .text.RTL_Read
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .text.RTL_ReadDataReg
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
 .text.I2COLED_Stop
                0x00000000       0xb4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .data          0x00000000        0x6 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .text.I2COLED_SaveConfig
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .text.I2COLED_Sleep
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .text.I2COLED_RestoreConfig
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .text.I2COLED_Wakeup
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .text.I2COLED_MasterWriteBuf
                0x00000000       0xcc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .text.I2COLED_MasterReadBuf
                0x00000000       0xd0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .text.I2COLED_MasterSendRestart
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .text.I2COLED_MasterReadByte
                0x00000000       0x58 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .text.I2COLED_MasterStatus
                0x00000000       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .text.I2COLED_MasterClearStatus
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .text.I2COLED_MasterGetReadBufSize
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .text.I2COLED_MasterGetWriteBufSize
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .text.I2COLED_MasterClearReadBuf
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .text.I2COLED_MasterClearWriteBuf
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_Stop
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_SetRxInterruptMode
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_GetChar
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_ClearRxBuffer
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_SetRxAddressMode
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_SetRxAddress1
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_SetRxAddress2
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_SetTxInterruptMode
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_WriteTxData
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_ReadTxStatus
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_PutArray
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_PutCRLF
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_GetTxBufferSize
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_ClearTxBuffer
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_SendBreak
                0x00000000       0x78 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text.UART_SetTxAddressMode
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .text.USBUART_Stop
                0x00000000       0xbc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .text.USBUART_CheckActivity
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .text.USBUART_IsConfigurationChanged
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .text.USBUART_GetInterfaceSetting
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .text.USBUART_DisableOutEP
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .text.USBUART_Force
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .text.USBUART_GetEPAckState
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .text.USBUART_SetPowerStatus
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .text.USBUART_RWUEnabled
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .text.USBUART_GetDeviceAddress
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .text.USBUART_EnableSofInt
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .text.USBUART_DisableSofInt
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_PutData
                0x00000000       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_PutCRLF
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_GetCount
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_GetData
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_GetChar
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_IsLineChanged
                0x00000000       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_GetDTERate
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_GetCharFormat
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_GetParityType
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_GetDataBits
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_GetLineControl
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_SendSerialState
                0x00000000       0x64 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_GetSerialState
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_NotificationIsReady
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_SetComPort
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_GetComPort
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .rodata        0x00000000        0x2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .bss           0x00000000        0x2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .text.USBUART_SaveConfig
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .text.USBUART_RestoreConfig
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .text.USBUART_Suspend
                0x00000000       0xc8 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .text.USBUART_Resume
                0x00000000       0xbc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
 .text.USBUART_EpStateInit
                0x00000000       0x44 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
 .text.USBUART_TerminateEP
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_vnd.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_vnd.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_vnd.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .text.UART_IntClock_Stop
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .text.UART_IntClock_StopBlock
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .text.UART_IntClock_StandbyPower
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .text.UART_IntClock_GetDividerRegister
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .text.UART_IntClock_SetModeRegister
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .text.UART_IntClock_ClearModeRegister
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .text.UART_IntClock_GetModeRegister
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .text.UART_IntClock_GetSourceRegister
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .text.UART_IntClock_SetDividerRegister
                0x00000000       0xdc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .text.UART_IntClock_SetSourceRegister
                0x00000000       0x5c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .text.USBUART_Dp_Write
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .text.USBUART_Dp_SetDriveMode
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .text.USBUART_Dp_Read
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .text.USBUART_Dp_ReadDataReg
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .text.USBUART_Dp_SetInterruptMode
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .text.Millis_Enable
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .text.Millis_Stop
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .text.Millis_ReadPeriod
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .text.Millis_ReadCompare
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .text.BUSRQ_SetDriveMode
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .text.BUSRQ_Read
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .text.BUSRQ_ReadDataReg
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .text.BUSAK_Write
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .text.BUSAK_SetDriveMode
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .text.BUSAK_ReadDataReg
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
 .text.SRAM_Ctl_Read
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .text.RCM_InterruptEnable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .text.RCM_InterruptDisable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .text.RCM_WriteMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .text.RCM_ReadMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
 .text.RSM_Read
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
 .text.RRD_Read
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .text.RCU_InterruptEnable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .text.RCU_InterruptDisable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .text.RCU_WriteMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .text.RCU_ReadMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .text.ROD_InterruptEnable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .text.ROD_InterruptDisable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .text.ROD_WriteMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .text.ROD_ReadMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .text.RST_InterruptEnable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .text.RST_InterruptDisable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .text.RST_WriteMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .text.RST_ReadMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .text.RCM_Int_Interrupt
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .text.RCM_Int_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .text.RCM_Int_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .text.RCM_Int_GetState
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .text.RCM_Int_Start
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .text.RCM_Int_Stop
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .text.RCM_Int_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .text.RCM_Int_ClearPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .text.RCU_Int_Interrupt
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .text.RCU_Int_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .text.RCU_Int_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .text.RCU_Int_GetState
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .text.RCU_Int_Start
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .text.RCU_Int_Stop
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .text.RCU_Int_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .text.RCU_Int_ClearPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .text.ROD_Int_Interrupt
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .text.ROD_Int_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .text.ROD_Int_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .text.ROD_Int_GetState
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .text.ROD_Int_Start
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .text.ROD_Int_Stop
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .text.ROD_Int_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .text.ROD_Int_ClearPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .text.RST_Int_Interrupt
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .text.RST_Int_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .text.RST_Int_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .text.RST_Int_GetState
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .text.RST_Int_Start
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .text.RST_Int_Stop
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .text.RST_Int_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .text.RST_Int_ClearPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .text.RRD_Int_Interrupt
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .text.RRD_Int_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .text.RRD_Int_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .text.RRD_Int_GetState
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .text.RRD_Int_Start
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .text.RRD_Int_Stop
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .text.RRD_Int_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .text.RRD_Int_ClearPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
 .text.BusDta_Read
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .text.nWAIT_SetDriveMode
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .text.nWAIT_Read
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .text.nWAIT_ReadDataReg
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .text.M1_Int_Interrupt
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .text.M1_Int_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .text.M1_Int_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .text.M1_Int_GetState
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .text.M1_Int_Start
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .text.M1_Int_Stop
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .text.M1_Int_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .text.DT_Reg_InterruptEnable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .text.DT_Reg_InterruptDisable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .text.DT_Reg_WriteMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .text.DT_Reg_ReadMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .text.ADH_Reg_InterruptEnable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .text.ADH_Reg_InterruptDisable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .text.ADH_Reg_WriteMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .text.ADH_Reg_ReadMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .text.ADL_Reg_InterruptEnable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .text.ADL_Reg_InterruptDisable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .text.ADL_Reg_WriteMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .text.ADL_Reg_ReadMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyBootAsmGnu.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyBootAsmGnu.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text.CySetTempInt
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text.CyFlash_Start
                0x00000000       0x54 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text.CyFlash_Stop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text.CyFlash_EraseRow
                0x00000000       0x78 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text.CyFlashGetSpcAlgorithm
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text.CySetTemp
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text.CySetFlashEEBuffer
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text.CyWriteRowFull
                0x00000000       0xf8 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text.CyWriteRowData
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text.CyFlash_SetWaitCycles
                0x00000000       0x7c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text.CyEEPROM_Start
                0x00000000       0x54 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text.CyEEPROM_Stop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text.CyEEPROM_ReadReserve
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text.CyEEPROM_ReadRelease
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 COMMON         0x00000000        0x2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .bss           0x00000000        0x8 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .text.CySpcStart
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .text.CySpcStop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .text.CySpcReadData
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .text.CySpcLoadMultiByte
                0x00000000       0x78 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .text.CySpcLoadRow
                0x00000000       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .text.CySpcLoadRowFull
                0x00000000       0x80 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .text.CySpcWriteRow
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .text.CySpcEraseSector
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .text.CySpcEraseRow
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .text.CySpcGetTemp
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .text.CySpcLock
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .text.CySpcUnlock
                0x00000000       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .text.CySpcGetAlgorithm
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_descr.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_descr.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_descr.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .text.exit     0x00000000       0x28 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .rodata._global_impure_ptr
                0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memchr-stub.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memchr-stub.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memchr-stub.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strcmp.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strcmp.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strlen.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strlen.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strncmp.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strncmp.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strncmp.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strncpy.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strncpy.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strncpy.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-vsprintf.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-vsprintf.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-vsprintf.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o)
 .text.__ssprint_r
                0x00000000       0xfe c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-vfprintf_i.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-vfprintf_i.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-vfprintf_i.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memmove.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memmove.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memmove.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-freer.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-freer.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-freer.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-mallocr.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-mallocr.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-mallocr.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-reallocr.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-reallocr.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-reallocr.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-sbrkr.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-sbrkr.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-sbrkr.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-mlock.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-mlock.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-mlock.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-msizer.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-msizer.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-msizer.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-reent.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-reent.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-reent.o)
 .text.cleanup_glue
                0x00000000       0x1a c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-reent.o)
 .text._reclaim_reent
                0x00000000       0xb4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-reent.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o

Memory Configuration

Name             Origin             Length             Attributes
rom              0x00000000         0x00040000         xr
ram              0x1fff8000         0x00010000         xrw
*default*        0x00000000         0xffffffff

Linker script and memory map

LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
START GROUP
LOAD .\CortexM3\ARM_GCC_541\Debug\main.o
LOAD .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
LOAD .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
LOAD .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
LOAD .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
LOAD .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a
LOAD C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM3\ARM_GCC_541\Debug\CyComponentLibrary.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc_nano.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc_nano.a
END GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libnosys.a
END GROUP
                0x00000000                CY_APPL_ORIGIN = 0x0
                0x00000100                CY_FLASH_ROW_SIZE = 0x100
                0x00000020                CY_ECC_ROW_SIZE = 0x20
                0x00000000                CY_EE_IN_BTLDR = 0x0
                0x00000000                CY_APPL_LOADABLE = 0x0
                0x00000800                CY_EE_SIZE = 0x800
                0x00000001                CY_APPL_NUM = 0x1
                0x00000001                CY_APPL_MAX = 0x1
                0x00000040                CY_METADATA_SIZE = 0x40
                0x00000000                CY_APPL_LOADABLE = 0x0
                0x00000000                CY_CHECKSUM_EXCLUDE_SIZE = ALIGN (0x0, CY_FLASH_ROW_SIZE)
                [!provide]                PROVIDE (__cy_heap_start, _end)
                0x00000001                PROVIDE (__cy_region_num, ((__cy_regions_end - __cy_regions) / 0x10))
                0x20008000                PROVIDE (__cy_stack, (ORIGIN (ram) + LENGTH (ram)))
                [!provide]                PROVIDE (__cy_heap_end, (__cy_stack - 0x6000))

.cybootloader   0x00000000        0x0
 *(.cybootloader)
                0x00000000                appl1_start = CY_APPL_ORIGIN?CY_APPL_ORIGIN:ALIGN (CY_FLASH_ROW_SIZE)
                0x0001ff00                appl2_start = (appl1_start + ALIGN ((((LENGTH (rom) - appl1_start) - (0x2 * CY_FLASH_ROW_SIZE)) / 0x2), CY_FLASH_ROW_SIZE))
                0x00000000                appl_start = (CY_APPL_NUM == 0x1)?appl1_start:appl2_start
                0x00000000                ecc_offset = ((appl_start / CY_FLASH_ROW_SIZE) * CY_ECC_ROW_SIZE)
                0x00000000                ee_offset = (CY_APPL_LOADABLE && ! (CY_EE_IN_BTLDR))?((CY_EE_SIZE / CY_APPL_MAX) * (CY_APPL_NUM - 0x1)):0x0
                0x00000800                ee_size = (CY_APPL_LOADABLE && ! (CY_EE_IN_BTLDR))?(CY_EE_SIZE / CY_APPL_MAX):CY_EE_SIZE
                [!provide]                PROVIDE (CY_ECC_OFFSET, ecc_offset)

.text           0x00000000     0x4868
 CREATE_OBJECT_SYMBOLS
                0x00000000                PROVIDE (__cy_interrupt_vector, RomVectors)
 *(.romvectors)
 .romvectors    0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000000                RomVectors
                0x00000001                ASSERT ((. != __cy_interrupt_vector), No interrupt vector)
                0x00000001                ASSERT (CY_APPL_ORIGIN?(SIZEOF (.cybootloader) <= CY_APPL_ORIGIN):0x1, Wrong image location)
                0x00000010                PROVIDE (__cy_reset, Reset)
 *(.text.Reset)
 .text.Reset    0x00000010       0x18 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000010                Reset
                0x00000001                ASSERT ((. != __cy_reset), No reset code)
 *(.dma_init)
                0x00000001                ASSERT ((((appl_start + .) <= 0x10000) || 0x1), DMA Init must be within the first 64k of flash)
 *(.text .text.* .gnu.linkonce.t.*)
 .text          0x00000028       0x5c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .text.UART_OUT_RCM_Handler
                0x00000084       0x30 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000084                UART_OUT_RCM_Handler
 .text.UART_OUT_RCU_Handler
                0x000000b4       0x30 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x000000b4                UART_OUT_RCU_Handler
 .text.UART_OUT_ROD_Handler
                0x000000e4       0x30 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x000000e4                UART_OUT_ROD_Handler
 .text.UART_OUT_RST_Handler
                0x00000114       0x30 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000114                UART_OUT_RST_Handler
 .text.UART_IN_RRD_Handler
                0x00000144       0x10 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000144                UART_IN_RRD_Handler
 .text.M1_Int_Handler
                0x00000154       0x44 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000154                M1_Int_Handler
 .text.SAPI_Reset
                0x00000198       0x18 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000198                SAPI_Reset
 .text.USBUART_printf
                0x000001b0       0x40 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x000001b0                USBUART_printf
 .text.UART_printf
                0x000001f0       0x28 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x000001f0                UART_printf
 .text.Get_SAPI_Bus
                0x00000218       0x60 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000218                Get_SAPI_Bus
 .text.Get_SAPI_Bus_Silent
                0x00000278       0x34 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000278                Get_SAPI_Bus_Silent
 .text.Release_SAPI_Bus
                0x000002ac       0x60 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x000002ac                Release_SAPI_Bus
 .text.Release_SAPI_Bus_Silent
                0x0000030c       0x34 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x0000030c                Release_SAPI_Bus_Silent
 .text.DumpMem  0x00000340       0xb0 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000340                DumpMem
 .text.RAM_check
                0x000003f0      0x240 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x000003f0                RAM_check
 .text.TestVideo
                0x00000630      0x1cc .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000630                TestVideo
 .text.WriteIO8
                0x000007fc       0x30 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x000007fc                WriteIO8
 .text.ReadIO8  0x0000082c       0x24 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x0000082c                ReadIO8
 .text.DumpZRMD
                0x00000850      0x13c .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000850                DumpZRMD
 .text.Write_ZRMD
                0x0000098c       0xe0 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x0000098c                Write_ZRMD
 .text.ProcessHEX
                0x00000a6c      0x1cc .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000a6c                ProcessHEX
 .text.HEX_read
                0x00000c38       0x8c .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000c38                HEX_read
 .text.ShowHelp
                0x00000cc4       0x84 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000cc4                ShowHelp
 .text.main     0x00000d48      0x4c8 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000d48                main
 .text.display_setPixel
                0x00001210       0x88 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.display_line
                0x00001298      0x134 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.gfx_rotation_adjust
                0x000013cc       0x68 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.gfx_hvLine
                0x00001434      0x114 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.display_write_buf
                0x00001548       0x30 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .text.display_clear
                0x00001578       0x1c .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x00001578                display_clear
 .text.display_update
                0x00001594       0x38 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x00001594                display_update
 .text.gfx_init
                0x000015cc       0x40 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x000015cc                gfx_init
 .text.display_init
                0x0000160c       0x40 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x0000160c                display_init
 .text.gfx_setCursor
                0x0000164c        0xc .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x0000164c                gfx_setCursor
 .text.gfx_setTextSize
                0x00001658       0x10 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x00001658                gfx_setTextSize
 .text.gfx_setTextColor
                0x00001668        0xc .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x00001668                gfx_setTextColor
 .text.gfx_setTextBg
                0x00001674        0xc .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x00001674                gfx_setTextBg
 .text.gfx_drawPixel
                0x00001680       0x4c .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x00001680                gfx_drawPixel
 .text.gfx_drawLine
                0x000016cc       0xd8 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x000016cc                gfx_drawLine
 .text.gfx_fillRect
                0x000017a4       0x68 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x000017a4                gfx_fillRect
 .text.gfx_drawChar
                0x0000180c       0xf0 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x0000180c                gfx_drawChar
 .text.gfx_write
                0x000018fc       0x78 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x000018fc                gfx_write
 .text.gfx_print
                0x00001974       0x1c .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x00001974                gfx_print
 .text.gfx_println
                0x00001990       0x10 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x00001990                gfx_println
 .text.CyClockStartupError
                0x000019a0        0x4 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.cfg_write_bytes32
                0x000019a4       0x34 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.AnalogSetDefault
                0x000019d8       0x28 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.ClockSetup
                0x00001a00       0xe0 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.CYMEMZERO
                0x00001ae0        0xc .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.CYCONFIGCPY
                0x00001aec        0x8 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.cyfitter_cfg
                0x00001af4      0x13c .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
                0x00001af4                cyfitter_cfg
 .text.IntDefaultHandler
                0x00001c30       0x10 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00001c30                IntDefaultHandler
 .text._sbrk    0x00001c40       0x30 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00001c40                _sbrk
 .text.Start_c  0x00001c70       0x4c .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00001c70                Start_c
 .text.initialize_psoc
                0x00001cbc       0x68 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00001cbc                initialize_psoc
 .text.AddrL_Write
                0x00001d24        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
                0x00001d24                AddrL_Write
 .text.AddrL_SetDriveMode
                0x00001d30       0x6c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
                0x00001d30                AddrL_SetDriveMode
 .text.CyHalt   0x00001d9c        0x4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
                0x00001d9c                CyHalt
 .text.CyDelay  0x00001da0       0x2c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
                0x00001da0                CyDelay
 .text.CyDelayUs
                0x00001dcc       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
                0x00001dcc                CyDelayUs
 .text.CyIntSetVector
                0x00001de0       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
                0x00001de0                CyIntSetVector
 .text.CyIntSetPriority
                0x00001e08       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
                0x00001e08                CyIntSetPriority
 .text.CyGetUniqueId
                0x00001e38       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
                0x00001e38                CyGetUniqueId
 .text.AddrH_Write
                0x00001ea8        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
                0x00001ea8                AddrH_Write
 .text.AddrH_SetDriveMode
                0x00001eb4       0x6c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
                0x00001eb4                AddrH_SetDriveMode
 .text.Dta_Read
                0x00001f20        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
                0x00001f20                Dta_Read
 .text.MR_Write
                0x00001f2c       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
                0x00001f2c                MR_Write
 .text.MR_SetDriveMode
                0x00001f44       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
                0x00001f44                MR_SetDriveMode
 .text.MW_Write
                0x00001f5c       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
                0x00001f5c                MW_Write
 .text.MW_SetDriveMode
                0x00001f74       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
                0x00001f74                MW_SetDriveMode
 .text.IOR_Write
                0x00001f8c       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
                0x00001f8c                IOR_Write
 .text.IOR_SetDriveMode
                0x00001fa4       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
                0x00001fa4                IOR_SetDriveMode
 .text.IOW_Write
                0x00001fbc       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
                0x00001fbc                IOW_Write
 .text.IOW_SetDriveMode
                0x00001fd4       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
                0x00001fd4                IOW_SetDriveMode
 .text.CTS_Read
                0x00001fec       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
                0x00001fec                CTS_Read
 .text.RTL_Write
                0x00001ffc       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
                0x00001ffc                RTL_Write
 .text.I2COLED_Init
                0x00002014       0x68 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
                0x00002014                I2COLED_Init
 .text.I2COLED_Enable
                0x0000207c       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
                0x0000207c                I2COLED_Enable
 .text.I2COLED_Start
                0x000020a0       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
                0x000020a0                I2COLED_Start
 .text.I2COLED_ISR
                0x000020c8      0x2d0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
                0x000020c8                I2COLED_ISR
 .text.I2COLED_MasterSendStart
                0x00002398       0x80 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
                0x00002398                I2COLED_MasterSendStart
 .text.I2COLED_MasterSendStop
                0x00002418       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
                0x00002418                I2COLED_MasterSendStop
 .text.I2COLED_MasterWriteByte
                0x00002450       0x58 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
                0x00002450                I2COLED_MasterWriteByte
 .text.UART_Enable
                0x000024a8       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
                0x000024a8                UART_Enable
 .text.UART_ReadControlRegister
                0x000024e0        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
                0x000024e0                UART_ReadControlRegister
 .text.UART_WriteControlRegister
                0x000024ec        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
                0x000024ec                UART_WriteControlRegister
 .text.UART_Init
                0x000024f8       0x34 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
                0x000024f8                UART_Init
 .text.UART_Start
                0x0000252c       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
                0x0000252c                UART_Start
 .text.UART_ReadRxData
                0x00002548        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
                0x00002548                UART_ReadRxData
 .text.UART_ReadRxStatus
                0x00002554       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
                0x00002554                UART_ReadRxStatus
 .text.UART_GetByte
                0x00002564       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
                0x00002564                UART_GetByte
 .text.UART_GetRxBufferSize
                0x00002578       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
                0x00002578                UART_GetRxBufferSize
 .text.UART_PutChar
                0x00002590       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
                0x00002590                UART_PutChar
 .text.UART_PutString
                0x000025a8       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
                0x000025a8                UART_PutString
 .text.USBUART_Init
                0x000025cc      0x140 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
                0x000025cc                USBUART_Init
 .text.USBUART_InitComponent
                0x0000270c       0xbc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
                0x0000270c                USBUART_InitComponent
 .text.USBUART_Start
                0x000027c8       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
                0x000027c8                USBUART_Start
 .text.USBUART_ReInitComponent
                0x000027ec       0x4c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
                0x000027ec                USBUART_ReInitComponent
 .text.USBUART_GetConfiguration
                0x00002838        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
                0x00002838                USBUART_GetConfiguration
 .text.USBUART_GetEPState
                0x00002844       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
                0x00002844                USBUART_GetEPState
 .text.USBUART_GetEPCount
                0x00002858       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
                0x00002858                USBUART_GetEPCount
 .text.USBUART_LoadInEP
                0x00002880       0x94 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
                0x00002880                USBUART_LoadInEP
 .text.USBUART_EnableOutEP
                0x00002914       0x2c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
                0x00002914                USBUART_EnableOutEP
 .text.USBUART_ReadOutEP
                0x00002940       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
                0x00002940                USBUART_ReadOutEP
 .text.USBUART_StrLen
                0x00002990       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .text.USBUART_GetInterfaceComPort
                0x000029a4       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
                0x000029a4                USBUART_GetInterfaceComPort
 .text.USBUART_DispatchCDCClassRqst
                0x000029dc       0x98 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
                0x000029dc                USBUART_DispatchCDCClassRqst
 .text.USBUART_CDC_Init
                0x00002a74       0x98 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
                0x00002a74                USBUART_CDC_Init
 .text.USBUART_PutString
                0x00002b0c       0xa0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
                0x00002b0c                USBUART_PutString
 .text.USBUART_PutChar
                0x00002bac       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
                0x00002bac                USBUART_PutChar
 .text.USBUART_DataIsReady
                0x00002bd4       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
                0x00002bd4                USBUART_DataIsReady
 .text.USBUART_CDCIsReady
                0x00002bec       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
                0x00002bec                USBUART_CDCIsReady
 .text.USBUART_GetAll
                0x00002c04       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
                0x00002c04                USBUART_GetAll
 .text.USBUART_Cdc_EpInit
                0x00002c34       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
                0x00002c34                USBUART_Cdc_EpInit
 .text.USBUART_LoadEP0
                0x00002c84       0x98 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x00002c84                USBUART_LoadEP0
 .text.USBUART_InitZeroLengthControlTransfer
                0x00002d1c       0x34 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x00002d1c                USBUART_InitZeroLengthControlTransfer
 .text.USBUART_ControlReadDataStage
                0x00002d50        0x8 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x00002d50                USBUART_ControlReadDataStage
 .text.USBUART_ControlWriteDataStage
                0x00002d58       0x84 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x00002d58                USBUART_ControlWriteDataStage
 .text.USBUART_InitNoDataControlTransfer
                0x00002ddc       0x2c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x00002ddc                USBUART_InitNoDataControlTransfer
 .text.USBUART_UpdateStatusBlock
                0x00002e08       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x00002e08                USBUART_UpdateStatusBlock
 .text.USBUART_HandleSetup
                0x00002e2c       0x5c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x00002e2c                USBUART_HandleSetup
 .text.USBUART_ControlReadStatusStage
                0x00002e88       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x00002e88                USBUART_ControlReadStatusStage
 .text.USBUART_HandleOUT
                0x00002ec0       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x00002ec0                USBUART_HandleOUT
 .text.USBUART_ControlWriteStatusStage
                0x00002ef8       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x00002ef8                USBUART_ControlWriteStatusStage
 .text.USBUART_NoDataControlStatusStage
                0x00002f18       0x40 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x00002f18                USBUART_NoDataControlStatusStage
 .text.USBUART_HandleIN
                0x00002f58       0x2c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x00002f58                USBUART_HandleIN
 .text.USBUART_EP_0_ISR
                0x00002f84       0xb8 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x00002f84                USBUART_EP_0_ISR
 .text.USBUART_InitializeStatusBlock
                0x0000303c       0x24 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x0000303c                USBUART_InitializeStatusBlock
 .text.USBUART_InitControlRead
                0x00003060       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x00003060                USBUART_InitControlRead
 .text.USBUART_InitControlWrite
                0x000030b0       0x48 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x000030b0                USBUART_InitControlWrite
 .text.USBUART_EP_1_ISR
                0x000030f8       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
                0x000030f8                USBUART_EP_1_ISR
 .text.USBUART_EP_2_ISR
                0x00003128       0x34 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
                0x00003128                USBUART_EP_2_ISR
 .text.USBUART_EP_3_ISR
                0x0000315c       0x3c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
                0x0000315c                USBUART_EP_3_ISR
 .text.USBUART_SOF_ISR
                0x00003198        0x4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
                0x00003198                USBUART_SOF_ISR
 .text.USBUART_BUS_RESET_ISR
                0x0000319c        0x8 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
                0x0000319c                USBUART_BUS_RESET_ISR
 .text.USBUART_DP_ISR
                0x000031a4        0x8 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
                0x000031a4                USBUART_DP_ISR
 .text.USBUART_ReadDieID
                0x000031ac       0x6c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
                0x000031ac                USBUART_ReadDieID
 .text.USBUART_ConfigReg
                0x00003218       0xa4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
                0x00003218                USBUART_ConfigReg
 .text.USBUART_GetConfigTablePtr
                0x000032bc       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
                0x000032bc                USBUART_GetConfigTablePtr
 .text.USBUART_ConfigAltChanged
                0x000032e4      0x11c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
                0x000032e4                USBUART_ConfigAltChanged
 .text.USBUART_GetDeviceTablePtr
                0x00003400       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
                0x00003400                USBUART_GetDeviceTablePtr
 .text.USBUART_GetInterfaceClassTablePtr
                0x00003418       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
                0x00003418                USBUART_GetInterfaceClassTablePtr
 .text.USBUART_Config
                0x00003440      0x1ec .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
                0x00003440                USBUART_Config
 .text.USBUART_SetEndpointHalt
                0x0000362c       0x64 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
                0x0000362c                USBUART_SetEndpointHalt
 .text.USBUART_ClearEndpointHalt
                0x00003690       0xac .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
                0x00003690                USBUART_ClearEndpointHalt
 .text.USBUART_ValidateAlternateSetting
                0x0000373c       0x4c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
                0x0000373c                USBUART_ValidateAlternateSetting
 .text.USBUART_HandleStandardRqst
                0x00003788      0x354 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
                0x00003788                USBUART_HandleStandardRqst
 .text.USBUART_HandleVendorRqst
                0x00003adc       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_vnd.o)
                0x00003adc                USBUART_HandleVendorRqst
 .text.UART_IntClock_Start
                0x00003af4       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
                0x00003af4                UART_IntClock_Start
 .text.USBUART_Dp_ClearInterrupt
                0x00003b10       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
                0x00003b10                USBUART_Dp_ClearInterrupt
 .text.Millis_SetInterruptMode
                0x00003b20        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
                0x00003b20                Millis_SetInterruptMode
 .text.Millis_ReadStatusRegister
                0x00003b2c        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
                0x00003b2c                Millis_ReadStatusRegister
 .text.Millis_WriteCounter
                0x00003b38        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
                0x00003b38                Millis_WriteCounter
 .text.Millis_ReadCounter
                0x00003b44       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
                0x00003b44                Millis_ReadCounter
 .text.Millis_ReadCapture
                0x00003b58        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
                0x00003b58                Millis_ReadCapture
 .text.Millis_WritePeriod
                0x00003b64        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
                0x00003b64                Millis_WritePeriod
 .text.Millis_WriteCompare
                0x00003b70        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
                0x00003b70                Millis_WriteCompare
 .text.Millis_ClearFIFO
                0x00003b7c       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
                0x00003b7c                Millis_ClearFIFO
 .text.Millis_Init
                0x00003b90       0x40 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
                0x00003b90                Millis_Init
 .text.Millis_Start
                0x00003bd0       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
                0x00003bd0                Millis_Start
 .text.BUSRQ_Write
                0x00003be8       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
                0x00003be8                BUSRQ_Write
 .text.BUSAK_Read
                0x00003c00       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
                0x00003c00                BUSAK_Read
 .text.SRAM_Ctl_Write
                0x00003c10        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
                0x00003c10                SRAM_Ctl_Write
 .text.RCM_Read
                0x00003c1c        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
                0x00003c1c                RCM_Read
 .text.RSM_Write
                0x00003c28        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
                0x00003c28                RSM_Write
 .text.RSU_Write
                0x00003c34        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
                0x00003c34                RSU_Write
 .text.RSU_Read
                0x00003c40        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
                0x00003c40                RSU_Read
 .text.RRD_Write
                0x00003c4c        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
                0x00003c4c                RRD_Write
 .text.RCU_Read
                0x00003c58        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
                0x00003c58                RCU_Read
 .text.ROD_Read
                0x00003c64        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
                0x00003c64                ROD_Read
 .text.RST_Read
                0x00003c70        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
                0x00003c70                RST_Read
 .text.RCM_Int_SetVector
                0x00003c7c        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
                0x00003c7c                RCM_Int_SetVector
 .text.RCM_Int_SetPriority
                0x00003c88       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
                0x00003c88                RCM_Int_SetPriority
 .text.RCM_Int_Enable
                0x00003c98        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
                0x00003c98                RCM_Int_Enable
 .text.RCM_Int_Disable
                0x00003ca4        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
                0x00003ca4                RCM_Int_Disable
 .text.RCM_Int_StartEx
                0x00003cb0       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
                0x00003cb0                RCM_Int_StartEx
 .text.RCU_Int_SetVector
                0x00003ccc        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
                0x00003ccc                RCU_Int_SetVector
 .text.RCU_Int_SetPriority
                0x00003cd8       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
                0x00003cd8                RCU_Int_SetPriority
 .text.RCU_Int_Enable
                0x00003ce8        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
                0x00003ce8                RCU_Int_Enable
 .text.RCU_Int_Disable
                0x00003cf4        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
                0x00003cf4                RCU_Int_Disable
 .text.RCU_Int_StartEx
                0x00003d00       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
                0x00003d00                RCU_Int_StartEx
 .text.ROD_Int_SetVector
                0x00003d1c        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
                0x00003d1c                ROD_Int_SetVector
 .text.ROD_Int_SetPriority
                0x00003d28       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
                0x00003d28                ROD_Int_SetPriority
 .text.ROD_Int_Enable
                0x00003d38        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
                0x00003d38                ROD_Int_Enable
 .text.ROD_Int_Disable
                0x00003d44        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
                0x00003d44                ROD_Int_Disable
 .text.ROD_Int_StartEx
                0x00003d50       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
                0x00003d50                ROD_Int_StartEx
 .text.RST_Int_SetVector
                0x00003d6c        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
                0x00003d6c                RST_Int_SetVector
 .text.RST_Int_SetPriority
                0x00003d78       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
                0x00003d78                RST_Int_SetPriority
 .text.RST_Int_Enable
                0x00003d88        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
                0x00003d88                RST_Int_Enable
 .text.RST_Int_Disable
                0x00003d94        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
                0x00003d94                RST_Int_Disable
 .text.RST_Int_StartEx
                0x00003da0       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
                0x00003da0                RST_Int_StartEx
 .text.RRD_Int_SetVector
                0x00003dbc        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
                0x00003dbc                RRD_Int_SetVector
 .text.RRD_Int_SetPriority
                0x00003dc8       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
                0x00003dc8                RRD_Int_SetPriority
 .text.RRD_Int_Enable
                0x00003dd8        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
                0x00003dd8                RRD_Int_Enable
 .text.RRD_Int_Disable
                0x00003de4        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
                0x00003de4                RRD_Int_Disable
 .text.RRD_Int_StartEx
                0x00003df0       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
                0x00003df0                RRD_Int_StartEx
 .text.BusDta_Write
                0x00003e0c        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
                0x00003e0c                BusDta_Write
 .text.nWAIT_Write
                0x00003e18       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
                0x00003e18                nWAIT_Write
 .text.M1_Int_SetVector
                0x00003e30        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
                0x00003e30                M1_Int_SetVector
 .text.M1_Int_SetPriority
                0x00003e3c       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
                0x00003e3c                M1_Int_SetPriority
 .text.M1_Int_Enable
                0x00003e4c        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
                0x00003e4c                M1_Int_Enable
 .text.M1_Int_Disable
                0x00003e58        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
                0x00003e58                M1_Int_Disable
 .text.M1_Int_StartEx
                0x00003e64       0x1c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
                0x00003e64                M1_Int_StartEx
 .text.M1_Int_ClearPending
                0x00003e80        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
                0x00003e80                M1_Int_ClearPending
 .text.DT_Reg_Read
                0x00003e8c        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
                0x00003e8c                DT_Reg_Read
 .text.ADH_Reg_Read
                0x00003e98        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
                0x00003e98                ADH_Reg_Read
 .text.ADL_Reg_Read
                0x00003ea4        0xc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
                0x00003ea4                ADL_Reg_Read
 .text          0x00003eb0       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyBootAsmGnu.o)
                0x00003eb0                CyDelayCycles
                0x00003ec0                CyEnterCriticalSection
                0x00003ec8                CyExitCriticalSection
 .text.USBUART_DispatchClassRqst
                0x00003ed0       0x60 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)
                0x00003ed0                USBUART_DispatchClassRqst
 .text.__errno  0x00003f30        0xc c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
                0x00003f30                __errno
 .text.__libc_init_array
                0x00003f3c       0x4c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
                0x00003f3c                __libc_init_array
 .text.memchr   0x00003f88       0x1c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memchr-stub.o)
                0x00003f88                memchr
 .text.memcpy   0x00003fa4       0x16 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
                0x00003fa4                memcpy
 .text.memset   0x00003fba       0x10 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
                0x00003fba                memset
 .text          0x00003fca       0x14 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strcmp.o)
                0x00003fca                strcmp
 .text          0x00003fde       0x10 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strlen.o)
                0x00003fde                strlen
 .text.strncmp  0x00003fee       0x2a c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strncmp.o)
                0x00003fee                strncmp
 .text.strncpy  0x00004018       0x26 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strncpy.o)
                0x00004018                strncpy
 .text._vsprintf_r
                0x0000403e       0x30 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-vsprintf.o)
                0x0000403e                _vsprintf_r
                0x0000403e                _vsiprintf_r
 *fill*         0x0000406e        0x2 
 .text.vsprintf
                0x00004070       0x14 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-vsprintf.o)
                0x00004070                vsiprintf
                0x00004070                vsprintf
 .text.__ssputs_r
                0x00004084       0xb2 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o)
                0x00004084                __ssputs_r
 *fill*         0x00004136        0x2 
 .text._svfprintf_r
                0x00004138      0x1e8 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o)
                0x00004138                _svfiprintf_r
                0x00004138                _svfprintf_r
 .text._printf_common
                0x00004320       0xec c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-vfprintf_i.o)
                0x00004320                _printf_common
 .text._printf_i
                0x0000440c      0x24c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-vfprintf_i.o)
                0x0000440c                _printf_i
 .text.memmove  0x00004658       0x36 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memmove.o)
                0x00004658                memmove
 *fill*         0x0000468e        0x2 
 .text._free_r  0x00004690       0x98 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-freer.o)
                0x00004690                _free_r
 .text._malloc_r
                0x00004728       0xbc c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-mallocr.o)
                0x00004728                _malloc_r
 .text._realloc_r
                0x000047e4       0x4c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-reallocr.o)
                0x000047e4                _realloc_r
 .text._sbrk_r  0x00004830       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-sbrkr.o)
                0x00004830                _sbrk_r
 .text.__malloc_lock
                0x00004850        0x2 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-mlock.o)
                0x00004850                __malloc_lock
 .text.__malloc_unlock
                0x00004852        0x2 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-mlock.o)
                0x00004852                __malloc_unlock
 .text._malloc_usable_size_r
                0x00004854       0x14 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-msizer.o)
                0x00004854                _malloc_usable_size_r
 *(.plt)
 *(.gnu.warning)
 *(.glue_7t)
 .glue_7t       0x00004868        0x0 linker stubs
 *(.glue_7)
 .glue_7        0x00004868        0x0 linker stubs
 *(.vfp11_veneer)
 .vfp11_veneer  0x00004868        0x0 linker stubs
 *(.bootloader)
 *(.ARM.extab* .gnu.linkonce.armextab.*)
 *(.gcc_except_table)

.v4_bx          0x00004868        0x0
 .v4_bx         0x00004868        0x0 linker stubs

.iplt           0x00004868        0x0
 .iplt          0x00004868        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.eh_frame_hdr
 *(.eh_frame_hdr)

.eh_frame       0x00004868        0x4
 *(.eh_frame)
 .eh_frame      0x00004868        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .eh_frame      0x00004868        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
                [!provide]                PROVIDE (__exidx_start, .)

.ARM.exidx
 *(.ARM.exidx* .gnu.linkonce.armexidx.*)
                0x0000486c                __exidx_end = .

.rodata         0x0000486c      0xf74
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata.str1.4
                0x0000486c      0x81c .\CortexM3\ARM_GCC_541\Debug\main.o
                                0x82c (size before relaxing)
 .rodata        0x00005088      0x51f .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 *fill*         0x000055a7        0x1 
 .rodata        0x000055a8       0x58 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .rodata.str1.4
                0x00005600       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
                                 0x11 (size before relaxing)
 .rodata        0x00005614      0x15e .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_descr.o)
                0x00005614                USBUART_TABLE
                0x0000561c                USBUART_DEVICE0_TABLE
                0x00005634                USBUART_DEVICE0_CONFIGURATION0_TABLE
                0x0000565c                USBUART_DEVICE0_CONFIGURATION0_INTERFACE_CLASS
                0x00005660                USBUART_DEVICE0_CONFIGURATION0_EP_SETTINGS_TABLE
                0x00005678                USBUART_SN_STRING_DESCRIPTOR
                0x0000567c                USBUART_STRING_DESCRIPTORS
                0x0000571c                USBUART_DEVICE0_CONFIGURATION0_DESCR
                0x00005760                USBUART_DEVICE0_DESCR
 .rodata.str1.1
                0x00005772        0x2 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .rodata.str1.1
                0x00005774       0x11 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o)
 .rodata.str1.1
                0x00005785       0x22 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-vfprintf_i.o)
                0x000057a8                . = ALIGN (0x4)
 *fill*         0x000057a7        0x1 
 *(.init)
 .init          0x000057a8        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
                0x000057a8                _init
 .init          0x000057ac        0x8 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
                0x000057b4                . = ALIGN (0x4)
                0x000057b4                __preinit_array_start = .
 *(.preinit_array)
                0x000057b4                __preinit_array_end = .
                0x000057b4                . = ALIGN (0x4)
                0x000057b4                __init_array_start = .
 *(SORT(.init_array.*))
 *(.init_array)
 .init_array    0x000057b4        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .init_array    0x000057b8        0x4 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x000057bc                __init_array_end = .
                0x000057bc                . = ALIGN (0x4)
 *(.fini)
 .fini          0x000057bc        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
                0x000057bc                _fini
 .fini          0x000057c0        0x8 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
                0x000057c8                . = ALIGN (0x4)
                0x000057c8                __fini_array_start = .
 *(.fini_array)
 .fini_array    0x000057c8        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 *(SORT(.fini_array.*))
                0x000057cc                __fini_array_end = .
                0x000057cc                . = ALIGN (0x4)
 *crtbegin.o(.ctors)
 *(EXCLUDE_FILE(*crtend.o) .ctors)
 *(SORT(.ctors.*))
 *crtend.o(.ctors)
                0x000057cc                . = ALIGN (0x4)
 *crtbegin.o(.dtors)
 *(EXCLUDE_FILE(*crtend.o) .dtors)
 *(SORT(.dtors.*))
 *crtend.o(.dtors)
                0x000057cc                . = ALIGN (0x4)
                0x000057cc                __cy_regions = .
                0x000057cc        0x4 LONG 0x57e0 __cy_region_init_ram
                0x000057d0        0x4 LONG 0x1fff80c8 __cy_region_start_data
                0x000057d4        0x4 LONG 0x4b8 __cy_region_init_size_ram
                0x000057d8        0x4 LONG 0x750 __cy_region_zero_size_ram
                0x000057dc                __cy_regions_end = .
                0x000057e0                . = ALIGN (0x8)
 *fill*         0x000057dc        0x4 
                0x000057e0                _etext = .

.cy_checksum_exclude
                0x000057e0        0x0
 *(.cy_checksum_exclude)

.ramvectors     0x1fff8000       0xc0
                0x1fff8000                __cy_region_start_ram = .
 *(.ramvectors)
 .ramvectors    0x1fff8000       0xc0 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x1fff8000                CyRamVectors

.noinit         0x1fff80c0        0x1
 *(.noinit)
 .noinit        0x1fff80c0        0x1 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
                0x1fff80c0                CyResetStatus

.data           0x1fff80c8      0x4b8 load address 0x000057e0
                0x1fff80c8                __cy_region_start_data = .
 *(.jcr)
 .jcr           0x1fff80c8        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .jcr           0x1fff80c8        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 *(.got.plt)
 *(.got)
 *(.shdata)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x1fff80cc       0x1c .\CortexM3\ARM_GCC_541\Debug\main.o
                0x1fff80cc                noUART
                0x1fff80d0                waitForBus
                0x1fff80d4                HexChar
                0x1fff80e4                noOLED
 .data          0x1fff80e8      0x401 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 *fill*         0x1fff84e9        0x3 
 .data          0x1fff84ec        0x4 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .data          0x1fff84f0       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
                0x1fff84f0                cydelay_32k_ms
                0x1fff84f4                cydelay_freq_khz
                0x1fff84f8                cydelay_freq_mhz
                0x1fff84fc                cydelay_freq_hz
 .data          0x1fff8500       0x1a .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
                0x1fff8500                USBUART_linesCoding
 *fill*         0x1fff851a        0x2 
 .data.impure_data
                0x1fff851c       0x60 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .data._impure_ptr
                0x1fff857c        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
                0x1fff857c                _impure_ptr
                0x1fff8580                . = ALIGN (0x8)
 *(.ram)
                0x1fff8580                _edata = .

.igot.plt       0x1fff8580        0x0 load address 0x00005c98
 .igot.plt      0x1fff8580        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.bss            0x1fff8580      0x750 load address 0x00005c98
                0x1fff8580                PROVIDE (__bss_start__, .)
 *(.shbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x1fff8580       0x1c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .bss           0x1fff859c       0x16 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x1fff859c                intCnt
                0x1fff859d                instCnt
                0x1fff85a0                cntLines
                0x1fff85a4                cntErrs
                0x1fff85a8                extaddr
                0x1fff85ac                cntTime
                0x1fff85b0                instRdCnt
                0x1fff85b1                rdCnt
 .bss           0x1fff85b2       0x10 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .bss           0x1fff85c2        0x1 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
                0x1fff85c2                I2COLED_initVar
 .bss           0x1fff85c3        0x2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
                0x1fff85c3                UART_initVar
 .bss           0x1fff85c5        0x1 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
                0x1fff85c5                USBUART_initVar
 .bss           0x1fff85c6        0x1 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 *fill*         0x1fff85c7        0x1 
 .bss           0x1fff85c8        0x2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
 .bss           0x1fff85ca        0x1 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
                0x1fff85ca                Millis_initVar
 *fill*         0x1fff85cb        0x1 
 .bss.__malloc_sbrk_start
                0x1fff85cc        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-mallocr.o)
                0x1fff85cc                __malloc_sbrk_start
 .bss.__malloc_free_list
                0x1fff85d0        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-mallocr.o)
                0x1fff85d0                __malloc_free_list
 *(COMMON)
 COMMON         0x1fff85d4      0x603 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x1fff85d4                instQueue
                0x1fff89d4                intQueue
                0x1fff8bd4                dva
 *fill*         0x1fff8bd7        0x1 
 COMMON         0x1fff8bd8        0x7 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                0x1fff8bd8                WIDTH
                0x1fff8bda                rotation
                0x1fff8bdc                HEIGHT
                0x1fff8bde                wrap
 COMMON         0x1fff8bdf        0x1 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
                0x1fff8bdf                I2COLED_state
 COMMON         0x1fff8be0       0x11 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
                0x1fff8be0                I2COLED_mstrStatus
                0x1fff8be1                I2COLED_mstrControl
                0x1fff8be2                I2COLED_mstrRdBufIndex
                0x1fff8be3                I2COLED_mstrWrBufIndex
                0x1fff8be4                I2COLED_mstrRdBufPtr
                0x1fff8be8                I2COLED_mstrWrBufSize
                0x1fff8bec                I2COLED_mstrWrBufPtr
                0x1fff8bf0                I2COLED_mstrRdBufSize
 *fill*         0x1fff8bf1        0x3 
 COMMON         0x1fff8bf4       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
                0x1fff8bf4                USBUART_linesChanged
                0x1fff8bf8                USBUART_cdcDataInEp
                0x1fff8bfc                USBUART_cdcCommInInterruptEp
                0x1fff8c00                USBUART_cdcDataOutEp
                0x1fff8c04                USBUART_serialStateBitmap
                0x1fff8c08                USBUART_linesControlBitmap
 COMMON         0x1fff8c0c       0x9a .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                0x1fff8c0c                USBUART_lastPacketSize
                0x1fff8c0d                USBUART_device
                0x1fff8c0e                USBUART_transferByteCount
                0x1fff8c10                USBUART_transferState
                0x1fff8c14                USBUART_interfaceSettingLast
                0x1fff8c18                USBUART_currentTD
                0x1fff8c24                USBUART_interfaceNumber
                0x1fff8c28                USBUART_interfaceClass
                0x1fff8c2c                USBUART_configurationChanged
                0x1fff8c2d                USBUART_ep0Mode
                0x1fff8c2e                USBUART_deviceAddress
                0x1fff8c2f                USBUART_configuration
                0x1fff8c30                USBUART_ep0Count
                0x1fff8c31                USBUART_deviceStatus
                0x1fff8c34                USBUART_EP
                0x1fff8ca0                USBUART_interfaceSetting
                0x1fff8ca2                USBUART_ep0Toggle
                0x1fff8ca4                USBUART_interfaceStatus
 *fill*         0x1fff8ca6        0x2 
 COMMON         0x1fff8ca8       0x22 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_descr.o)
                0x1fff8ca8                USBUART_idSerialNumberStringDescriptor
 *fill*         0x1fff8cca        0x2 
 COMMON         0x1fff8ccc        0x4 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-reent.o)
                0x1fff8ccc                errno
                0x1fff8cd0                . = ALIGN (0x8)
 *(.ram.b)
                0x1fff8cd0                _end = .
                0x1fff8cd0                __end = .
                0x1fff8cd0                PROVIDE (end, .)
                0x1fff8cd0                PROVIDE (__bss_end__, .)
                0x000057e0                __cy_region_init_ram = LOADADDR (.data)
                0x000004b8                __cy_region_init_size_ram = (_edata - ADDR (.data))
                0x00000750                __cy_region_zero_size_ram = (_end - _edata)

.heap           0x1fff8cd0     0x2000 load address 0x00005c98
                0x1fff8cd0                . = _end
                0x1fffacd0                . = (. + 0x2000)
 *fill*         0x1fff8cd0     0x2000 
                0x1fffacd0                __cy_heap_limit = .

.stack          0x20002000     0x6000
                0x20002000                __cy_stack_limit = .
                0x20008000                . = (. + 0x6000)
 *fill*         0x20002000     0x6000 
                0x00000001                ASSERT ((__cy_stack_limit >= __cy_heap_limit), region RAM overflowed with stack)
                0x00000000                cy_checksum_exclude_size = (CY_APPL_LOADABLE == 0x1)?SIZEOF (.cy_checksum_exclude):0x0
                0x00000001                ASSERT ((cy_checksum_exclude_size <= CY_CHECKSUM_EXCLUDE_SIZE), CY_BOOT: Section .cy_checksum_exclude size exceedes specified limit.)

.cyloadermeta
 *(.cyloadermeta)

.cyloadablemeta
 *(.cyloadablemeta)

.cyconfigecc    0x80000000      0xf88
 *(.cyconfigecc)
 .cyconfigecc   0x80000000      0xf88 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x80000000                cy_meta_configecc

.cycustnvl      0x90000000        0x4
 *(.cycustnvl)
 .cycustnvl     0x90000000        0x4 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90000000                cy_meta_custnvl

.cywolatch      0x90100000        0x4
 *(.cywolatch)
 .cywolatch     0x90100000        0x4 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90100000                cy_meta_wonvl

.cyeeprom       0x90200000        0x0
 *(.cyeeprom)
                0x00000001                ASSERT ((. <= ((0x90200000 + ee_offset) + ee_size)), .cyeeprom data will not fit in EEPROM)

.cyflashprotect
                0x90400000      0x100
 *(.cyflashprotect)
 .cyflashprotect
                0x90400000      0x100 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90400000                cy_meta_flashprotect

.cymeta         0x90500000        0xc
 *(.cymeta)
 .cymeta        0x90500000        0xc .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90500000                cy_metadata

.rel.dyn        0x00005c98        0x0 load address 0x9050000c
 .rel.iplt      0x00005c98        0x0 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x00000000     0x1610
 *(.debug_aranges)
 .debug_aranges
                0x00000000       0xd8 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_aranges
                0x000000d8      0x118 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .debug_aranges
                0x000001f0       0x58 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_aranges
                0x00000248       0x18 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_aranges
                0x00000260       0x48 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_aranges
                0x000002a8       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
 .debug_aranges
                0x000002e0      0x2a0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .debug_aranges
                0x00000580       0x98 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .debug_aranges
                0x00000618       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
 .debug_aranges
                0x00000650       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .debug_aranges
                0x00000688       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
 .debug_aranges
                0x000006c0       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
 .debug_aranges
                0x000006f8       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
 .debug_aranges
                0x00000730       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
 .debug_aranges
                0x00000768       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .debug_aranges
                0x000007a0       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .debug_aranges
                0x000007d8       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
 .debug_aranges
                0x00000810       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
 .debug_aranges
                0x00000830       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .debug_aranges
                0x00000868       0x80 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .debug_aranges
                0x000008e8       0xf0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .debug_aranges
                0x000009d8       0xc8 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .debug_aranges
                0x00000aa0       0xe8 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .debug_aranges
                0x00000b88       0x98 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
 .debug_aranges
                0x00000c20       0x40 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
 .debug_aranges
                0x00000c60       0x40 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .debug_aranges
                0x00000ca0       0x80 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
 .debug_aranges
                0x00000d20       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_vnd.o)
 .debug_aranges
                0x00000d40       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .debug_aranges
                0x00000db0       0x48 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .debug_aranges
                0x00000df8       0x88 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .debug_aranges
                0x00000e80       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .debug_aranges
                0x00000eb8       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .debug_aranges
                0x00000ef0       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
 .debug_aranges
                0x00000f18       0x40 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .debug_aranges
                0x00000f58       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
 .debug_aranges
                0x00000f80       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
 .debug_aranges
                0x00000fa8       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
 .debug_aranges
                0x00000fd0       0x40 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .debug_aranges
                0x00001010       0x40 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .debug_aranges
                0x00001050       0x40 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .debug_aranges
                0x00001090       0x80 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .debug_aranges
                0x00001110       0x80 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .debug_aranges
                0x00001190       0x80 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .debug_aranges
                0x00001210       0x80 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .debug_aranges
                0x00001290       0x80 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .debug_aranges
                0x00001310       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
 .debug_aranges
                0x00001338       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .debug_aranges
                0x00001370       0x80 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .debug_aranges
                0x000013f0       0x40 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .debug_aranges
                0x00001430       0x40 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .debug_aranges
                0x00001470       0x40 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .debug_aranges
                0x000014b0       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyBootAsmGnu.o)
 .debug_aranges
                0x000014d0       0x88 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .debug_aranges
                0x00001558       0x80 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .debug_aranges
                0x000015d8       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)
 .debug_aranges
                0x000015f8       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_descr.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x00000000     0xe652
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x00000000     0x290c .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_info    0x0000290c     0x132d .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .debug_info    0x00003c39      0x63c .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_info    0x00004275      0x139 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_info    0x000043ae      0x3bb .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_info    0x00004769      0x11c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
 .debug_info    0x00004885     0x1374 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .debug_info    0x00005bf9      0xa2a .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .debug_info    0x00006623      0x11c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
 .debug_info    0x0000673f      0x11c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .debug_info    0x0000685b      0x11f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
 .debug_info    0x0000697a      0x11f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
 .debug_info    0x00006a99      0x11f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
 .debug_info    0x00006bb8      0x11f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
 .debug_info    0x00006cd7      0x11f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .debug_info    0x00006df6      0x11f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .debug_info    0x00006f15      0x2ab .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
 .debug_info    0x000071c0      0x184 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
 .debug_info    0x00007344      0x207 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .debug_info    0x0000754b      0x407 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .debug_info    0x00007952      0x66d .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .debug_info    0x00007fbf      0x98f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .debug_info    0x0000894e      0xaf7 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .debug_info    0x00009445      0x655 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
 .debug_info    0x00009a9a      0x254 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
 .debug_info    0x00009cee      0x2e4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .debug_info    0x00009fd2      0xb26 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
 .debug_info    0x0000aaf8       0xed .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_vnd.o)
 .debug_info    0x0000abe5      0x283 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .debug_info    0x0000ae68      0x174 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .debug_info    0x0000afdc      0x2f1 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .debug_info    0x0000b2cd      0x11f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .debug_info    0x0000b3ec      0x11f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .debug_info    0x0000b50b       0xd6 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
 .debug_info    0x0000b5e1      0x17d .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .debug_info    0x0000b75e       0xd6 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
 .debug_info    0x0000b834       0xd6 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
 .debug_info    0x0000b90a       0xd6 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
 .debug_info    0x0000b9e0      0x17d .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .debug_info    0x0000bb5d      0x17d .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .debug_info    0x0000bcda      0x17d .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .debug_info    0x0000be57      0x2d2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .debug_info    0x0000c129      0x2d2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .debug_info    0x0000c3fb      0x2d2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .debug_info    0x0000c6cd      0x2d2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .debug_info    0x0000c99f      0x2d2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .debug_info    0x0000cc71       0xd6 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
 .debug_info    0x0000cd47      0x11f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .debug_info    0x0000ce66      0x2d2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .debug_info    0x0000d138      0x17d .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .debug_info    0x0000d2b5      0x17d .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .debug_info    0x0000d432      0x17d .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .debug_info    0x0000d5af       0x85 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyBootAsmGnu.o)
 .debug_info    0x0000d634      0x64d .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .debug_info    0x0000dc81      0x550 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .debug_info    0x0000e1d1      0x1de .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)
 .debug_info    0x0000e3af      0x2a3 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_descr.o)

.debug_abbrev   0x00000000     0x3c77
 *(.debug_abbrev)
 .debug_abbrev  0x00000000      0x2dd .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_abbrev  0x000002dd      0x291 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .debug_abbrev  0x0000056e      0x20d .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_abbrev  0x0000077b       0x77 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_abbrev  0x000007f2      0x1e8 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_abbrev  0x000009da       0x9f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
 .debug_abbrev  0x00000a79      0x254 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .debug_abbrev  0x00000ccd      0x1ab .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .debug_abbrev  0x00000e78       0x9f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
 .debug_abbrev  0x00000f17       0x9f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .debug_abbrev  0x00000fb6       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
 .debug_abbrev  0x00001046       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
 .debug_abbrev  0x000010d6       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
 .debug_abbrev  0x00001166       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
 .debug_abbrev  0x000011f6       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .debug_abbrev  0x00001286       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .debug_abbrev  0x00001316      0x10a .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
 .debug_abbrev  0x00001420       0xb6 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
 .debug_abbrev  0x000014d6       0xfe .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .debug_abbrev  0x000015d4      0x13c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .debug_abbrev  0x00001710      0x15d .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .debug_abbrev  0x0000186d      0x215 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .debug_abbrev  0x00001a82      0x245 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .debug_abbrev  0x00001cc7      0x189 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
 .debug_abbrev  0x00001e50      0x11b .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
 .debug_abbrev  0x00001f6b      0x108 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .debug_abbrev  0x00002073      0x20a .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
 .debug_abbrev  0x0000227d       0x9b .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_vnd.o)
 .debug_abbrev  0x00002318      0x139 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .debug_abbrev  0x00002451       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .debug_abbrev  0x000024e1      0x117 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .debug_abbrev  0x000025f8       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .debug_abbrev  0x00002688       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .debug_abbrev  0x00002718       0x81 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
 .debug_abbrev  0x00002799       0xac .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .debug_abbrev  0x00002845       0x81 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
 .debug_abbrev  0x000028c6       0x81 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
 .debug_abbrev  0x00002947       0x81 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
 .debug_abbrev  0x000029c8       0xac .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .debug_abbrev  0x00002a74       0xac .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .debug_abbrev  0x00002b20       0xac .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .debug_abbrev  0x00002bcc      0x173 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .debug_abbrev  0x00002d3f      0x173 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .debug_abbrev  0x00002eb2      0x173 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .debug_abbrev  0x00003025      0x173 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .debug_abbrev  0x00003198      0x173 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .debug_abbrev  0x0000330b       0x81 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
 .debug_abbrev  0x0000338c       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .debug_abbrev  0x0000341c      0x173 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .debug_abbrev  0x0000358f       0xac .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .debug_abbrev  0x0000363b       0xac .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .debug_abbrev  0x000036e7       0xac .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .debug_abbrev  0x00003793       0x14 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyBootAsmGnu.o)
 .debug_abbrev  0x000037a7      0x1a7 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .debug_abbrev  0x0000394e      0x194 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .debug_abbrev  0x00003ae2       0xe1 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)
 .debug_abbrev  0x00003bc3       0xb4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_descr.o)

.debug_line     0x00000000     0x54f5
 *(.debug_line)
 .debug_line    0x00000000      0x9cf .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_line    0x000009cf      0x60f .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .debug_line    0x00000fde      0x1f9 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_line    0x000011d7      0x141 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_line    0x00001318      0x234 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_line    0x0000154c       0x99 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
 .debug_line    0x000015e5      0x816 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .debug_line    0x00001dfb      0x367 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .debug_line    0x00002162       0x99 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
 .debug_line    0x000021fb       0x97 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .debug_line    0x00002292       0x8f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
 .debug_line    0x00002321       0x8f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
 .debug_line    0x000023b0       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
 .debug_line    0x00002440       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
 .debug_line    0x000024d0       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .debug_line    0x00002560       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .debug_line    0x000025f0       0xe5 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
 .debug_line    0x000026d5      0x11c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
 .debug_line    0x000027f1       0xc3 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .debug_line    0x000028b4      0x205 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .debug_line    0x00002ab9      0x2c4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .debug_line    0x00002d7d      0x2dc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .debug_line    0x00003059      0x2f2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .debug_line    0x0000334b      0x221 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
 .debug_line    0x0000356c       0xe6 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
 .debug_line    0x00003652      0x10e .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .debug_line    0x00003760      0x3e2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
 .debug_line    0x00003b42       0x73 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_vnd.o)
 .debug_line    0x00003bb5      0x17c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .debug_line    0x00003d31       0xbb .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .debug_line    0x00003dec      0x15a .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .debug_line    0x00003f46       0x92 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .debug_line    0x00003fd8       0x92 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .debug_line    0x0000406a       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
 .debug_line    0x000040da       0xae .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .debug_line    0x00004188       0x6b .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
 .debug_line    0x000041f3       0x6b .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
 .debug_line    0x0000425e       0x6b .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
 .debug_line    0x000042c9       0xae .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .debug_line    0x00004377       0xae .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .debug_line    0x00004425       0xae .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .debug_line    0x000044d3      0x134 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .debug_line    0x00004607      0x134 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .debug_line    0x0000473b      0x134 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .debug_line    0x0000486f      0x134 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .debug_line    0x000049a3      0x134 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .debug_line    0x00004ad7       0x6e .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
 .debug_line    0x00004b45       0x92 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .debug_line    0x00004bd7      0x133 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .debug_line    0x00004d0a       0xb1 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .debug_line    0x00004dbb       0xb2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .debug_line    0x00004e6d       0xb2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .debug_line    0x00004f1f       0x66 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyBootAsmGnu.o)
 .debug_line    0x00004f85      0x21a .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .debug_line    0x0000519f      0x260 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .debug_line    0x000053ff       0x95 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)
 .debug_line    0x00005494       0x61 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_descr.o)

.debug_frame    0x00000000     0x3778
 *(.debug_frame)
 .debug_frame   0x00000000      0x388 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_frame   0x00000388      0x3d0 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .debug_frame   0x00000758       0xe4 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_frame   0x0000083c       0xb8 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_frame   0x000008f4       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
 .debug_frame   0x00000944      0x738 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .debug_frame   0x0000107c      0x1f8 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .debug_frame   0x00001274       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
 .debug_frame   0x000012c4       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .debug_frame   0x00001314       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
 .debug_frame   0x00001364       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
 .debug_frame   0x000013b4       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
 .debug_frame   0x00001404       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
 .debug_frame   0x00001454       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .debug_frame   0x000014a4       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .debug_frame   0x000014f4       0x90 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
 .debug_frame   0x00001584       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
 .debug_frame   0x000015b4       0x74 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .debug_frame   0x00001628      0x138 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .debug_frame   0x00001760      0x278 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .debug_frame   0x000019d8      0x1dc .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .debug_frame   0x00001bb4      0x27c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .debug_frame   0x00001e30      0x194 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
 .debug_frame   0x00001fc4       0x6c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
 .debug_frame   0x00002030       0xa0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .debug_frame   0x000020d0      0x17c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
 .debug_frame   0x0000224c       0x20 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_vnd.o)
 .debug_frame   0x0000226c       0xe0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .debug_frame   0x0000234c       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .debug_frame   0x000023bc      0x114 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .debug_frame   0x000024d0       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .debug_frame   0x00002520       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .debug_frame   0x00002570       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
 .debug_frame   0x000025a0       0x78 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .debug_frame   0x00002618       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
 .debug_frame   0x00002648       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
 .debug_frame   0x00002678       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
 .debug_frame   0x000026a8       0x78 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .debug_frame   0x00002720       0x78 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .debug_frame   0x00002798       0x78 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .debug_frame   0x00002810      0x104 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .debug_frame   0x00002914      0x104 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .debug_frame   0x00002a18      0x104 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .debug_frame   0x00002b1c      0x104 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .debug_frame   0x00002c20      0x104 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .debug_frame   0x00002d24       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
 .debug_frame   0x00002d54       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .debug_frame   0x00002da4      0x104 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .debug_frame   0x00002ea8       0x78 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .debug_frame   0x00002f20       0x78 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .debug_frame   0x00002f98       0x78 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .debug_frame   0x00003010      0x194 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .debug_frame   0x000031a4      0x180 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .debug_frame   0x00003324       0x2c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)
 .debug_frame   0x00003350       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .debug_frame   0x00003370       0x28 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .debug_frame   0x00003398       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .debug_frame   0x000033c4       0x28 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memchr-stub.o)
 .debug_frame   0x000033ec       0x28 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .debug_frame   0x00003414       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .debug_frame   0x00003434       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strcmp.o)
 .debug_frame   0x00003454       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strncmp.o)
 .debug_frame   0x00003480       0x28 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strncpy.o)
 .debug_frame   0x000034a8       0x40 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-vsprintf.o)
 .debug_frame   0x000034e8       0x90 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o)
 .debug_frame   0x00003578       0x60 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-vfprintf_i.o)
 .debug_frame   0x000035d8       0x28 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memmove.o)
 .debug_frame   0x00003600       0x38 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-freer.o)
 .debug_frame   0x00003638       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-mallocr.o)
 .debug_frame   0x00003664       0x3c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-reallocr.o)
 .debug_frame   0x000036a0       0x2c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-sbrkr.o)
 .debug_frame   0x000036cc       0x30 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-mlock.o)
 .debug_frame   0x000036fc       0x20 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-msizer.o)
 .debug_frame   0x0000371c       0x5c c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-reent.o)

.debug_str      0x00000000     0x4178
 *(.debug_str)
 .debug_str     0x00000000      0x78f .\CortexM3\ARM_GCC_541\Debug\main.o
                                0x825 (size before relaxing)
 .debug_str     0x0000078f      0x383 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
                                0x64c (size before relaxing)
 .debug_str     0x00000b12      0x18c .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
                                0x339 (size before relaxing)
 .debug_str     0x00000c9e       0x75 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                                0x1d9 (size before relaxing)
 .debug_str     0x00000d13      0x13f .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                                0x2ff (size before relaxing)
 .debug_str     0x00000e52       0x4c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
                                0x1d7 (size before relaxing)
 .debug_str     0x00000e9e      0x823 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
                                0xa3c (size before relaxing)
 .debug_str     0x000016c1      0x365 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
                                0x728 (size before relaxing)
 .debug_str     0x00001a26       0x3c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
                                0x1d7 (size before relaxing)
 .debug_str     0x00001a62       0x3e .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
                                0x1cd (size before relaxing)
 .debug_str     0x00001aa0       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
                                0x1c8 (size before relaxing)
 .debug_str     0x00001ad3       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
                                0x1c8 (size before relaxing)
 .debug_str     0x00001b06       0x36 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
                                0x1cd (size before relaxing)
 .debug_str     0x00001b3c       0x36 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
                                0x1cd (size before relaxing)
 .debug_str     0x00001b72       0x48 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
                                0x1cd (size before relaxing)
 .debug_str     0x00001bba       0x47 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
                                0x1cd (size before relaxing)
 .debug_str     0x00001c01      0x100 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
                                0x306 (size before relaxing)
 .debug_str     0x00001d01       0xa2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
                                0x280 (size before relaxing)
 .debug_str     0x00001da3       0x6a .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
                                0x296 (size before relaxing)
 .debug_str     0x00001e0d      0x161 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
                                0x3f5 (size before relaxing)
 .debug_str     0x00001f6e      0x223 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
                                0x46a (size before relaxing)
 .debug_str     0x00002191      0x40c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
                                0x65f (size before relaxing)
 .debug_str     0x0000259d      0x49b .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
                                0x7c6 (size before relaxing)
 .debug_str     0x00002a38      0x291 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
                                0x63d (size before relaxing)
 .debug_str     0x00002cc9       0x80 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
                                0x2d4 (size before relaxing)
 .debug_str     0x00002d49       0xc6 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
                                0x2e5 (size before relaxing)
 .debug_str     0x00002e0f      0x259 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
                                0x7ac (size before relaxing)
 .debug_str     0x00003068       0x25 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_vnd.o)
                                0x1e2 (size before relaxing)
 .debug_str     0x0000308d      0x183 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
                                0x32b (size before relaxing)
 .debug_str     0x00003210       0x99 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
                                0x236 (size before relaxing)
 .debug_str     0x000032a9      0x147 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
                                0x31c (size before relaxing)
 .debug_str     0x000033f0       0x4f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
                                0x1d7 (size before relaxing)
 .debug_str     0x0000343f       0x50 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
                                0x1d7 (size before relaxing)
 .debug_str     0x0000348f       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
                                0x1ad (size before relaxing)
 .debug_str     0x000034bf       0x61 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
                                0x226 (size before relaxing)
 .debug_str     0x00003520       0x26 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
                                0x19e (size before relaxing)
 .debug_str     0x00003546       0x1d .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
                                0x19e (size before relaxing)
 .debug_str     0x00003563       0x26 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
                                0x19e (size before relaxing)
 .debug_str     0x00003589       0x61 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
                                0x226 (size before relaxing)
 .debug_str     0x000035ea       0x61 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
                                0x226 (size before relaxing)
 .debug_str     0x0000364b       0x61 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
                                0x226 (size before relaxing)
 .debug_str     0x000036ac       0xf2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
                                0x2b7 (size before relaxing)
 .debug_str     0x0000379e       0xf2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
                                0x2b7 (size before relaxing)
 .debug_str     0x00003890       0xf2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
                                0x2b7 (size before relaxing)
 .debug_str     0x00003982       0xf2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
                                0x2b7 (size before relaxing)
 .debug_str     0x00003a74       0xf2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
                                0x2b7 (size before relaxing)
 .debug_str     0x00003b66       0x2c .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
                                0x1a7 (size before relaxing)
 .debug_str     0x00003b92       0x4f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
                                0x1d7 (size before relaxing)
 .debug_str     0x00003be1       0xb4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
                                0x2a9 (size before relaxing)
 .debug_str     0x00003c95       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
                                0x238 (size before relaxing)
 .debug_str     0x00003d05       0x75 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
                                0x23e (size before relaxing)
 .debug_str     0x00003d7a       0x75 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
                                0x23e (size before relaxing)
 .debug_str     0x00003def      0x1b4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
                                0x3b5 (size before relaxing)
 .debug_str     0x00003fa3       0xac .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
                                0x32d (size before relaxing)
 .debug_str     0x0000404f       0x25 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)
                                0x2a1 (size before relaxing)
 .debug_str     0x00004074      0x104 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_descr.o)
                                0x34e (size before relaxing)

.debug_loc      0x00000000     0x55f7
 *(.debug_loc)
 .debug_loc     0x00000000      0x9a2 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_loc     0x000009a2      0xd9c .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .debug_loc     0x0000173e      0x288 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_loc     0x000019c6      0x144 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_loc     0x00001b0a       0x21 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
 .debug_loc     0x00001b2b      0xa11 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .debug_loc     0x0000253c      0x1e4 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .debug_loc     0x00002720       0x21 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
 .debug_loc     0x00002741       0x21 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .debug_loc     0x00002762       0x42 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
 .debug_loc     0x000027a4       0x42 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
 .debug_loc     0x000027e6       0x42 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
 .debug_loc     0x00002828       0x42 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
 .debug_loc     0x0000286a       0x42 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .debug_loc     0x000028ac       0x42 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .debug_loc     0x000028ee       0x39 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
 .debug_loc     0x00002927       0x29 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
 .debug_loc     0x00002950       0x13 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .debug_loc     0x00002963      0x52f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .debug_loc     0x00002e92      0x29d .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .debug_loc     0x0000312f      0x3e1 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .debug_loc     0x00003510      0x557 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .debug_loc     0x00003a67      0x171 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
 .debug_loc     0x00003bd8       0x26 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .debug_loc     0x00003bfe      0x945 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
 .debug_loc     0x00004543      0x128 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .debug_loc     0x0000466b       0x84 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .debug_loc     0x000046ef       0x13 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .debug_loc     0x00004702       0x42 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .debug_loc     0x00004744       0x42 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .debug_loc     0x00004786       0x26 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .debug_loc     0x000047ac       0x26 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .debug_loc     0x000047d2       0x26 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .debug_loc     0x000047f8       0x26 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .debug_loc     0x0000481e       0x56 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .debug_loc     0x00004874       0x56 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .debug_loc     0x000048ca       0x56 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .debug_loc     0x00004920       0x56 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .debug_loc     0x00004976       0x56 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .debug_loc     0x000049cc       0x42 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .debug_loc     0x00004a0e       0x56 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .debug_loc     0x00004a64       0x26 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .debug_loc     0x00004a8a       0x26 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .debug_loc     0x00004ab0       0x26 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .debug_loc     0x00004ad6      0x3b2 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .debug_loc     0x00004e88      0x705 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .debug_loc     0x0000558d       0x6a .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_ranges   0x00000000     0x12f0
 *(.debug_ranges)
 .debug_ranges  0x00000000      0x128 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_ranges  0x00000128      0x120 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .debug_ranges  0x00000248       0x48 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_ranges  0x00000290       0x38 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_ranges  0x000002c8       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
 .debug_ranges  0x000002f0      0x290 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .debug_ranges  0x00000580       0x88 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .debug_ranges  0x00000608       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
 .debug_ranges  0x00000630       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .debug_ranges  0x00000658       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
 .debug_ranges  0x00000680       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
 .debug_ranges  0x000006a8       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
 .debug_ranges  0x000006d0       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
 .debug_ranges  0x000006f8       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .debug_ranges  0x00000720       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .debug_ranges  0x00000748       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
 .debug_ranges  0x00000770       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
 .debug_ranges  0x00000780       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .debug_ranges  0x000007a8       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .debug_ranges  0x00000818       0xe0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .debug_ranges  0x000008f8       0xd0 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .debug_ranges  0x000009c8       0xd8 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .debug_ranges  0x00000aa0       0x88 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
 .debug_ranges  0x00000b28       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
 .debug_ranges  0x00000b58       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .debug_ranges  0x00000b88       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
 .debug_ranges  0x00000bf8       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_vnd.o)
 .debug_ranges  0x00000c08       0x60 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .debug_ranges  0x00000c68       0x38 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .debug_ranges  0x00000ca0       0x78 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .debug_ranges  0x00000d18       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .debug_ranges  0x00000d40       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .debug_ranges  0x00000d68       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
 .debug_ranges  0x00000d80       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .debug_ranges  0x00000db0       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
 .debug_ranges  0x00000dc8       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
 .debug_ranges  0x00000de0       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
 .debug_ranges  0x00000df8       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .debug_ranges  0x00000e28       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .debug_ranges  0x00000e58       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .debug_ranges  0x00000e88       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .debug_ranges  0x00000ef8       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .debug_ranges  0x00000f68       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .debug_ranges  0x00000fd8       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .debug_ranges  0x00001048       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .debug_ranges  0x000010b8       0x18 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
 .debug_ranges  0x000010d0       0x28 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .debug_ranges  0x000010f8       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .debug_ranges  0x00001168       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .debug_ranges  0x00001198       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .debug_ranges  0x000011c8       0x30 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .debug_ranges  0x000011f8       0x78 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .debug_ranges  0x00001270       0x70 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .debug_ranges  0x000012e0       0x10 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)

.comment        0x00000000       0x6e
 .comment       0x00000000       0x6e .\CortexM3\ARM_GCC_541\Debug\main.o
                                 0x6f (size before relaxing)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_vnd.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_descr.o)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.note.gnu.arm.ident
 *(.note.gnu.arm.ident)

.ARM.attributes
                0x00000000       0x29
 *(.ARM.attributes)
 .ARM.attributes
                0x00000000       0x1d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .ARM.attributes
                0x0000001d       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .ARM.attributes
                0x0000004a       0x1b c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.attributes
                0x00000065       0x33 .\CortexM3\ARM_GCC_541\Debug\main.o
 .ARM.attributes
                0x00000098       0x33 .\CortexM3\ARM_GCC_541\Debug\ssd1306.o
 .ARM.attributes
                0x000000cb       0x33 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .ARM.attributes
                0x000000fe       0x33 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .ARM.attributes
                0x00000131       0x33 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .ARM.attributes
                0x00000164       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrL.o)
 .ARM.attributes
                0x00000197       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyLib.o)
 .ARM.attributes
                0x000001ca       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(cyPm.o)
 .ARM.attributes
                0x000001fd       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(AddrH.o)
 .ARM.attributes
                0x00000230       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Dta.o)
 .ARM.attributes
                0x00000263       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MR.o)
 .ARM.attributes
                0x00000296       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(MW.o)
 .ARM.attributes
                0x000002c9       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOR.o)
 .ARM.attributes
                0x000002fc       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(IOW.o)
 .ARM.attributes
                0x0000032f       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CTS.o)
 .ARM.attributes
                0x00000362       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RTL.o)
 .ARM.attributes
                0x00000395       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED.o)
 .ARM.attributes
                0x000003c8       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_INT.o)
 .ARM.attributes
                0x000003fb       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_PM.o)
 .ARM.attributes
                0x0000042e       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(I2COLED_MASTER.o)
 .ARM.attributes
                0x00000461       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART.o)
 .ARM.attributes
                0x00000494       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART.o)
 .ARM.attributes
                0x000004c7       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cdc.o)
 .ARM.attributes
                0x000004fa       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_drv.o)
 .ARM.attributes
                0x0000052d       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_episr.o)
 .ARM.attributes
                0x00000560       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_pm.o)
 .ARM.attributes
                0x00000593       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_std.o)
 .ARM.attributes
                0x000005c6       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_vnd.o)
 .ARM.attributes
                0x000005f9       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(UART_IntClock.o)
 .ARM.attributes
                0x0000062c       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_Dp.o)
 .ARM.attributes
                0x0000065f       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(Millis.o)
 .ARM.attributes
                0x00000692       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSRQ.o)
 .ARM.attributes
                0x000006c5       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BUSAK.o)
 .ARM.attributes
                0x000006f8       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(SRAM_Ctl.o)
 .ARM.attributes
                0x0000072b       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM.o)
 .ARM.attributes
                0x0000075e       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSM.o)
 .ARM.attributes
                0x00000791       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RSU.o)
 .ARM.attributes
                0x000007c4       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD.o)
 .ARM.attributes
                0x000007f7       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU.o)
 .ARM.attributes
                0x0000082a       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD.o)
 .ARM.attributes
                0x0000085d       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST.o)
 .ARM.attributes
                0x00000890       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCM_Int.o)
 .ARM.attributes
                0x000008c3       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RCU_Int.o)
 .ARM.attributes
                0x000008f6       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ROD_Int.o)
 .ARM.attributes
                0x00000929       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RST_Int.o)
 .ARM.attributes
                0x0000095c       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(RRD_Int.o)
 .ARM.attributes
                0x0000098f       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(BusDta.o)
 .ARM.attributes
                0x000009c2       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(nWAIT.o)
 .ARM.attributes
                0x000009f5       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(M1_Int.o)
 .ARM.attributes
                0x00000a28       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(DT_Reg.o)
 .ARM.attributes
                0x00000a5b       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADH_Reg.o)
 .ARM.attributes
                0x00000a8e       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(ADL_Reg.o)
 .ARM.attributes
                0x00000ac1       0x21 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyBootAsmGnu.o)
 .ARM.attributes
                0x00000ae2       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CyFlash.o)
 .ARM.attributes
                0x00000b15       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(CySpc.o)
 .ARM.attributes
                0x00000b48       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_cls.o)
 .ARM.attributes
                0x00000b7b       0x33 .\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.a(USBUART_descr.o)
 .ARM.attributes
                0x00000bae       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .ARM.attributes
                0x00000bdb       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .ARM.attributes
                0x00000c08       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .ARM.attributes
                0x00000c35       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .ARM.attributes
                0x00000c62       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memchr-stub.o)
 .ARM.attributes
                0x00000c8f       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .ARM.attributes
                0x00000cbc       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .ARM.attributes
                0x00000ce9       0x1b c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strcmp.o)
 .ARM.attributes
                0x00000d04       0x17 c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strlen.o)
 .ARM.attributes
                0x00000d1b       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strncmp.o)
 .ARM.attributes
                0x00000d48       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-strncpy.o)
 .ARM.attributes
                0x00000d75       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-vsprintf.o)
 .ARM.attributes
                0x00000da2       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-svfprintf.o)
 .ARM.attributes
                0x00000dcf       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-vfprintf_i.o)
 .ARM.attributes
                0x00000dfc       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memmove.o)
 .ARM.attributes
                0x00000e29       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-freer.o)
 .ARM.attributes
                0x00000e56       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-mallocr.o)
 .ARM.attributes
                0x00000e83       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-reallocr.o)
 .ARM.attributes
                0x00000eb0       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-sbrkr.o)
 .ARM.attributes
                0x00000edd       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-mlock.o)
 .ARM.attributes
                0x00000f0a       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-nano-msizer.o)
 .ARM.attributes
                0x00000f37       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-reent.o)
 .ARM.attributes
                0x00000f64       0x2d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .ARM.attributes
                0x00000f91       0x1d c:/program files (x86)/cypress/psoc creator/4.4/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o

/DISCARD/
 *(.note.GNU-stack)
OUTPUT(C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\CortexM3\ARM_GCC_541\Debug\DTR-1 v2 HW.elf elf32-littlearm)
