Designed a fully pipelined 4Ã—4 matrix multiplication accelerator on Artix-7 FPGA using parallel MAC architecture with balanced adder trees and DSP-optimized multipliers achieving 3-cycle compute latency at 75 MHz.

About mac4_element.v
  Fully synchronous reset (FPGA safe)
  Explicit signed arithmetic
  Correct bit growth handling
  Clean 3-stage pipeline
  Valid signal aligned with data
  DSP inference preserved
  No latches
  No combinational feedback

Bit width Verification (Worst-case)
  127 Ã— 127 = 16129  (14 bits)
  4 Ã— 16129 = 64516  (17 bits needed)
ğŸš€ 4Ã—4 Pipelined Matrix Multiplication Accelerator
Verilog RTL | Artix-7 (Basys-3) | DSP-Optimized Compute Engine
ğŸ“Œ Project Overview

This project implements a high-performance 4Ã—4 matrix multiplication accelerator using a fully pipelined parallel MAC architecture in Verilog.

The design targets the Artix-7 XC7A35T FPGA on the Basys-3 development board and demonstrates:

Balanced adder-tree pipelining

DSP48-based multiplier inference

Timing-aware RTL architecture

Deterministic latency & throughput

Matrix multiplication is the fundamental compute primitive behind modern AI workloads such as CNNs and Transformers.

ğŸ§  Architecture Overview

The accelerator computes:

ğ¶
=
ğ´
Ã—
ğµ
C=AÃ—B

Where A and B are 4Ã—4 signed matrices.

Each output element:

ğ¶
[
ğ‘–
]
[
ğ‘—
]
=
âˆ‘
ğ‘˜
=
0
3
ğ´
[
ğ‘–
]
[
ğ‘˜
]
Ã—
ğµ
[
ğ‘˜
]
[
ğ‘—
]
C[i][j]=
k=0
âˆ‘
3
	â€‹

A[i][k]Ã—B[k][j]
Architecture Highlights

16 parallel MAC compute elements

3-stage pipelined datapath per element

Balanced adder-tree to reduce critical path

Signed fixed-point arithmetic

1 result per clock (after pipeline fill)

ğŸ—ï¸ Micro-Architecture

Each MAC element consists of:

Stage 1 â€“ Parallel Multiplication

4 DSP48-based multipliers

Registered outputs

Stage 2 â€“ First-Level Adder Tree

Two parallel adders

Bit-growth handling

Stage 3 â€“ Final Accumulation

Final addition

Output register

Valid signal alignment

Latency & Throughput

Latency: 3 clock cycles

Throughput: 1 result per clock (pipelined steady-state)

âš™ï¸ Target Platform

FPGA: Xilinx Artix-7 XC7A35T

Board: Basys-3

Toolchain: Vivado

Language: Verilog

ğŸ“‚ Repository Structure
rtl/
  â”œâ”€â”€ mac4_element.v
  â”œâ”€â”€ matrix4x4_core.v
  â”œâ”€â”€ control_fsm.v
  â””â”€â”€ top.v

tb/
  â””â”€â”€ tb_matrix4x4.v

constraints/
  â””â”€â”€ basys3.xdc

ğŸ§ª Verification Strategy

Self-checking testbench

Randomized matrix inputs

Corner-case testing (max/min signed values)

Latency verification

Waveform validation using Vivado Simulator

ğŸ“Š Implementation Results (To Fill After Finalization)

After synthesis & implementation, include this section.

ğŸ“ˆ Post-Synthesis Metrics
Metric	Value
Fmax Achieved	XX MHz
DSP Utilization	XX / 90
LUT Utilization	XX / 33K
FF Utilization	XX
BRAM Usage	XX
Power Estimate	XX mW
âš¡ Performance Analysis

Latency: 3 cycles

Throughput: 1 result per clock

Speedup vs sequential implementation: XXÃ—

Resource vs performance trade-off discussion

ğŸ” Timing Analysis

Worst Negative Slack (WNS): XX ns

Critical Path Location: (e.g., final adder stage)

Pipeline balancing effectiveness

ğŸ† Design Decisions & Trade-offs

Balanced adder tree vs linear accumulation

DSP inference vs LUT multiplication

Register placement for timing closure

Fixed-point arithmetic selection

Clock enable integration for power optimization

ğŸ”® Scalability

The architecture can be extended to:

8Ã—8 matrix accelerator

Time-multiplexed MAC units

AXI-lite interface integration

RISC-V coprocessor attachment

Systolic array upgrade

ğŸ’¼ Resume Impact

This project demonstrates:

RTL datapath design

Pipelining and timing optimization

DSP-aware FPGA design

Hardware accelerator architecture

Control & valid signal alignment

Performance-driven digital design

ğŸ“š Future Improvements

Add AXI interface

Add DMA support

Implement fixed-point Q-format scaling

Compare against systolic array architecture

Port to ASIC synthesis flow

ğŸ‘¨â€ğŸ’» Author

Pratik Uttam Mhasawade
B.Tech Electronics & Telecommunication (VLSI Honors)
Focus: Digital IC Design | AI Hardware | FPGA SoC Architectures
