#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 29 21:21:53 2023
# Process ID: 1688
# Current directory: C:/Users/jiangyi/Desktop/lab4-3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18184 C:\Users\jiangyi\Desktop\lab4-3\lab4-3.xpr
# Log file: C:/Users/jiangyi/Desktop/lab4-3/vivado.log
# Journal file: C:/Users/jiangyi/Desktop/lab4-3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jiangyi/Desktop/lab4-3/lab4-3.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/jiangyi/Desktop/lab4-3/lab4-3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jiangyi/Desktop/lab4-3/Supplementary'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/ALU.v w ]
add_files C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name ROM_D
set_property -dict [list CONFIG.depth {1024} CONFIG.data_width {32} CONFIG.Component_Name {ROM_D} CONFIG.memory_type {rom} CONFIG.coefficient_file {C:/Users/jiangyi/Desktop/lab4-3/I_mem.coe}] [get_ips ROM_D]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ROM_D' to 'ROM_D' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/jiangyi/Desktop/lab4-3/I_mem.coe' provided. It will be converted relative to IP Instance files '../../../../I_mem.coe'
generate_target {instantiation_template} [get_files c:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/ip/ROM_D/ROM_D.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM_D'...
set_property generate_synth_checkpoint false [get_files  c:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/ip/ROM_D/ROM_D.xci]
generate_target all [get_files  c:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/ip/ROM_D/ROM_D.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM_D'...
export_ip_user_files -of_objects [get_files c:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/ip/ROM_D/ROM_D.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/ip/ROM_D/ROM_D.xci] -directory C:/Users/jiangyi/Desktop/lab4-3/lab4-3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jiangyi/Desktop/lab4-3/lab4-3.ip_user_files -ipstatic_source_dir C:/Users/jiangyi/Desktop/lab4-3/lab4-3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jiangyi/Desktop/lab4-3/lab4-3.cache/compile_simlib/modelsim} {questa=C:/Users/jiangyi/Desktop/lab4-3/lab4-3.cache/compile_simlib/questa} {riviera=C:/Users/jiangyi/Desktop/lab4-3/lab4-3.cache/compile_simlib/riviera} {activehdl=C:/Users/jiangyi/Desktop/lab4-3/lab4-3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close [ open C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/regs.v w ]
add_files C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/regs.v
update_compile_order -fileset sources_1
close [ open C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/ImmGen.v w ]
add_files C:/Users/jiangyi/Desktop/lab4-3/lab4-3.srcs/sources_1/new/ImmGen.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 29 22:46:53 2023...
