// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "09/14/2025 17:22:53"

// 
// Device: Altera 10CL080YF780C8G Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test (
	clk,
	rst,
	release_bus,
	s_axis_data_tdata,
	s_axis_data_tvalid,
	s_axis_data_tready,
	s_axis_data_tlast,
	m_axis_data_tdata,
	m_axis_data_tvalid,
	m_axis_data_tready,
	m_axis_data_tlast,
	scl_i,
	scl_o,
	scl_t,
	sda_i,
	sda_o,
	sda_t,
	busy,
	bus_address,
	bus_addressed,
	bus_active,
	enable,
	device_address,
	device_address_mask);
input 	clk;
input 	rst;
input 	release_bus;
input 	[7:0] s_axis_data_tdata;
input 	s_axis_data_tvalid;
output 	s_axis_data_tready;
input 	s_axis_data_tlast;
output 	[7:0] m_axis_data_tdata;
output 	m_axis_data_tvalid;
input 	m_axis_data_tready;
output 	m_axis_data_tlast;
input 	scl_i;
output 	scl_o;
output 	scl_t;
input 	sda_i;
output 	sda_o;
output 	sda_t;
output 	busy;
output 	[6:0] bus_address;
output 	bus_addressed;
output 	bus_active;
input 	enable;
input 	[6:0] device_address;
input 	[6:0] device_address_mask;

// Design Ports Information
// s_axis_data_tready	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_axis_data_tlast	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_axis_data_tdata[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_axis_data_tdata[1]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_axis_data_tdata[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_axis_data_tdata[3]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_axis_data_tdata[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_axis_data_tdata[5]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_axis_data_tdata[6]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_axis_data_tdata[7]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_axis_data_tvalid	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_axis_data_tlast	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scl_o	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scl_t	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sda_o	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sda_t	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busy	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_address[0]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_address[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_address[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_address[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_address[4]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_address[5]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_address[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_addressed	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bus_active	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_axis_data_tvalid	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// release_bus	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m_axis_data_tready	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_address[0]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_address_mask[0]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_address[1]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_address_mask[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_address[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_address_mask[3]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_address_mask[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_address[2]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_address[6]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_address_mask[6]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_address_mask[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_address[5]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_address_mask[4]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// device_address[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_axis_data_tdata[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_axis_data_tdata[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_axis_data_tdata[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_axis_data_tdata[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_axis_data_tdata[4]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_axis_data_tdata[5]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_axis_data_tdata[6]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s_axis_data_tdata[7]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scl_i	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sda_i	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \s_axis_data_tlast~input_o ;
wire \s_axis_data_tready~output_o ;
wire \m_axis_data_tdata[0]~output_o ;
wire \m_axis_data_tdata[1]~output_o ;
wire \m_axis_data_tdata[2]~output_o ;
wire \m_axis_data_tdata[3]~output_o ;
wire \m_axis_data_tdata[4]~output_o ;
wire \m_axis_data_tdata[5]~output_o ;
wire \m_axis_data_tdata[6]~output_o ;
wire \m_axis_data_tdata[7]~output_o ;
wire \m_axis_data_tvalid~output_o ;
wire \m_axis_data_tlast~output_o ;
wire \scl_o~output_o ;
wire \scl_t~output_o ;
wire \sda_o~output_o ;
wire \sda_t~output_o ;
wire \busy~output_o ;
wire \bus_address[0]~output_o ;
wire \bus_address[1]~output_o ;
wire \bus_address[2]~output_o ;
wire \bus_address[3]~output_o ;
wire \bus_address[4]~output_o ;
wire \bus_address[5]~output_o ;
wire \bus_address[6]~output_o ;
wire \bus_addressed~output_o ;
wire \bus_active~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst~input_o ;
wire \release_bus~input_o ;
wire \scl_i~input_o ;
wire \scl_i_filter[0]~0_combout ;
wire \scl_i_filter[1]~feeder_combout ;
wire \scl_i_reg~0_combout ;
wire \scl_i_reg~1_combout ;
wire \scl_i_reg~q ;
wire \sda_i~input_o ;
wire \sda_i_filter[0]~0_combout ;
wire \sda_i_filter[1]~feeder_combout ;
wire \sda_i_reg~0_combout ;
wire \sda_i_reg~1_combout ;
wire \sda_i_reg~q ;
wire \last_sda_i_reg~q ;
wire \m_axis_data_tvalid_next~2_combout ;
wire \s_axis_data_tvalid~input_o ;
wire \last_scl_i_reg~q ;
wire \state_reg~29_combout ;
wire \state_reg~25_combout ;
wire \state_reg~43_combout ;
wire \m_axis_data_tready~input_o ;
wire \mode_read_reg~0_combout ;
wire \stop_bit~0_combout ;
wire \state_reg~33_combout ;
wire \start_bit~0_combout ;
wire \m_axis_data_tvalid_next~4_combout ;
wire \state_reg~34_combout ;
wire \state_reg.STATE_ADDRESS~q ;
wire \device_address_mask[3]~input_o ;
wire \device_address[3]~input_o ;
wire \s_axis_data_tdata[3]~input_o ;
wire \s_axis_data_tdata[2]~input_o ;
wire \data_valid_next~5_combout ;
wire \scl_negedge~combout ;
wire \data_reg[0]~1_combout ;
wire \always0~1_combout ;
wire \state_reg~35_combout ;
wire \state_reg~36_combout ;
wire \state_reg.STATE_READ_2~q ;
wire \sda_o_reg~0_combout ;
wire \data_valid_next~3_combout ;
wire \scl_posedge~0_combout ;
wire \state_reg~26_combout ;
wire \state_reg~31_combout ;
wire \state_reg.STATE_READ_3~q ;
wire \always0~0_combout ;
wire \data_out_reg_valid_next~0_combout ;
wire \state_reg~37_combout ;
wire \state_reg~38_combout ;
wire \state_next.STATE_IDLE~0_combout ;
wire \state_reg~39_combout ;
wire \state_reg.STATE_IDLE~q ;
wire \data_out_reg_valid_next~1_combout ;
wire \data_out_reg_valid_next~2_combout ;
wire \data_out_reg_valid_next~3_combout ;
wire \data_out_reg_valid_reg~q ;
wire \m_axis_data_tvalid_next~3_combout ;
wire \m_axis_data_tvalid_reg~0_combout ;
wire \m_axis_data_tvalid_reg~q ;
wire \state_reg~28_combout ;
wire \data_valid_next~2_combout ;
wire \data_valid_next~4_combout ;
wire \data_valid_next~6_combout ;
wire \data_valid_reg~q ;
wire \scl_o_reg~0_combout ;
wire \scl_o_reg~1_combout ;
wire \scl_o_reg~2_combout ;
wire \scl_o_reg~q ;
wire \state_next~0_combout ;
wire \data_reg[0]~2_combout ;
wire \data_reg[0]~3_combout ;
wire \data_reg[0]~4_combout ;
wire \data_reg[0]~6_combout ;
wire \s_axis_data_tdata[0]~input_o ;
wire \data_reg[0]~0_combout ;
wire \data_reg[0]~5_combout ;
wire \data_reg[0]~7_combout ;
wire \data_reg[0]~8_combout ;
wire \s_axis_data_tdata[1]~input_o ;
wire \Selector20~0_combout ;
wire \data_reg[1]~10_combout ;
wire \data_reg[6]~9_combout ;
wire \data_reg[1]~11_combout ;
wire \Selector19~0_combout ;
wire \Selector18~0_combout ;
wire \device_address_mask[2]~input_o ;
wire \device_address[2]~input_o ;
wire \Equal0~0_combout ;
wire \always0~4_combout ;
wire \device_address_mask[4]~input_o ;
wire \s_axis_data_tdata[4]~input_o ;
wire \Selector17~0_combout ;
wire \device_address[4]~input_o ;
wire \Equal0~2_combout ;
wire \s_axis_data_tdata[5]~input_o ;
wire \Selector16~0_combout ;
wire \s_axis_data_tdata[6]~input_o ;
wire \Selector15~0_combout ;
wire \device_address[6]~input_o ;
wire \device_address_mask[6]~input_o ;
wire \device_address[5]~input_o ;
wire \device_address_mask[5]~input_o ;
wire \Equal0~1_combout ;
wire \always0~5_combout ;
wire \device_address[1]~input_o ;
wire \device_address_mask[1]~input_o ;
wire \device_address_mask[0]~input_o ;
wire \enable~input_o ;
wire \device_address[0]~input_o ;
wire \always0~2_combout ;
wire \always0~3_combout ;
wire \always0~6_combout ;
wire \addr_reg[0]~0_combout ;
wire \mode_read_reg~q ;
wire \state_reg~32_combout ;
wire \state_reg~42_combout ;
wire \state_reg.STATE_WRITE_1~q ;
wire \m_axis_data_tdata_reg[0]~3_combout ;
wire \state_reg~44_combout ;
wire \state_reg.STATE_WRITE_2~q ;
wire \state_reg~41_combout ;
wire \bus_addressed_reg~2_combout ;
wire \state_reg~30_combout ;
wire \state_reg.STATE_ACK~q ;
wire \bit_count_next[0]~4_combout ;
wire \bit_count_reg[0]~7_combout ;
wire \Selector23~0_combout ;
wire \bit_count_reg[0]~4_combout ;
wire \bit_count_reg[0]~5_combout ;
wire \bit_count_reg[0]~6_combout ;
wire \bit_count_next[3]~1_combout ;
wire \bit_count_next[1]~3_combout ;
wire \bit_count_next[2]~2_combout ;
wire \Add0~0_combout ;
wire \bit_count_next[3]~0_combout ;
wire \LessThan0~0_combout ;
wire \s_axis_data_tready_reg~3_combout ;
wire \state_reg~27_combout ;
wire \state_reg~40_combout ;
wire \state_reg.STATE_READ_1~q ;
wire \s_axis_data_tready_reg~2_combout ;
wire \s_axis_data_tready_reg~4_combout ;
wire \s_axis_data_tready_reg~q ;
wire \m_axis_data_tdata_reg[0]~2_combout ;
wire \m_axis_data_tdata_reg[1]~feeder_combout ;
wire \m_axis_data_tdata_reg[2]~feeder_combout ;
wire \m_axis_data_tdata_reg[3]~feeder_combout ;
wire \m_axis_data_tdata_reg[4]~feeder_combout ;
wire \m_axis_data_tdata_reg[5]~feeder_combout ;
wire \m_axis_data_tdata_reg[6]~feeder_combout ;
wire \s_axis_data_tdata[7]~input_o ;
wire \Selector14~0_combout ;
wire \m_axis_data_tdata_reg[7]~feeder_combout ;
wire \m_axis_data_tlast_next~0_combout ;
wire \m_axis_data_tlast_reg~q ;
wire \sda_o_reg~1_combout ;
wire \sda_o_reg~2_combout ;
wire \sda_o_reg~3_combout ;
wire \sda_o_reg~4_combout ;
wire \sda_o_reg~5_combout ;
wire \sda_o_reg~q ;
wire \busy_reg~0_combout ;
wire \busy_reg~q ;
wire \addr_reg[0]~feeder_combout ;
wire \addr_reg[1]~feeder_combout ;
wire \addr_reg[2]~feeder_combout ;
wire \addr_reg[4]~feeder_combout ;
wire \addr_reg[5]~feeder_combout ;
wire \addr_reg[6]~feeder_combout ;
wire \bus_addressed_reg~3_combout ;
wire \bus_addressed_reg~4_combout ;
wire \bus_addressed_reg~q ;
wire \bus_active_reg~0_combout ;
wire \bus_active_reg~q ;
wire [7:0] m_axis_data_tdata_reg;
wire [6:0] addr_reg;
wire [7:0] data_reg;
wire [3:0] bit_count_reg;
wire [3:0] scl_i_filter;
wire [3:0] sda_i_filter;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X62_Y62_N16
cyclone10lp_io_obuf \s_axis_data_tready~output (
	.i(\s_axis_data_tready_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\s_axis_data_tready~output_o ),
	.obar());
// synopsys translate_off
defparam \s_axis_data_tready~output .bus_hold = "false";
defparam \s_axis_data_tready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y62_N23
cyclone10lp_io_obuf \m_axis_data_tdata[0]~output (
	.i(m_axis_data_tdata_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_axis_data_tdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_axis_data_tdata[0]~output .bus_hold = "false";
defparam \m_axis_data_tdata[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y62_N23
cyclone10lp_io_obuf \m_axis_data_tdata[1]~output (
	.i(m_axis_data_tdata_reg[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_axis_data_tdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_axis_data_tdata[1]~output .bus_hold = "false";
defparam \m_axis_data_tdata[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y62_N2
cyclone10lp_io_obuf \m_axis_data_tdata[2]~output (
	.i(m_axis_data_tdata_reg[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_axis_data_tdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_axis_data_tdata[2]~output .bus_hold = "false";
defparam \m_axis_data_tdata[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y62_N9
cyclone10lp_io_obuf \m_axis_data_tdata[3]~output (
	.i(m_axis_data_tdata_reg[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_axis_data_tdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_axis_data_tdata[3]~output .bus_hold = "false";
defparam \m_axis_data_tdata[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y62_N16
cyclone10lp_io_obuf \m_axis_data_tdata[4]~output (
	.i(m_axis_data_tdata_reg[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_axis_data_tdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_axis_data_tdata[4]~output .bus_hold = "false";
defparam \m_axis_data_tdata[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y62_N23
cyclone10lp_io_obuf \m_axis_data_tdata[5]~output (
	.i(m_axis_data_tdata_reg[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_axis_data_tdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_axis_data_tdata[5]~output .bus_hold = "false";
defparam \m_axis_data_tdata[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y62_N16
cyclone10lp_io_obuf \m_axis_data_tdata[6]~output (
	.i(m_axis_data_tdata_reg[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_axis_data_tdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_axis_data_tdata[6]~output .bus_hold = "false";
defparam \m_axis_data_tdata[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y62_N9
cyclone10lp_io_obuf \m_axis_data_tdata[7]~output (
	.i(m_axis_data_tdata_reg[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_axis_data_tdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \m_axis_data_tdata[7]~output .bus_hold = "false";
defparam \m_axis_data_tdata[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y62_N16
cyclone10lp_io_obuf \m_axis_data_tvalid~output (
	.i(\m_axis_data_tvalid_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_axis_data_tvalid~output_o ),
	.obar());
// synopsys translate_off
defparam \m_axis_data_tvalid~output .bus_hold = "false";
defparam \m_axis_data_tvalid~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y62_N2
cyclone10lp_io_obuf \m_axis_data_tlast~output (
	.i(\m_axis_data_tlast_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m_axis_data_tlast~output_o ),
	.obar());
// synopsys translate_off
defparam \m_axis_data_tlast~output .bus_hold = "false";
defparam \m_axis_data_tlast~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y62_N2
cyclone10lp_io_obuf \scl_o~output (
	.i(!\scl_o_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\scl_o~output_o ),
	.obar());
// synopsys translate_off
defparam \scl_o~output .bus_hold = "false";
defparam \scl_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y62_N23
cyclone10lp_io_obuf \scl_t~output (
	.i(!\scl_o_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\scl_t~output_o ),
	.obar());
// synopsys translate_off
defparam \scl_t~output .bus_hold = "false";
defparam \scl_t~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y62_N23
cyclone10lp_io_obuf \sda_o~output (
	.i(!\sda_o_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sda_o~output_o ),
	.obar());
// synopsys translate_off
defparam \sda_o~output .bus_hold = "false";
defparam \sda_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y62_N16
cyclone10lp_io_obuf \sda_t~output (
	.i(!\sda_o_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sda_t~output_o ),
	.obar());
// synopsys translate_off
defparam \sda_t~output .bus_hold = "false";
defparam \sda_t~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y62_N2
cyclone10lp_io_obuf \busy~output (
	.i(\busy_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busy~output_o ),
	.obar());
// synopsys translate_off
defparam \busy~output .bus_hold = "false";
defparam \busy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y62_N16
cyclone10lp_io_obuf \bus_address[0]~output (
	.i(addr_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_address[0]~output .bus_hold = "false";
defparam \bus_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y62_N2
cyclone10lp_io_obuf \bus_address[1]~output (
	.i(addr_reg[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_address[1]~output .bus_hold = "false";
defparam \bus_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y62_N2
cyclone10lp_io_obuf \bus_address[2]~output (
	.i(addr_reg[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_address[2]~output .bus_hold = "false";
defparam \bus_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y62_N23
cyclone10lp_io_obuf \bus_address[3]~output (
	.i(addr_reg[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_address[3]~output .bus_hold = "false";
defparam \bus_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y62_N23
cyclone10lp_io_obuf \bus_address[4]~output (
	.i(addr_reg[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_address[4]~output .bus_hold = "false";
defparam \bus_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y62_N23
cyclone10lp_io_obuf \bus_address[5]~output (
	.i(addr_reg[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_address[5]~output .bus_hold = "false";
defparam \bus_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y62_N9
cyclone10lp_io_obuf \bus_address[6]~output (
	.i(addr_reg[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_address[6]~output .bus_hold = "false";
defparam \bus_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y62_N2
cyclone10lp_io_obuf \bus_addressed~output (
	.i(\bus_addressed_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_addressed~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_addressed~output .bus_hold = "false";
defparam \bus_addressed~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y62_N9
cyclone10lp_io_obuf \bus_active~output (
	.i(\bus_active_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bus_active~output_o ),
	.obar());
// synopsys translate_off
defparam \bus_active~output .bus_hold = "false";
defparam \bus_active~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N1
cyclone10lp_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X67_Y62_N1
cyclone10lp_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y62_N8
cyclone10lp_io_ibuf \release_bus~input (
	.i(release_bus),
	.ibar(gnd),
	.o(\release_bus~input_o ));
// synopsys translate_off
defparam \release_bus~input .bus_hold = "false";
defparam \release_bus~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y62_N8
cyclone10lp_io_ibuf \scl_i~input (
	.i(scl_i),
	.ibar(gnd),
	.o(\scl_i~input_o ));
// synopsys translate_off
defparam \scl_i~input .bus_hold = "false";
defparam \scl_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y61_N24
cyclone10lp_lcell_comb \scl_i_filter[0]~0 (
// Equation(s):
// \scl_i_filter[0]~0_combout  = !\scl_i~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\scl_i~input_o ),
	.cin(gnd),
	.combout(\scl_i_filter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \scl_i_filter[0]~0 .lut_mask = 16'h00FF;
defparam \scl_i_filter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y61_N25
dffeas \scl_i_filter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\scl_i_filter[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scl_i_filter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \scl_i_filter[0] .is_wysiwyg = "true";
defparam \scl_i_filter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N22
cyclone10lp_lcell_comb \scl_i_filter[1]~feeder (
// Equation(s):
// \scl_i_filter[1]~feeder_combout  = scl_i_filter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(scl_i_filter[0]),
	.cin(gnd),
	.combout(\scl_i_filter[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \scl_i_filter[1]~feeder .lut_mask = 16'hFF00;
defparam \scl_i_filter[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y61_N23
dffeas \scl_i_filter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\scl_i_filter[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scl_i_filter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \scl_i_filter[1] .is_wysiwyg = "true";
defparam \scl_i_filter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y61_N25
dffeas \scl_i_filter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(scl_i_filter[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scl_i_filter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \scl_i_filter[2] .is_wysiwyg = "true";
defparam \scl_i_filter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y61_N9
dffeas \scl_i_filter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(scl_i_filter[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scl_i_filter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \scl_i_filter[3] .is_wysiwyg = "true";
defparam \scl_i_filter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N24
cyclone10lp_lcell_comb \scl_i_reg~0 (
// Equation(s):
// \scl_i_reg~0_combout  = (scl_i_filter[1] & ((scl_i_filter[0]) # (!scl_i_filter[2]))) # (!scl_i_filter[1] & (!scl_i_filter[2] & scl_i_filter[0]))

	.dataa(scl_i_filter[1]),
	.datab(gnd),
	.datac(scl_i_filter[2]),
	.datad(scl_i_filter[0]),
	.cin(gnd),
	.combout(\scl_i_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \scl_i_reg~0 .lut_mask = 16'hAF0A;
defparam \scl_i_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N18
cyclone10lp_lcell_comb \scl_i_reg~1 (
// Equation(s):
// \scl_i_reg~1_combout  = (scl_i_filter[2] & ((\scl_i_reg~q ) # ((scl_i_filter[3] & \scl_i_reg~0_combout )))) # (!scl_i_filter[2] & (\scl_i_reg~q  & ((scl_i_filter[3]) # (\scl_i_reg~0_combout ))))

	.dataa(scl_i_filter[2]),
	.datab(scl_i_filter[3]),
	.datac(\scl_i_reg~q ),
	.datad(\scl_i_reg~0_combout ),
	.cin(gnd),
	.combout(\scl_i_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \scl_i_reg~1 .lut_mask = 16'hF8E0;
defparam \scl_i_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y61_N19
dffeas scl_i_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\scl_i_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scl_i_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam scl_i_reg.is_wysiwyg = "true";
defparam scl_i_reg.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X73_Y62_N8
cyclone10lp_io_ibuf \sda_i~input (
	.i(sda_i),
	.ibar(gnd),
	.o(\sda_i~input_o ));
// synopsys translate_off
defparam \sda_i~input .bus_hold = "false";
defparam \sda_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N28
cyclone10lp_lcell_comb \sda_i_filter[0]~0 (
// Equation(s):
// \sda_i_filter[0]~0_combout  = !\sda_i~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sda_i~input_o ),
	.cin(gnd),
	.combout(\sda_i_filter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sda_i_filter[0]~0 .lut_mask = 16'h00FF;
defparam \sda_i_filter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y61_N29
dffeas \sda_i_filter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sda_i_filter[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sda_i_filter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sda_i_filter[0] .is_wysiwyg = "true";
defparam \sda_i_filter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N8
cyclone10lp_lcell_comb \sda_i_filter[1]~feeder (
// Equation(s):
// \sda_i_filter[1]~feeder_combout  = sda_i_filter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(sda_i_filter[0]),
	.cin(gnd),
	.combout(\sda_i_filter[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sda_i_filter[1]~feeder .lut_mask = 16'hFF00;
defparam \sda_i_filter[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y61_N9
dffeas \sda_i_filter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sda_i_filter[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sda_i_filter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sda_i_filter[1] .is_wysiwyg = "true";
defparam \sda_i_filter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y61_N27
dffeas \sda_i_filter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(sda_i_filter[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sda_i_filter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sda_i_filter[2] .is_wysiwyg = "true";
defparam \sda_i_filter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y61_N29
dffeas \sda_i_filter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(sda_i_filter[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sda_i_filter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sda_i_filter[3] .is_wysiwyg = "true";
defparam \sda_i_filter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N26
cyclone10lp_lcell_comb \sda_i_reg~0 (
// Equation(s):
// \sda_i_reg~0_combout  = (sda_i_filter[1] & ((sda_i_filter[0]) # (!sda_i_filter[2]))) # (!sda_i_filter[1] & (!sda_i_filter[2] & sda_i_filter[0]))

	.dataa(gnd),
	.datab(sda_i_filter[1]),
	.datac(sda_i_filter[2]),
	.datad(sda_i_filter[0]),
	.cin(gnd),
	.combout(\sda_i_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \sda_i_reg~0 .lut_mask = 16'hCF0C;
defparam \sda_i_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N30
cyclone10lp_lcell_comb \sda_i_reg~1 (
// Equation(s):
// \sda_i_reg~1_combout  = (sda_i_filter[2] & ((\sda_i_reg~q ) # ((sda_i_filter[3] & \sda_i_reg~0_combout )))) # (!sda_i_filter[2] & (\sda_i_reg~q  & ((sda_i_filter[3]) # (\sda_i_reg~0_combout ))))

	.dataa(sda_i_filter[2]),
	.datab(sda_i_filter[3]),
	.datac(\sda_i_reg~q ),
	.datad(\sda_i_reg~0_combout ),
	.cin(gnd),
	.combout(\sda_i_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \sda_i_reg~1 .lut_mask = 16'hF8E0;
defparam \sda_i_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y61_N31
dffeas sda_i_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sda_i_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sda_i_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam sda_i_reg.is_wysiwyg = "true";
defparam sda_i_reg.power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y61_N7
dffeas last_sda_i_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sda_i_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\last_sda_i_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam last_sda_i_reg.is_wysiwyg = "true";
defparam last_sda_i_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N24
cyclone10lp_lcell_comb \m_axis_data_tvalid_next~2 (
// Equation(s):
// \m_axis_data_tvalid_next~2_combout  = (!\release_bus~input_o  & ((\scl_i_reg~q ) # (\sda_i_reg~q  $ (!\last_sda_i_reg~q ))))

	.dataa(\release_bus~input_o ),
	.datab(\scl_i_reg~q ),
	.datac(\sda_i_reg~q ),
	.datad(\last_sda_i_reg~q ),
	.cin(gnd),
	.combout(\m_axis_data_tvalid_next~2_combout ),
	.cout());
// synopsys translate_off
defparam \m_axis_data_tvalid_next~2 .lut_mask = 16'h5445;
defparam \m_axis_data_tvalid_next~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y62_N8
cyclone10lp_io_ibuf \s_axis_data_tvalid~input (
	.i(s_axis_data_tvalid),
	.ibar(gnd),
	.o(\s_axis_data_tvalid~input_o ));
// synopsys translate_off
defparam \s_axis_data_tvalid~input .bus_hold = "false";
defparam \s_axis_data_tvalid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y61_N7
dffeas last_scl_i_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\scl_i_reg~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\last_scl_i_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam last_scl_i_reg.is_wysiwyg = "true";
defparam last_scl_i_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N30
cyclone10lp_lcell_comb \state_reg~29 (
// Equation(s):
// \state_reg~29_combout  = (\state_reg.STATE_ACK~q  & ((\last_scl_i_reg~q ) # (!\scl_i_reg~q )))

	.dataa(\state_reg.STATE_ACK~q ),
	.datab(\scl_i_reg~q ),
	.datac(gnd),
	.datad(\last_scl_i_reg~q ),
	.cin(gnd),
	.combout(\state_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~29 .lut_mask = 16'hAA22;
defparam \state_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N4
cyclone10lp_lcell_comb \state_reg~25 (
// Equation(s):
// \state_reg~25_combout  = (\rst~input_o ) # (!\m_axis_data_tvalid_next~2_combout )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_axis_data_tvalid_next~2_combout ),
	.cin(gnd),
	.combout(\state_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~25 .lut_mask = 16'hAAFF;
defparam \state_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N20
cyclone10lp_lcell_comb \state_reg~43 (
// Equation(s):
// \state_reg~43_combout  = (\state_reg.STATE_WRITE_2~q  & ((\scl_i_reg~q ) # ((\LessThan0~0_combout ) # (!\last_scl_i_reg~q ))))

	.dataa(\scl_i_reg~q ),
	.datab(\last_scl_i_reg~q ),
	.datac(\LessThan0~0_combout ),
	.datad(\state_reg.STATE_WRITE_2~q ),
	.cin(gnd),
	.combout(\state_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~43 .lut_mask = 16'hFB00;
defparam \state_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X76_Y62_N1
cyclone10lp_io_ibuf \m_axis_data_tready~input (
	.i(m_axis_data_tready),
	.ibar(gnd),
	.o(\m_axis_data_tready~input_o ));
// synopsys translate_off
defparam \m_axis_data_tready~input .bus_hold = "false";
defparam \m_axis_data_tready~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N14
cyclone10lp_lcell_comb \mode_read_reg~0 (
// Equation(s):
// \mode_read_reg~0_combout  = !\sda_i_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sda_i_reg~q ),
	.cin(gnd),
	.combout(\mode_read_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \mode_read_reg~0 .lut_mask = 16'h00FF;
defparam \mode_read_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N8
cyclone10lp_lcell_comb \stop_bit~0 (
// Equation(s):
// \stop_bit~0_combout  = (!\sda_i_reg~q  & (!\scl_i_reg~q  & \last_sda_i_reg~q ))

	.dataa(\sda_i_reg~q ),
	.datab(\scl_i_reg~q ),
	.datac(gnd),
	.datad(\last_sda_i_reg~q ),
	.cin(gnd),
	.combout(\stop_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \stop_bit~0 .lut_mask = 16'h1100;
defparam \stop_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N10
cyclone10lp_lcell_comb \state_reg~33 (
// Equation(s):
// \state_reg~33_combout  = (\state_reg.STATE_ADDRESS~q  & (!\release_bus~input_o  & (!\rst~input_o  & !\stop_bit~0_combout )))

	.dataa(\state_reg.STATE_ADDRESS~q ),
	.datab(\release_bus~input_o ),
	.datac(\rst~input_o ),
	.datad(\stop_bit~0_combout ),
	.cin(gnd),
	.combout(\state_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~33 .lut_mask = 16'h0002;
defparam \state_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N6
cyclone10lp_lcell_comb \start_bit~0 (
// Equation(s):
// \start_bit~0_combout  = (\sda_i_reg~q  & (!\last_sda_i_reg~q  & !\scl_i_reg~q ))

	.dataa(\sda_i_reg~q ),
	.datab(gnd),
	.datac(\last_sda_i_reg~q ),
	.datad(\scl_i_reg~q ),
	.cin(gnd),
	.combout(\start_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \start_bit~0 .lut_mask = 16'h000A;
defparam \start_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N28
cyclone10lp_lcell_comb \m_axis_data_tvalid_next~4 (
// Equation(s):
// \m_axis_data_tvalid_next~4_combout  = (!\scl_i_reg~q  & (\last_scl_i_reg~q  & !\LessThan0~0_combout ))

	.dataa(\scl_i_reg~q ),
	.datab(\last_scl_i_reg~q ),
	.datac(gnd),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\m_axis_data_tvalid_next~4_combout ),
	.cout());
// synopsys translate_off
defparam \m_axis_data_tvalid_next~4 .lut_mask = 16'h0044;
defparam \m_axis_data_tvalid_next~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N8
cyclone10lp_lcell_comb \state_reg~34 (
// Equation(s):
// \state_reg~34_combout  = (\state_reg~33_combout  & (((!\rst~input_o  & \start_bit~0_combout )) # (!\m_axis_data_tvalid_next~4_combout ))) # (!\state_reg~33_combout  & (!\rst~input_o  & (\start_bit~0_combout )))

	.dataa(\state_reg~33_combout ),
	.datab(\rst~input_o ),
	.datac(\start_bit~0_combout ),
	.datad(\m_axis_data_tvalid_next~4_combout ),
	.cin(gnd),
	.combout(\state_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~34 .lut_mask = 16'h30BA;
defparam \state_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y61_N9
dffeas \state_reg.STATE_ADDRESS (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.STATE_ADDRESS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.STATE_ADDRESS .is_wysiwyg = "true";
defparam \state_reg.STATE_ADDRESS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y62_N22
cyclone10lp_io_ibuf \device_address_mask[3]~input (
	.i(device_address_mask[3]),
	.ibar(gnd),
	.o(\device_address_mask[3]~input_o ));
// synopsys translate_off
defparam \device_address_mask[3]~input .bus_hold = "false";
defparam \device_address_mask[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y62_N8
cyclone10lp_io_ibuf \device_address[3]~input (
	.i(device_address[3]),
	.ibar(gnd),
	.o(\device_address[3]~input_o ));
// synopsys translate_off
defparam \device_address[3]~input .bus_hold = "false";
defparam \device_address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y62_N8
cyclone10lp_io_ibuf \s_axis_data_tdata[3]~input (
	.i(s_axis_data_tdata[3]),
	.ibar(gnd),
	.o(\s_axis_data_tdata[3]~input_o ));
// synopsys translate_off
defparam \s_axis_data_tdata[3]~input .bus_hold = "false";
defparam \s_axis_data_tdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y62_N1
cyclone10lp_io_ibuf \s_axis_data_tdata[2]~input (
	.i(s_axis_data_tdata[2]),
	.ibar(gnd),
	.o(\s_axis_data_tdata[2]~input_o ));
// synopsys translate_off
defparam \s_axis_data_tdata[2]~input .bus_hold = "false";
defparam \s_axis_data_tdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N0
cyclone10lp_lcell_comb \data_valid_next~5 (
// Equation(s):
// \data_valid_next~5_combout  = (\state_reg.STATE_READ_1~q  & (\s_axis_data_tvalid~input_o  & \s_axis_data_tready_reg~q ))

	.dataa(\state_reg.STATE_READ_1~q ),
	.datab(gnd),
	.datac(\s_axis_data_tvalid~input_o ),
	.datad(\s_axis_data_tready_reg~q ),
	.cin(gnd),
	.combout(\data_valid_next~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_valid_next~5 .lut_mask = 16'hA000;
defparam \data_valid_next~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N8
cyclone10lp_lcell_comb scl_negedge(
// Equation(s):
// \scl_negedge~combout  = (!\last_scl_i_reg~q  & \scl_i_reg~q )

	.dataa(\last_scl_i_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\scl_i_reg~q ),
	.cin(gnd),
	.combout(\scl_negedge~combout ),
	.cout());
// synopsys translate_off
defparam scl_negedge.lut_mask = 16'h5500;
defparam scl_negedge.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N6
cyclone10lp_lcell_comb \data_reg[0]~1 (
// Equation(s):
// \data_reg[0]~1_combout  = (!\state_reg.STATE_ADDRESS~q  & !\state_reg.STATE_WRITE_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_reg.STATE_ADDRESS~q ),
	.datad(\state_reg.STATE_WRITE_2~q ),
	.cin(gnd),
	.combout(\data_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[0]~1 .lut_mask = 16'h000F;
defparam \data_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N28
cyclone10lp_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\scl_o_reg~q ) # ((!\last_scl_i_reg~q  & \scl_i_reg~q ))

	.dataa(\last_scl_i_reg~q ),
	.datab(gnd),
	.datac(\scl_o_reg~q ),
	.datad(\scl_i_reg~q ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'hF5F0;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N20
cyclone10lp_lcell_comb \state_reg~35 (
// Equation(s):
// \state_reg~35_combout  = (!\LessThan0~0_combout  & (\state_reg.STATE_READ_1~q  & (\data_valid_reg~q  & \always0~1_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(\state_reg.STATE_READ_1~q ),
	.datac(\data_valid_reg~q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\state_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~35 .lut_mask = 16'h4000;
defparam \state_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N16
cyclone10lp_lcell_comb \state_reg~36 (
// Equation(s):
// \state_reg~36_combout  = (!\state_reg~25_combout  & ((\state_reg~35_combout ) # ((!\scl_negedge~combout  & \state_reg.STATE_READ_2~q ))))

	.dataa(\state_reg~25_combout ),
	.datab(\scl_negedge~combout ),
	.datac(\state_reg.STATE_READ_2~q ),
	.datad(\state_reg~35_combout ),
	.cin(gnd),
	.combout(\state_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~36 .lut_mask = 16'h5510;
defparam \state_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y61_N17
dffeas \state_reg.STATE_READ_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_reg~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.STATE_READ_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.STATE_READ_2 .is_wysiwyg = "true";
defparam \state_reg.STATE_READ_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N6
cyclone10lp_lcell_comb \sda_o_reg~0 (
// Equation(s):
// \sda_o_reg~0_combout  = (\data_reg[0]~1_combout  & (!\state_reg.STATE_READ_2~q  & ((\scl_negedge~combout ) # (!\state_reg.STATE_ACK~q ))))

	.dataa(\state_reg.STATE_ACK~q ),
	.datab(\scl_negedge~combout ),
	.datac(\data_reg[0]~1_combout ),
	.datad(\state_reg.STATE_READ_2~q ),
	.cin(gnd),
	.combout(\sda_o_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \sda_o_reg~0 .lut_mask = 16'h00D0;
defparam \sda_o_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N26
cyclone10lp_lcell_comb \data_valid_next~3 (
// Equation(s):
// \data_valid_next~3_combout  = (\state_reg.STATE_READ_1~q ) # (((\state_reg.STATE_ACK~q  & !\mode_read_reg~q )) # (!\sda_o_reg~0_combout ))

	.dataa(\state_reg.STATE_ACK~q ),
	.datab(\state_reg.STATE_READ_1~q ),
	.datac(\mode_read_reg~q ),
	.datad(\sda_o_reg~0_combout ),
	.cin(gnd),
	.combout(\data_valid_next~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_valid_next~3 .lut_mask = 16'hCEFF;
defparam \data_valid_next~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N14
cyclone10lp_lcell_comb \scl_posedge~0 (
// Equation(s):
// \scl_posedge~0_combout  = (\last_scl_i_reg~q  & !\scl_i_reg~q )

	.dataa(\last_scl_i_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\scl_i_reg~q ),
	.cin(gnd),
	.combout(\scl_posedge~0_combout ),
	.cout());
// synopsys translate_off
defparam \scl_posedge~0 .lut_mask = 16'h00AA;
defparam \scl_posedge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N12
cyclone10lp_lcell_comb \state_reg~26 (
// Equation(s):
// \state_reg~26_combout  = (\scl_i_reg~q  & (\state_reg.STATE_READ_2~q  & !\last_scl_i_reg~q ))

	.dataa(gnd),
	.datab(\scl_i_reg~q ),
	.datac(\state_reg.STATE_READ_2~q ),
	.datad(\last_scl_i_reg~q ),
	.cin(gnd),
	.combout(\state_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~26 .lut_mask = 16'h00C0;
defparam \state_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N16
cyclone10lp_lcell_comb \state_reg~31 (
// Equation(s):
// \state_reg~31_combout  = (!\state_reg~25_combout  & ((\state_reg~26_combout ) # ((!\scl_posedge~0_combout  & \state_reg.STATE_READ_3~q ))))

	.dataa(\scl_posedge~0_combout ),
	.datab(\state_reg.STATE_READ_3~q ),
	.datac(\state_reg~25_combout ),
	.datad(\state_reg~26_combout ),
	.cin(gnd),
	.combout(\state_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~31 .lut_mask = 16'h0F04;
defparam \state_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y61_N9
dffeas \state_reg.STATE_READ_3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_reg~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.STATE_READ_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.STATE_READ_3 .is_wysiwyg = "true";
defparam \state_reg.STATE_READ_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N12
cyclone10lp_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (\m_axis_data_tready~input_o ) # (!\m_axis_data_tvalid_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\m_axis_data_tready~input_o ),
	.datad(\m_axis_data_tvalid_reg~q ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'hF0FF;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N22
cyclone10lp_lcell_comb \data_out_reg_valid_next~0 (
// Equation(s):
// \data_out_reg_valid_next~0_combout  = (\always0~0_combout  & (\data_valid_reg~q  & (\always0~1_combout  & \state_reg.STATE_WRITE_1~q )))

	.dataa(\always0~0_combout ),
	.datab(\data_valid_reg~q ),
	.datac(\always0~1_combout ),
	.datad(\state_reg.STATE_WRITE_1~q ),
	.cin(gnd),
	.combout(\data_out_reg_valid_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_reg_valid_next~0 .lut_mask = 16'h8000;
defparam \data_out_reg_valid_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N22
cyclone10lp_lcell_comb \state_reg~37 (
// Equation(s):
// \state_reg~37_combout  = (\rst~input_o ) # ((\scl_posedge~0_combout  & (\state_reg.STATE_READ_3~q  & !\sda_i_reg~q )))

	.dataa(\scl_posedge~0_combout ),
	.datab(\state_reg.STATE_READ_3~q ),
	.datac(\sda_i_reg~q ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\state_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~37 .lut_mask = 16'hFF08;
defparam \state_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N4
cyclone10lp_lcell_comb \state_reg~38 (
// Equation(s):
// \state_reg~38_combout  = (!\start_bit~0_combout  & (((\release_bus~input_o ) # (\stop_bit~0_combout )) # (!\state_reg.STATE_IDLE~q )))

	.dataa(\state_reg.STATE_IDLE~q ),
	.datab(\release_bus~input_o ),
	.datac(\start_bit~0_combout ),
	.datad(\stop_bit~0_combout ),
	.cin(gnd),
	.combout(\state_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~38 .lut_mask = 16'h0F0D;
defparam \state_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N14
cyclone10lp_lcell_comb \state_next.STATE_IDLE~0 (
// Equation(s):
// \state_next.STATE_IDLE~0_combout  = (!\LessThan0~0_combout  & (\state_reg.STATE_ADDRESS~q  & (!\start_bit~0_combout  & \scl_posedge~0_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(\state_reg.STATE_ADDRESS~q ),
	.datac(\start_bit~0_combout ),
	.datad(\scl_posedge~0_combout ),
	.cin(gnd),
	.combout(\state_next.STATE_IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_next.STATE_IDLE~0 .lut_mask = 16'h0400;
defparam \state_next.STATE_IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N12
cyclone10lp_lcell_comb \state_reg~39 (
// Equation(s):
// \state_reg~39_combout  = (!\state_reg~37_combout  & (!\state_reg~38_combout  & ((\always0~6_combout ) # (!\state_next.STATE_IDLE~0_combout ))))

	.dataa(\state_reg~37_combout ),
	.datab(\state_reg~38_combout ),
	.datac(\state_next.STATE_IDLE~0_combout ),
	.datad(\always0~6_combout ),
	.cin(gnd),
	.combout(\state_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~39 .lut_mask = 16'h1101;
defparam \state_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y61_N13
dffeas \state_reg.STATE_IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_reg~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.STATE_IDLE .is_wysiwyg = "true";
defparam \state_reg.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N28
cyclone10lp_lcell_comb \data_out_reg_valid_next~1 (
// Equation(s):
// \data_out_reg_valid_next~1_combout  = (\state_reg.STATE_IDLE~q  & (!\state_reg.STATE_WRITE_1~q  & (\data_out_reg_valid_reg~q  & !\state_reg.STATE_WRITE_2~q )))

	.dataa(\state_reg.STATE_IDLE~q ),
	.datab(\state_reg.STATE_WRITE_1~q ),
	.datac(\data_out_reg_valid_reg~q ),
	.datad(\state_reg.STATE_WRITE_2~q ),
	.cin(gnd),
	.combout(\data_out_reg_valid_next~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_reg_valid_next~1 .lut_mask = 16'h0020;
defparam \data_out_reg_valid_next~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N18
cyclone10lp_lcell_comb \data_out_reg_valid_next~2 (
// Equation(s):
// \data_out_reg_valid_next~2_combout  = (\data_out_reg_valid_next~0_combout ) # ((\data_out_reg_valid_next~1_combout ) # ((\state_reg~28_combout  & \data_out_reg_valid_reg~q )))

	.dataa(\data_out_reg_valid_next~0_combout ),
	.datab(\state_reg~28_combout ),
	.datac(\data_out_reg_valid_reg~q ),
	.datad(\data_out_reg_valid_next~1_combout ),
	.cin(gnd),
	.combout(\data_out_reg_valid_next~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_reg_valid_next~2 .lut_mask = 16'hFFEA;
defparam \data_out_reg_valid_next~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N14
cyclone10lp_lcell_comb \data_out_reg_valid_next~3 (
// Equation(s):
// \data_out_reg_valid_next~3_combout  = (\m_axis_data_tvalid_next~2_combout  & ((\data_out_reg_valid_next~2_combout ) # ((\state_reg~43_combout  & \data_out_reg_valid_reg~q ))))

	.dataa(\state_reg~43_combout ),
	.datab(\m_axis_data_tvalid_next~2_combout ),
	.datac(\data_out_reg_valid_reg~q ),
	.datad(\data_out_reg_valid_next~2_combout ),
	.cin(gnd),
	.combout(\data_out_reg_valid_next~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_out_reg_valid_next~3 .lut_mask = 16'hCC80;
defparam \data_out_reg_valid_next~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y61_N15
dffeas data_out_reg_valid_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_out_reg_valid_next~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out_reg_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam data_out_reg_valid_reg.is_wysiwyg = "true";
defparam data_out_reg_valid_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N24
cyclone10lp_lcell_comb \m_axis_data_tvalid_next~3 (
// Equation(s):
// \m_axis_data_tvalid_next~3_combout  = (\m_axis_data_tvalid_next~2_combout  & (((\LessThan0~0_combout ) # (!\state_reg.STATE_WRITE_2~q )) # (!\scl_posedge~0_combout )))

	.dataa(\scl_posedge~0_combout ),
	.datab(\state_reg.STATE_WRITE_2~q ),
	.datac(\LessThan0~0_combout ),
	.datad(\m_axis_data_tvalid_next~2_combout ),
	.cin(gnd),
	.combout(\m_axis_data_tvalid_next~3_combout ),
	.cout());
// synopsys translate_off
defparam \m_axis_data_tvalid_next~3 .lut_mask = 16'hF700;
defparam \m_axis_data_tvalid_next~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N0
cyclone10lp_lcell_comb \m_axis_data_tvalid_reg~0 (
// Equation(s):
// \m_axis_data_tvalid_reg~0_combout  = (!\rst~input_o  & ((\m_axis_data_tvalid_next~3_combout  & (!\always0~0_combout )) # (!\m_axis_data_tvalid_next~3_combout  & ((\data_out_reg_valid_reg~q )))))

	.dataa(\always0~0_combout ),
	.datab(\rst~input_o ),
	.datac(\data_out_reg_valid_reg~q ),
	.datad(\m_axis_data_tvalid_next~3_combout ),
	.cin(gnd),
	.combout(\m_axis_data_tvalid_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \m_axis_data_tvalid_reg~0 .lut_mask = 16'h1130;
defparam \m_axis_data_tvalid_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y61_N1
dffeas m_axis_data_tvalid_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_axis_data_tvalid_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m_axis_data_tvalid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam m_axis_data_tvalid_reg.is_wysiwyg = "true";
defparam m_axis_data_tvalid_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N12
cyclone10lp_lcell_comb \state_reg~28 (
// Equation(s):
// \state_reg~28_combout  = (\state_reg.STATE_WRITE_1~q  & (((!\m_axis_data_tready~input_o  & \m_axis_data_tvalid_reg~q )) # (!\always0~1_combout )))

	.dataa(\state_reg.STATE_WRITE_1~q ),
	.datab(\m_axis_data_tready~input_o ),
	.datac(\m_axis_data_tvalid_reg~q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\state_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~28 .lut_mask = 16'h20AA;
defparam \state_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N30
cyclone10lp_lcell_comb \data_valid_next~2 (
// Equation(s):
// \data_valid_next~2_combout  = (\state_reg~28_combout ) # ((\state_reg.STATE_READ_3~q  & ((!\scl_posedge~0_combout ) # (!\sda_i_reg~q ))))

	.dataa(\sda_i_reg~q ),
	.datab(\state_reg.STATE_READ_3~q ),
	.datac(\scl_posedge~0_combout ),
	.datad(\state_reg~28_combout ),
	.cin(gnd),
	.combout(\data_valid_next~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_valid_next~2 .lut_mask = 16'hFF4C;
defparam \data_valid_next~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N8
cyclone10lp_lcell_comb \data_valid_next~4 (
// Equation(s):
// \data_valid_next~4_combout  = (\data_valid_reg~q  & (\m_axis_data_tvalid_next~2_combout  & ((\data_valid_next~3_combout ) # (\data_valid_next~2_combout ))))

	.dataa(\data_valid_next~3_combout ),
	.datab(\data_valid_reg~q ),
	.datac(\data_valid_next~2_combout ),
	.datad(\m_axis_data_tvalid_next~2_combout ),
	.cin(gnd),
	.combout(\data_valid_next~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_valid_next~4 .lut_mask = 16'hC800;
defparam \data_valid_next~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N20
cyclone10lp_lcell_comb \data_valid_next~6 (
// Equation(s):
// \data_valid_next~6_combout  = (\data_valid_next~4_combout ) # ((\m_axis_data_tvalid_next~2_combout  & ((\data_valid_next~5_combout ) # (\state_reg~41_combout ))))

	.dataa(\data_valid_next~5_combout ),
	.datab(\m_axis_data_tvalid_next~2_combout ),
	.datac(\data_valid_next~4_combout ),
	.datad(\state_reg~41_combout ),
	.cin(gnd),
	.combout(\data_valid_next~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_valid_next~6 .lut_mask = 16'hFCF8;
defparam \data_valid_next~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y61_N21
dffeas data_valid_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_valid_next~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_valid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam data_valid_reg.is_wysiwyg = "true";
defparam data_valid_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N0
cyclone10lp_lcell_comb \scl_o_reg~0 (
// Equation(s):
// \scl_o_reg~0_combout  = (\always0~1_combout  & ((\state_reg.STATE_READ_1~q  & (!\data_valid_reg~q )) # (!\state_reg.STATE_READ_1~q  & ((!\always0~0_combout )))))

	.dataa(\state_reg.STATE_READ_1~q ),
	.datab(\data_valid_reg~q ),
	.datac(\always0~0_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\scl_o_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \scl_o_reg~0 .lut_mask = 16'h2700;
defparam \scl_o_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N10
cyclone10lp_lcell_comb \scl_o_reg~1 (
// Equation(s):
// \scl_o_reg~1_combout  = (\m_axis_data_tvalid_next~2_combout  & ((\state_reg.STATE_READ_1~q ) # (\state_reg.STATE_WRITE_1~q )))

	.dataa(\m_axis_data_tvalid_next~2_combout ),
	.datab(gnd),
	.datac(\state_reg.STATE_READ_1~q ),
	.datad(\state_reg.STATE_WRITE_1~q ),
	.cin(gnd),
	.combout(\scl_o_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \scl_o_reg~1 .lut_mask = 16'hAAA0;
defparam \scl_o_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N22
cyclone10lp_lcell_comb \scl_o_reg~2 (
// Equation(s):
// \scl_o_reg~2_combout  = (!\rst~input_o  & ((\scl_o_reg~1_combout  & (\scl_o_reg~0_combout )) # (!\scl_o_reg~1_combout  & ((\scl_o_reg~q )))))

	.dataa(\rst~input_o ),
	.datab(\scl_o_reg~0_combout ),
	.datac(\scl_o_reg~q ),
	.datad(\scl_o_reg~1_combout ),
	.cin(gnd),
	.combout(\scl_o_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \scl_o_reg~2 .lut_mask = 16'h4450;
defparam \scl_o_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y61_N23
dffeas scl_o_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\scl_o_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scl_o_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam scl_o_reg.is_wysiwyg = "true";
defparam scl_o_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N20
cyclone10lp_lcell_comb \state_next~0 (
// Equation(s):
// \state_next~0_combout  = (\data_valid_reg~q  & ((\scl_o_reg~q ) # ((!\last_scl_i_reg~q  & \scl_i_reg~q ))))

	.dataa(\last_scl_i_reg~q ),
	.datab(\scl_i_reg~q ),
	.datac(\scl_o_reg~q ),
	.datad(\data_valid_reg~q ),
	.cin(gnd),
	.combout(\state_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_next~0 .lut_mask = 16'hF400;
defparam \state_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N10
cyclone10lp_lcell_comb \data_reg[0]~2 (
// Equation(s):
// \data_reg[0]~2_combout  = (\state_reg.STATE_READ_1~q  & (!\state_next~0_combout  & ((!\s_axis_data_tready_reg~q ) # (!\s_axis_data_tvalid~input_o ))))

	.dataa(\s_axis_data_tvalid~input_o ),
	.datab(\s_axis_data_tready_reg~q ),
	.datac(\state_reg.STATE_READ_1~q ),
	.datad(\state_next~0_combout ),
	.cin(gnd),
	.combout(\data_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[0]~2 .lut_mask = 16'h0070;
defparam \data_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N18
cyclone10lp_lcell_comb \data_reg[0]~3 (
// Equation(s):
// \data_reg[0]~3_combout  = (\data_reg[0]~2_combout ) # ((\data_reg[0]~1_combout  & (!\state_reg.STATE_READ_1~q )) # (!\data_reg[0]~1_combout  & ((!\scl_posedge~0_combout ))))

	.dataa(\data_reg[0]~1_combout ),
	.datab(\state_reg.STATE_READ_1~q ),
	.datac(\scl_posedge~0_combout ),
	.datad(\data_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\data_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[0]~3 .lut_mask = 16'hFF27;
defparam \data_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N20
cyclone10lp_lcell_comb \data_reg[0]~4 (
// Equation(s):
// \data_reg[0]~4_combout  = ((\data_reg[0]~3_combout ) # ((!\LessThan0~0_combout  & \state_reg.STATE_ADDRESS~q ))) # (!\m_axis_data_tvalid_next~2_combout )

	.dataa(\m_axis_data_tvalid_next~2_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\state_reg.STATE_ADDRESS~q ),
	.datad(\data_reg[0]~3_combout ),
	.cin(gnd),
	.combout(\data_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[0]~4 .lut_mask = 16'hFF75;
defparam \data_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N30
cyclone10lp_lcell_comb \data_reg[0]~6 (
// Equation(s):
// \data_reg[0]~6_combout  = (\state_reg.STATE_WRITE_2~q ) # ((\LessThan0~0_combout  & \state_reg.STATE_ADDRESS~q ))

	.dataa(\LessThan0~0_combout ),
	.datab(\state_reg.STATE_ADDRESS~q ),
	.datac(gnd),
	.datad(\state_reg.STATE_WRITE_2~q ),
	.cin(gnd),
	.combout(\data_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[0]~6 .lut_mask = 16'hFF88;
defparam \data_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y62_N22
cyclone10lp_io_ibuf \s_axis_data_tdata[0]~input (
	.i(s_axis_data_tdata[0]),
	.ibar(gnd),
	.o(\s_axis_data_tdata[0]~input_o ));
// synopsys translate_off
defparam \s_axis_data_tdata[0]~input .bus_hold = "false";
defparam \s_axis_data_tdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N18
cyclone10lp_lcell_comb \data_reg[0]~0 (
// Equation(s):
// \data_reg[0]~0_combout  = (\state_reg.STATE_READ_1~q  & ((!\always0~1_combout ) # (!\data_valid_reg~q )))

	.dataa(gnd),
	.datab(\state_reg.STATE_READ_1~q ),
	.datac(\data_valid_reg~q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\data_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[0]~0 .lut_mask = 16'h0CCC;
defparam \data_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N6
cyclone10lp_lcell_comb \data_reg[0]~5 (
// Equation(s):
// \data_reg[0]~5_combout  = (\s_axis_data_tvalid~input_o  & (\s_axis_data_tdata[0]~input_o  & (\s_axis_data_tready_reg~q  & \data_reg[0]~0_combout )))

	.dataa(\s_axis_data_tvalid~input_o ),
	.datab(\s_axis_data_tdata[0]~input_o ),
	.datac(\s_axis_data_tready_reg~q ),
	.datad(\data_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\data_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[0]~5 .lut_mask = 16'h8000;
defparam \data_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N16
cyclone10lp_lcell_comb \data_reg[0]~7 (
// Equation(s):
// \data_reg[0]~7_combout  = (\data_reg[0]~5_combout ) # ((\scl_posedge~0_combout  & (!\sda_i_reg~q  & \data_reg[0]~6_combout )))

	.dataa(\scl_posedge~0_combout ),
	.datab(\sda_i_reg~q ),
	.datac(\data_reg[0]~6_combout ),
	.datad(\data_reg[0]~5_combout ),
	.cin(gnd),
	.combout(\data_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[0]~7 .lut_mask = 16'hFF20;
defparam \data_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N12
cyclone10lp_lcell_comb \data_reg[0]~8 (
// Equation(s):
// \data_reg[0]~8_combout  = (\m_axis_data_tvalid_next~2_combout  & ((\data_reg[0]~7_combout ) # ((\data_reg[0]~4_combout  & data_reg[0])))) # (!\m_axis_data_tvalid_next~2_combout  & (\data_reg[0]~4_combout  & (data_reg[0])))

	.dataa(\m_axis_data_tvalid_next~2_combout ),
	.datab(\data_reg[0]~4_combout ),
	.datac(data_reg[0]),
	.datad(\data_reg[0]~7_combout ),
	.cin(gnd),
	.combout(\data_reg[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[0]~8 .lut_mask = 16'hEAC0;
defparam \data_reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y61_N13
dffeas \data_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data_reg[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[0] .is_wysiwyg = "true";
defparam \data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y62_N22
cyclone10lp_io_ibuf \s_axis_data_tdata[1]~input (
	.i(s_axis_data_tdata[1]),
	.ibar(gnd),
	.o(\s_axis_data_tdata[1]~input_o ));
// synopsys translate_off
defparam \s_axis_data_tdata[1]~input .bus_hold = "false";
defparam \s_axis_data_tdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N24
cyclone10lp_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\state_reg.STATE_READ_1~q  & ((\state_next~0_combout  & (data_reg[0])) # (!\state_next~0_combout  & ((\s_axis_data_tdata[1]~input_o ))))) # (!\state_reg.STATE_READ_1~q  & (data_reg[0]))

	.dataa(data_reg[0]),
	.datab(\state_reg.STATE_READ_1~q ),
	.datac(\state_next~0_combout ),
	.datad(\s_axis_data_tdata[1]~input_o ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'hAEA2;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N18
cyclone10lp_lcell_comb \data_reg[1]~10 (
// Equation(s):
// \data_reg[1]~10_combout  = (\s_axis_data_tvalid~input_o  & (!\s_axis_data_tready_reg~q  & ((!\always0~1_combout ) # (!\data_valid_reg~q )))) # (!\s_axis_data_tvalid~input_o  & (((!\always0~1_combout )) # (!\data_valid_reg~q )))

	.dataa(\s_axis_data_tvalid~input_o ),
	.datab(\data_valid_reg~q ),
	.datac(\s_axis_data_tready_reg~q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\data_reg[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[1]~10 .lut_mask = 16'h135F;
defparam \data_reg[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N26
cyclone10lp_lcell_comb \data_reg[6]~9 (
// Equation(s):
// \data_reg[6]~9_combout  = ((!\state_reg.STATE_WRITE_2~q  & ((!\state_reg.STATE_ADDRESS~q ) # (!\LessThan0~0_combout )))) # (!\scl_posedge~0_combout )

	.dataa(\LessThan0~0_combout ),
	.datab(\state_reg.STATE_ADDRESS~q ),
	.datac(\scl_posedge~0_combout ),
	.datad(\state_reg.STATE_WRITE_2~q ),
	.cin(gnd),
	.combout(\data_reg[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[6]~9 .lut_mask = 16'h0F7F;
defparam \data_reg[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N18
cyclone10lp_lcell_comb \data_reg[1]~11 (
// Equation(s):
// \data_reg[1]~11_combout  = (\m_axis_data_tvalid_next~2_combout  & (((\state_reg.STATE_READ_1~q  & !\data_reg[1]~10_combout )) # (!\data_reg[6]~9_combout )))

	.dataa(\m_axis_data_tvalid_next~2_combout ),
	.datab(\state_reg.STATE_READ_1~q ),
	.datac(\data_reg[1]~10_combout ),
	.datad(\data_reg[6]~9_combout ),
	.cin(gnd),
	.combout(\data_reg[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_reg[1]~11 .lut_mask = 16'h08AA;
defparam \data_reg[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y61_N25
dffeas \data_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_reg[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[1] .is_wysiwyg = "true";
defparam \data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N2
cyclone10lp_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\state_reg.STATE_READ_1~q  & ((\state_next~0_combout  & ((data_reg[1]))) # (!\state_next~0_combout  & (\s_axis_data_tdata[2]~input_o )))) # (!\state_reg.STATE_READ_1~q  & (((data_reg[1]))))

	.dataa(\s_axis_data_tdata[2]~input_o ),
	.datab(\state_reg.STATE_READ_1~q ),
	.datac(\state_next~0_combout ),
	.datad(data_reg[1]),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hFB08;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y61_N3
dffeas \data_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_reg[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[2] .is_wysiwyg = "true";
defparam \data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N4
cyclone10lp_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\state_next~0_combout  & (((data_reg[2])))) # (!\state_next~0_combout  & ((\state_reg.STATE_READ_1~q  & (\s_axis_data_tdata[3]~input_o )) # (!\state_reg.STATE_READ_1~q  & ((data_reg[2])))))

	.dataa(\s_axis_data_tdata[3]~input_o ),
	.datab(data_reg[2]),
	.datac(\state_next~0_combout ),
	.datad(\state_reg.STATE_READ_1~q ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hCACC;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y61_N5
dffeas \data_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_reg[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[3] .is_wysiwyg = "true";
defparam \data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y62_N15
cyclone10lp_io_ibuf \device_address_mask[2]~input (
	.i(device_address_mask[2]),
	.ibar(gnd),
	.o(\device_address_mask[2]~input_o ));
// synopsys translate_off
defparam \device_address_mask[2]~input .bus_hold = "false";
defparam \device_address_mask[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y62_N15
cyclone10lp_io_ibuf \device_address[2]~input (
	.i(device_address[2]),
	.ibar(gnd),
	.o(\device_address[2]~input_o ));
// synopsys translate_off
defparam \device_address[2]~input .bus_hold = "false";
defparam \device_address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N16
cyclone10lp_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\device_address_mask[2]~input_o  & (\device_address[2]~input_o  $ (data_reg[2])))

	.dataa(gnd),
	.datab(\device_address_mask[2]~input_o ),
	.datac(\device_address[2]~input_o ),
	.datad(data_reg[2]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0CC0;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N22
cyclone10lp_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (!\Equal0~0_combout  & ((\device_address[3]~input_o  $ (!data_reg[3])) # (!\device_address_mask[3]~input_o )))

	.dataa(\device_address_mask[3]~input_o ),
	.datab(\device_address[3]~input_o ),
	.datac(data_reg[3]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'h00D7;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y62_N8
cyclone10lp_io_ibuf \device_address_mask[4]~input (
	.i(device_address_mask[4]),
	.ibar(gnd),
	.o(\device_address_mask[4]~input_o ));
// synopsys translate_off
defparam \device_address_mask[4]~input .bus_hold = "false";
defparam \device_address_mask[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y62_N22
cyclone10lp_io_ibuf \s_axis_data_tdata[4]~input (
	.i(s_axis_data_tdata[4]),
	.ibar(gnd),
	.o(\s_axis_data_tdata[4]~input_o ));
// synopsys translate_off
defparam \s_axis_data_tdata[4]~input .bus_hold = "false";
defparam \s_axis_data_tdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N26
cyclone10lp_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\state_reg.STATE_READ_1~q  & ((\state_next~0_combout  & (data_reg[3])) # (!\state_next~0_combout  & ((\s_axis_data_tdata[4]~input_o ))))) # (!\state_reg.STATE_READ_1~q  & (data_reg[3]))

	.dataa(data_reg[3]),
	.datab(\state_reg.STATE_READ_1~q ),
	.datac(\state_next~0_combout ),
	.datad(\s_axis_data_tdata[4]~input_o ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hAEA2;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y61_N27
dffeas \data_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_reg[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[4] .is_wysiwyg = "true";
defparam \data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y62_N1
cyclone10lp_io_ibuf \device_address[4]~input (
	.i(device_address[4]),
	.ibar(gnd),
	.o(\device_address[4]~input_o ));
// synopsys translate_off
defparam \device_address[4]~input .bus_hold = "false";
defparam \device_address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N8
cyclone10lp_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\device_address_mask[4]~input_o  & (data_reg[4] $ (\device_address[4]~input_o )))

	.dataa(gnd),
	.datab(\device_address_mask[4]~input_o ),
	.datac(data_reg[4]),
	.datad(\device_address[4]~input_o ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0CC0;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y62_N1
cyclone10lp_io_ibuf \s_axis_data_tdata[5]~input (
	.i(s_axis_data_tdata[5]),
	.ibar(gnd),
	.o(\s_axis_data_tdata[5]~input_o ));
// synopsys translate_off
defparam \s_axis_data_tdata[5]~input .bus_hold = "false";
defparam \s_axis_data_tdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N20
cyclone10lp_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\state_reg.STATE_READ_1~q  & ((\state_next~0_combout  & (data_reg[4])) # (!\state_next~0_combout  & ((\s_axis_data_tdata[5]~input_o ))))) # (!\state_reg.STATE_READ_1~q  & (data_reg[4]))

	.dataa(data_reg[4]),
	.datab(\state_reg.STATE_READ_1~q ),
	.datac(\state_next~0_combout ),
	.datad(\s_axis_data_tdata[5]~input_o ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hAEA2;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y61_N21
dffeas \data_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_reg[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[5] .is_wysiwyg = "true";
defparam \data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y62_N1
cyclone10lp_io_ibuf \s_axis_data_tdata[6]~input (
	.i(s_axis_data_tdata[6]),
	.ibar(gnd),
	.o(\s_axis_data_tdata[6]~input_o ));
// synopsys translate_off
defparam \s_axis_data_tdata[6]~input .bus_hold = "false";
defparam \s_axis_data_tdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N10
cyclone10lp_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\state_reg.STATE_READ_1~q  & ((\state_next~0_combout  & (data_reg[5])) # (!\state_next~0_combout  & ((\s_axis_data_tdata[6]~input_o ))))) # (!\state_reg.STATE_READ_1~q  & (data_reg[5]))

	.dataa(data_reg[5]),
	.datab(\state_reg.STATE_READ_1~q ),
	.datac(\state_next~0_combout ),
	.datad(\s_axis_data_tdata[6]~input_o ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hAEA2;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y61_N11
dffeas \data_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_reg[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[6] .is_wysiwyg = "true";
defparam \data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y62_N15
cyclone10lp_io_ibuf \device_address[6]~input (
	.i(device_address[6]),
	.ibar(gnd),
	.o(\device_address[6]~input_o ));
// synopsys translate_off
defparam \device_address[6]~input .bus_hold = "false";
defparam \device_address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y62_N1
cyclone10lp_io_ibuf \device_address_mask[6]~input (
	.i(device_address_mask[6]),
	.ibar(gnd),
	.o(\device_address_mask[6]~input_o ));
// synopsys translate_off
defparam \device_address_mask[6]~input .bus_hold = "false";
defparam \device_address_mask[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y62_N8
cyclone10lp_io_ibuf \device_address[5]~input (
	.i(device_address[5]),
	.ibar(gnd),
	.o(\device_address[5]~input_o ));
// synopsys translate_off
defparam \device_address[5]~input .bus_hold = "false";
defparam \device_address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y62_N8
cyclone10lp_io_ibuf \device_address_mask[5]~input (
	.i(device_address_mask[5]),
	.ibar(gnd),
	.o(\device_address_mask[5]~input_o ));
// synopsys translate_off
defparam \device_address_mask[5]~input .bus_hold = "false";
defparam \device_address_mask[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N12
cyclone10lp_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\device_address_mask[5]~input_o  & (\device_address[5]~input_o  $ (data_reg[5])))

	.dataa(\device_address[5]~input_o ),
	.datab(gnd),
	.datac(\device_address_mask[5]~input_o ),
	.datad(data_reg[5]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h50A0;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N30
cyclone10lp_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = (!\Equal0~1_combout  & ((data_reg[6] $ (!\device_address[6]~input_o )) # (!\device_address_mask[6]~input_o )))

	.dataa(data_reg[6]),
	.datab(\device_address[6]~input_o ),
	.datac(\device_address_mask[6]~input_o ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \always0~5 .lut_mask = 16'h009F;
defparam \always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y62_N1
cyclone10lp_io_ibuf \device_address[1]~input (
	.i(device_address[1]),
	.ibar(gnd),
	.o(\device_address[1]~input_o ));
// synopsys translate_off
defparam \device_address[1]~input .bus_hold = "false";
defparam \device_address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y62_N15
cyclone10lp_io_ibuf \device_address_mask[1]~input (
	.i(device_address_mask[1]),
	.ibar(gnd),
	.o(\device_address_mask[1]~input_o ));
// synopsys translate_off
defparam \device_address_mask[1]~input .bus_hold = "false";
defparam \device_address_mask[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y62_N15
cyclone10lp_io_ibuf \device_address_mask[0]~input (
	.i(device_address_mask[0]),
	.ibar(gnd),
	.o(\device_address_mask[0]~input_o ));
// synopsys translate_off
defparam \device_address_mask[0]~input .bus_hold = "false";
defparam \device_address_mask[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y62_N1
cyclone10lp_io_ibuf \enable~input (
	.i(enable),
	.ibar(gnd),
	.o(\enable~input_o ));
// synopsys translate_off
defparam \enable~input .bus_hold = "false";
defparam \enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y62_N8
cyclone10lp_io_ibuf \device_address[0]~input (
	.i(device_address[0]),
	.ibar(gnd),
	.o(\device_address[0]~input_o ));
// synopsys translate_off
defparam \device_address[0]~input .bus_hold = "false";
defparam \device_address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N22
cyclone10lp_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (\enable~input_o  & ((\device_address[0]~input_o  $ (!data_reg[0])) # (!\device_address_mask[0]~input_o )))

	.dataa(\device_address_mask[0]~input_o ),
	.datab(\enable~input_o ),
	.datac(\device_address[0]~input_o ),
	.datad(data_reg[0]),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'hC44C;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N6
cyclone10lp_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (\always0~2_combout  & ((\device_address[1]~input_o  $ (!data_reg[1])) # (!\device_address_mask[1]~input_o )))

	.dataa(\device_address[1]~input_o ),
	.datab(data_reg[1]),
	.datac(\device_address_mask[1]~input_o ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'h9F00;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N14
cyclone10lp_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = (\always0~4_combout  & (!\Equal0~2_combout  & (\always0~5_combout  & \always0~3_combout )))

	.dataa(\always0~4_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\always0~5_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \always0~6 .lut_mask = 16'h2000;
defparam \always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N8
cyclone10lp_lcell_comb \addr_reg[0]~0 (
// Equation(s):
// \addr_reg[0]~0_combout  = (\m_axis_data_tvalid_next~2_combout  & (\state_reg.STATE_ADDRESS~q  & (\m_axis_data_tvalid_next~4_combout  & \always0~6_combout )))

	.dataa(\m_axis_data_tvalid_next~2_combout ),
	.datab(\state_reg.STATE_ADDRESS~q ),
	.datac(\m_axis_data_tvalid_next~4_combout ),
	.datad(\always0~6_combout ),
	.cin(gnd),
	.combout(\addr_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[0]~0 .lut_mask = 16'h8000;
defparam \addr_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y61_N15
dffeas mode_read_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mode_read_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mode_read_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam mode_read_reg.is_wysiwyg = "true";
defparam mode_read_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N28
cyclone10lp_lcell_comb \state_reg~32 (
// Equation(s):
// \state_reg~32_combout  = (\state_reg.STATE_ACK~q  & (!\mode_read_reg~q  & (\scl_i_reg~q  & !\last_scl_i_reg~q )))

	.dataa(\state_reg.STATE_ACK~q ),
	.datab(\mode_read_reg~q ),
	.datac(\scl_i_reg~q ),
	.datad(\last_scl_i_reg~q ),
	.cin(gnd),
	.combout(\state_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~32 .lut_mask = 16'h0020;
defparam \state_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N26
cyclone10lp_lcell_comb \state_reg~42 (
// Equation(s):
// \state_reg~42_combout  = (!\rst~input_o  & (\m_axis_data_tvalid_next~2_combout  & ((\state_reg~32_combout ) # (\state_reg~28_combout ))))

	.dataa(\rst~input_o ),
	.datab(\m_axis_data_tvalid_next~2_combout ),
	.datac(\state_reg~32_combout ),
	.datad(\state_reg~28_combout ),
	.cin(gnd),
	.combout(\state_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~42 .lut_mask = 16'h4440;
defparam \state_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y61_N27
dffeas \state_reg.STATE_WRITE_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_reg~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.STATE_WRITE_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.STATE_WRITE_1 .is_wysiwyg = "true";
defparam \state_reg.STATE_WRITE_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N10
cyclone10lp_lcell_comb \m_axis_data_tdata_reg[0]~3 (
// Equation(s):
// \m_axis_data_tdata_reg[0]~3_combout  = (\state_reg.STATE_WRITE_1~q  & (\always0~1_combout  & ((\m_axis_data_tready~input_o ) # (!\m_axis_data_tvalid_reg~q ))))

	.dataa(\m_axis_data_tready~input_o ),
	.datab(\state_reg.STATE_WRITE_1~q ),
	.datac(\m_axis_data_tvalid_reg~q ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\m_axis_data_tdata_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \m_axis_data_tdata_reg[0]~3 .lut_mask = 16'h8C00;
defparam \m_axis_data_tdata_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N18
cyclone10lp_lcell_comb \state_reg~44 (
// Equation(s):
// \state_reg~44_combout  = (!\rst~input_o  & (\m_axis_data_tvalid_next~2_combout  & ((\state_reg~43_combout ) # (\m_axis_data_tdata_reg[0]~3_combout ))))

	.dataa(\rst~input_o ),
	.datab(\state_reg~43_combout ),
	.datac(\m_axis_data_tvalid_next~2_combout ),
	.datad(\m_axis_data_tdata_reg[0]~3_combout ),
	.cin(gnd),
	.combout(\state_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~44 .lut_mask = 16'h5040;
defparam \state_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y61_N19
dffeas \state_reg.STATE_WRITE_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_reg~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.STATE_WRITE_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.STATE_WRITE_2 .is_wysiwyg = "true";
defparam \state_reg.STATE_WRITE_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N24
cyclone10lp_lcell_comb \state_reg~41 (
// Equation(s):
// \state_reg~41_combout  = (\last_scl_i_reg~q  & (!\scl_i_reg~q  & (!\LessThan0~0_combout  & \state_reg.STATE_WRITE_2~q )))

	.dataa(\last_scl_i_reg~q ),
	.datab(\scl_i_reg~q ),
	.datac(\LessThan0~0_combout ),
	.datad(\state_reg.STATE_WRITE_2~q ),
	.cin(gnd),
	.combout(\state_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~41 .lut_mask = 16'h0200;
defparam \state_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N28
cyclone10lp_lcell_comb \bus_addressed_reg~2 (
// Equation(s):
// \bus_addressed_reg~2_combout  = (\state_reg.STATE_ADDRESS~q  & (\scl_posedge~0_combout  & (\always0~6_combout  & !\LessThan0~0_combout )))

	.dataa(\state_reg.STATE_ADDRESS~q ),
	.datab(\scl_posedge~0_combout ),
	.datac(\always0~6_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\bus_addressed_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \bus_addressed_reg~2 .lut_mask = 16'h0080;
defparam \bus_addressed_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N2
cyclone10lp_lcell_comb \state_reg~30 (
// Equation(s):
// \state_reg~30_combout  = (!\state_reg~25_combout  & ((\state_reg~29_combout ) # ((\state_reg~41_combout ) # (\bus_addressed_reg~2_combout ))))

	.dataa(\state_reg~29_combout ),
	.datab(\state_reg~25_combout ),
	.datac(\state_reg~41_combout ),
	.datad(\bus_addressed_reg~2_combout ),
	.cin(gnd),
	.combout(\state_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~30 .lut_mask = 16'h3332;
defparam \state_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y61_N3
dffeas \state_reg.STATE_ACK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.STATE_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.STATE_ACK .is_wysiwyg = "true";
defparam \state_reg.STATE_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N16
cyclone10lp_lcell_comb \bit_count_next[0]~4 (
// Equation(s):
// \bit_count_next[0]~4_combout  = (\start_bit~0_combout ) # ((\state_reg.STATE_READ_3~q  $ (\state_reg.STATE_ACK~q )) # (!bit_count_reg[0]))

	.dataa(\state_reg.STATE_READ_3~q ),
	.datab(\start_bit~0_combout ),
	.datac(bit_count_reg[0]),
	.datad(\state_reg.STATE_ACK~q ),
	.cin(gnd),
	.combout(\bit_count_next[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bit_count_next[0]~4 .lut_mask = 16'hDFEF;
defparam \bit_count_next[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N26
cyclone10lp_lcell_comb \bit_count_reg[0]~7 (
// Equation(s):
// \bit_count_reg[0]~7_combout  = (!\state_reg.STATE_READ_1~q  & (((!\state_reg.STATE_WRITE_2~q  & !\state_reg.STATE_ADDRESS~q )) # (!\scl_posedge~0_combout )))

	.dataa(\state_reg.STATE_WRITE_2~q ),
	.datab(\state_reg.STATE_READ_1~q ),
	.datac(\state_reg.STATE_ADDRESS~q ),
	.datad(\scl_posedge~0_combout ),
	.cin(gnd),
	.combout(\bit_count_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bit_count_reg[0]~7 .lut_mask = 16'h0133;
defparam \bit_count_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N14
cyclone10lp_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\sda_i_reg~q  & (\last_scl_i_reg~q  & (\state_reg.STATE_READ_3~q  & !\scl_i_reg~q )))

	.dataa(\sda_i_reg~q ),
	.datab(\last_scl_i_reg~q ),
	.datac(\state_reg.STATE_READ_3~q ),
	.datad(\scl_i_reg~q ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'h0080;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N2
cyclone10lp_lcell_comb \bit_count_reg[0]~4 (
// Equation(s):
// \bit_count_reg[0]~4_combout  = (!\start_bit~0_combout  & (!\Selector23~0_combout  & ((!\scl_negedge~combout ) # (!\state_reg.STATE_ACK~q ))))

	.dataa(\start_bit~0_combout ),
	.datab(\state_reg.STATE_ACK~q ),
	.datac(\Selector23~0_combout ),
	.datad(\scl_negedge~combout ),
	.cin(gnd),
	.combout(\bit_count_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \bit_count_reg[0]~4 .lut_mask = 16'h0105;
defparam \bit_count_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N10
cyclone10lp_lcell_comb \bit_count_reg[0]~5 (
// Equation(s):
// \bit_count_reg[0]~5_combout  = (\bit_count_reg[0]~4_combout  & (((\data_reg[0]~0_combout ) # (\bit_count_reg[0]~7_combout )) # (!\LessThan0~0_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(\data_reg[0]~0_combout ),
	.datac(\bit_count_reg[0]~7_combout ),
	.datad(\bit_count_reg[0]~4_combout ),
	.cin(gnd),
	.combout(\bit_count_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bit_count_reg[0]~5 .lut_mask = 16'hFD00;
defparam \bit_count_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N0
cyclone10lp_lcell_comb \bit_count_reg[0]~6 (
// Equation(s):
// \bit_count_reg[0]~6_combout  = (!\bit_count_reg[0]~5_combout  & ((\start_bit~0_combout ) # ((!\stop_bit~0_combout  & !\release_bus~input_o ))))

	.dataa(\stop_bit~0_combout ),
	.datab(\release_bus~input_o ),
	.datac(\start_bit~0_combout ),
	.datad(\bit_count_reg[0]~5_combout ),
	.cin(gnd),
	.combout(\bit_count_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \bit_count_reg[0]~6 .lut_mask = 16'h00F1;
defparam \bit_count_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y61_N17
dffeas \bit_count_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bit_count_next[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_count_reg[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_count_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_count_reg[0] .is_wysiwyg = "true";
defparam \bit_count_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y61_N6
cyclone10lp_lcell_comb \bit_count_next[3]~1 (
// Equation(s):
// \bit_count_next[3]~1_combout  = (!\start_bit~0_combout  & (\state_reg.STATE_READ_3~q  $ (!\state_reg.STATE_ACK~q )))

	.dataa(\start_bit~0_combout ),
	.datab(\state_reg.STATE_READ_3~q ),
	.datac(gnd),
	.datad(\state_reg.STATE_ACK~q ),
	.cin(gnd),
	.combout(\bit_count_next[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_count_next[3]~1 .lut_mask = 16'h4411;
defparam \bit_count_next[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N12
cyclone10lp_lcell_comb \bit_count_next[1]~3 (
// Equation(s):
// \bit_count_next[1]~3_combout  = (bit_count_reg[0] $ (!bit_count_reg[1])) # (!\bit_count_next[3]~1_combout )

	.dataa(gnd),
	.datab(bit_count_reg[0]),
	.datac(bit_count_reg[1]),
	.datad(\bit_count_next[3]~1_combout ),
	.cin(gnd),
	.combout(\bit_count_next[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bit_count_next[1]~3 .lut_mask = 16'hC3FF;
defparam \bit_count_next[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y61_N13
dffeas \bit_count_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bit_count_next[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_count_reg[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_count_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_count_reg[1] .is_wysiwyg = "true";
defparam \bit_count_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N4
cyclone10lp_lcell_comb \bit_count_next[2]~2 (
// Equation(s):
// \bit_count_next[2]~2_combout  = (bit_count_reg[2] $ (((!bit_count_reg[1] & !bit_count_reg[0])))) # (!\bit_count_next[3]~1_combout )

	.dataa(bit_count_reg[1]),
	.datab(bit_count_reg[0]),
	.datac(bit_count_reg[2]),
	.datad(\bit_count_next[3]~1_combout ),
	.cin(gnd),
	.combout(\bit_count_next[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bit_count_next[2]~2 .lut_mask = 16'hE1FF;
defparam \bit_count_next[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y61_N5
dffeas \bit_count_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bit_count_next[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_count_reg[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_count_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_count_reg[2] .is_wysiwyg = "true";
defparam \bit_count_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y61_N18
cyclone10lp_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = bit_count_reg[3] $ (((bit_count_reg[0]) # ((bit_count_reg[1]) # (bit_count_reg[2]))))

	.dataa(bit_count_reg[0]),
	.datab(bit_count_reg[3]),
	.datac(bit_count_reg[1]),
	.datad(bit_count_reg[2]),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h3336;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N22
cyclone10lp_lcell_comb \bit_count_next[3]~0 (
// Equation(s):
// \bit_count_next[3]~0_combout  = (!\start_bit~0_combout  & (!\Add0~0_combout  & (\state_reg.STATE_ACK~q  $ (!\state_reg.STATE_READ_3~q ))))

	.dataa(\state_reg.STATE_ACK~q ),
	.datab(\start_bit~0_combout ),
	.datac(\state_reg.STATE_READ_3~q ),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\bit_count_next[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_count_next[3]~0 .lut_mask = 16'h0021;
defparam \bit_count_next[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y61_N23
dffeas \bit_count_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bit_count_next[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_count_reg[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_count_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_count_reg[3] .is_wysiwyg = "true";
defparam \bit_count_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N24
cyclone10lp_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (bit_count_reg[3]) # ((bit_count_reg[0]) # ((bit_count_reg[2]) # (bit_count_reg[1])))

	.dataa(bit_count_reg[3]),
	.datab(bit_count_reg[0]),
	.datac(bit_count_reg[2]),
	.datad(bit_count_reg[1]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFFFE;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N28
cyclone10lp_lcell_comb \s_axis_data_tready_reg~3 (
// Equation(s):
// \s_axis_data_tready_reg~3_combout  = (!\Selector23~0_combout  & (((!\scl_negedge~combout ) # (!\mode_read_reg~q )) # (!\state_reg.STATE_ACK~q )))

	.dataa(\state_reg.STATE_ACK~q ),
	.datab(\mode_read_reg~q ),
	.datac(\scl_negedge~combout ),
	.datad(\Selector23~0_combout ),
	.cin(gnd),
	.combout(\s_axis_data_tready_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \s_axis_data_tready_reg~3 .lut_mask = 16'h007F;
defparam \s_axis_data_tready_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N30
cyclone10lp_lcell_comb \state_reg~27 (
// Equation(s):
// \state_reg~27_combout  = (\data_reg[0]~0_combout ) # (((\LessThan0~0_combout  & \state_reg.STATE_READ_1~q )) # (!\s_axis_data_tready_reg~3_combout ))

	.dataa(\LessThan0~0_combout ),
	.datab(\state_reg.STATE_READ_1~q ),
	.datac(\data_reg[0]~0_combout ),
	.datad(\s_axis_data_tready_reg~3_combout ),
	.cin(gnd),
	.combout(\state_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~27 .lut_mask = 16'hF8FF;
defparam \state_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y61_N20
cyclone10lp_lcell_comb \state_reg~40 (
// Equation(s):
// \state_reg~40_combout  = (\m_axis_data_tvalid_next~2_combout  & (!\rst~input_o  & \state_reg~27_combout ))

	.dataa(gnd),
	.datab(\m_axis_data_tvalid_next~2_combout ),
	.datac(\rst~input_o ),
	.datad(\state_reg~27_combout ),
	.cin(gnd),
	.combout(\state_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \state_reg~40 .lut_mask = 16'h0C00;
defparam \state_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y61_N21
dffeas \state_reg.STATE_READ_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_reg~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_reg.STATE_READ_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_reg.STATE_READ_1 .is_wysiwyg = "true";
defparam \state_reg.STATE_READ_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N26
cyclone10lp_lcell_comb \s_axis_data_tready_reg~2 (
// Equation(s):
// \s_axis_data_tready_reg~2_combout  = (\state_reg.STATE_READ_1~q  & (!\data_valid_reg~q  & ((!\s_axis_data_tready_reg~q ) # (!\s_axis_data_tvalid~input_o ))))

	.dataa(\s_axis_data_tvalid~input_o ),
	.datab(\state_reg.STATE_READ_1~q ),
	.datac(\data_valid_reg~q ),
	.datad(\s_axis_data_tready_reg~q ),
	.cin(gnd),
	.combout(\s_axis_data_tready_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \s_axis_data_tready_reg~2 .lut_mask = 16'h040C;
defparam \s_axis_data_tready_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N4
cyclone10lp_lcell_comb \s_axis_data_tready_reg~4 (
// Equation(s):
// \s_axis_data_tready_reg~4_combout  = (!\rst~input_o  & (\m_axis_data_tvalid_next~2_combout  & ((\s_axis_data_tready_reg~2_combout ) # (!\s_axis_data_tready_reg~3_combout ))))

	.dataa(\rst~input_o ),
	.datab(\m_axis_data_tvalid_next~2_combout ),
	.datac(\s_axis_data_tready_reg~2_combout ),
	.datad(\s_axis_data_tready_reg~3_combout ),
	.cin(gnd),
	.combout(\s_axis_data_tready_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \s_axis_data_tready_reg~4 .lut_mask = 16'h4044;
defparam \s_axis_data_tready_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y61_N5
dffeas s_axis_data_tready_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\s_axis_data_tready_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s_axis_data_tready_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam s_axis_data_tready_reg.is_wysiwyg = "true";
defparam s_axis_data_tready_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N4
cyclone10lp_lcell_comb \m_axis_data_tdata_reg[0]~2 (
// Equation(s):
// \m_axis_data_tdata_reg[0]~2_combout  = (\m_axis_data_tvalid_next~2_combout  & (\data_valid_reg~q  & \m_axis_data_tdata_reg[0]~3_combout ))

	.dataa(\m_axis_data_tvalid_next~2_combout ),
	.datab(\data_valid_reg~q ),
	.datac(gnd),
	.datad(\m_axis_data_tdata_reg[0]~3_combout ),
	.cin(gnd),
	.combout(\m_axis_data_tdata_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \m_axis_data_tdata_reg[0]~2 .lut_mask = 16'h8800;
defparam \m_axis_data_tdata_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y61_N5
dffeas \m_axis_data_tdata_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data_reg[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_axis_data_tdata_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m_axis_data_tdata_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \m_axis_data_tdata_reg[0] .is_wysiwyg = "true";
defparam \m_axis_data_tdata_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N22
cyclone10lp_lcell_comb \m_axis_data_tdata_reg[1]~feeder (
// Equation(s):
// \m_axis_data_tdata_reg[1]~feeder_combout  = data_reg[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_reg[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\m_axis_data_tdata_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m_axis_data_tdata_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \m_axis_data_tdata_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y61_N23
dffeas \m_axis_data_tdata_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_axis_data_tdata_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_axis_data_tdata_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m_axis_data_tdata_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \m_axis_data_tdata_reg[1] .is_wysiwyg = "true";
defparam \m_axis_data_tdata_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N20
cyclone10lp_lcell_comb \m_axis_data_tdata_reg[2]~feeder (
// Equation(s):
// \m_axis_data_tdata_reg[2]~feeder_combout  = data_reg[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_reg[2]),
	.cin(gnd),
	.combout(\m_axis_data_tdata_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m_axis_data_tdata_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \m_axis_data_tdata_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y61_N21
dffeas \m_axis_data_tdata_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_axis_data_tdata_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_axis_data_tdata_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m_axis_data_tdata_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \m_axis_data_tdata_reg[2] .is_wysiwyg = "true";
defparam \m_axis_data_tdata_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N2
cyclone10lp_lcell_comb \m_axis_data_tdata_reg[3]~feeder (
// Equation(s):
// \m_axis_data_tdata_reg[3]~feeder_combout  = data_reg[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_reg[3]),
	.cin(gnd),
	.combout(\m_axis_data_tdata_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m_axis_data_tdata_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \m_axis_data_tdata_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y61_N3
dffeas \m_axis_data_tdata_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_axis_data_tdata_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_axis_data_tdata_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m_axis_data_tdata_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \m_axis_data_tdata_reg[3] .is_wysiwyg = "true";
defparam \m_axis_data_tdata_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N28
cyclone10lp_lcell_comb \m_axis_data_tdata_reg[4]~feeder (
// Equation(s):
// \m_axis_data_tdata_reg[4]~feeder_combout  = data_reg[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_reg[4]),
	.cin(gnd),
	.combout(\m_axis_data_tdata_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m_axis_data_tdata_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \m_axis_data_tdata_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y61_N29
dffeas \m_axis_data_tdata_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_axis_data_tdata_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_axis_data_tdata_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m_axis_data_tdata_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \m_axis_data_tdata_reg[4] .is_wysiwyg = "true";
defparam \m_axis_data_tdata_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N18
cyclone10lp_lcell_comb \m_axis_data_tdata_reg[5]~feeder (
// Equation(s):
// \m_axis_data_tdata_reg[5]~feeder_combout  = data_reg[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_reg[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\m_axis_data_tdata_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m_axis_data_tdata_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \m_axis_data_tdata_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y61_N19
dffeas \m_axis_data_tdata_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_axis_data_tdata_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_axis_data_tdata_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m_axis_data_tdata_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \m_axis_data_tdata_reg[5] .is_wysiwyg = "true";
defparam \m_axis_data_tdata_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N16
cyclone10lp_lcell_comb \m_axis_data_tdata_reg[6]~feeder (
// Equation(s):
// \m_axis_data_tdata_reg[6]~feeder_combout  = data_reg[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_reg[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\m_axis_data_tdata_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m_axis_data_tdata_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \m_axis_data_tdata_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y61_N17
dffeas \m_axis_data_tdata_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_axis_data_tdata_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_axis_data_tdata_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m_axis_data_tdata_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \m_axis_data_tdata_reg[6] .is_wysiwyg = "true";
defparam \m_axis_data_tdata_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y62_N22
cyclone10lp_io_ibuf \s_axis_data_tdata[7]~input (
	.i(s_axis_data_tdata[7]),
	.ibar(gnd),
	.o(\s_axis_data_tdata[7]~input_o ));
// synopsys translate_off
defparam \s_axis_data_tdata[7]~input .bus_hold = "false";
defparam \s_axis_data_tdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y61_N0
cyclone10lp_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\state_reg.STATE_READ_1~q  & ((\state_next~0_combout  & (data_reg[6])) # (!\state_next~0_combout  & ((\s_axis_data_tdata[7]~input_o ))))) # (!\state_reg.STATE_READ_1~q  & (data_reg[6]))

	.dataa(data_reg[6]),
	.datab(\state_reg.STATE_READ_1~q ),
	.datac(\state_next~0_combout ),
	.datad(\s_axis_data_tdata[7]~input_o ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hAEA2;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y61_N1
dffeas \data_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_reg[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_reg[7] .is_wysiwyg = "true";
defparam \data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N6
cyclone10lp_lcell_comb \m_axis_data_tdata_reg[7]~feeder (
// Equation(s):
// \m_axis_data_tdata_reg[7]~feeder_combout  = data_reg[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_reg[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\m_axis_data_tdata_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m_axis_data_tdata_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \m_axis_data_tdata_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y61_N7
dffeas \m_axis_data_tdata_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_axis_data_tdata_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_axis_data_tdata_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(m_axis_data_tdata_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \m_axis_data_tdata_reg[7] .is_wysiwyg = "true";
defparam \m_axis_data_tdata_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N24
cyclone10lp_lcell_comb \m_axis_data_tlast_next~0 (
// Equation(s):
// \m_axis_data_tlast_next~0_combout  = ((\m_axis_data_tlast_reg~q  & ((!\m_axis_data_tdata_reg[0]~3_combout ) # (!\data_valid_reg~q )))) # (!\m_axis_data_tvalid_next~2_combout )

	.dataa(\data_valid_reg~q ),
	.datab(\m_axis_data_tvalid_next~2_combout ),
	.datac(\m_axis_data_tlast_reg~q ),
	.datad(\m_axis_data_tdata_reg[0]~3_combout ),
	.cin(gnd),
	.combout(\m_axis_data_tlast_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \m_axis_data_tlast_next~0 .lut_mask = 16'h73F3;
defparam \m_axis_data_tlast_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y61_N25
dffeas m_axis_data_tlast_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\m_axis_data_tlast_next~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m_axis_data_tlast_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam m_axis_data_tlast_reg.is_wysiwyg = "true";
defparam m_axis_data_tlast_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N0
cyclone10lp_lcell_comb \sda_o_reg~1 (
// Equation(s):
// \sda_o_reg~1_combout  = ((\state_reg.STATE_WRITE_1~q ) # ((\state_reg.STATE_READ_3~q ) # (!\sda_o_reg~0_combout ))) # (!\state_reg.STATE_IDLE~q )

	.dataa(\state_reg.STATE_IDLE~q ),
	.datab(\state_reg.STATE_WRITE_1~q ),
	.datac(\state_reg.STATE_READ_3~q ),
	.datad(\sda_o_reg~0_combout ),
	.cin(gnd),
	.combout(\sda_o_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \sda_o_reg~1 .lut_mask = 16'hFDFF;
defparam \sda_o_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N22
cyclone10lp_lcell_comb \sda_o_reg~2 (
// Equation(s):
// \sda_o_reg~2_combout  = (!\sda_o_reg~q  & ((\data_reg[0]~0_combout ) # ((\sda_o_reg~1_combout ) # (!\m_axis_data_tvalid_next~2_combout ))))

	.dataa(\data_reg[0]~0_combout ),
	.datab(\sda_o_reg~q ),
	.datac(\m_axis_data_tvalid_next~2_combout ),
	.datad(\sda_o_reg~1_combout ),
	.cin(gnd),
	.combout(\sda_o_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \sda_o_reg~2 .lut_mask = 16'h3323;
defparam \sda_o_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N14
cyclone10lp_lcell_comb \sda_o_reg~3 (
// Equation(s):
// \sda_o_reg~3_combout  = (\data_valid_reg~q  & (\always0~1_combout  & (data_reg[7] & \state_reg.STATE_READ_1~q )))

	.dataa(\data_valid_reg~q ),
	.datab(\always0~1_combout ),
	.datac(data_reg[7]),
	.datad(\state_reg.STATE_READ_1~q ),
	.cin(gnd),
	.combout(\sda_o_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \sda_o_reg~3 .lut_mask = 16'h8000;
defparam \sda_o_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N24
cyclone10lp_lcell_comb \sda_o_reg~4 (
// Equation(s):
// \sda_o_reg~4_combout  = (\state_reg~26_combout ) # ((\sda_o_reg~3_combout ) # ((\state_reg.STATE_WRITE_1~q  & \always0~1_combout )))

	.dataa(\state_reg~26_combout ),
	.datab(\state_reg.STATE_WRITE_1~q ),
	.datac(\sda_o_reg~3_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\sda_o_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \sda_o_reg~4 .lut_mask = 16'hFEFA;
defparam \sda_o_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y61_N2
cyclone10lp_lcell_comb \sda_o_reg~5 (
// Equation(s):
// \sda_o_reg~5_combout  = (!\rst~input_o  & (!\sda_o_reg~2_combout  & ((!\sda_o_reg~4_combout ) # (!\m_axis_data_tvalid_next~2_combout ))))

	.dataa(\rst~input_o ),
	.datab(\m_axis_data_tvalid_next~2_combout ),
	.datac(\sda_o_reg~2_combout ),
	.datad(\sda_o_reg~4_combout ),
	.cin(gnd),
	.combout(\sda_o_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \sda_o_reg~5 .lut_mask = 16'h0105;
defparam \sda_o_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y61_N3
dffeas sda_o_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\sda_o_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sda_o_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam sda_o_reg.is_wysiwyg = "true";
defparam sda_o_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y61_N10
cyclone10lp_lcell_comb \busy_reg~0 (
// Equation(s):
// \busy_reg~0_combout  = (\state_reg.STATE_IDLE~q  & !\rst~input_o )

	.dataa(\state_reg.STATE_IDLE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\busy_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \busy_reg~0 .lut_mask = 16'h00AA;
defparam \busy_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y61_N11
dffeas busy_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\busy_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\busy_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam busy_reg.is_wysiwyg = "true";
defparam busy_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N4
cyclone10lp_lcell_comb \addr_reg[0]~feeder (
// Equation(s):
// \addr_reg[0]~feeder_combout  = data_reg[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_reg[0]),
	.cin(gnd),
	.combout(\addr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \addr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y61_N5
dffeas \addr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[0] .is_wysiwyg = "true";
defparam \addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N10
cyclone10lp_lcell_comb \addr_reg[1]~feeder (
// Equation(s):
// \addr_reg[1]~feeder_combout  = data_reg[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_reg[1]),
	.cin(gnd),
	.combout(\addr_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \addr_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y61_N11
dffeas \addr_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[1] .is_wysiwyg = "true";
defparam \addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N0
cyclone10lp_lcell_comb \addr_reg[2]~feeder (
// Equation(s):
// \addr_reg[2]~feeder_combout  = data_reg[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_reg[2]),
	.cin(gnd),
	.combout(\addr_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \addr_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y61_N1
dffeas \addr_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[2] .is_wysiwyg = "true";
defparam \addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y61_N31
dffeas \addr_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(data_reg[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[3] .is_wysiwyg = "true";
defparam \addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N28
cyclone10lp_lcell_comb \addr_reg[4]~feeder (
// Equation(s):
// \addr_reg[4]~feeder_combout  = data_reg[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_reg[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \addr_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y61_N29
dffeas \addr_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[4] .is_wysiwyg = "true";
defparam \addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N2
cyclone10lp_lcell_comb \addr_reg[5]~feeder (
// Equation(s):
// \addr_reg[5]~feeder_combout  = data_reg[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_reg[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \addr_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y61_N3
dffeas \addr_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[5] .is_wysiwyg = "true";
defparam \addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y61_N24
cyclone10lp_lcell_comb \addr_reg[6]~feeder (
// Equation(s):
// \addr_reg[6]~feeder_combout  = data_reg[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(data_reg[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \addr_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y61_N25
dffeas \addr_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\addr_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_reg[6] .is_wysiwyg = "true";
defparam \addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N12
cyclone10lp_lcell_comb \bus_addressed_reg~3 (
// Equation(s):
// \bus_addressed_reg~3_combout  = (\bus_addressed_reg~q  & ((\state_reg.STATE_IDLE~q ) # (\state_reg.STATE_ADDRESS~q )))

	.dataa(\bus_addressed_reg~q ),
	.datab(gnd),
	.datac(\state_reg.STATE_IDLE~q ),
	.datad(\state_reg.STATE_ADDRESS~q ),
	.cin(gnd),
	.combout(\bus_addressed_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \bus_addressed_reg~3 .lut_mask = 16'hAAA0;
defparam \bus_addressed_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y61_N26
cyclone10lp_lcell_comb \bus_addressed_reg~4 (
// Equation(s):
// \bus_addressed_reg~4_combout  = (\m_axis_data_tvalid_next~2_combout  & (!\rst~input_o  & ((\bus_addressed_reg~3_combout ) # (\bus_addressed_reg~2_combout ))))

	.dataa(\bus_addressed_reg~3_combout ),
	.datab(\m_axis_data_tvalid_next~2_combout ),
	.datac(\rst~input_o ),
	.datad(\bus_addressed_reg~2_combout ),
	.cin(gnd),
	.combout(\bus_addressed_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \bus_addressed_reg~4 .lut_mask = 16'h0C08;
defparam \bus_addressed_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y61_N27
dffeas bus_addressed_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_addressed_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_addressed_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam bus_addressed_reg.is_wysiwyg = "true";
defparam bus_addressed_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y61_N16
cyclone10lp_lcell_comb \bus_active_reg~0 (
// Equation(s):
// \bus_active_reg~0_combout  = (!\rst~input_o  & ((\start_bit~0_combout ) # ((\bus_active_reg~q  & !\stop_bit~0_combout ))))

	.dataa(\start_bit~0_combout ),
	.datab(\rst~input_o ),
	.datac(\bus_active_reg~q ),
	.datad(\stop_bit~0_combout ),
	.cin(gnd),
	.combout(\bus_active_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_active_reg~0 .lut_mask = 16'h2232;
defparam \bus_active_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y61_N17
dffeas bus_active_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\bus_active_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_active_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam bus_active_reg.is_wysiwyg = "true";
defparam bus_active_reg.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N8
cyclone10lp_io_ibuf \s_axis_data_tlast~input (
	.i(s_axis_data_tlast),
	.ibar(gnd),
	.o(\s_axis_data_tlast~input_o ));
// synopsys translate_off
defparam \s_axis_data_tlast~input .bus_hold = "false";
defparam \s_axis_data_tlast~input .simulate_z_as = "z";
// synopsys translate_on

assign s_axis_data_tready = \s_axis_data_tready~output_o ;

assign m_axis_data_tdata[0] = \m_axis_data_tdata[0]~output_o ;

assign m_axis_data_tdata[1] = \m_axis_data_tdata[1]~output_o ;

assign m_axis_data_tdata[2] = \m_axis_data_tdata[2]~output_o ;

assign m_axis_data_tdata[3] = \m_axis_data_tdata[3]~output_o ;

assign m_axis_data_tdata[4] = \m_axis_data_tdata[4]~output_o ;

assign m_axis_data_tdata[5] = \m_axis_data_tdata[5]~output_o ;

assign m_axis_data_tdata[6] = \m_axis_data_tdata[6]~output_o ;

assign m_axis_data_tdata[7] = \m_axis_data_tdata[7]~output_o ;

assign m_axis_data_tvalid = \m_axis_data_tvalid~output_o ;

assign m_axis_data_tlast = \m_axis_data_tlast~output_o ;

assign scl_o = \scl_o~output_o ;

assign scl_t = \scl_t~output_o ;

assign sda_o = \sda_o~output_o ;

assign sda_t = \sda_t~output_o ;

assign busy = \busy~output_o ;

assign bus_address[0] = \bus_address[0]~output_o ;

assign bus_address[1] = \bus_address[1]~output_o ;

assign bus_address[2] = \bus_address[2]~output_o ;

assign bus_address[3] = \bus_address[3]~output_o ;

assign bus_address[4] = \bus_address[4]~output_o ;

assign bus_address[5] = \bus_address[5]~output_o ;

assign bus_address[6] = \bus_address[6]~output_o ;

assign bus_addressed = \bus_addressed~output_o ;

assign bus_active = \bus_active~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
