D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  E:\MPFS_Projects\Dilithium_HW\synthesis   -part MPFS250T  -package FCG1152  -grade STD    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile E:\MPFS_Projects\Dilithium_HW\synthesis\synlog\report\MPFS_ICICLE_KIT_BASE_DESIGN_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  MPFS_ICICLE_KIT_BASE_DESIGN  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  E:\MPFS_Projects\Dilithium_HW\synthesis\scratchproject.prs  -multisrs  -ovm  E:\MPFS_Projects\Dilithium_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.vm   -freq 100.000   -tcl  E:\MPFS_Projects\Dilithium_HW\designer\MPFS_ICICLE_KIT_BASE_DESIGN\synthesis.fdc  E:\MPFS_Projects\Dilithium_HW\synthesis\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_prem.srd  -sap  E:\MPFS_Projects\Dilithium_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.sap  -otap  E:\MPFS_Projects\Dilithium_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.tap  -omap  E:\MPFS_Projects\Dilithium_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.map  -devicelib  D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v  -ologparam  E:\MPFS_Projects\Dilithium_HW\synthesis\syntmp\MPFS_ICICLE_KIT_BASE_DESIGN.plg  -osyn  E:\MPFS_Projects\Dilithium_HW\synthesis\MPFS_ICICLE_KIT_BASE_DESIGN.srm  -prjdir  E:\MPFS_Projects\Dilithium_HW\synthesis\  -prjname  MPFS_ICICLE_KIT_BASE_DESIGN_syn  -log  E:\MPFS_Projects\Dilithium_HW\synthesis\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_fpga_mapper.srr  -sn  2021.09  -jobname  "fpga_mapper" 
relcom:D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part MPFS250T -package FCG1152 -grade STD -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\MPFS_ICICLE_KIT_BASE_DESIGN_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module MPFS_ICICLE_KIT_BASE_DESIGN -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\MPFS_ICICLE_KIT_BASE_DESIGN.vm -freq 100.000 -tcl ..\..\designer\MPFS_ICICLE_KIT_BASE_DESIGN\synthesis.fdc ..\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_prem.srd -sap ..\MPFS_ICICLE_KIT_BASE_DESIGN.sap -otap ..\MPFS_ICICLE_KIT_BASE_DESIGN.tap -omap ..\MPFS_ICICLE_KIT_BASE_DESIGN.map -devicelib D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v -ologparam MPFS_ICICLE_KIT_BASE_DESIGN.plg -osyn ..\MPFS_ICICLE_KIT_BASE_DESIGN.srm -prjdir ..\ -prjname MPFS_ICICLE_KIT_BASE_DESIGN_syn -log ..\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_fpga_mapper.srr -sn 2021.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:32
file:..\scratchproject.prs|io:o|time:1700993488|size:17191|exec:0|csum:
file:..\MPFS_ICICLE_KIT_BASE_DESIGN.vm|io:o|time:1700993565|size:4829020|exec:0|csum:
file:..\..\designer\MPFS_ICICLE_KIT_BASE_DESIGN\synthesis.fdc|io:i|time:1700993486|size:906|exec:0|csum:D780D20CE6A62645FF47905E7DEE35D5
file:..\synwork\MPFS_ICICLE_KIT_BASE_DESIGN_prem.srd|io:i|time:1700993535|size:1230025|exec:0|csum:C7459BC500B64FCF06A0985A3EA9D87C
file:..\MPFS_ICICLE_KIT_BASE_DESIGN.sap|io:o|time:1700993537|size:17431|exec:0|csum:
file:..\MPFS_ICICLE_KIT_BASE_DESIGN.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\MPFS_ICICLE_KIT_BASE_DESIGN.map|io:o|time:1700993569|size:28|exec:0|csum:
file:D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\acg5.v|io:i|time:1655988526|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:MPFS_ICICLE_KIT_BASE_DESIGN.plg|io:o|time:1700993569|size:2689|exec:0|csum:
file:..\MPFS_ICICLE_KIT_BASE_DESIGN.srm|io:o|time:1700993562|size:24025|exec:0|csum:
file:..\synlog\MPFS_ICICLE_KIT_BASE_DESIGN_fpga_mapper.srr|io:o|time:1700993569|size:69186|exec:0|csum:
file:D:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1655988516|size:46325248|exec:1|csum:B10F20517CD2D567431250EEDE58F8A0
