ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_TIM_Base_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_TIM_Base_MspInit:
  28              	.LVL0:
  29              	.LFB243:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 2


  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  48:Core/Src/tim.c ****   htim1.Instance = TIM1;
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  51:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  71:Core/Src/tim.c ****   {
  72:Core/Src/tim.c ****     Error_Handler();
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  75:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  86:Core/Src/tim.c ****   {
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 3


  87:Core/Src/tim.c ****     Error_Handler();
  88:Core/Src/tim.c ****   }
  89:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  90:Core/Src/tim.c ****   {
  91:Core/Src/tim.c ****     Error_Handler();
  92:Core/Src/tim.c ****   }
  93:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  94:Core/Src/tim.c ****   {
  95:Core/Src/tim.c ****     Error_Handler();
  96:Core/Src/tim.c ****   }
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 104:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 105:Core/Src/tim.c ****   {
 106:Core/Src/tim.c ****     Error_Handler();
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 111:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c **** }
 114:Core/Src/tim.c **** /* TIM2 init function */
 115:Core/Src/tim.c **** void MX_TIM2_Init(void)
 116:Core/Src/tim.c **** {
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 123:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 124:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 129:Core/Src/tim.c ****   htim2.Instance = TIM2;
 130:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 131:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 132:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
 133:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 134:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 135:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 136:Core/Src/tim.c ****   {
 137:Core/Src/tim.c ****     Error_Handler();
 138:Core/Src/tim.c ****   }
 139:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 140:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 141:Core/Src/tim.c ****   {
 142:Core/Src/tim.c ****     Error_Handler();
 143:Core/Src/tim.c ****   }
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 4


 144:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 145:Core/Src/tim.c ****   {
 146:Core/Src/tim.c ****     Error_Handler();
 147:Core/Src/tim.c ****   }
 148:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 149:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 150:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 151:Core/Src/tim.c ****   {
 152:Core/Src/tim.c ****     Error_Handler();
 153:Core/Src/tim.c ****   }
 154:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 155:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 156:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 157:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 158:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 159:Core/Src/tim.c ****   {
 160:Core/Src/tim.c ****     Error_Handler();
 161:Core/Src/tim.c ****   }
 162:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 163:Core/Src/tim.c ****   {
 164:Core/Src/tim.c ****     Error_Handler();
 165:Core/Src/tim.c ****   }
 166:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 167:Core/Src/tim.c ****   {
 168:Core/Src/tim.c ****     Error_Handler();
 169:Core/Src/tim.c ****   }
 170:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 171:Core/Src/tim.c ****   {
 172:Core/Src/tim.c ****     Error_Handler();
 173:Core/Src/tim.c ****   }
 174:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 177:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c **** }
 180:Core/Src/tim.c **** /* TIM3 init function */
 181:Core/Src/tim.c **** void MX_TIM3_Init(void)
 182:Core/Src/tim.c **** {
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 187:Core/Src/tim.c **** 
 188:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 189:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 190:Core/Src/tim.c **** 
 191:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 192:Core/Src/tim.c **** 
 193:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 194:Core/Src/tim.c ****   htim3.Instance = TIM3;
 195:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 196:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 197:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 198:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 199:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 200:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 5


 201:Core/Src/tim.c ****   {
 202:Core/Src/tim.c ****     Error_Handler();
 203:Core/Src/tim.c ****   }
 204:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 205:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 206:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 207:Core/Src/tim.c ****   {
 208:Core/Src/tim.c ****     Error_Handler();
 209:Core/Src/tim.c ****   }
 210:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 211:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 212:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 213:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 214:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 215:Core/Src/tim.c ****   {
 216:Core/Src/tim.c ****     Error_Handler();
 217:Core/Src/tim.c ****   }
 218:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 219:Core/Src/tim.c ****   {
 220:Core/Src/tim.c ****     Error_Handler();
 221:Core/Src/tim.c ****   }
 222:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 223:Core/Src/tim.c ****   {
 224:Core/Src/tim.c ****     Error_Handler();
 225:Core/Src/tim.c ****   }
 226:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 229:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c **** }
 232:Core/Src/tim.c **** /* TIM4 init function */
 233:Core/Src/tim.c **** void MX_TIM4_Init(void)
 234:Core/Src/tim.c **** {
 235:Core/Src/tim.c **** 
 236:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 237:Core/Src/tim.c **** 
 238:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 241:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 242:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 245:Core/Src/tim.c **** 
 246:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 247:Core/Src/tim.c ****   htim4.Instance = TIM4;
 248:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 249:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 250:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 251:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 252:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 253:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 254:Core/Src/tim.c ****   {
 255:Core/Src/tim.c ****     Error_Handler();
 256:Core/Src/tim.c ****   }
 257:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 6


 258:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 259:Core/Src/tim.c ****   {
 260:Core/Src/tim.c ****     Error_Handler();
 261:Core/Src/tim.c ****   }
 262:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 263:Core/Src/tim.c ****   {
 264:Core/Src/tim.c ****     Error_Handler();
 265:Core/Src/tim.c ****   }
 266:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 267:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 268:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 269:Core/Src/tim.c ****   {
 270:Core/Src/tim.c ****     Error_Handler();
 271:Core/Src/tim.c ****   }
 272:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 273:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 274:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 275:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 276:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 277:Core/Src/tim.c ****   {
 278:Core/Src/tim.c ****     Error_Handler();
 279:Core/Src/tim.c ****   }
 280:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 281:Core/Src/tim.c ****   {
 282:Core/Src/tim.c ****     Error_Handler();
 283:Core/Src/tim.c ****   }
 284:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 285:Core/Src/tim.c ****   {
 286:Core/Src/tim.c ****     Error_Handler();
 287:Core/Src/tim.c ****   }
 288:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 289:Core/Src/tim.c ****   {
 290:Core/Src/tim.c ****     Error_Handler();
 291:Core/Src/tim.c ****   }
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 295:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 296:Core/Src/tim.c **** 
 297:Core/Src/tim.c **** }
 298:Core/Src/tim.c **** 
 299:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 300:Core/Src/tim.c **** {
  30              		.loc 1 300 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 300 1 is_stmt 0 view .LVU1
  36 0000 84B0     		sub	sp, sp, #16
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 16
 301:Core/Src/tim.c **** 
 302:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  39              		.loc 1 302 3 is_stmt 1 view .LVU2
  40              		.loc 1 302 20 is_stmt 0 view .LVU3
  41 0002 0368     		ldr	r3, [r0]
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 7


  42              		.loc 1 302 5 view .LVU4
  43 0004 184A     		ldr	r2, .L9
  44 0006 9342     		cmp	r3, r2
  45 0008 07D0     		beq	.L6
 303:Core/Src/tim.c ****   {
 304:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 305:Core/Src/tim.c **** 
 306:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 307:Core/Src/tim.c ****     /* TIM1 clock enable */
 308:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 309:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 310:Core/Src/tim.c **** 
 311:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 312:Core/Src/tim.c ****   }
 313:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
  46              		.loc 1 313 8 is_stmt 1 view .LVU5
  47              		.loc 1 313 10 is_stmt 0 view .LVU6
  48 000a B3F1804F 		cmp	r3, #1073741824
  49 000e 11D0     		beq	.L7
 314:Core/Src/tim.c ****   {
 315:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 316:Core/Src/tim.c **** 
 317:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 318:Core/Src/tim.c ****     /* TIM2 clock enable */
 319:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 320:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 321:Core/Src/tim.c **** 
 322:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 323:Core/Src/tim.c ****   }
 324:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
  50              		.loc 1 324 8 is_stmt 1 view .LVU7
  51              		.loc 1 324 10 is_stmt 0 view .LVU8
  52 0010 164A     		ldr	r2, .L9+4
  53 0012 9342     		cmp	r3, r2
  54 0014 1BD0     		beq	.L8
  55              	.L1:
 325:Core/Src/tim.c ****   {
 326:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 327:Core/Src/tim.c **** 
 328:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 329:Core/Src/tim.c ****     /* TIM4 clock enable */
 330:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 331:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 332:Core/Src/tim.c **** 
 333:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 334:Core/Src/tim.c ****   }
 335:Core/Src/tim.c **** }
  56              		.loc 1 335 1 view .LVU9
  57 0016 04B0     		add	sp, sp, #16
  58              	.LCFI1:
  59              		.cfi_remember_state
  60              		.cfi_def_cfa_offset 0
  61              		@ sp needed
  62 0018 7047     		bx	lr
  63              	.L6:
  64              	.LCFI2:
  65              		.cfi_restore_state
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 8


 308:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  66              		.loc 1 308 5 is_stmt 1 view .LVU10
  67              	.LBB2:
 308:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  68              		.loc 1 308 5 view .LVU11
  69 001a 0023     		movs	r3, #0
  70 001c 0193     		str	r3, [sp, #4]
 308:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  71              		.loc 1 308 5 view .LVU12
  72 001e 144B     		ldr	r3, .L9+8
  73 0020 5A6C     		ldr	r2, [r3, #68]
  74 0022 42F00102 		orr	r2, r2, #1
  75 0026 5A64     		str	r2, [r3, #68]
 308:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  76              		.loc 1 308 5 view .LVU13
  77 0028 5B6C     		ldr	r3, [r3, #68]
  78 002a 03F00103 		and	r3, r3, #1
  79 002e 0193     		str	r3, [sp, #4]
 308:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  80              		.loc 1 308 5 view .LVU14
  81 0030 019B     		ldr	r3, [sp, #4]
  82              	.LBE2:
 308:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  83              		.loc 1 308 5 view .LVU15
  84 0032 F0E7     		b	.L1
  85              	.L7:
 319:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  86              		.loc 1 319 5 view .LVU16
  87              	.LBB3:
 319:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  88              		.loc 1 319 5 view .LVU17
  89 0034 0023     		movs	r3, #0
  90 0036 0293     		str	r3, [sp, #8]
 319:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  91              		.loc 1 319 5 view .LVU18
  92 0038 0D4B     		ldr	r3, .L9+8
  93 003a 1A6C     		ldr	r2, [r3, #64]
  94 003c 42F00102 		orr	r2, r2, #1
  95 0040 1A64     		str	r2, [r3, #64]
 319:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  96              		.loc 1 319 5 view .LVU19
  97 0042 1B6C     		ldr	r3, [r3, #64]
  98 0044 03F00103 		and	r3, r3, #1
  99 0048 0293     		str	r3, [sp, #8]
 319:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 100              		.loc 1 319 5 view .LVU20
 101 004a 029B     		ldr	r3, [sp, #8]
 102              	.LBE3:
 319:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 103              		.loc 1 319 5 view .LVU21
 104 004c E3E7     		b	.L1
 105              	.L8:
 330:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 106              		.loc 1 330 5 view .LVU22
 107              	.LBB4:
 330:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 108              		.loc 1 330 5 view .LVU23
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 9


 109 004e 0023     		movs	r3, #0
 110 0050 0393     		str	r3, [sp, #12]
 330:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 111              		.loc 1 330 5 view .LVU24
 112 0052 074B     		ldr	r3, .L9+8
 113 0054 1A6C     		ldr	r2, [r3, #64]
 114 0056 42F00402 		orr	r2, r2, #4
 115 005a 1A64     		str	r2, [r3, #64]
 330:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 116              		.loc 1 330 5 view .LVU25
 117 005c 1B6C     		ldr	r3, [r3, #64]
 118 005e 03F00403 		and	r3, r3, #4
 119 0062 0393     		str	r3, [sp, #12]
 330:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 120              		.loc 1 330 5 view .LVU26
 121 0064 039B     		ldr	r3, [sp, #12]
 122              	.LBE4:
 330:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 123              		.loc 1 330 5 discriminator 1 view .LVU27
 124              		.loc 1 335 1 is_stmt 0 view .LVU28
 125 0066 D6E7     		b	.L1
 126              	.L10:
 127              		.align	2
 128              	.L9:
 129 0068 00000140 		.word	1073807360
 130 006c 00080040 		.word	1073743872
 131 0070 00380240 		.word	1073887232
 132              		.cfi_endproc
 133              	.LFE243:
 135              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 136              		.align	1
 137              		.global	HAL_TIM_PWM_MspInit
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 142              	HAL_TIM_PWM_MspInit:
 143              	.LVL1:
 144              	.LFB244:
 336:Core/Src/tim.c **** 
 337:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 338:Core/Src/tim.c **** {
 145              		.loc 1 338 1 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 8
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
 339:Core/Src/tim.c **** 
 340:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 150              		.loc 1 340 3 view .LVU30
 151              		.loc 1 340 19 is_stmt 0 view .LVU31
 152 0000 0268     		ldr	r2, [r0]
 153              		.loc 1 340 5 view .LVU32
 154 0002 094B     		ldr	r3, .L18
 155 0004 9A42     		cmp	r2, r3
 156 0006 00D0     		beq	.L17
 157 0008 7047     		bx	lr
 158              	.L17:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 10


 338:Core/Src/tim.c **** 
 159              		.loc 1 338 1 view .LVU33
 160 000a 82B0     		sub	sp, sp, #8
 161              	.LCFI3:
 162              		.cfi_def_cfa_offset 8
 341:Core/Src/tim.c ****   {
 342:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 343:Core/Src/tim.c **** 
 344:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 345:Core/Src/tim.c ****     /* TIM3 clock enable */
 346:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 163              		.loc 1 346 5 is_stmt 1 view .LVU34
 164              	.LBB5:
 165              		.loc 1 346 5 view .LVU35
 166 000c 0023     		movs	r3, #0
 167 000e 0193     		str	r3, [sp, #4]
 168              		.loc 1 346 5 view .LVU36
 169 0010 064B     		ldr	r3, .L18+4
 170 0012 1A6C     		ldr	r2, [r3, #64]
 171 0014 42F00202 		orr	r2, r2, #2
 172 0018 1A64     		str	r2, [r3, #64]
 173              		.loc 1 346 5 view .LVU37
 174 001a 1B6C     		ldr	r3, [r3, #64]
 175 001c 03F00203 		and	r3, r3, #2
 176 0020 0193     		str	r3, [sp, #4]
 177              		.loc 1 346 5 view .LVU38
 178 0022 019B     		ldr	r3, [sp, #4]
 179              	.LBE5:
 180              		.loc 1 346 5 discriminator 1 view .LVU39
 347:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 348:Core/Src/tim.c **** 
 349:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 350:Core/Src/tim.c ****   }
 351:Core/Src/tim.c **** }
 181              		.loc 1 351 1 is_stmt 0 view .LVU40
 182 0024 02B0     		add	sp, sp, #8
 183              	.LCFI4:
 184              		.cfi_def_cfa_offset 0
 185              		@ sp needed
 186 0026 7047     		bx	lr
 187              	.L19:
 188              		.align	2
 189              	.L18:
 190 0028 00040040 		.word	1073742848
 191 002c 00380240 		.word	1073887232
 192              		.cfi_endproc
 193              	.LFE244:
 195              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 196              		.align	1
 197              		.global	HAL_TIM_MspPostInit
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 202              	HAL_TIM_MspPostInit:
 203              	.LVL2:
 204              	.LFB245:
 352:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 11


 353:Core/Src/tim.c **** {
 205              		.loc 1 353 1 is_stmt 1 view -0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 48
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              		.loc 1 353 1 is_stmt 0 view .LVU42
 210 0000 70B5     		push	{r4, r5, r6, lr}
 211              	.LCFI5:
 212              		.cfi_def_cfa_offset 16
 213              		.cfi_offset 4, -16
 214              		.cfi_offset 5, -12
 215              		.cfi_offset 6, -8
 216              		.cfi_offset 14, -4
 217 0002 8CB0     		sub	sp, sp, #48
 218              	.LCFI6:
 219              		.cfi_def_cfa_offset 64
 354:Core/Src/tim.c **** 
 355:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 220              		.loc 1 355 3 is_stmt 1 view .LVU43
 221              		.loc 1 355 20 is_stmt 0 view .LVU44
 222 0004 0023     		movs	r3, #0
 223 0006 0793     		str	r3, [sp, #28]
 224 0008 0893     		str	r3, [sp, #32]
 225 000a 0993     		str	r3, [sp, #36]
 226 000c 0A93     		str	r3, [sp, #40]
 227 000e 0B93     		str	r3, [sp, #44]
 356:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 228              		.loc 1 356 3 is_stmt 1 view .LVU45
 229              		.loc 1 356 15 is_stmt 0 view .LVU46
 230 0010 0368     		ldr	r3, [r0]
 231              		.loc 1 356 5 view .LVU47
 232 0012 4A4A     		ldr	r2, .L30
 233 0014 9342     		cmp	r3, r2
 234 0016 0AD0     		beq	.L26
 357:Core/Src/tim.c ****   {
 358:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 359:Core/Src/tim.c **** 
 360:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 361:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 362:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 363:Core/Src/tim.c ****     PE9     ------> TIM1_CH1
 364:Core/Src/tim.c ****     PE11     ------> TIM1_CH2
 365:Core/Src/tim.c ****     PE13     ------> TIM1_CH3
 366:Core/Src/tim.c ****     PE14     ------> TIM1_CH4
 367:Core/Src/tim.c ****     */
 368:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 369:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 370:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 371:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 372:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 373:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 374:Core/Src/tim.c **** 
 375:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 376:Core/Src/tim.c **** 
 377:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 378:Core/Src/tim.c ****   }
 379:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 12


 235              		.loc 1 379 8 is_stmt 1 view .LVU48
 236              		.loc 1 379 10 is_stmt 0 view .LVU49
 237 0018 B3F1804F 		cmp	r3, #1073741824
 238 001c 1FD0     		beq	.L27
 380:Core/Src/tim.c ****   {
 381:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 382:Core/Src/tim.c **** 
 383:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 384:Core/Src/tim.c **** 
 385:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 386:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 387:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 388:Core/Src/tim.c ****     PA3     ------> TIM2_CH4
 389:Core/Src/tim.c ****     PA5     ------> TIM2_CH1
 390:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 391:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 392:Core/Src/tim.c ****     */
 393:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 394:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 395:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 396:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 397:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 398:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 399:Core/Src/tim.c **** 
 400:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3;
 401:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 402:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 403:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 404:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 405:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 406:Core/Src/tim.c **** 
 407:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 408:Core/Src/tim.c **** 
 409:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 410:Core/Src/tim.c ****   }
 411:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 239              		.loc 1 411 8 is_stmt 1 view .LVU50
 240              		.loc 1 411 10 is_stmt 0 view .LVU51
 241 001e 484A     		ldr	r2, .L30+4
 242 0020 9342     		cmp	r3, r2
 243 0022 49D0     		beq	.L28
 412:Core/Src/tim.c ****   {
 413:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 414:Core/Src/tim.c **** 
 415:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 416:Core/Src/tim.c **** 
 417:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 418:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 419:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 420:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 421:Core/Src/tim.c ****     PB1     ------> TIM3_CH4
 422:Core/Src/tim.c ****     PB4     ------> TIM3_CH1
 423:Core/Src/tim.c ****     */
 424:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 425:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 426:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 427:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 13


 428:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 429:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 430:Core/Src/tim.c **** 
 431:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 432:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 433:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 434:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 435:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 436:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 437:Core/Src/tim.c **** 
 438:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 439:Core/Src/tim.c **** 
 440:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 441:Core/Src/tim.c ****   }
 442:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 244              		.loc 1 442 8 is_stmt 1 view .LVU52
 245              		.loc 1 442 10 is_stmt 0 view .LVU53
 246 0024 474A     		ldr	r2, .L30+8
 247 0026 9342     		cmp	r3, r2
 248 0028 70D0     		beq	.L29
 249              	.LVL3:
 250              	.L20:
 443:Core/Src/tim.c ****   {
 444:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 445:Core/Src/tim.c **** 
 446:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 447:Core/Src/tim.c **** 
 448:Core/Src/tim.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 449:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 450:Core/Src/tim.c ****     PD12     ------> TIM4_CH1
 451:Core/Src/tim.c ****     PD13     ------> TIM4_CH2
 452:Core/Src/tim.c ****     PD14     ------> TIM4_CH3
 453:Core/Src/tim.c ****     PD15     ------> TIM4_CH4
 454:Core/Src/tim.c ****     */
 455:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 456:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 457:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 458:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 459:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 460:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 461:Core/Src/tim.c **** 
 462:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 463:Core/Src/tim.c **** 
 464:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 465:Core/Src/tim.c ****   }
 466:Core/Src/tim.c **** 
 467:Core/Src/tim.c **** }
 251              		.loc 1 467 1 view .LVU54
 252 002a 0CB0     		add	sp, sp, #48
 253              	.LCFI7:
 254              		.cfi_remember_state
 255              		.cfi_def_cfa_offset 16
 256              		@ sp needed
 257 002c 70BD     		pop	{r4, r5, r6, pc}
 258              	.LVL4:
 259              	.L26:
 260              	.LCFI8:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 14


 261              		.cfi_restore_state
 361:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 262              		.loc 1 361 5 is_stmt 1 view .LVU55
 263              	.LBB6:
 361:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 264              		.loc 1 361 5 view .LVU56
 265 002e 0023     		movs	r3, #0
 266 0030 0193     		str	r3, [sp, #4]
 361:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 267              		.loc 1 361 5 view .LVU57
 268 0032 454B     		ldr	r3, .L30+12
 269 0034 1A6B     		ldr	r2, [r3, #48]
 270 0036 42F01002 		orr	r2, r2, #16
 271 003a 1A63     		str	r2, [r3, #48]
 361:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 272              		.loc 1 361 5 view .LVU58
 273 003c 1B6B     		ldr	r3, [r3, #48]
 274 003e 03F01003 		and	r3, r3, #16
 275 0042 0193     		str	r3, [sp, #4]
 361:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 276              		.loc 1 361 5 view .LVU59
 277 0044 019B     		ldr	r3, [sp, #4]
 278              	.LBE6:
 361:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 279              		.loc 1 361 5 view .LVU60
 368:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 280              		.loc 1 368 5 view .LVU61
 368:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 281              		.loc 1 368 25 is_stmt 0 view .LVU62
 282 0046 4FF4D443 		mov	r3, #27136
 283 004a 0793     		str	r3, [sp, #28]
 369:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 284              		.loc 1 369 5 is_stmt 1 view .LVU63
 369:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 285              		.loc 1 369 26 is_stmt 0 view .LVU64
 286 004c 0223     		movs	r3, #2
 287 004e 0893     		str	r3, [sp, #32]
 370:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 288              		.loc 1 370 5 is_stmt 1 view .LVU65
 371:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 289              		.loc 1 371 5 view .LVU66
 372:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 290              		.loc 1 372 5 view .LVU67
 372:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 291              		.loc 1 372 31 is_stmt 0 view .LVU68
 292 0050 0123     		movs	r3, #1
 293 0052 0B93     		str	r3, [sp, #44]
 373:Core/Src/tim.c **** 
 294              		.loc 1 373 5 is_stmt 1 view .LVU69
 295 0054 07A9     		add	r1, sp, #28
 296 0056 3D48     		ldr	r0, .L30+16
 297              	.LVL5:
 373:Core/Src/tim.c **** 
 298              		.loc 1 373 5 is_stmt 0 view .LVU70
 299 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 300              	.LVL6:
 301 005c E5E7     		b	.L20
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 15


 302              	.LVL7:
 303              	.L27:
 385:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 304              		.loc 1 385 5 is_stmt 1 view .LVU71
 305              	.LBB7:
 385:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 306              		.loc 1 385 5 view .LVU72
 307 005e 0024     		movs	r4, #0
 308 0060 0294     		str	r4, [sp, #8]
 385:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 309              		.loc 1 385 5 view .LVU73
 310 0062 03F50E33 		add	r3, r3, #145408
 311 0066 1A6B     		ldr	r2, [r3, #48]
 312 0068 42F00102 		orr	r2, r2, #1
 313 006c 1A63     		str	r2, [r3, #48]
 385:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 314              		.loc 1 385 5 view .LVU74
 315 006e 1A6B     		ldr	r2, [r3, #48]
 316 0070 02F00102 		and	r2, r2, #1
 317 0074 0292     		str	r2, [sp, #8]
 385:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 318              		.loc 1 385 5 view .LVU75
 319 0076 029A     		ldr	r2, [sp, #8]
 320              	.LBE7:
 385:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 321              		.loc 1 385 5 view .LVU76
 386:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 322              		.loc 1 386 5 view .LVU77
 323              	.LBB8:
 386:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 324              		.loc 1 386 5 view .LVU78
 325 0078 0394     		str	r4, [sp, #12]
 386:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 326              		.loc 1 386 5 view .LVU79
 327 007a 1A6B     		ldr	r2, [r3, #48]
 328 007c 42F00202 		orr	r2, r2, #2
 329 0080 1A63     		str	r2, [r3, #48]
 386:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 330              		.loc 1 386 5 view .LVU80
 331 0082 1B6B     		ldr	r3, [r3, #48]
 332 0084 03F00203 		and	r3, r3, #2
 333 0088 0393     		str	r3, [sp, #12]
 386:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 334              		.loc 1 386 5 view .LVU81
 335 008a 039B     		ldr	r3, [sp, #12]
 336              	.LBE8:
 386:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 337              		.loc 1 386 5 view .LVU82
 393:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 338              		.loc 1 393 5 view .LVU83
 393:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 339              		.loc 1 393 25 is_stmt 0 view .LVU84
 340 008c 2823     		movs	r3, #40
 341 008e 0793     		str	r3, [sp, #28]
 394:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 342              		.loc 1 394 5 is_stmt 1 view .LVU85
 394:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 16


 343              		.loc 1 394 26 is_stmt 0 view .LVU86
 344 0090 0226     		movs	r6, #2
 345 0092 0896     		str	r6, [sp, #32]
 395:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 346              		.loc 1 395 5 is_stmt 1 view .LVU87
 396:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 347              		.loc 1 396 5 view .LVU88
 397:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 348              		.loc 1 397 5 view .LVU89
 397:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 349              		.loc 1 397 31 is_stmt 0 view .LVU90
 350 0094 0125     		movs	r5, #1
 351 0096 0B95     		str	r5, [sp, #44]
 398:Core/Src/tim.c **** 
 352              		.loc 1 398 5 is_stmt 1 view .LVU91
 353 0098 07A9     		add	r1, sp, #28
 354 009a 2D48     		ldr	r0, .L30+20
 355              	.LVL8:
 398:Core/Src/tim.c **** 
 356              		.loc 1 398 5 is_stmt 0 view .LVU92
 357 009c FFF7FEFF 		bl	HAL_GPIO_Init
 358              	.LVL9:
 400:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 359              		.loc 1 400 5 is_stmt 1 view .LVU93
 400:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 360              		.loc 1 400 25 is_stmt 0 view .LVU94
 361 00a0 4FF48163 		mov	r3, #1032
 362 00a4 0793     		str	r3, [sp, #28]
 401:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 363              		.loc 1 401 5 is_stmt 1 view .LVU95
 401:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 364              		.loc 1 401 26 is_stmt 0 view .LVU96
 365 00a6 0896     		str	r6, [sp, #32]
 402:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 366              		.loc 1 402 5 is_stmt 1 view .LVU97
 402:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 367              		.loc 1 402 26 is_stmt 0 view .LVU98
 368 00a8 0994     		str	r4, [sp, #36]
 403:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 369              		.loc 1 403 5 is_stmt 1 view .LVU99
 403:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 370              		.loc 1 403 27 is_stmt 0 view .LVU100
 371 00aa 0A94     		str	r4, [sp, #40]
 404:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 372              		.loc 1 404 5 is_stmt 1 view .LVU101
 404:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 373              		.loc 1 404 31 is_stmt 0 view .LVU102
 374 00ac 0B95     		str	r5, [sp, #44]
 405:Core/Src/tim.c **** 
 375              		.loc 1 405 5 is_stmt 1 view .LVU103
 376 00ae 07A9     		add	r1, sp, #28
 377 00b0 2848     		ldr	r0, .L30+24
 378 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 379              	.LVL10:
 380 00b6 B8E7     		b	.L20
 381              	.LVL11:
 382              	.L28:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 17


 417:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 383              		.loc 1 417 5 view .LVU104
 384              	.LBB9:
 417:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 385              		.loc 1 417 5 view .LVU105
 386 00b8 0025     		movs	r5, #0
 387 00ba 0495     		str	r5, [sp, #16]
 417:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 388              		.loc 1 417 5 view .LVU106
 389 00bc 224B     		ldr	r3, .L30+12
 390 00be 1A6B     		ldr	r2, [r3, #48]
 391 00c0 42F00102 		orr	r2, r2, #1
 392 00c4 1A63     		str	r2, [r3, #48]
 417:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 393              		.loc 1 417 5 view .LVU107
 394 00c6 1A6B     		ldr	r2, [r3, #48]
 395 00c8 02F00102 		and	r2, r2, #1
 396 00cc 0492     		str	r2, [sp, #16]
 417:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 397              		.loc 1 417 5 view .LVU108
 398 00ce 049A     		ldr	r2, [sp, #16]
 399              	.LBE9:
 417:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 400              		.loc 1 417 5 view .LVU109
 418:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 401              		.loc 1 418 5 view .LVU110
 402              	.LBB10:
 418:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 403              		.loc 1 418 5 view .LVU111
 404 00d0 0595     		str	r5, [sp, #20]
 418:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 405              		.loc 1 418 5 view .LVU112
 406 00d2 1A6B     		ldr	r2, [r3, #48]
 407 00d4 42F00202 		orr	r2, r2, #2
 408 00d8 1A63     		str	r2, [r3, #48]
 418:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 409              		.loc 1 418 5 view .LVU113
 410 00da 1B6B     		ldr	r3, [r3, #48]
 411 00dc 03F00203 		and	r3, r3, #2
 412 00e0 0593     		str	r3, [sp, #20]
 418:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 413              		.loc 1 418 5 view .LVU114
 414 00e2 059B     		ldr	r3, [sp, #20]
 415              	.LBE10:
 418:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 416              		.loc 1 418 5 view .LVU115
 424:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 417              		.loc 1 424 5 view .LVU116
 424:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 418              		.loc 1 424 25 is_stmt 0 view .LVU117
 419 00e4 8023     		movs	r3, #128
 420 00e6 0793     		str	r3, [sp, #28]
 425:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 421              		.loc 1 425 5 is_stmt 1 view .LVU118
 425:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 422              		.loc 1 425 26 is_stmt 0 view .LVU119
 423 00e8 0224     		movs	r4, #2
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 18


 424 00ea 0894     		str	r4, [sp, #32]
 426:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 425              		.loc 1 426 5 is_stmt 1 view .LVU120
 427:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 426              		.loc 1 427 5 view .LVU121
 428:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 427              		.loc 1 428 5 view .LVU122
 428:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 428              		.loc 1 428 31 is_stmt 0 view .LVU123
 429 00ec 0B94     		str	r4, [sp, #44]
 429:Core/Src/tim.c **** 
 430              		.loc 1 429 5 is_stmt 1 view .LVU124
 431 00ee 07A9     		add	r1, sp, #28
 432 00f0 1748     		ldr	r0, .L30+20
 433              	.LVL12:
 429:Core/Src/tim.c **** 
 434              		.loc 1 429 5 is_stmt 0 view .LVU125
 435 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 436              	.LVL13:
 431:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 437              		.loc 1 431 5 is_stmt 1 view .LVU126
 431:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 438              		.loc 1 431 25 is_stmt 0 view .LVU127
 439 00f6 1223     		movs	r3, #18
 440 00f8 0793     		str	r3, [sp, #28]
 432:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 441              		.loc 1 432 5 is_stmt 1 view .LVU128
 432:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 442              		.loc 1 432 26 is_stmt 0 view .LVU129
 443 00fa 0894     		str	r4, [sp, #32]
 433:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 444              		.loc 1 433 5 is_stmt 1 view .LVU130
 433:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 445              		.loc 1 433 26 is_stmt 0 view .LVU131
 446 00fc 0995     		str	r5, [sp, #36]
 434:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 447              		.loc 1 434 5 is_stmt 1 view .LVU132
 434:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 448              		.loc 1 434 27 is_stmt 0 view .LVU133
 449 00fe 0A95     		str	r5, [sp, #40]
 435:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 450              		.loc 1 435 5 is_stmt 1 view .LVU134
 435:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 451              		.loc 1 435 31 is_stmt 0 view .LVU135
 452 0100 0B94     		str	r4, [sp, #44]
 436:Core/Src/tim.c **** 
 453              		.loc 1 436 5 is_stmt 1 view .LVU136
 454 0102 07A9     		add	r1, sp, #28
 455 0104 1348     		ldr	r0, .L30+24
 456 0106 FFF7FEFF 		bl	HAL_GPIO_Init
 457              	.LVL14:
 458 010a 8EE7     		b	.L20
 459              	.LVL15:
 460              	.L29:
 448:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 461              		.loc 1 448 5 view .LVU137
 462              	.LBB11:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 19


 448:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 463              		.loc 1 448 5 view .LVU138
 464 010c 0023     		movs	r3, #0
 465 010e 0693     		str	r3, [sp, #24]
 448:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 466              		.loc 1 448 5 view .LVU139
 467 0110 0D4B     		ldr	r3, .L30+12
 468 0112 1A6B     		ldr	r2, [r3, #48]
 469 0114 42F00802 		orr	r2, r2, #8
 470 0118 1A63     		str	r2, [r3, #48]
 448:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 471              		.loc 1 448 5 view .LVU140
 472 011a 1B6B     		ldr	r3, [r3, #48]
 473 011c 03F00803 		and	r3, r3, #8
 474 0120 0693     		str	r3, [sp, #24]
 448:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 475              		.loc 1 448 5 view .LVU141
 476 0122 069B     		ldr	r3, [sp, #24]
 477              	.LBE11:
 448:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 478              		.loc 1 448 5 view .LVU142
 455:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 479              		.loc 1 455 5 view .LVU143
 455:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 480              		.loc 1 455 25 is_stmt 0 view .LVU144
 481 0124 4FF47043 		mov	r3, #61440
 482 0128 0793     		str	r3, [sp, #28]
 456:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 483              		.loc 1 456 5 is_stmt 1 view .LVU145
 456:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 484              		.loc 1 456 26 is_stmt 0 view .LVU146
 485 012a 0223     		movs	r3, #2
 486 012c 0893     		str	r3, [sp, #32]
 457:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 487              		.loc 1 457 5 is_stmt 1 view .LVU147
 458:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 488              		.loc 1 458 5 view .LVU148
 459:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 489              		.loc 1 459 5 view .LVU149
 459:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 490              		.loc 1 459 31 is_stmt 0 view .LVU150
 491 012e 0B93     		str	r3, [sp, #44]
 460:Core/Src/tim.c **** 
 492              		.loc 1 460 5 is_stmt 1 view .LVU151
 493 0130 07A9     		add	r1, sp, #28
 494 0132 0948     		ldr	r0, .L30+28
 495              	.LVL16:
 460:Core/Src/tim.c **** 
 496              		.loc 1 460 5 is_stmt 0 view .LVU152
 497 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 498              	.LVL17:
 499              		.loc 1 467 1 view .LVU153
 500 0138 77E7     		b	.L20
 501              	.L31:
 502 013a 00BF     		.align	2
 503              	.L30:
 504 013c 00000140 		.word	1073807360
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 20


 505 0140 00040040 		.word	1073742848
 506 0144 00080040 		.word	1073743872
 507 0148 00380240 		.word	1073887232
 508 014c 00100240 		.word	1073876992
 509 0150 00000240 		.word	1073872896
 510 0154 00040240 		.word	1073873920
 511 0158 000C0240 		.word	1073875968
 512              		.cfi_endproc
 513              	.LFE245:
 515              		.section	.text.MX_TIM1_Init,"ax",%progbits
 516              		.align	1
 517              		.global	MX_TIM1_Init
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 522              	MX_TIM1_Init:
 523              	.LFB239:
  34:Core/Src/tim.c **** 
 524              		.loc 1 34 1 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 88
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528 0000 10B5     		push	{r4, lr}
 529              	.LCFI9:
 530              		.cfi_def_cfa_offset 8
 531              		.cfi_offset 4, -8
 532              		.cfi_offset 14, -4
 533 0002 96B0     		sub	sp, sp, #88
 534              	.LCFI10:
 535              		.cfi_def_cfa_offset 96
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 536              		.loc 1 40 3 view .LVU155
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 537              		.loc 1 40 26 is_stmt 0 view .LVU156
 538 0004 0024     		movs	r4, #0
 539 0006 1294     		str	r4, [sp, #72]
 540 0008 1394     		str	r4, [sp, #76]
 541 000a 1494     		str	r4, [sp, #80]
 542 000c 1594     		str	r4, [sp, #84]
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 543              		.loc 1 41 3 is_stmt 1 view .LVU157
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 544              		.loc 1 41 27 is_stmt 0 view .LVU158
 545 000e 1094     		str	r4, [sp, #64]
 546 0010 1194     		str	r4, [sp, #68]
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 547              		.loc 1 42 3 is_stmt 1 view .LVU159
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 548              		.loc 1 42 22 is_stmt 0 view .LVU160
 549 0012 0994     		str	r4, [sp, #36]
 550 0014 0A94     		str	r4, [sp, #40]
 551 0016 0B94     		str	r4, [sp, #44]
 552 0018 0C94     		str	r4, [sp, #48]
 553 001a 0D94     		str	r4, [sp, #52]
 554 001c 0E94     		str	r4, [sp, #56]
 555 001e 0F94     		str	r4, [sp, #60]
  43:Core/Src/tim.c **** 
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 21


 556              		.loc 1 43 3 is_stmt 1 view .LVU161
  43:Core/Src/tim.c **** 
 557              		.loc 1 43 34 is_stmt 0 view .LVU162
 558 0020 2022     		movs	r2, #32
 559 0022 2146     		mov	r1, r4
 560 0024 01A8     		add	r0, sp, #4
 561 0026 FFF7FEFF 		bl	memset
 562              	.LVL18:
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 563              		.loc 1 48 3 is_stmt 1 view .LVU163
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 564              		.loc 1 48 18 is_stmt 0 view .LVU164
 565 002a 3B48     		ldr	r0, .L52
 566 002c 3B4B     		ldr	r3, .L52+4
 567 002e 0360     		str	r3, [r0]
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 568              		.loc 1 49 3 is_stmt 1 view .LVU165
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 569              		.loc 1 49 24 is_stmt 0 view .LVU166
 570 0030 4460     		str	r4, [r0, #4]
  50:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 571              		.loc 1 50 3 is_stmt 1 view .LVU167
  50:Core/Src/tim.c ****   htim1.Init.Period = 65535;
 572              		.loc 1 50 26 is_stmt 0 view .LVU168
 573 0032 8460     		str	r4, [r0, #8]
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 574              		.loc 1 51 3 is_stmt 1 view .LVU169
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 575              		.loc 1 51 21 is_stmt 0 view .LVU170
 576 0034 4FF6FF73 		movw	r3, #65535
 577 0038 C360     		str	r3, [r0, #12]
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 578              		.loc 1 52 3 is_stmt 1 view .LVU171
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 579              		.loc 1 52 28 is_stmt 0 view .LVU172
 580 003a 0461     		str	r4, [r0, #16]
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 581              		.loc 1 53 3 is_stmt 1 view .LVU173
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 582              		.loc 1 53 32 is_stmt 0 view .LVU174
 583 003c 4461     		str	r4, [r0, #20]
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 584              		.loc 1 54 3 is_stmt 1 view .LVU175
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 585              		.loc 1 54 32 is_stmt 0 view .LVU176
 586 003e 8461     		str	r4, [r0, #24]
  55:Core/Src/tim.c ****   {
 587              		.loc 1 55 3 is_stmt 1 view .LVU177
  55:Core/Src/tim.c ****   {
 588              		.loc 1 55 7 is_stmt 0 view .LVU178
 589 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 590              	.LVL19:
  55:Core/Src/tim.c ****   {
 591              		.loc 1 55 6 discriminator 1 view .LVU179
 592 0044 0028     		cmp	r0, #0
 593 0046 4BD1     		bne	.L43
 594              	.L33:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 22


  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 595              		.loc 1 59 3 is_stmt 1 view .LVU180
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 596              		.loc 1 59 34 is_stmt 0 view .LVU181
 597 0048 4FF48053 		mov	r3, #4096
 598 004c 1293     		str	r3, [sp, #72]
  60:Core/Src/tim.c ****   {
 599              		.loc 1 60 3 is_stmt 1 view .LVU182
  60:Core/Src/tim.c ****   {
 600              		.loc 1 60 7 is_stmt 0 view .LVU183
 601 004e 12A9     		add	r1, sp, #72
 602 0050 3148     		ldr	r0, .L52
 603 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 604              	.LVL20:
  60:Core/Src/tim.c ****   {
 605              		.loc 1 60 6 discriminator 1 view .LVU184
 606 0056 0028     		cmp	r0, #0
 607 0058 45D1     		bne	.L44
 608              	.L34:
  64:Core/Src/tim.c ****   {
 609              		.loc 1 64 3 is_stmt 1 view .LVU185
  64:Core/Src/tim.c ****   {
 610              		.loc 1 64 7 is_stmt 0 view .LVU186
 611 005a 2F48     		ldr	r0, .L52
 612 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 613              	.LVL21:
  64:Core/Src/tim.c ****   {
 614              		.loc 1 64 6 discriminator 1 view .LVU187
 615 0060 0028     		cmp	r0, #0
 616 0062 43D1     		bne	.L45
 617              	.L35:
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 618              		.loc 1 68 3 is_stmt 1 view .LVU188
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 619              		.loc 1 68 37 is_stmt 0 view .LVU189
 620 0064 0023     		movs	r3, #0
 621 0066 1093     		str	r3, [sp, #64]
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 622              		.loc 1 69 3 is_stmt 1 view .LVU190
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 623              		.loc 1 69 33 is_stmt 0 view .LVU191
 624 0068 1193     		str	r3, [sp, #68]
  70:Core/Src/tim.c ****   {
 625              		.loc 1 70 3 is_stmt 1 view .LVU192
  70:Core/Src/tim.c ****   {
 626              		.loc 1 70 7 is_stmt 0 view .LVU193
 627 006a 10A9     		add	r1, sp, #64
 628 006c 2A48     		ldr	r0, .L52
 629 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 630              	.LVL22:
  70:Core/Src/tim.c ****   {
 631              		.loc 1 70 6 discriminator 1 view .LVU194
 632 0072 0028     		cmp	r0, #0
 633 0074 3DD1     		bne	.L46
 634              	.L36:
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 635              		.loc 1 74 3 is_stmt 1 view .LVU195
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 23


  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 636              		.loc 1 74 20 is_stmt 0 view .LVU196
 637 0076 6023     		movs	r3, #96
 638 0078 0993     		str	r3, [sp, #36]
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 639              		.loc 1 75 3 is_stmt 1 view .LVU197
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 640              		.loc 1 75 19 is_stmt 0 view .LVU198
 641 007a 0022     		movs	r2, #0
 642 007c 0A92     		str	r2, [sp, #40]
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 643              		.loc 1 76 3 is_stmt 1 view .LVU199
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 644              		.loc 1 76 24 is_stmt 0 view .LVU200
 645 007e 0B92     		str	r2, [sp, #44]
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 646              		.loc 1 77 3 is_stmt 1 view .LVU201
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 647              		.loc 1 77 25 is_stmt 0 view .LVU202
 648 0080 0C92     		str	r2, [sp, #48]
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 649              		.loc 1 78 3 is_stmt 1 view .LVU203
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 650              		.loc 1 78 24 is_stmt 0 view .LVU204
 651 0082 0D92     		str	r2, [sp, #52]
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 652              		.loc 1 79 3 is_stmt 1 view .LVU205
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 653              		.loc 1 79 25 is_stmt 0 view .LVU206
 654 0084 0E92     		str	r2, [sp, #56]
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 655              		.loc 1 80 3 is_stmt 1 view .LVU207
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 656              		.loc 1 80 26 is_stmt 0 view .LVU208
 657 0086 0F92     		str	r2, [sp, #60]
  81:Core/Src/tim.c ****   {
 658              		.loc 1 81 3 is_stmt 1 view .LVU209
  81:Core/Src/tim.c ****   {
 659              		.loc 1 81 7 is_stmt 0 view .LVU210
 660 0088 09A9     		add	r1, sp, #36
 661 008a 2348     		ldr	r0, .L52
 662 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 663              	.LVL23:
  81:Core/Src/tim.c ****   {
 664              		.loc 1 81 6 discriminator 1 view .LVU211
 665 0090 0028     		cmp	r0, #0
 666 0092 31D1     		bne	.L47
 667              	.L37:
  85:Core/Src/tim.c ****   {
 668              		.loc 1 85 3 is_stmt 1 view .LVU212
  85:Core/Src/tim.c ****   {
 669              		.loc 1 85 7 is_stmt 0 view .LVU213
 670 0094 0422     		movs	r2, #4
 671 0096 09A9     		add	r1, sp, #36
 672 0098 1F48     		ldr	r0, .L52
 673 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 674              	.LVL24:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 24


  85:Core/Src/tim.c ****   {
 675              		.loc 1 85 6 discriminator 1 view .LVU214
 676 009e 70BB     		cbnz	r0, .L48
 677              	.L38:
  89:Core/Src/tim.c ****   {
 678              		.loc 1 89 3 is_stmt 1 view .LVU215
  89:Core/Src/tim.c ****   {
 679              		.loc 1 89 7 is_stmt 0 view .LVU216
 680 00a0 0822     		movs	r2, #8
 681 00a2 09A9     		add	r1, sp, #36
 682 00a4 1C48     		ldr	r0, .L52
 683 00a6 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 684              	.LVL25:
  89:Core/Src/tim.c ****   {
 685              		.loc 1 89 6 discriminator 1 view .LVU217
 686 00aa 58BB     		cbnz	r0, .L49
 687              	.L39:
  93:Core/Src/tim.c ****   {
 688              		.loc 1 93 3 is_stmt 1 view .LVU218
  93:Core/Src/tim.c ****   {
 689              		.loc 1 93 7 is_stmt 0 view .LVU219
 690 00ac 0C22     		movs	r2, #12
 691 00ae 09A9     		add	r1, sp, #36
 692 00b0 1948     		ldr	r0, .L52
 693 00b2 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 694              	.LVL26:
  93:Core/Src/tim.c ****   {
 695              		.loc 1 93 6 discriminator 1 view .LVU220
 696 00b6 40BB     		cbnz	r0, .L50
 697              	.L40:
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 698              		.loc 1 97 3 is_stmt 1 view .LVU221
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 699              		.loc 1 97 40 is_stmt 0 view .LVU222
 700 00b8 0023     		movs	r3, #0
 701 00ba 0193     		str	r3, [sp, #4]
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 702              		.loc 1 98 3 is_stmt 1 view .LVU223
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 703              		.loc 1 98 41 is_stmt 0 view .LVU224
 704 00bc 0293     		str	r3, [sp, #8]
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 705              		.loc 1 99 3 is_stmt 1 view .LVU225
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 706              		.loc 1 99 34 is_stmt 0 view .LVU226
 707 00be 0393     		str	r3, [sp, #12]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 708              		.loc 1 100 3 is_stmt 1 view .LVU227
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 709              		.loc 1 100 33 is_stmt 0 view .LVU228
 710 00c0 0493     		str	r3, [sp, #16]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 711              		.loc 1 101 3 is_stmt 1 view .LVU229
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 712              		.loc 1 101 35 is_stmt 0 view .LVU230
 713 00c2 0593     		str	r3, [sp, #20]
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 25


 714              		.loc 1 102 3 is_stmt 1 view .LVU231
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 715              		.loc 1 102 38 is_stmt 0 view .LVU232
 716 00c4 4FF40052 		mov	r2, #8192
 717 00c8 0692     		str	r2, [sp, #24]
 103:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 718              		.loc 1 103 3 is_stmt 1 view .LVU233
 103:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 719              		.loc 1 103 40 is_stmt 0 view .LVU234
 720 00ca 0893     		str	r3, [sp, #32]
 104:Core/Src/tim.c ****   {
 721              		.loc 1 104 3 is_stmt 1 view .LVU235
 104:Core/Src/tim.c ****   {
 722              		.loc 1 104 7 is_stmt 0 view .LVU236
 723 00cc 01A9     		add	r1, sp, #4
 724 00ce 1248     		ldr	r0, .L52
 725 00d0 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 726              	.LVL27:
 104:Core/Src/tim.c ****   {
 727              		.loc 1 104 6 discriminator 1 view .LVU237
 728 00d4 E0B9     		cbnz	r0, .L51
 729              	.L41:
 111:Core/Src/tim.c **** 
 730              		.loc 1 111 3 is_stmt 1 view .LVU238
 731 00d6 1048     		ldr	r0, .L52
 732 00d8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 733              	.LVL28:
 113:Core/Src/tim.c **** /* TIM2 init function */
 734              		.loc 1 113 1 is_stmt 0 view .LVU239
 735 00dc 16B0     		add	sp, sp, #88
 736              	.LCFI11:
 737              		.cfi_remember_state
 738              		.cfi_def_cfa_offset 8
 739              		@ sp needed
 740 00de 10BD     		pop	{r4, pc}
 741              	.L43:
 742              	.LCFI12:
 743              		.cfi_restore_state
  57:Core/Src/tim.c ****   }
 744              		.loc 1 57 5 is_stmt 1 view .LVU240
 745 00e0 FFF7FEFF 		bl	Error_Handler
 746              	.LVL29:
 747 00e4 B0E7     		b	.L33
 748              	.L44:
  62:Core/Src/tim.c ****   }
 749              		.loc 1 62 5 view .LVU241
 750 00e6 FFF7FEFF 		bl	Error_Handler
 751              	.LVL30:
 752 00ea B6E7     		b	.L34
 753              	.L45:
  66:Core/Src/tim.c ****   }
 754              		.loc 1 66 5 view .LVU242
 755 00ec FFF7FEFF 		bl	Error_Handler
 756              	.LVL31:
 757 00f0 B8E7     		b	.L35
 758              	.L46:
  72:Core/Src/tim.c ****   }
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 26


 759              		.loc 1 72 5 view .LVU243
 760 00f2 FFF7FEFF 		bl	Error_Handler
 761              	.LVL32:
 762 00f6 BEE7     		b	.L36
 763              	.L47:
  83:Core/Src/tim.c ****   }
 764              		.loc 1 83 5 view .LVU244
 765 00f8 FFF7FEFF 		bl	Error_Handler
 766              	.LVL33:
 767 00fc CAE7     		b	.L37
 768              	.L48:
  87:Core/Src/tim.c ****   }
 769              		.loc 1 87 5 view .LVU245
 770 00fe FFF7FEFF 		bl	Error_Handler
 771              	.LVL34:
 772 0102 CDE7     		b	.L38
 773              	.L49:
  91:Core/Src/tim.c ****   }
 774              		.loc 1 91 5 view .LVU246
 775 0104 FFF7FEFF 		bl	Error_Handler
 776              	.LVL35:
 777 0108 D0E7     		b	.L39
 778              	.L50:
  95:Core/Src/tim.c ****   }
 779              		.loc 1 95 5 view .LVU247
 780 010a FFF7FEFF 		bl	Error_Handler
 781              	.LVL36:
 782 010e D3E7     		b	.L40
 783              	.L51:
 106:Core/Src/tim.c ****   }
 784              		.loc 1 106 5 view .LVU248
 785 0110 FFF7FEFF 		bl	Error_Handler
 786              	.LVL37:
 787 0114 DFE7     		b	.L41
 788              	.L53:
 789 0116 00BF     		.align	2
 790              	.L52:
 791 0118 00000000 		.word	htim1
 792 011c 00000140 		.word	1073807360
 793              		.cfi_endproc
 794              	.LFE239:
 796              		.section	.text.MX_TIM2_Init,"ax",%progbits
 797              		.align	1
 798              		.global	MX_TIM2_Init
 799              		.syntax unified
 800              		.thumb
 801              		.thumb_func
 803              	MX_TIM2_Init:
 804              	.LFB240:
 116:Core/Src/tim.c **** 
 805              		.loc 1 116 1 view -0
 806              		.cfi_startproc
 807              		@ args = 0, pretend = 0, frame = 56
 808              		@ frame_needed = 0, uses_anonymous_args = 0
 809 0000 00B5     		push	{lr}
 810              	.LCFI13:
 811              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 27


 812              		.cfi_offset 14, -4
 813 0002 8FB0     		sub	sp, sp, #60
 814              	.LCFI14:
 815              		.cfi_def_cfa_offset 64
 122:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 816              		.loc 1 122 3 view .LVU250
 122:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 817              		.loc 1 122 26 is_stmt 0 view .LVU251
 818 0004 0023     		movs	r3, #0
 819 0006 0A93     		str	r3, [sp, #40]
 820 0008 0B93     		str	r3, [sp, #44]
 821 000a 0C93     		str	r3, [sp, #48]
 822 000c 0D93     		str	r3, [sp, #52]
 123:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 823              		.loc 1 123 3 is_stmt 1 view .LVU252
 123:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 824              		.loc 1 123 27 is_stmt 0 view .LVU253
 825 000e 0893     		str	r3, [sp, #32]
 826 0010 0993     		str	r3, [sp, #36]
 124:Core/Src/tim.c **** 
 827              		.loc 1 124 3 is_stmt 1 view .LVU254
 124:Core/Src/tim.c **** 
 828              		.loc 1 124 22 is_stmt 0 view .LVU255
 829 0012 0193     		str	r3, [sp, #4]
 830 0014 0293     		str	r3, [sp, #8]
 831 0016 0393     		str	r3, [sp, #12]
 832 0018 0493     		str	r3, [sp, #16]
 833 001a 0593     		str	r3, [sp, #20]
 834 001c 0693     		str	r3, [sp, #24]
 835 001e 0793     		str	r3, [sp, #28]
 129:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 836              		.loc 1 129 3 is_stmt 1 view .LVU256
 129:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 837              		.loc 1 129 18 is_stmt 0 view .LVU257
 838 0020 3048     		ldr	r0, .L72
 839 0022 4FF08042 		mov	r2, #1073741824
 840 0026 0260     		str	r2, [r0]
 130:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 841              		.loc 1 130 3 is_stmt 1 view .LVU258
 130:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 842              		.loc 1 130 24 is_stmt 0 view .LVU259
 843 0028 4360     		str	r3, [r0, #4]
 131:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
 844              		.loc 1 131 3 is_stmt 1 view .LVU260
 131:Core/Src/tim.c ****   htim2.Init.Period = 4294967295;
 845              		.loc 1 131 26 is_stmt 0 view .LVU261
 846 002a 8360     		str	r3, [r0, #8]
 132:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 847              		.loc 1 132 3 is_stmt 1 view .LVU262
 132:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 848              		.loc 1 132 21 is_stmt 0 view .LVU263
 849 002c 4FF0FF32 		mov	r2, #-1
 850 0030 C260     		str	r2, [r0, #12]
 133:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 851              		.loc 1 133 3 is_stmt 1 view .LVU264
 133:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 852              		.loc 1 133 28 is_stmt 0 view .LVU265
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 28


 853 0032 0361     		str	r3, [r0, #16]
 134:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 854              		.loc 1 134 3 is_stmt 1 view .LVU266
 134:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 855              		.loc 1 134 32 is_stmt 0 view .LVU267
 856 0034 8361     		str	r3, [r0, #24]
 135:Core/Src/tim.c ****   {
 857              		.loc 1 135 3 is_stmt 1 view .LVU268
 135:Core/Src/tim.c ****   {
 858              		.loc 1 135 7 is_stmt 0 view .LVU269
 859 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 860              	.LVL38:
 135:Core/Src/tim.c ****   {
 861              		.loc 1 135 6 discriminator 1 view .LVU270
 862 003a 0028     		cmp	r0, #0
 863 003c 39D1     		bne	.L64
 864              	.L55:
 139:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 865              		.loc 1 139 3 is_stmt 1 view .LVU271
 139:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 866              		.loc 1 139 34 is_stmt 0 view .LVU272
 867 003e 4FF48053 		mov	r3, #4096
 868 0042 0A93     		str	r3, [sp, #40]
 140:Core/Src/tim.c ****   {
 869              		.loc 1 140 3 is_stmt 1 view .LVU273
 140:Core/Src/tim.c ****   {
 870              		.loc 1 140 7 is_stmt 0 view .LVU274
 871 0044 0AA9     		add	r1, sp, #40
 872 0046 2748     		ldr	r0, .L72
 873 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 874              	.LVL39:
 140:Core/Src/tim.c ****   {
 875              		.loc 1 140 6 discriminator 1 view .LVU275
 876 004c 0028     		cmp	r0, #0
 877 004e 33D1     		bne	.L65
 878              	.L56:
 144:Core/Src/tim.c ****   {
 879              		.loc 1 144 3 is_stmt 1 view .LVU276
 144:Core/Src/tim.c ****   {
 880              		.loc 1 144 7 is_stmt 0 view .LVU277
 881 0050 2448     		ldr	r0, .L72
 882 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 883              	.LVL40:
 144:Core/Src/tim.c ****   {
 884              		.loc 1 144 6 discriminator 1 view .LVU278
 885 0056 0028     		cmp	r0, #0
 886 0058 31D1     		bne	.L66
 887              	.L57:
 148:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 888              		.loc 1 148 3 is_stmt 1 view .LVU279
 148:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 889              		.loc 1 148 37 is_stmt 0 view .LVU280
 890 005a 0023     		movs	r3, #0
 891 005c 0893     		str	r3, [sp, #32]
 149:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 892              		.loc 1 149 3 is_stmt 1 view .LVU281
 149:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 29


 893              		.loc 1 149 33 is_stmt 0 view .LVU282
 894 005e 0993     		str	r3, [sp, #36]
 150:Core/Src/tim.c ****   {
 895              		.loc 1 150 3 is_stmt 1 view .LVU283
 150:Core/Src/tim.c ****   {
 896              		.loc 1 150 7 is_stmt 0 view .LVU284
 897 0060 08A9     		add	r1, sp, #32
 898 0062 2048     		ldr	r0, .L72
 899 0064 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 900              	.LVL41:
 150:Core/Src/tim.c ****   {
 901              		.loc 1 150 6 discriminator 1 view .LVU285
 902 0068 60BB     		cbnz	r0, .L67
 903              	.L58:
 154:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 904              		.loc 1 154 3 is_stmt 1 view .LVU286
 154:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 905              		.loc 1 154 20 is_stmt 0 view .LVU287
 906 006a 6023     		movs	r3, #96
 907 006c 0193     		str	r3, [sp, #4]
 155:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 908              		.loc 1 155 3 is_stmt 1 view .LVU288
 155:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 909              		.loc 1 155 19 is_stmt 0 view .LVU289
 910 006e 0022     		movs	r2, #0
 911 0070 0292     		str	r2, [sp, #8]
 156:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 912              		.loc 1 156 3 is_stmt 1 view .LVU290
 156:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 913              		.loc 1 156 24 is_stmt 0 view .LVU291
 914 0072 0392     		str	r2, [sp, #12]
 157:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 915              		.loc 1 157 3 is_stmt 1 view .LVU292
 157:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 916              		.loc 1 157 24 is_stmt 0 view .LVU293
 917 0074 0592     		str	r2, [sp, #20]
 158:Core/Src/tim.c ****   {
 918              		.loc 1 158 3 is_stmt 1 view .LVU294
 158:Core/Src/tim.c ****   {
 919              		.loc 1 158 7 is_stmt 0 view .LVU295
 920 0076 01A9     		add	r1, sp, #4
 921 0078 1A48     		ldr	r0, .L72
 922 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 923              	.LVL42:
 158:Core/Src/tim.c ****   {
 924              		.loc 1 158 6 discriminator 1 view .LVU296
 925 007e 20BB     		cbnz	r0, .L68
 926              	.L59:
 162:Core/Src/tim.c ****   {
 927              		.loc 1 162 3 is_stmt 1 view .LVU297
 162:Core/Src/tim.c ****   {
 928              		.loc 1 162 7 is_stmt 0 view .LVU298
 929 0080 0422     		movs	r2, #4
 930 0082 0DEB0201 		add	r1, sp, r2
 931 0086 1748     		ldr	r0, .L72
 932 0088 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 933              	.LVL43:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 30


 162:Core/Src/tim.c ****   {
 934              		.loc 1 162 6 discriminator 1 view .LVU299
 935 008c 00BB     		cbnz	r0, .L69
 936              	.L60:
 166:Core/Src/tim.c ****   {
 937              		.loc 1 166 3 is_stmt 1 view .LVU300
 166:Core/Src/tim.c ****   {
 938              		.loc 1 166 7 is_stmt 0 view .LVU301
 939 008e 0822     		movs	r2, #8
 940 0090 01A9     		add	r1, sp, #4
 941 0092 1448     		ldr	r0, .L72
 942 0094 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 943              	.LVL44:
 166:Core/Src/tim.c ****   {
 944              		.loc 1 166 6 discriminator 1 view .LVU302
 945 0098 E8B9     		cbnz	r0, .L70
 946              	.L61:
 170:Core/Src/tim.c ****   {
 947              		.loc 1 170 3 is_stmt 1 view .LVU303
 170:Core/Src/tim.c ****   {
 948              		.loc 1 170 7 is_stmt 0 view .LVU304
 949 009a 0C22     		movs	r2, #12
 950 009c 01A9     		add	r1, sp, #4
 951 009e 1148     		ldr	r0, .L72
 952 00a0 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 953              	.LVL45:
 170:Core/Src/tim.c ****   {
 954              		.loc 1 170 6 discriminator 1 view .LVU305
 955 00a4 D0B9     		cbnz	r0, .L71
 956              	.L62:
 177:Core/Src/tim.c **** 
 957              		.loc 1 177 3 is_stmt 1 view .LVU306
 958 00a6 0F48     		ldr	r0, .L72
 959 00a8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 960              	.LVL46:
 179:Core/Src/tim.c **** /* TIM3 init function */
 961              		.loc 1 179 1 is_stmt 0 view .LVU307
 962 00ac 0FB0     		add	sp, sp, #60
 963              	.LCFI15:
 964              		.cfi_remember_state
 965              		.cfi_def_cfa_offset 4
 966              		@ sp needed
 967 00ae 5DF804FB 		ldr	pc, [sp], #4
 968              	.L64:
 969              	.LCFI16:
 970              		.cfi_restore_state
 137:Core/Src/tim.c ****   }
 971              		.loc 1 137 5 is_stmt 1 view .LVU308
 972 00b2 FFF7FEFF 		bl	Error_Handler
 973              	.LVL47:
 974 00b6 C2E7     		b	.L55
 975              	.L65:
 142:Core/Src/tim.c ****   }
 976              		.loc 1 142 5 view .LVU309
 977 00b8 FFF7FEFF 		bl	Error_Handler
 978              	.LVL48:
 979 00bc C8E7     		b	.L56
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 31


 980              	.L66:
 146:Core/Src/tim.c ****   }
 981              		.loc 1 146 5 view .LVU310
 982 00be FFF7FEFF 		bl	Error_Handler
 983              	.LVL49:
 984 00c2 CAE7     		b	.L57
 985              	.L67:
 152:Core/Src/tim.c ****   }
 986              		.loc 1 152 5 view .LVU311
 987 00c4 FFF7FEFF 		bl	Error_Handler
 988              	.LVL50:
 989 00c8 CFE7     		b	.L58
 990              	.L68:
 160:Core/Src/tim.c ****   }
 991              		.loc 1 160 5 view .LVU312
 992 00ca FFF7FEFF 		bl	Error_Handler
 993              	.LVL51:
 994 00ce D7E7     		b	.L59
 995              	.L69:
 164:Core/Src/tim.c ****   }
 996              		.loc 1 164 5 view .LVU313
 997 00d0 FFF7FEFF 		bl	Error_Handler
 998              	.LVL52:
 999 00d4 DBE7     		b	.L60
 1000              	.L70:
 168:Core/Src/tim.c ****   }
 1001              		.loc 1 168 5 view .LVU314
 1002 00d6 FFF7FEFF 		bl	Error_Handler
 1003              	.LVL53:
 1004 00da DEE7     		b	.L61
 1005              	.L71:
 172:Core/Src/tim.c ****   }
 1006              		.loc 1 172 5 view .LVU315
 1007 00dc FFF7FEFF 		bl	Error_Handler
 1008              	.LVL54:
 1009 00e0 E1E7     		b	.L62
 1010              	.L73:
 1011 00e2 00BF     		.align	2
 1012              	.L72:
 1013 00e4 00000000 		.word	htim2
 1014              		.cfi_endproc
 1015              	.LFE240:
 1017              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1018              		.align	1
 1019              		.global	MX_TIM3_Init
 1020              		.syntax unified
 1021              		.thumb
 1022              		.thumb_func
 1024              	MX_TIM3_Init:
 1025              	.LFB241:
 182:Core/Src/tim.c **** 
 1026              		.loc 1 182 1 view -0
 1027              		.cfi_startproc
 1028              		@ args = 0, pretend = 0, frame = 40
 1029              		@ frame_needed = 0, uses_anonymous_args = 0
 1030 0000 00B5     		push	{lr}
 1031              	.LCFI17:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 32


 1032              		.cfi_def_cfa_offset 4
 1033              		.cfi_offset 14, -4
 1034 0002 8BB0     		sub	sp, sp, #44
 1035              	.LCFI18:
 1036              		.cfi_def_cfa_offset 48
 188:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1037              		.loc 1 188 3 view .LVU317
 188:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1038              		.loc 1 188 27 is_stmt 0 view .LVU318
 1039 0004 0023     		movs	r3, #0
 1040 0006 0893     		str	r3, [sp, #32]
 1041 0008 0993     		str	r3, [sp, #36]
 189:Core/Src/tim.c **** 
 1042              		.loc 1 189 3 is_stmt 1 view .LVU319
 189:Core/Src/tim.c **** 
 1043              		.loc 1 189 22 is_stmt 0 view .LVU320
 1044 000a 0193     		str	r3, [sp, #4]
 1045 000c 0293     		str	r3, [sp, #8]
 1046 000e 0393     		str	r3, [sp, #12]
 1047 0010 0493     		str	r3, [sp, #16]
 1048 0012 0593     		str	r3, [sp, #20]
 1049 0014 0693     		str	r3, [sp, #24]
 1050 0016 0793     		str	r3, [sp, #28]
 194:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 1051              		.loc 1 194 3 is_stmt 1 view .LVU321
 194:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 1052              		.loc 1 194 18 is_stmt 0 view .LVU322
 1053 0018 2048     		ldr	r0, .L86
 1054 001a 214A     		ldr	r2, .L86+4
 1055 001c 0260     		str	r2, [r0]
 195:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1056              		.loc 1 195 3 is_stmt 1 view .LVU323
 195:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1057              		.loc 1 195 24 is_stmt 0 view .LVU324
 1058 001e 4360     		str	r3, [r0, #4]
 196:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 1059              		.loc 1 196 3 is_stmt 1 view .LVU325
 196:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 1060              		.loc 1 196 26 is_stmt 0 view .LVU326
 1061 0020 8360     		str	r3, [r0, #8]
 197:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1062              		.loc 1 197 3 is_stmt 1 view .LVU327
 197:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1063              		.loc 1 197 21 is_stmt 0 view .LVU328
 1064 0022 4FF6FF72 		movw	r2, #65535
 1065 0026 C260     		str	r2, [r0, #12]
 198:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1066              		.loc 1 198 3 is_stmt 1 view .LVU329
 198:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1067              		.loc 1 198 28 is_stmt 0 view .LVU330
 1068 0028 0361     		str	r3, [r0, #16]
 199:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 1069              		.loc 1 199 3 is_stmt 1 view .LVU331
 199:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 1070              		.loc 1 199 32 is_stmt 0 view .LVU332
 1071 002a 8361     		str	r3, [r0, #24]
 200:Core/Src/tim.c ****   {
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 33


 1072              		.loc 1 200 3 is_stmt 1 view .LVU333
 200:Core/Src/tim.c ****   {
 1073              		.loc 1 200 7 is_stmt 0 view .LVU334
 1074 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1075              	.LVL55:
 200:Core/Src/tim.c ****   {
 1076              		.loc 1 200 6 discriminator 1 view .LVU335
 1077 0030 28BB     		cbnz	r0, .L81
 1078              	.L75:
 204:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1079              		.loc 1 204 3 is_stmt 1 view .LVU336
 204:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1080              		.loc 1 204 37 is_stmt 0 view .LVU337
 1081 0032 0023     		movs	r3, #0
 1082 0034 0893     		str	r3, [sp, #32]
 205:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1083              		.loc 1 205 3 is_stmt 1 view .LVU338
 205:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1084              		.loc 1 205 33 is_stmt 0 view .LVU339
 1085 0036 0993     		str	r3, [sp, #36]
 206:Core/Src/tim.c ****   {
 1086              		.loc 1 206 3 is_stmt 1 view .LVU340
 206:Core/Src/tim.c ****   {
 1087              		.loc 1 206 7 is_stmt 0 view .LVU341
 1088 0038 08A9     		add	r1, sp, #32
 1089 003a 1848     		ldr	r0, .L86
 1090 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1091              	.LVL56:
 206:Core/Src/tim.c ****   {
 1092              		.loc 1 206 6 discriminator 1 view .LVU342
 1093 0040 00BB     		cbnz	r0, .L82
 1094              	.L76:
 210:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1095              		.loc 1 210 3 is_stmt 1 view .LVU343
 210:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1096              		.loc 1 210 20 is_stmt 0 view .LVU344
 1097 0042 6023     		movs	r3, #96
 1098 0044 0193     		str	r3, [sp, #4]
 211:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1099              		.loc 1 211 3 is_stmt 1 view .LVU345
 211:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1100              		.loc 1 211 19 is_stmt 0 view .LVU346
 1101 0046 0022     		movs	r2, #0
 1102 0048 0292     		str	r2, [sp, #8]
 212:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1103              		.loc 1 212 3 is_stmt 1 view .LVU347
 212:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1104              		.loc 1 212 24 is_stmt 0 view .LVU348
 1105 004a 0392     		str	r2, [sp, #12]
 213:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1106              		.loc 1 213 3 is_stmt 1 view .LVU349
 213:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1107              		.loc 1 213 24 is_stmt 0 view .LVU350
 1108 004c 0592     		str	r2, [sp, #20]
 214:Core/Src/tim.c ****   {
 1109              		.loc 1 214 3 is_stmt 1 view .LVU351
 214:Core/Src/tim.c ****   {
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 34


 1110              		.loc 1 214 7 is_stmt 0 view .LVU352
 1111 004e 01A9     		add	r1, sp, #4
 1112 0050 1248     		ldr	r0, .L86
 1113 0052 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1114              	.LVL57:
 214:Core/Src/tim.c ****   {
 1115              		.loc 1 214 6 discriminator 1 view .LVU353
 1116 0056 C0B9     		cbnz	r0, .L83
 1117              	.L77:
 218:Core/Src/tim.c ****   {
 1118              		.loc 1 218 3 is_stmt 1 view .LVU354
 218:Core/Src/tim.c ****   {
 1119              		.loc 1 218 7 is_stmt 0 view .LVU355
 1120 0058 0422     		movs	r2, #4
 1121 005a 0DEB0201 		add	r1, sp, r2
 1122 005e 0F48     		ldr	r0, .L86
 1123 0060 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1124              	.LVL58:
 218:Core/Src/tim.c ****   {
 1125              		.loc 1 218 6 discriminator 1 view .LVU356
 1126 0064 A0B9     		cbnz	r0, .L84
 1127              	.L78:
 222:Core/Src/tim.c ****   {
 1128              		.loc 1 222 3 is_stmt 1 view .LVU357
 222:Core/Src/tim.c ****   {
 1129              		.loc 1 222 7 is_stmt 0 view .LVU358
 1130 0066 0C22     		movs	r2, #12
 1131 0068 01A9     		add	r1, sp, #4
 1132 006a 0C48     		ldr	r0, .L86
 1133 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1134              	.LVL59:
 222:Core/Src/tim.c ****   {
 1135              		.loc 1 222 6 discriminator 1 view .LVU359
 1136 0070 88B9     		cbnz	r0, .L85
 1137              	.L79:
 229:Core/Src/tim.c **** 
 1138              		.loc 1 229 3 is_stmt 1 view .LVU360
 1139 0072 0A48     		ldr	r0, .L86
 1140 0074 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1141              	.LVL60:
 231:Core/Src/tim.c **** /* TIM4 init function */
 1142              		.loc 1 231 1 is_stmt 0 view .LVU361
 1143 0078 0BB0     		add	sp, sp, #44
 1144              	.LCFI19:
 1145              		.cfi_remember_state
 1146              		.cfi_def_cfa_offset 4
 1147              		@ sp needed
 1148 007a 5DF804FB 		ldr	pc, [sp], #4
 1149              	.L81:
 1150              	.LCFI20:
 1151              		.cfi_restore_state
 202:Core/Src/tim.c ****   }
 1152              		.loc 1 202 5 is_stmt 1 view .LVU362
 1153 007e FFF7FEFF 		bl	Error_Handler
 1154              	.LVL61:
 1155 0082 D6E7     		b	.L75
 1156              	.L82:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 35


 208:Core/Src/tim.c ****   }
 1157              		.loc 1 208 5 view .LVU363
 1158 0084 FFF7FEFF 		bl	Error_Handler
 1159              	.LVL62:
 1160 0088 DBE7     		b	.L76
 1161              	.L83:
 216:Core/Src/tim.c ****   }
 1162              		.loc 1 216 5 view .LVU364
 1163 008a FFF7FEFF 		bl	Error_Handler
 1164              	.LVL63:
 1165 008e E3E7     		b	.L77
 1166              	.L84:
 220:Core/Src/tim.c ****   }
 1167              		.loc 1 220 5 view .LVU365
 1168 0090 FFF7FEFF 		bl	Error_Handler
 1169              	.LVL64:
 1170 0094 E7E7     		b	.L78
 1171              	.L85:
 224:Core/Src/tim.c ****   }
 1172              		.loc 1 224 5 view .LVU366
 1173 0096 FFF7FEFF 		bl	Error_Handler
 1174              	.LVL65:
 1175 009a EAE7     		b	.L79
 1176              	.L87:
 1177              		.align	2
 1178              	.L86:
 1179 009c 00000000 		.word	htim3
 1180 00a0 00040040 		.word	1073742848
 1181              		.cfi_endproc
 1182              	.LFE241:
 1184              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1185              		.align	1
 1186              		.global	MX_TIM4_Init
 1187              		.syntax unified
 1188              		.thumb
 1189              		.thumb_func
 1191              	MX_TIM4_Init:
 1192              	.LFB242:
 234:Core/Src/tim.c **** 
 1193              		.loc 1 234 1 view -0
 1194              		.cfi_startproc
 1195              		@ args = 0, pretend = 0, frame = 56
 1196              		@ frame_needed = 0, uses_anonymous_args = 0
 1197 0000 00B5     		push	{lr}
 1198              	.LCFI21:
 1199              		.cfi_def_cfa_offset 4
 1200              		.cfi_offset 14, -4
 1201 0002 8FB0     		sub	sp, sp, #60
 1202              	.LCFI22:
 1203              		.cfi_def_cfa_offset 64
 240:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1204              		.loc 1 240 3 view .LVU368
 240:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1205              		.loc 1 240 26 is_stmt 0 view .LVU369
 1206 0004 0023     		movs	r3, #0
 1207 0006 0A93     		str	r3, [sp, #40]
 1208 0008 0B93     		str	r3, [sp, #44]
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 36


 1209 000a 0C93     		str	r3, [sp, #48]
 1210 000c 0D93     		str	r3, [sp, #52]
 241:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1211              		.loc 1 241 3 is_stmt 1 view .LVU370
 241:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1212              		.loc 1 241 27 is_stmt 0 view .LVU371
 1213 000e 0893     		str	r3, [sp, #32]
 1214 0010 0993     		str	r3, [sp, #36]
 242:Core/Src/tim.c **** 
 1215              		.loc 1 242 3 is_stmt 1 view .LVU372
 242:Core/Src/tim.c **** 
 1216              		.loc 1 242 22 is_stmt 0 view .LVU373
 1217 0012 0193     		str	r3, [sp, #4]
 1218 0014 0293     		str	r3, [sp, #8]
 1219 0016 0393     		str	r3, [sp, #12]
 1220 0018 0493     		str	r3, [sp, #16]
 1221 001a 0593     		str	r3, [sp, #20]
 1222 001c 0693     		str	r3, [sp, #24]
 1223 001e 0793     		str	r3, [sp, #28]
 247:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 1224              		.loc 1 247 3 is_stmt 1 view .LVU374
 247:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 1225              		.loc 1 247 18 is_stmt 0 view .LVU375
 1226 0020 2F48     		ldr	r0, .L106
 1227 0022 304A     		ldr	r2, .L106+4
 1228 0024 0260     		str	r2, [r0]
 248:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1229              		.loc 1 248 3 is_stmt 1 view .LVU376
 248:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1230              		.loc 1 248 24 is_stmt 0 view .LVU377
 1231 0026 4360     		str	r3, [r0, #4]
 249:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 1232              		.loc 1 249 3 is_stmt 1 view .LVU378
 249:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 1233              		.loc 1 249 26 is_stmt 0 view .LVU379
 1234 0028 8360     		str	r3, [r0, #8]
 250:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1235              		.loc 1 250 3 is_stmt 1 view .LVU380
 250:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1236              		.loc 1 250 21 is_stmt 0 view .LVU381
 1237 002a 4FF6FF72 		movw	r2, #65535
 1238 002e C260     		str	r2, [r0, #12]
 251:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1239              		.loc 1 251 3 is_stmt 1 view .LVU382
 251:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1240              		.loc 1 251 28 is_stmt 0 view .LVU383
 1241 0030 0361     		str	r3, [r0, #16]
 252:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1242              		.loc 1 252 3 is_stmt 1 view .LVU384
 252:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1243              		.loc 1 252 32 is_stmt 0 view .LVU385
 1244 0032 8361     		str	r3, [r0, #24]
 253:Core/Src/tim.c ****   {
 1245              		.loc 1 253 3 is_stmt 1 view .LVU386
 253:Core/Src/tim.c ****   {
 1246              		.loc 1 253 7 is_stmt 0 view .LVU387
 1247 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 37


 1248              	.LVL66:
 253:Core/Src/tim.c ****   {
 1249              		.loc 1 253 6 discriminator 1 view .LVU388
 1250 0038 0028     		cmp	r0, #0
 1251 003a 39D1     		bne	.L98
 1252              	.L89:
 257:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1253              		.loc 1 257 3 is_stmt 1 view .LVU389
 257:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1254              		.loc 1 257 34 is_stmt 0 view .LVU390
 1255 003c 4FF48053 		mov	r3, #4096
 1256 0040 0A93     		str	r3, [sp, #40]
 258:Core/Src/tim.c ****   {
 1257              		.loc 1 258 3 is_stmt 1 view .LVU391
 258:Core/Src/tim.c ****   {
 1258              		.loc 1 258 7 is_stmt 0 view .LVU392
 1259 0042 0AA9     		add	r1, sp, #40
 1260 0044 2648     		ldr	r0, .L106
 1261 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1262              	.LVL67:
 258:Core/Src/tim.c ****   {
 1263              		.loc 1 258 6 discriminator 1 view .LVU393
 1264 004a 0028     		cmp	r0, #0
 1265 004c 33D1     		bne	.L99
 1266              	.L90:
 262:Core/Src/tim.c ****   {
 1267              		.loc 1 262 3 is_stmt 1 view .LVU394
 262:Core/Src/tim.c ****   {
 1268              		.loc 1 262 7 is_stmt 0 view .LVU395
 1269 004e 2448     		ldr	r0, .L106
 1270 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1271              	.LVL68:
 262:Core/Src/tim.c ****   {
 1272              		.loc 1 262 6 discriminator 1 view .LVU396
 1273 0054 0028     		cmp	r0, #0
 1274 0056 31D1     		bne	.L100
 1275              	.L91:
 266:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1276              		.loc 1 266 3 is_stmt 1 view .LVU397
 266:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1277              		.loc 1 266 37 is_stmt 0 view .LVU398
 1278 0058 0023     		movs	r3, #0
 1279 005a 0893     		str	r3, [sp, #32]
 267:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1280              		.loc 1 267 3 is_stmt 1 view .LVU399
 267:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1281              		.loc 1 267 33 is_stmt 0 view .LVU400
 1282 005c 0993     		str	r3, [sp, #36]
 268:Core/Src/tim.c ****   {
 1283              		.loc 1 268 3 is_stmt 1 view .LVU401
 268:Core/Src/tim.c ****   {
 1284              		.loc 1 268 7 is_stmt 0 view .LVU402
 1285 005e 08A9     		add	r1, sp, #32
 1286 0060 1F48     		ldr	r0, .L106
 1287 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1288              	.LVL69:
 268:Core/Src/tim.c ****   {
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 38


 1289              		.loc 1 268 6 discriminator 1 view .LVU403
 1290 0066 60BB     		cbnz	r0, .L101
 1291              	.L92:
 272:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1292              		.loc 1 272 3 is_stmt 1 view .LVU404
 272:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1293              		.loc 1 272 20 is_stmt 0 view .LVU405
 1294 0068 6023     		movs	r3, #96
 1295 006a 0193     		str	r3, [sp, #4]
 273:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1296              		.loc 1 273 3 is_stmt 1 view .LVU406
 273:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1297              		.loc 1 273 19 is_stmt 0 view .LVU407
 1298 006c 0022     		movs	r2, #0
 1299 006e 0292     		str	r2, [sp, #8]
 274:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1300              		.loc 1 274 3 is_stmt 1 view .LVU408
 274:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1301              		.loc 1 274 24 is_stmt 0 view .LVU409
 1302 0070 0392     		str	r2, [sp, #12]
 275:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1303              		.loc 1 275 3 is_stmt 1 view .LVU410
 275:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1304              		.loc 1 275 24 is_stmt 0 view .LVU411
 1305 0072 0592     		str	r2, [sp, #20]
 276:Core/Src/tim.c ****   {
 1306              		.loc 1 276 3 is_stmt 1 view .LVU412
 276:Core/Src/tim.c ****   {
 1307              		.loc 1 276 7 is_stmt 0 view .LVU413
 1308 0074 01A9     		add	r1, sp, #4
 1309 0076 1A48     		ldr	r0, .L106
 1310 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1311              	.LVL70:
 276:Core/Src/tim.c ****   {
 1312              		.loc 1 276 6 discriminator 1 view .LVU414
 1313 007c 20BB     		cbnz	r0, .L102
 1314              	.L93:
 280:Core/Src/tim.c ****   {
 1315              		.loc 1 280 3 is_stmt 1 view .LVU415
 280:Core/Src/tim.c ****   {
 1316              		.loc 1 280 7 is_stmt 0 view .LVU416
 1317 007e 0422     		movs	r2, #4
 1318 0080 0DEB0201 		add	r1, sp, r2
 1319 0084 1648     		ldr	r0, .L106
 1320 0086 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1321              	.LVL71:
 280:Core/Src/tim.c ****   {
 1322              		.loc 1 280 6 discriminator 1 view .LVU417
 1323 008a 00BB     		cbnz	r0, .L103
 1324              	.L94:
 284:Core/Src/tim.c ****   {
 1325              		.loc 1 284 3 is_stmt 1 view .LVU418
 284:Core/Src/tim.c ****   {
 1326              		.loc 1 284 7 is_stmt 0 view .LVU419
 1327 008c 0822     		movs	r2, #8
 1328 008e 01A9     		add	r1, sp, #4
 1329 0090 1348     		ldr	r0, .L106
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 39


 1330 0092 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1331              	.LVL72:
 284:Core/Src/tim.c ****   {
 1332              		.loc 1 284 6 discriminator 1 view .LVU420
 1333 0096 E8B9     		cbnz	r0, .L104
 1334              	.L95:
 288:Core/Src/tim.c ****   {
 1335              		.loc 1 288 3 is_stmt 1 view .LVU421
 288:Core/Src/tim.c ****   {
 1336              		.loc 1 288 7 is_stmt 0 view .LVU422
 1337 0098 0C22     		movs	r2, #12
 1338 009a 01A9     		add	r1, sp, #4
 1339 009c 1048     		ldr	r0, .L106
 1340 009e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1341              	.LVL73:
 288:Core/Src/tim.c ****   {
 1342              		.loc 1 288 6 discriminator 1 view .LVU423
 1343 00a2 D0B9     		cbnz	r0, .L105
 1344              	.L96:
 295:Core/Src/tim.c **** 
 1345              		.loc 1 295 3 is_stmt 1 view .LVU424
 1346 00a4 0E48     		ldr	r0, .L106
 1347 00a6 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1348              	.LVL74:
 297:Core/Src/tim.c **** 
 1349              		.loc 1 297 1 is_stmt 0 view .LVU425
 1350 00aa 0FB0     		add	sp, sp, #60
 1351              	.LCFI23:
 1352              		.cfi_remember_state
 1353              		.cfi_def_cfa_offset 4
 1354              		@ sp needed
 1355 00ac 5DF804FB 		ldr	pc, [sp], #4
 1356              	.L98:
 1357              	.LCFI24:
 1358              		.cfi_restore_state
 255:Core/Src/tim.c ****   }
 1359              		.loc 1 255 5 is_stmt 1 view .LVU426
 1360 00b0 FFF7FEFF 		bl	Error_Handler
 1361              	.LVL75:
 1362 00b4 C2E7     		b	.L89
 1363              	.L99:
 260:Core/Src/tim.c ****   }
 1364              		.loc 1 260 5 view .LVU427
 1365 00b6 FFF7FEFF 		bl	Error_Handler
 1366              	.LVL76:
 1367 00ba C8E7     		b	.L90
 1368              	.L100:
 264:Core/Src/tim.c ****   }
 1369              		.loc 1 264 5 view .LVU428
 1370 00bc FFF7FEFF 		bl	Error_Handler
 1371              	.LVL77:
 1372 00c0 CAE7     		b	.L91
 1373              	.L101:
 270:Core/Src/tim.c ****   }
 1374              		.loc 1 270 5 view .LVU429
 1375 00c2 FFF7FEFF 		bl	Error_Handler
 1376              	.LVL78:
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 40


 1377 00c6 CFE7     		b	.L92
 1378              	.L102:
 278:Core/Src/tim.c ****   }
 1379              		.loc 1 278 5 view .LVU430
 1380 00c8 FFF7FEFF 		bl	Error_Handler
 1381              	.LVL79:
 1382 00cc D7E7     		b	.L93
 1383              	.L103:
 282:Core/Src/tim.c ****   }
 1384              		.loc 1 282 5 view .LVU431
 1385 00ce FFF7FEFF 		bl	Error_Handler
 1386              	.LVL80:
 1387 00d2 DBE7     		b	.L94
 1388              	.L104:
 286:Core/Src/tim.c ****   }
 1389              		.loc 1 286 5 view .LVU432
 1390 00d4 FFF7FEFF 		bl	Error_Handler
 1391              	.LVL81:
 1392 00d8 DEE7     		b	.L95
 1393              	.L105:
 290:Core/Src/tim.c ****   }
 1394              		.loc 1 290 5 view .LVU433
 1395 00da FFF7FEFF 		bl	Error_Handler
 1396              	.LVL82:
 1397 00de E1E7     		b	.L96
 1398              	.L107:
 1399              		.align	2
 1400              	.L106:
 1401 00e0 00000000 		.word	htim4
 1402 00e4 00080040 		.word	1073743872
 1403              		.cfi_endproc
 1404              	.LFE242:
 1406              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1407              		.align	1
 1408              		.global	HAL_TIM_Base_MspDeInit
 1409              		.syntax unified
 1410              		.thumb
 1411              		.thumb_func
 1413              	HAL_TIM_Base_MspDeInit:
 1414              	.LVL83:
 1415              	.LFB246:
 468:Core/Src/tim.c **** 
 469:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 470:Core/Src/tim.c **** {
 1416              		.loc 1 470 1 view -0
 1417              		.cfi_startproc
 1418              		@ args = 0, pretend = 0, frame = 0
 1419              		@ frame_needed = 0, uses_anonymous_args = 0
 1420              		@ link register save eliminated.
 471:Core/Src/tim.c **** 
 472:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1421              		.loc 1 472 3 view .LVU435
 1422              		.loc 1 472 20 is_stmt 0 view .LVU436
 1423 0000 0368     		ldr	r3, [r0]
 1424              		.loc 1 472 5 view .LVU437
 1425 0002 0F4A     		ldr	r2, .L115
 1426 0004 9342     		cmp	r3, r2
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 41


 1427 0006 06D0     		beq	.L112
 473:Core/Src/tim.c ****   {
 474:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 475:Core/Src/tim.c **** 
 476:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 477:Core/Src/tim.c ****     /* Peripheral clock disable */
 478:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 479:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 480:Core/Src/tim.c **** 
 481:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 482:Core/Src/tim.c ****   }
 483:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 1428              		.loc 1 483 8 is_stmt 1 view .LVU438
 1429              		.loc 1 483 10 is_stmt 0 view .LVU439
 1430 0008 B3F1804F 		cmp	r3, #1073741824
 1431 000c 0AD0     		beq	.L113
 484:Core/Src/tim.c ****   {
 485:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 486:Core/Src/tim.c **** 
 487:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 488:Core/Src/tim.c ****     /* Peripheral clock disable */
 489:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 490:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 491:Core/Src/tim.c **** 
 492:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 493:Core/Src/tim.c ****   }
 494:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 1432              		.loc 1 494 8 is_stmt 1 view .LVU440
 1433              		.loc 1 494 10 is_stmt 0 view .LVU441
 1434 000e 0D4A     		ldr	r2, .L115+4
 1435 0010 9342     		cmp	r3, r2
 1436 0012 0DD0     		beq	.L114
 1437              	.L108:
 495:Core/Src/tim.c ****   {
 496:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 497:Core/Src/tim.c **** 
 498:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 499:Core/Src/tim.c ****     /* Peripheral clock disable */
 500:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 501:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 502:Core/Src/tim.c **** 
 503:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 504:Core/Src/tim.c ****   }
 505:Core/Src/tim.c **** }
 1438              		.loc 1 505 1 view .LVU442
 1439 0014 7047     		bx	lr
 1440              	.L112:
 478:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1441              		.loc 1 478 5 is_stmt 1 view .LVU443
 1442 0016 02F59C32 		add	r2, r2, #79872
 1443 001a 536C     		ldr	r3, [r2, #68]
 1444 001c 23F00103 		bic	r3, r3, #1
 1445 0020 5364     		str	r3, [r2, #68]
 1446 0022 7047     		bx	lr
 1447              	.L113:
 489:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1448              		.loc 1 489 5 view .LVU444
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 42


 1449 0024 084A     		ldr	r2, .L115+8
 1450 0026 136C     		ldr	r3, [r2, #64]
 1451 0028 23F00103 		bic	r3, r3, #1
 1452 002c 1364     		str	r3, [r2, #64]
 1453 002e 7047     		bx	lr
 1454              	.L114:
 500:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1455              		.loc 1 500 5 view .LVU445
 1456 0030 02F50C32 		add	r2, r2, #143360
 1457 0034 136C     		ldr	r3, [r2, #64]
 1458 0036 23F00403 		bic	r3, r3, #4
 1459 003a 1364     		str	r3, [r2, #64]
 1460              		.loc 1 505 1 is_stmt 0 view .LVU446
 1461 003c EAE7     		b	.L108
 1462              	.L116:
 1463 003e 00BF     		.align	2
 1464              	.L115:
 1465 0040 00000140 		.word	1073807360
 1466 0044 00080040 		.word	1073743872
 1467 0048 00380240 		.word	1073887232
 1468              		.cfi_endproc
 1469              	.LFE246:
 1471              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1472              		.align	1
 1473              		.global	HAL_TIM_PWM_MspDeInit
 1474              		.syntax unified
 1475              		.thumb
 1476              		.thumb_func
 1478              	HAL_TIM_PWM_MspDeInit:
 1479              	.LVL84:
 1480              	.LFB247:
 506:Core/Src/tim.c **** 
 507:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 508:Core/Src/tim.c **** {
 1481              		.loc 1 508 1 is_stmt 1 view -0
 1482              		.cfi_startproc
 1483              		@ args = 0, pretend = 0, frame = 0
 1484              		@ frame_needed = 0, uses_anonymous_args = 0
 1485              		@ link register save eliminated.
 509:Core/Src/tim.c **** 
 510:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 1486              		.loc 1 510 3 view .LVU448
 1487              		.loc 1 510 19 is_stmt 0 view .LVU449
 1488 0000 0268     		ldr	r2, [r0]
 1489              		.loc 1 510 5 view .LVU450
 1490 0002 054B     		ldr	r3, .L120
 1491 0004 9A42     		cmp	r2, r3
 1492 0006 00D0     		beq	.L119
 1493              	.L117:
 511:Core/Src/tim.c ****   {
 512:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 513:Core/Src/tim.c **** 
 514:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 515:Core/Src/tim.c ****     /* Peripheral clock disable */
 516:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 517:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 518:Core/Src/tim.c **** 
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 43


 519:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 520:Core/Src/tim.c ****   }
 521:Core/Src/tim.c **** }
 1494              		.loc 1 521 1 view .LVU451
 1495 0008 7047     		bx	lr
 1496              	.L119:
 516:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1497              		.loc 1 516 5 is_stmt 1 view .LVU452
 1498 000a 044A     		ldr	r2, .L120+4
 1499 000c 136C     		ldr	r3, [r2, #64]
 1500 000e 23F00203 		bic	r3, r3, #2
 1501 0012 1364     		str	r3, [r2, #64]
 1502              		.loc 1 521 1 is_stmt 0 view .LVU453
 1503 0014 F8E7     		b	.L117
 1504              	.L121:
 1505 0016 00BF     		.align	2
 1506              	.L120:
 1507 0018 00040040 		.word	1073742848
 1508 001c 00380240 		.word	1073887232
 1509              		.cfi_endproc
 1510              	.LFE247:
 1512              		.global	htim4
 1513              		.section	.bss.htim4,"aw",%nobits
 1514              		.align	2
 1517              	htim4:
 1518 0000 00000000 		.space	72
 1518      00000000 
 1518      00000000 
 1518      00000000 
 1518      00000000 
 1519              		.global	htim3
 1520              		.section	.bss.htim3,"aw",%nobits
 1521              		.align	2
 1524              	htim3:
 1525 0000 00000000 		.space	72
 1525      00000000 
 1525      00000000 
 1525      00000000 
 1525      00000000 
 1526              		.global	htim2
 1527              		.section	.bss.htim2,"aw",%nobits
 1528              		.align	2
 1531              	htim2:
 1532 0000 00000000 		.space	72
 1532      00000000 
 1532      00000000 
 1532      00000000 
 1532      00000000 
 1533              		.global	htim1
 1534              		.section	.bss.htim1,"aw",%nobits
 1535              		.align	2
 1538              	htim1:
 1539 0000 00000000 		.space	72
 1539      00000000 
 1539      00000000 
 1539      00000000 
 1539      00000000 
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 44


 1540              		.text
 1541              	.Letext0:
 1542              		.file 2 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 1543              		.file 3 "/Applications/ArmGNUToolchain/13.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 1544              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1545              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1546              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1547              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1548              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1549              		.file 9 "Core/Inc/tim.h"
 1550              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1551              		.file 11 "Core/Inc/main.h"
 1552              		.file 12 "<built-in>"
ARM GAS  /var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s 			page 45


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:21     .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:27     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:129    .text.HAL_TIM_Base_MspInit:00000068 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:136    .text.HAL_TIM_PWM_MspInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:142    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:190    .text.HAL_TIM_PWM_MspInit:00000028 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:196    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:202    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:504    .text.HAL_TIM_MspPostInit:0000013c $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:516    .text.MX_TIM1_Init:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:522    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:791    .text.MX_TIM1_Init:00000118 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1538   .bss.htim1:00000000 htim1
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:797    .text.MX_TIM2_Init:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:803    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1013   .text.MX_TIM2_Init:000000e4 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1531   .bss.htim2:00000000 htim2
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1018   .text.MX_TIM3_Init:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1024   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1179   .text.MX_TIM3_Init:0000009c $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1524   .bss.htim3:00000000 htim3
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1185   .text.MX_TIM4_Init:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1191   .text.MX_TIM4_Init:00000000 MX_TIM4_Init
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1401   .text.MX_TIM4_Init:000000e0 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1517   .bss.htim4:00000000 htim4
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1407   .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1413   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1465   .text.HAL_TIM_Base_MspDeInit:00000040 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1472   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1478   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1507   .text.HAL_TIM_PWM_MspDeInit:00000018 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1514   .bss.htim4:00000000 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1521   .bss.htim3:00000000 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1528   .bss.htim2:00000000 $d
/var/folders/8x/_y6g3dfs0698dfd49y4vcg_w0000gn/T//ccNPUWxb.s:1535   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
